memory: initializing from /Users/shiraitouma/riscv/share/riscv-tests/isa/rv64um-p-mulh.bin.hex
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000000 itype=0 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    0
IF ------
     pc : 0000000000000000
 is req : 0
 pc req : 0000000000000000
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000000 itype=0 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    1
IF ------
     pc : 0000000000000004
 is req : 1
 pc req : 0000000000000000
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000000 itype=0 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    2
IF ------
     pc : 0000000000000008
 is req : 1
 pc req : 0000000000000004
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0500006f itype=32 is_muldiv=0 funct7=2 imm=0000000000000050
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    3
IF ------
     pc : 000000000000000c
 is req : 1
 pc req : 0000000000000008
ID ------
  0000000000000000 : 0500006f
  itype : 100000
  imm   : 0000000000000050
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   80
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000050 du_divisor= 0000000000000050
DECODE: inst=34202f73 itype=2 is_muldiv=0 funct7=26 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    4
IF ------
     pc : 0000000000000010
 is req : 1
 pc req : 000000000000000c
ID ------
  0000000000000004 : 34202f73
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000000 : 0500006f
  op1     : 0000000000000000
  op2     : 0000000000000050
  alu     : 0000000000000050
  rs1/rs2 : 0/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00800f93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000008
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    5
IF ------
     pc : 0000000000000014
 is req : 1
 pc req : 0000000000000010
ID ------
  0000000000000008 : 00800f93
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000004 : 34202f73
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000000 : 0500006f
	mem stall : 0
	mem rdata : ffffffffffffff93
 JUMP TO : 0000000000000050
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0500006f itype=32 is_muldiv=0 funct7=2 imm=0000000000000050
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    6
IF ------
     pc : 0000000000000050
 is req : 0
 pc req : 0000000000000010
ID ------
EX -----
MEM -----
WB ----
  0000000000000000 : 0500006f
  reg[ 0] <= 0000000000000004
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0500006f itype=32 is_muldiv=0 funct7=2 imm=0000000000000050
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    7
IF ------
     pc : 0000000000000054
 is req : 1
 pc req : 0000000000000050
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0500006f itype=32 is_muldiv=0 funct7=2 imm=0000000000000050
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    8
IF ------
     pc : 0000000000000058
 is req : 1
 pc req : 0000000000000054
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000093 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    9
IF ------
     pc : 000000000000005c
 is req : 1
 pc req : 0000000000000058
ID ------
  0000000000000050 : 00000093
  itype : 000010
  imm   : 0000000000000000
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000113 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   10
IF ------
     pc : 0000000000000060
 is req : 1
 pc req : 000000000000005c
ID ------
  0000000000000054 : 00000113
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000050 : 00000093
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                   11
IF ------
     pc : 0000000000000064
 is req : 1
 pc req : 0000000000000060
ID ------
  0000000000000058 : 00000193
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000054 : 00000113
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000050 : 00000093
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                   12
IF ------
     pc : 0000000000000068
 is req : 1
 pc req : 0000000000000064
ID ------
  000000000000005c : 00000213
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000058 : 00000193
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000054 : 00000113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000050 : 00000093
  reg[ 1] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                   13
IF ------
     pc : 000000000000006c
 is req : 1
 pc req : 0000000000000068
ID ------
  0000000000000060 : 00000293
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000005c : 00000213
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000058 : 00000193
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000054 : 00000113
  reg[ 2] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000000 @pc=0000000000000058
check_start

#                   14
IF ------
     pc : 0000000000000070
 is req : 1
 pc req : 000000000000006c
ID ------
  0000000000000064 : 00000313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000060 : 00000293
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000005c : 00000213
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000058 : 00000193
  reg[ 3] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  0
compare = 0
check_start

#                   15
IF ------
     pc : 0000000000000074
 is req : 1
 pc req : 0000000000000070
ID ------
  0000000000000068 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000064 : 00000313
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000060 : 00000293
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000005c : 00000213
  reg[ 4] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000413 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  6
exs_rs1_addr =  0
compare = 0
check_start

#                   16
IF ------
     pc : 0000000000000078
 is req : 1
 pc req : 0000000000000074
ID ------
  000000000000006c : 00000413
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000068 : 00000393
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000064 : 00000313
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000060 : 00000293
  reg[ 5] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000493 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  0
compare = 0
check_start

#                   17
IF ------
     pc : 000000000000007c
 is req : 1
 pc req : 0000000000000078
ID ------
  0000000000000070 : 00000493
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000006c : 00000413
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=6
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000068 : 00000393
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000064 : 00000313
  reg[ 6] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000513 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  8
exs_rs1_addr =  0
compare = 0
check_start

#                   18
IF ------
     pc : 0000000000000080
 is req : 1
 pc req : 000000000000007c
ID ------
  0000000000000074 : 00000513
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000070 : 00000493
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000006c : 00000413
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000068 : 00000393
  reg[ 7] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000593 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  9
exs_rs1_addr =  0
compare = 0
check_start

#                   19
IF ------
     pc : 0000000000000084
 is req : 1
 pc req : 0000000000000080
ID ------
  0000000000000078 : 00000593
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000074 : 00000513
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=8
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000070 : 00000493
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000006c : 00000413
  reg[ 8] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000613 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr =  0
compare = 0
check_start

#                   20
IF ------
     pc : 0000000000000088
 is req : 1
 pc req : 0000000000000084
ID ------
  000000000000007c : 00000613
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000078 : 00000593
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=9
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000074 : 00000513
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000070 : 00000493
  reg[ 9] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000693 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr =  0
compare = 0
check_start

#                   21
IF ------
     pc : 000000000000008c
 is req : 1
 pc req : 0000000000000088
ID ------
  0000000000000080 : 00000693
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000007c : 00000613
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000078 : 00000593
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000074 : 00000513
  reg[10] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000713 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr =  0
compare = 0
check_start

#                   22
IF ------
     pc : 0000000000000090
 is req : 1
 pc req : 000000000000008c
ID ------
  0000000000000084 : 00000713
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000080 : 00000693
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000007c : 00000613
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000078 : 00000593
  reg[11] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000793 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr =  0
compare = 0
check_start

#                   23
IF ------
     pc : 0000000000000094
 is req : 1
 pc req : 0000000000000090
ID ------
  0000000000000088 : 00000793
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000084 : 00000713
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000080 : 00000693
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000007c : 00000613
  reg[12] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000813 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                   24
IF ------
     pc : 0000000000000098
 is req : 1
 pc req : 0000000000000094
ID ------
  000000000000008c : 00000813
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000088 : 00000793
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000084 : 00000713
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000080 : 00000693
  reg[13] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000893 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr =  0
compare = 0
check_start

#                   25
IF ------
     pc : 000000000000009c
 is req : 1
 pc req : 0000000000000098
ID ------
  0000000000000090 : 00000893
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000008c : 00000813
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000088 : 00000793
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000084 : 00000713
  reg[14] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000913 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 16
exs_rs1_addr =  0
compare = 0
check_start

#                   26
IF ------
     pc : 00000000000000a0
 is req : 1
 pc req : 000000000000009c
ID ------
  0000000000000094 : 00000913
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000090 : 00000893
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000008c : 00000813
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000088 : 00000793
  reg[15] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000993 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 17
exs_rs1_addr =  0
compare = 0
check_start

#                   27
IF ------
     pc : 00000000000000a4
 is req : 1
 pc req : 00000000000000a0
ID ------
  0000000000000098 : 00000993
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000094 : 00000913
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=16
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000090 : 00000893
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000008c : 00000813
  reg[16] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000a13 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 18
exs_rs1_addr =  0
compare = 0
check_start

#                   28
IF ------
     pc : 00000000000000a8
 is req : 1
 pc req : 00000000000000a4
ID ------
  000000000000009c : 00000a13
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000098 : 00000993
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=17
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000094 : 00000913
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000090 : 00000893
  reg[17] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000a93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 19
exs_rs1_addr =  0
compare = 0
check_start

#                   29
IF ------
     pc : 00000000000000ac
 is req : 1
 pc req : 00000000000000a8
ID ------
  00000000000000a0 : 00000a93
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000009c : 00000a13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=18
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000098 : 00000993
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000094 : 00000913
  reg[18] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000b13 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 20
exs_rs1_addr =  0
compare = 0
check_start

#                   30
IF ------
     pc : 00000000000000b0
 is req : 1
 pc req : 00000000000000ac
ID ------
  00000000000000a4 : 00000b13
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000a0 : 00000a93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=19
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000009c : 00000a13
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000098 : 00000993
  reg[19] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000b93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 21
exs_rs1_addr =  0
compare = 0
check_start

#                   31
IF ------
     pc : 00000000000000b4
 is req : 1
 pc req : 00000000000000b0
ID ------
  00000000000000a8 : 00000b93
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000a4 : 00000b13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=20
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000a0 : 00000a93
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000009c : 00000a13
  reg[20] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000c13 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 22
exs_rs1_addr =  0
compare = 0
check_start

#                   32
IF ------
     pc : 00000000000000b8
 is req : 1
 pc req : 00000000000000b4
ID ------
  00000000000000ac : 00000c13
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000a8 : 00000b93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=21
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000a4 : 00000b13
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000a0 : 00000a93
  reg[21] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000c93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 23
exs_rs1_addr =  0
compare = 0
check_start

#                   33
IF ------
     pc : 00000000000000bc
 is req : 1
 pc req : 00000000000000b8
ID ------
  00000000000000b0 : 00000c93
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000ac : 00000c13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=22
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000a8 : 00000b93
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000a4 : 00000b13
  reg[22] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000d13 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                   34
IF ------
     pc : 00000000000000c0
 is req : 1
 pc req : 00000000000000bc
ID ------
  00000000000000b4 : 00000d13
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000b0 : 00000c93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=23
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000ac : 00000c13
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000a8 : 00000b93
  reg[23] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000d93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 25
exs_rs1_addr =  0
compare = 0
check_start

#                   35
IF ------
     pc : 00000000000000c4
 is req : 1
 pc req : 00000000000000c0
ID ------
  00000000000000b8 : 00000d93
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000b4 : 00000d13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=24
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000b0 : 00000c93
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000ac : 00000c13
  reg[24] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000e13 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 26
exs_rs1_addr =  0
compare = 0
check_start

#                   36
IF ------
     pc : 00000000000000c8
 is req : 1
 pc req : 00000000000000c4
ID ------
  00000000000000bc : 00000e13
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000b8 : 00000d93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=25
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000b4 : 00000d13
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000b0 : 00000c93
  reg[25] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000e93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 27
exs_rs1_addr =  0
compare = 0
check_start

#                   37
IF ------
     pc : 00000000000000cc
 is req : 1
 pc req : 00000000000000c8
ID ------
  00000000000000c0 : 00000e93
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000bc : 00000e13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=26
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000b8 : 00000d93
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000b4 : 00000d13
  reg[26] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000f13 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 28
exs_rs1_addr =  0
compare = 0
check_start

#                   38
IF ------
     pc : 00000000000000d0
 is req : 1
 pc req : 00000000000000cc
ID ------
  00000000000000c4 : 00000f13
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000c0 : 00000e93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=27
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000bc : 00000e13
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000b8 : 00000d93
  reg[27] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000f93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                   39
IF ------
     pc : 00000000000000d4
 is req : 1
 pc req : 00000000000000d0
ID ------
  00000000000000c8 : 00000f93
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000c4 : 00000f13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=28
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000c0 : 00000e93
	mem stall : 0
	mem rdata : 0000000000000063
WB ----
  00000000000000bc : 00000e13
  reg[28] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=f1402573 itype=2 is_muldiv=0 funct7=120 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 30
exs_rs1_addr =  0
compare = 0
check_start

#                   40
IF ------
     pc : 00000000000000d8
 is req : 1
 pc req : 00000000000000d4
ID ------
  00000000000000cc : f1402573
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000c8 : 00000f93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=29
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000c4 : 00000f13
	mem stall : 0
	mem rdata : 0000000000000063
WB ----
  00000000000000c0 : 00000e93
  reg[29] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00051063 itype=8 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr =  0
compare = 0
check_start

#                   41
IF ------
     pc : 00000000000000dc
 is req : 1
 pc req : 00000000000000d8
ID ------
  00000000000000d0 : 00051063
  itype : 001000
  imm   : 0000000000000000
EX -----
  00000000000000cc : f1402573
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/20
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=30
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000c8 : 00000f93
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000c4 : 00000f13
  reg[30] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                   42
IF ------
     pc : 00000000000000e0
 is req : 1
 pc req : 00000000000000dc
ID ------
  00000000000000d4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000d0 : 00051063
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 10/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  00000000000000cc : f1402573
	mem stall : 0
	mem rdata : 0000000001028293
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
  00000000000000c8 : 00000f93
  reg[31] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                   43
IF ------
     pc : 00000000000000e4
 is req : 1
 pc req : 00000000000000e0
ID ------
  00000000000000d4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000d0 : 00051063
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 10/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  00000000000000cc : f1402573
  reg[10] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                   44
IF ------
     pc : 00000000000000e8
 is req : 1
 pc req : 00000000000000e4
ID ------
  00000000000000d4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000d0 : 00051063
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 10/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  212
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000d4 du_dividend= 00000000000000d4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01028293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000010
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   45
IF ------
     pc : 00000000000000ec
 is req : 1
 pc req : 00000000000000e8
ID ------
  00000000000000d8 : 01028293
  itype : 000010
  imm   : 0000000000000010
EX -----
  00000000000000d4 : 00000297
  op1     : 00000000000000d4
  op2     : 0000000000000000
  alu     : 00000000000000d4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000d0 : 00051063
	mem stall : 0
	mem rdata : ffffffffffff8293
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   16
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000010 du_divisor= 0000000000000010
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   46
IF ------
     pc : 00000000000000f0
 is req : 1
 pc req : 00000000000000ec
ID ------
  00000000000000dc : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000d8 : 01028293
  op1     : 0000000000000000
  op2     : 0000000000000010
  alu     : 0000000000000010
  rs1/rs2 : 5/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000d4 : 00000297
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
  00000000000000d0 : 00051063
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   16
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000010 du_divisor= 0000000000000010
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   47
IF ------
     pc : 00000000000000f4
 is req : 1
 pc req : 00000000000000f0
ID ------
  00000000000000dc : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000d8 : 01028293
  op1     : 0000000000000000
  op2     : 0000000000000010
  alu     : 0000000000000010
  rs1/rs2 : 5/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000d4 : 00000297
  reg[ 5] <= 00000000000000d4
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  212
mulunit_op2                   16
mulunit_add_count           0
op1 = 00000000000000d4 du_dividend= 00000000000000d4
op2 = 0000000000000010 du_divisor= 0000000000000010
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   48
IF ------
     pc : 00000000000000f8
 is req : 1
 pc req : 00000000000000f4
ID ------
  00000000000000dc : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000d8 : 01028293
  op1     : 00000000000000d4
  op2     : 0000000000000010
  alu     : 00000000000000e4
  rs1/rs2 : 5/16
  reg1/reg2 : 00000000000000d4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  212
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000d4 du_dividend= 00000000000000d4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=74445073 itype=2 is_muldiv=0 funct7=58 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   49
IF ------
     pc : 00000000000000fc
 is req : 1
 pc req : 00000000000000f8
ID ------
  00000000000000e0 : 74445073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000dc : 30529073
  op1     : 00000000000000d4
  op2     : 0000000000000000
  alu     : 00000000000000d4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000d4/00000000000000d4
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000d8 : 01028293
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  212
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000d4 du_dividend= 00000000000000d4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=74445073 itype=2 is_muldiv=0 funct7=58 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   50
IF ------
     pc : 0000000000000100
 is req : 1
 pc req : 00000000000000fc
ID ------
  00000000000000e0 : 74445073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000dc : 30529073
  op1     : 00000000000000d4
  op2     : 0000000000000000
  alu     : 00000000000000d4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000d4/00000000000000d4
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000d8 : 01028293
  reg[ 5] <= 00000000000000e4
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  228
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000e4 du_dividend= 00000000000000e4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=74445073 itype=2 is_muldiv=0 funct7=58 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   51
IF ------
     pc : 0000000000000100
 is req : 0
 pc req : 00000000000000fc
ID ------
  00000000000000e0 : 74445073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000dc : 30529073
  op1     : 00000000000000e4
  op2     : 0000000000000000
  alu     : 00000000000000e4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000e4/00000000000000e4
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  8
compare = 0
check_start

#                   52
IF ------
     pc : 0000000000000100
 is req : 0
 pc req : 00000000000000fc
ID ------
  00000000000000e4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000e0 : 74445073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 8/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000dc : 30529073
	mem stall : 0
	mem rdata : ffffffffffff9293
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  228
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000e4 du_dividend= 00000000000000e4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01028293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000010
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   53
IF ------
     pc : 0000000000000100
 is req : 0
 pc req : 00000000000000fc
ID ------
  00000000000000e8 : 01028293
  itype : 000010
  imm   : 0000000000000010
EX -----
  00000000000000e4 : 00000297
  op1     : 00000000000000e4
  op2     : 0000000000000000
  alu     : 00000000000000e4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000e0 : 74445073
	mem stall : 0
	mem rdata : 000000000000029b
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
  00000000000000dc : 30529073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  228
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000e4 du_dividend= 00000000000000e4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01028293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000010
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   54
IF ------
     pc : 0000000000000100
 is req : 0
 pc req : 00000000000000fc
ID ------
  00000000000000e8 : 01028293
  itype : 000010
  imm   : 0000000000000010
EX -----
  00000000000000e4 : 00000297
  op1     : 00000000000000e4
  op2     : 0000000000000000
  alu     : 00000000000000e4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000e0 : 74445073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  228
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000e4 du_dividend= 00000000000000e4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01028293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000010
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   55
IF ------
     pc : 0000000000000100
 is req : 0
 pc req : 00000000000000fc
ID ------
  00000000000000e8 : 01028293
  itype : 000010
  imm   : 0000000000000010
EX -----
  00000000000000e4 : 00000297
  op1     : 00000000000000e4
  op2     : 0000000000000000
  alu     : 00000000000000e4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  228
mulunit_op2                   16
mulunit_add_count           0
op1 = 00000000000000e4 du_dividend= 00000000000000e4
op2 = 0000000000000010 du_divisor= 0000000000000010
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   56
IF ------
     pc : 0000000000000100
 is req : 0
 pc req : 00000000000000fc
ID ------
  00000000000000ec : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000e8 : 01028293
  op1     : 00000000000000e4
  op2     : 0000000000000010
  alu     : 00000000000000f4
  rs1/rs2 : 5/16
  reg1/reg2 : 00000000000000e4/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000e4 : 00000297
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  228
mulunit_op2                   16
mulunit_add_count           0
op1 = 00000000000000e4 du_dividend= 00000000000000e4
op2 = 0000000000000010 du_divisor= 0000000000000010
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   57
IF ------
     pc : 0000000000000104
 is req : 1
 pc req : 0000000000000100
ID ------
  00000000000000ec : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000e8 : 01028293
  op1     : 00000000000000e4
  op2     : 0000000000000010
  alu     : 00000000000000f4
  rs1/rs2 : 5/16
  reg1/reg2 : 00000000000000e4/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000e4 : 00000297
  reg[ 5] <= 00000000000000e4
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  228
mulunit_op2                   16
mulunit_add_count           0
op1 = 00000000000000e4 du_dividend= 00000000000000e4
op2 = 0000000000000010 du_divisor= 0000000000000010
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   58
IF ------
     pc : 0000000000000108
 is req : 1
 pc req : 0000000000000104
ID ------
  00000000000000ec : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000e8 : 01028293
  op1     : 00000000000000e4
  op2     : 0000000000000010
  alu     : 00000000000000f4
  rs1/rs2 : 5/16
  reg1/reg2 : 00000000000000e4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  228
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000e4 du_dividend= 00000000000000e4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=18005073 itype=2 is_muldiv=0 funct7=12 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   59
IF ------
     pc : 000000000000010c
 is req : 1
 pc req : 0000000000000108
ID ------
  00000000000000f0 : 18005073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000ec : 30529073
  op1     : 00000000000000e4
  op2     : 0000000000000000
  alu     : 00000000000000e4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000e4/00000000000000e4
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000e8 : 01028293
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  228
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000e4 du_dividend= 00000000000000e4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=18005073 itype=2 is_muldiv=0 funct7=12 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   60
IF ------
     pc : 0000000000000110
 is req : 1
 pc req : 000000000000010c
ID ------
  00000000000000f0 : 18005073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000ec : 30529073
  op1     : 00000000000000e4
  op2     : 0000000000000000
  alu     : 00000000000000e4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000e4/00000000000000e4
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000e8 : 01028293
  reg[ 5] <= 00000000000000f4
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  244
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000f4 du_dividend= 00000000000000f4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=18005073 itype=2 is_muldiv=0 funct7=12 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   61
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f0 : 18005073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000ec : 30529073
  op1     : 00000000000000f4
  op2     : 0000000000000000
  alu     : 00000000000000f4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000f4/00000000000000f4
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   62
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000f0 : 18005073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000ec : 30529073
	mem stall : 0
	mem rdata : ffffffffffff9073
 csr rdata : 00000000000000e4
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   63
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000f0 : 18005073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000ec : 30529073
  reg[ 0] <= 00000000000000e4
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   64
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000f0 : 18005073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  244
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000f4 du_dividend= 00000000000000f4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02428293 itype=2 is_muldiv=0 funct7=1 imm=0000000000000024
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   65
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f8 : 02428293
  itype : 000010
  imm   : 0000000000000024
EX -----
  00000000000000f4 : 00000297
  op1     : 00000000000000f4
  op2     : 0000000000000000
  alu     : 00000000000000f4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000f0 : 18005073
	mem stall : 0
	mem rdata : 0000000000000293
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  244
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000f4 du_dividend= 00000000000000f4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02428293 itype=2 is_muldiv=0 funct7=1 imm=0000000000000024
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   66
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f8 : 02428293
  itype : 000010
  imm   : 0000000000000024
EX -----
  00000000000000f4 : 00000297
  op1     : 00000000000000f4
  op2     : 0000000000000000
  alu     : 00000000000000f4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000f0 : 18005073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  244
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000f4 du_dividend= 00000000000000f4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02428293 itype=2 is_muldiv=0 funct7=1 imm=0000000000000024
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   67
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f8 : 02428293
  itype : 000010
  imm   : 0000000000000024
EX -----
  00000000000000f4 : 00000297
  op1     : 00000000000000f4
  op2     : 0000000000000000
  alu     : 00000000000000f4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  244
mulunit_op2                   36
mulunit_add_count           0
op1 = 00000000000000f4 du_dividend= 00000000000000f4
op2 = 0000000000000024 du_divisor= 0000000000000024
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   68
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000fc : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000f8 : 02428293
  op1     : 00000000000000f4
  op2     : 0000000000000024
  alu     : 0000000000000118
  rs1/rs2 : 5/4
  reg1/reg2 : 00000000000000f4/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000f4 : 00000297
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  244
mulunit_op2                   36
mulunit_add_count           0
op1 = 00000000000000f4 du_dividend= 00000000000000f4
op2 = 0000000000000024 du_divisor= 0000000000000024
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   69
IF ------
     pc : 0000000000000114
 is req : 1
 pc req : 0000000000000110
ID ------
  00000000000000fc : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000f8 : 02428293
  op1     : 00000000000000f4
  op2     : 0000000000000024
  alu     : 0000000000000118
  rs1/rs2 : 5/4
  reg1/reg2 : 00000000000000f4/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000f4 : 00000297
  reg[ 5] <= 00000000000000f4
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  244
mulunit_op2                   36
mulunit_add_count           0
op1 = 00000000000000f4 du_dividend= 00000000000000f4
op2 = 0000000000000024 du_divisor= 0000000000000024
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   70
IF ------
     pc : 0000000000000118
 is req : 1
 pc req : 0000000000000114
ID ------
  00000000000000fc : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000f8 : 02428293
  op1     : 00000000000000f4
  op2     : 0000000000000024
  alu     : 0000000000000118
  rs1/rs2 : 5/4
  reg1/reg2 : 00000000000000f4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  244
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000f4 du_dividend= 00000000000000f4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0010029b itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   71
IF ------
     pc : 000000000000011c
 is req : 1
 pc req : 0000000000000118
ID ------
  0000000000000100 : 0010029b
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000000fc : 30529073
  op1     : 00000000000000f4
  op2     : 0000000000000000
  alu     : 00000000000000f4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000f4/00000000000000f4
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000f8 : 02428293
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  244
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000f4 du_dividend= 00000000000000f4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0010029b itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   72
IF ------
     pc : 0000000000000120
 is req : 1
 pc req : 000000000000011c
ID ------
  0000000000000100 : 0010029b
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000000fc : 30529073
  op1     : 00000000000000f4
  op2     : 0000000000000000
  alu     : 00000000000000f4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000f4/00000000000000f4
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000f8 : 02428293
  reg[ 5] <= 0000000000000118
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  280
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000118 du_dividend= 0000000000000118
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0010029b itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   73
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000100 : 0010029b
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000000fc : 30529073
  op1     : 0000000000000118
  op2     : 0000000000000000
  alu     : 0000000000000118
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000118/0000000000000118
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=03529293 itype=2 is_muldiv=0 funct7=1 imm=0000000000000035
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   74
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000104 : 03529293
  itype : 000010
  imm   : 0000000000000035
EX -----
  0000000000000100 : 0010029b
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000fc : 30529073
	mem stall : 0
	mem rdata : ffffffffffff8293
 csr rdata : 00000000000000f4
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=03529293 itype=2 is_muldiv=0 funct7=1 imm=0000000000000035
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   75
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000104 : 03529293
  itype : 000010
  imm   : 0000000000000035
EX -----
  0000000000000100 : 0010029b
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000fc : 30529073
  reg[ 0] <= 00000000000000f4
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=03529293 itype=2 is_muldiv=0 funct7=1 imm=0000000000000035
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   76
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000104 : 03529293
  itype : 000010
  imm   : 0000000000000035
EX -----
  0000000000000100 : 0010029b
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  280
mulunit_op2                   53
mulunit_add_count           0
op1 = 0000000000000118 du_dividend= 0000000000000118
op2 = 0000000000000035 du_divisor= 0000000000000035
DECODE: inst=fff28293 itype=2 is_muldiv=0 funct7=127 imm=ffffffffffffffff
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   77
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000108 : fff28293
  itype : 000010
  imm   : ffffffffffffffff
EX -----
  0000000000000104 : 03529293
  op1     : 0000000000000118
  op2     : 0000000000000035
  alu     : 2300000000000000
  rs1/rs2 : 5/21
  reg1/reg2 : 0000000000000118/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000100 : 0010029b
	mem stall : 0
	mem rdata : ffffffffffffff82
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  280
mulunit_op2                   53
mulunit_add_count           0
op1 = 0000000000000118 du_dividend= 0000000000000118
op2 = 0000000000000035 du_divisor= 0000000000000035
DECODE: inst=fff28293 itype=2 is_muldiv=0 funct7=127 imm=ffffffffffffffff
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   78
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000108 : fff28293
  itype : 000010
  imm   : ffffffffffffffff
EX -----
  0000000000000104 : 03529293
  op1     : 0000000000000118
  op2     : 0000000000000035
  alu     : 2300000000000000
  rs1/rs2 : 5/21
  reg1/reg2 : 0000000000000118/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000100 : 0010029b
  reg[ 5] <= 0000000000000001
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    1
mulunit_op2                   53
mulunit_add_count           0
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000035 du_divisor= 0000000000000035
DECODE: inst=fff28293 itype=2 is_muldiv=0 funct7=127 imm=ffffffffffffffff
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   79
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000108 : fff28293
  itype : 000010
  imm   : ffffffffffffffff
EX -----
  0000000000000104 : 03529293
  op1     : 0000000000000001
  op2     : 0000000000000035
  alu     : 0020000000000000
  rs1/rs2 : 5/21
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = ffffffffffffffff du_divisor= 0000000000000001
DECODE: inst=3b029073 itype=2 is_muldiv=0 funct7=29 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   80
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  000000000000010c : 3b029073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000108 : fff28293
  op1     : 0000000000000001
  op2     : ffffffffffffffff
  alu     : 0000000000000000
  rs1/rs2 : 5/31
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000104 : 03529293
	mem stall : 0
	mem rdata : ffffffffffff8293
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = ffffffffffffffff du_divisor= 0000000000000001
DECODE: inst=3b029073 itype=2 is_muldiv=0 funct7=29 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   81
IF ------
     pc : 0000000000000124
 is req : 1
 pc req : 0000000000000120
ID ------
  000000000000010c : 3b029073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000108 : fff28293
  op1     : 0000000000000001
  op2     : ffffffffffffffff
  alu     : 0000000000000000
  rs1/rs2 : 5/31
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000104 : 03529293
  reg[ 5] <= 0020000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1     9007199254740992
mulunit_op2                    1
mulunit_add_count           0
op1 = 0020000000000000 du_dividend= 0020000000000000
op2 = ffffffffffffffff du_divisor= 0000000000000001
DECODE: inst=3b029073 itype=2 is_muldiv=0 funct7=29 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   82
IF ------
     pc : 0000000000000128
 is req : 1
 pc req : 0000000000000124
ID ------
  000000000000010c : 3b029073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000108 : fff28293
  op1     : 0020000000000000
  op2     : ffffffffffffffff
  alu     : 001fffffffffffff
  rs1/rs2 : 5/31
  reg1/reg2 : 0020000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1     9007199254740992
mulunit_op2                    0
mulunit_add_count           0
op1 = 0020000000000000 du_dividend= 0020000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01f00293 itype=2 is_muldiv=0 funct7=0 imm=000000000000001f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   83
IF ------
     pc : 000000000000012c
 is req : 1
 pc req : 0000000000000128
ID ------
  0000000000000110 : 01f00293
  itype : 000010
  imm   : 000000000000001f
EX -----
  000000000000010c : 3b029073
  op1     : 0020000000000000
  op2     : 0000000000000000
  alu     : 0020000000000000
  rs1/rs2 : 5/16
  reg1/reg2 : 0020000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000108 : fff28293
	mem stall : 0
	mem rdata : 0000000000000030
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1     9007199254740992
mulunit_op2                    0
mulunit_add_count           0
op1 = 0020000000000000 du_dividend= 0020000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01f00293 itype=2 is_muldiv=0 funct7=0 imm=000000000000001f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   84
IF ------
     pc : 0000000000000130
 is req : 1
 pc req : 000000000000012c
ID ------
  0000000000000110 : 01f00293
  itype : 000010
  imm   : 000000000000001f
EX -----
  000000000000010c : 3b029073
  op1     : 0020000000000000
  op2     : 0000000000000000
  alu     : 0020000000000000
  rs1/rs2 : 5/16
  reg1/reg2 : 0020000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000108 : fff28293
  reg[ 5] <= 001fffffffffffff
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1     9007199254740991
mulunit_op2                    0
mulunit_add_count           0
op1 = 001fffffffffffff du_dividend= 001fffffffffffff
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01f00293 itype=2 is_muldiv=0 funct7=0 imm=000000000000001f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   85
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000110 : 01f00293
  itype : 000010
  imm   : 000000000000001f
EX -----
  000000000000010c : 3b029073
  op1     : 001fffffffffffff
  op2     : 0000000000000000
  alu     : 001fffffffffffff
  rs1/rs2 : 5/16
  reg1/reg2 : 001fffffffffffff/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   31
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000001f du_divisor= 000000000000001f
DECODE: inst=3a029073 itype=2 is_muldiv=0 funct7=29 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   86
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000114 : 3a029073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000110 : 01f00293
  op1     : 0000000000000000
  op2     : 000000000000001f
  alu     : 000000000000001f
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000010c : 3b029073
	mem stall : 0
	mem rdata : 0000000000000000
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   31
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000001f du_divisor= 000000000000001f
DECODE: inst=3a029073 itype=2 is_muldiv=0 funct7=29 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   87
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000114 : 3a029073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000110 : 01f00293
  op1     : 0000000000000000
  op2     : 000000000000001f
  alu     : 000000000000001f
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000010c : 3b029073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   31
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000001f du_divisor= 000000000000001f
DECODE: inst=3a029073 itype=2 is_muldiv=0 funct7=29 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   88
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000114 : 3a029073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000110 : 01f00293
  op1     : 0000000000000000
  op2     : 000000000000001f
  alu     : 000000000000001f
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1     9007199254740991
mulunit_op2                    0
mulunit_add_count           0
op1 = 001fffffffffffff du_dividend= 001fffffffffffff
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30405073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   89
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000118 : 30405073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000114 : 3a029073
  op1     : 001fffffffffffff
  op2     : 0000000000000000
  alu     : 001fffffffffffff
  rs1/rs2 : 5/0
  reg1/reg2 : 001fffffffffffff/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000110 : 01f00293
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1     9007199254740991
mulunit_op2                    0
mulunit_add_count           0
op1 = 001fffffffffffff du_dividend= 001fffffffffffff
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30405073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   90
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000118 : 30405073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000114 : 3a029073
  op1     : 001fffffffffffff
  op2     : 0000000000000000
  alu     : 001fffffffffffff
  rs1/rs2 : 5/0
  reg1/reg2 : 001fffffffffffff/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000110 : 01f00293
  reg[ 5] <= 000000000000001f
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   31
mulunit_op2                    0
mulunit_add_count           0
op1 = 000000000000001f du_dividend= 000000000000001f
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30405073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   91
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000118 : 30405073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000114 : 3a029073
  op1     : 000000000000001f
  op2     : 0000000000000000
  alu     : 000000000000001f
  rs1/rs2 : 5/0
  reg1/reg2 : 000000000000001f/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   92
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  000000000000011c : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  0000000000000118 : 30405073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000114 : 3a029073
	mem stall : 0
	mem rdata : 0000000000000000
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   93
IF ------
     pc : 0000000000000134
 is req : 1
 pc req : 0000000000000130
ID ------
  000000000000011c : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  0000000000000118 : 30405073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000114 : 3a029073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   94
IF ------
     pc : 0000000000000138
 is req : 1
 pc req : 0000000000000134
ID ------
  000000000000011c : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  0000000000000118 : 30405073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  284
mulunit_op2                    0
mulunit_add_count           0
op1 = 000000000000011c du_dividend= 000000000000011c
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01428293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000014
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   95
IF ------
     pc : 000000000000013c
 is req : 1
 pc req : 0000000000000138
ID ------
  0000000000000120 : 01428293
  itype : 000010
  imm   : 0000000000000014
EX -----
  000000000000011c : 00000297
  op1     : 000000000000011c
  op2     : 0000000000000000
  alu     : 000000000000011c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000118 : 30405073
	mem stall : 0
	mem rdata : 0000000000008293
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  284
mulunit_op2                    0
mulunit_add_count           0
op1 = 000000000000011c du_dividend= 000000000000011c
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01428293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000014
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   96
IF ------
     pc : 0000000000000140
 is req : 1
 pc req : 000000000000013c
ID ------
  0000000000000120 : 01428293
  itype : 000010
  imm   : 0000000000000014
EX -----
  000000000000011c : 00000297
  op1     : 000000000000011c
  op2     : 0000000000000000
  alu     : 000000000000011c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000118 : 30405073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  284
mulunit_op2                    0
mulunit_add_count           0
op1 = 000000000000011c du_dividend= 000000000000011c
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01428293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000014
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   97
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000120 : 01428293
  itype : 000010
  imm   : 0000000000000014
EX -----
  000000000000011c : 00000297
  op1     : 000000000000011c
  op2     : 0000000000000000
  alu     : 000000000000011c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   31
mulunit_op2                   20
mulunit_add_count           0
op1 = 000000000000001f du_dividend= 000000000000001f
op2 = 0000000000000014 du_divisor= 0000000000000014
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   98
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000124 : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000120 : 01428293
  op1     : 000000000000001f
  op2     : 0000000000000014
  alu     : 0000000000000033
  rs1/rs2 : 5/20
  reg1/reg2 : 000000000000001f/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000011c : 00000297
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   31
mulunit_op2                   20
mulunit_add_count           0
op1 = 000000000000001f du_dividend= 000000000000001f
op2 = 0000000000000014 du_divisor= 0000000000000014
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   99
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000124 : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000120 : 01428293
  op1     : 000000000000001f
  op2     : 0000000000000014
  alu     : 0000000000000033
  rs1/rs2 : 5/20
  reg1/reg2 : 000000000000001f/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000011c : 00000297
  reg[ 5] <= 000000000000011c
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  284
mulunit_op2                   20
mulunit_add_count           0
op1 = 000000000000011c du_dividend= 000000000000011c
op2 = 0000000000000014 du_divisor= 0000000000000014
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  100
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000124 : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000120 : 01428293
  op1     : 000000000000011c
  op2     : 0000000000000014
  alu     : 0000000000000130
  rs1/rs2 : 5/20
  reg1/reg2 : 000000000000011c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  284
mulunit_op2                    0
mulunit_add_count           0
op1 = 000000000000011c du_dividend= 000000000000011c
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30205073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  101
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000128 : 30205073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000124 : 30529073
  op1     : 000000000000011c
  op2     : 0000000000000000
  alu     : 000000000000011c
  rs1/rs2 : 5/5
  reg1/reg2 : 000000000000011c/000000000000011c
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000120 : 01428293
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  284
mulunit_op2                    0
mulunit_add_count           0
op1 = 000000000000011c du_dividend= 000000000000011c
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30205073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  102
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000128 : 30205073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000124 : 30529073
  op1     : 000000000000011c
  op2     : 0000000000000000
  alu     : 000000000000011c
  rs1/rs2 : 5/5
  reg1/reg2 : 000000000000011c/000000000000011c
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000120 : 01428293
  reg[ 5] <= 0000000000000130
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  304
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000130 du_dividend= 0000000000000130
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30205073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  103
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000128 : 30205073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000124 : 30529073
  op1     : 0000000000000130
  op2     : 0000000000000000
  alu     : 0000000000000130
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000130/0000000000000130
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30305073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  104
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  000000000000012c : 30305073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000128 : 30205073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000124 : 30529073
	mem stall : 0
	mem rdata : 0000000000000513
 csr rdata : 0000000000000118
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30305073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  105
IF ------
     pc : 0000000000000144
 is req : 1
 pc req : 0000000000000140
ID ------
  000000000000012c : 30305073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000128 : 30205073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000124 : 30529073
  reg[ 0] <= 0000000000000118
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30305073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  106
IF ------
     pc : 0000000000000148
 is req : 1
 pc req : 0000000000000144
ID ------
  000000000000012c : 30305073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000128 : 30205073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  107
IF ------
     pc : 000000000000014c
 is req : 1
 pc req : 0000000000000148
ID ------
  0000000000000130 : 00000193
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000012c : 30305073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000128 : 30205073
	mem stall : 0
	mem rdata : 0000000000005c63
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  108
IF ------
     pc : 0000000000000150
 is req : 1
 pc req : 000000000000014c
ID ------
  0000000000000130 : 00000193
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000012c : 30305073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000128 : 30205073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  109
IF ------
     pc : 0000000000000150
 is req : 0
 pc req : 000000000000014c
ID ------
  0000000000000130 : 00000193
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000012c : 30305073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  110
IF ------
     pc : 0000000000000150
 is req : 0
 pc req : 000000000000014c
ID ------
  0000000000000134 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  0000000000000130 : 00000193
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000012c : 30305073
	mem stall : 0
	mem rdata : 0000000000000193
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  111
IF ------
     pc : 0000000000000150
 is req : 0
 pc req : 000000000000014c
ID ------
  0000000000000134 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  0000000000000130 : 00000193
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000012c : 30305073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  112
IF ------
     pc : 0000000000000150
 is req : 0
 pc req : 000000000000014c
ID ------
  0000000000000134 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  0000000000000130 : 00000193
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  308
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000134 du_dividend= 0000000000000134
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=ed028293 itype=2 is_muldiv=0 funct7=118 imm=fffffffffffffed0
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  113
IF ------
     pc : 0000000000000150
 is req : 0
 pc req : 000000000000014c
ID ------
  0000000000000138 : ed028293
  itype : 000010
  imm   : fffffffffffffed0
EX -----
  0000000000000134 : 00000297
  op1     : 0000000000000134
  op2     : 0000000000000000
  alu     : 0000000000000134
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000130 : 00000193
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  304
mulunit_op2                  304
mulunit_add_count           0
op1 = 0000000000000130 du_dividend= 0000000000000130
op2 = fffffffffffffed0 du_divisor= 0000000000000130
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000000 @pc=0000000000000130
check_start

#                  114
IF ------
     pc : 0000000000000150
 is req : 0
 pc req : 000000000000014c
ID ------
  000000000000013c : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000138 : ed028293
  op1     : 0000000000000130
  op2     : fffffffffffffed0
  alu     : 0000000000000000
  rs1/rs2 : 5/16
  reg1/reg2 : 0000000000000130/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000134 : 00000297
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000130 : 00000193
  reg[ 3] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  304
mulunit_op2                  304
mulunit_add_count           0
op1 = 0000000000000130 du_dividend= 0000000000000130
op2 = fffffffffffffed0 du_divisor= 0000000000000130
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  115
IF ------
     pc : 0000000000000154
 is req : 1
 pc req : 0000000000000150
ID ------
  000000000000013c : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000138 : ed028293
  op1     : 0000000000000130
  op2     : fffffffffffffed0
  alu     : 0000000000000000
  rs1/rs2 : 5/16
  reg1/reg2 : 0000000000000130/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000134 : 00000297
  reg[ 5] <= 0000000000000134
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  308
mulunit_op2                  304
mulunit_add_count           0
op1 = 0000000000000134 du_dividend= 0000000000000134
op2 = fffffffffffffed0 du_divisor= 0000000000000130
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  116
IF ------
     pc : 0000000000000158
 is req : 1
 pc req : 0000000000000154
ID ------
  000000000000013c : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000138 : ed028293
  op1     : 0000000000000134
  op2     : fffffffffffffed0
  alu     : 0000000000000004
  rs1/rs2 : 5/16
  reg1/reg2 : 0000000000000134/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  308
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000134 du_dividend= 0000000000000134
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00100513 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  117
IF ------
     pc : 000000000000015c
 is req : 1
 pc req : 0000000000000158
ID ------
  0000000000000140 : 00100513
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000013c : 30529073
  op1     : 0000000000000134
  op2     : 0000000000000000
  alu     : 0000000000000134
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000134/0000000000000134
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000138 : ed028293
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  308
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000134 du_dividend= 0000000000000134
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00100513 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  118
IF ------
     pc : 0000000000000160
 is req : 1
 pc req : 000000000000015c
ID ------
  0000000000000140 : 00100513
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000013c : 30529073
  op1     : 0000000000000134
  op2     : 0000000000000000
  alu     : 0000000000000134
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000134/0000000000000134
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000138 : ed028293
  reg[ 5] <= 0000000000000004
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    4
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000004 du_dividend= 0000000000000004
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00100513 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  119
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000140 : 00100513
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000013c : 30529073
  op1     : 0000000000000004
  op2     : 0000000000000000
  alu     : 0000000000000004
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000004/0000000000000004
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=01f51513 itype=2 is_muldiv=0 funct7=0 imm=000000000000001f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  120
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000144 : 01f51513
  itype : 000010
  imm   : 000000000000001f
EX -----
  0000000000000140 : 00100513
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000013c : 30529073
	mem stall : 0
	mem rdata : ffffffffffff8a63
 csr rdata : 0000000000000130
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=01f51513 itype=2 is_muldiv=0 funct7=0 imm=000000000000001f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  121
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000144 : 01f51513
  itype : 000010
  imm   : 000000000000001f
EX -----
  0000000000000140 : 00100513
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000013c : 30529073
  reg[ 0] <= 0000000000000130
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=01f51513 itype=2 is_muldiv=0 funct7=0 imm=000000000000001f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  122
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000144 : 01f51513
  itype : 000010
  imm   : 000000000000001f
EX -----
  0000000000000140 : 00100513
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   31
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000001f du_divisor= 000000000000001f
DECODE: inst=00055c63 itype=8 is_muldiv=0 funct7=0 imm=0000000000000018
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                  123
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000148 : 00055c63
  itype : 001000
  imm   : 0000000000000018
EX -----
  0000000000000144 : 01f51513
  op1     : 0000000000000000
  op2     : 000000000000001f
  alu     : 0000000000000000
  rs1/rs2 : 10/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000140 : 00100513
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   31
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000001f du_divisor= 000000000000001f
DECODE: inst=00055c63 itype=8 is_muldiv=0 funct7=0 imm=0000000000000018
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                  124
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000148 : 00055c63
  itype : 001000
  imm   : 0000000000000018
EX -----
  0000000000000144 : 01f51513
  op1     : 0000000000000000
  op2     : 000000000000001f
  alu     : 0000000000000000
  rs1/rs2 : 10/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000140 : 00100513
  reg[10] <= 0000000000000001
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    1
mulunit_op2                   31
mulunit_add_count           0
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 000000000000001f du_divisor= 000000000000001f
DECODE: inst=00055c63 itype=8 is_muldiv=0 funct7=0 imm=0000000000000018
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                  125
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000148 : 00055c63
  itype : 001000
  imm   : 0000000000000018
EX -----
  0000000000000144 : 01f51513
  op1     : 0000000000000001
  op2     : 000000000000001f
  alu     : 0000000080000000
  rs1/rs2 : 10/31
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0ff0000f itype=0 is_muldiv=0 funct7=7 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                  126
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  000000000000014c : 0ff0000f
  itype : 000000
  imm   : 0000000000000000
EX -----
  0000000000000148 : 00055c63
  op1     : 0000000000000001
  op2     : 0000000000000000
  alu     : 0000000000000001
  rs1/rs2 : 10/0
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000144 : 01f51513
	mem stall : 0
	mem rdata : 0000000000000293
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0ff0000f itype=0 is_muldiv=0 funct7=7 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                  127
IF ------
     pc : 0000000000000164
 is req : 1
 pc req : 0000000000000160
ID ------
  000000000000014c : 0ff0000f
  itype : 000000
  imm   : 0000000000000000
EX -----
  0000000000000148 : 00055c63
  op1     : 0000000000000001
  op2     : 0000000000000000
  alu     : 0000000000000001
  rs1/rs2 : 10/0
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000144 : 01f51513
  reg[10] <= 0000000080000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000080000000 du_dividend= 0000000080000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0ff0000f itype=0 is_muldiv=0 funct7=7 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                  128
IF ------
     pc : 0000000000000168
 is req : 1
 pc req : 0000000000000164
ID ------
  000000000000014c : 0ff0000f
  itype : 000000
  imm   : 0000000000000000
EX -----
  0000000000000148 : 00055c63
  op1     : 0000000080000000
  op2     : 0000000000000000
  alu     : 0000000080000000
  rs1/rs2 : 10/0
  reg1/reg2 : 0000000080000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00100193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                  129
IF ------
     pc : 000000000000016c
 is req : 1
 pc req : 0000000000000168
ID ------
  0000000000000150 : 00100193
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000014c : 0ff0000f
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000148 : 00055c63
	mem stall : 0
	mem rdata : 0000000000009073
 JUMP TO : 0000000000000160
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00100193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                  130
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 0000000000000168
ID ------
EX -----
MEM -----
WB ----
  0000000000000148 : 00055c63
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00100193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                  131
IF ------
     pc : 0000000000000164
 is req : 1
 pc req : 0000000000000160
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00100193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                  132
IF ------
     pc : 0000000000000168
 is req : 1
 pc req : 0000000000000164
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                  133
IF ------
     pc : 000000000000016c
 is req : 1
 pc req : 0000000000000168
ID ------
  0000000000000160 : 00000293
  itype : 000010
  imm   : 0000000000000000
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00028a63 itype=8 is_muldiv=0 funct7=0 imm=0000000000000014
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                  134
IF ------
     pc : 0000000000000170
 is req : 1
 pc req : 000000000000016c
ID ------
  0000000000000164 : 00028a63
  itype : 001000
  imm   : 0000000000000014
EX -----
  0000000000000160 : 00000293
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=24
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    4
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000004 du_dividend= 0000000000000004
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=10529073 itype=2 is_muldiv=0 funct7=8 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  135
IF ------
     pc : 0000000000000174
 is req : 1
 pc req : 0000000000000170
ID ------
  0000000000000168 : 10529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000164 : 00028a63
  op1     : 0000000000000004
  op2     : 0000000000000000
  alu     : 0000000000000004
  rs1/rs2 : 5/0
  reg1/reg2 : 0000000000000004/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=24
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000160 : 00000293
	mem stall : 0
	mem rdata : ffffffffffffff9b
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    4
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000004 du_dividend= 0000000000000004
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=10529073 itype=2 is_muldiv=0 funct7=8 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  136
IF ------
     pc : 0000000000000178
 is req : 1
 pc req : 0000000000000174
ID ------
  0000000000000168 : 10529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000164 : 00028a63
  op1     : 0000000000000004
  op2     : 0000000000000000
  alu     : 0000000000000004
  rs1/rs2 : 5/0
  reg1/reg2 : 0000000000000004/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000160 : 00000293
  reg[ 5] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=10529073 itype=2 is_muldiv=0 funct7=8 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  137
IF ------
     pc : 000000000000017c
 is req : 1
 pc req : 0000000000000178
ID ------
  0000000000000168 : 10529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000164 : 00028a63
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 5/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0000b2b7 itype=16 is_muldiv=0 funct7=0 imm=000000000000b000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  5
compare = 0
check_start

#                  138
IF ------
     pc : 0000000000000180
 is req : 1
 pc req : 000000000000017c
ID ------
  000000000000016c : 0000b2b7
  itype : 010000
  imm   : 000000000000b000
EX -----
  0000000000000168 : 10529073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000164 : 00028a63
	mem stall : 0
	mem rdata : 0000000000000073
 JUMP TO : 0000000000000178
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  5
compare = 0
check_start

#                  139
IF ------
     pc : 0000000000000178
 is req : 0
 pc req : 000000000000017c
ID ------
EX -----
MEM -----
WB ----
  0000000000000164 : 00028a63
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  5
compare = 0
check_start

#                  140
IF ------
     pc : 000000000000017c
 is req : 1
 pc req : 0000000000000178
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  5
compare = 0
check_start

#                  141
IF ------
     pc : 0000000000000180
 is req : 1
 pc req : 000000000000017c
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30005073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  5
compare = 0
check_start

#                  142
IF ------
     pc : 0000000000000184
 is req : 1
 pc req : 0000000000000180
ID ------
  0000000000000178 : 30005073
  itype : 000010
  imm   : 0000000000000000
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  0
compare = 0
check_start

#                  143
IF ------
     pc : 0000000000000188
 is req : 1
 pc req : 0000000000000184
ID ------
  000000000000017c : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  0000000000000178 : 30005073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=20
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  380
mulunit_op2                    0
mulunit_add_count           0
op1 = 000000000000017c du_dividend= 000000000000017c
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01428293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000014
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  144
IF ------
     pc : 000000000000018c
 is req : 1
 pc req : 0000000000000188
ID ------
  0000000000000180 : 01428293
  itype : 000010
  imm   : 0000000000000014
EX -----
  000000000000017c : 00000297
  op1     : 000000000000017c
  op2     : 0000000000000000
  alu     : 000000000000017c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=20
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000178 : 30005073
	mem stall : 0
	mem rdata : 0000000000002573
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  380
mulunit_op2                    0
mulunit_add_count           0
op1 = 000000000000017c du_dividend= 000000000000017c
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01428293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000014
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  145
IF ------
     pc : 0000000000000190
 is req : 1
 pc req : 000000000000018c
ID ------
  0000000000000180 : 01428293
  itype : 000010
  imm   : 0000000000000014
EX -----
  000000000000017c : 00000297
  op1     : 000000000000017c
  op2     : 0000000000000000
  alu     : 000000000000017c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000178 : 30005073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  380
mulunit_op2                    0
mulunit_add_count           0
op1 = 000000000000017c du_dividend= 000000000000017c
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01428293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000014
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  146
IF ------
     pc : 0000000000000194
 is req : 1
 pc req : 0000000000000190
ID ------
  0000000000000180 : 01428293
  itype : 000010
  imm   : 0000000000000014
EX -----
  000000000000017c : 00000297
  op1     : 000000000000017c
  op2     : 0000000000000000
  alu     : 000000000000017c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   20
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000014 du_divisor= 0000000000000014
DECODE: inst=34129073 itype=2 is_muldiv=0 funct7=26 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  147
IF ------
     pc : 0000000000000198
 is req : 1
 pc req : 0000000000000194
ID ------
  0000000000000184 : 34129073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000180 : 01428293
  op1     : 0000000000000000
  op2     : 0000000000000014
  alu     : 0000000000000014
  rs1/rs2 : 5/20
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000017c : 00000297
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   20
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000014 du_divisor= 0000000000000014
DECODE: inst=34129073 itype=2 is_muldiv=0 funct7=26 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  148
IF ------
     pc : 000000000000019c
 is req : 1
 pc req : 0000000000000198
ID ------
  0000000000000184 : 34129073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000180 : 01428293
  op1     : 0000000000000000
  op2     : 0000000000000014
  alu     : 0000000000000014
  rs1/rs2 : 5/20
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000017c : 00000297
  reg[ 5] <= 000000000000017c
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  380
mulunit_op2                   20
mulunit_add_count           0
op1 = 000000000000017c du_dividend= 000000000000017c
op2 = 0000000000000014 du_divisor= 0000000000000014
DECODE: inst=34129073 itype=2 is_muldiv=0 funct7=26 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  149
IF ------
     pc : 00000000000001a0
 is req : 1
 pc req : 000000000000019c
ID ------
  0000000000000184 : 34129073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000180 : 01428293
  op1     : 000000000000017c
  op2     : 0000000000000014
  alu     : 0000000000000190
  rs1/rs2 : 5/20
  reg1/reg2 : 000000000000017c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  380
mulunit_op2                    0
mulunit_add_count           0
op1 = 000000000000017c du_dividend= 000000000000017c
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=f1402573 itype=2 is_muldiv=0 funct7=120 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  150
IF ------
     pc : 00000000000001a4
 is req : 1
 pc req : 00000000000001a0
ID ------
  0000000000000188 : f1402573
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000184 : 34129073
  op1     : 000000000000017c
  op2     : 0000000000000000
  alu     : 000000000000017c
  rs1/rs2 : 5/1
  reg1/reg2 : 000000000000017c/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000180 : 01428293
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  380
mulunit_op2                    0
mulunit_add_count           0
op1 = 000000000000017c du_dividend= 000000000000017c
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=f1402573 itype=2 is_muldiv=0 funct7=120 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  151
IF ------
     pc : 00000000000001a8
 is req : 1
 pc req : 00000000000001a4
ID ------
  0000000000000188 : f1402573
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000184 : 34129073
  op1     : 000000000000017c
  op2     : 0000000000000000
  alu     : 000000000000017c
  rs1/rs2 : 5/1
  reg1/reg2 : 000000000000017c/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000180 : 01428293
  reg[ 5] <= 0000000000000190
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  400
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000190 du_dividend= 0000000000000190
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=f1402573 itype=2 is_muldiv=0 funct7=120 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  152
IF ------
     pc : 00000000000001a8
 is req : 0
 pc req : 00000000000001a4
ID ------
  0000000000000188 : f1402573
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000184 : 34129073
  op1     : 0000000000000190
  op2     : 0000000000000000
  alu     : 0000000000000190
  rs1/rs2 : 5/1
  reg1/reg2 : 0000000000000190/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30200073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  153
IF ------
     pc : 00000000000001a8
 is req : 0
 pc req : 00000000000001a4
ID ------
  000000000000018c : 30200073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000188 : f1402573
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/20
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000184 : 34129073
	mem stall : 0
	mem rdata : 0000000000000193
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30200073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  154
IF ------
     pc : 00000000000001a8
 is req : 0
 pc req : 00000000000001a4
ID ------
  000000000000018c : 30200073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000188 : f1402573
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/20
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000184 : 34129073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30200073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  155
IF ------
     pc : 00000000000001a8
 is req : 0
 pc req : 00000000000001a4
ID ------
  000000000000018c : 30200073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000188 : f1402573
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/20
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00200193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr =  0
compare = 0
check_start

#                  156
IF ------
     pc : 00000000000001a8
 is req : 0
 pc req : 00000000000001a4
ID ------
  0000000000000190 : 00200193
  itype : 000010
  imm   : 0000000000000002
EX -----
  000000000000018c : 30200073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000188 : f1402573
	mem stall : 0
	mem rdata : 0000000000300193
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000190
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=00000593 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  157
IF ------
     pc : 00000000000001a8
 is req : 0
 pc req : 00000000000001a4
ID ------
  0000000000000194 : 00000593
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000190 : 00200193
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000018c : 30200073
	mem stall : 0
	mem rdata : ffffffffffffff93
 csr rdata : 0000000000000000
 csr trap  : 1
 csr vec   : 0000000000000190
WB ----
  0000000000000188 : f1402573
  reg[10] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=00000613 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  158
IF ------
     pc : 0000000000000190
 is req : 0
 pc req : 00000000000001a4
ID ------
EX -----
MEM -----
WB ----
  000000000000018c : 30200073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=00000613 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  159
IF ------
     pc : 0000000000000194
 is req : 1
 pc req : 0000000000000190
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=00000613 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  160
IF ------
     pc : 0000000000000198
 is req : 1
 pc req : 0000000000000194
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=00200193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  161
IF ------
     pc : 000000000000019c
 is req : 1
 pc req : 0000000000000198
ID ------
  0000000000000190 : 00200193
  itype : 000010
  imm   : 0000000000000002
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=00000593 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  162
IF ------
     pc : 00000000000001a0
 is req : 1
 pc req : 000000000000019c
ID ------
  0000000000000194 : 00000593
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000190 : 00200193
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000613 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  163
IF ------
     pc : 00000000000001a4
 is req : 1
 pc req : 00000000000001a0
ID ------
  0000000000000198 : 00000613
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000194 : 00000593
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000190 : 00200193
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02c59733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000002 @pc=0000000000000190
check_start

#                  164
IF ------
     pc : 00000000000001a8
 is req : 1
 pc req : 00000000000001a4
ID ------
  000000000000019c : 02c59733
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000198 : 00000613
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000194 : 00000593
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000190 : 00200193
  reg[ 3] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  165
IF ------
     pc : 00000000000001ac
 is req : 1
 pc req : 00000000000001a8
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
  0000000000000198 : 00000613
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000194 : 00000593
  reg[11] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  166
IF ------
     pc : 00000000000001b0
 is req : 1
 pc req : 00000000000001ac
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
  0000000000000198 : 00000613
  reg[12] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  167
IF ------
     pc : 00000000000001b4
 is req : 1
 pc req : 00000000000001b0
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  168
IF ------
     pc : 00000000000001b8
 is req : 1
 pc req : 00000000000001b4
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           1
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  169
IF ------
     pc : 00000000000001bc
 is req : 1
 pc req : 00000000000001b8
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           2
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  170
IF ------
     pc : 00000000000001c0
 is req : 1
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           3
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  171
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           4
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  172
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           5
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  173
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           6
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  174
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           7
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  175
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           8
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  176
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           9
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  177
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          10
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  178
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          11
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  179
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          12
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  180
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          13
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  181
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          14
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  182
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          15
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  183
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          16
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  184
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          17
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  185
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          18
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  186
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          19
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  187
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          20
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  188
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          21
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  189
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          22
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  190
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          23
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  191
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          24
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  192
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          25
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  193
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          26
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  194
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          27
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  195
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          28
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  196
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          29
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  197
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          30
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  198
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          31
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  199
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          32
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  200
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          33
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  201
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          34
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  202
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          35
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  203
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          36
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  204
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          37
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  205
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          38
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  206
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          39
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  207
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          40
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  208
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          41
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  209
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          42
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  210
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          43
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  211
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          44
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  212
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          45
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  213
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          46
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  214
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          47
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  215
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          48
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  216
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          49
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  217
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          50
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  218
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          51
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  219
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          52
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  220
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          53
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  221
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          54
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  222
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          55
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  223
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          56
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  224
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          57
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  225
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          58
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  226
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          59
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  227
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          60
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  228
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          61
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  229
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          62
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  230
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          63
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  231
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  232
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                                       0
mulunit_state 2
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  233
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  234
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000019c : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=46771063 itype=8 is_muldiv=0 funct7=35 imm=0000000000000460
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  235
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a4 : 46771063
  itype : 001000
  imm   : 0000000000000460
EX -----
  00000000000001a0 : 00000393
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000019c : 02c59733
	mem stall : 0
	mem rdata : 0000000000000193
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00300193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  236
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a8 : 00300193
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001a4 : 46771063
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  00000000000001a0 : 00000393
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000019c : 02c59733
  reg[14] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00300193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  237
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a8 : 00300193
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001a4 : 46771063
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  00000000000001a0 : 00000393
  reg[ 7] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00300193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  238
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a8 : 00300193
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001a4 : 46771063
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    3
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000003 du_divisor= 0000000000000003
DECODE: inst=00100593 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  239
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001ac : 00100593
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000001a8 : 00300193
  op1     : 0000000000000000
  op2     : 0000000000000003
  alu     : 0000000000000003
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001a4 : 46771063
	mem stall : 0
	mem rdata : 0000000000000193
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00100613 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  240
IF ------
     pc : 00000000000001c4
 is req : 1
 pc req : 00000000000001c0
ID ------
  00000000000001b0 : 00100613
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000001ac : 00100593
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001a8 : 00300193
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000001a4 : 46771063
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=02c59733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000003 @pc=00000000000001a8
check_start

#                  241
IF ------
     pc : 00000000000001c8
 is req : 1
 pc req : 00000000000001c4
ID ------
  00000000000001b4 : 02c59733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000001b0 : 00100613
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001ac : 00100593
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
  00000000000001a8 : 00300193
  reg[ 3] <= 0000000000000003
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  242
IF ------
     pc : 00000000000001cc
 is req : 1
 pc req : 00000000000001c8
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
  00000000000001b0 : 00100613
	mem stall : 0
	mem rdata : 0000000000000006
WB ----
  00000000000001ac : 00100593
  reg[11] <= 0000000000000001
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  243
IF ------
     pc : 00000000000001d0
 is req : 1
 pc req : 00000000000001cc
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000000
  alu     : 0000000000000001
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
  00000000000001b0 : 00100613
  reg[12] <= 0000000000000001
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  244
IF ------
     pc : 00000000000001d4
 is req : 1
 pc req : 00000000000001d0
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  245
IF ------
     pc : 00000000000001d8
 is req : 1
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count           1
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  246
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count           2
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  247
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count           3
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  248
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count           4
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  249
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count           5
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  250
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count           6
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  251
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count           7
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  252
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count           8
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  253
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count           9
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  254
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          10
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  255
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          11
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  256
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          12
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  257
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          13
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  258
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          14
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  259
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          15
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  260
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          16
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  261
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          17
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  262
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          18
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  263
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          19
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  264
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          20
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  265
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          21
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  266
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          22
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  267
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          23
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  268
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          24
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  269
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          25
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  270
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          26
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  271
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          27
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  272
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          28
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  273
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          29
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  274
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          30
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  275
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          31
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  276
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          32
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  277
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          33
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  278
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          34
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  279
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          35
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  280
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          36
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  281
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          37
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  282
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          38
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  283
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          39
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  284
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          40
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  285
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          41
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  286
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          42
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  287
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          43
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  288
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          44
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  289
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          45
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  290
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          46
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  291
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          47
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  292
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          48
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  293
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          49
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  294
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          50
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  295
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          51
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  296
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          52
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  297
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          53
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  298
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          54
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  299
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          55
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  300
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          56
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  301
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          57
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  302
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          58
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  303
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          59
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  304
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          60
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  305
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          61
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  306
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          62
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  307
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          63
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  308
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 1
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  309
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                                       1
mulunit_state 2
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  310
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  311
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001b4 : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=44771463 itype=8 is_muldiv=0 funct7=34 imm=0000000000000448
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  312
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001bc : 44771463
  itype : 001000
  imm   : 0000000000000448
EX -----
  00000000000001b8 : 00000393
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001b4 : 02c59733
	mem stall : 0
	mem rdata : 0000000000000193
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00400193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000004
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  313
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001c0 : 00400193
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000001bc : 44771463
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  00000000000001b8 : 00000393
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000001b4 : 02c59733
  reg[14] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00400193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000004
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  314
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001c0 : 00400193
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000001bc : 44771463
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  00000000000001b8 : 00000393
  reg[ 7] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00400193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000004
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  315
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001c0 : 00400193
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000001bc : 44771463
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    4
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000004 du_divisor= 0000000000000004
DECODE: inst=00300593 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  0
compare = 0
check_start

#                  316
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001c4 : 00300593
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001c0 : 00400193
  op1     : 0000000000000000
  op2     : 0000000000000004
  alu     : 0000000000000004
  rs1/rs2 : 0/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001bc : 44771463
	mem stall : 0
	mem rdata : 0000000000000193
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    3
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000003 du_divisor= 0000000000000003
DECODE: inst=00700613 itype=2 is_muldiv=0 funct7=0 imm=0000000000000007
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  317
IF ------
     pc : 00000000000001dc
 is req : 1
 pc req : 00000000000001d8
ID ------
  00000000000001c8 : 00700613
  itype : 000010
  imm   : 0000000000000007
EX -----
  00000000000001c4 : 00300593
  op1     : 0000000000000000
  op2     : 0000000000000003
  alu     : 0000000000000003
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000003
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000001c0 : 00400193
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000001bc : 44771463
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    3
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000003 du_divisor= 0000000000000003
DECODE: inst=00700613 itype=2 is_muldiv=0 funct7=0 imm=0000000000000007
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000004 @pc=00000000000001c0
check_start

#                  318
IF ------
     pc : 00000000000001e0
 is req : 1
 pc req : 00000000000001dc
ID ------
  00000000000001c8 : 00700613
  itype : 000010
  imm   : 0000000000000007
EX -----
  00000000000001c4 : 00300593
  op1     : 0000000000000000
  op2     : 0000000000000003
  alu     : 0000000000000003
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000003
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000001c0 : 00400193
  reg[ 3] <= 0000000000000004
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    3
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000003 du_divisor= 0000000000000003
DECODE: inst=00700613 itype=2 is_muldiv=0 funct7=0 imm=0000000000000007
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  319
IF ------
     pc : 00000000000001e4
 is req : 1
 pc req : 00000000000001e0
ID ------
  00000000000001c8 : 00700613
  itype : 000010
  imm   : 0000000000000007
EX -----
  00000000000001c4 : 00300593
  op1     : 0000000000000000
  op2     : 0000000000000003
  alu     : 0000000000000003
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000004
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    7
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=02c59733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr =  0
compare = 0
check_start

#                  320
IF ------
     pc : 00000000000001e8
 is req : 1
 pc req : 00000000000001e4
ID ------
  00000000000001cc : 02c59733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000001c8 : 00700613
  op1     : 0000000000000000
  op2     : 0000000000000007
  alu     : 0000000000000007
  rs1/rs2 : 0/7
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001c4 : 00300593
	mem stall : 0
	mem rdata : ffffffffffffffff
WB ----
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  321
IF ------
     pc : 00000000000001ec
 is req : 1
 pc req : 00000000000001e8
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
  00000000000001c8 : 00700613
	mem stall : 0
	mem rdata : 0000000000000040
WB ----
  00000000000001c4 : 00300593
  reg[11] <= 0000000000000003
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 0
mulunit_op1                    3
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  322
IF ------
     pc : 00000000000001f0
 is req : 1
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000001
  alu     : 0000000000000006
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000001
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
  00000000000001c8 : 00700613
  reg[12] <= 0000000000000007
mulunit_rvalid 0
mulunit_result                                       1
mulunit_state 0
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          64
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  323
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count           0
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  324
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       3
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count           1
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  325
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       9
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count           2
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  326
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count           3
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  327
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count           4
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  328
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count           5
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  329
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count           6
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  330
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count           7
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  331
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count           8
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  332
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count           9
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  333
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          10
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  334
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          11
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  335
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          12
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  336
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          13
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  337
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          14
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  338
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          15
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  339
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          16
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  340
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          17
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  341
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          18
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  342
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          19
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  343
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          20
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  344
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          21
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  345
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          22
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  346
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          23
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  347
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          24
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  348
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          25
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  349
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          26
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  350
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          27
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  351
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          28
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  352
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          29
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  353
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          30
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  354
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          31
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  355
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          32
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  356
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          33
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  357
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          34
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  358
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          35
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  359
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          36
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  360
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          37
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  361
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          38
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  362
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          39
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  363
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          40
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  364
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          41
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  365
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          42
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  366
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          43
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  367
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          44
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  368
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          45
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  369
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          46
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  370
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          47
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  371
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          48
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  372
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          49
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  373
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          50
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  374
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          51
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  375
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          52
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  376
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          53
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  377
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          54
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  378
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          55
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  379
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          56
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  380
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          57
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  381
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          58
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  382
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          59
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  383
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          60
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  384
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          61
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  385
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          62
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  386
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          63
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  387
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 1
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          64
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  388
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                                      21
mulunit_state 2
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          64
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  389
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 0
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          64
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  390
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001cc : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=42771863 itype=8 is_muldiv=0 funct7=33 imm=0000000000000430
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  391
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d4 : 42771863
  itype : 001000
  imm   : 0000000000000430
EX -----
  00000000000001d0 : 00000393
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001cc : 02c59733
	mem stall : 0
	mem rdata : 0000000000000193
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00500193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000005
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  392
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d8 : 00500193
  itype : 000010
  imm   : 0000000000000005
EX -----
  00000000000001d4 : 42771863
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  00000000000001d0 : 00000393
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000001cc : 02c59733
  reg[14] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00500193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000005
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  393
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d8 : 00500193
  itype : 000010
  imm   : 0000000000000005
EX -----
  00000000000001d4 : 42771863
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  00000000000001d0 : 00000393
  reg[ 7] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00500193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000005
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  394
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d8 : 00500193
  itype : 000010
  imm   : 0000000000000005
EX -----
  00000000000001d4 : 42771863
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    5
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000005 du_divisor= 0000000000000005
DECODE: inst=00000593 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  0
compare = 0
check_start

#                  395
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001dc : 00000593
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001d8 : 00500193
  op1     : 0000000000000000
  op2     : 0000000000000005
  alu     : 0000000000000005
  rs1/rs2 : 0/5
  reg1/reg2 : 0000000000000000/0000000000000190
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001d4 : 42771863
	mem stall : 0
	mem rdata : 0000000000000193
WB ----
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=ffff8637 itype=16 is_muldiv=0 funct7=127 imm=ffffffffffff8000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  396
IF ------
     pc : 00000000000001f4
 is req : 1
 pc req : 00000000000001f0
ID ------
  00000000000001e0 : ffff8637
  itype : 010000
  imm   : ffffffffffff8000
EX -----
  00000000000001dc : 00000593
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=16
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001d8 : 00500193
	mem stall : 0
	mem rdata : 0000000000000005
WB ----
  00000000000001d4 : 42771863
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 0
mulunit_op1                  480
mulunit_op2                32768
mulunit_add_count          64
op1 = 00000000000001e0 du_dividend= 00000000000001e0
op2 = ffffffffffff8000 du_divisor= 0000000000008000
DECODE: inst=02c59733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 31
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000005 @pc=00000000000001d8
check_start

#                  397
IF ------
     pc : 00000000000001f8
 is req : 1
 pc req : 00000000000001f4
ID ------
  00000000000001e4 : 02c59733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000001e0 : ffff8637
  op1     : 00000000000001e0
  op2     : ffffffffffff8000
  alu     : ffffffffffff81e0
  rs1/rs2 : 31/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001dc : 00000593
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000001d8 : 00500193
  reg[ 3] <= 0000000000000005
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 0
mulunit_op1                    3
mulunit_op2                    7
mulunit_add_count          64
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  398
IF ------
     pc : 00000000000001fc
 is req : 1
 pc req : 00000000000001f8
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000003
  op2     : 0000000000000007
  alu     : 0000000000000180
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000003/0000000000000007
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
  00000000000001e0 : ffff8637
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  00000000000001dc : 00000593
  reg[11] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    7
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  399
IF ------
     pc : 0000000000000200
 is req : 1
 pc req : 00000000000001fc
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : 0000000000000007
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000007
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
  00000000000001e0 : ffff8637
  reg[12] <= ffffffffffff8000
mulunit_rvalid 0
mulunit_result                                      21
mulunit_state 0
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  400
IF ------
     pc : 0000000000000204
 is req : 1
 pc req : 0000000000000200
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  401
IF ------
     pc : 0000000000000208
 is req : 1
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count           1
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  402
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count           2
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  403
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count           3
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  404
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count           4
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  405
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count           5
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  406
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count           6
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  407
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count           7
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  408
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count           8
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  409
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count           9
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  410
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          10
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  411
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          11
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  412
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          12
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  413
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          13
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  414
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          14
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  415
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          15
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  416
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          16
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  417
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          17
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  418
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          18
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  419
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          19
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  420
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          20
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  421
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          21
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  422
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          22
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  423
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          23
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  424
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          24
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  425
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          25
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  426
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          26
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  427
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          27
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  428
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          28
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  429
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          29
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  430
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          30
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  431
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          31
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  432
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          32
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  433
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          33
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  434
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          34
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  435
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          35
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  436
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          36
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  437
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          37
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  438
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          38
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  439
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          39
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  440
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          40
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  441
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          41
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  442
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          42
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  443
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          43
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  444
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          44
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  445
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          45
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  446
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          46
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  447
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          47
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  448
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          48
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  449
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          49
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  450
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          50
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  451
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          51
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  452
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          52
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  453
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          53
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  454
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          54
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  455
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          55
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  456
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          56
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  457
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          57
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  458
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          58
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  459
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          59
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  460
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          60
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  461
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          61
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  462
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          62
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  463
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          63
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  464
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  465
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                                       0
mulunit_state 2
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  466
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  467
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001e4 : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=40771c63 itype=8 is_muldiv=0 funct7=32 imm=0000000000000418
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  468
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001ec : 40771c63
  itype : 001000
  imm   : 0000000000000418
EX -----
  00000000000001e8 : 00000393
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001e4 : 02c59733
	mem stall : 0
	mem rdata : 0000000000000193
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00600193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000006
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  469
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001f0 : 00600193
  itype : 000010
  imm   : 0000000000000006
EX -----
  00000000000001ec : 40771c63
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  00000000000001e8 : 00000393
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000001e4 : 02c59733
  reg[14] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00600193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000006
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  470
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001f0 : 00600193
  itype : 000010
  imm   : 0000000000000006
EX -----
  00000000000001ec : 40771c63
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  00000000000001e8 : 00000393
  reg[ 7] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00600193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000006
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  471
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001f0 : 00600193
  itype : 000010
  imm   : 0000000000000006
EX -----
  00000000000001ec : 40771c63
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    6
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=800005b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                  472
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001f4 : 800005b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001f0 : 00600193
  op1     : 0000000000000000
  op2     : 0000000000000006
  alu     : 0000000000000006
  rs1/rs2 : 0/6
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001ec : 40771c63
	mem stall : 0
	mem rdata : 0000000000000193
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  500
mulunit_op2           2147483648
mulunit_add_count          64
op1 = 00000000000001f4 du_dividend= 00000000000001f4
op2 = ffffffff80000000 du_divisor= 0000000080000000
DECODE: inst=00000613 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  473
IF ------
     pc : 000000000000020c
 is req : 1
 pc req : 0000000000000208
ID ------
  00000000000001f8 : 00000613
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001f4 : 800005b7
  op1     : 00000000000001f4
  op2     : ffffffff80000000
  alu     : ffffffff800001f4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=24
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001f0 : 00600193
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000001ec : 40771c63
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02c59733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000006 @pc=00000000000001f0
check_start

#                  474
IF ------
     pc : 0000000000000210
 is req : 1
 pc req : 000000000000020c
ID ------
  00000000000001fc : 02c59733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000001f8 : 00000613
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001f4 : 800005b7
	mem stall : 0
	mem rdata : ffffffffffffffb7
WB ----
  00000000000001f0 : 00600193
  reg[ 3] <= 0000000000000006
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                32768
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  475
IF ------
     pc : 0000000000000214
 is req : 1
 pc req : 0000000000000210
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : 0000000000000000
  op2     : ffffffffffff8000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/ffffffffffff8000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
  00000000000001f8 : 00000613
	mem stall : 0
	mem rdata : 0000000000000037
WB ----
  00000000000001f4 : 800005b7
  reg[11] <= ffffffff80000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          64
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  476
IF ------
     pc : 0000000000000218
 is req : 1
 pc req : 0000000000000214
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
  00000000000001f8 : 00000613
  reg[12] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          64
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  477
IF ------
     pc : 000000000000021c
 is req : 1
 pc req : 0000000000000218
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  478
IF ------
     pc : 0000000000000220
 is req : 1
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count           1
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  479
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count           2
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  480
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count           3
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  481
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count           4
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  482
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count           5
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  483
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count           6
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  484
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count           7
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  485
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count           8
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  486
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count           9
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  487
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          10
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  488
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          11
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  489
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          12
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  490
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          13
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  491
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          14
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  492
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          15
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  493
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          16
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  494
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          17
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  495
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          18
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  496
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          19
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  497
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          20
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  498
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          21
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  499
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          22
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  500
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          23
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  501
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          24
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  502
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          25
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  503
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          26
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  504
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          27
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  505
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          28
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  506
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          29
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  507
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          30
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  508
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          31
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  509
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          32
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  510
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          33
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  511
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          34
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  512
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          35
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  513
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          36
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  514
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          37
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  515
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          38
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  516
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          39
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  517
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          40
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  518
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          41
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  519
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          42
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  520
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          43
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  521
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          44
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  522
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          45
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  523
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          46
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  524
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          47
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  525
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          48
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  526
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          49
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  527
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          50
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  528
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          51
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  529
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          52
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  530
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          53
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  531
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          54
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  532
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          55
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  533
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          56
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  534
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          57
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  535
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          58
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  536
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          59
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  537
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          60
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  538
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          61
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  539
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          62
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  540
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          63
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  541
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          64
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  542
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                                       0
mulunit_state 2
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          64
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  543
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          64
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  544
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001fc : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=40771063 itype=8 is_muldiv=0 funct7=32 imm=0000000000000400
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  545
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000204 : 40771063
  itype : 001000
  imm   : 0000000000000400
EX -----
  0000000000000200 : 00000393
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001fc : 02c59733
	mem stall : 0
	mem rdata : 0000000000000193
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00700193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000007
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  546
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000208 : 00700193
  itype : 000010
  imm   : 0000000000000007
EX -----
  0000000000000204 : 40771063
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000200 : 00000393
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000001fc : 02c59733
  reg[14] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00700193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000007
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  547
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000208 : 00700193
  itype : 000010
  imm   : 0000000000000007
EX -----
  0000000000000204 : 40771063
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000200 : 00000393
  reg[ 7] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00700193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000007
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  548
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000208 : 00700193
  itype : 000010
  imm   : 0000000000000007
EX -----
  0000000000000204 : 40771063
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    7
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=800005b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  549
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  000000000000020c : 800005b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  0000000000000208 : 00700193
  op1     : 0000000000000000
  op2     : 0000000000000007
  alu     : 0000000000000007
  rs1/rs2 : 0/7
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000204 : 40771063
	mem stall : 0
	mem rdata : 0000000000000193
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  524
mulunit_op2           2147483648
mulunit_add_count          64
op1 = 000000000000020c du_dividend= 000000000000020c
op2 = ffffffff80000000 du_divisor= 0000000080000000
DECODE: inst=ffff8637 itype=16 is_muldiv=0 funct7=127 imm=ffffffffffff8000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  550
IF ------
     pc : 0000000000000224
 is req : 1
 pc req : 0000000000000220
ID ------
  0000000000000210 : ffff8637
  itype : 010000
  imm   : ffffffffffff8000
EX -----
  000000000000020c : 800005b7
  op1     : 000000000000020c
  op2     : ffffffff80000000
  alu     : ffffffff8000020c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000208 : 00700193
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000000204 : 40771063
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  528
mulunit_op2                32768
mulunit_add_count          64
op1 = 0000000000000210 du_dividend= 0000000000000210
op2 = ffffffffffff8000 du_divisor= 0000000000008000
DECODE: inst=02c59733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 31
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000007 @pc=0000000000000208
check_start

#                  551
IF ------
     pc : 0000000000000228
 is req : 1
 pc req : 0000000000000224
ID ------
  0000000000000214 : 02c59733
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000210 : ffff8637
  op1     : 0000000000000210
  op2     : ffffffffffff8000
  alu     : ffffffffffff8210
  rs1/rs2 : 31/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000020c : 800005b7
	mem stall : 0
	mem rdata : ffffffffffffff9b
WB ----
  0000000000000208 : 00700193
  reg[ 3] <= 0000000000000007
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          64
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  552
IF ------
     pc : 000000000000022c
 is req : 1
 pc req : 0000000000000228
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
  0000000000000210 : ffff8637
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000020c : 800005b7
  reg[11] <= ffffffff80000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count          64
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  553
IF ------
     pc : 0000000000000230
 is req : 1
 pc req : 000000000000022c
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
  0000000000000210 : ffff8637
  reg[12] <= ffffffffffff8000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          64
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  554
IF ------
     pc : 0000000000000234
 is req : 1
 pc req : 0000000000000230
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  555
IF ------
     pc : 0000000000000238
 is req : 1
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count           1
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  556
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count           2
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  557
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count           3
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  558
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count           4
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  559
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count           5
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  560
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count           6
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  561
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count           7
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  562
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count           8
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  563
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count           9
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  564
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          10
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  565
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          11
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  566
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          12
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  567
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          13
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  568
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          14
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  569
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          15
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  570
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          16
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  571
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          17
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  572
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          18
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  573
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          19
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  574
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          20
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  575
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          21
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  576
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          22
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  577
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          23
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  578
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          24
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  579
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          25
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  580
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          26
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  581
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          27
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  582
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          28
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  583
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          29
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  584
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          30
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  585
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          31
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  586
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          32
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  587
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          33
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  588
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          34
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  589
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          35
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  590
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          36
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  591
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          37
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  592
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          38
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  593
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          39
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  594
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          40
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  595
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          41
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  596
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          42
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  597
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          43
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  598
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          44
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  599
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          45
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  600
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          46
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  601
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          47
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  602
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          48
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  603
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          49
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  604
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          50
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  605
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          51
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  606
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          52
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  607
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          53
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  608
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          54
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  609
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          55
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  610
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          56
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  611
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          57
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  612
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          58
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  613
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          59
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  614
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          60
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  615
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          61
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  616
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          62
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  617
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          63
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  618
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 1
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          64
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  619
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                          70368744177664
mulunit_state 2
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          64
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  620
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                32768
mulunit_add_count          64
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffffffff8000 du_divisor= ffffffffffff8000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  621
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000218 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000214 : 02c59733
  op1     : ffffffff80000000
  op2     : ffffffffffff8000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffff8000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=3e771463 itype=8 is_muldiv=0 funct7=31 imm=00000000000003e8
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  622
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  000000000000021c : 3e771463
  itype : 001000
  imm   : 00000000000003e8
EX -----
  0000000000000218 : 00000393
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000214 : 02c59733
	mem stall : 0
	mem rdata : 0000000000000393
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00800193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000008
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  623
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000220 : 00800193
  itype : 000010
  imm   : 0000000000000008
EX -----
  000000000000021c : 3e771463
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000218 : 00000393
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000214 : 02c59733
  reg[14] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00800193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000008
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  624
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000220 : 00800193
  itype : 000010
  imm   : 0000000000000008
EX -----
  000000000000021c : 3e771463
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000218 : 00000393
  reg[ 7] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00800193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000008
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  625
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000220 : 00800193
  itype : 000010
  imm   : 0000000000000008
EX -----
  000000000000021c : 3e771463
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    8
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000008 du_divisor= 0000000000000008
DECODE: inst=00d0059b itype=2 is_muldiv=0 funct7=0 imm=000000000000000d
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  0
compare = 0
check_start

#                  626
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000224 : 00d0059b
  itype : 000010
  imm   : 000000000000000d
EX -----
  0000000000000220 : 00800193
  op1     : 0000000000000000
  op2     : 0000000000000008
  alu     : 0000000000000008
  rs1/rs2 : 0/8
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000021c : 3e771463
	mem stall : 0
	mem rdata : 0000000000000393
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   13
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000d du_divisor= 000000000000000d
DECODE: inst=02059593 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  627
IF ------
     pc : 000000000000023c
 is req : 1
 pc req : 0000000000000238
ID ------
  0000000000000228 : 02059593
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000224 : 00d0059b
  op1     : 0000000000000000
  op2     : 000000000000000d
  alu     : 000000000000000d
  rs1/rs2 : 0/13
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000220 : 00800193
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000021c : 3e771463
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                   32
mulunit_add_count          64
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00b0061b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000008 @pc=0000000000000220
check_start

#                  628
IF ------
     pc : 0000000000000240
 is req : 1
 pc req : 000000000000023c
ID ------
  000000000000022c : 00b0061b
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000228 : 02059593
  op1     : ffffffff80000000
  op2     : 0000000000000020
  alu     : 8000000000000000
  rs1/rs2 : 11/0
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000224 : 00d0059b
	mem stall : 0
	mem rdata : ffffffffffffff94
WB ----
  0000000000000220 : 00800193
  reg[ 3] <= 0000000000000008
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                   32
mulunit_add_count          64
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00b0061b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  629
IF ------
     pc : 0000000000000244
 is req : 1
 pc req : 0000000000000240
ID ------
  000000000000022c : 00b0061b
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000228 : 02059593
  op1     : ffffffff80000000
  op2     : 0000000000000020
  alu     : 8000000000000000
  rs1/rs2 : 11/0
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000224 : 00d0059b
  reg[11] <= 000000000000000d
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 0
mulunit_op1                   13
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000d du_dividend= 000000000000000d
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00b0061b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  630
IF ------
     pc : 0000000000000248
 is req : 1
 pc req : 0000000000000244
ID ------
  000000000000022c : 00b0061b
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000228 : 02059593
  op1     : 000000000000000d
  op2     : 0000000000000020
  alu     : 0000000d00000000
  rs1/rs2 : 11/0
  reg1/reg2 : 000000000000000d/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02061613 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr =  0
compare = 0
check_start

#                  631
IF ------
     pc : 000000000000024c
 is req : 1
 pc req : 0000000000000248
ID ------
  0000000000000230 : 02061613
  itype : 000010
  imm   : 0000000000000020
EX -----
  000000000000022c : 00b0061b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/000000000000000d
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000228 : 02059593
	mem stall : 0
	mem rdata : ffffffffffff9593
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02061613 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr =  0
compare = 0
check_start

#                  632
IF ------
     pc : 0000000000000250
 is req : 1
 pc req : 000000000000024c
ID ------
  0000000000000230 : 02061613
  itype : 000010
  imm   : 0000000000000020
EX -----
  000000000000022c : 00b0061b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/000000000000000d
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000228 : 02059593
  reg[11] <= 0000000d00000000
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02061613 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr =  0
compare = 0
check_start

#                  633
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000230 : 02061613
  itype : 000010
  imm   : 0000000000000020
EX -----
  000000000000022c : 00b0061b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 0
mulunit_op1                32768
mulunit_op2                   32
mulunit_add_count          64
op1 = ffffffffffff8000 du_dividend= ffffffffffff8000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02c595b3 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 12
compare = 1
check_start

#                  634
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000234 : 02c595b3
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000230 : 02061613
  op1     : ffffffffffff8000
  op2     : 0000000000000020
  alu     : ffff800000000000
  rs1/rs2 : 12/0
  reg1/reg2 : ffffffffffff8000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000022c : 00b0061b
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 0
mulunit_op1                32768
mulunit_op2                   32
mulunit_add_count          64
op1 = ffffffffffff8000 du_dividend= ffffffffffff8000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02c595b3 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 12
compare = 1
check_start

#                  635
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000234 : 02c595b3
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000230 : 02061613
  op1     : ffffffffffff8000
  op2     : 0000000000000020
  alu     : ffff800000000000
  rs1/rs2 : 12/0
  reg1/reg2 : ffffffffffff8000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000022c : 00b0061b
  reg[12] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02c595b3 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 12
compare = 1
check_start

#                  636
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000234 : 02c595b3
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000230 : 02061613
  op1     : 000000000000000b
  op2     : 0000000000000020
  alu     : 0000000b00000000
  rs1/rs2 : 12/0
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  637
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 000000000000000b
  alu     : 0000680000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/000000000000000b
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
  0000000000000230 : 02061613
	mem stall : 0
	mem rdata : 0000000000001613
WB ----
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  638
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 000000000000000b
  alu     : 0000680000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/000000000000000b
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
  0000000000000230 : 02061613
  reg[12] <= 0000000b00000000
mulunit_rvalid 0
mulunit_result                          70368744177664
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  639
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           0
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  640
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           1
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  641
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           2
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  642
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           3
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  643
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           4
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  644
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           5
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  645
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           6
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  646
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           7
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  647
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           8
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  648
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           9
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  649
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          10
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  650
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          11
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  651
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          12
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  652
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          13
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  653
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          14
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  654
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          15
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  655
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          16
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  656
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          17
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  657
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          18
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  658
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          19
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  659
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          20
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  660
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          21
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  661
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          22
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  662
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          23
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  663
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          24
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  664
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          25
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  665
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          26
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  666
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          27
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  667
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          28
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  668
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          29
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  669
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          30
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  670
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          31
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  671
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          32
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  672
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   239807672958224171008
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          33
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  673
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   719423018874672513024
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          34
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  674
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   719423018874672513024
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          35
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  675
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          36
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  676
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          37
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  677
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          38
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  678
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          39
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  679
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          40
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  680
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          41
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  681
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          42
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  682
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          43
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  683
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          44
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  684
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          45
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  685
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          46
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  686
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          47
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  687
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          48
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  688
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          49
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  689
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          50
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  690
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          51
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  691
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          52
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  692
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          53
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  693
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          54
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  694
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          55
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  695
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          56
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  696
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          57
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  697
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          58
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  698
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          59
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  699
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          60
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  700
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          61
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  701
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          62
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  702
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          63
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  703
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  704
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                  2637884402540465881088
mulunit_state 2
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  705
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  706
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000234 : 02c595b3
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  143
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=3c759463 itype=8 is_muldiv=0 funct7=30 imm=00000000000003c8
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr =  0
compare = 0
check_start

#                  707
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  000000000000023c : 3c759463
  itype : 001000
  imm   : 00000000000003c8
EX -----
  0000000000000238 : 08f00393
  op1     : 0000000000000000
  op2     : 000000000000008f
  alu     : 000000000000008f
  rs1/rs2 : 0/15
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000234 : 02c595b3
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00900193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000009
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 11
compare = 0
check_start

#                  708
IF ------
     pc : 0000000000000254
 is req : 1
 pc req : 0000000000000250
ID ------
  0000000000000240 : 00900193
  itype : 000010
  imm   : 0000000000000009
EX -----
  000000000000023c : 3c759463
  op1     : 0000000d00000000
  op2     : 0000000000000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/7
  reg1/reg2 : 0000000d00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000238 : 08f00393
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
  0000000000000234 : 02c595b3
  reg[11] <= 000000000000008f
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                  143
mulunit_op2                    0
mulunit_add_count          64
op1 = 000000000000008f du_dividend= 000000000000008f
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00900193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000009
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 11
compare = 0
check_start

#                  709
IF ------
     pc : 0000000000000258
 is req : 1
 pc req : 0000000000000254
ID ------
  0000000000000240 : 00900193
  itype : 000010
  imm   : 0000000000000009
EX -----
  000000000000023c : 3c759463
  op1     : 000000000000008f
  op2     : 0000000000000000
  alu     : 000000000000008f
  rs1/rs2 : 11/7
  reg1/reg2 : 000000000000008f/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000238 : 08f00393
  reg[ 7] <= 000000000000008f
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                  143
mulunit_op2                  143
mulunit_add_count          64
op1 = 000000000000008f du_dividend= 000000000000008f
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=00900193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000009
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 11
compare = 0
check_start

#                  710
IF ------
     pc : 000000000000025c
 is req : 1
 pc req : 0000000000000258
ID ------
  0000000000000240 : 00900193
  itype : 000010
  imm   : 0000000000000009
EX -----
  000000000000023c : 3c759463
  op1     : 000000000000008f
  op2     : 000000000000008f
  alu     : 000000000000011e
  rs1/rs2 : 11/7
  reg1/reg2 : 000000000000008f/000000000000008f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    9
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000009 du_divisor= 0000000000000009
DECODE: inst=0070059b itype=2 is_muldiv=0 funct7=0 imm=0000000000000007
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  0
compare = 0
check_start

#                  711
IF ------
     pc : 0000000000000260
 is req : 1
 pc req : 000000000000025c
ID ------
  0000000000000244 : 0070059b
  itype : 000010
  imm   : 0000000000000007
EX -----
  0000000000000240 : 00900193
  op1     : 0000000000000000
  op2     : 0000000000000009
  alu     : 0000000000000009
  rs1/rs2 : 0/9
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000023c : 3c759463
	mem stall : 0
	mem rdata : 0000000000003a76
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    7
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=02159593 itype=2 is_muldiv=0 funct7=1 imm=0000000000000021
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  712
IF ------
     pc : 0000000000000264
 is req : 1
 pc req : 0000000000000260
ID ------
  0000000000000248 : 02159593
  itype : 000010
  imm   : 0000000000000021
EX -----
  0000000000000244 : 0070059b
  op1     : 0000000000000000
  op2     : 0000000000000007
  alu     : 0000000000000007
  rs1/rs2 : 0/7
  reg1/reg2 : 0000000000000000/000000000000008f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000240 : 00900193
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
  000000000000023c : 3c759463
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                  143
mulunit_op2                   33
mulunit_add_count          64
op1 = 000000000000008f du_dividend= 000000000000008f
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=00b0061b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000009 @pc=0000000000000240
check_start

#                  713
IF ------
     pc : 0000000000000268
 is req : 1
 pc req : 0000000000000264
ID ------
  000000000000024c : 00b0061b
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000248 : 02159593
  op1     : 000000000000008f
  op2     : 0000000000000021
  alu     : 0000011e00000000
  rs1/rs2 : 11/1
  reg1/reg2 : 000000000000008f/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000244 : 0070059b
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000000240 : 00900193
  reg[ 3] <= 0000000000000009
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                  143
mulunit_op2                   33
mulunit_add_count          64
op1 = 000000000000008f du_dividend= 000000000000008f
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=00b0061b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  714
IF ------
     pc : 000000000000026c
 is req : 1
 pc req : 0000000000000268
ID ------
  000000000000024c : 00b0061b
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000248 : 02159593
  op1     : 000000000000008f
  op2     : 0000000000000021
  alu     : 0000011e00000000
  rs1/rs2 : 11/1
  reg1/reg2 : 000000000000008f/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000244 : 0070059b
  reg[11] <= 0000000000000007
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    7
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000000000007 du_dividend= 0000000000000007
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=00b0061b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  715
IF ------
     pc : 000000000000026c
 is req : 0
 pc req : 0000000000000268
ID ------
  000000000000024c : 00b0061b
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000248 : 02159593
  op1     : 0000000000000007
  op2     : 0000000000000021
  alu     : 0000000e00000000
  rs1/rs2 : 11/1
  reg1/reg2 : 0000000000000007/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02061613 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr =  0
compare = 0
check_start

#                  716
IF ------
     pc : 000000000000026c
 is req : 0
 pc req : 0000000000000268
ID ------
  0000000000000250 : 02061613
  itype : 000010
  imm   : 0000000000000020
EX -----
  000000000000024c : 00b0061b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/0000000000000007
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000248 : 02159593
	mem stall : 0
	mem rdata : ffffffffffff9593
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02061613 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr =  0
compare = 0
check_start

#                  717
IF ------
     pc : 000000000000026c
 is req : 0
 pc req : 0000000000000268
ID ------
  0000000000000250 : 02061613
  itype : 000010
  imm   : 0000000000000020
EX -----
  000000000000024c : 00b0061b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/0000000000000007
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000248 : 02159593
  reg[11] <= 0000000e00000000
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02061613 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr =  0
compare = 0
check_start

#                  718
IF ------
     pc : 000000000000026c
 is req : 0
 pc req : 0000000000000268
ID ------
  0000000000000250 : 02061613
  itype : 000010
  imm   : 0000000000000020
EX -----
  000000000000024c : 00b0061b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/0000000e00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02c59633 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 12
compare = 1
check_start

#                  719
IF ------
     pc : 000000000000026c
 is req : 0
 pc req : 0000000000000268
ID ------
  0000000000000254 : 02c59633
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000250 : 02061613
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 12/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000024c : 00b0061b
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02c59633 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 12
compare = 1
check_start

#                  720
IF ------
     pc : 000000000000026c
 is req : 0
 pc req : 0000000000000268
ID ------
  0000000000000254 : 02c59633
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000250 : 02061613
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 12/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000024c : 00b0061b
  reg[12] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02c59633 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 12
compare = 1
check_start

#                  721
IF ------
     pc : 000000000000026c
 is req : 0
 pc req : 0000000000000268
ID ------
  0000000000000254 : 02c59633
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000250 : 02061613
  op1     : 000000000000000b
  op2     : 0000000000000020
  alu     : 0000000b00000000
  rs1/rs2 : 12/0
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  722
IF ------
     pc : 000000000000026c
 is req : 0
 pc req : 0000000000000268
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 000000000000000b
  alu     : 0000700000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/000000000000000b
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
  0000000000000250 : 02061613
	mem stall : 0
	mem rdata : ffffffffffff9593
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  723
IF ------
     pc : 0000000000000270
 is req : 1
 pc req : 000000000000026c
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 000000000000000b
  alu     : 0000700000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/000000000000000b
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
  0000000000000250 : 02061613
  reg[12] <= 0000000b00000000
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  724
IF ------
     pc : 0000000000000274
 is req : 1
 pc req : 0000000000000270
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           0
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  725
IF ------
     pc : 0000000000000278
 is req : 1
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           1
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  726
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           2
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  727
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           3
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  728
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           4
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  729
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           5
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  730
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           6
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  731
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           7
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  732
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           8
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  733
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           9
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  734
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          10
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  735
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          11
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  736
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          12
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  737
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          13
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  738
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          14
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  739
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          15
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  740
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          16
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  741
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          17
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  742
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          18
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  743
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          19
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  744
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          20
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  745
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          21
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  746
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          22
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  747
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          23
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  748
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          24
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  749
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          25
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  750
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          26
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  751
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          27
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  752
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          28
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  753
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          29
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  754
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          30
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  755
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          31
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  756
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          32
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  757
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   258254417031933722624
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          33
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  758
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   774763251095801167872
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          34
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  759
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   774763251095801167872
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          35
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  760
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          36
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  761
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          37
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  762
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          38
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  763
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          39
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  764
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          40
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  765
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          41
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  766
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          42
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  767
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          43
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  768
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          44
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  769
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          45
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  770
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          46
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  771
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          47
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  772
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          48
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  773
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          49
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  774
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          50
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  775
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          51
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  776
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          52
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  777
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          53
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  778
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          54
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  779
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          55
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  780
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          56
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  781
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          57
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  782
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          58
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  783
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          59
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  784
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          60
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  785
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          61
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  786
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          62
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  787
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          63
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  788
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  789
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                  2840798587351270948864
mulunit_state 2
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  790
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  791
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000258 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000254 : 02c59633
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  154
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=3a761463 itype=8 is_muldiv=0 funct7=29 imm=00000000000003a8
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr =  0
compare = 0
check_start

#                  792
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  000000000000025c : 3a761463
  itype : 001000
  imm   : 00000000000003a8
EX -----
  0000000000000258 : 09a00393
  op1     : 0000000000000000
  op2     : 000000000000009a
  alu     : 000000000000009a
  rs1/rs2 : 0/26
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000254 : 02c59633
	mem stall : 0
	mem rdata : 00000000000000b0
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                  143
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=00a00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000000a
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 12
compare = 0
check_start

#                  793
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000260 : 00a00193
  itype : 000010
  imm   : 000000000000000a
EX -----
  000000000000025c : 3a761463
  op1     : 0000000b00000000
  op2     : 000000000000008f
  alu     : 0000000b0000008f
  rs1/rs2 : 12/7
  reg1/reg2 : 0000000b00000000/000000000000008f
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000258 : 09a00393
	mem stall : 0
	mem rdata : ffffffffffffffb0
WB ----
  0000000000000254 : 02c59633
  reg[12] <= 000000000000009a
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                  154
mulunit_op2                  143
mulunit_add_count          64
op1 = 000000000000009a du_dividend= 000000000000009a
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=00a00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000000a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 12
compare = 0
check_start

#                  794
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000260 : 00a00193
  itype : 000010
  imm   : 000000000000000a
EX -----
  000000000000025c : 3a761463
  op1     : 000000000000009a
  op2     : 000000000000008f
  alu     : 0000000000000129
  rs1/rs2 : 12/7
  reg1/reg2 : 000000000000009a/000000000000008f
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000258 : 09a00393
  reg[ 7] <= 000000000000009a
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                  154
mulunit_op2                  154
mulunit_add_count          64
op1 = 000000000000009a du_dividend= 000000000000009a
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=00a00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000000a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 12
compare = 0
check_start

#                  795
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000260 : 00a00193
  itype : 000010
  imm   : 000000000000000a
EX -----
  000000000000025c : 3a761463
  op1     : 000000000000009a
  op2     : 000000000000009a
  alu     : 0000000000000134
  rs1/rs2 : 12/7
  reg1/reg2 : 000000000000009a/000000000000009a
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   10
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000a du_divisor= 000000000000000a
DECODE: inst=00d0059b itype=2 is_muldiv=0 funct7=0 imm=000000000000000d
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  0
compare = 0
check_start

#                  796
IF ------
     pc : 0000000000000278
 is req : 0
 pc req : 0000000000000274
ID ------
  0000000000000264 : 00d0059b
  itype : 000010
  imm   : 000000000000000d
EX -----
  0000000000000260 : 00a00193
  op1     : 0000000000000000
  op2     : 000000000000000a
  alu     : 000000000000000a
  rs1/rs2 : 0/10
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000025c : 3a761463
	mem stall : 0
	mem rdata : 0000000000000213
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   13
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000d du_divisor= 000000000000000d
DECODE: inst=02059593 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  797
IF ------
     pc : 000000000000027c
 is req : 1
 pc req : 0000000000000278
ID ------
  0000000000000268 : 02059593
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000264 : 00d0059b
  op1     : 0000000000000000
  op2     : 000000000000000d
  alu     : 000000000000000d
  rs1/rs2 : 0/13
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000260 : 00a00193
	mem stall : 0
	mem rdata : ffffffffffffffb0
WB ----
  000000000000025c : 3a761463
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02b595b3 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 000000000000000a @pc=0000000000000260
check_start

#                  798
IF ------
     pc : 0000000000000280
 is req : 1
 pc req : 000000000000027c
ID ------
  000000000000026c : 02b595b3
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000268 : 02059593
  op1     : 0000000e00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 11/0
  reg1/reg2 : 0000000e00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000264 : 00d0059b
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
  0000000000000260 : 00a00193
  reg[ 3] <= 000000000000000a
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02b595b3 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  799
IF ------
     pc : 0000000000000284
 is req : 1
 pc req : 0000000000000280
ID ------
  000000000000026c : 02b595b3
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000268 : 02059593
  op1     : 0000000e00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 11/0
  reg1/reg2 : 0000000e00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000264 : 00d0059b
  reg[11] <= 000000000000000d
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                   13
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000d du_dividend= 000000000000000d
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02b595b3 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  800
IF ------
     pc : 0000000000000288
 is req : 1
 pc req : 0000000000000284
ID ------
  000000000000026c : 02b595b3
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000268 : 02059593
  op1     : 000000000000000d
  op2     : 0000000000000020
  alu     : 0000000d00000000
  rs1/rs2 : 11/0
  reg1/reg2 : 000000000000000d/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                   13
mulunit_op2                   13
mulunit_add_count          64
op1 = 000000000000000d du_dividend= 000000000000000d
op2 = 000000000000000d du_divisor= 000000000000000d
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  801
IF ------
     pc : 000000000000028c
 is req : 1
 pc req : 0000000000000288
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 000000000000000d
  op2     : 000000000000000d
  alu     : 000000000001a000
  rs1/rs2 : 11/11
  reg1/reg2 : 000000000000000d/000000000000000d
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
  0000000000000268 : 02059593
	mem stall : 0
	mem rdata : 000000000000011b
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                   13
mulunit_op2                   13
mulunit_add_count          64
op1 = 000000000000000d du_dividend= 000000000000000d
op2 = 000000000000000d du_divisor= 000000000000000d
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  802
IF ------
     pc : 0000000000000290
 is req : 1
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 000000000000000d
  op2     : 000000000000000d
  alu     : 000000000001a000
  rs1/rs2 : 11/11
  reg1/reg2 : 000000000000000d/000000000000000d
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
  0000000000000268 : 02059593
  reg[11] <= 0000000d00000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  803
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count           0
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  804
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count           1
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  805
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count           2
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  806
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count           3
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  807
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count           4
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  808
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count           5
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  809
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count           6
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  810
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count           7
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  811
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count           8
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  812
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count           9
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  813
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          10
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  814
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          11
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  815
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          12
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  816
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          13
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  817
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          14
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  818
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          15
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  819
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          16
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  820
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          17
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  821
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          18
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  822
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          19
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  823
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          20
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  824
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          21
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  825
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          22
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  826
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          23
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  827
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          24
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  828
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          25
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  829
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          26
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  830
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          27
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  831
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          28
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  832
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          29
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  833
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          30
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  834
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          31
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  835
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          32
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  836
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   239807672958224171008
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          33
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  837
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   239807672958224171008
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          34
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  838
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  1199038364791120855040
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          35
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  839
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          36
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  840
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          37
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  841
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          38
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  842
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          39
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  843
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          40
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  844
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          41
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  845
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          42
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  846
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          43
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  847
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          44
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  848
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          45
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  849
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          46
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  850
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          47
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  851
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          48
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  852
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          49
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  853
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          50
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  854
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          51
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  855
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          52
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  856
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          53
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  857
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          54
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  858
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          55
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  859
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          56
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  860
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          57
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  861
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          58
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  862
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          59
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  863
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          60
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  864
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          61
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  865
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          62
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  866
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          63
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  867
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  868
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                  3117499748456914223104
mulunit_state 2
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  869
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2          55834574848
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000d00000000 du_divisor= 0000000d00000000
DECODE: inst=0a900393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a9
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  870
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000270 : 0a900393
  itype : 000010
  imm   : 00000000000000a9
EX -----
  000000000000026c : 02b595b3
  op1     : 0000000d00000000
  op2     : 0000000d00000000
  alu     : 0000000d00000000
  rs1/rs2 : 11/11
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  169
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 00000000000000a9 du_divisor= 00000000000000a9
DECODE: inst=38759863 itype=8 is_muldiv=0 funct7=28 imm=0000000000000390
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr =  0
compare = 0
check_start

#                  871
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000274 : 38759863
  itype : 001000
  imm   : 0000000000000390
EX -----
  0000000000000270 : 0a900393
  op1     : 0000000000000000
  op2     : 00000000000000a9
  alu     : 00000000000000a9
  rs1/rs2 : 0/9
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000026c : 02b595b3
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                  154
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=00b00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 11
compare = 0
check_start

#                  872
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000278 : 00b00193
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000274 : 38759863
  op1     : 0000000d00000000
  op2     : 000000000000009a
  alu     : 0000000d0000009a
  rs1/rs2 : 11/7
  reg1/reg2 : 0000000d00000000/000000000000009a
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000270 : 0a900393
	mem stall : 0
	mem rdata : ffffffffffffff97
WB ----
  000000000000026c : 02b595b3
  reg[11] <= 00000000000000a9
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 0
mulunit_op1                  169
mulunit_op2                  154
mulunit_add_count          64
op1 = 00000000000000a9 du_dividend= 00000000000000a9
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=00b00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 11
compare = 0
check_start

#                  873
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000278 : 00b00193
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000274 : 38759863
  op1     : 00000000000000a9
  op2     : 000000000000009a
  alu     : 0000000000000143
  rs1/rs2 : 11/7
  reg1/reg2 : 00000000000000a9/000000000000009a
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000270 : 0a900393
  reg[ 7] <= 00000000000000a9
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 0
mulunit_op1                  169
mulunit_op2                  169
mulunit_add_count          64
op1 = 00000000000000a9 du_dividend= 00000000000000a9
op2 = 00000000000000a9 du_divisor= 00000000000000a9
DECODE: inst=00b00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 11
compare = 0
check_start

#                  874
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000278 : 00b00193
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000274 : 38759863
  op1     : 00000000000000a9
  op2     : 00000000000000a9
  alu     : 0000000000000152
  rs1/rs2 : 11/7
  reg1/reg2 : 00000000000000a9/00000000000000a9
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=00000213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  0
compare = 0
check_start

#                  875
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  000000000000027c : 00000213
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000278 : 00b00193
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000274 : 38759863
	mem stall : 0
	mem rdata : 0000000000000220
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00d0009b itype=2 is_muldiv=0 funct7=0 imm=000000000000000d
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  876
IF ------
     pc : 0000000000000294
 is req : 1
 pc req : 0000000000000290
ID ------
  0000000000000280 : 00d0009b
  itype : 000010
  imm   : 000000000000000d
EX -----
  000000000000027c : 00000213
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=16
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000278 : 00b00193
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
  0000000000000274 : 38759863
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   13
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000d du_divisor= 000000000000000d
DECODE: inst=02009093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 000000000000000b @pc=0000000000000278
check_start

#                  877
IF ------
     pc : 0000000000000298
 is req : 1
 pc req : 0000000000000294
ID ------
  0000000000000284 : 02009093
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000280 : 00d0009b
  op1     : 0000000000000000
  op2     : 000000000000000d
  alu     : 000000000000000d
  rs1/rs2 : 0/13
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000027c : 00000213
	mem stall : 0
	mem rdata : 0000000000000033
WB ----
  0000000000000278 : 00b00193
  reg[ 3] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  878
IF ------
     pc : 000000000000029c
 is req : 1
 pc req : 0000000000000298
ID ------
  0000000000000288 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000284 : 02009093
  op1     : 0000000000000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000280 : 00d0009b
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
  000000000000027c : 00000213
  reg[ 4] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  879
IF ------
     pc : 00000000000002a0
 is req : 1
 pc req : 000000000000029c
ID ------
  0000000000000288 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000284 : 02009093
  op1     : 0000000000000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000280 : 00d0009b
  reg[ 1] <= 000000000000000d
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 0
mulunit_op1                   13
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000d du_dividend= 000000000000000d
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  880
IF ------
     pc : 00000000000002a4
 is req : 1
 pc req : 00000000000002a0
ID ------
  0000000000000288 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000284 : 02009093
  op1     : 000000000000000d
  op2     : 0000000000000020
  alu     : 0000000d00000000
  rs1/rs2 : 1/0
  reg1/reg2 : 000000000000000d/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                  881
IF ------
     pc : 00000000000002a8
 is req : 1
 pc req : 00000000000002a4
ID ------
  000000000000028c : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000288 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000284 : 02009093
	mem stall : 0
	mem rdata : 00000000000010e3
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  882
IF ------
     pc : 00000000000002ac
 is req : 1
 pc req : 00000000000002a8
ID ------
  0000000000000290 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  000000000000028c : 02011113
  op1     : 0000000000000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000288 : 00b0011b
	mem stall : 0
	mem rdata : 0000000000000034
WB ----
  0000000000000284 : 02009093
  reg[ 1] <= 0000000d00000000
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  883
IF ------
     pc : 00000000000002b0
 is req : 1
 pc req : 00000000000002ac
ID ------
  0000000000000290 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  000000000000028c : 02011113
  op1     : 0000000000000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000288 : 00b0011b
  reg[ 2] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  884
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000290 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  000000000000028c : 02011113
  op1     : 000000000000000b
  op2     : 0000000000000020
  alu     : 0000000b00000000
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  885
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 000000000000000b
  alu     : 0000680000000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/000000000000000b
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
  000000000000028c : 02011113
	mem stall : 0
	mem rdata : 0000000000000213
WB ----
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  886
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 000000000000000b
  alu     : 0000680000000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/000000000000000b
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
  000000000000028c : 02011113
  reg[ 2] <= 0000000b00000000
mulunit_rvalid 0
mulunit_result                  3117499748456914223104
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  887
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           0
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  888
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           1
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  889
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           2
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  890
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           3
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  891
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           4
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  892
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           5
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  893
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           6
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  894
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           7
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  895
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           8
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  896
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           9
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  897
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          10
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  898
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          11
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  899
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          12
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  900
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          13
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  901
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          14
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  902
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          15
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  903
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          16
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  904
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          17
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  905
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          18
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  906
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          19
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  907
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          20
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  908
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          21
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  909
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          22
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  910
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          23
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  911
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          24
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  912
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          25
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  913
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          26
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  914
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          27
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  915
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          28
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  916
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          29
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  917
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          30
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  918
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          31
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  919
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          32
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  920
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   239807672958224171008
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          33
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  921
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   719423018874672513024
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          34
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  922
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   719423018874672513024
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          35
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  923
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          36
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  924
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          37
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  925
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          38
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  926
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          39
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  927
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          40
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  928
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          41
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  929
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          42
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  930
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          43
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  931
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          44
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  932
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          45
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  933
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          46
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  934
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          47
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  935
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          48
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  936
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          49
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  937
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          50
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  938
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          51
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  939
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          52
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  940
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          53
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  941
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          54
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  942
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          55
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  943
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          56
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  944
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          57
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  945
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          58
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  946
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          59
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  947
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          60
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  948
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          61
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  949
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          62
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  950
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          63
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  951
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  952
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                  2637884402540465881088
mulunit_state 2
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  953
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a9
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  954
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 14
compare = 1
check_start

#                  955
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000298 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000294 : 00070313
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 14/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000290 : 02209733
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 14
compare = 1
check_start

#                  956
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000298 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000294 : 00070313
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 14/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000290 : 02209733
  reg[14] <= 000000000000008f
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                  143
mulunit_op2                    0
mulunit_add_count          64
op1 = 000000000000008f du_dividend= 000000000000008f
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 14
compare = 1
check_start

#                  957
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  0000000000000298 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000294 : 00070313
  op1     : 000000000000008f
  op2     : 0000000000000000
  alu     : 000000000000008f
  rs1/rs2 : 14/0
  reg1/reg2 : 000000000000008f/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00200293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  6
exs_rs1_addr =  4
compare = 0
check_start

#                  958
IF ------
     pc : 00000000000002b0
 is req : 0
 pc req : 00000000000002ac
ID ------
  000000000000029c : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  0000000000000298 : 00120213
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000294 : 00070313
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=fe5210e3 itype=8 is_muldiv=0 funct7=127 imm=ffffffffffffffe0
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                  959
IF ------
     pc : 00000000000002b4
 is req : 1
 pc req : 00000000000002b0
ID ------
  00000000000002a0 : fe5210e3
  itype : 001000
  imm   : ffffffffffffffe0
EX -----
  000000000000029c : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=6
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000298 : 00120213
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
  0000000000000294 : 00070313
  reg[ 6] <= 000000000000008f
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  400
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000190 du_divisor= 0000000000000190
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  960
IF ------
     pc : 00000000000002b8
 is req : 1
 pc req : 00000000000002b4
ID ------
  00000000000002a4 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  00000000000002a0 : fe5210e3
  op1     : 0000000000000000
  op2     : 0000000000000190
  alu     : 0000000000000190
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000000/0000000000000190
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  000000000000029c : 00200293
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000000298 : 00120213
  reg[ 4] <= 0000000000000001
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    1
mulunit_op2                  400
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000190 du_divisor= 0000000000000190
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  961
IF ------
     pc : 00000000000002bc
 is req : 1
 pc req : 00000000000002b8
ID ------
  00000000000002a4 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  00000000000002a0 : fe5210e3
  op1     : 0000000000000001
  op2     : 0000000000000190
  alu     : 0000000000000191
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000190
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  000000000000029c : 00200293
  reg[ 5] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                  962
IF ------
     pc : 00000000000002c0
 is req : 1
 pc req : 00000000000002bc
ID ------
  00000000000002a4 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  00000000000002a0 : fe5210e3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  143
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=34731e63 itype=8 is_muldiv=0 funct7=26 imm=000000000000035c
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                  963
IF ------
     pc : 00000000000002c4
 is req : 1
 pc req : 00000000000002c0
ID ------
  00000000000002a8 : 34731e63
  itype : 001000
  imm   : 000000000000035c
EX -----
  00000000000002a4 : 08f00393
  op1     : 0000000000000000
  op2     : 000000000000008f
  alu     : 000000000000008f
  rs1/rs2 : 0/15
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002a0 : fe5210e3
	mem stall : 0
	mem rdata : 0000000000000000
 JUMP TO : 0000000000000280
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  143
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=00000213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                  964
IF ------
     pc : 0000000000000280
 is req : 0
 pc req : 00000000000002c0
ID ------
EX -----
MEM -----
WB ----
  00000000000002a0 : fe5210e3
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  143
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=00000213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                  965
IF ------
     pc : 0000000000000284
 is req : 1
 pc req : 0000000000000280
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  143
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=00000213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                  966
IF ------
     pc : 0000000000000288
 is req : 1
 pc req : 0000000000000284
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  143
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=00d0009b itype=2 is_muldiv=0 funct7=0 imm=000000000000000d
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                  967
IF ------
     pc : 000000000000028c
 is req : 1
 pc req : 0000000000000288
ID ------
  0000000000000280 : 00d0009b
  itype : 000010
  imm   : 000000000000000d
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   13
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000d du_divisor= 000000000000000d
DECODE: inst=02009093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                  968
IF ------
     pc : 0000000000000290
 is req : 1
 pc req : 000000000000028c
ID ------
  0000000000000284 : 02009093
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000280 : 00d0009b
  op1     : 0000000000000000
  op2     : 000000000000000d
  alu     : 000000000000000d
  rs1/rs2 : 0/13
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  969
IF ------
     pc : 0000000000000294
 is req : 1
 pc req : 0000000000000290
ID ------
  0000000000000288 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000284 : 02009093
  op1     : 0000000d00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000d00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000280 : 00d0009b
	mem stall : 0
	mem rdata : 0000000000000003
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  970
IF ------
     pc : 0000000000000298
 is req : 1
 pc req : 0000000000000294
ID ------
  0000000000000288 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000284 : 02009093
  op1     : 0000000d00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000d00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000280 : 00d0009b
  reg[ 1] <= 000000000000000d
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                   13
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000d du_dividend= 000000000000000d
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  971
IF ------
     pc : 000000000000029c
 is req : 1
 pc req : 0000000000000298
ID ------
  0000000000000288 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000284 : 02009093
  op1     : 000000000000000d
  op2     : 0000000000000020
  alu     : 0000000d00000000
  rs1/rs2 : 1/0
  reg1/reg2 : 000000000000000d/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                  972
IF ------
     pc : 00000000000002a0
 is req : 1
 pc req : 000000000000029c
ID ------
  000000000000028c : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000288 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000284 : 02009093
	mem stall : 0
	mem rdata : 0000000000000213
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  973
IF ------
     pc : 00000000000002a4
 is req : 1
 pc req : 00000000000002a0
ID ------
  0000000000000290 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  000000000000028c : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000288 : 00b0011b
	mem stall : 0
	mem rdata : fffffffffffffffe
WB ----
  0000000000000284 : 02009093
  reg[ 1] <= 0000000d00000000
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  974
IF ------
     pc : 00000000000002a8
 is req : 1
 pc req : 00000000000002a4
ID ------
  0000000000000290 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  000000000000028c : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000288 : 00b0011b
  reg[ 2] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  975
IF ------
     pc : 00000000000002ac
 is req : 1
 pc req : 00000000000002a8
ID ------
  0000000000000290 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  000000000000028c : 02011113
  op1     : 000000000000000b
  op2     : 0000000000000020
  alu     : 0000000b00000000
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  976
IF ------
     pc : 00000000000002b0
 is req : 1
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 000000000000000b
  alu     : 0000680000000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/000000000000000b
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
  000000000000028c : 02011113
	mem stall : 0
	mem rdata : 0000000000001e63
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  977
IF ------
     pc : 00000000000002b4
 is req : 1
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 000000000000000b
  alu     : 0000680000000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/000000000000000b
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
  000000000000028c : 02011113
  reg[ 2] <= 0000000b00000000
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  978
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           0
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  979
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           1
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  980
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           2
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  981
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           3
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  982
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           4
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  983
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           5
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  984
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           6
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  985
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           7
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  986
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           8
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  987
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           9
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  988
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          10
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  989
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          11
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  990
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          12
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  991
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          13
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  992
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          14
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  993
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          15
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  994
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          16
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  995
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          17
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  996
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          18
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  997
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          19
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  998
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          20
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                  999
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          21
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1000
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          22
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1001
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          23
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1002
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          24
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1003
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          25
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1004
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          26
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1005
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          27
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1006
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          28
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1007
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          29
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1008
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          30
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1009
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          31
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1010
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          32
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1011
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   239807672958224171008
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          33
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1012
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   719423018874672513024
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          34
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1013
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   719423018874672513024
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          35
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1014
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          36
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1015
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          37
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1016
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          38
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1017
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          39
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1018
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          40
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1019
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          41
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1020
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          42
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1021
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          43
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1022
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          44
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1023
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          45
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1024
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          46
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1025
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          47
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1026
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          48
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1027
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          49
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1028
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          50
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1029
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          51
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1030
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          52
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1031
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          53
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1032
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          54
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1033
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          55
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1034
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          56
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1035
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          57
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1036
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          58
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1037
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          59
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1038
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          60
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1039
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          61
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1040
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          62
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1041
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          63
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1042
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1043
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                  2637884402540465881088
mulunit_state 2
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1044
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1045
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000294 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000290 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                  143
mulunit_op2                    0
mulunit_add_count          64
op1 = 000000000000008f du_dividend= 000000000000008f
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 14
compare = 1
check_start

#                 1046
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000298 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000294 : 00070313
  op1     : 000000000000008f
  op2     : 0000000000000000
  alu     : 000000000000008f
  rs1/rs2 : 14/0
  reg1/reg2 : 000000000000008f/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000290 : 02209733
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                  143
mulunit_op2                    0
mulunit_add_count          64
op1 = 000000000000008f du_dividend= 000000000000008f
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 14
compare = 1
check_start

#                 1047
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000298 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000294 : 00070313
  op1     : 000000000000008f
  op2     : 0000000000000000
  alu     : 000000000000008f
  rs1/rs2 : 14/0
  reg1/reg2 : 000000000000008f/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000290 : 02209733
  reg[14] <= 000000000000008f
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                  143
mulunit_op2                    0
mulunit_add_count          64
op1 = 000000000000008f du_dividend= 000000000000008f
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 14
compare = 1
check_start

#                 1048
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  0000000000000298 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000294 : 00070313
  op1     : 000000000000008f
  op2     : 0000000000000000
  alu     : 000000000000008f
  rs1/rs2 : 14/0
  reg1/reg2 : 000000000000008f/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00200293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  6
exs_rs1_addr =  4
compare = 0
check_start

#                 1049
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  000000000000029c : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  0000000000000298 : 00120213
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000001/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000294 : 00070313
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=fe5210e3 itype=8 is_muldiv=0 funct7=127 imm=ffffffffffffffe0
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 1050
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002b0
ID ------
  00000000000002a0 : fe5210e3
  itype : 001000
  imm   : ffffffffffffffe0
EX -----
  000000000000029c : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=6
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000298 : 00120213
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000000294 : 00070313
  reg[ 6] <= 000000000000008f
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 1051
IF ------
     pc : 00000000000002b8
 is req : 1
 pc req : 00000000000002b4
ID ------
  00000000000002a4 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  00000000000002a0 : fe5210e3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  000000000000029c : 00200293
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000000298 : 00120213
  reg[ 4] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    2
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000002 du_dividend= 0000000000000002
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 1052
IF ------
     pc : 00000000000002bc
 is req : 1
 pc req : 00000000000002b8
ID ------
  00000000000002a4 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  00000000000002a0 : fe5210e3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  000000000000029c : 00200293
  reg[ 5] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    2
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000002 du_dividend= 0000000000000002
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 1053
IF ------
     pc : 00000000000002c0
 is req : 1
 pc req : 00000000000002bc
ID ------
  00000000000002a4 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  00000000000002a0 : fe5210e3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  143
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=34731e63 itype=8 is_muldiv=0 funct7=26 imm=000000000000035c
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 1054
IF ------
     pc : 00000000000002c4
 is req : 1
 pc req : 00000000000002c0
ID ------
  00000000000002a8 : 34731e63
  itype : 001000
  imm   : 000000000000035c
EX -----
  00000000000002a4 : 08f00393
  op1     : 0000000000000000
  op2     : 000000000000008f
  alu     : 000000000000008f
  rs1/rs2 : 0/15
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002a0 : fe5210e3
	mem stall : 0
	mem rdata : ffffffffffff9733
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                  143
mulunit_op2                  169
mulunit_add_count          64
op1 = 000000000000008f du_dividend= 000000000000008f
op2 = 00000000000000a9 du_divisor= 00000000000000a9
DECODE: inst=00c00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000000c
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  6
compare = 0
check_start

#                 1055
IF ------
     pc : 00000000000002c8
 is req : 1
 pc req : 00000000000002c4
ID ------
  00000000000002ac : 00c00193
  itype : 000010
  imm   : 000000000000000c
EX -----
  00000000000002a8 : 34731e63
  op1     : 000000000000008f
  op2     : 00000000000000a9
  alu     : 0000000000000138
  rs1/rs2 : 6/7
  reg1/reg2 : 000000000000008f/00000000000000a9
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000002a4 : 08f00393
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
  00000000000002a0 : fe5210e3
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                  143
mulunit_op2                  169
mulunit_add_count          64
op1 = 000000000000008f du_dividend= 000000000000008f
op2 = 00000000000000a9 du_divisor= 00000000000000a9
DECODE: inst=00c00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000000c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  6
compare = 0
check_start

#                 1056
IF ------
     pc : 00000000000002cc
 is req : 1
 pc req : 00000000000002c8
ID ------
  00000000000002ac : 00c00193
  itype : 000010
  imm   : 000000000000000c
EX -----
  00000000000002a8 : 34731e63
  op1     : 000000000000008f
  op2     : 00000000000000a9
  alu     : 0000000000000138
  rs1/rs2 : 6/7
  reg1/reg2 : 000000000000008f/00000000000000a9
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000002a4 : 08f00393
  reg[ 7] <= 000000000000008f
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                  143
mulunit_op2                  143
mulunit_add_count          64
op1 = 000000000000008f du_dividend= 000000000000008f
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=00c00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000000c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  6
compare = 0
check_start

#                 1057
IF ------
     pc : 00000000000002cc
 is req : 0
 pc req : 00000000000002c8
ID ------
  00000000000002ac : 00c00193
  itype : 000010
  imm   : 000000000000000c
EX -----
  00000000000002a8 : 34731e63
  op1     : 000000000000008f
  op2     : 000000000000008f
  alu     : 000000000000011e
  rs1/rs2 : 6/7
  reg1/reg2 : 000000000000008f/000000000000008f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   12
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000c du_divisor= 000000000000000c
DECODE: inst=00000213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 28
exs_rs1_addr =  0
compare = 0
check_start

#                 1058
IF ------
     pc : 00000000000002cc
 is req : 0
 pc req : 00000000000002c8
ID ------
  00000000000002b0 : 00000213
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002ac : 00c00193
  op1     : 0000000000000000
  op2     : 000000000000000c
  alu     : 000000000000000c
  rs1/rs2 : 0/12
  reg1/reg2 : 0000000000000000/000000000000009a
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002a8 : 34731e63
	mem stall : 0
	mem rdata : 0000000000000007
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0070009b itype=2 is_muldiv=0 funct7=0 imm=0000000000000007
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1059
IF ------
     pc : 00000000000002cc
 is req : 0
 pc req : 00000000000002c8
ID ------
  00000000000002b4 : 0070009b
  itype : 000010
  imm   : 0000000000000007
EX -----
  00000000000002b0 : 00000213
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=28
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002ac : 00c00193
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  00000000000002a8 : 34731e63
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    7
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=02109093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000021
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 000000000000000c @pc=00000000000002ac
check_start

#                 1060
IF ------
     pc : 00000000000002cc
 is req : 0
 pc req : 00000000000002c8
ID ------
  00000000000002b8 : 02109093
  itype : 000010
  imm   : 0000000000000021
EX -----
  00000000000002b4 : 0070009b
  op1     : 0000000000000000
  op2     : 0000000000000007
  alu     : 0000000000000007
  rs1/rs2 : 0/7
  reg1/reg2 : 0000000000000000/000000000000008f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002b0 : 00000213
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  00000000000002ac : 00c00193
  reg[ 3] <= 000000000000000c
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1061
IF ------
     pc : 00000000000002d0
 is req : 1
 pc req : 00000000000002cc
ID ------
  00000000000002bc : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  00000000000002b8 : 02109093
  op1     : 0000000d00000000
  op2     : 0000000000000021
  alu     : 0000000000000000
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000002b4 : 0070009b
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000002b0 : 00000213
  reg[ 4] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1062
IF ------
     pc : 00000000000002d4
 is req : 1
 pc req : 00000000000002d0
ID ------
  00000000000002bc : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  00000000000002b8 : 02109093
  op1     : 0000000d00000000
  op2     : 0000000000000021
  alu     : 0000000000000000
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000002b4 : 0070009b
  reg[ 1] <= 0000000000000007
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    7
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000000000007 du_dividend= 0000000000000007
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1063
IF ------
     pc : 00000000000002d8
 is req : 1
 pc req : 00000000000002d4
ID ------
  00000000000002bc : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  00000000000002b8 : 02109093
  op1     : 0000000000000007
  op2     : 0000000000000021
  alu     : 0000000e00000000
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000000000007/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 1064
IF ------
     pc : 00000000000002dc
 is req : 1
 pc req : 00000000000002d8
ID ------
  00000000000002c0 : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  00000000000002bc : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002b8 : 02109093
	mem stall : 0
	mem rdata : 0000000000001ee3
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1065
IF ------
     pc : 00000000000002e0
 is req : 1
 pc req : 00000000000002dc
ID ------
  00000000000002c4 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000002c0 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000002bc : 00b0011b
	mem stall : 0
	mem rdata : fffffffffffffffc
WB ----
  00000000000002b8 : 02109093
  reg[ 1] <= 0000000e00000000
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1066
IF ------
     pc : 00000000000002e4
 is req : 1
 pc req : 00000000000002e0
ID ------
  00000000000002c4 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000002c0 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000002bc : 00b0011b
  reg[ 2] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1067
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c4 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000002c0 : 02011113
  op1     : 000000000000000b
  op2     : 0000000000000020
  alu     : 0000000b00000000
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1068
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 000000000000000b
  alu     : 0000700000000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/000000000000000b
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
  00000000000002c0 : 02011113
	mem stall : 0
	mem rdata : 0000000000001263
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1069
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 000000000000000b
  alu     : 0000700000000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/000000000000000b
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
  00000000000002c0 : 02011113
  reg[ 2] <= 0000000b00000000
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1070
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           0
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1071
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           1
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1072
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           2
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1073
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           3
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1074
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           4
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1075
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           5
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1076
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           6
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1077
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           7
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1078
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           8
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1079
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           9
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1080
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          10
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1081
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          11
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1082
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          12
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1083
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          13
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1084
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          14
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1085
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          15
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1086
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          16
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1087
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          17
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1088
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          18
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1089
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          19
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1090
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          20
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1091
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          21
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1092
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          22
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1093
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          23
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1094
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          24
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1095
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          25
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1096
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          26
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1097
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          27
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1098
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          28
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1099
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          29
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1100
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          30
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1101
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          31
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1102
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          32
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1103
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   258254417031933722624
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          33
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1104
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   774763251095801167872
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          34
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1105
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   774763251095801167872
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          35
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1106
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          36
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1107
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          37
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1108
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          38
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1109
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          39
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1110
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          40
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1111
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          41
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1112
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          42
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1113
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          43
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1114
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          44
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1115
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          45
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1116
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          46
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1117
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          47
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1118
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          48
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1119
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          49
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1120
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          50
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1121
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          51
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1122
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          52
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1123
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          53
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1124
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          54
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1125
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          55
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1126
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          56
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1127
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          57
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1128
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          58
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1129
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          59
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1130
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          60
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1131
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          61
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1132
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          62
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1133
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          63
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1134
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1135
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                  2840798587351270948864
mulunit_state 2
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1136
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1137
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1138
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002cc : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c8 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002c4 : 02209733
	mem stall : 0
	mem rdata : 0000000000003273
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                  143
mulunit_op2                    0
mulunit_add_count          64
op1 = 000000000000008f du_dividend= 000000000000008f
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 14
compare = 0
check_start

#                 1139
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002d0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000002cc : 00070313
  op1     : 000000000000008f
  op2     : 0000000000000000
  alu     : 000000000000008f
  rs1/rs2 : 14/0
  reg1/reg2 : 000000000000008f/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000002c8 : 00000013
	mem stall : 0
	mem rdata : 0000000000000063
WB ----
  00000000000002c4 : 02209733
  reg[14] <= 000000000000009a
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                  154
mulunit_op2                    0
mulunit_add_count          64
op1 = 000000000000009a du_dividend= 000000000000009a
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 14
compare = 0
check_start

#                 1140
IF ------
     pc : 00000000000002e8
 is req : 1
 pc req : 00000000000002e4
ID ------
  00000000000002d0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000002cc : 00070313
  op1     : 000000000000009a
  op2     : 0000000000000000
  alu     : 000000000000009a
  rs1/rs2 : 14/0
  reg1/reg2 : 000000000000009a/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000002c8 : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                  154
mulunit_op2                    0
mulunit_add_count          64
op1 = 000000000000009a du_dividend= 000000000000009a
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 14
compare = 0
check_start

#                 1141
IF ------
     pc : 00000000000002ec
 is req : 1
 pc req : 00000000000002e8
ID ------
  00000000000002d0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000002cc : 00070313
  op1     : 000000000000009a
  op2     : 0000000000000000
  alu     : 000000000000009a
  rs1/rs2 : 14/0
  reg1/reg2 : 000000000000009a/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00200293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  6
exs_rs1_addr =  4
compare = 0
check_start

#                 1142
IF ------
     pc : 00000000000002f0
 is req : 1
 pc req : 00000000000002ec
ID ------
  00000000000002d4 : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  00000000000002d0 : 00120213
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000000/0000000e00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002cc : 00070313
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=fc521ee3 itype=8 is_muldiv=0 funct7=126 imm=ffffffffffffffdc
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 1143
IF ------
     pc : 00000000000002f4
 is req : 1
 pc req : 00000000000002f0
ID ------
  00000000000002d8 : fc521ee3
  itype : 001000
  imm   : ffffffffffffffdc
EX -----
  00000000000002d4 : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=6
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002d0 : 00120213
	mem stall : 0
	mem rdata : ffffffffffffff90
WB ----
  00000000000002cc : 00070313
  reg[ 6] <= 000000000000009a
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 1144
IF ------
     pc : 00000000000002f8
 is req : 1
 pc req : 00000000000002f4
ID ------
  00000000000002dc : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  00000000000002d8 : fc521ee3
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000002d4 : 00200293
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000002d0 : 00120213
  reg[ 4] <= 0000000000000001
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 1145
IF ------
     pc : 00000000000002fc
 is req : 1
 pc req : 00000000000002f8
ID ------
  00000000000002dc : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  00000000000002d8 : fc521ee3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000002d4 : 00200293
  reg[ 5] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 1146
IF ------
     pc : 00000000000002fc
 is req : 0
 pc req : 00000000000002f8
ID ------
  00000000000002dc : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  00000000000002d8 : fc521ee3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  154
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=32731263 itype=8 is_muldiv=0 funct7=25 imm=0000000000000324
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 1147
IF ------
     pc : 00000000000002fc
 is req : 0
 pc req : 00000000000002f8
ID ------
  00000000000002e0 : 32731263
  itype : 001000
  imm   : 0000000000000324
EX -----
  00000000000002dc : 09a00393
  op1     : 0000000000000000
  op2     : 000000000000009a
  alu     : 000000000000009a
  rs1/rs2 : 0/26
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002d8 : fc521ee3
	mem stall : 0
	mem rdata : 0000000000000000
 JUMP TO : 00000000000002b4
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  154
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=32731263 itype=8 is_muldiv=0 funct7=25 imm=0000000000000324
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 1148
IF ------
     pc : 00000000000002b4
 is req : 0
 pc req : 00000000000002f8
ID ------
EX -----
MEM -----
WB ----
  00000000000002d8 : fc521ee3
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  154
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=32731263 itype=8 is_muldiv=0 funct7=25 imm=0000000000000324
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 1149
IF ------
     pc : 00000000000002b8
 is req : 1
 pc req : 00000000000002b4
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  154
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=32731263 itype=8 is_muldiv=0 funct7=25 imm=0000000000000324
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 1150
IF ------
     pc : 00000000000002bc
 is req : 1
 pc req : 00000000000002b8
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  154
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=0070009b itype=2 is_muldiv=0 funct7=0 imm=0000000000000007
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 1151
IF ------
     pc : 00000000000002c0
 is req : 1
 pc req : 00000000000002bc
ID ------
  00000000000002b4 : 0070009b
  itype : 000010
  imm   : 0000000000000007
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    7
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=02109093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000021
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 1152
IF ------
     pc : 00000000000002c4
 is req : 1
 pc req : 00000000000002c0
ID ------
  00000000000002b8 : 02109093
  itype : 000010
  imm   : 0000000000000021
EX -----
  00000000000002b4 : 0070009b
  op1     : 0000000000000000
  op2     : 0000000000000007
  alu     : 0000000000000007
  rs1/rs2 : 0/7
  reg1/reg2 : 0000000000000000/000000000000008f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=29
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1153
IF ------
     pc : 00000000000002c8
 is req : 1
 pc req : 00000000000002c4
ID ------
  00000000000002bc : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  00000000000002b8 : 02109093
  op1     : 0000000e00000000
  op2     : 0000000000000021
  alu     : 0000000000000000
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000e00000000/0000000e00000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=29
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000002b4 : 0070009b
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1154
IF ------
     pc : 00000000000002cc
 is req : 1
 pc req : 00000000000002c8
ID ------
  00000000000002bc : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  00000000000002b8 : 02109093
  op1     : 0000000e00000000
  op2     : 0000000000000021
  alu     : 0000000000000000
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000e00000000/0000000e00000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000002b4 : 0070009b
  reg[ 1] <= 0000000000000007
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    7
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000000000007 du_dividend= 0000000000000007
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1155
IF ------
     pc : 00000000000002d0
 is req : 1
 pc req : 00000000000002cc
ID ------
  00000000000002bc : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  00000000000002b8 : 02109093
  op1     : 0000000000000007
  op2     : 0000000000000021
  alu     : 0000000e00000000
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000000000007/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 1156
IF ------
     pc : 00000000000002d4
 is req : 1
 pc req : 00000000000002d0
ID ------
  00000000000002c0 : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  00000000000002bc : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002b8 : 02109093
	mem stall : 0
	mem rdata : 0000000000000213
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1157
IF ------
     pc : 00000000000002d8
 is req : 1
 pc req : 00000000000002d4
ID ------
  00000000000002c4 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000002c0 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000002bc : 00b0011b
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000002b8 : 02109093
  reg[ 1] <= 0000000e00000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1158
IF ------
     pc : 00000000000002dc
 is req : 1
 pc req : 00000000000002d8
ID ------
  00000000000002c4 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000002c0 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000002bc : 00b0011b
  reg[ 2] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1159
IF ------
     pc : 00000000000002e0
 is req : 1
 pc req : 00000000000002dc
ID ------
  00000000000002c4 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000002c0 : 02011113
  op1     : 000000000000000b
  op2     : 0000000000000020
  alu     : 0000000b00000000
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1160
IF ------
     pc : 00000000000002e4
 is req : 1
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 000000000000000b
  alu     : 0000700000000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/000000000000000b
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
  00000000000002c0 : 02011113
	mem stall : 0
	mem rdata : 0000000000001263
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1161
IF ------
     pc : 00000000000002e8
 is req : 1
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 000000000000000b
  alu     : 0000700000000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/000000000000000b
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
  00000000000002c0 : 02011113
  reg[ 2] <= 0000000b00000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1162
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           0
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1163
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           1
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1164
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           2
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1165
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           3
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1166
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           4
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1167
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           5
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1168
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           6
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1169
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           7
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1170
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           8
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1171
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           9
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1172
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          10
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1173
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          11
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1174
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          12
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1175
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          13
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1176
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          14
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1177
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          15
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1178
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          16
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1179
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          17
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1180
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          18
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1181
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          19
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1182
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          20
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1183
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          21
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1184
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          22
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1185
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          23
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1186
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          24
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1187
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          25
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1188
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          26
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1189
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          27
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1190
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          28
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1191
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          29
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1192
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          30
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1193
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          31
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1194
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          32
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1195
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   258254417031933722624
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          33
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1196
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   774763251095801167872
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          34
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1197
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   774763251095801167872
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          35
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1198
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          36
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1199
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          37
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1200
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          38
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1201
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          39
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1202
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          40
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1203
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          41
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1204
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          42
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1205
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          43
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1206
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          44
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1207
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          45
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1208
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          46
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1209
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          47
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1210
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          48
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1211
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          49
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1212
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          50
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1213
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          51
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1214
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          52
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1215
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          53
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1216
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          54
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1217
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          55
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1218
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          56
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1219
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          57
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1220
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          58
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1221
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          59
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1222
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          60
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1223
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          61
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1224
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          62
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1225
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          63
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1226
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1227
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                  2840798587351270948864
mulunit_state 2
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1228
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1229
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002c8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c4 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1230
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002cc : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002c8 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002c4 : 02209733
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                  154
mulunit_op2                    0
mulunit_add_count          64
op1 = 000000000000009a du_dividend= 000000000000009a
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 14
compare = 0
check_start

#                 1231
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002d0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000002cc : 00070313
  op1     : 000000000000009a
  op2     : 0000000000000000
  alu     : 000000000000009a
  rs1/rs2 : 14/0
  reg1/reg2 : 000000000000009a/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000002c8 : 00000013
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  00000000000002c4 : 02209733
  reg[14] <= 000000000000009a
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                  154
mulunit_op2                    0
mulunit_add_count          64
op1 = 000000000000009a du_dividend= 000000000000009a
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 14
compare = 0
check_start

#                 1232
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002d0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000002cc : 00070313
  op1     : 000000000000009a
  op2     : 0000000000000000
  alu     : 000000000000009a
  rs1/rs2 : 14/0
  reg1/reg2 : 000000000000009a/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000002c8 : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                  154
mulunit_op2                    0
mulunit_add_count          64
op1 = 000000000000009a du_dividend= 000000000000009a
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 14
compare = 0
check_start

#                 1233
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002d0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000002cc : 00070313
  op1     : 000000000000009a
  op2     : 0000000000000000
  alu     : 000000000000009a
  rs1/rs2 : 14/0
  reg1/reg2 : 000000000000009a/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00200293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  6
exs_rs1_addr =  4
compare = 0
check_start

#                 1234
IF ------
     pc : 00000000000002e8
 is req : 0
 pc req : 00000000000002e4
ID ------
  00000000000002d4 : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  00000000000002d0 : 00120213
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000001/0000000e00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002cc : 00070313
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=fc521ee3 itype=8 is_muldiv=0 funct7=126 imm=ffffffffffffffdc
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 1235
IF ------
     pc : 00000000000002ec
 is req : 1
 pc req : 00000000000002e8
ID ------
  00000000000002d8 : fc521ee3
  itype : 001000
  imm   : ffffffffffffffdc
EX -----
  00000000000002d4 : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=6
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002d0 : 00120213
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000002cc : 00070313
  reg[ 6] <= 000000000000009a
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 1236
IF ------
     pc : 00000000000002f0
 is req : 1
 pc req : 00000000000002ec
ID ------
  00000000000002dc : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  00000000000002d8 : fc521ee3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000002d4 : 00200293
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000002d0 : 00120213
  reg[ 4] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    2
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000002 du_dividend= 0000000000000002
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 1237
IF ------
     pc : 00000000000002f4
 is req : 1
 pc req : 00000000000002f0
ID ------
  00000000000002dc : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  00000000000002d8 : fc521ee3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  00000000000002d4 : 00200293
  reg[ 5] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    2
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000002 du_dividend= 0000000000000002
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 1238
IF ------
     pc : 00000000000002f8
 is req : 1
 pc req : 00000000000002f4
ID ------
  00000000000002dc : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  00000000000002d8 : fc521ee3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  154
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=32731263 itype=8 is_muldiv=0 funct7=25 imm=0000000000000324
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 1239
IF ------
     pc : 00000000000002fc
 is req : 1
 pc req : 00000000000002f8
ID ------
  00000000000002e0 : 32731263
  itype : 001000
  imm   : 0000000000000324
EX -----
  00000000000002dc : 09a00393
  op1     : 0000000000000000
  op2     : 000000000000009a
  alu     : 000000000000009a
  rs1/rs2 : 0/26
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002d8 : fc521ee3
	mem stall : 0
	mem rdata : ffffffffffff9733
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                  154
mulunit_op2                  143
mulunit_add_count          64
op1 = 000000000000009a du_dividend= 000000000000009a
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=00d00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000000d
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  6
compare = 0
check_start

#                 1240
IF ------
     pc : 0000000000000300
 is req : 1
 pc req : 00000000000002fc
ID ------
  00000000000002e4 : 00d00193
  itype : 000010
  imm   : 000000000000000d
EX -----
  00000000000002e0 : 32731263
  op1     : 000000000000009a
  op2     : 000000000000008f
  alu     : 0000000000000129
  rs1/rs2 : 6/7
  reg1/reg2 : 000000000000009a/000000000000008f
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=29
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000002dc : 09a00393
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
  00000000000002d8 : fc521ee3
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                  154
mulunit_op2                  143
mulunit_add_count          64
op1 = 000000000000009a du_dividend= 000000000000009a
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=00d00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000000d
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  6
compare = 0
check_start

#                 1241
IF ------
     pc : 0000000000000304
 is req : 1
 pc req : 0000000000000300
ID ------
  00000000000002e4 : 00d00193
  itype : 000010
  imm   : 000000000000000d
EX -----
  00000000000002e0 : 32731263
  op1     : 000000000000009a
  op2     : 000000000000008f
  alu     : 0000000000000129
  rs1/rs2 : 6/7
  reg1/reg2 : 000000000000009a/000000000000008f
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000002dc : 09a00393
  reg[ 7] <= 000000000000009a
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                  154
mulunit_op2                  154
mulunit_add_count          64
op1 = 000000000000009a du_dividend= 000000000000009a
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=00d00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000000d
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  6
compare = 0
check_start

#                 1242
IF ------
     pc : 0000000000000304
 is req : 0
 pc req : 0000000000000300
ID ------
  00000000000002e4 : 00d00193
  itype : 000010
  imm   : 000000000000000d
EX -----
  00000000000002e0 : 32731263
  op1     : 000000000000009a
  op2     : 000000000000009a
  alu     : 0000000000000134
  rs1/rs2 : 6/7
  reg1/reg2 : 000000000000009a/000000000000009a
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   13
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000d du_divisor= 000000000000000d
DECODE: inst=00000213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 1243
IF ------
     pc : 0000000000000304
 is req : 0
 pc req : 0000000000000300
ID ------
  00000000000002e8 : 00000213
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002e4 : 00d00193
  op1     : 0000000000000000
  op2     : 000000000000000d
  alu     : 000000000000000d
  rs1/rs2 : 0/13
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002e0 : 32731263
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00f0009b itype=2 is_muldiv=0 funct7=0 imm=000000000000000f
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1244
IF ------
     pc : 0000000000000304
 is req : 0
 pc req : 0000000000000300
ID ------
  00000000000002ec : 00f0009b
  itype : 000010
  imm   : 000000000000000f
EX -----
  00000000000002e8 : 00000213
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002e4 : 00d00193
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000002e0 : 32731263
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   15
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000f du_divisor= 000000000000000f
DECODE: inst=02009093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 000000000000000d @pc=00000000000002e4
check_start

#                 1245
IF ------
     pc : 0000000000000304
 is req : 0
 pc req : 0000000000000300
ID ------
  00000000000002f0 : 02009093
  itype : 000010
  imm   : 0000000000000020
EX -----
  00000000000002ec : 00f0009b
  op1     : 0000000000000000
  op2     : 000000000000000f
  alu     : 000000000000000f
  rs1/rs2 : 0/15
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002e8 : 00000213
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  00000000000002e4 : 00d00193
  reg[ 3] <= 000000000000000d
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1246
IF ------
     pc : 0000000000000308
 is req : 1
 pc req : 0000000000000304
ID ------
  00000000000002f4 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  00000000000002f0 : 02009093
  op1     : 0000000e00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000e00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000002ec : 00f0009b
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000002e8 : 00000213
  reg[ 4] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1247
IF ------
     pc : 000000000000030c
 is req : 1
 pc req : 0000000000000308
ID ------
  00000000000002f4 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  00000000000002f0 : 02009093
  op1     : 0000000e00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000e00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000002ec : 00f0009b
  reg[ 1] <= 000000000000000f
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                   15
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000f du_dividend= 000000000000000f
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1248
IF ------
     pc : 0000000000000310
 is req : 1
 pc req : 000000000000030c
ID ------
  00000000000002f4 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  00000000000002f0 : 02009093
  op1     : 000000000000000f
  op2     : 0000000000000020
  alu     : 0000000f00000000
  rs1/rs2 : 1/0
  reg1/reg2 : 000000000000000f/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 1249
IF ------
     pc : 0000000000000314
 is req : 1
 pc req : 0000000000000310
ID ------
  00000000000002f8 : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  00000000000002f4 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002f0 : 02009093
	mem stall : 0
	mem rdata : 0000000000000293
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1250
IF ------
     pc : 0000000000000318
 is req : 1
 pc req : 0000000000000314
ID ------
  00000000000002fc : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000002f8 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000002f4 : 00b0011b
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000002f0 : 02009093
  reg[ 1] <= 0000000f00000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1251
IF ------
     pc : 000000000000031c
 is req : 1
 pc req : 0000000000000318
ID ------
  00000000000002fc : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000002f8 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000002f4 : 00b0011b
  reg[ 2] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1252
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  00000000000002fc : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000002f8 : 02011113
  op1     : 000000000000000b
  op2     : 0000000000000020
  alu     : 0000000b00000000
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1253
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 000000000000000b
  alu     : 0000780000000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/000000000000000b
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
  00000000000002f8 : 02011113
	mem stall : 0
	mem rdata : 0000000000000393
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1254
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 000000000000000b
  alu     : 0000780000000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/000000000000000b
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
  00000000000002f8 : 02011113
  reg[ 2] <= 0000000b00000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1255
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           0
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1256
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           1
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1257
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           2
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1258
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           3
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1259
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           4
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1260
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           5
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1261
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           6
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1262
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           7
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1263
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           8
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1264
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           9
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1265
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          10
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1266
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          11
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1267
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          12
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1268
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          13
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1269
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          14
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1270
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          15
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1271
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          16
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1272
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          17
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1273
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          18
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1274
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          19
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1275
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          20
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1276
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          21
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1277
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          22
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1278
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          23
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1279
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          24
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1280
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          25
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1281
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          26
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1282
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          27
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1283
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          28
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1284
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          29
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1285
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          30
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1286
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          31
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1287
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          32
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1288
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   276701161105643274240
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          33
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1289
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   830103483316929822720
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          34
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1290
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   830103483316929822720
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          35
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1291
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          36
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1292
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          37
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1293
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          38
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1294
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          39
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1295
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          40
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1296
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          41
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1297
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          42
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1298
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          43
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1299
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          44
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1300
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          45
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1301
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          46
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1302
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          47
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1303
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          48
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1304
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          49
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1305
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          50
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1306
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          51
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1307
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          52
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1308
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          53
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1309
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          54
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1310
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          55
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1311
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          56
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1312
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          57
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1313
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          58
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1314
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          59
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1315
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          60
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1316
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          61
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1317
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          62
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1318
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          63
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1319
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1320
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                  3043712772162076016640
mulunit_state 2
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1321
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1322
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1323
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000304 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000300 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002fc : 02209733
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 1324
IF ------
     pc : 000000000000031c
 is req : 0
 pc req : 0000000000000318
ID ------
  0000000000000308 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000304 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000300 : 00000013
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000002fc : 02209733
  reg[14] <= 00000000000000a5
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 1325
IF ------
     pc : 0000000000000320
 is req : 1
 pc req : 000000000000031c
ID ------
  0000000000000308 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000304 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000300 : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 1326
IF ------
     pc : 0000000000000324
 is req : 1
 pc req : 0000000000000320
ID ------
  0000000000000308 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000304 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                  165
mulunit_op2                    0
mulunit_add_count          64
op1 = 00000000000000a5 du_dividend= 00000000000000a5
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 14
compare = 0
check_start

#                 1327
IF ------
     pc : 0000000000000328
 is req : 1
 pc req : 0000000000000324
ID ------
  000000000000030c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000308 : 00070313
  op1     : 00000000000000a5
  op2     : 0000000000000000
  alu     : 00000000000000a5
  rs1/rs2 : 14/0
  reg1/reg2 : 00000000000000a5/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000304 : 00000013
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                  165
mulunit_op2                    0
mulunit_add_count          64
op1 = 00000000000000a5 du_dividend= 00000000000000a5
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 14
compare = 0
check_start

#                 1328
IF ------
     pc : 000000000000032c
 is req : 1
 pc req : 0000000000000328
ID ------
  000000000000030c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000308 : 00070313
  op1     : 00000000000000a5
  op2     : 0000000000000000
  alu     : 00000000000000a5
  rs1/rs2 : 14/0
  reg1/reg2 : 00000000000000a5/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000304 : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                  165
mulunit_op2                    0
mulunit_add_count          64
op1 = 00000000000000a5 du_dividend= 00000000000000a5
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 14
compare = 0
check_start

#                 1329
IF ------
     pc : 000000000000032c
 is req : 0
 pc req : 0000000000000328
ID ------
  000000000000030c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000308 : 00070313
  op1     : 00000000000000a5
  op2     : 0000000000000000
  alu     : 00000000000000a5
  rs1/rs2 : 14/0
  reg1/reg2 : 00000000000000a5/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00200293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  6
exs_rs1_addr =  4
compare = 0
check_start

#                 1330
IF ------
     pc : 000000000000032c
 is req : 0
 pc req : 0000000000000328
ID ------
  0000000000000310 : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  000000000000030c : 00120213
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000000/0000000f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000308 : 00070313
	mem stall : 0
	mem rdata : ffffffffffffff90
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=fc521ce3 itype=8 is_muldiv=0 funct7=126 imm=ffffffffffffffd8
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 1331
IF ------
     pc : 000000000000032c
 is req : 0
 pc req : 0000000000000328
ID ------
  0000000000000314 : fc521ce3
  itype : 001000
  imm   : ffffffffffffffd8
EX -----
  0000000000000310 : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=6
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000030c : 00120213
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000000308 : 00070313
  reg[ 6] <= 00000000000000a5
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 1332
IF ------
     pc : 000000000000032c
 is req : 0
 pc req : 0000000000000328
ID ------
  0000000000000318 : 0a500393
  itype : 000010
  imm   : 00000000000000a5
EX -----
  0000000000000314 : fc521ce3
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000310 : 00200293
	mem stall : 0
	mem rdata : ffffffffffffffd0
WB ----
  000000000000030c : 00120213
  reg[ 4] <= 0000000000000001
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 1333
IF ------
     pc : 0000000000000330
 is req : 1
 pc req : 000000000000032c
ID ------
  0000000000000318 : 0a500393
  itype : 000010
  imm   : 00000000000000a5
EX -----
  0000000000000314 : fc521ce3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000310 : 00200293
  reg[ 5] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 1334
IF ------
     pc : 0000000000000334
 is req : 1
 pc req : 0000000000000330
ID ------
  0000000000000318 : 0a500393
  itype : 000010
  imm   : 00000000000000a5
EX -----
  0000000000000314 : fc521ce3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  165
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=2e731463 itype=8 is_muldiv=0 funct7=23 imm=00000000000002e8
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 25
exs_rs1_addr =  0
compare = 0
check_start

#                 1335
IF ------
     pc : 0000000000000338
 is req : 1
 pc req : 0000000000000334
ID ------
  000000000000031c : 2e731463
  itype : 001000
  imm   : 00000000000002e8
EX -----
  0000000000000318 : 0a500393
  op1     : 0000000000000000
  op2     : 00000000000000a5
  alu     : 00000000000000a5
  rs1/rs2 : 0/5
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000314 : fc521ce3
	mem stall : 0
	mem rdata : 0000000000000000
 JUMP TO : 00000000000002ec
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  165
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=fc521ce3 itype=8 is_muldiv=0 funct7=126 imm=ffffffffffffffd8
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 25
exs_rs1_addr =  0
compare = 0
check_start

#                 1336
IF ------
     pc : 00000000000002ec
 is req : 0
 pc req : 0000000000000334
ID ------
EX -----
MEM -----
WB ----
  0000000000000314 : fc521ce3
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  165
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=fc521ce3 itype=8 is_muldiv=0 funct7=126 imm=ffffffffffffffd8
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 25
exs_rs1_addr =  0
compare = 0
check_start

#                 1337
IF ------
     pc : 00000000000002f0
 is req : 1
 pc req : 00000000000002ec
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  165
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=fc521ce3 itype=8 is_muldiv=0 funct7=126 imm=ffffffffffffffd8
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 25
exs_rs1_addr =  0
compare = 0
check_start

#                 1338
IF ------
     pc : 00000000000002f4
 is req : 1
 pc req : 00000000000002f0
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  165
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=00f0009b itype=2 is_muldiv=0 funct7=0 imm=000000000000000f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 25
exs_rs1_addr =  0
compare = 0
check_start

#                 1339
IF ------
     pc : 00000000000002f8
 is req : 1
 pc req : 00000000000002f4
ID ------
  00000000000002ec : 00f0009b
  itype : 000010
  imm   : 000000000000000f
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   15
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000f du_divisor= 000000000000000f
DECODE: inst=02009093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 25
exs_rs1_addr =  0
compare = 0
check_start

#                 1340
IF ------
     pc : 00000000000002fc
 is req : 1
 pc req : 00000000000002f8
ID ------
  00000000000002f0 : 02009093
  itype : 000010
  imm   : 0000000000000020
EX -----
  00000000000002ec : 00f0009b
  op1     : 0000000000000000
  op2     : 000000000000000f
  alu     : 000000000000000f
  rs1/rs2 : 0/15
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=25
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1341
IF ------
     pc : 0000000000000300
 is req : 1
 pc req : 00000000000002fc
ID ------
  00000000000002f4 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  00000000000002f0 : 02009093
  op1     : 0000000f00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000f00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=25
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000002ec : 00f0009b
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1342
IF ------
     pc : 0000000000000304
 is req : 1
 pc req : 0000000000000300
ID ------
  00000000000002f4 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  00000000000002f0 : 02009093
  op1     : 0000000f00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000f00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000002ec : 00f0009b
  reg[ 1] <= 000000000000000f
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                   15
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000f du_dividend= 000000000000000f
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1343
IF ------
     pc : 0000000000000308
 is req : 1
 pc req : 0000000000000304
ID ------
  00000000000002f4 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  00000000000002f0 : 02009093
  op1     : 000000000000000f
  op2     : 0000000000000020
  alu     : 0000000f00000000
  rs1/rs2 : 1/0
  reg1/reg2 : 000000000000000f/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 1344
IF ------
     pc : 000000000000030c
 is req : 1
 pc req : 0000000000000308
ID ------
  00000000000002f8 : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  00000000000002f4 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002f0 : 02009093
	mem stall : 0
	mem rdata : 0000000000000313
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1345
IF ------
     pc : 0000000000000310
 is req : 1
 pc req : 000000000000030c
ID ------
  00000000000002fc : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000002f8 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000002f4 : 00b0011b
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000002f0 : 02009093
  reg[ 1] <= 0000000f00000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1346
IF ------
     pc : 0000000000000314
 is req : 1
 pc req : 0000000000000310
ID ------
  00000000000002fc : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000002f8 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000002f4 : 00b0011b
  reg[ 2] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1347
IF ------
     pc : 0000000000000318
 is req : 1
 pc req : 0000000000000314
ID ------
  00000000000002fc : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000002f8 : 02011113
  op1     : 000000000000000b
  op2     : 0000000000000020
  alu     : 0000000b00000000
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1348
IF ------
     pc : 000000000000031c
 is req : 1
 pc req : 0000000000000318
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 000000000000000b
  alu     : 0000780000000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/000000000000000b
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
  00000000000002f8 : 02011113
	mem stall : 0
	mem rdata : 0000000000000393
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1349
IF ------
     pc : 0000000000000320
 is req : 1
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 000000000000000b
  alu     : 0000780000000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/000000000000000b
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
  00000000000002f8 : 02011113
  reg[ 2] <= 0000000b00000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1350
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           0
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1351
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           1
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1352
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           2
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1353
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           3
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1354
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           4
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1355
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           5
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1356
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           6
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1357
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           7
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1358
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           8
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1359
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           9
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1360
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          10
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1361
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          11
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1362
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          12
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1363
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          13
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1364
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          14
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1365
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          15
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1366
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          16
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1367
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          17
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1368
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          18
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1369
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          19
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1370
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          20
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1371
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          21
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1372
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          22
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1373
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          23
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1374
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          24
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1375
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          25
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1376
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          26
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1377
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          27
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1378
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          28
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1379
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          29
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1380
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          30
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1381
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          31
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1382
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          32
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1383
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   276701161105643274240
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          33
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1384
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   830103483316929822720
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          34
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1385
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   830103483316929822720
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          35
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1386
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          36
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1387
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          37
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1388
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          38
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1389
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          39
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1390
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          40
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1391
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          41
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1392
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          42
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1393
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          43
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1394
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          44
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1395
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          45
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1396
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          46
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1397
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          47
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1398
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          48
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1399
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          49
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1400
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          50
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1401
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          51
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1402
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          52
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1403
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          53
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1404
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          54
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1405
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          55
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1406
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          56
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1407
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          57
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1408
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          58
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1409
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          59
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1410
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          60
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1411
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          61
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1412
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          62
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1413
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          63
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1414
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1415
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                  3043712772162076016640
mulunit_state 2
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1416
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1417
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000300 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002fc : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1418
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000304 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000300 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002fc : 02209733
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 1419
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000308 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000304 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000300 : 00000013
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000002fc : 02209733
  reg[14] <= 00000000000000a5
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 1420
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000308 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000304 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000300 : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00070313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 1421
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  0000000000000308 : 00070313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000304 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                  165
mulunit_op2                    0
mulunit_add_count          64
op1 = 00000000000000a5 du_dividend= 00000000000000a5
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 14
compare = 0
check_start

#                 1422
IF ------
     pc : 0000000000000320
 is req : 0
 pc req : 000000000000031c
ID ------
  000000000000030c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000308 : 00070313
  op1     : 00000000000000a5
  op2     : 0000000000000000
  alu     : 00000000000000a5
  rs1/rs2 : 14/0
  reg1/reg2 : 00000000000000a5/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000304 : 00000013
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                  165
mulunit_op2                    0
mulunit_add_count          64
op1 = 00000000000000a5 du_dividend= 00000000000000a5
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 14
compare = 0
check_start

#                 1423
IF ------
     pc : 0000000000000324
 is req : 1
 pc req : 0000000000000320
ID ------
  000000000000030c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000308 : 00070313
  op1     : 00000000000000a5
  op2     : 0000000000000000
  alu     : 00000000000000a5
  rs1/rs2 : 14/0
  reg1/reg2 : 00000000000000a5/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000304 : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                  165
mulunit_op2                    0
mulunit_add_count          64
op1 = 00000000000000a5 du_dividend= 00000000000000a5
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 14
compare = 0
check_start

#                 1424
IF ------
     pc : 0000000000000328
 is req : 1
 pc req : 0000000000000324
ID ------
  000000000000030c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000308 : 00070313
  op1     : 00000000000000a5
  op2     : 0000000000000000
  alu     : 00000000000000a5
  rs1/rs2 : 14/0
  reg1/reg2 : 00000000000000a5/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00200293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  6
exs_rs1_addr =  4
compare = 0
check_start

#                 1425
IF ------
     pc : 000000000000032c
 is req : 1
 pc req : 0000000000000328
ID ------
  0000000000000310 : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  000000000000030c : 00120213
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000001/0000000f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000308 : 00070313
	mem stall : 0
	mem rdata : ffffffffffffff90
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=fc521ce3 itype=8 is_muldiv=0 funct7=126 imm=ffffffffffffffd8
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 1426
IF ------
     pc : 0000000000000330
 is req : 1
 pc req : 000000000000032c
ID ------
  0000000000000314 : fc521ce3
  itype : 001000
  imm   : ffffffffffffffd8
EX -----
  0000000000000310 : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=6
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000030c : 00120213
	mem stall : 0
	mem rdata : ffffffffffffffd0
WB ----
  0000000000000308 : 00070313
  reg[ 6] <= 00000000000000a5
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 1427
IF ------
     pc : 0000000000000334
 is req : 1
 pc req : 0000000000000330
ID ------
  0000000000000318 : 0a500393
  itype : 000010
  imm   : 00000000000000a5
EX -----
  0000000000000314 : fc521ce3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000310 : 00200293
	mem stall : 0
	mem rdata : ffffffffffffffb0
WB ----
  000000000000030c : 00120213
  reg[ 4] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    2
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000002 du_dividend= 0000000000000002
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 1428
IF ------
     pc : 0000000000000338
 is req : 1
 pc req : 0000000000000334
ID ------
  0000000000000318 : 0a500393
  itype : 000010
  imm   : 00000000000000a5
EX -----
  0000000000000314 : fc521ce3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000310 : 00200293
  reg[ 5] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    2
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000002 du_dividend= 0000000000000002
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 1429
IF ------
     pc : 0000000000000338
 is req : 0
 pc req : 0000000000000334
ID ------
  0000000000000318 : 0a500393
  itype : 000010
  imm   : 00000000000000a5
EX -----
  0000000000000314 : fc521ce3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  165
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=2e731463 itype=8 is_muldiv=0 funct7=23 imm=00000000000002e8
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 25
exs_rs1_addr =  0
compare = 0
check_start

#                 1430
IF ------
     pc : 0000000000000338
 is req : 0
 pc req : 0000000000000334
ID ------
  000000000000031c : 2e731463
  itype : 001000
  imm   : 00000000000002e8
EX -----
  0000000000000318 : 0a500393
  op1     : 0000000000000000
  op2     : 00000000000000a5
  alu     : 00000000000000a5
  rs1/rs2 : 0/5
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000314 : fc521ce3
	mem stall : 0
	mem rdata : 0000000000000213
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                  165
mulunit_op2                  154
mulunit_add_count          64
op1 = 00000000000000a5 du_dividend= 00000000000000a5
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=00e00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000000e
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  6
compare = 0
check_start

#                 1431
IF ------
     pc : 0000000000000338
 is req : 0
 pc req : 0000000000000334
ID ------
  0000000000000320 : 00e00193
  itype : 000010
  imm   : 000000000000000e
EX -----
  000000000000031c : 2e731463
  op1     : 00000000000000a5
  op2     : 000000000000009a
  alu     : 000000000000013f
  rs1/rs2 : 6/7
  reg1/reg2 : 00000000000000a5/000000000000009a
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=25
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000318 : 0a500393
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
  0000000000000314 : fc521ce3
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                  165
mulunit_op2                  154
mulunit_add_count          64
op1 = 00000000000000a5 du_dividend= 00000000000000a5
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=00e00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000000e
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  6
compare = 0
check_start

#                 1432
IF ------
     pc : 0000000000000338
 is req : 0
 pc req : 0000000000000334
ID ------
  0000000000000320 : 00e00193
  itype : 000010
  imm   : 000000000000000e
EX -----
  000000000000031c : 2e731463
  op1     : 00000000000000a5
  op2     : 000000000000009a
  alu     : 000000000000013f
  rs1/rs2 : 6/7
  reg1/reg2 : 00000000000000a5/000000000000009a
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000318 : 0a500393
  reg[ 7] <= 00000000000000a5
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                  165
mulunit_op2                  165
mulunit_add_count          64
op1 = 00000000000000a5 du_dividend= 00000000000000a5
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=00e00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000000e
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  6
compare = 0
check_start

#                 1433
IF ------
     pc : 0000000000000338
 is req : 0
 pc req : 0000000000000334
ID ------
  0000000000000320 : 00e00193
  itype : 000010
  imm   : 000000000000000e
EX -----
  000000000000031c : 2e731463
  op1     : 00000000000000a5
  op2     : 00000000000000a5
  alu     : 000000000000014a
  rs1/rs2 : 6/7
  reg1/reg2 : 00000000000000a5/00000000000000a5
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   14
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000e du_divisor= 000000000000000e
DECODE: inst=00000213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  0
compare = 0
check_start

#                 1434
IF ------
     pc : 0000000000000338
 is req : 0
 pc req : 0000000000000334
ID ------
  0000000000000324 : 00000213
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000320 : 00e00193
  op1     : 0000000000000000
  op2     : 000000000000000e
  alu     : 000000000000000e
  rs1/rs2 : 0/14
  reg1/reg2 : 0000000000000000/00000000000000a5
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000031c : 2e731463
	mem stall : 0
	mem rdata : 0000000000000220
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00d0009b itype=2 is_muldiv=0 funct7=0 imm=000000000000000d
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1435
IF ------
     pc : 000000000000033c
 is req : 1
 pc req : 0000000000000338
ID ------
  0000000000000328 : 00d0009b
  itype : 000010
  imm   : 000000000000000d
EX -----
  0000000000000324 : 00000213
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000320 : 00e00193
	mem stall : 0
	mem rdata : 0000000000000012
WB ----
  000000000000031c : 2e731463
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   13
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000d du_divisor= 000000000000000d
DECODE: inst=02009093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 000000000000000e @pc=0000000000000320
check_start

#                 1436
IF ------
     pc : 0000000000000340
 is req : 1
 pc req : 000000000000033c
ID ------
  000000000000032c : 02009093
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000328 : 00d0009b
  op1     : 0000000000000000
  op2     : 000000000000000d
  alu     : 000000000000000d
  rs1/rs2 : 0/13
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000324 : 00000213
	mem stall : 0
	mem rdata : 0000000000000033
WB ----
  0000000000000320 : 00e00193
  reg[ 3] <= 000000000000000e
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1437
IF ------
     pc : 0000000000000344
 is req : 1
 pc req : 0000000000000340
ID ------
  0000000000000330 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  000000000000032c : 02009093
  op1     : 0000000f00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000f00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000328 : 00d0009b
	mem stall : 0
	mem rdata : 0000000000000012
WB ----
  0000000000000324 : 00000213
  reg[ 4] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1438
IF ------
     pc : 0000000000000348
 is req : 1
 pc req : 0000000000000344
ID ------
  0000000000000330 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  000000000000032c : 02009093
  op1     : 0000000f00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000f00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000328 : 00d0009b
  reg[ 1] <= 000000000000000d
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                   13
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000d du_dividend= 000000000000000d
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1439
IF ------
     pc : 000000000000034c
 is req : 1
 pc req : 0000000000000348
ID ------
  0000000000000330 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  000000000000032c : 02009093
  op1     : 000000000000000d
  op2     : 0000000000000020
  alu     : 0000000d00000000
  rs1/rs2 : 1/0
  reg1/reg2 : 000000000000000d/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 1440
IF ------
     pc : 0000000000000350
 is req : 1
 pc req : 000000000000034c
ID ------
  0000000000000334 : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000330 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000032c : 02009093
	mem stall : 0
	mem rdata : 0000000000000393
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1441
IF ------
     pc : 0000000000000354
 is req : 1
 pc req : 0000000000000350
ID ------
  0000000000000338 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000334 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000330 : 00b0011b
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  000000000000032c : 02009093
  reg[ 1] <= 0000000d00000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1442
IF ------
     pc : 0000000000000358
 is req : 1
 pc req : 0000000000000354
ID ------
  0000000000000338 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000334 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000330 : 00b0011b
  reg[ 2] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1443
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  0000000000000338 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000334 : 02011113
  op1     : 000000000000000b
  op2     : 0000000000000020
  alu     : 0000000b00000000
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1444
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 000000000000000b
  alu     : 0000680000000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/000000000000000b
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
  0000000000000334 : 02011113
	mem stall : 0
	mem rdata : 000000000000009b
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1445
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 000000000000000b
  alu     : 0000680000000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/000000000000000b
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
  0000000000000334 : 02011113
  reg[ 2] <= 0000000b00000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1446
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           0
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1447
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           1
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1448
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           2
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1449
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           3
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1450
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           4
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1451
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           5
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1452
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           6
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1453
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           7
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1454
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           8
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1455
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           9
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1456
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          10
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1457
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          11
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1458
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          12
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1459
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          13
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1460
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          14
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1461
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          15
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1462
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          16
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1463
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          17
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1464
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          18
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1465
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          19
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1466
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          20
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1467
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          21
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1468
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          22
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1469
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          23
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1470
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          24
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1471
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          25
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1472
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          26
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1473
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          27
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1474
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          28
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1475
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          29
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1476
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          30
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1477
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          31
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1478
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          32
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1479
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   239807672958224171008
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          33
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1480
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   719423018874672513024
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          34
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1481
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   719423018874672513024
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          35
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1482
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          36
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1483
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          37
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1484
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          38
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1485
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          39
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1486
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          40
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1487
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          41
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1488
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          42
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1489
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          43
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1490
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          44
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1491
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          45
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1492
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          46
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1493
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          47
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1494
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          48
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1495
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          49
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1496
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          50
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1497
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          51
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1498
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          52
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1499
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          53
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1500
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          54
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1501
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          55
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1502
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          56
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1503
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          57
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1504
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          58
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1505
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          59
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1506
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          60
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1507
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          61
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1508
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          62
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1509
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          63
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1510
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1511
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                  2637884402540465881088
mulunit_state 2
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1512
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1513
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00200293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  4
compare = 0
check_start

#                 1514
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  0000000000000340 : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  000000000000033c : 00120213
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000338 : 02209733
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=fe5212e3 itype=8 is_muldiv=0 funct7=127 imm=ffffffffffffffe4
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 1515
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000354
ID ------
  0000000000000344 : fe5212e3
  itype : 001000
  imm   : ffffffffffffffe4
EX -----
  0000000000000340 : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000033c : 00120213
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000000338 : 02209733
  reg[14] <= 000000000000008f
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 1516
IF ------
     pc : 000000000000035c
 is req : 1
 pc req : 0000000000000358
ID ------
  0000000000000348 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000344 : fe5212e3
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000340 : 00200293
	mem stall : 0
	mem rdata : 0000000000000070
WB ----
  000000000000033c : 00120213
  reg[ 4] <= 0000000000000001
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 1517
IF ------
     pc : 0000000000000360
 is req : 1
 pc req : 000000000000035c
ID ------
  0000000000000348 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000344 : fe5212e3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000340 : 00200293
  reg[ 5] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 1518
IF ------
     pc : 0000000000000364
 is req : 1
 pc req : 0000000000000360
ID ------
  0000000000000348 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000344 : fe5212e3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  143
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=2a771c63 itype=8 is_muldiv=0 funct7=21 imm=00000000000002b8
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  5
exs_rs1_addr =  0
compare = 0
check_start

#                 1519
IF ------
     pc : 0000000000000368
 is req : 1
 pc req : 0000000000000364
ID ------
  000000000000034c : 2a771c63
  itype : 001000
  imm   : 00000000000002b8
EX -----
  0000000000000348 : 08f00393
  op1     : 0000000000000000
  op2     : 000000000000008f
  alu     : 000000000000008f
  rs1/rs2 : 0/15
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000344 : fe5212e3
	mem stall : 0
	mem rdata : 0000000000000000
 JUMP TO : 0000000000000328
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  143
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=2a771c63 itype=8 is_muldiv=0 funct7=21 imm=00000000000002b8
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  5
exs_rs1_addr =  0
compare = 0
check_start

#                 1520
IF ------
     pc : 0000000000000328
 is req : 0
 pc req : 0000000000000364
ID ------
EX -----
MEM -----
WB ----
  0000000000000344 : fe5212e3
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  143
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=2a771c63 itype=8 is_muldiv=0 funct7=21 imm=00000000000002b8
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  5
exs_rs1_addr =  0
compare = 0
check_start

#                 1521
IF ------
     pc : 000000000000032c
 is req : 1
 pc req : 0000000000000328
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  143
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=2a771c63 itype=8 is_muldiv=0 funct7=21 imm=00000000000002b8
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  5
exs_rs1_addr =  0
compare = 0
check_start

#                 1522
IF ------
     pc : 0000000000000330
 is req : 1
 pc req : 000000000000032c
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  143
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=00d0009b itype=2 is_muldiv=0 funct7=0 imm=000000000000000d
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  5
exs_rs1_addr =  0
compare = 0
check_start

#                 1523
IF ------
     pc : 0000000000000334
 is req : 1
 pc req : 0000000000000330
ID ------
  0000000000000328 : 00d0009b
  itype : 000010
  imm   : 000000000000000d
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   13
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000d du_divisor= 000000000000000d
DECODE: inst=02009093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  5
exs_rs1_addr =  0
compare = 0
check_start

#                 1524
IF ------
     pc : 0000000000000338
 is req : 1
 pc req : 0000000000000334
ID ------
  000000000000032c : 02009093
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000328 : 00d0009b
  op1     : 0000000000000000
  op2     : 000000000000000d
  alu     : 000000000000000d
  rs1/rs2 : 0/13
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1525
IF ------
     pc : 000000000000033c
 is req : 1
 pc req : 0000000000000338
ID ------
  0000000000000330 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  000000000000032c : 02009093
  op1     : 0000000d00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000d00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000328 : 00d0009b
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1526
IF ------
     pc : 0000000000000340
 is req : 1
 pc req : 000000000000033c
ID ------
  0000000000000330 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  000000000000032c : 02009093
  op1     : 0000000d00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000d00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000328 : 00d0009b
  reg[ 1] <= 000000000000000d
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                   13
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000d du_dividend= 000000000000000d
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1527
IF ------
     pc : 0000000000000344
 is req : 1
 pc req : 0000000000000340
ID ------
  0000000000000330 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  000000000000032c : 02009093
  op1     : 000000000000000d
  op2     : 0000000000000020
  alu     : 0000000d00000000
  rs1/rs2 : 1/0
  reg1/reg2 : 000000000000000d/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 1528
IF ------
     pc : 0000000000000348
 is req : 1
 pc req : 0000000000000344
ID ------
  0000000000000334 : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000330 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000032c : 02009093
	mem stall : 0
	mem rdata : 0000000000000293
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1529
IF ------
     pc : 000000000000034c
 is req : 1
 pc req : 0000000000000348
ID ------
  0000000000000338 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000334 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000330 : 00b0011b
	mem stall : 0
	mem rdata : 0000000000000008
WB ----
  000000000000032c : 02009093
  reg[ 1] <= 0000000d00000000
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1530
IF ------
     pc : 0000000000000350
 is req : 1
 pc req : 000000000000034c
ID ------
  0000000000000338 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000334 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000330 : 00b0011b
  reg[ 2] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1531
IF ------
     pc : 0000000000000354
 is req : 1
 pc req : 0000000000000350
ID ------
  0000000000000338 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000334 : 02011113
  op1     : 000000000000000b
  op2     : 0000000000000020
  alu     : 0000000b00000000
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1532
IF ------
     pc : 0000000000000358
 is req : 1
 pc req : 0000000000000354
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 000000000000000b
  alu     : 0000680000000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/000000000000000b
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
  0000000000000334 : 02011113
	mem stall : 0
	mem rdata : 0000000000000193
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1533
IF ------
     pc : 000000000000035c
 is req : 1
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 000000000000000b
  alu     : 0000680000000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/000000000000000b
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
  0000000000000334 : 02011113
  reg[ 2] <= 0000000b00000000
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1534
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           0
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1535
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           1
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1536
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           2
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1537
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           3
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1538
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           4
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1539
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           5
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1540
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           6
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1541
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           7
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1542
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           8
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1543
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           9
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1544
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          10
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1545
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          11
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1546
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          12
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1547
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          13
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1548
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          14
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1549
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          15
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1550
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          16
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1551
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          17
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1552
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          18
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1553
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          19
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1554
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          20
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1555
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          21
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1556
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          22
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1557
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          23
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1558
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          24
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1559
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          25
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1560
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          26
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1561
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          27
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1562
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          28
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1563
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          29
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1564
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          30
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1565
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          31
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1566
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          32
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1567
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   239807672958224171008
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          33
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1568
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   719423018874672513024
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          34
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1569
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   719423018874672513024
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          35
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1570
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          36
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1571
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          37
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1572
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          38
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1573
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          39
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1574
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          40
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1575
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          41
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1576
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          42
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1577
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          43
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1578
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          44
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1579
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          45
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1580
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          46
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1581
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          47
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1582
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          48
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1583
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          49
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1584
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          50
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1585
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          51
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1586
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          52
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1587
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          53
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1588
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          54
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1589
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          55
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1590
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          56
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1591
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          57
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1592
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          58
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1593
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          59
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1594
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          60
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1595
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          61
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1596
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          62
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1597
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          63
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1598
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1599
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                  2637884402540465881088
mulunit_state 2
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1600
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1601
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  000000000000033c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000338 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00200293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  4
compare = 0
check_start

#                 1602
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  0000000000000340 : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  000000000000033c : 00120213
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000001/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000338 : 02209733
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=fe5212e3 itype=8 is_muldiv=0 funct7=127 imm=ffffffffffffffe4
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 1603
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  0000000000000344 : fe5212e3
  itype : 001000
  imm   : ffffffffffffffe4
EX -----
  0000000000000340 : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000033c : 00120213
	mem stall : 0
	mem rdata : 0000000000000070
WB ----
  0000000000000338 : 02209733
  reg[14] <= 000000000000008f
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 1604
IF ------
     pc : 000000000000035c
 is req : 0
 pc req : 0000000000000358
ID ------
  0000000000000348 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000344 : fe5212e3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000340 : 00200293
	mem stall : 0
	mem rdata : 0000000000000070
WB ----
  000000000000033c : 00120213
  reg[ 4] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    2
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000002 du_dividend= 0000000000000002
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 1605
IF ------
     pc : 0000000000000360
 is req : 1
 pc req : 000000000000035c
ID ------
  0000000000000348 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000344 : fe5212e3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000340 : 00200293
  reg[ 5] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    2
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000002 du_dividend= 0000000000000002
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 1606
IF ------
     pc : 0000000000000364
 is req : 1
 pc req : 0000000000000360
ID ------
  0000000000000348 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000344 : fe5212e3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  143
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=2a771c63 itype=8 is_muldiv=0 funct7=21 imm=00000000000002b8
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  5
exs_rs1_addr =  0
compare = 0
check_start

#                 1607
IF ------
     pc : 0000000000000368
 is req : 1
 pc req : 0000000000000364
ID ------
  000000000000034c : 2a771c63
  itype : 001000
  imm   : 00000000000002b8
EX -----
  0000000000000348 : 08f00393
  op1     : 0000000000000000
  op2     : 000000000000008f
  alu     : 000000000000008f
  rs1/rs2 : 0/15
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000344 : fe5212e3
	mem stall : 0
	mem rdata : 0000000000001113
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                  143
mulunit_op2                  165
mulunit_add_count          64
op1 = 000000000000008f du_dividend= 000000000000008f
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=00f00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000000f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1608
IF ------
     pc : 000000000000036c
 is req : 1
 pc req : 0000000000000368
ID ------
  0000000000000350 : 00f00193
  itype : 000010
  imm   : 000000000000000f
EX -----
  000000000000034c : 2a771c63
  op1     : 000000000000008f
  op2     : 00000000000000a5
  alu     : 0000000000000134
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000000008f/00000000000000a5
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000348 : 08f00393
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
  0000000000000344 : fe5212e3
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                  143
mulunit_op2                  165
mulunit_add_count          64
op1 = 000000000000008f du_dividend= 000000000000008f
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=00f00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000000f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1609
IF ------
     pc : 0000000000000370
 is req : 1
 pc req : 000000000000036c
ID ------
  0000000000000350 : 00f00193
  itype : 000010
  imm   : 000000000000000f
EX -----
  000000000000034c : 2a771c63
  op1     : 000000000000008f
  op2     : 00000000000000a5
  alu     : 0000000000000134
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000000008f/00000000000000a5
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000348 : 08f00393
  reg[ 7] <= 000000000000008f
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                  143
mulunit_op2                  143
mulunit_add_count          64
op1 = 000000000000008f du_dividend= 000000000000008f
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=00f00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000000f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1610
IF ------
     pc : 0000000000000370
 is req : 0
 pc req : 000000000000036c
ID ------
  0000000000000350 : 00f00193
  itype : 000010
  imm   : 000000000000000f
EX -----
  000000000000034c : 2a771c63
  op1     : 000000000000008f
  op2     : 000000000000008f
  alu     : 000000000000011e
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000000008f/000000000000008f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   15
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000f du_divisor= 000000000000000f
DECODE: inst=00000213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                 1611
IF ------
     pc : 0000000000000370
 is req : 0
 pc req : 000000000000036c
ID ------
  0000000000000354 : 00000213
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000350 : 00f00193
  op1     : 0000000000000000
  op2     : 000000000000000f
  alu     : 000000000000000f
  rs1/rs2 : 0/15
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000034c : 2a771c63
	mem stall : 0
	mem rdata : 0000000000000020
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0070009b itype=2 is_muldiv=0 funct7=0 imm=0000000000000007
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1612
IF ------
     pc : 0000000000000370
 is req : 0
 pc req : 000000000000036c
ID ------
  0000000000000358 : 0070009b
  itype : 000010
  imm   : 0000000000000007
EX -----
  0000000000000354 : 00000213
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=24
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000350 : 00f00193
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  000000000000034c : 2a771c63
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    7
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=02109093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000021
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 000000000000000f @pc=0000000000000350
check_start

#                 1613
IF ------
     pc : 0000000000000370
 is req : 0
 pc req : 000000000000036c
ID ------
  000000000000035c : 02109093
  itype : 000010
  imm   : 0000000000000021
EX -----
  0000000000000358 : 0070009b
  op1     : 0000000000000000
  op2     : 0000000000000007
  alu     : 0000000000000007
  rs1/rs2 : 0/7
  reg1/reg2 : 0000000000000000/000000000000008f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000354 : 00000213
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000000350 : 00f00193
  reg[ 3] <= 000000000000000f
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1614
IF ------
     pc : 0000000000000374
 is req : 1
 pc req : 0000000000000370
ID ------
  0000000000000360 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  000000000000035c : 02109093
  op1     : 0000000d00000000
  op2     : 0000000000000021
  alu     : 0000000000000000
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000358 : 0070009b
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000000354 : 00000213
  reg[ 4] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1615
IF ------
     pc : 0000000000000378
 is req : 1
 pc req : 0000000000000374
ID ------
  0000000000000360 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  000000000000035c : 02109093
  op1     : 0000000d00000000
  op2     : 0000000000000021
  alu     : 0000000000000000
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000358 : 0070009b
  reg[ 1] <= 0000000000000007
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    7
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000000000007 du_dividend= 0000000000000007
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1616
IF ------
     pc : 000000000000037c
 is req : 1
 pc req : 0000000000000378
ID ------
  0000000000000360 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  000000000000035c : 02109093
  op1     : 0000000000000007
  op2     : 0000000000000021
  alu     : 0000000e00000000
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000000000007/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 1617
IF ------
     pc : 0000000000000380
 is req : 1
 pc req : 000000000000037c
ID ------
  0000000000000364 : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000360 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000035c : 02109093
	mem stall : 0
	mem rdata : 00000000000010e3
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1618
IF ------
     pc : 0000000000000384
 is req : 1
 pc req : 0000000000000380
ID ------
  0000000000000368 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000364 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000360 : 00b0011b
	mem stall : 0
	mem rdata : 0000000000000028
WB ----
  000000000000035c : 02109093
  reg[ 1] <= 0000000e00000000
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1619
IF ------
     pc : 0000000000000388
 is req : 1
 pc req : 0000000000000384
ID ------
  0000000000000368 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000364 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000360 : 00b0011b
  reg[ 2] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1620
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000368 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000364 : 02011113
  op1     : 000000000000000b
  op2     : 0000000000000020
  alu     : 0000000b00000000
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                 1621
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  000000000000036c : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000368 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000364 : 02011113
	mem stall : 0
	mem rdata : 0000000000000213
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1622
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 000000000000000b
  alu     : 0000700000000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/000000000000000b
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
  0000000000000368 : 00000013
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000000364 : 02011113
  reg[ 2] <= 0000000b00000000
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1623
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
  0000000000000368 : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           0
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1624
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           1
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1625
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           2
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1626
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           3
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1627
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           4
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1628
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           5
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1629
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           6
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1630
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           7
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1631
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           8
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1632
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           9
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1633
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          10
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1634
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          11
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1635
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          12
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1636
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          13
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1637
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          14
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1638
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          15
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1639
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          16
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1640
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          17
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1641
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          18
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1642
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          19
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1643
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          20
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1644
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          21
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1645
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          22
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1646
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          23
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1647
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          24
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1648
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          25
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1649
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          26
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1650
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          27
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1651
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          28
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1652
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          29
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1653
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          30
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1654
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          31
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1655
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          32
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1656
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   258254417031933722624
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          33
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1657
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   774763251095801167872
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          34
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1658
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   774763251095801167872
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          35
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1659
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          36
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1660
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          37
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1661
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          38
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1662
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          39
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1663
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          40
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1664
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          41
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1665
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          42
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1666
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          43
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1667
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          44
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1668
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          45
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1669
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          46
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1670
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          47
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1671
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          48
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1672
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          49
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1673
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          50
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1674
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          51
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1675
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          52
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1676
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          53
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1677
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          54
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1678
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          55
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1679
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          56
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1680
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          57
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1681
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          58
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1682
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          59
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1683
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          60
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1684
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          61
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1685
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          62
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1686
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          63
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1687
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1688
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                  2840798587351270948864
mulunit_state 2
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1689
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1690
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00200293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  4
compare = 0
check_start

#                 1691
IF ------
     pc : 0000000000000388
 is req : 0
 pc req : 0000000000000384
ID ------
  0000000000000374 : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  0000000000000370 : 00120213
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000000/0000000e00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000036c : 02209733
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=fe5210e3 itype=8 is_muldiv=0 funct7=127 imm=ffffffffffffffe0
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 1692
IF ------
     pc : 000000000000038c
 is req : 1
 pc req : 0000000000000388
ID ------
  0000000000000378 : fe5210e3
  itype : 001000
  imm   : ffffffffffffffe0
EX -----
  0000000000000374 : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000370 : 00120213
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
  000000000000036c : 02209733
  reg[14] <= 000000000000009a
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 1693
IF ------
     pc : 0000000000000390
 is req : 1
 pc req : 000000000000038c
ID ------
  000000000000037c : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000378 : fe5210e3
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000374 : 00200293
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000000370 : 00120213
  reg[ 4] <= 0000000000000001
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 1694
IF ------
     pc : 0000000000000394
 is req : 1
 pc req : 0000000000000390
ID ------
  000000000000037c : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000378 : fe5210e3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000374 : 00200293
  reg[ 5] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 1695
IF ------
     pc : 0000000000000398
 is req : 1
 pc req : 0000000000000394
ID ------
  000000000000037c : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000378 : fe5210e3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  154
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=28771263 itype=8 is_muldiv=0 funct7=20 imm=0000000000000284
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 1696
IF ------
     pc : 000000000000039c
 is req : 1
 pc req : 0000000000000398
ID ------
  0000000000000380 : 28771263
  itype : 001000
  imm   : 0000000000000284
EX -----
  000000000000037c : 09a00393
  op1     : 0000000000000000
  op2     : 000000000000009a
  alu     : 000000000000009a
  rs1/rs2 : 0/26
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000378 : fe5210e3
	mem stall : 0
	mem rdata : 0000000000000000
 JUMP TO : 0000000000000358
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  154
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=00000213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 1697
IF ------
     pc : 0000000000000358
 is req : 0
 pc req : 0000000000000398
ID ------
EX -----
MEM -----
WB ----
  0000000000000378 : fe5210e3
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  154
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=00000213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 1698
IF ------
     pc : 000000000000035c
 is req : 1
 pc req : 0000000000000358
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  154
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=00000213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 1699
IF ------
     pc : 0000000000000360
 is req : 1
 pc req : 000000000000035c
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  154
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=0070009b itype=2 is_muldiv=0 funct7=0 imm=0000000000000007
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 1700
IF ------
     pc : 0000000000000364
 is req : 1
 pc req : 0000000000000360
ID ------
  0000000000000358 : 0070009b
  itype : 000010
  imm   : 0000000000000007
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    7
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=02109093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000021
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 1701
IF ------
     pc : 0000000000000368
 is req : 1
 pc req : 0000000000000364
ID ------
  000000000000035c : 02109093
  itype : 000010
  imm   : 0000000000000021
EX -----
  0000000000000358 : 0070009b
  op1     : 0000000000000000
  op2     : 0000000000000007
  alu     : 0000000000000007
  rs1/rs2 : 0/7
  reg1/reg2 : 0000000000000000/000000000000008f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1702
IF ------
     pc : 000000000000036c
 is req : 1
 pc req : 0000000000000368
ID ------
  0000000000000360 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  000000000000035c : 02109093
  op1     : 0000000e00000000
  op2     : 0000000000000021
  alu     : 0000000000000000
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000e00000000/0000000e00000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000358 : 0070009b
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1703
IF ------
     pc : 0000000000000370
 is req : 1
 pc req : 000000000000036c
ID ------
  0000000000000360 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  000000000000035c : 02109093
  op1     : 0000000e00000000
  op2     : 0000000000000021
  alu     : 0000000000000000
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000e00000000/0000000e00000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000358 : 0070009b
  reg[ 1] <= 0000000000000007
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    7
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000000000007 du_dividend= 0000000000000007
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1704
IF ------
     pc : 0000000000000374
 is req : 1
 pc req : 0000000000000370
ID ------
  0000000000000360 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  000000000000035c : 02109093
  op1     : 0000000000000007
  op2     : 0000000000000021
  alu     : 0000000e00000000
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000000000007/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 1705
IF ------
     pc : 0000000000000378
 is req : 1
 pc req : 0000000000000374
ID ------
  0000000000000364 : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000360 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000035c : 02109093
	mem stall : 0
	mem rdata : 0000000000000213
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1706
IF ------
     pc : 000000000000037c
 is req : 1
 pc req : 0000000000000378
ID ------
  0000000000000368 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000364 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000360 : 00b0011b
	mem stall : 0
	mem rdata : fffffffffffffffe
WB ----
  000000000000035c : 02109093
  reg[ 1] <= 0000000e00000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1707
IF ------
     pc : 0000000000000380
 is req : 1
 pc req : 000000000000037c
ID ------
  0000000000000368 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000364 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000360 : 00b0011b
  reg[ 2] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1708
IF ------
     pc : 0000000000000384
 is req : 1
 pc req : 0000000000000380
ID ------
  0000000000000368 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000364 : 02011113
  op1     : 000000000000000b
  op2     : 0000000000000020
  alu     : 0000000b00000000
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                 1709
IF ------
     pc : 0000000000000388
 is req : 1
 pc req : 0000000000000384
ID ------
  000000000000036c : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000368 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000364 : 02011113
	mem stall : 0
	mem rdata : 0000000000001263
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1710
IF ------
     pc : 000000000000038c
 is req : 1
 pc req : 0000000000000388
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 000000000000000b
  alu     : 0000700000000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/000000000000000b
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
  0000000000000368 : 00000013
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000000364 : 02011113
  reg[ 2] <= 0000000b00000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1711
IF ------
     pc : 0000000000000390
 is req : 1
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
  0000000000000368 : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           0
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1712
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           1
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1713
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           2
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1714
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           3
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1715
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           4
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1716
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           5
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1717
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           6
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1718
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           7
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1719
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           8
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1720
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           9
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1721
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          10
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1722
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          11
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1723
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          12
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1724
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          13
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1725
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          14
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1726
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          15
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1727
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          16
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1728
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          17
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1729
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          18
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1730
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          19
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1731
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          20
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1732
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          21
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1733
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          22
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1734
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          23
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1735
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          24
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1736
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          25
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1737
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          26
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1738
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          27
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1739
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          28
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1740
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          29
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1741
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          30
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1742
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          31
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1743
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          32
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1744
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   258254417031933722624
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          33
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1745
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   774763251095801167872
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          34
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1746
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   774763251095801167872
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          35
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1747
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          36
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1748
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          37
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1749
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          38
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1750
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          39
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1751
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          40
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1752
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          41
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1753
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          42
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1754
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          43
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1755
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          44
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1756
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          45
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1757
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          46
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1758
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          47
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1759
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          48
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1760
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          49
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1761
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          50
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1762
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          51
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1763
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          52
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1764
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          53
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1765
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          54
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1766
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          55
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1767
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          56
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1768
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          57
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1769
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          58
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1770
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          59
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1771
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          60
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1772
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          61
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1773
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          62
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1774
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          63
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1775
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1776
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                  2840798587351270948864
mulunit_state 2
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1777
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1778
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000370 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000036c : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00200293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  4
compare = 0
check_start

#                 1779
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000374 : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  0000000000000370 : 00120213
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000001/0000000e00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000036c : 02209733
	mem stall : 0
	mem rdata : 0000000000000200
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=fe5210e3 itype=8 is_muldiv=0 funct7=127 imm=ffffffffffffffe0
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 1780
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000378 : fe5210e3
  itype : 001000
  imm   : ffffffffffffffe0
EX -----
  0000000000000374 : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000370 : 00120213
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  000000000000036c : 02209733
  reg[14] <= 000000000000009a
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 1781
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  000000000000037c : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000378 : fe5210e3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000374 : 00200293
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000000370 : 00120213
  reg[ 4] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    2
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000002 du_dividend= 0000000000000002
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 1782
IF ------
     pc : 0000000000000394
 is req : 1
 pc req : 0000000000000390
ID ------
  000000000000037c : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000378 : fe5210e3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000374 : 00200293
  reg[ 5] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    2
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000002 du_dividend= 0000000000000002
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 1783
IF ------
     pc : 0000000000000398
 is req : 1
 pc req : 0000000000000394
ID ------
  000000000000037c : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  0000000000000378 : fe5210e3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  154
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=28771263 itype=8 is_muldiv=0 funct7=20 imm=0000000000000284
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 1784
IF ------
     pc : 000000000000039c
 is req : 1
 pc req : 0000000000000398
ID ------
  0000000000000380 : 28771263
  itype : 001000
  imm   : 0000000000000284
EX -----
  000000000000037c : 09a00393
  op1     : 0000000000000000
  op2     : 000000000000009a
  alu     : 000000000000009a
  rs1/rs2 : 0/26
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000378 : fe5210e3
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                  154
mulunit_op2                  143
mulunit_add_count          64
op1 = 000000000000009a du_dividend= 000000000000009a
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=01000193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000010
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1785
IF ------
     pc : 00000000000003a0
 is req : 1
 pc req : 000000000000039c
ID ------
  0000000000000384 : 01000193
  itype : 000010
  imm   : 0000000000000010
EX -----
  0000000000000380 : 28771263
  op1     : 000000000000009a
  op2     : 000000000000008f
  alu     : 0000000000000129
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000000009a/000000000000008f
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  000000000000037c : 09a00393
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
  0000000000000378 : fe5210e3
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                  154
mulunit_op2                  143
mulunit_add_count          64
op1 = 000000000000009a du_dividend= 000000000000009a
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=01000193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000010
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1786
IF ------
     pc : 00000000000003a4
 is req : 1
 pc req : 00000000000003a0
ID ------
  0000000000000384 : 01000193
  itype : 000010
  imm   : 0000000000000010
EX -----
  0000000000000380 : 28771263
  op1     : 000000000000009a
  op2     : 000000000000008f
  alu     : 0000000000000129
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000000009a/000000000000008f
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  000000000000037c : 09a00393
  reg[ 7] <= 000000000000009a
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                  154
mulunit_op2                  154
mulunit_add_count          64
op1 = 000000000000009a du_dividend= 000000000000009a
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=01000193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000010
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1787
IF ------
     pc : 00000000000003a4
 is req : 0
 pc req : 00000000000003a0
ID ------
  0000000000000384 : 01000193
  itype : 000010
  imm   : 0000000000000010
EX -----
  0000000000000380 : 28771263
  op1     : 000000000000009a
  op2     : 000000000000009a
  alu     : 0000000000000134
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000000009a/000000000000009a
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   16
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000010 du_divisor= 0000000000000010
DECODE: inst=00000213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 1788
IF ------
     pc : 00000000000003a4
 is req : 0
 pc req : 00000000000003a0
ID ------
  0000000000000388 : 00000213
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000384 : 01000193
  op1     : 0000000000000000
  op2     : 0000000000000010
  alu     : 0000000000000010
  rs1/rs2 : 0/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000380 : 28771263
	mem stall : 0
	mem rdata : ffffffffffff9733
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00f0009b itype=2 is_muldiv=0 funct7=0 imm=000000000000000f
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1789
IF ------
     pc : 00000000000003a4
 is req : 0
 pc req : 00000000000003a0
ID ------
  000000000000038c : 00f0009b
  itype : 000010
  imm   : 000000000000000f
EX -----
  0000000000000388 : 00000213
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000384 : 01000193
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000000380 : 28771263
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   15
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000f du_divisor= 000000000000000f
DECODE: inst=02009093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000010 @pc=0000000000000384
check_start

#                 1790
IF ------
     pc : 00000000000003a4
 is req : 0
 pc req : 00000000000003a0
ID ------
  0000000000000390 : 02009093
  itype : 000010
  imm   : 0000000000000020
EX -----
  000000000000038c : 00f0009b
  op1     : 0000000000000000
  op2     : 000000000000000f
  alu     : 000000000000000f
  rs1/rs2 : 0/15
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000388 : 00000213
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000000384 : 01000193
  reg[ 3] <= 0000000000000010
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1791
IF ------
     pc : 00000000000003a8
 is req : 1
 pc req : 00000000000003a4
ID ------
  0000000000000394 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000390 : 02009093
  op1     : 0000000e00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000e00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000038c : 00f0009b
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
  0000000000000388 : 00000213
  reg[ 4] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1792
IF ------
     pc : 00000000000003ac
 is req : 1
 pc req : 00000000000003a8
ID ------
  0000000000000394 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000390 : 02009093
  op1     : 0000000e00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000e00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000038c : 00f0009b
  reg[ 1] <= 000000000000000f
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                   15
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000f du_dividend= 000000000000000f
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1793
IF ------
     pc : 00000000000003b0
 is req : 1
 pc req : 00000000000003ac
ID ------
  0000000000000394 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000390 : 02009093
  op1     : 000000000000000f
  op2     : 0000000000000020
  alu     : 0000000f00000000
  rs1/rs2 : 1/0
  reg1/reg2 : 000000000000000f/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 1794
IF ------
     pc : 00000000000003b4
 is req : 1
 pc req : 00000000000003b0
ID ------
  0000000000000398 : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000394 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000390 : 02009093
	mem stall : 0
	mem rdata : 0000000000001ee3
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1795
IF ------
     pc : 00000000000003b8
 is req : 1
 pc req : 00000000000003b4
ID ------
  000000000000039c : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000398 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000394 : 00b0011b
	mem stall : 0
	mem rdata : fffffffffffffffc
WB ----
  0000000000000390 : 02009093
  reg[ 1] <= 0000000f00000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1796
IF ------
     pc : 00000000000003bc
 is req : 1
 pc req : 00000000000003b8
ID ------
  000000000000039c : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000398 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000394 : 00b0011b
  reg[ 2] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1797
IF ------
     pc : 00000000000003bc
 is req : 0
 pc req : 00000000000003b8
ID ------
  000000000000039c : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000398 : 02011113
  op1     : 000000000000000b
  op2     : 0000000000000020
  alu     : 0000000b00000000
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                 1798
IF ------
     pc : 00000000000003bc
 is req : 0
 pc req : 00000000000003b8
ID ------
  00000000000003a0 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000039c : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000398 : 02011113
	mem stall : 0
	mem rdata : 0000000000001663
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 1799
IF ------
     pc : 00000000000003bc
 is req : 0
 pc req : 00000000000003b8
ID ------
  00000000000003a4 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000003a0 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000039c : 00000013
	mem stall : 0
	mem rdata : 0000000000000063
WB ----
  0000000000000398 : 02011113
  reg[ 2] <= 0000000b00000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 1800
IF ------
     pc : 00000000000003bc
 is req : 0
 pc req : 00000000000003b8
ID ------
  00000000000003a4 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000003a0 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000039c : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 1801
IF ------
     pc : 00000000000003bc
 is req : 0
 pc req : 00000000000003b8
ID ------
  00000000000003a4 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000003a0 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1802
IF ------
     pc : 00000000000003bc
 is req : 0
 pc req : 00000000000003b8
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
  00000000000003a0 : 00000013
	mem stall : 0
	mem rdata : 0000000000000063
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           0
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1803
IF ------
     pc : 00000000000003c0
 is req : 1
 pc req : 00000000000003bc
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
  00000000000003a0 : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           1
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1804
IF ------
     pc : 00000000000003c4
 is req : 1
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           2
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1805
IF ------
     pc : 00000000000003c8
 is req : 1
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           3
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1806
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           4
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1807
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           5
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1808
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           6
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1809
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           7
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1810
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           8
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1811
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           9
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1812
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          10
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1813
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          11
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1814
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          12
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1815
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          13
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1816
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          14
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1817
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          15
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1818
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          16
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1819
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          17
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1820
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          18
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1821
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          19
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1822
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          20
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1823
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          21
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1824
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          22
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1825
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          23
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1826
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          24
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1827
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          25
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1828
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          26
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1829
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          27
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1830
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          28
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1831
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          29
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1832
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          30
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1833
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          31
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1834
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          32
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1835
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   276701161105643274240
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          33
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1836
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   830103483316929822720
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          34
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1837
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   830103483316929822720
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          35
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1838
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          36
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1839
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          37
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1840
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          38
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1841
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          39
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1842
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          40
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1843
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          41
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1844
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          42
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1845
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          43
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1846
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          44
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1847
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          45
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1848
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          46
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1849
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          47
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1850
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          48
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1851
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          49
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1852
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          50
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1853
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          51
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1854
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          52
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1855
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          53
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1856
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          54
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1857
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          55
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1858
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          56
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1859
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          57
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1860
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          58
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1861
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          59
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1862
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          60
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1863
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          61
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1864
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          62
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1865
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          63
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1866
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1867
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                  3043712772162076016640
mulunit_state 2
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1868
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1869
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00200293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  4
compare = 0
check_start

#                 1870
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003ac : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  00000000000003a8 : 00120213
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000000/0000000f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003a4 : 02209733
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=fc521ee3 itype=8 is_muldiv=0 funct7=126 imm=ffffffffffffffdc
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 1871
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003b0 : fc521ee3
  itype : 001000
  imm   : ffffffffffffffdc
EX -----
  00000000000003ac : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003a8 : 00120213
	mem stall : 0
	mem rdata : ffffffffffffff90
WB ----
  00000000000003a4 : 02209733
  reg[14] <= 00000000000000a5
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 1872
IF ------
     pc : 00000000000003c8
 is req : 0
 pc req : 00000000000003c4
ID ------
  00000000000003b4 : 0a500393
  itype : 000010
  imm   : 00000000000000a5
EX -----
  00000000000003b0 : fc521ee3
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000003ac : 00200293
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000003a8 : 00120213
  reg[ 4] <= 0000000000000001
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 1873
IF ------
     pc : 00000000000003cc
 is req : 1
 pc req : 00000000000003c8
ID ------
  00000000000003b4 : 0a500393
  itype : 000010
  imm   : 00000000000000a5
EX -----
  00000000000003b0 : fc521ee3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000003ac : 00200293
  reg[ 5] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 1874
IF ------
     pc : 00000000000003d0
 is req : 1
 pc req : 00000000000003cc
ID ------
  00000000000003b4 : 0a500393
  itype : 000010
  imm   : 00000000000000a5
EX -----
  00000000000003b0 : fc521ee3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  165
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=24771663 itype=8 is_muldiv=0 funct7=18 imm=000000000000024c
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 1875
IF ------
     pc : 00000000000003d4
 is req : 1
 pc req : 00000000000003d0
ID ------
  00000000000003b8 : 24771663
  itype : 001000
  imm   : 000000000000024c
EX -----
  00000000000003b4 : 0a500393
  op1     : 0000000000000000
  op2     : 00000000000000a5
  alu     : 00000000000000a5
  rs1/rs2 : 0/5
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003b0 : fc521ee3
	mem stall : 0
	mem rdata : 0000000000000000
 JUMP TO : 000000000000038c
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  165
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=24771663 itype=8 is_muldiv=0 funct7=18 imm=000000000000024c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 1876
IF ------
     pc : 000000000000038c
 is req : 0
 pc req : 00000000000003d0
ID ------
EX -----
MEM -----
WB ----
  00000000000003b0 : fc521ee3
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  165
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=24771663 itype=8 is_muldiv=0 funct7=18 imm=000000000000024c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 1877
IF ------
     pc : 0000000000000390
 is req : 1
 pc req : 000000000000038c
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  165
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=24771663 itype=8 is_muldiv=0 funct7=18 imm=000000000000024c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 1878
IF ------
     pc : 0000000000000394
 is req : 1
 pc req : 0000000000000390
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  165
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=00f0009b itype=2 is_muldiv=0 funct7=0 imm=000000000000000f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 1879
IF ------
     pc : 0000000000000398
 is req : 1
 pc req : 0000000000000394
ID ------
  000000000000038c : 00f0009b
  itype : 000010
  imm   : 000000000000000f
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   15
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000f du_divisor= 000000000000000f
DECODE: inst=02009093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 1880
IF ------
     pc : 000000000000039c
 is req : 1
 pc req : 0000000000000398
ID ------
  0000000000000390 : 02009093
  itype : 000010
  imm   : 0000000000000020
EX -----
  000000000000038c : 00f0009b
  op1     : 0000000000000000
  op2     : 000000000000000f
  alu     : 000000000000000f
  rs1/rs2 : 0/15
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=29
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1881
IF ------
     pc : 00000000000003a0
 is req : 1
 pc req : 000000000000039c
ID ------
  0000000000000394 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000390 : 02009093
  op1     : 0000000f00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000f00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=29
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000038c : 00f0009b
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1882
IF ------
     pc : 00000000000003a4
 is req : 1
 pc req : 00000000000003a0
ID ------
  0000000000000394 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000390 : 02009093
  op1     : 0000000f00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000f00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000038c : 00f0009b
  reg[ 1] <= 000000000000000f
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                   15
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000f du_dividend= 000000000000000f
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1883
IF ------
     pc : 00000000000003a8
 is req : 1
 pc req : 00000000000003a4
ID ------
  0000000000000394 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000390 : 02009093
  op1     : 000000000000000f
  op2     : 0000000000000020
  alu     : 0000000f00000000
  rs1/rs2 : 1/0
  reg1/reg2 : 000000000000000f/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 1884
IF ------
     pc : 00000000000003ac
 is req : 1
 pc req : 00000000000003a8
ID ------
  0000000000000398 : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000394 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000390 : 02009093
	mem stall : 0
	mem rdata : 0000000000000213
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1885
IF ------
     pc : 00000000000003b0
 is req : 1
 pc req : 00000000000003ac
ID ------
  000000000000039c : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000398 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000394 : 00b0011b
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000000390 : 02009093
  reg[ 1] <= 0000000f00000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1886
IF ------
     pc : 00000000000003b4
 is req : 1
 pc req : 00000000000003b0
ID ------
  000000000000039c : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000398 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000394 : 00b0011b
  reg[ 2] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1887
IF ------
     pc : 00000000000003b8
 is req : 1
 pc req : 00000000000003b4
ID ------
  000000000000039c : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000398 : 02011113
  op1     : 000000000000000b
  op2     : 0000000000000020
  alu     : 0000000b00000000
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                 1888
IF ------
     pc : 00000000000003bc
 is req : 1
 pc req : 00000000000003b8
ID ------
  00000000000003a0 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000039c : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000398 : 02011113
	mem stall : 0
	mem rdata : 0000000000001663
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 1889
IF ------
     pc : 00000000000003c0
 is req : 1
 pc req : 00000000000003bc
ID ------
  00000000000003a4 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000003a0 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000039c : 00000013
	mem stall : 0
	mem rdata : 0000000000000063
WB ----
  0000000000000398 : 02011113
  reg[ 2] <= 0000000b00000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 1890
IF ------
     pc : 00000000000003c4
 is req : 1
 pc req : 00000000000003c0
ID ------
  00000000000003a4 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000003a0 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000039c : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 1891
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a4 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000003a0 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1892
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
  00000000000003a0 : 00000013
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           0
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1893
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
  00000000000003a0 : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           1
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1894
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           2
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1895
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           3
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1896
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           4
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1897
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           5
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1898
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           6
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1899
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           7
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1900
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           8
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1901
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           9
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1902
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          10
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1903
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          11
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1904
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          12
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1905
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          13
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1906
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          14
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1907
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          15
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1908
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          16
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1909
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          17
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1910
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          18
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1911
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          19
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1912
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          20
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1913
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          21
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1914
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          22
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1915
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          23
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1916
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          24
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1917
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          25
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1918
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          26
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1919
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          27
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1920
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          28
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1921
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          29
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1922
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          30
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1923
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          31
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1924
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          32
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1925
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   276701161105643274240
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          33
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1926
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   830103483316929822720
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          34
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1927
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   830103483316929822720
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          35
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1928
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          36
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1929
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          37
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1930
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          38
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1931
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          39
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1932
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          40
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1933
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          41
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1934
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          42
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1935
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          43
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1936
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          44
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1937
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          45
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1938
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          46
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1939
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          47
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1940
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          48
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1941
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          49
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1942
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          50
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1943
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          51
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1944
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          52
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1945
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          53
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1946
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          54
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1947
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          55
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1948
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          56
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1949
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          57
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1950
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          58
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1951
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          59
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1952
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          60
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1953
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          61
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1954
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          62
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1955
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          63
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1956
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1957
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                  3043712772162076016640
mulunit_state 2
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1958
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 1959
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003a8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003a4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00200293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  4
compare = 0
check_start

#                 1960
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003ac : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  00000000000003a8 : 00120213
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000001/0000000f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003a4 : 02209733
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=fc521ee3 itype=8 is_muldiv=0 funct7=126 imm=ffffffffffffffdc
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 1961
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003b0 : fc521ee3
  itype : 001000
  imm   : ffffffffffffffdc
EX -----
  00000000000003ac : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003a8 : 00120213
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000003a4 : 02209733
  reg[14] <= 00000000000000a5
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 1962
IF ------
     pc : 00000000000003c8
 is req : 1
 pc req : 00000000000003c4
ID ------
  00000000000003b4 : 0a500393
  itype : 000010
  imm   : 00000000000000a5
EX -----
  00000000000003b0 : fc521ee3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000003ac : 00200293
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000003a8 : 00120213
  reg[ 4] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    2
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000002 du_dividend= 0000000000000002
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 1963
IF ------
     pc : 00000000000003cc
 is req : 1
 pc req : 00000000000003c8
ID ------
  00000000000003b4 : 0a500393
  itype : 000010
  imm   : 00000000000000a5
EX -----
  00000000000003b0 : fc521ee3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  00000000000003ac : 00200293
  reg[ 5] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    2
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000002 du_dividend= 0000000000000002
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 1964
IF ------
     pc : 00000000000003d0
 is req : 1
 pc req : 00000000000003cc
ID ------
  00000000000003b4 : 0a500393
  itype : 000010
  imm   : 00000000000000a5
EX -----
  00000000000003b0 : fc521ee3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  165
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=24771663 itype=8 is_muldiv=0 funct7=18 imm=000000000000024c
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 1965
IF ------
     pc : 00000000000003d4
 is req : 1
 pc req : 00000000000003d0
ID ------
  00000000000003b8 : 24771663
  itype : 001000
  imm   : 000000000000024c
EX -----
  00000000000003b4 : 0a500393
  op1     : 0000000000000000
  op2     : 00000000000000a5
  alu     : 00000000000000a5
  rs1/rs2 : 0/5
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003b0 : fc521ee3
	mem stall : 0
	mem rdata : 0000000000001113
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                  165
mulunit_op2                  154
mulunit_add_count          64
op1 = 00000000000000a5 du_dividend= 00000000000000a5
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=01100193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000011
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1966
IF ------
     pc : 00000000000003d8
 is req : 1
 pc req : 00000000000003d4
ID ------
  00000000000003bc : 01100193
  itype : 000010
  imm   : 0000000000000011
EX -----
  00000000000003b8 : 24771663
  op1     : 00000000000000a5
  op2     : 000000000000009a
  alu     : 000000000000013f
  rs1/rs2 : 14/7
  reg1/reg2 : 00000000000000a5/000000000000009a
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=29
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000003b4 : 0a500393
	mem stall : 0
	mem rdata : 0000000000000011
WB ----
  00000000000003b0 : fc521ee3
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                  165
mulunit_op2                  154
mulunit_add_count          64
op1 = 00000000000000a5 du_dividend= 00000000000000a5
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=01100193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000011
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1967
IF ------
     pc : 00000000000003dc
 is req : 1
 pc req : 00000000000003d8
ID ------
  00000000000003bc : 01100193
  itype : 000010
  imm   : 0000000000000011
EX -----
  00000000000003b8 : 24771663
  op1     : 00000000000000a5
  op2     : 000000000000009a
  alu     : 000000000000013f
  rs1/rs2 : 14/7
  reg1/reg2 : 00000000000000a5/000000000000009a
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000003b4 : 0a500393
  reg[ 7] <= 00000000000000a5
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                  165
mulunit_op2                  165
mulunit_add_count          64
op1 = 00000000000000a5 du_dividend= 00000000000000a5
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=01100193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000011
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1968
IF ------
     pc : 00000000000003dc
 is req : 0
 pc req : 00000000000003d8
ID ------
  00000000000003bc : 01100193
  itype : 000010
  imm   : 0000000000000011
EX -----
  00000000000003b8 : 24771663
  op1     : 00000000000000a5
  op2     : 00000000000000a5
  alu     : 000000000000014a
  rs1/rs2 : 14/7
  reg1/reg2 : 00000000000000a5/00000000000000a5
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   17
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000011 du_divisor= 0000000000000011
DECODE: inst=00000213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  0
compare = 0
check_start

#                 1969
IF ------
     pc : 00000000000003dc
 is req : 0
 pc req : 00000000000003d8
ID ------
  00000000000003c0 : 00000213
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003bc : 01100193
  op1     : 0000000000000000
  op2     : 0000000000000011
  alu     : 0000000000000011
  rs1/rs2 : 0/17
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003b8 : 24771663
	mem stall : 0
	mem rdata : 0000000000000220
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00d0009b itype=2 is_muldiv=0 funct7=0 imm=000000000000000d
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1970
IF ------
     pc : 00000000000003dc
 is req : 0
 pc req : 00000000000003d8
ID ------
  00000000000003c4 : 00d0009b
  itype : 000010
  imm   : 000000000000000d
EX -----
  00000000000003c0 : 00000213
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003bc : 01100193
	mem stall : 0
	mem rdata : ffffffffffffff97
WB ----
  00000000000003b8 : 24771663
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   13
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000d du_divisor= 000000000000000d
DECODE: inst=02009093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000011 @pc=00000000000003bc
check_start

#                 1971
IF ------
     pc : 00000000000003dc
 is req : 0
 pc req : 00000000000003d8
ID ------
  00000000000003c8 : 02009093
  itype : 000010
  imm   : 0000000000000020
EX -----
  00000000000003c4 : 00d0009b
  op1     : 0000000000000000
  op2     : 000000000000000d
  alu     : 000000000000000d
  rs1/rs2 : 0/13
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003c0 : 00000213
	mem stall : 0
	mem rdata : 0000000000000033
WB ----
  00000000000003bc : 01100193
  reg[ 3] <= 0000000000000011
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1972
IF ------
     pc : 00000000000003e0
 is req : 1
 pc req : 00000000000003dc
ID ------
  00000000000003cc : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003c8 : 02009093
  op1     : 0000000f00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000f00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000003c4 : 00d0009b
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
  00000000000003c0 : 00000213
  reg[ 4] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1973
IF ------
     pc : 00000000000003e4
 is req : 1
 pc req : 00000000000003e0
ID ------
  00000000000003cc : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003c8 : 02009093
  op1     : 0000000f00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000f00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000003c4 : 00d0009b
  reg[ 1] <= 000000000000000d
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                   13
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000d du_dividend= 000000000000000d
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1974
IF ------
     pc : 00000000000003e8
 is req : 1
 pc req : 00000000000003e4
ID ------
  00000000000003cc : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003c8 : 02009093
  op1     : 000000000000000d
  op2     : 0000000000000020
  alu     : 0000000d00000000
  rs1/rs2 : 1/0
  reg1/reg2 : 000000000000000d/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 1975
IF ------
     pc : 00000000000003ec
 is req : 1
 pc req : 00000000000003e8
ID ------
  00000000000003d0 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  00000000000003cc : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003c8 : 02009093
	mem stall : 0
	mem rdata : 0000000000000393
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 1976
IF ------
     pc : 00000000000003f0
 is req : 1
 pc req : 00000000000003ec
ID ------
  00000000000003d4 : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  00000000000003d0 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000003cc : 00000013
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000003c8 : 02009093
  reg[ 1] <= 0000000d00000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 1977
IF ------
     pc : 00000000000003f4
 is req : 1
 pc req : 00000000000003f0
ID ------
  00000000000003d4 : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  00000000000003d0 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000003cc : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 1978
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003d4 : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  00000000000003d0 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1979
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003d8 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000003d4 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000003d0 : 00b0011b
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1980
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003d8 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000003d4 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000003d0 : 00b0011b
  reg[ 2] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1981
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003d8 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000003d4 : 02011113
  op1     : 000000000000000b
  op2     : 0000000000000020
  alu     : 0000000b00000000
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1982
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 000000000000000b
  alu     : 0000680000000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/000000000000000b
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
  00000000000003d4 : 02011113
	mem stall : 0
	mem rdata : 0000000000000193
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1983
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 000000000000000b
  alu     : 0000680000000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/000000000000000b
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
  00000000000003d4 : 02011113
  reg[ 2] <= 0000000b00000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1984
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           0
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1985
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           1
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1986
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           2
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1987
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           3
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1988
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           4
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1989
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           5
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1990
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           6
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1991
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           7
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1992
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           8
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1993
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           9
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1994
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          10
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1995
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          11
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1996
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          12
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1997
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          13
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1998
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          14
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 1999
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          15
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2000
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          16
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2001
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          17
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2002
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          18
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2003
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          19
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2004
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          20
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2005
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          21
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2006
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          22
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2007
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          23
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2008
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          24
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2009
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          25
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2010
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          26
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2011
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          27
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2012
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          28
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2013
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          29
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2014
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          30
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2015
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          31
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2016
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          32
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2017
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   239807672958224171008
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          33
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2018
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   719423018874672513024
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          34
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2019
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   719423018874672513024
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          35
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2020
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          36
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2021
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          37
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2022
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          38
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2023
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          39
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2024
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          40
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2025
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          41
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2026
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          42
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2027
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          43
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2028
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          44
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2029
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          45
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2030
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          46
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2031
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          47
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2032
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          48
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2033
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          49
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2034
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          50
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2035
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          51
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2036
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          52
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2037
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          53
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2038
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          54
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2039
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          55
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2040
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          56
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2041
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          57
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2042
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          58
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2043
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          59
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2044
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          60
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2045
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          61
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2046
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          62
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2047
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          63
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2048
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2049
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                  2637884402540465881088
mulunit_state 2
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2050
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2051
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00200293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  4
compare = 0
check_start

#                 2052
IF ------
     pc : 00000000000003f4
 is req : 0
 pc req : 00000000000003f0
ID ------
  00000000000003e0 : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  00000000000003dc : 00120213
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003d8 : 02209733
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=fe5210e3 itype=8 is_muldiv=0 funct7=127 imm=ffffffffffffffe0
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 2053
IF ------
     pc : 00000000000003f8
 is req : 1
 pc req : 00000000000003f4
ID ------
  00000000000003e4 : fe5210e3
  itype : 001000
  imm   : ffffffffffffffe0
EX -----
  00000000000003e0 : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003dc : 00120213
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
  00000000000003d8 : 02209733
  reg[14] <= 000000000000008f
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 2054
IF ------
     pc : 00000000000003fc
 is req : 1
 pc req : 00000000000003f8
ID ------
  00000000000003e8 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  00000000000003e4 : fe5210e3
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000003e0 : 00200293
	mem stall : 0
	mem rdata : 0000000000000070
WB ----
  00000000000003dc : 00120213
  reg[ 4] <= 0000000000000001
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 2055
IF ------
     pc : 0000000000000400
 is req : 1
 pc req : 00000000000003fc
ID ------
  00000000000003e8 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  00000000000003e4 : fe5210e3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000003e0 : 00200293
  reg[ 5] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 2056
IF ------
     pc : 0000000000000404
 is req : 1
 pc req : 0000000000000400
ID ------
  00000000000003e8 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  00000000000003e4 : fe5210e3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  143
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=20771c63 itype=8 is_muldiv=0 funct7=16 imm=0000000000000218
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 2057
IF ------
     pc : 0000000000000408
 is req : 1
 pc req : 0000000000000404
ID ------
  00000000000003ec : 20771c63
  itype : 001000
  imm   : 0000000000000218
EX -----
  00000000000003e8 : 08f00393
  op1     : 0000000000000000
  op2     : 000000000000008f
  alu     : 000000000000008f
  rs1/rs2 : 0/15
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003e4 : fe5210e3
	mem stall : 0
	mem rdata : 0000000000000000
 JUMP TO : 00000000000003c4
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  143
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=20771c63 itype=8 is_muldiv=0 funct7=16 imm=0000000000000218
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 2058
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 0000000000000404
ID ------
EX -----
MEM -----
WB ----
  00000000000003e4 : fe5210e3
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  143
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=20771c63 itype=8 is_muldiv=0 funct7=16 imm=0000000000000218
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 2059
IF ------
     pc : 00000000000003c8
 is req : 1
 pc req : 00000000000003c4
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  143
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=20771c63 itype=8 is_muldiv=0 funct7=16 imm=0000000000000218
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 2060
IF ------
     pc : 00000000000003cc
 is req : 1
 pc req : 00000000000003c8
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  143
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=00d0009b itype=2 is_muldiv=0 funct7=0 imm=000000000000000d
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 2061
IF ------
     pc : 00000000000003d0
 is req : 1
 pc req : 00000000000003cc
ID ------
  00000000000003c4 : 00d0009b
  itype : 000010
  imm   : 000000000000000d
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   13
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000d du_divisor= 000000000000000d
DECODE: inst=02009093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 2062
IF ------
     pc : 00000000000003d4
 is req : 1
 pc req : 00000000000003d0
ID ------
  00000000000003c8 : 02009093
  itype : 000010
  imm   : 0000000000000020
EX -----
  00000000000003c4 : 00d0009b
  op1     : 0000000000000000
  op2     : 000000000000000d
  alu     : 000000000000000d
  rs1/rs2 : 0/13
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2063
IF ------
     pc : 00000000000003d8
 is req : 1
 pc req : 00000000000003d4
ID ------
  00000000000003cc : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003c8 : 02009093
  op1     : 0000000d00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000d00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000003c4 : 00d0009b
	mem stall : 0
	mem rdata : 0000000000000011
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2064
IF ------
     pc : 00000000000003dc
 is req : 1
 pc req : 00000000000003d8
ID ------
  00000000000003cc : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003c8 : 02009093
  op1     : 0000000d00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000d00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000003c4 : 00d0009b
  reg[ 1] <= 000000000000000d
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                   13
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000d du_dividend= 000000000000000d
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2065
IF ------
     pc : 00000000000003e0
 is req : 1
 pc req : 00000000000003dc
ID ------
  00000000000003cc : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003c8 : 02009093
  op1     : 000000000000000d
  op2     : 0000000000000020
  alu     : 0000000d00000000
  rs1/rs2 : 1/0
  reg1/reg2 : 000000000000000d/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 2066
IF ------
     pc : 00000000000003e4
 is req : 1
 pc req : 00000000000003e0
ID ------
  00000000000003d0 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  00000000000003cc : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003c8 : 02009093
	mem stall : 0
	mem rdata : 0000000000000293
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 2067
IF ------
     pc : 00000000000003e8
 is req : 1
 pc req : 00000000000003e4
ID ------
  00000000000003d4 : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  00000000000003d0 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000003cc : 00000013
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000003c8 : 02009093
  reg[ 1] <= 0000000d00000000
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 2068
IF ------
     pc : 00000000000003ec
 is req : 1
 pc req : 00000000000003e8
ID ------
  00000000000003d4 : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  00000000000003d0 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000003cc : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 2069
IF ------
     pc : 00000000000003f0
 is req : 1
 pc req : 00000000000003ec
ID ------
  00000000000003d4 : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  00000000000003d0 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 2070
IF ------
     pc : 00000000000003f4
 is req : 1
 pc req : 00000000000003f0
ID ------
  00000000000003d8 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000003d4 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000003d0 : 00b0011b
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 2071
IF ------
     pc : 00000000000003f8
 is req : 1
 pc req : 00000000000003f4
ID ------
  00000000000003d8 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000003d4 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000003d0 : 00b0011b
  reg[ 2] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 2072
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003d8 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000003d4 : 02011113
  op1     : 000000000000000b
  op2     : 0000000000000020
  alu     : 0000000b00000000
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2073
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 000000000000000b
  alu     : 0000680000000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/000000000000000b
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
  00000000000003d4 : 02011113
	mem stall : 0
	mem rdata : 000000000000009b
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2074
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 000000000000000b
  alu     : 0000680000000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/000000000000000b
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
  00000000000003d4 : 02011113
  reg[ 2] <= 0000000b00000000
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2075
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           0
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2076
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           1
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2077
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           2
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2078
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           3
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2079
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           4
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2080
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           5
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2081
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           6
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2082
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           7
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2083
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           8
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2084
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           9
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2085
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          10
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2086
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          11
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2087
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          12
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2088
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          13
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2089
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          14
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2090
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          15
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2091
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          16
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2092
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          17
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2093
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          18
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2094
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          19
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2095
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          20
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2096
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          21
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2097
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          22
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2098
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          23
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2099
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          24
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2100
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          25
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2101
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          26
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2102
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          27
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2103
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          28
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2104
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          29
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2105
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          30
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2106
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          31
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2107
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          32
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2108
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   239807672958224171008
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          33
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2109
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   719423018874672513024
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          34
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2110
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   719423018874672513024
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          35
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2111
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          36
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2112
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          37
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2113
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          38
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2114
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          39
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2115
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          40
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2116
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          41
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2117
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          42
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2118
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          43
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2119
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          44
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2120
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          45
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2121
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          46
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2122
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          47
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2123
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          48
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2124
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          49
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2125
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          50
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2126
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          51
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2127
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          52
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2128
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          53
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2129
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          54
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2130
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          55
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2131
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          56
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2132
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          57
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2133
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          58
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2134
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          59
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2135
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          60
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2136
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          61
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2137
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          62
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2138
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          63
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2139
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2140
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                  2637884402540465881088
mulunit_state 2
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2141
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2142
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003dc : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003d8 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00200293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  4
compare = 0
check_start

#                 2143
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003e0 : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  00000000000003dc : 00120213
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000001/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003d8 : 02209733
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=fe5210e3 itype=8 is_muldiv=0 funct7=127 imm=ffffffffffffffe0
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 2144
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 00000000000003f4
ID ------
  00000000000003e4 : fe5210e3
  itype : 001000
  imm   : ffffffffffffffe0
EX -----
  00000000000003e0 : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003dc : 00120213
	mem stall : 0
	mem rdata : 0000000000000070
WB ----
  00000000000003d8 : 02209733
  reg[14] <= 000000000000008f
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 2145
IF ------
     pc : 00000000000003fc
 is req : 1
 pc req : 00000000000003f8
ID ------
  00000000000003e8 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  00000000000003e4 : fe5210e3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000003e0 : 00200293
	mem stall : 0
	mem rdata : 0000000000000070
WB ----
  00000000000003dc : 00120213
  reg[ 4] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    2
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000002 du_dividend= 0000000000000002
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 2146
IF ------
     pc : 0000000000000400
 is req : 1
 pc req : 00000000000003fc
ID ------
  00000000000003e8 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  00000000000003e4 : fe5210e3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  00000000000003e0 : 00200293
  reg[ 5] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    2
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000002 du_dividend= 0000000000000002
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 2147
IF ------
     pc : 0000000000000404
 is req : 1
 pc req : 0000000000000400
ID ------
  00000000000003e8 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  00000000000003e4 : fe5210e3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  143
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=20771c63 itype=8 is_muldiv=0 funct7=16 imm=0000000000000218
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 2148
IF ------
     pc : 0000000000000408
 is req : 1
 pc req : 0000000000000404
ID ------
  00000000000003ec : 20771c63
  itype : 001000
  imm   : 0000000000000218
EX -----
  00000000000003e8 : 08f00393
  op1     : 0000000000000000
  op2     : 000000000000008f
  alu     : 000000000000008f
  rs1/rs2 : 0/15
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003e4 : fe5210e3
	mem stall : 0
	mem rdata : 000000000000011b
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                  143
mulunit_op2                  165
mulunit_add_count          64
op1 = 000000000000008f du_dividend= 000000000000008f
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=01200193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000012
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 2149
IF ------
     pc : 000000000000040c
 is req : 1
 pc req : 0000000000000408
ID ------
  00000000000003f0 : 01200193
  itype : 000010
  imm   : 0000000000000012
EX -----
  00000000000003ec : 20771c63
  op1     : 000000000000008f
  op2     : 00000000000000a5
  alu     : 0000000000000134
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000000008f/00000000000000a5
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000003e8 : 08f00393
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000003e4 : fe5210e3
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                  143
mulunit_op2                  165
mulunit_add_count          64
op1 = 000000000000008f du_dividend= 000000000000008f
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=01200193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000012
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 2150
IF ------
     pc : 0000000000000410
 is req : 1
 pc req : 000000000000040c
ID ------
  00000000000003f0 : 01200193
  itype : 000010
  imm   : 0000000000000012
EX -----
  00000000000003ec : 20771c63
  op1     : 000000000000008f
  op2     : 00000000000000a5
  alu     : 0000000000000134
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000000008f/00000000000000a5
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000003e8 : 08f00393
  reg[ 7] <= 000000000000008f
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                  143
mulunit_op2                  143
mulunit_add_count          64
op1 = 000000000000008f du_dividend= 000000000000008f
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=01200193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000012
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 2151
IF ------
     pc : 0000000000000410
 is req : 0
 pc req : 000000000000040c
ID ------
  00000000000003f0 : 01200193
  itype : 000010
  imm   : 0000000000000012
EX -----
  00000000000003ec : 20771c63
  op1     : 000000000000008f
  op2     : 000000000000008f
  alu     : 000000000000011e
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000000008f/000000000000008f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   18
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000012 du_divisor= 0000000000000012
DECODE: inst=00000213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                 2152
IF ------
     pc : 0000000000000410
 is req : 0
 pc req : 000000000000040c
ID ------
  00000000000003f4 : 00000213
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003f0 : 01200193
  op1     : 0000000000000000
  op2     : 0000000000000012
  alu     : 0000000000000012
  rs1/rs2 : 0/18
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003ec : 20771c63
	mem stall : 0
	mem rdata : 0000000000000012
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0070009b itype=2 is_muldiv=0 funct7=0 imm=0000000000000007
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 2153
IF ------
     pc : 0000000000000410
 is req : 0
 pc req : 000000000000040c
ID ------
  00000000000003f8 : 0070009b
  itype : 000010
  imm   : 0000000000000007
EX -----
  00000000000003f4 : 00000213
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=24
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003f0 : 01200193
	mem stall : 0
	mem rdata : 0000000000000020
WB ----
  00000000000003ec : 20771c63
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    7
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=02109093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000021
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000012 @pc=00000000000003f0
check_start

#                 2154
IF ------
     pc : 0000000000000410
 is req : 0
 pc req : 000000000000040c
ID ------
  00000000000003fc : 02109093
  itype : 000010
  imm   : 0000000000000021
EX -----
  00000000000003f8 : 0070009b
  op1     : 0000000000000000
  op2     : 0000000000000007
  alu     : 0000000000000007
  rs1/rs2 : 0/7
  reg1/reg2 : 0000000000000000/000000000000008f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003f4 : 00000213
	mem stall : 0
	mem rdata : 0000000000000033
WB ----
  00000000000003f0 : 01200193
  reg[ 3] <= 0000000000000012
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2155
IF ------
     pc : 0000000000000414
 is req : 1
 pc req : 0000000000000410
ID ------
  0000000000000400 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003fc : 02109093
  op1     : 0000000d00000000
  op2     : 0000000000000021
  alu     : 0000000000000000
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000003f8 : 0070009b
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000003f4 : 00000213
  reg[ 4] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2156
IF ------
     pc : 0000000000000418
 is req : 1
 pc req : 0000000000000414
ID ------
  0000000000000400 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003fc : 02109093
  op1     : 0000000d00000000
  op2     : 0000000000000021
  alu     : 0000000000000000
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000003f8 : 0070009b
  reg[ 1] <= 0000000000000007
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    7
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000000000007 du_dividend= 0000000000000007
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2157
IF ------
     pc : 000000000000041c
 is req : 1
 pc req : 0000000000000418
ID ------
  0000000000000400 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003fc : 02109093
  op1     : 0000000000000007
  op2     : 0000000000000021
  alu     : 0000000e00000000
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000000000007/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 2158
IF ------
     pc : 0000000000000420
 is req : 1
 pc req : 000000000000041c
ID ------
  0000000000000404 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000400 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003fc : 02109093
	mem stall : 0
	mem rdata : 0000000000000293
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 2159
IF ------
     pc : 0000000000000424
 is req : 1
 pc req : 0000000000000420
ID ------
  0000000000000408 : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000404 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000400 : 00000013
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000003fc : 02109093
  reg[ 1] <= 0000000e00000000
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 2160
IF ------
     pc : 0000000000000428
 is req : 1
 pc req : 0000000000000424
ID ------
  0000000000000408 : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000404 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000400 : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 2161
IF ------
     pc : 0000000000000428
 is req : 0
 pc req : 0000000000000424
ID ------
  0000000000000408 : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000404 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 2162
IF ------
     pc : 0000000000000428
 is req : 0
 pc req : 0000000000000424
ID ------
  000000000000040c : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000408 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000404 : 00b0011b
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 2163
IF ------
     pc : 0000000000000428
 is req : 0
 pc req : 0000000000000424
ID ------
  000000000000040c : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000408 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000404 : 00b0011b
  reg[ 2] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 2164
IF ------
     pc : 0000000000000428
 is req : 0
 pc req : 0000000000000424
ID ------
  000000000000040c : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000408 : 02011113
  op1     : 000000000000000b
  op2     : 0000000000000020
  alu     : 0000000b00000000
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                 2165
IF ------
     pc : 0000000000000428
 is req : 0
 pc req : 0000000000000424
ID ------
  0000000000000410 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  000000000000040c : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000408 : 02011113
	mem stall : 0
	mem rdata : 0000000000000193
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2166
IF ------
     pc : 0000000000000428
 is req : 0
 pc req : 0000000000000424
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 000000000000000b
  alu     : 0000700000000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/000000000000000b
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
  000000000000040c : 00000013
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000408 : 02011113
  reg[ 2] <= 0000000b00000000
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2167
IF ------
     pc : 000000000000042c
 is req : 1
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
  000000000000040c : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           0
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2168
IF ------
     pc : 0000000000000430
 is req : 1
 pc req : 000000000000042c
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           1
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2169
IF ------
     pc : 0000000000000434
 is req : 1
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           2
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2170
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           3
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2171
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           4
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2172
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           5
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2173
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           6
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2174
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           7
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2175
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           8
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2176
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           9
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2177
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          10
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2178
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          11
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2179
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          12
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2180
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          13
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2181
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          14
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2182
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          15
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2183
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          16
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2184
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          17
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2185
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          18
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2186
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          19
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2187
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          20
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2188
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          21
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2189
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          22
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2190
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          23
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2191
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          24
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2192
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          25
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2193
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          26
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2194
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          27
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2195
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          28
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2196
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          29
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2197
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          30
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2198
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          31
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2199
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          32
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2200
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   258254417031933722624
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          33
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2201
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   774763251095801167872
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          34
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2202
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   774763251095801167872
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          35
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2203
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          36
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2204
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          37
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2205
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          38
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2206
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          39
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2207
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          40
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2208
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          41
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2209
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          42
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2210
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          43
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2211
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          44
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2212
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          45
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2213
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          46
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2214
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          47
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2215
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          48
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2216
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          49
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2217
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          50
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2218
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          51
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2219
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          52
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2220
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          53
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2221
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          54
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2222
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          55
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2223
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          56
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2224
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          57
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2225
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          58
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2226
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          59
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2227
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          60
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2228
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          61
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2229
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          62
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2230
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          63
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2231
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2232
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                  2840798587351270948864
mulunit_state 2
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2233
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2234
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00200293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  4
compare = 0
check_start

#                 2235
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000418 : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  0000000000000414 : 00120213
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000000/0000000e00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000410 : 02209733
	mem stall : 0
	mem rdata : 00000000000000f0
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=fc521ee3 itype=8 is_muldiv=0 funct7=126 imm=ffffffffffffffdc
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 2236
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  000000000000041c : fc521ee3
  itype : 001000
  imm   : ffffffffffffffdc
EX -----
  0000000000000418 : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000414 : 00120213
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000000410 : 02209733
  reg[14] <= 000000000000009a
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 2237
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000420 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  000000000000041c : fc521ee3
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000418 : 00200293
	mem stall : 0
	mem rdata : fffffffffffffff0
WB ----
  0000000000000414 : 00120213
  reg[ 4] <= 0000000000000001
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 2238
IF ------
     pc : 0000000000000438
 is req : 1
 pc req : 0000000000000434
ID ------
  0000000000000420 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  000000000000041c : fc521ee3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000418 : 00200293
  reg[ 5] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 2239
IF ------
     pc : 000000000000043c
 is req : 1
 pc req : 0000000000000438
ID ------
  0000000000000420 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  000000000000041c : fc521ee3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  154
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=1e771063 itype=8 is_muldiv=0 funct7=15 imm=00000000000001e0
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 2240
IF ------
     pc : 0000000000000440
 is req : 1
 pc req : 000000000000043c
ID ------
  0000000000000424 : 1e771063
  itype : 001000
  imm   : 00000000000001e0
EX -----
  0000000000000420 : 09a00393
  op1     : 0000000000000000
  op2     : 000000000000009a
  alu     : 000000000000009a
  rs1/rs2 : 0/26
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000041c : fc521ee3
	mem stall : 0
	mem rdata : 0000000000000000
 JUMP TO : 00000000000003f8
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  154
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=1e771063 itype=8 is_muldiv=0 funct7=15 imm=00000000000001e0
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 2241
IF ------
     pc : 00000000000003f8
 is req : 0
 pc req : 000000000000043c
ID ------
EX -----
MEM -----
WB ----
  000000000000041c : fc521ee3
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  154
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=1e771063 itype=8 is_muldiv=0 funct7=15 imm=00000000000001e0
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 2242
IF ------
     pc : 00000000000003fc
 is req : 1
 pc req : 00000000000003f8
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  154
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=1e771063 itype=8 is_muldiv=0 funct7=15 imm=00000000000001e0
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 2243
IF ------
     pc : 0000000000000400
 is req : 1
 pc req : 00000000000003fc
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  154
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=0070009b itype=2 is_muldiv=0 funct7=0 imm=0000000000000007
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 2244
IF ------
     pc : 0000000000000404
 is req : 1
 pc req : 0000000000000400
ID ------
  00000000000003f8 : 0070009b
  itype : 000010
  imm   : 0000000000000007
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    7
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=02109093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000021
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 2245
IF ------
     pc : 0000000000000408
 is req : 1
 pc req : 0000000000000404
ID ------
  00000000000003fc : 02109093
  itype : 000010
  imm   : 0000000000000021
EX -----
  00000000000003f8 : 0070009b
  op1     : 0000000000000000
  op2     : 0000000000000007
  alu     : 0000000000000007
  rs1/rs2 : 0/7
  reg1/reg2 : 0000000000000000/000000000000008f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=29
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2246
IF ------
     pc : 000000000000040c
 is req : 1
 pc req : 0000000000000408
ID ------
  0000000000000400 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003fc : 02109093
  op1     : 0000000e00000000
  op2     : 0000000000000021
  alu     : 0000000000000000
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000e00000000/0000000e00000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=29
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000003f8 : 0070009b
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2247
IF ------
     pc : 0000000000000410
 is req : 1
 pc req : 000000000000040c
ID ------
  0000000000000400 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003fc : 02109093
  op1     : 0000000e00000000
  op2     : 0000000000000021
  alu     : 0000000000000000
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000e00000000/0000000e00000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000003f8 : 0070009b
  reg[ 1] <= 0000000000000007
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    7
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000000000007 du_dividend= 0000000000000007
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2248
IF ------
     pc : 0000000000000414
 is req : 1
 pc req : 0000000000000410
ID ------
  0000000000000400 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003fc : 02109093
  op1     : 0000000000000007
  op2     : 0000000000000021
  alu     : 0000000e00000000
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000000000007/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 2249
IF ------
     pc : 0000000000000418
 is req : 1
 pc req : 0000000000000414
ID ------
  0000000000000404 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000400 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003fc : 02109093
	mem stall : 0
	mem rdata : ffffffffffff9733
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 2250
IF ------
     pc : 000000000000041c
 is req : 1
 pc req : 0000000000000418
ID ------
  0000000000000408 : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000404 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000400 : 00000013
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000003fc : 02109093
  reg[ 1] <= 0000000e00000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 2251
IF ------
     pc : 0000000000000420
 is req : 1
 pc req : 000000000000041c
ID ------
  0000000000000408 : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000404 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000400 : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 2252
IF ------
     pc : 0000000000000424
 is req : 1
 pc req : 0000000000000420
ID ------
  0000000000000408 : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000404 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 2253
IF ------
     pc : 0000000000000428
 is req : 1
 pc req : 0000000000000424
ID ------
  000000000000040c : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000408 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000404 : 00b0011b
	mem stall : 0
	mem rdata : 0000000000000009
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 2254
IF ------
     pc : 000000000000042c
 is req : 1
 pc req : 0000000000000428
ID ------
  000000000000040c : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000408 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000404 : 00b0011b
  reg[ 2] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 2255
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  000000000000040c : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000408 : 02011113
  op1     : 000000000000000b
  op2     : 0000000000000020
  alu     : 0000000b00000000
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                 2256
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000410 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  000000000000040c : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000408 : 02011113
	mem stall : 0
	mem rdata : 0000000000000193
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2257
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 000000000000000b
  alu     : 0000700000000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/000000000000000b
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
  000000000000040c : 00000013
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000408 : 02011113
  reg[ 2] <= 0000000b00000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2258
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
  000000000000040c : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           0
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2259
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           1
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2260
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           2
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2261
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           3
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2262
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           4
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2263
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           5
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2264
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           6
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2265
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           7
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2266
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           8
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2267
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           9
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2268
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          10
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2269
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          11
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2270
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          12
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2271
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          13
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2272
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          14
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2273
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          15
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2274
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          16
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2275
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          17
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2276
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          18
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2277
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          19
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2278
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          20
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2279
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          21
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2280
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          22
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2281
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          23
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2282
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          24
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2283
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          25
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2284
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          26
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2285
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          27
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2286
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          28
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2287
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          29
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2288
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          30
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2289
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          31
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2290
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          32
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2291
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   258254417031933722624
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          33
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2292
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   774763251095801167872
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          34
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2293
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   774763251095801167872
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          35
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2294
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          36
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2295
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          37
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2296
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          38
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2297
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          39
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2298
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          40
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2299
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          41
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2300
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          42
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2301
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          43
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2302
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          44
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2303
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          45
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2304
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          46
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2305
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          47
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2306
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          48
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2307
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          49
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2308
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          50
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2309
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          51
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2310
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          52
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2311
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          53
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2312
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          54
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2313
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          55
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2314
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          56
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2315
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          57
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2316
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          58
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2317
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          59
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2318
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          60
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2319
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          61
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2320
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          62
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2321
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          63
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2322
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2323
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                  2840798587351270948864
mulunit_state 2
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2324
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2325
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000414 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000410 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00200293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  4
compare = 0
check_start

#                 2326
IF ------
     pc : 000000000000042c
 is req : 0
 pc req : 0000000000000428
ID ------
  0000000000000418 : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  0000000000000414 : 00120213
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000001/0000000e00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000410 : 02209733
	mem stall : 0
	mem rdata : 0000000000000130
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=fc521ee3 itype=8 is_muldiv=0 funct7=126 imm=ffffffffffffffdc
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 2327
IF ------
     pc : 0000000000000430
 is req : 1
 pc req : 000000000000042c
ID ------
  000000000000041c : fc521ee3
  itype : 001000
  imm   : ffffffffffffffdc
EX -----
  0000000000000418 : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000414 : 00120213
	mem stall : 0
	mem rdata : 0000000000000030
WB ----
  0000000000000410 : 02209733
  reg[14] <= 000000000000009a
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 2328
IF ------
     pc : 0000000000000434
 is req : 1
 pc req : 0000000000000430
ID ------
  0000000000000420 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  000000000000041c : fc521ee3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000418 : 00200293
	mem stall : 0
	mem rdata : fffffffffffffff0
WB ----
  0000000000000414 : 00120213
  reg[ 4] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    2
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000002 du_dividend= 0000000000000002
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 2329
IF ------
     pc : 0000000000000438
 is req : 1
 pc req : 0000000000000434
ID ------
  0000000000000420 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  000000000000041c : fc521ee3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000418 : 00200293
  reg[ 5] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    2
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000002 du_dividend= 0000000000000002
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 2330
IF ------
     pc : 000000000000043c
 is req : 1
 pc req : 0000000000000438
ID ------
  0000000000000420 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  000000000000041c : fc521ee3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  154
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=1e771063 itype=8 is_muldiv=0 funct7=15 imm=00000000000001e0
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 2331
IF ------
     pc : 0000000000000440
 is req : 1
 pc req : 000000000000043c
ID ------
  0000000000000424 : 1e771063
  itype : 001000
  imm   : 00000000000001e0
EX -----
  0000000000000420 : 09a00393
  op1     : 0000000000000000
  op2     : 000000000000009a
  alu     : 000000000000009a
  rs1/rs2 : 0/26
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000041c : fc521ee3
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                  154
mulunit_op2                  143
mulunit_add_count          64
op1 = 000000000000009a du_dividend= 000000000000009a
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=01300193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000013
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 2332
IF ------
     pc : 0000000000000444
 is req : 1
 pc req : 0000000000000440
ID ------
  0000000000000428 : 01300193
  itype : 000010
  imm   : 0000000000000013
EX -----
  0000000000000424 : 1e771063
  op1     : 000000000000009a
  op2     : 000000000000008f
  alu     : 0000000000000129
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000000009a/000000000000008f
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=29
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000420 : 09a00393
	mem stall : 0
	mem rdata : ffffffffffffffb0
WB ----
  000000000000041c : fc521ee3
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                  154
mulunit_op2                  143
mulunit_add_count          64
op1 = 000000000000009a du_dividend= 000000000000009a
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=01300193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000013
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 2333
IF ------
     pc : 0000000000000448
 is req : 1
 pc req : 0000000000000444
ID ------
  0000000000000428 : 01300193
  itype : 000010
  imm   : 0000000000000013
EX -----
  0000000000000424 : 1e771063
  op1     : 000000000000009a
  op2     : 000000000000008f
  alu     : 0000000000000129
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000000009a/000000000000008f
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000420 : 09a00393
  reg[ 7] <= 000000000000009a
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                  154
mulunit_op2                  154
mulunit_add_count          64
op1 = 000000000000009a du_dividend= 000000000000009a
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=01300193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000013
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 2334
IF ------
     pc : 0000000000000448
 is req : 0
 pc req : 0000000000000444
ID ------
  0000000000000428 : 01300193
  itype : 000010
  imm   : 0000000000000013
EX -----
  0000000000000424 : 1e771063
  op1     : 000000000000009a
  op2     : 000000000000009a
  alu     : 0000000000000134
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000000009a/000000000000009a
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   19
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000013 du_divisor= 0000000000000013
DECODE: inst=00000213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 2335
IF ------
     pc : 0000000000000448
 is req : 0
 pc req : 0000000000000444
ID ------
  000000000000042c : 00000213
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000428 : 01300193
  op1     : 0000000000000000
  op2     : 0000000000000013
  alu     : 0000000000000013
  rs1/rs2 : 0/19
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000424 : 1e771063
	mem stall : 0
	mem rdata : 0000000000000213
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00f0009b itype=2 is_muldiv=0 funct7=0 imm=000000000000000f
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 2336
IF ------
     pc : 0000000000000448
 is req : 0
 pc req : 0000000000000444
ID ------
  0000000000000430 : 00f0009b
  itype : 000010
  imm   : 000000000000000f
EX -----
  000000000000042c : 00000213
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000428 : 01300193
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
  0000000000000424 : 1e771063
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   15
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000f du_divisor= 000000000000000f
DECODE: inst=02009093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000013 @pc=0000000000000428
check_start

#                 2337
IF ------
     pc : 0000000000000448
 is req : 0
 pc req : 0000000000000444
ID ------
  0000000000000434 : 02009093
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000430 : 00f0009b
  op1     : 0000000000000000
  op2     : 000000000000000f
  alu     : 000000000000000f
  rs1/rs2 : 0/15
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000042c : 00000213
	mem stall : 0
	mem rdata : 0000000000000033
WB ----
  0000000000000428 : 01300193
  reg[ 3] <= 0000000000000013
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2338
IF ------
     pc : 000000000000044c
 is req : 1
 pc req : 0000000000000448
ID ------
  0000000000000438 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000434 : 02009093
  op1     : 0000000e00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000e00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000430 : 00f0009b
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  000000000000042c : 00000213
  reg[ 4] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2339
IF ------
     pc : 0000000000000450
 is req : 1
 pc req : 000000000000044c
ID ------
  0000000000000438 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000434 : 02009093
  op1     : 0000000e00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000e00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000430 : 00f0009b
  reg[ 1] <= 000000000000000f
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                   15
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000f du_dividend= 000000000000000f
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2340
IF ------
     pc : 0000000000000454
 is req : 1
 pc req : 0000000000000450
ID ------
  0000000000000438 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000434 : 02009093
  op1     : 000000000000000f
  op2     : 0000000000000020
  alu     : 0000000f00000000
  rs1/rs2 : 1/0
  reg1/reg2 : 000000000000000f/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 2341
IF ------
     pc : 0000000000000458
 is req : 1
 pc req : 0000000000000454
ID ------
  000000000000043c : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000438 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000434 : 02009093
	mem stall : 0
	mem rdata : 0000000000000293
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 2342
IF ------
     pc : 000000000000045c
 is req : 1
 pc req : 0000000000000458
ID ------
  0000000000000440 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  000000000000043c : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000438 : 00000013
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000434 : 02009093
  reg[ 1] <= 0000000f00000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 2343
IF ------
     pc : 0000000000000460
 is req : 1
 pc req : 000000000000045c
ID ------
  0000000000000440 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  000000000000043c : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000438 : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 2344
IF ------
     pc : 0000000000000460
 is req : 0
 pc req : 000000000000045c
ID ------
  0000000000000440 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  000000000000043c : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 2345
IF ------
     pc : 0000000000000460
 is req : 0
 pc req : 000000000000045c
ID ------
  0000000000000444 : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000440 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000043c : 00000013
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 2346
IF ------
     pc : 0000000000000460
 is req : 0
 pc req : 000000000000045c
ID ------
  0000000000000444 : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000440 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000043c : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 2347
IF ------
     pc : 0000000000000460
 is req : 0
 pc req : 000000000000045c
ID ------
  0000000000000444 : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000440 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 2348
IF ------
     pc : 0000000000000460
 is req : 0
 pc req : 000000000000045c
ID ------
  0000000000000448 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000444 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000440 : 00b0011b
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 2349
IF ------
     pc : 0000000000000460
 is req : 0
 pc req : 000000000000045c
ID ------
  0000000000000448 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000444 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000440 : 00b0011b
  reg[ 2] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 2350
IF ------
     pc : 0000000000000460
 is req : 0
 pc req : 000000000000045c
ID ------
  0000000000000448 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000444 : 02011113
  op1     : 000000000000000b
  op2     : 0000000000000020
  alu     : 0000000b00000000
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2351
IF ------
     pc : 0000000000000460
 is req : 0
 pc req : 000000000000045c
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 000000000000000b
  alu     : 0000780000000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/000000000000000b
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
  0000000000000444 : 02011113
	mem stall : 0
	mem rdata : 0000000000000193
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2352
IF ------
     pc : 0000000000000464
 is req : 1
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 000000000000000b
  alu     : 0000780000000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/000000000000000b
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
  0000000000000444 : 02011113
  reg[ 2] <= 0000000b00000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2353
IF ------
     pc : 0000000000000468
 is req : 1
 pc req : 0000000000000464
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           0
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2354
IF ------
     pc : 000000000000046c
 is req : 1
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           1
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2355
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           2
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2356
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           3
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2357
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           4
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2358
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           5
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2359
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           6
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2360
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           7
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2361
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           8
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2362
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           9
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2363
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          10
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2364
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          11
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2365
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          12
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2366
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          13
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2367
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          14
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2368
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          15
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2369
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          16
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2370
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          17
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2371
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          18
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2372
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          19
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2373
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          20
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2374
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          21
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2375
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          22
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2376
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          23
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2377
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          24
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2378
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          25
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2379
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          26
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2380
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          27
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2381
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          28
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2382
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          29
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2383
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          30
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2384
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          31
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2385
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          32
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2386
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   276701161105643274240
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          33
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2387
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   830103483316929822720
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          34
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2388
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   830103483316929822720
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          35
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2389
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          36
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2390
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          37
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2391
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          38
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2392
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          39
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2393
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          40
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2394
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          41
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2395
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          42
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2396
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          43
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2397
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          44
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2398
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          45
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2399
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          46
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2400
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          47
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2401
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          48
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2402
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          49
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2403
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          50
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2404
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          51
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2405
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          52
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2406
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          53
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2407
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          54
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2408
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          55
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2409
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          56
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2410
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          57
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2411
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          58
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2412
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          59
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2413
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          60
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2414
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          61
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2415
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          62
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2416
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          63
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2417
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2418
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                  3043712772162076016640
mulunit_state 2
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2419
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2420
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00200293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  4
compare = 0
check_start

#                 2421
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  0000000000000450 : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  000000000000044c : 00120213
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000000/0000000f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000448 : 02209733
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=fc521ee3 itype=8 is_muldiv=0 funct7=126 imm=ffffffffffffffdc
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 2422
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  0000000000000454 : fc521ee3
  itype : 001000
  imm   : ffffffffffffffdc
EX -----
  0000000000000450 : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000044c : 00120213
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
  0000000000000448 : 02209733
  reg[14] <= 00000000000000a5
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 2423
IF ------
     pc : 000000000000046c
 is req : 0
 pc req : 0000000000000468
ID ------
  0000000000000458 : 0a500393
  itype : 000010
  imm   : 00000000000000a5
EX -----
  0000000000000454 : fc521ee3
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000450 : 00200293
	mem stall : 0
	mem rdata : ffffffffffffffb0
WB ----
  000000000000044c : 00120213
  reg[ 4] <= 0000000000000001
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 2424
IF ------
     pc : 0000000000000470
 is req : 1
 pc req : 000000000000046c
ID ------
  0000000000000458 : 0a500393
  itype : 000010
  imm   : 00000000000000a5
EX -----
  0000000000000454 : fc521ee3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000450 : 00200293
  reg[ 5] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 2425
IF ------
     pc : 0000000000000474
 is req : 1
 pc req : 0000000000000470
ID ------
  0000000000000458 : 0a500393
  itype : 000010
  imm   : 00000000000000a5
EX -----
  0000000000000454 : fc521ee3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  165
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=1a771463 itype=8 is_muldiv=0 funct7=13 imm=00000000000001a8
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 2426
IF ------
     pc : 0000000000000478
 is req : 1
 pc req : 0000000000000474
ID ------
  000000000000045c : 1a771463
  itype : 001000
  imm   : 00000000000001a8
EX -----
  0000000000000458 : 0a500393
  op1     : 0000000000000000
  op2     : 00000000000000a5
  alu     : 00000000000000a5
  rs1/rs2 : 0/5
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000454 : fc521ee3
	mem stall : 0
	mem rdata : 0000000000000000
 JUMP TO : 0000000000000430
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  165
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 2427
IF ------
     pc : 0000000000000430
 is req : 0
 pc req : 0000000000000474
ID ------
EX -----
MEM -----
WB ----
  0000000000000454 : fc521ee3
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  165
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 2428
IF ------
     pc : 0000000000000434
 is req : 1
 pc req : 0000000000000430
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  165
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 2429
IF ------
     pc : 0000000000000438
 is req : 1
 pc req : 0000000000000434
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  165
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=00f0009b itype=2 is_muldiv=0 funct7=0 imm=000000000000000f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 2430
IF ------
     pc : 000000000000043c
 is req : 1
 pc req : 0000000000000438
ID ------
  0000000000000430 : 00f0009b
  itype : 000010
  imm   : 000000000000000f
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   15
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000f du_divisor= 000000000000000f
DECODE: inst=02009093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 2431
IF ------
     pc : 0000000000000440
 is req : 1
 pc req : 000000000000043c
ID ------
  0000000000000434 : 02009093
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000430 : 00f0009b
  op1     : 0000000000000000
  op2     : 000000000000000f
  alu     : 000000000000000f
  rs1/rs2 : 0/15
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=29
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2432
IF ------
     pc : 0000000000000444
 is req : 1
 pc req : 0000000000000440
ID ------
  0000000000000438 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000434 : 02009093
  op1     : 0000000f00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000f00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=29
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000430 : 00f0009b
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2433
IF ------
     pc : 0000000000000448
 is req : 1
 pc req : 0000000000000444
ID ------
  0000000000000438 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000434 : 02009093
  op1     : 0000000f00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000f00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000430 : 00f0009b
  reg[ 1] <= 000000000000000f
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                   15
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000f du_dividend= 000000000000000f
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2434
IF ------
     pc : 000000000000044c
 is req : 1
 pc req : 0000000000000448
ID ------
  0000000000000438 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000434 : 02009093
  op1     : 000000000000000f
  op2     : 0000000000000020
  alu     : 0000000f00000000
  rs1/rs2 : 1/0
  reg1/reg2 : 000000000000000f/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 2435
IF ------
     pc : 0000000000000450
 is req : 1
 pc req : 000000000000044c
ID ------
  000000000000043c : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000438 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000434 : 02009093
	mem stall : 0
	mem rdata : ffffffffffff9733
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 2436
IF ------
     pc : 0000000000000454
 is req : 1
 pc req : 0000000000000450
ID ------
  0000000000000440 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  000000000000043c : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000438 : 00000013
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000434 : 02009093
  reg[ 1] <= 0000000f00000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 2437
IF ------
     pc : 0000000000000458
 is req : 1
 pc req : 0000000000000454
ID ------
  0000000000000440 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  000000000000043c : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000438 : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 2438
IF ------
     pc : 000000000000045c
 is req : 1
 pc req : 0000000000000458
ID ------
  0000000000000440 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  000000000000043c : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 2439
IF ------
     pc : 0000000000000460
 is req : 1
 pc req : 000000000000045c
ID ------
  0000000000000444 : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000440 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000043c : 00000013
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 2440
IF ------
     pc : 0000000000000464
 is req : 1
 pc req : 0000000000000460
ID ------
  0000000000000444 : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000440 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000043c : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 2441
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  0000000000000444 : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000440 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 2442
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  0000000000000448 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000444 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000440 : 00b0011b
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 2443
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  0000000000000448 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000444 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000440 : 00b0011b
  reg[ 2] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 2444
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  0000000000000448 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000444 : 02011113
  op1     : 000000000000000b
  op2     : 0000000000000020
  alu     : 0000000b00000000
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2445
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 000000000000000b
  alu     : 0000780000000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/000000000000000b
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
  0000000000000444 : 02011113
	mem stall : 0
	mem rdata : 0000000000000193
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2446
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 000000000000000b
  alu     : 0000780000000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/000000000000000b
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
  0000000000000444 : 02011113
  reg[ 2] <= 0000000b00000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2447
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           0
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2448
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           1
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2449
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           2
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2450
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           3
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2451
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           4
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2452
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           5
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2453
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           6
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2454
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           7
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2455
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           8
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2456
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           9
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2457
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          10
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2458
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          11
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2459
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          12
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2460
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          13
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2461
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          14
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2462
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          15
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2463
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          16
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2464
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          17
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2465
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          18
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2466
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          19
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2467
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          20
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2468
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          21
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2469
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          22
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2470
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          23
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2471
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          24
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2472
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          25
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2473
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          26
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2474
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          27
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2475
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          28
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2476
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          29
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2477
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          30
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2478
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          31
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2479
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          32
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2480
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   276701161105643274240
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          33
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2481
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   830103483316929822720
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          34
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2482
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   830103483316929822720
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          35
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2483
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          36
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2484
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          37
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2485
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          38
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2486
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          39
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2487
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          40
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2488
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          41
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2489
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          42
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2490
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          43
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2491
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          44
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2492
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          45
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2493
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          46
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2494
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          47
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2495
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          48
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2496
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          49
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2497
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          50
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2498
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          51
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2499
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          52
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2500
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          53
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2501
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          54
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2502
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          55
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2503
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          56
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2504
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          57
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2505
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          58
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2506
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          59
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2507
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          60
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2508
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          61
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2509
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          62
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2510
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          63
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2511
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2512
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                  3043712772162076016640
mulunit_state 2
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2513
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 2514
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  000000000000044c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000448 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00200293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  4
compare = 0
check_start

#                 2515
IF ------
     pc : 0000000000000464
 is req : 0
 pc req : 0000000000000460
ID ------
  0000000000000450 : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  000000000000044c : 00120213
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000001/0000000f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000448 : 02209733
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=fc521ee3 itype=8 is_muldiv=0 funct7=126 imm=ffffffffffffffdc
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 2516
IF ------
     pc : 0000000000000468
 is req : 1
 pc req : 0000000000000464
ID ------
  0000000000000454 : fc521ee3
  itype : 001000
  imm   : ffffffffffffffdc
EX -----
  0000000000000450 : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000044c : 00120213
	mem stall : 0
	mem rdata : 0000000000000040
WB ----
  0000000000000448 : 02209733
  reg[14] <= 00000000000000a5
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 2517
IF ------
     pc : 000000000000046c
 is req : 1
 pc req : 0000000000000468
ID ------
  0000000000000458 : 0a500393
  itype : 000010
  imm   : 00000000000000a5
EX -----
  0000000000000454 : fc521ee3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000450 : 00200293
	mem stall : 0
	mem rdata : ffffffffffffffb0
WB ----
  000000000000044c : 00120213
  reg[ 4] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    2
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000002 du_dividend= 0000000000000002
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 2518
IF ------
     pc : 0000000000000470
 is req : 1
 pc req : 000000000000046c
ID ------
  0000000000000458 : 0a500393
  itype : 000010
  imm   : 00000000000000a5
EX -----
  0000000000000454 : fc521ee3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000450 : 00200293
  reg[ 5] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    2
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000002 du_dividend= 0000000000000002
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 2519
IF ------
     pc : 0000000000000474
 is req : 1
 pc req : 0000000000000470
ID ------
  0000000000000458 : 0a500393
  itype : 000010
  imm   : 00000000000000a5
EX -----
  0000000000000454 : fc521ee3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  165
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=1a771463 itype=8 is_muldiv=0 funct7=13 imm=00000000000001a8
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 2520
IF ------
     pc : 0000000000000478
 is req : 1
 pc req : 0000000000000474
ID ------
  000000000000045c : 1a771463
  itype : 001000
  imm   : 00000000000001a8
EX -----
  0000000000000458 : 0a500393
  op1     : 0000000000000000
  op2     : 00000000000000a5
  alu     : 00000000000000a5
  rs1/rs2 : 0/5
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000454 : fc521ee3
	mem stall : 0
	mem rdata : ffffffffffff9093
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                  165
mulunit_op2                  154
mulunit_add_count          64
op1 = 00000000000000a5 du_dividend= 00000000000000a5
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=01400193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000014
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 2521
IF ------
     pc : 000000000000047c
 is req : 1
 pc req : 0000000000000478
ID ------
  0000000000000460 : 01400193
  itype : 000010
  imm   : 0000000000000014
EX -----
  000000000000045c : 1a771463
  op1     : 00000000000000a5
  op2     : 000000000000009a
  alu     : 000000000000013f
  rs1/rs2 : 14/7
  reg1/reg2 : 00000000000000a5/000000000000009a
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=29
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000458 : 0a500393
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
  0000000000000454 : fc521ee3
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                  165
mulunit_op2                  154
mulunit_add_count          64
op1 = 00000000000000a5 du_dividend= 00000000000000a5
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=01400193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000014
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 2522
IF ------
     pc : 0000000000000480
 is req : 1
 pc req : 000000000000047c
ID ------
  0000000000000460 : 01400193
  itype : 000010
  imm   : 0000000000000014
EX -----
  000000000000045c : 1a771463
  op1     : 00000000000000a5
  op2     : 000000000000009a
  alu     : 000000000000013f
  rs1/rs2 : 14/7
  reg1/reg2 : 00000000000000a5/000000000000009a
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000458 : 0a500393
  reg[ 7] <= 00000000000000a5
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                  165
mulunit_op2                  165
mulunit_add_count          64
op1 = 00000000000000a5 du_dividend= 00000000000000a5
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=01400193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000014
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 2523
IF ------
     pc : 0000000000000480
 is req : 0
 pc req : 000000000000047c
ID ------
  0000000000000460 : 01400193
  itype : 000010
  imm   : 0000000000000014
EX -----
  000000000000045c : 1a771463
  op1     : 00000000000000a5
  op2     : 00000000000000a5
  alu     : 000000000000014a
  rs1/rs2 : 14/7
  reg1/reg2 : 00000000000000a5/00000000000000a5
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   20
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000014 du_divisor= 0000000000000014
DECODE: inst=00000213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  0
compare = 0
check_start

#                 2524
IF ------
     pc : 0000000000000480
 is req : 0
 pc req : 000000000000047c
ID ------
  0000000000000464 : 00000213
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000460 : 01400193
  op1     : 0000000000000000
  op2     : 0000000000000014
  alu     : 0000000000000014
  rs1/rs2 : 0/20
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000045c : 1a771463
	mem stall : 0
	mem rdata : 0000000000000020
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 2525
IF ------
     pc : 0000000000000480
 is req : 0
 pc req : 000000000000047c
ID ------
  0000000000000468 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000464 : 00000213
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000460 : 01400193
	mem stall : 0
	mem rdata : ffffffffffffffe3
WB ----
  000000000000045c : 1a771463
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000014 @pc=0000000000000460
check_start

#                 2526
IF ------
     pc : 0000000000000480
 is req : 0
 pc req : 000000000000047c
ID ------
  000000000000046c : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000468 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000464 : 00000213
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000460 : 01400193
  reg[ 3] <= 0000000000000014
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00d0009b itype=2 is_muldiv=0 funct7=0 imm=000000000000000d
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 2527
IF ------
     pc : 0000000000000484
 is req : 1
 pc req : 0000000000000480
ID ------
  0000000000000470 : 00d0009b
  itype : 000010
  imm   : 000000000000000d
EX -----
  000000000000046c : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000468 : 00b0011b
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000000464 : 00000213
  reg[ 4] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00d0009b itype=2 is_muldiv=0 funct7=0 imm=000000000000000d
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 2528
IF ------
     pc : 0000000000000488
 is req : 1
 pc req : 0000000000000484
ID ------
  0000000000000470 : 00d0009b
  itype : 000010
  imm   : 000000000000000d
EX -----
  000000000000046c : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000468 : 00b0011b
  reg[ 2] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00d0009b itype=2 is_muldiv=0 funct7=0 imm=000000000000000d
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 2529
IF ------
     pc : 000000000000048c
 is req : 1
 pc req : 0000000000000488
ID ------
  0000000000000470 : 00d0009b
  itype : 000010
  imm   : 000000000000000d
EX -----
  000000000000046c : 02011113
  op1     : 000000000000000b
  op2     : 0000000000000020
  alu     : 0000000b00000000
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   13
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000d du_divisor= 000000000000000d
DECODE: inst=02009093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                 2530
IF ------
     pc : 0000000000000490
 is req : 1
 pc req : 000000000000048c
ID ------
  0000000000000474 : 02009093
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000470 : 00d0009b
  op1     : 0000000000000000
  op2     : 000000000000000d
  alu     : 000000000000000d
  rs1/rs2 : 0/13
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000046c : 02011113
	mem stall : 0
	mem rdata : 0000000000000393
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2531
IF ------
     pc : 0000000000000494
 is req : 1
 pc req : 0000000000000490
ID ------
  0000000000000478 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000474 : 02009093
  op1     : 0000000f00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000f00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000470 : 00d0009b
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
  000000000000046c : 02011113
  reg[ 2] <= 0000000b00000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2532
IF ------
     pc : 0000000000000498
 is req : 1
 pc req : 0000000000000494
ID ------
  0000000000000478 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000474 : 02009093
  op1     : 0000000f00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000f00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000470 : 00d0009b
  reg[ 1] <= 000000000000000d
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                   13
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000d du_dividend= 000000000000000d
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2533
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  0000000000000478 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000474 : 02009093
  op1     : 000000000000000d
  op2     : 0000000000000020
  alu     : 0000000d00000000
  rs1/rs2 : 1/0
  reg1/reg2 : 000000000000000d/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                   13
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 000000000000000d du_dividend= 000000000000000d
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2534
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 000000000000000d
  op2     : 0000000b00000000
  alu     : 000000000000000d
  rs1/rs2 : 1/2
  reg1/reg2 : 000000000000000d/0000000b00000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
  0000000000000474 : 02009093
	mem stall : 0
	mem rdata : 000000000000011b
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                   13
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 000000000000000d du_dividend= 000000000000000d
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2535
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 000000000000000d
  op2     : 0000000b00000000
  alu     : 000000000000000d
  rs1/rs2 : 1/2
  reg1/reg2 : 000000000000000d/0000000b00000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
  0000000000000474 : 02009093
  reg[ 1] <= 0000000d00000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2536
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           0
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2537
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           1
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2538
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           2
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2539
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           3
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2540
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           4
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2541
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           5
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2542
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           6
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2543
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           7
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2544
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           8
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2545
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           9
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2546
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          10
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2547
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          11
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2548
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          12
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2549
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          13
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2550
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          14
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2551
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          15
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2552
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          16
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2553
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          17
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2554
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          18
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2555
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          19
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2556
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          20
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2557
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          21
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2558
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          22
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2559
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          23
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2560
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          24
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2561
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          25
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2562
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          26
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2563
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          27
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2564
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          28
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2565
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          29
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2566
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          30
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2567
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          31
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2568
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          32
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2569
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   239807672958224171008
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          33
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2570
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   719423018874672513024
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          34
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2571
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   719423018874672513024
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          35
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2572
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          36
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2573
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          37
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2574
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          38
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2575
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          39
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2576
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          40
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2577
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          41
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2578
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          42
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2579
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          43
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2580
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          44
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2581
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          45
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2582
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          46
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2583
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          47
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2584
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          48
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2585
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          49
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2586
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          50
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2587
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          51
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2588
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          52
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2589
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          53
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2590
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          54
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2591
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          55
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2592
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          56
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2593
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          57
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2594
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          58
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2595
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          59
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2596
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          60
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2597
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          61
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2598
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          62
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2599
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          63
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2600
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2601
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                  2637884402540465881088
mulunit_state 2
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2602
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2603
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00200293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  4
compare = 0
check_start

#                 2604
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  0000000000000480 : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  000000000000047c : 00120213
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000478 : 02209733
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=fe5212e3 itype=8 is_muldiv=0 funct7=127 imm=ffffffffffffffe4
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 2605
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 0000000000000494
ID ------
  0000000000000484 : fe5212e3
  itype : 001000
  imm   : ffffffffffffffe4
EX -----
  0000000000000480 : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000047c : 00120213
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
  0000000000000478 : 02209733
  reg[14] <= 000000000000008f
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 2606
IF ------
     pc : 000000000000049c
 is req : 1
 pc req : 0000000000000498
ID ------
  0000000000000488 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000484 : fe5212e3
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000480 : 00200293
	mem stall : 0
	mem rdata : ffffffffffffffb0
WB ----
  000000000000047c : 00120213
  reg[ 4] <= 0000000000000001
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 2607
IF ------
     pc : 00000000000004a0
 is req : 1
 pc req : 000000000000049c
ID ------
  0000000000000488 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000484 : fe5212e3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000480 : 00200293
  reg[ 5] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 2608
IF ------
     pc : 00000000000004a4
 is req : 1
 pc req : 00000000000004a0
ID ------
  0000000000000488 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000484 : fe5212e3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  143
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=16771c63 itype=8 is_muldiv=0 funct7=11 imm=0000000000000178
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  5
exs_rs1_addr =  0
compare = 0
check_start

#                 2609
IF ------
     pc : 00000000000004a8
 is req : 1
 pc req : 00000000000004a4
ID ------
  000000000000048c : 16771c63
  itype : 001000
  imm   : 0000000000000178
EX -----
  0000000000000488 : 08f00393
  op1     : 0000000000000000
  op2     : 000000000000008f
  alu     : 000000000000008f
  rs1/rs2 : 0/15
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000484 : fe5212e3
	mem stall : 0
	mem rdata : 0000000000000000
 JUMP TO : 0000000000000468
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  143
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=01500193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000015
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  5
exs_rs1_addr =  0
compare = 0
check_start

#                 2610
IF ------
     pc : 0000000000000468
 is req : 0
 pc req : 00000000000004a4
ID ------
EX -----
MEM -----
WB ----
  0000000000000484 : fe5212e3
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  143
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=01500193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000015
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  5
exs_rs1_addr =  0
compare = 0
check_start

#                 2611
IF ------
     pc : 000000000000046c
 is req : 1
 pc req : 0000000000000468
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  143
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=01500193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000015
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  5
exs_rs1_addr =  0
compare = 0
check_start

#                 2612
IF ------
     pc : 0000000000000470
 is req : 1
 pc req : 000000000000046c
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  143
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  5
exs_rs1_addr =  0
compare = 0
check_start

#                 2613
IF ------
     pc : 0000000000000474
 is req : 1
 pc req : 0000000000000470
ID ------
  0000000000000468 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  5
exs_rs1_addr =  0
compare = 0
check_start

#                 2614
IF ------
     pc : 0000000000000478
 is req : 1
 pc req : 0000000000000474
ID ------
  000000000000046c : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000468 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00d0009b itype=2 is_muldiv=0 funct7=0 imm=000000000000000d
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 2615
IF ------
     pc : 000000000000047c
 is req : 1
 pc req : 0000000000000478
ID ------
  0000000000000470 : 00d0009b
  itype : 000010
  imm   : 000000000000000d
EX -----
  000000000000046c : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000468 : 00b0011b
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00d0009b itype=2 is_muldiv=0 funct7=0 imm=000000000000000d
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 2616
IF ------
     pc : 0000000000000480
 is req : 1
 pc req : 000000000000047c
ID ------
  0000000000000470 : 00d0009b
  itype : 000010
  imm   : 000000000000000d
EX -----
  000000000000046c : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000468 : 00b0011b
  reg[ 2] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00d0009b itype=2 is_muldiv=0 funct7=0 imm=000000000000000d
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 2617
IF ------
     pc : 0000000000000484
 is req : 1
 pc req : 0000000000000480
ID ------
  0000000000000470 : 00d0009b
  itype : 000010
  imm   : 000000000000000d
EX -----
  000000000000046c : 02011113
  op1     : 000000000000000b
  op2     : 0000000000000020
  alu     : 0000000b00000000
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   13
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000d du_divisor= 000000000000000d
DECODE: inst=02009093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                 2618
IF ------
     pc : 0000000000000488
 is req : 1
 pc req : 0000000000000484
ID ------
  0000000000000474 : 02009093
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000470 : 00d0009b
  op1     : 0000000000000000
  op2     : 000000000000000d
  alu     : 000000000000000d
  rs1/rs2 : 0/13
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000046c : 02011113
	mem stall : 0
	mem rdata : 0000000000000293
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2619
IF ------
     pc : 000000000000048c
 is req : 1
 pc req : 0000000000000488
ID ------
  0000000000000478 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000474 : 02009093
  op1     : 0000000d00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000d00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000470 : 00d0009b
	mem stall : 0
	mem rdata : 000000000000001c
WB ----
  000000000000046c : 02011113
  reg[ 2] <= 0000000b00000000
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2620
IF ------
     pc : 0000000000000490
 is req : 1
 pc req : 000000000000048c
ID ------
  0000000000000478 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000474 : 02009093
  op1     : 0000000d00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000d00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000470 : 00d0009b
  reg[ 1] <= 000000000000000d
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                   13
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000d du_dividend= 000000000000000d
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2621
IF ------
     pc : 0000000000000494
 is req : 1
 pc req : 0000000000000490
ID ------
  0000000000000478 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000474 : 02009093
  op1     : 000000000000000d
  op2     : 0000000000000020
  alu     : 0000000d00000000
  rs1/rs2 : 1/0
  reg1/reg2 : 000000000000000d/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                   13
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 000000000000000d du_dividend= 000000000000000d
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2622
IF ------
     pc : 0000000000000498
 is req : 1
 pc req : 0000000000000494
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 000000000000000d
  op2     : 0000000b00000000
  alu     : 000000000000000d
  rs1/rs2 : 1/2
  reg1/reg2 : 000000000000000d/0000000b00000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
  0000000000000474 : 02009093
	mem stall : 0
	mem rdata : 0000000000000193
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                   13
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 000000000000000d du_dividend= 000000000000000d
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2623
IF ------
     pc : 000000000000049c
 is req : 1
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 000000000000000d
  op2     : 0000000b00000000
  alu     : 000000000000000d
  rs1/rs2 : 1/2
  reg1/reg2 : 000000000000000d/0000000b00000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
  0000000000000474 : 02009093
  reg[ 1] <= 0000000d00000000
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2624
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           0
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2625
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           1
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2626
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           2
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2627
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           3
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2628
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           4
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2629
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           5
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2630
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           6
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2631
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           7
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2632
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           8
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2633
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           9
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2634
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          10
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2635
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          11
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2636
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          12
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2637
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          13
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2638
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          14
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2639
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          15
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2640
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          16
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2641
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          17
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2642
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          18
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2643
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          19
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2644
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          20
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2645
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          21
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2646
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          22
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2647
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          23
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2648
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          24
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2649
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          25
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2650
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          26
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2651
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          27
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2652
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          28
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2653
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          29
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2654
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          30
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2655
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          31
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2656
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          32
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2657
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   239807672958224171008
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          33
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2658
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   719423018874672513024
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          34
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2659
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   719423018874672513024
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          35
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2660
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          36
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2661
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          37
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2662
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          38
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2663
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          39
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2664
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          40
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2665
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          41
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2666
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          42
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2667
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          43
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2668
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          44
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2669
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          45
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2670
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          46
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2671
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          47
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2672
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          48
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2673
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          49
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2674
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          50
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2675
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          51
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2676
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          52
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2677
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          53
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2678
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          54
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2679
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          55
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2680
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          56
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2681
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          57
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2682
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          58
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2683
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          59
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2684
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          60
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2685
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          61
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2686
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          62
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2687
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          63
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2688
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2689
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                  2637884402540465881088
mulunit_state 2
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2690
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2691
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000478 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00200293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  4
compare = 0
check_start

#                 2692
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  0000000000000480 : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  000000000000047c : 00120213
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000001/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000478 : 02209733
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=fe5212e3 itype=8 is_muldiv=0 funct7=127 imm=ffffffffffffffe4
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 2693
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  0000000000000484 : fe5212e3
  itype : 001000
  imm   : ffffffffffffffe4
EX -----
  0000000000000480 : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000047c : 00120213
	mem stall : 0
	mem rdata : ffffffffffffffb0
WB ----
  0000000000000478 : 02209733
  reg[14] <= 000000000000008f
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 2694
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  0000000000000488 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000484 : fe5212e3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000480 : 00200293
	mem stall : 0
	mem rdata : ffffffffffffffb0
WB ----
  000000000000047c : 00120213
  reg[ 4] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    2
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000002 du_dividend= 0000000000000002
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 2695
IF ------
     pc : 00000000000004a0
 is req : 1
 pc req : 000000000000049c
ID ------
  0000000000000488 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000484 : fe5212e3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000480 : 00200293
  reg[ 5] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    2
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000002 du_dividend= 0000000000000002
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 2696
IF ------
     pc : 00000000000004a4
 is req : 1
 pc req : 00000000000004a0
ID ------
  0000000000000488 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000484 : fe5212e3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  143
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=16771c63 itype=8 is_muldiv=0 funct7=11 imm=0000000000000178
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  5
exs_rs1_addr =  0
compare = 0
check_start

#                 2697
IF ------
     pc : 00000000000004a8
 is req : 1
 pc req : 00000000000004a4
ID ------
  000000000000048c : 16771c63
  itype : 001000
  imm   : 0000000000000178
EX -----
  0000000000000488 : 08f00393
  op1     : 0000000000000000
  op2     : 000000000000008f
  alu     : 000000000000008f
  rs1/rs2 : 0/15
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000484 : fe5212e3
	mem stall : 0
	mem rdata : ffffffffffff9093
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                  143
mulunit_op2                  165
mulunit_add_count          64
op1 = 000000000000008f du_dividend= 000000000000008f
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=01500193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000015
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 2698
IF ------
     pc : 00000000000004ac
 is req : 1
 pc req : 00000000000004a8
ID ------
  0000000000000490 : 01500193
  itype : 000010
  imm   : 0000000000000015
EX -----
  000000000000048c : 16771c63
  op1     : 000000000000008f
  op2     : 00000000000000a5
  alu     : 0000000000000134
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000000008f/00000000000000a5
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000488 : 08f00393
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
  0000000000000484 : fe5212e3
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                  143
mulunit_op2                  165
mulunit_add_count          64
op1 = 000000000000008f du_dividend= 000000000000008f
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=01500193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000015
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 2699
IF ------
     pc : 00000000000004b0
 is req : 1
 pc req : 00000000000004ac
ID ------
  0000000000000490 : 01500193
  itype : 000010
  imm   : 0000000000000015
EX -----
  000000000000048c : 16771c63
  op1     : 000000000000008f
  op2     : 00000000000000a5
  alu     : 0000000000000134
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000000008f/00000000000000a5
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000488 : 08f00393
  reg[ 7] <= 000000000000008f
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                  143
mulunit_op2                  143
mulunit_add_count          64
op1 = 000000000000008f du_dividend= 000000000000008f
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=01500193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000015
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 2700
IF ------
     pc : 00000000000004b0
 is req : 0
 pc req : 00000000000004ac
ID ------
  0000000000000490 : 01500193
  itype : 000010
  imm   : 0000000000000015
EX -----
  000000000000048c : 16771c63
  op1     : 000000000000008f
  op2     : 000000000000008f
  alu     : 000000000000011e
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000000008f/000000000000008f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   21
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000015 du_divisor= 0000000000000015
DECODE: inst=00000213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                 2701
IF ------
     pc : 00000000000004b0
 is req : 0
 pc req : 00000000000004ac
ID ------
  0000000000000494 : 00000213
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000490 : 01500193
  op1     : 0000000000000000
  op2     : 0000000000000015
  alu     : 0000000000000015
  rs1/rs2 : 0/21
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000048c : 16771c63
	mem stall : 0
	mem rdata : 0000000000000020
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 2702
IF ------
     pc : 00000000000004b0
 is req : 0
 pc req : 00000000000004ac
ID ------
  0000000000000498 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000494 : 00000213
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=24
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000490 : 01500193
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
  000000000000048c : 16771c63
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000015 @pc=0000000000000490
check_start

#                 2703
IF ------
     pc : 00000000000004b0
 is req : 0
 pc req : 00000000000004ac
ID ------
  000000000000049c : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000498 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000494 : 00000213
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000000490 : 01500193
  reg[ 3] <= 0000000000000015
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=0070009b itype=2 is_muldiv=0 funct7=0 imm=0000000000000007
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 2704
IF ------
     pc : 00000000000004b4
 is req : 1
 pc req : 00000000000004b0
ID ------
  00000000000004a0 : 0070009b
  itype : 000010
  imm   : 0000000000000007
EX -----
  000000000000049c : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000498 : 00b0011b
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000000494 : 00000213
  reg[ 4] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=0070009b itype=2 is_muldiv=0 funct7=0 imm=0000000000000007
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 2705
IF ------
     pc : 00000000000004b8
 is req : 1
 pc req : 00000000000004b4
ID ------
  00000000000004a0 : 0070009b
  itype : 000010
  imm   : 0000000000000007
EX -----
  000000000000049c : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000498 : 00b0011b
  reg[ 2] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=0070009b itype=2 is_muldiv=0 funct7=0 imm=0000000000000007
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 2706
IF ------
     pc : 00000000000004bc
 is req : 1
 pc req : 00000000000004b8
ID ------
  00000000000004a0 : 0070009b
  itype : 000010
  imm   : 0000000000000007
EX -----
  000000000000049c : 02011113
  op1     : 000000000000000b
  op2     : 0000000000000020
  alu     : 0000000b00000000
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    7
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=02109093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000021
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                 2707
IF ------
     pc : 00000000000004c0
 is req : 1
 pc req : 00000000000004bc
ID ------
  00000000000004a4 : 02109093
  itype : 000010
  imm   : 0000000000000021
EX -----
  00000000000004a0 : 0070009b
  op1     : 0000000000000000
  op2     : 0000000000000007
  alu     : 0000000000000007
  rs1/rs2 : 0/7
  reg1/reg2 : 0000000000000000/000000000000008f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000049c : 02011113
	mem stall : 0
	mem rdata : 00000000000010e3
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2708
IF ------
     pc : 00000000000004c4
 is req : 1
 pc req : 00000000000004c0
ID ------
  00000000000004a8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000004a4 : 02109093
  op1     : 0000000d00000000
  op2     : 0000000000000021
  alu     : 0000000000000000
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000004a0 : 0070009b
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
  000000000000049c : 02011113
  reg[ 2] <= 0000000b00000000
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2709
IF ------
     pc : 00000000000004c8
 is req : 1
 pc req : 00000000000004c4
ID ------
  00000000000004a8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000004a4 : 02109093
  op1     : 0000000d00000000
  op2     : 0000000000000021
  alu     : 0000000000000000
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000004a0 : 0070009b
  reg[ 1] <= 0000000000000007
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    7
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000000000007 du_dividend= 0000000000000007
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2710
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004a8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000004a4 : 02109093
  op1     : 0000000000000007
  op2     : 0000000000000021
  alu     : 0000000e00000000
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000000000007/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 2711
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004ac : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000004a8 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000004a4 : 02109093
	mem stall : 0
	mem rdata : 0000000000000213
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    7
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000000000007 du_dividend= 0000000000000007
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2712
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000000000007
  op2     : 0000000b00000000
  alu     : 0000000000000007
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000000000007/0000000b00000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
  00000000000004a8 : 00000013
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  00000000000004a4 : 02109093
  reg[ 1] <= 0000000e00000000
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2713
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
  00000000000004a8 : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           0
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2714
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           1
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2715
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           2
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2716
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           3
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2717
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           4
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2718
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           5
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2719
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           6
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2720
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           7
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2721
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           8
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2722
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           9
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2723
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          10
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2724
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          11
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2725
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          12
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2726
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          13
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2727
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          14
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2728
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          15
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2729
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          16
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2730
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          17
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2731
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          18
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2732
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          19
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2733
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          20
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2734
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          21
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2735
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          22
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2736
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          23
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2737
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          24
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2738
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          25
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2739
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          26
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2740
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          27
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2741
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          28
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2742
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          29
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2743
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          30
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2744
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          31
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2745
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          32
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2746
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   258254417031933722624
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          33
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2747
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   774763251095801167872
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          34
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2748
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   774763251095801167872
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          35
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2749
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          36
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2750
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          37
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2751
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          38
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2752
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          39
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2753
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          40
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2754
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          41
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2755
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          42
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2756
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          43
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2757
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          44
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2758
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          45
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2759
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          46
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2760
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          47
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2761
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          48
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2762
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          49
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2763
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          50
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2764
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          51
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2765
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          52
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2766
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          53
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2767
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          54
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2768
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          55
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2769
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          56
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2770
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          57
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2771
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          58
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2772
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          59
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2773
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          60
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2774
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          61
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2775
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          62
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2776
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          63
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2777
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2778
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                  2840798587351270948864
mulunit_state 2
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2779
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2780
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00200293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  4
compare = 0
check_start

#                 2781
IF ------
     pc : 00000000000004c8
 is req : 0
 pc req : 00000000000004c4
ID ------
  00000000000004b4 : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  00000000000004b0 : 00120213
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000000/0000000e00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000004ac : 02209733
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=fe5210e3 itype=8 is_muldiv=0 funct7=127 imm=ffffffffffffffe0
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 2782
IF ------
     pc : 00000000000004cc
 is req : 1
 pc req : 00000000000004c8
ID ------
  00000000000004b8 : fe5210e3
  itype : 001000
  imm   : ffffffffffffffe0
EX -----
  00000000000004b4 : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000004b0 : 00120213
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
  00000000000004ac : 02209733
  reg[14] <= 000000000000009a
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 2783
IF ------
     pc : 00000000000004d0
 is req : 1
 pc req : 00000000000004cc
ID ------
  00000000000004bc : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  00000000000004b8 : fe5210e3
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000004b4 : 00200293
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000004b0 : 00120213
  reg[ 4] <= 0000000000000001
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 2784
IF ------
     pc : 00000000000004d4
 is req : 1
 pc req : 00000000000004d0
ID ------
  00000000000004bc : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  00000000000004b8 : fe5210e3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000004b4 : 00200293
  reg[ 5] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 2785
IF ------
     pc : 00000000000004d8
 is req : 1
 pc req : 00000000000004d4
ID ------
  00000000000004bc : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  00000000000004b8 : fe5210e3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  154
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=14771263 itype=8 is_muldiv=0 funct7=10 imm=0000000000000144
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 2786
IF ------
     pc : 00000000000004dc
 is req : 1
 pc req : 00000000000004d8
ID ------
  00000000000004c0 : 14771263
  itype : 001000
  imm   : 0000000000000144
EX -----
  00000000000004bc : 09a00393
  op1     : 0000000000000000
  op2     : 000000000000009a
  alu     : 000000000000009a
  rs1/rs2 : 0/26
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000004b8 : fe5210e3
	mem stall : 0
	mem rdata : 0000000000000000
 JUMP TO : 0000000000000498
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  154
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=00000213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 2787
IF ------
     pc : 0000000000000498
 is req : 0
 pc req : 00000000000004d8
ID ------
EX -----
MEM -----
WB ----
  00000000000004b8 : fe5210e3
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  154
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=00000213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 2788
IF ------
     pc : 000000000000049c
 is req : 1
 pc req : 0000000000000498
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  154
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=00000213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 2789
IF ------
     pc : 00000000000004a0
 is req : 1
 pc req : 000000000000049c
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  154
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 2790
IF ------
     pc : 00000000000004a4
 is req : 1
 pc req : 00000000000004a0
ID ------
  0000000000000498 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 2791
IF ------
     pc : 00000000000004a8
 is req : 1
 pc req : 00000000000004a4
ID ------
  000000000000049c : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000498 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=0070009b itype=2 is_muldiv=0 funct7=0 imm=0000000000000007
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 2792
IF ------
     pc : 00000000000004ac
 is req : 1
 pc req : 00000000000004a8
ID ------
  00000000000004a0 : 0070009b
  itype : 000010
  imm   : 0000000000000007
EX -----
  000000000000049c : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000498 : 00b0011b
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=0070009b itype=2 is_muldiv=0 funct7=0 imm=0000000000000007
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 2793
IF ------
     pc : 00000000000004b0
 is req : 1
 pc req : 00000000000004ac
ID ------
  00000000000004a0 : 0070009b
  itype : 000010
  imm   : 0000000000000007
EX -----
  000000000000049c : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000498 : 00b0011b
  reg[ 2] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=0070009b itype=2 is_muldiv=0 funct7=0 imm=0000000000000007
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 2794
IF ------
     pc : 00000000000004b4
 is req : 1
 pc req : 00000000000004b0
ID ------
  00000000000004a0 : 0070009b
  itype : 000010
  imm   : 0000000000000007
EX -----
  000000000000049c : 02011113
  op1     : 000000000000000b
  op2     : 0000000000000020
  alu     : 0000000b00000000
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    7
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=02109093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000021
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                 2795
IF ------
     pc : 00000000000004b8
 is req : 1
 pc req : 00000000000004b4
ID ------
  00000000000004a4 : 02109093
  itype : 000010
  imm   : 0000000000000021
EX -----
  00000000000004a0 : 0070009b
  op1     : 0000000000000000
  op2     : 0000000000000007
  alu     : 0000000000000007
  rs1/rs2 : 0/7
  reg1/reg2 : 0000000000000000/000000000000008f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000049c : 02011113
	mem stall : 0
	mem rdata : 0000000000000213
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2796
IF ------
     pc : 00000000000004bc
 is req : 1
 pc req : 00000000000004b8
ID ------
  00000000000004a8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000004a4 : 02109093
  op1     : 0000000e00000000
  op2     : 0000000000000021
  alu     : 0000000000000000
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000e00000000/0000000e00000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000004a0 : 0070009b
	mem stall : 0
	mem rdata : 0000000000000009
WB ----
  000000000000049c : 02011113
  reg[ 2] <= 0000000b00000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2797
IF ------
     pc : 00000000000004c0
 is req : 1
 pc req : 00000000000004bc
ID ------
  00000000000004a8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000004a4 : 02109093
  op1     : 0000000e00000000
  op2     : 0000000000000021
  alu     : 0000000000000000
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000e00000000/0000000e00000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000004a0 : 0070009b
  reg[ 1] <= 0000000000000007
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    7
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000000000007 du_dividend= 0000000000000007
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2798
IF ------
     pc : 00000000000004c4
 is req : 1
 pc req : 00000000000004c0
ID ------
  00000000000004a8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000004a4 : 02109093
  op1     : 0000000000000007
  op2     : 0000000000000021
  alu     : 0000000e00000000
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000000000007/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 2799
IF ------
     pc : 00000000000004c8
 is req : 1
 pc req : 00000000000004c4
ID ------
  00000000000004ac : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000004a8 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000004a4 : 02109093
	mem stall : 0
	mem rdata : 0000000000001263
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    7
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000000000007 du_dividend= 0000000000000007
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2800
IF ------
     pc : 00000000000004cc
 is req : 1
 pc req : 00000000000004c8
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000000000007
  op2     : 0000000b00000000
  alu     : 0000000000000007
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000000000007/0000000b00000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
  00000000000004a8 : 00000013
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  00000000000004a4 : 02109093
  reg[ 1] <= 0000000e00000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2801
IF ------
     pc : 00000000000004d0
 is req : 1
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
  00000000000004a8 : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           0
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2802
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           1
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2803
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           2
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2804
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           3
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2805
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           4
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2806
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           5
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2807
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           6
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2808
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           7
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2809
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           8
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2810
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           9
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2811
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          10
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2812
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          11
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2813
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          12
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2814
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          13
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2815
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          14
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2816
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          15
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2817
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          16
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2818
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          17
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2819
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          18
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2820
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          19
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2821
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          20
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2822
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          21
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2823
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          22
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2824
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          23
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2825
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          24
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2826
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          25
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2827
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          26
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2828
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          27
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2829
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          28
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2830
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          29
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2831
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          30
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2832
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          31
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2833
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          32
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2834
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   258254417031933722624
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          33
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2835
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   774763251095801167872
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          34
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2836
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   774763251095801167872
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          35
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2837
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          36
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2838
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          37
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2839
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          38
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2840
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          39
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2841
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          40
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2842
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          41
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2843
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          42
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2844
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          43
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2845
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          44
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2846
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          45
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2847
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          46
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2848
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          47
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2849
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          48
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2850
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          49
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2851
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          50
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2852
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          51
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2853
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          52
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2854
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          53
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2855
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          54
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2856
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          55
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2857
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          56
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2858
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          57
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2859
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          58
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2860
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          59
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2861
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          60
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2862
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          61
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2863
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          62
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2864
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          63
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2865
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2866
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                  2840798587351270948864
mulunit_state 2
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2867
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2868
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b0 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004ac : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00200293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  4
compare = 0
check_start

#                 2869
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b4 : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  00000000000004b0 : 00120213
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000001/0000000e00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000004ac : 02209733
	mem stall : 0
	mem rdata : 0000000000000201
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=fe5210e3 itype=8 is_muldiv=0 funct7=127 imm=ffffffffffffffe0
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 2870
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004b8 : fe5210e3
  itype : 001000
  imm   : ffffffffffffffe0
EX -----
  00000000000004b4 : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000004b0 : 00120213
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
  00000000000004ac : 02209733
  reg[14] <= 000000000000009a
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 2871
IF ------
     pc : 00000000000004d0
 is req : 0
 pc req : 00000000000004cc
ID ------
  00000000000004bc : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  00000000000004b8 : fe5210e3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000004b4 : 00200293
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
  00000000000004b0 : 00120213
  reg[ 4] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    2
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000002 du_dividend= 0000000000000002
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 2872
IF ------
     pc : 00000000000004d4
 is req : 1
 pc req : 00000000000004d0
ID ------
  00000000000004bc : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  00000000000004b8 : fe5210e3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  00000000000004b4 : 00200293
  reg[ 5] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    2
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000002 du_dividend= 0000000000000002
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 2873
IF ------
     pc : 00000000000004d8
 is req : 1
 pc req : 00000000000004d4
ID ------
  00000000000004bc : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  00000000000004b8 : fe5210e3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  154
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=14771263 itype=8 is_muldiv=0 funct7=10 imm=0000000000000144
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 2874
IF ------
     pc : 00000000000004dc
 is req : 1
 pc req : 00000000000004d8
ID ------
  00000000000004c0 : 14771263
  itype : 001000
  imm   : 0000000000000144
EX -----
  00000000000004bc : 09a00393
  op1     : 0000000000000000
  op2     : 000000000000009a
  alu     : 000000000000009a
  rs1/rs2 : 0/26
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000004b8 : fe5210e3
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                  154
mulunit_op2                  143
mulunit_add_count          64
op1 = 000000000000009a du_dividend= 000000000000009a
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=01600193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000016
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 2875
IF ------
     pc : 00000000000004e0
 is req : 1
 pc req : 00000000000004dc
ID ------
  00000000000004c4 : 01600193
  itype : 000010
  imm   : 0000000000000016
EX -----
  00000000000004c0 : 14771263
  op1     : 000000000000009a
  op2     : 000000000000008f
  alu     : 0000000000000129
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000000009a/000000000000008f
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000004bc : 09a00393
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000004b8 : fe5210e3
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                  154
mulunit_op2                  143
mulunit_add_count          64
op1 = 000000000000009a du_dividend= 000000000000009a
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=01600193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000016
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 2876
IF ------
     pc : 00000000000004e4
 is req : 1
 pc req : 00000000000004e0
ID ------
  00000000000004c4 : 01600193
  itype : 000010
  imm   : 0000000000000016
EX -----
  00000000000004c0 : 14771263
  op1     : 000000000000009a
  op2     : 000000000000008f
  alu     : 0000000000000129
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000000009a/000000000000008f
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000004bc : 09a00393
  reg[ 7] <= 000000000000009a
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                  154
mulunit_op2                  154
mulunit_add_count          64
op1 = 000000000000009a du_dividend= 000000000000009a
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=01600193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000016
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 2877
IF ------
     pc : 00000000000004e4
 is req : 0
 pc req : 00000000000004e0
ID ------
  00000000000004c4 : 01600193
  itype : 000010
  imm   : 0000000000000016
EX -----
  00000000000004c0 : 14771263
  op1     : 000000000000009a
  op2     : 000000000000009a
  alu     : 0000000000000134
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000000009a/000000000000009a
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   22
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000016 du_divisor= 0000000000000016
DECODE: inst=00000213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 2878
IF ------
     pc : 00000000000004e4
 is req : 0
 pc req : 00000000000004e0
ID ------
  00000000000004c8 : 00000213
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000004c4 : 01600193
  op1     : 0000000000000000
  op2     : 0000000000000016
  alu     : 0000000000000016
  rs1/rs2 : 0/22
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000004c0 : 14771263
	mem stall : 0
	mem rdata : ffffffffffff9733
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 2879
IF ------
     pc : 00000000000004e4
 is req : 0
 pc req : 00000000000004e0
ID ------
  00000000000004cc : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  00000000000004c8 : 00000213
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000004c4 : 01600193
	mem stall : 0
	mem rdata : 0000000000000020
WB ----
  00000000000004c0 : 14771263
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000016 @pc=00000000000004c4
check_start

#                 2880
IF ------
     pc : 00000000000004e4
 is req : 0
 pc req : 00000000000004e0
ID ------
  00000000000004d0 : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  00000000000004cc : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000004c8 : 00000213
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  00000000000004c4 : 01600193
  reg[ 3] <= 0000000000000016
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00f0009b itype=2 is_muldiv=0 funct7=0 imm=000000000000000f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 2881
IF ------
     pc : 00000000000004e8
 is req : 1
 pc req : 00000000000004e4
ID ------
  00000000000004d4 : 00f0009b
  itype : 000010
  imm   : 000000000000000f
EX -----
  00000000000004d0 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000004cc : 00b0011b
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000004c8 : 00000213
  reg[ 4] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00f0009b itype=2 is_muldiv=0 funct7=0 imm=000000000000000f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 2882
IF ------
     pc : 00000000000004ec
 is req : 1
 pc req : 00000000000004e8
ID ------
  00000000000004d4 : 00f0009b
  itype : 000010
  imm   : 000000000000000f
EX -----
  00000000000004d0 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000004cc : 00b0011b
  reg[ 2] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00f0009b itype=2 is_muldiv=0 funct7=0 imm=000000000000000f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 2883
IF ------
     pc : 00000000000004f0
 is req : 1
 pc req : 00000000000004ec
ID ------
  00000000000004d4 : 00f0009b
  itype : 000010
  imm   : 000000000000000f
EX -----
  00000000000004d0 : 02011113
  op1     : 000000000000000b
  op2     : 0000000000000020
  alu     : 0000000b00000000
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   15
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000f du_divisor= 000000000000000f
DECODE: inst=02009093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                 2884
IF ------
     pc : 00000000000004f4
 is req : 1
 pc req : 00000000000004f0
ID ------
  00000000000004d8 : 02009093
  itype : 000010
  imm   : 0000000000000020
EX -----
  00000000000004d4 : 00f0009b
  op1     : 0000000000000000
  op2     : 000000000000000f
  alu     : 000000000000000f
  rs1/rs2 : 0/15
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000004d0 : 02011113
	mem stall : 0
	mem rdata : 0000000000001ee3
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2885
IF ------
     pc : 00000000000004f8
 is req : 1
 pc req : 00000000000004f4
ID ------
  00000000000004dc : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000004d8 : 02009093
  op1     : 0000000e00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000e00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000004d4 : 00f0009b
	mem stall : 0
	mem rdata : 000000000000000a
WB ----
  00000000000004d0 : 02011113
  reg[ 2] <= 0000000b00000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2886
IF ------
     pc : 00000000000004fc
 is req : 1
 pc req : 00000000000004f8
ID ------
  00000000000004dc : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000004d8 : 02009093
  op1     : 0000000e00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000e00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000004d4 : 00f0009b
  reg[ 1] <= 000000000000000f
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                   15
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000f du_dividend= 000000000000000f
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2887
IF ------
     pc : 00000000000004fc
 is req : 0
 pc req : 00000000000004f8
ID ------
  00000000000004dc : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000004d8 : 02009093
  op1     : 000000000000000f
  op2     : 0000000000000020
  alu     : 0000000f00000000
  rs1/rs2 : 1/0
  reg1/reg2 : 000000000000000f/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 2888
IF ------
     pc : 00000000000004fc
 is req : 0
 pc req : 00000000000004f8
ID ------
  00000000000004e0 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000004dc : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000004d8 : 02009093
	mem stall : 0
	mem rdata : 0000000000001663
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 2889
IF ------
     pc : 00000000000004fc
 is req : 0
 pc req : 00000000000004f8
ID ------
  00000000000004e4 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000004e0 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000004dc : 00000013
	mem stall : 0
	mem rdata : 0000000000000063
WB ----
  00000000000004d8 : 02009093
  reg[ 1] <= 0000000f00000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 2890
IF ------
     pc : 00000000000004fc
 is req : 0
 pc req : 00000000000004f8
ID ------
  00000000000004e4 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000004e0 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000004dc : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 2891
IF ------
     pc : 00000000000004fc
 is req : 0
 pc req : 00000000000004f8
ID ------
  00000000000004e4 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000004e0 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2892
IF ------
     pc : 00000000000004fc
 is req : 0
 pc req : 00000000000004f8
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
  00000000000004e0 : 00000013
	mem stall : 0
	mem rdata : 0000000000000063
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           0
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2893
IF ------
     pc : 0000000000000500
 is req : 1
 pc req : 00000000000004fc
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
  00000000000004e0 : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           1
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2894
IF ------
     pc : 0000000000000504
 is req : 1
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           2
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2895
IF ------
     pc : 0000000000000508
 is req : 1
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           3
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2896
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           4
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2897
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           5
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2898
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           6
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2899
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           7
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2900
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           8
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2901
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           9
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2902
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          10
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2903
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          11
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2904
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          12
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2905
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          13
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2906
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          14
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2907
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          15
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2908
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          16
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2909
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          17
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2910
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          18
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2911
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          19
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2912
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          20
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2913
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          21
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2914
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          22
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2915
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          23
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2916
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          24
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2917
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          25
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2918
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          26
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2919
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          27
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2920
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          28
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2921
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          29
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2922
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          30
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2923
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          31
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2924
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          32
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2925
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   276701161105643274240
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          33
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2926
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   830103483316929822720
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          34
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2927
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   830103483316929822720
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          35
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2928
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          36
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2929
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          37
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2930
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          38
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2931
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          39
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2932
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          40
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2933
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          41
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2934
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          42
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2935
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          43
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2936
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          44
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2937
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          45
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2938
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          46
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2939
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          47
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2940
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          48
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2941
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          49
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2942
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          50
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2943
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          51
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2944
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          52
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2945
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          53
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2946
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          54
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2947
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          55
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2948
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          56
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2949
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          57
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2950
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          58
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2951
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          59
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2952
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          60
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2953
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          61
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2954
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          62
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2955
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          63
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2956
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2957
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                  3043712772162076016640
mulunit_state 2
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2958
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2959
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00200293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  4
compare = 0
check_start

#                 2960
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004ec : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  00000000000004e8 : 00120213
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000000/0000000f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000004e4 : 02209733
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=fc521ee3 itype=8 is_muldiv=0 funct7=126 imm=ffffffffffffffdc
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 2961
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004f0 : fc521ee3
  itype : 001000
  imm   : ffffffffffffffdc
EX -----
  00000000000004ec : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000004e8 : 00120213
	mem stall : 0
	mem rdata : 0000000000000011
WB ----
  00000000000004e4 : 02209733
  reg[14] <= 00000000000000a5
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 2962
IF ------
     pc : 0000000000000508
 is req : 0
 pc req : 0000000000000504
ID ------
  00000000000004f4 : 0a500393
  itype : 000010
  imm   : 00000000000000a5
EX -----
  00000000000004f0 : fc521ee3
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000004ec : 00200293
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
  00000000000004e8 : 00120213
  reg[ 4] <= 0000000000000001
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 2963
IF ------
     pc : 000000000000050c
 is req : 1
 pc req : 0000000000000508
ID ------
  00000000000004f4 : 0a500393
  itype : 000010
  imm   : 00000000000000a5
EX -----
  00000000000004f0 : fc521ee3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000004ec : 00200293
  reg[ 5] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 2964
IF ------
     pc : 0000000000000510
 is req : 1
 pc req : 000000000000050c
ID ------
  00000000000004f4 : 0a500393
  itype : 000010
  imm   : 00000000000000a5
EX -----
  00000000000004f0 : fc521ee3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  165
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=10771663 itype=8 is_muldiv=0 funct7=8 imm=000000000000010c
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 2965
IF ------
     pc : 0000000000000514
 is req : 1
 pc req : 0000000000000510
ID ------
  00000000000004f8 : 10771663
  itype : 001000
  imm   : 000000000000010c
EX -----
  00000000000004f4 : 0a500393
  op1     : 0000000000000000
  op2     : 00000000000000a5
  alu     : 00000000000000a5
  rs1/rs2 : 0/5
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000004f0 : fc521ee3
	mem stall : 0
	mem rdata : 0000000000000000
 JUMP TO : 00000000000004cc
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  165
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=10771663 itype=8 is_muldiv=0 funct7=8 imm=000000000000010c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 2966
IF ------
     pc : 00000000000004cc
 is req : 0
 pc req : 0000000000000510
ID ------
EX -----
MEM -----
WB ----
  00000000000004f0 : fc521ee3
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  165
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=10771663 itype=8 is_muldiv=0 funct7=8 imm=000000000000010c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 2967
IF ------
     pc : 00000000000004d0
 is req : 1
 pc req : 00000000000004cc
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  165
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=10771663 itype=8 is_muldiv=0 funct7=8 imm=000000000000010c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 2968
IF ------
     pc : 00000000000004d4
 is req : 1
 pc req : 00000000000004d0
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  165
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 2969
IF ------
     pc : 00000000000004d8
 is req : 1
 pc req : 00000000000004d4
ID ------
  00000000000004cc : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 2970
IF ------
     pc : 00000000000004dc
 is req : 1
 pc req : 00000000000004d8
ID ------
  00000000000004d0 : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  00000000000004cc : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=29
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00f0009b itype=2 is_muldiv=0 funct7=0 imm=000000000000000f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 2971
IF ------
     pc : 00000000000004e0
 is req : 1
 pc req : 00000000000004dc
ID ------
  00000000000004d4 : 00f0009b
  itype : 000010
  imm   : 000000000000000f
EX -----
  00000000000004d0 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=29
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000004cc : 00b0011b
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00f0009b itype=2 is_muldiv=0 funct7=0 imm=000000000000000f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 2972
IF ------
     pc : 00000000000004e4
 is req : 1
 pc req : 00000000000004e0
ID ------
  00000000000004d4 : 00f0009b
  itype : 000010
  imm   : 000000000000000f
EX -----
  00000000000004d0 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000004cc : 00b0011b
  reg[ 2] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00f0009b itype=2 is_muldiv=0 funct7=0 imm=000000000000000f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 2973
IF ------
     pc : 00000000000004e8
 is req : 1
 pc req : 00000000000004e4
ID ------
  00000000000004d4 : 00f0009b
  itype : 000010
  imm   : 000000000000000f
EX -----
  00000000000004d0 : 02011113
  op1     : 000000000000000b
  op2     : 0000000000000020
  alu     : 0000000b00000000
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   15
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000f du_divisor= 000000000000000f
DECODE: inst=02009093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                 2974
IF ------
     pc : 00000000000004ec
 is req : 1
 pc req : 00000000000004e8
ID ------
  00000000000004d8 : 02009093
  itype : 000010
  imm   : 0000000000000020
EX -----
  00000000000004d4 : 00f0009b
  op1     : 0000000000000000
  op2     : 000000000000000f
  alu     : 000000000000000f
  rs1/rs2 : 0/15
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000004d0 : 02011113
	mem stall : 0
	mem rdata : 0000000000000213
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2975
IF ------
     pc : 00000000000004f0
 is req : 1
 pc req : 00000000000004ec
ID ------
  00000000000004dc : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000004d8 : 02009093
  op1     : 0000000f00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000f00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000004d4 : 00f0009b
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000004d0 : 02011113
  reg[ 2] <= 0000000b00000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2976
IF ------
     pc : 00000000000004f4
 is req : 1
 pc req : 00000000000004f0
ID ------
  00000000000004dc : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000004d8 : 02009093
  op1     : 0000000f00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000f00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000004d4 : 00f0009b
  reg[ 1] <= 000000000000000f
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                   15
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000f du_dividend= 000000000000000f
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 2977
IF ------
     pc : 00000000000004f8
 is req : 1
 pc req : 00000000000004f4
ID ------
  00000000000004dc : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000004d8 : 02009093
  op1     : 000000000000000f
  op2     : 0000000000000020
  alu     : 0000000f00000000
  rs1/rs2 : 1/0
  reg1/reg2 : 000000000000000f/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 2978
IF ------
     pc : 00000000000004fc
 is req : 1
 pc req : 00000000000004f8
ID ------
  00000000000004e0 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000004dc : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000004d8 : 02009093
	mem stall : 0
	mem rdata : 0000000000001663
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 2979
IF ------
     pc : 0000000000000500
 is req : 1
 pc req : 00000000000004fc
ID ------
  00000000000004e4 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000004e0 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000004dc : 00000013
	mem stall : 0
	mem rdata : 0000000000000063
WB ----
  00000000000004d8 : 02009093
  reg[ 1] <= 0000000f00000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 2980
IF ------
     pc : 0000000000000504
 is req : 1
 pc req : 0000000000000500
ID ------
  00000000000004e4 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000004e0 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000004dc : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 2981
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e4 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000004e0 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2982
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
  00000000000004e0 : 00000013
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           0
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2983
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
  00000000000004e0 : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           1
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2984
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           2
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2985
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           3
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2986
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           4
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2987
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           5
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2988
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           6
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2989
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           7
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2990
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           8
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2991
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           9
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2992
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          10
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2993
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          11
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2994
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          12
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2995
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          13
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2996
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          14
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2997
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          15
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2998
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          16
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 2999
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          17
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3000
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          18
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3001
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          19
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3002
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          20
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3003
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          21
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3004
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          22
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3005
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          23
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3006
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          24
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3007
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          25
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3008
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          26
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3009
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          27
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3010
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          28
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3011
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          29
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3012
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          30
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3013
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          31
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3014
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          32
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3015
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   276701161105643274240
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          33
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3016
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   830103483316929822720
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          34
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3017
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   830103483316929822720
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          35
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3018
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          36
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3019
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          37
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3020
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          38
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3021
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          39
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3022
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          40
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3023
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          41
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3024
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          42
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3025
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          43
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3026
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          44
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3027
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          45
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3028
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          46
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3029
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          47
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3030
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          48
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3031
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          49
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3032
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          50
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3033
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          51
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3034
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          52
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3035
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          53
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3036
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          54
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3037
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          55
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3038
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          56
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3039
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          57
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3040
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          58
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3041
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          59
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3042
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          60
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3043
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          61
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3044
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          62
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3045
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          63
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3046
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3047
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                  3043712772162076016640
mulunit_state 2
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3048
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3049
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000004e4 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00200293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  4
compare = 0
check_start

#                 3050
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004ec : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  00000000000004e8 : 00120213
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000001/0000000f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000004e4 : 02209733
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=fc521ee3 itype=8 is_muldiv=0 funct7=126 imm=ffffffffffffffdc
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 3051
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000500
ID ------
  00000000000004f0 : fc521ee3
  itype : 001000
  imm   : ffffffffffffffdc
EX -----
  00000000000004ec : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000004e8 : 00120213
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000004e4 : 02209733
  reg[14] <= 00000000000000a5
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 3052
IF ------
     pc : 0000000000000508
 is req : 1
 pc req : 0000000000000504
ID ------
  00000000000004f4 : 0a500393
  itype : 000010
  imm   : 00000000000000a5
EX -----
  00000000000004f0 : fc521ee3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000004ec : 00200293
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000004e8 : 00120213
  reg[ 4] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    2
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000002 du_dividend= 0000000000000002
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 3053
IF ------
     pc : 000000000000050c
 is req : 1
 pc req : 0000000000000508
ID ------
  00000000000004f4 : 0a500393
  itype : 000010
  imm   : 00000000000000a5
EX -----
  00000000000004f0 : fc521ee3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  00000000000004ec : 00200293
  reg[ 5] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    2
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000002 du_dividend= 0000000000000002
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 3054
IF ------
     pc : 0000000000000510
 is req : 1
 pc req : 000000000000050c
ID ------
  00000000000004f4 : 0a500393
  itype : 000010
  imm   : 00000000000000a5
EX -----
  00000000000004f0 : fc521ee3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  165
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=10771663 itype=8 is_muldiv=0 funct7=8 imm=000000000000010c
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 3055
IF ------
     pc : 0000000000000514
 is req : 1
 pc req : 0000000000000510
ID ------
  00000000000004f8 : 10771663
  itype : 001000
  imm   : 000000000000010c
EX -----
  00000000000004f4 : 0a500393
  op1     : 0000000000000000
  op2     : 00000000000000a5
  alu     : 00000000000000a5
  rs1/rs2 : 0/5
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000004f0 : fc521ee3
	mem stall : 0
	mem rdata : ffffffffffff9093
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                  165
mulunit_op2                  154
mulunit_add_count          64
op1 = 00000000000000a5 du_dividend= 00000000000000a5
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=01700193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000017
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 3056
IF ------
     pc : 0000000000000518
 is req : 1
 pc req : 0000000000000514
ID ------
  00000000000004fc : 01700193
  itype : 000010
  imm   : 0000000000000017
EX -----
  00000000000004f8 : 10771663
  op1     : 00000000000000a5
  op2     : 000000000000009a
  alu     : 000000000000013f
  rs1/rs2 : 14/7
  reg1/reg2 : 00000000000000a5/000000000000009a
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=29
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000004f4 : 0a500393
	mem stall : 0
	mem rdata : ffffffffffffff90
WB ----
  00000000000004f0 : fc521ee3
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                  165
mulunit_op2                  154
mulunit_add_count          64
op1 = 00000000000000a5 du_dividend= 00000000000000a5
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=01700193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000017
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 3057
IF ------
     pc : 000000000000051c
 is req : 1
 pc req : 0000000000000518
ID ------
  00000000000004fc : 01700193
  itype : 000010
  imm   : 0000000000000017
EX -----
  00000000000004f8 : 10771663
  op1     : 00000000000000a5
  op2     : 000000000000009a
  alu     : 000000000000013f
  rs1/rs2 : 14/7
  reg1/reg2 : 00000000000000a5/000000000000009a
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000004f4 : 0a500393
  reg[ 7] <= 00000000000000a5
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                  165
mulunit_op2                  165
mulunit_add_count          64
op1 = 00000000000000a5 du_dividend= 00000000000000a5
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=01700193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000017
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 3058
IF ------
     pc : 000000000000051c
 is req : 0
 pc req : 0000000000000518
ID ------
  00000000000004fc : 01700193
  itype : 000010
  imm   : 0000000000000017
EX -----
  00000000000004f8 : 10771663
  op1     : 00000000000000a5
  op2     : 00000000000000a5
  alu     : 000000000000014a
  rs1/rs2 : 14/7
  reg1/reg2 : 00000000000000a5/00000000000000a5
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   23
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000017 du_divisor= 0000000000000017
DECODE: inst=00000213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  0
compare = 0
check_start

#                 3059
IF ------
     pc : 000000000000051c
 is req : 0
 pc req : 0000000000000518
ID ------
  0000000000000500 : 00000213
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000004fc : 01700193
  op1     : 0000000000000000
  op2     : 0000000000000017
  alu     : 0000000000000017
  rs1/rs2 : 0/23
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000004f8 : 10771663
	mem stall : 0
	mem rdata : 0000000000000220
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3060
IF ------
     pc : 000000000000051c
 is req : 0
 pc req : 0000000000000518
ID ------
  0000000000000504 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000500 : 00000213
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000004fc : 01700193
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000004f8 : 10771663
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000017 @pc=00000000000004fc
check_start

#                 3061
IF ------
     pc : 000000000000051c
 is req : 0
 pc req : 0000000000000518
ID ------
  0000000000000508 : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000504 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000500 : 00000213
	mem stall : 0
	mem rdata : 0000000000000033
WB ----
  00000000000004fc : 01700193
  reg[ 3] <= 0000000000000017
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 3062
IF ------
     pc : 0000000000000520
 is req : 1
 pc req : 000000000000051c
ID ------
  000000000000050c : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000508 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000504 : 00b0011b
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
  0000000000000500 : 00000213
  reg[ 4] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 3063
IF ------
     pc : 0000000000000524
 is req : 1
 pc req : 0000000000000520
ID ------
  000000000000050c : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000508 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000504 : 00b0011b
  reg[ 2] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 3064
IF ------
     pc : 0000000000000528
 is req : 1
 pc req : 0000000000000524
ID ------
  000000000000050c : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000508 : 02011113
  op1     : 000000000000000b
  op2     : 0000000000000020
  alu     : 0000000b00000000
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00d0009b itype=2 is_muldiv=0 funct7=0 imm=000000000000000d
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                 3065
IF ------
     pc : 000000000000052c
 is req : 1
 pc req : 0000000000000528
ID ------
  0000000000000510 : 00d0009b
  itype : 000010
  imm   : 000000000000000d
EX -----
  000000000000050c : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000508 : 02011113
	mem stall : 0
	mem rdata : 0000000000000393
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   13
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000d du_divisor= 000000000000000d
DECODE: inst=02009093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3066
IF ------
     pc : 0000000000000530
 is req : 1
 pc req : 000000000000052c
ID ------
  0000000000000514 : 02009093
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000510 : 00d0009b
  op1     : 0000000000000000
  op2     : 000000000000000d
  alu     : 000000000000000d
  rs1/rs2 : 0/13
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000050c : 00000013
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000508 : 02011113
  reg[ 2] <= 0000000b00000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   13
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000d du_divisor= 000000000000000d
DECODE: inst=02009093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3067
IF ------
     pc : 0000000000000534
 is req : 1
 pc req : 0000000000000530
ID ------
  0000000000000514 : 02009093
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000510 : 00d0009b
  op1     : 0000000000000000
  op2     : 000000000000000d
  alu     : 000000000000000d
  rs1/rs2 : 0/13
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000050c : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   13
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000d du_divisor= 000000000000000d
DECODE: inst=02009093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3068
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  0000000000000514 : 02009093
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000510 : 00d0009b
  op1     : 0000000000000000
  op2     : 000000000000000d
  alu     : 000000000000000d
  rs1/rs2 : 0/13
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3069
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  0000000000000518 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000514 : 02009093
  op1     : 0000000f00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000f00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000510 : 00d0009b
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3070
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  0000000000000518 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000514 : 02009093
  op1     : 0000000f00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000f00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000510 : 00d0009b
  reg[ 1] <= 000000000000000d
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                   13
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000d du_dividend= 000000000000000d
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3071
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  0000000000000518 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000514 : 02009093
  op1     : 000000000000000d
  op2     : 0000000000000020
  alu     : 0000000d00000000
  rs1/rs2 : 1/0
  reg1/reg2 : 000000000000000d/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                   13
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 000000000000000d du_dividend= 000000000000000d
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3072
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 000000000000000d
  op2     : 0000000b00000000
  alu     : 000000000000000d
  rs1/rs2 : 1/2
  reg1/reg2 : 000000000000000d/0000000b00000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
  0000000000000514 : 02009093
	mem stall : 0
	mem rdata : 0000000000000193
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                   13
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 000000000000000d du_dividend= 000000000000000d
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3073
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 000000000000000d
  op2     : 0000000b00000000
  alu     : 000000000000000d
  rs1/rs2 : 1/2
  reg1/reg2 : 000000000000000d/0000000b00000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
  0000000000000514 : 02009093
  reg[ 1] <= 0000000d00000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3074
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           0
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3075
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           1
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3076
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           2
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3077
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           3
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3078
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           4
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3079
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           5
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3080
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           6
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3081
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           7
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3082
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           8
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3083
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           9
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3084
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          10
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3085
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          11
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3086
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          12
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3087
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          13
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3088
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          14
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3089
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          15
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3090
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          16
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3091
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          17
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3092
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          18
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3093
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          19
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3094
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          20
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3095
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          21
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3096
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          22
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3097
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          23
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3098
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          24
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3099
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          25
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3100
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          26
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3101
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          27
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3102
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          28
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3103
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          29
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3104
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          30
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3105
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          31
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3106
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          32
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3107
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   239807672958224171008
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          33
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3108
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   719423018874672513024
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          34
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3109
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   719423018874672513024
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          35
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3110
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          36
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3111
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          37
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3112
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          38
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3113
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          39
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3114
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          40
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3115
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          41
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3116
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          42
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3117
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          43
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3118
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          44
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3119
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          45
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3120
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          46
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3121
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          47
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3122
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          48
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3123
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          49
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3124
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          50
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3125
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          51
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3126
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          52
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3127
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          53
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3128
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          54
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3129
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          55
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3130
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          56
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3131
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          57
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3132
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          58
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3133
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          59
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3134
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          60
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3135
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          61
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3136
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          62
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3137
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          63
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3138
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3139
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                  2637884402540465881088
mulunit_state 2
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3140
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3141
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00200293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  4
compare = 0
check_start

#                 3142
IF ------
     pc : 0000000000000534
 is req : 0
 pc req : 0000000000000530
ID ------
  0000000000000520 : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  000000000000051c : 00120213
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000000/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000518 : 02209733
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=fe5210e3 itype=8 is_muldiv=0 funct7=127 imm=ffffffffffffffe0
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 3143
IF ------
     pc : 0000000000000538
 is req : 1
 pc req : 0000000000000534
ID ------
  0000000000000524 : fe5210e3
  itype : 001000
  imm   : ffffffffffffffe0
EX -----
  0000000000000520 : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000051c : 00120213
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
  0000000000000518 : 02209733
  reg[14] <= 000000000000008f
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 3144
IF ------
     pc : 000000000000053c
 is req : 1
 pc req : 0000000000000538
ID ------
  0000000000000528 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000524 : fe5210e3
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000520 : 00200293
	mem stall : 0
	mem rdata : ffffffffffffffb0
WB ----
  000000000000051c : 00120213
  reg[ 4] <= 0000000000000001
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 3145
IF ------
     pc : 0000000000000540
 is req : 1
 pc req : 000000000000053c
ID ------
  0000000000000528 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000524 : fe5210e3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000520 : 00200293
  reg[ 5] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 3146
IF ------
     pc : 0000000000000544
 is req : 1
 pc req : 0000000000000540
ID ------
  0000000000000528 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000524 : fe5210e3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  143
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=0c771c63 itype=8 is_muldiv=0 funct7=6 imm=00000000000000d8
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3147
IF ------
     pc : 0000000000000548
 is req : 1
 pc req : 0000000000000544
ID ------
  000000000000052c : 0c771c63
  itype : 001000
  imm   : 00000000000000d8
EX -----
  0000000000000528 : 08f00393
  op1     : 0000000000000000
  op2     : 000000000000008f
  alu     : 000000000000008f
  rs1/rs2 : 0/15
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000524 : fe5210e3
	mem stall : 0
	mem rdata : 0000000000000000
 JUMP TO : 0000000000000504
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  143
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=0c771c63 itype=8 is_muldiv=0 funct7=6 imm=00000000000000d8
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3148
IF ------
     pc : 0000000000000504
 is req : 0
 pc req : 0000000000000544
ID ------
EX -----
MEM -----
WB ----
  0000000000000524 : fe5210e3
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  143
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=0c771c63 itype=8 is_muldiv=0 funct7=6 imm=00000000000000d8
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3149
IF ------
     pc : 0000000000000508
 is req : 1
 pc req : 0000000000000504
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  143
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=0c771c63 itype=8 is_muldiv=0 funct7=6 imm=00000000000000d8
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3150
IF ------
     pc : 000000000000050c
 is req : 1
 pc req : 0000000000000508
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  143
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3151
IF ------
     pc : 0000000000000510
 is req : 1
 pc req : 000000000000050c
ID ------
  0000000000000504 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3152
IF ------
     pc : 0000000000000514
 is req : 1
 pc req : 0000000000000510
ID ------
  0000000000000508 : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000504 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 3153
IF ------
     pc : 0000000000000518
 is req : 1
 pc req : 0000000000000514
ID ------
  000000000000050c : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000508 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000504 : 00b0011b
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 3154
IF ------
     pc : 000000000000051c
 is req : 1
 pc req : 0000000000000518
ID ------
  000000000000050c : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000508 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000504 : 00b0011b
  reg[ 2] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 3155
IF ------
     pc : 0000000000000520
 is req : 1
 pc req : 000000000000051c
ID ------
  000000000000050c : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000508 : 02011113
  op1     : 000000000000000b
  op2     : 0000000000000020
  alu     : 0000000b00000000
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00d0009b itype=2 is_muldiv=0 funct7=0 imm=000000000000000d
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                 3156
IF ------
     pc : 0000000000000524
 is req : 1
 pc req : 0000000000000520
ID ------
  0000000000000510 : 00d0009b
  itype : 000010
  imm   : 000000000000000d
EX -----
  000000000000050c : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000508 : 02011113
	mem stall : 0
	mem rdata : 0000000000000293
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   13
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000d du_divisor= 000000000000000d
DECODE: inst=02009093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3157
IF ------
     pc : 0000000000000528
 is req : 1
 pc req : 0000000000000524
ID ------
  0000000000000514 : 02009093
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000510 : 00d0009b
  op1     : 0000000000000000
  op2     : 000000000000000d
  alu     : 000000000000000d
  rs1/rs2 : 0/13
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000050c : 00000013
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000508 : 02011113
  reg[ 2] <= 0000000b00000000
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   13
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000d du_divisor= 000000000000000d
DECODE: inst=02009093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3158
IF ------
     pc : 000000000000052c
 is req : 1
 pc req : 0000000000000528
ID ------
  0000000000000514 : 02009093
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000510 : 00d0009b
  op1     : 0000000000000000
  op2     : 000000000000000d
  alu     : 000000000000000d
  rs1/rs2 : 0/13
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000050c : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   13
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000d du_divisor= 000000000000000d
DECODE: inst=02009093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3159
IF ------
     pc : 0000000000000530
 is req : 1
 pc req : 000000000000052c
ID ------
  0000000000000514 : 02009093
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000510 : 00d0009b
  op1     : 0000000000000000
  op2     : 000000000000000d
  alu     : 000000000000000d
  rs1/rs2 : 0/13
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3160
IF ------
     pc : 0000000000000534
 is req : 1
 pc req : 0000000000000530
ID ------
  0000000000000518 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000514 : 02009093
  op1     : 0000000d00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000d00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000510 : 00d0009b
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3161
IF ------
     pc : 0000000000000538
 is req : 1
 pc req : 0000000000000534
ID ------
  0000000000000518 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000514 : 02009093
  op1     : 0000000d00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000d00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000510 : 00d0009b
  reg[ 1] <= 000000000000000d
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                   13
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000d du_dividend= 000000000000000d
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3162
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  0000000000000518 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000514 : 02009093
  op1     : 000000000000000d
  op2     : 0000000000000020
  alu     : 0000000d00000000
  rs1/rs2 : 1/0
  reg1/reg2 : 000000000000000d/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                   13
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 000000000000000d du_dividend= 000000000000000d
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3163
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 000000000000000d
  op2     : 0000000b00000000
  alu     : 000000000000000d
  rs1/rs2 : 1/2
  reg1/reg2 : 000000000000000d/0000000b00000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
  0000000000000514 : 02009093
	mem stall : 0
	mem rdata : 000000000000011b
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                   13
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 000000000000000d du_dividend= 000000000000000d
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3164
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 000000000000000d
  op2     : 0000000b00000000
  alu     : 000000000000000d
  rs1/rs2 : 1/2
  reg1/reg2 : 000000000000000d/0000000b00000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
  0000000000000514 : 02009093
  reg[ 1] <= 0000000d00000000
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3165
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           0
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3166
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           1
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3167
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           2
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3168
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           3
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3169
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           4
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3170
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           5
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3171
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           6
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3172
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           7
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3173
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           8
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3174
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count           9
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3175
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          10
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3176
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          11
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3177
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          12
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3178
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          13
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3179
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          14
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3180
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          15
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3181
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          16
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3182
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          17
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3183
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          18
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3184
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          19
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3185
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          20
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3186
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          21
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3187
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          22
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3188
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          23
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3189
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          24
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3190
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          25
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3191
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          26
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3192
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          27
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3193
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          28
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3194
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          29
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3195
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          30
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3196
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          31
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3197
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          32
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3198
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   239807672958224171008
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          33
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3199
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   719423018874672513024
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          34
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3200
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   719423018874672513024
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          35
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3201
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          36
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3202
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          37
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3203
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          38
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3204
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          39
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3205
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          40
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3206
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          41
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3207
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          42
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3208
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          43
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3209
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          44
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3210
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          45
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3211
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          46
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3212
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          47
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3213
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          48
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3214
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          49
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3215
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          50
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3216
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          51
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3217
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          52
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3218
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          53
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3219
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          54
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3220
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          55
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3221
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          56
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3222
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          57
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3223
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          58
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3224
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          59
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3225
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          60
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3226
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          61
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3227
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          62
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3228
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          63
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3229
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 1
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3230
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                  2637884402540465881088
mulunit_state 2
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3231
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3232
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  000000000000051c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000518 : 02209733
  op1     : 0000000d00000000
  op2     : 0000000b00000000
  alu     : 0000000d00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000d00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00200293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  4
compare = 0
check_start

#                 3233
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  0000000000000520 : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  000000000000051c : 00120213
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000001/0000000d00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000518 : 02209733
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=fe5210e3 itype=8 is_muldiv=0 funct7=127 imm=ffffffffffffffe0
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 3234
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 0000000000000534
ID ------
  0000000000000524 : fe5210e3
  itype : 001000
  imm   : ffffffffffffffe0
EX -----
  0000000000000520 : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000051c : 00120213
	mem stall : 0
	mem rdata : ffffffffffffffb0
WB ----
  0000000000000518 : 02209733
  reg[14] <= 000000000000008f
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 3235
IF ------
     pc : 000000000000053c
 is req : 1
 pc req : 0000000000000538
ID ------
  0000000000000528 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000524 : fe5210e3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000520 : 00200293
	mem stall : 0
	mem rdata : ffffffffffffffb0
WB ----
  000000000000051c : 00120213
  reg[ 4] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    2
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000002 du_dividend= 0000000000000002
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 3236
IF ------
     pc : 0000000000000540
 is req : 1
 pc req : 000000000000053c
ID ------
  0000000000000528 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000524 : fe5210e3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000520 : 00200293
  reg[ 5] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    2
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000002 du_dividend= 0000000000000002
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=08f00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000008f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 3237
IF ------
     pc : 0000000000000544
 is req : 1
 pc req : 0000000000000540
ID ------
  0000000000000528 : 08f00393
  itype : 000010
  imm   : 000000000000008f
EX -----
  0000000000000524 : fe5210e3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  143
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=0c771c63 itype=8 is_muldiv=0 funct7=6 imm=00000000000000d8
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3238
IF ------
     pc : 0000000000000548
 is req : 1
 pc req : 0000000000000544
ID ------
  000000000000052c : 0c771c63
  itype : 001000
  imm   : 00000000000000d8
EX -----
  0000000000000528 : 08f00393
  op1     : 0000000000000000
  op2     : 000000000000008f
  alu     : 000000000000008f
  rs1/rs2 : 0/15
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000524 : fe5210e3
	mem stall : 0
	mem rdata : 000000000000009b
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                  143
mulunit_op2                  165
mulunit_add_count          64
op1 = 000000000000008f du_dividend= 000000000000008f
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=01800193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000018
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 3239
IF ------
     pc : 000000000000054c
 is req : 1
 pc req : 0000000000000548
ID ------
  0000000000000530 : 01800193
  itype : 000010
  imm   : 0000000000000018
EX -----
  000000000000052c : 0c771c63
  op1     : 000000000000008f
  op2     : 00000000000000a5
  alu     : 0000000000000134
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000000008f/00000000000000a5
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000528 : 08f00393
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000000524 : fe5210e3
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                  143
mulunit_op2                  165
mulunit_add_count          64
op1 = 000000000000008f du_dividend= 000000000000008f
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=01800193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000018
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 3240
IF ------
     pc : 0000000000000550
 is req : 1
 pc req : 000000000000054c
ID ------
  0000000000000530 : 01800193
  itype : 000010
  imm   : 0000000000000018
EX -----
  000000000000052c : 0c771c63
  op1     : 000000000000008f
  op2     : 00000000000000a5
  alu     : 0000000000000134
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000000008f/00000000000000a5
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000528 : 08f00393
  reg[ 7] <= 000000000000008f
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                  143
mulunit_op2                  143
mulunit_add_count          64
op1 = 000000000000008f du_dividend= 000000000000008f
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=01800193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000018
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 3241
IF ------
     pc : 0000000000000550
 is req : 0
 pc req : 000000000000054c
ID ------
  0000000000000530 : 01800193
  itype : 000010
  imm   : 0000000000000018
EX -----
  000000000000052c : 0c771c63
  op1     : 000000000000008f
  op2     : 000000000000008f
  alu     : 000000000000011e
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000000008f/000000000000008f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   24
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000018 du_divisor= 0000000000000018
DECODE: inst=00000213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                 3242
IF ------
     pc : 0000000000000550
 is req : 0
 pc req : 000000000000054c
ID ------
  0000000000000534 : 00000213
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000530 : 01800193
  op1     : 0000000000000000
  op2     : 0000000000000018
  alu     : 0000000000000018
  rs1/rs2 : 0/24
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000052c : 0c771c63
	mem stall : 0
	mem rdata : 0000000000000012
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3243
IF ------
     pc : 0000000000000550
 is req : 0
 pc req : 000000000000054c
ID ------
  0000000000000538 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000534 : 00000213
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=24
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000530 : 01800193
	mem stall : 0
	mem rdata : 0000000000000033
WB ----
  000000000000052c : 0c771c63
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000018 @pc=0000000000000530
check_start

#                 3244
IF ------
     pc : 0000000000000550
 is req : 0
 pc req : 000000000000054c
ID ------
  000000000000053c : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000538 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000534 : 00000213
	mem stall : 0
	mem rdata : 0000000000000033
WB ----
  0000000000000530 : 01800193
  reg[ 3] <= 0000000000000018
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 3245
IF ------
     pc : 0000000000000554
 is req : 1
 pc req : 0000000000000550
ID ------
  0000000000000540 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000053c : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000538 : 00b0011b
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
  0000000000000534 : 00000213
  reg[ 4] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 3246
IF ------
     pc : 0000000000000558
 is req : 1
 pc req : 0000000000000554
ID ------
  0000000000000540 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000053c : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000538 : 00b0011b
  reg[ 2] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 3247
IF ------
     pc : 000000000000055c
 is req : 1
 pc req : 0000000000000558
ID ------
  0000000000000540 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000053c : 02011113
  op1     : 000000000000000b
  op2     : 0000000000000020
  alu     : 0000000b00000000
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0070009b itype=2 is_muldiv=0 funct7=0 imm=0000000000000007
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                 3248
IF ------
     pc : 0000000000000560
 is req : 1
 pc req : 000000000000055c
ID ------
  0000000000000544 : 0070009b
  itype : 000010
  imm   : 0000000000000007
EX -----
  0000000000000540 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000053c : 02011113
	mem stall : 0
	mem rdata : 0000000000000293
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    7
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=02109093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000021
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3249
IF ------
     pc : 0000000000000564
 is req : 1
 pc req : 0000000000000560
ID ------
  0000000000000548 : 02109093
  itype : 000010
  imm   : 0000000000000021
EX -----
  0000000000000544 : 0070009b
  op1     : 0000000000000000
  op2     : 0000000000000007
  alu     : 0000000000000007
  rs1/rs2 : 0/7
  reg1/reg2 : 0000000000000000/000000000000008f
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000540 : 00000013
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000053c : 02011113
  reg[ 2] <= 0000000b00000000
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    7
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=02109093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000021
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3250
IF ------
     pc : 0000000000000568
 is req : 1
 pc req : 0000000000000564
ID ------
  0000000000000548 : 02109093
  itype : 000010
  imm   : 0000000000000021
EX -----
  0000000000000544 : 0070009b
  op1     : 0000000000000000
  op2     : 0000000000000007
  alu     : 0000000000000007
  rs1/rs2 : 0/7
  reg1/reg2 : 0000000000000000/000000000000008f
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000540 : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    7
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=02109093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000021
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3251
IF ------
     pc : 0000000000000568
 is req : 0
 pc req : 0000000000000564
ID ------
  0000000000000548 : 02109093
  itype : 000010
  imm   : 0000000000000021
EX -----
  0000000000000544 : 0070009b
  op1     : 0000000000000000
  op2     : 0000000000000007
  alu     : 0000000000000007
  rs1/rs2 : 0/7
  reg1/reg2 : 0000000000000000/000000000000008f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3252
IF ------
     pc : 0000000000000568
 is req : 0
 pc req : 0000000000000564
ID ------
  000000000000054c : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000548 : 02109093
  op1     : 0000000d00000000
  op2     : 0000000000000021
  alu     : 0000000000000000
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000544 : 0070009b
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          55834574848
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000d00000000 du_dividend= 0000000d00000000
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3253
IF ------
     pc : 0000000000000568
 is req : 0
 pc req : 0000000000000564
ID ------
  000000000000054c : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000548 : 02109093
  op1     : 0000000d00000000
  op2     : 0000000000000021
  alu     : 0000000000000000
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000d00000000/0000000d00000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000544 : 0070009b
  reg[ 1] <= 0000000000000007
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    7
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000000000007 du_dividend= 0000000000000007
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3254
IF ------
     pc : 0000000000000568
 is req : 0
 pc req : 0000000000000564
ID ------
  000000000000054c : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000548 : 02109093
  op1     : 0000000000000007
  op2     : 0000000000000021
  alu     : 0000000e00000000
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000000000007/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3255
IF ------
     pc : 0000000000000568
 is req : 0
 pc req : 0000000000000564
ID ------
  0000000000000550 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  000000000000054c : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000548 : 02109093
	mem stall : 0
	mem rdata : 0000000000000193
WB ----
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1                    7
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000000000007 du_dividend= 0000000000000007
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3256
IF ------
     pc : 0000000000000568
 is req : 0
 pc req : 0000000000000564
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000000000007
  op2     : 0000000b00000000
  alu     : 0000000000000007
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000000000007/0000000b00000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
  000000000000054c : 00000013
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000548 : 02109093
  reg[ 1] <= 0000000e00000000
mulunit_rvalid 0
mulunit_result                  2637884402540465881088
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3257
IF ------
     pc : 000000000000056c
 is req : 1
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
  000000000000054c : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           0
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3258
IF ------
     pc : 0000000000000570
 is req : 1
 pc req : 000000000000056c
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           1
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3259
IF ------
     pc : 0000000000000574
 is req : 1
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           2
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3260
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           3
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3261
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           4
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3262
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           5
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3263
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           6
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3264
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           7
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3265
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           8
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3266
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           9
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3267
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          10
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3268
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          11
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3269
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          12
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3270
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          13
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3271
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          14
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3272
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          15
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3273
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          16
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3274
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          17
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3275
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          18
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3276
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          19
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3277
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          20
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3278
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          21
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3279
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          22
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3280
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          23
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3281
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          24
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3282
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          25
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3283
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          26
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3284
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          27
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3285
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          28
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3286
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          29
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3287
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          30
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3288
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          31
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3289
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          32
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3290
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   258254417031933722624
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          33
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3291
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   774763251095801167872
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          34
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3292
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   774763251095801167872
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          35
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3293
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          36
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3294
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          37
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3295
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          38
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3296
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          39
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3297
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          40
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3298
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          41
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3299
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          42
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3300
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          43
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3301
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          44
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3302
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          45
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3303
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          46
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3304
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          47
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3305
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          48
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3306
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          49
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3307
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          50
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3308
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          51
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3309
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          52
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3310
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          53
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3311
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          54
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3312
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          55
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3313
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          56
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3314
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          57
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3315
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          58
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3316
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          59
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3317
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          60
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3318
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          61
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3319
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          62
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3320
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          63
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3321
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3322
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                  2840798587351270948864
mulunit_state 2
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3323
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000008f
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3324
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00200293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  4
compare = 0
check_start

#                 3325
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000558 : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  0000000000000554 : 00120213
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000000/0000000e00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000550 : 02209733
	mem stall : 0
	mem rdata : 00000000000000b0
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=fc521ee3 itype=8 is_muldiv=0 funct7=126 imm=ffffffffffffffdc
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 3326
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  000000000000055c : fc521ee3
  itype : 001000
  imm   : ffffffffffffffdc
EX -----
  0000000000000558 : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000554 : 00120213
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
  0000000000000550 : 02209733
  reg[14] <= 000000000000009a
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 3327
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000560 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  000000000000055c : fc521ee3
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000558 : 00200293
	mem stall : 0
	mem rdata : ffffffffffffffb0
WB ----
  0000000000000554 : 00120213
  reg[ 4] <= 0000000000000001
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 3328
IF ------
     pc : 0000000000000578
 is req : 1
 pc req : 0000000000000574
ID ------
  0000000000000560 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  000000000000055c : fc521ee3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000558 : 00200293
  reg[ 5] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 3329
IF ------
     pc : 000000000000057c
 is req : 1
 pc req : 0000000000000578
ID ------
  0000000000000560 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  000000000000055c : fc521ee3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  154
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=0a771063 itype=8 is_muldiv=0 funct7=5 imm=00000000000000a0
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 3330
IF ------
     pc : 0000000000000580
 is req : 1
 pc req : 000000000000057c
ID ------
  0000000000000564 : 0a771063
  itype : 001000
  imm   : 00000000000000a0
EX -----
  0000000000000560 : 09a00393
  op1     : 0000000000000000
  op2     : 000000000000009a
  alu     : 000000000000009a
  rs1/rs2 : 0/26
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000055c : fc521ee3
	mem stall : 0
	mem rdata : 0000000000000000
 JUMP TO : 0000000000000538
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  154
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=0a771063 itype=8 is_muldiv=0 funct7=5 imm=00000000000000a0
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 3331
IF ------
     pc : 0000000000000538
 is req : 0
 pc req : 000000000000057c
ID ------
EX -----
MEM -----
WB ----
  000000000000055c : fc521ee3
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  154
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=0a771063 itype=8 is_muldiv=0 funct7=5 imm=00000000000000a0
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 3332
IF ------
     pc : 000000000000053c
 is req : 1
 pc req : 0000000000000538
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  154
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=0a771063 itype=8 is_muldiv=0 funct7=5 imm=00000000000000a0
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 3333
IF ------
     pc : 0000000000000540
 is req : 1
 pc req : 000000000000053c
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  154
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 3334
IF ------
     pc : 0000000000000544
 is req : 1
 pc req : 0000000000000540
ID ------
  0000000000000538 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 3335
IF ------
     pc : 0000000000000548
 is req : 1
 pc req : 0000000000000544
ID ------
  000000000000053c : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000538 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=29
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 3336
IF ------
     pc : 000000000000054c
 is req : 1
 pc req : 0000000000000548
ID ------
  0000000000000540 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000053c : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=29
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000538 : 00b0011b
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 3337
IF ------
     pc : 0000000000000550
 is req : 1
 pc req : 000000000000054c
ID ------
  0000000000000540 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000053c : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000538 : 00b0011b
  reg[ 2] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 3338
IF ------
     pc : 0000000000000554
 is req : 1
 pc req : 0000000000000550
ID ------
  0000000000000540 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000053c : 02011113
  op1     : 000000000000000b
  op2     : 0000000000000020
  alu     : 0000000b00000000
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0070009b itype=2 is_muldiv=0 funct7=0 imm=0000000000000007
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                 3339
IF ------
     pc : 0000000000000558
 is req : 1
 pc req : 0000000000000554
ID ------
  0000000000000544 : 0070009b
  itype : 000010
  imm   : 0000000000000007
EX -----
  0000000000000540 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000053c : 02011113
	mem stall : 0
	mem rdata : ffffffffffff9733
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    7
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=02109093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000021
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3340
IF ------
     pc : 000000000000055c
 is req : 1
 pc req : 0000000000000558
ID ------
  0000000000000548 : 02109093
  itype : 000010
  imm   : 0000000000000021
EX -----
  0000000000000544 : 0070009b
  op1     : 0000000000000000
  op2     : 0000000000000007
  alu     : 0000000000000007
  rs1/rs2 : 0/7
  reg1/reg2 : 0000000000000000/000000000000008f
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000540 : 00000013
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000053c : 02011113
  reg[ 2] <= 0000000b00000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    7
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=02109093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000021
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3341
IF ------
     pc : 0000000000000560
 is req : 1
 pc req : 000000000000055c
ID ------
  0000000000000548 : 02109093
  itype : 000010
  imm   : 0000000000000021
EX -----
  0000000000000544 : 0070009b
  op1     : 0000000000000000
  op2     : 0000000000000007
  alu     : 0000000000000007
  rs1/rs2 : 0/7
  reg1/reg2 : 0000000000000000/000000000000008f
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000540 : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    7
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=02109093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000021
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3342
IF ------
     pc : 0000000000000564
 is req : 1
 pc req : 0000000000000560
ID ------
  0000000000000548 : 02109093
  itype : 000010
  imm   : 0000000000000021
EX -----
  0000000000000544 : 0070009b
  op1     : 0000000000000000
  op2     : 0000000000000007
  alu     : 0000000000000007
  rs1/rs2 : 0/7
  reg1/reg2 : 0000000000000000/000000000000008f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3343
IF ------
     pc : 0000000000000568
 is req : 1
 pc req : 0000000000000564
ID ------
  000000000000054c : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000548 : 02109093
  op1     : 0000000e00000000
  op2     : 0000000000000021
  alu     : 0000000000000000
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000e00000000/0000000e00000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000544 : 0070009b
	mem stall : 0
	mem rdata : 000000000000000a
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3344
IF ------
     pc : 000000000000056c
 is req : 1
 pc req : 0000000000000568
ID ------
  000000000000054c : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000548 : 02109093
  op1     : 0000000e00000000
  op2     : 0000000000000021
  alu     : 0000000000000000
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000e00000000/0000000e00000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000544 : 0070009b
  reg[ 1] <= 0000000000000007
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    7
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000000000007 du_dividend= 0000000000000007
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3345
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  000000000000054c : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000548 : 02109093
  op1     : 0000000000000007
  op2     : 0000000000000021
  alu     : 0000000e00000000
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000000000007/0000000000000007
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3346
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000550 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  000000000000054c : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000548 : 02109093
	mem stall : 0
	mem rdata : 0000000000000193
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    7
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000000000007 du_dividend= 0000000000000007
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3347
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000000000007
  op2     : 0000000b00000000
  alu     : 0000000000000007
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000000000007/0000000b00000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
  000000000000054c : 00000013
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000548 : 02109093
  reg[ 1] <= 0000000e00000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3348
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
  000000000000054c : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           0
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3349
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           1
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3350
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           2
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3351
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           3
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3352
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           4
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3353
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           5
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3354
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           6
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3355
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           7
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3356
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           8
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3357
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count           9
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3358
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          10
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3359
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          11
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3360
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          12
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3361
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          13
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3362
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          14
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3363
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          15
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3364
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          16
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3365
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          17
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3366
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          18
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3367
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          19
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3368
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          20
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3369
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          21
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3370
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          22
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3371
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          23
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3372
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          24
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3373
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          25
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3374
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          26
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3375
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          27
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3376
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          28
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3377
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          29
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3378
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          30
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3379
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          31
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3380
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          32
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3381
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   258254417031933722624
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          33
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3382
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   774763251095801167872
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          34
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3383
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   774763251095801167872
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          35
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3384
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          36
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3385
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          37
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3386
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          38
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3387
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          39
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3388
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          40
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3389
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          41
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3390
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          42
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3391
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          43
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3392
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          44
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3393
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          45
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3394
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          46
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3395
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          47
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3396
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          48
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3397
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          49
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3398
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          50
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3399
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          51
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3400
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          52
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3401
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          53
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3402
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          54
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3403
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          55
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3404
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          56
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3405
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          57
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3406
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          58
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3407
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          59
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3408
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          60
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3409
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          61
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3410
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          62
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3411
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          63
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3412
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 1
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3413
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                  2840798587351270948864
mulunit_state 2
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3414
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                 3415
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000554 : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000550 : 02209733
  op1     : 0000000e00000000
  op2     : 0000000b00000000
  alu     : 0000000e00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000e00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00200293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  4
compare = 0
check_start

#                 3416
IF ------
     pc : 000000000000056c
 is req : 0
 pc req : 0000000000000568
ID ------
  0000000000000558 : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  0000000000000554 : 00120213
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000001/0000000e00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000550 : 02209733
	mem stall : 0
	mem rdata : 0000000000000190
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=fc521ee3 itype=8 is_muldiv=0 funct7=126 imm=ffffffffffffffdc
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 3417
IF ------
     pc : 0000000000000570
 is req : 1
 pc req : 000000000000056c
ID ------
  000000000000055c : fc521ee3
  itype : 001000
  imm   : ffffffffffffffdc
EX -----
  0000000000000558 : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000554 : 00120213
	mem stall : 0
	mem rdata : ffffffffffffff90
WB ----
  0000000000000550 : 02209733
  reg[14] <= 000000000000009a
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 3418
IF ------
     pc : 0000000000000574
 is req : 1
 pc req : 0000000000000570
ID ------
  0000000000000560 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  000000000000055c : fc521ee3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000558 : 00200293
	mem stall : 0
	mem rdata : ffffffffffffffb0
WB ----
  0000000000000554 : 00120213
  reg[ 4] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    2
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000002 du_dividend= 0000000000000002
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 3419
IF ------
     pc : 0000000000000578
 is req : 1
 pc req : 0000000000000574
ID ------
  0000000000000560 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  000000000000055c : fc521ee3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000558 : 00200293
  reg[ 5] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    2
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000002 du_dividend= 0000000000000002
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=09a00393 itype=2 is_muldiv=0 funct7=4 imm=000000000000009a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 3420
IF ------
     pc : 000000000000057c
 is req : 1
 pc req : 0000000000000578
ID ------
  0000000000000560 : 09a00393
  itype : 000010
  imm   : 000000000000009a
EX -----
  000000000000055c : fc521ee3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  154
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=0a771063 itype=8 is_muldiv=0 funct7=5 imm=00000000000000a0
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 3421
IF ------
     pc : 0000000000000580
 is req : 1
 pc req : 000000000000057c
ID ------
  0000000000000564 : 0a771063
  itype : 001000
  imm   : 00000000000000a0
EX -----
  0000000000000560 : 09a00393
  op1     : 0000000000000000
  op2     : 000000000000009a
  alu     : 000000000000009a
  rs1/rs2 : 0/26
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000055c : fc521ee3
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                  154
mulunit_op2                  143
mulunit_add_count          64
op1 = 000000000000009a du_dividend= 000000000000009a
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=01900193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000019
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 3422
IF ------
     pc : 0000000000000584
 is req : 1
 pc req : 0000000000000580
ID ------
  0000000000000568 : 01900193
  itype : 000010
  imm   : 0000000000000019
EX -----
  0000000000000564 : 0a771063
  op1     : 000000000000009a
  op2     : 000000000000008f
  alu     : 0000000000000129
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000000009a/000000000000008f
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=29
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000560 : 09a00393
	mem stall : 0
	mem rdata : fffffffffffffff0
WB ----
  000000000000055c : fc521ee3
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                  154
mulunit_op2                  143
mulunit_add_count          64
op1 = 000000000000009a du_dividend= 000000000000009a
op2 = 000000000000008f du_divisor= 000000000000008f
DECODE: inst=01900193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000019
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 3423
IF ------
     pc : 0000000000000588
 is req : 1
 pc req : 0000000000000584
ID ------
  0000000000000568 : 01900193
  itype : 000010
  imm   : 0000000000000019
EX -----
  0000000000000564 : 0a771063
  op1     : 000000000000009a
  op2     : 000000000000008f
  alu     : 0000000000000129
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000000009a/000000000000008f
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000560 : 09a00393
  reg[ 7] <= 000000000000009a
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                  154
mulunit_op2                  154
mulunit_add_count          64
op1 = 000000000000009a du_dividend= 000000000000009a
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=01900193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000019
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 3424
IF ------
     pc : 0000000000000588
 is req : 0
 pc req : 0000000000000584
ID ------
  0000000000000568 : 01900193
  itype : 000010
  imm   : 0000000000000019
EX -----
  0000000000000564 : 0a771063
  op1     : 000000000000009a
  op2     : 000000000000009a
  alu     : 0000000000000134
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000000009a/000000000000009a
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   25
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000019 du_divisor= 0000000000000019
DECODE: inst=00000213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3425
IF ------
     pc : 0000000000000588
 is req : 0
 pc req : 0000000000000584
ID ------
  000000000000056c : 00000213
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000568 : 01900193
  op1     : 0000000000000000
  op2     : 0000000000000019
  alu     : 0000000000000019
  rs1/rs2 : 0/25
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000564 : 0a771063
	mem stall : 0
	mem rdata : 0000000000000213
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3426
IF ------
     pc : 0000000000000588
 is req : 0
 pc req : 0000000000000584
ID ------
  0000000000000570 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
  000000000000056c : 00000213
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000568 : 01900193
	mem stall : 0
	mem rdata : ffffffffffffff97
WB ----
  0000000000000564 : 0a771063
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000019 @pc=0000000000000568
check_start

#                 3427
IF ------
     pc : 0000000000000588
 is req : 0
 pc req : 0000000000000584
ID ------
  0000000000000574 : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000570 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000056c : 00000213
	mem stall : 0
	mem rdata : 0000000000000033
WB ----
  0000000000000568 : 01900193
  reg[ 3] <= 0000000000000019
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 3428
IF ------
     pc : 000000000000058c
 is req : 1
 pc req : 0000000000000588
ID ------
  0000000000000578 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000574 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000570 : 00b0011b
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
  000000000000056c : 00000213
  reg[ 4] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 3429
IF ------
     pc : 0000000000000590
 is req : 1
 pc req : 000000000000058c
ID ------
  0000000000000578 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000574 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000570 : 00b0011b
  reg[ 2] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 3430
IF ------
     pc : 0000000000000594
 is req : 1
 pc req : 0000000000000590
ID ------
  0000000000000578 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000574 : 02011113
  op1     : 000000000000000b
  op2     : 0000000000000020
  alu     : 0000000b00000000
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                 3431
IF ------
     pc : 0000000000000598
 is req : 1
 pc req : 0000000000000594
ID ------
  000000000000057c : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000578 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000574 : 02011113
	mem stall : 0
	mem rdata : 0000000000000293
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00f0009b itype=2 is_muldiv=0 funct7=0 imm=000000000000000f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3432
IF ------
     pc : 000000000000059c
 is req : 1
 pc req : 0000000000000598
ID ------
  0000000000000580 : 00f0009b
  itype : 000010
  imm   : 000000000000000f
EX -----
  000000000000057c : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000578 : 00000013
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000574 : 02011113
  reg[ 2] <= 0000000b00000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00f0009b itype=2 is_muldiv=0 funct7=0 imm=000000000000000f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3433
IF ------
     pc : 00000000000005a0
 is req : 1
 pc req : 000000000000059c
ID ------
  0000000000000580 : 00f0009b
  itype : 000010
  imm   : 000000000000000f
EX -----
  000000000000057c : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000578 : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00f0009b itype=2 is_muldiv=0 funct7=0 imm=000000000000000f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3434
IF ------
     pc : 00000000000005a0
 is req : 0
 pc req : 000000000000059c
ID ------
  0000000000000580 : 00f0009b
  itype : 000010
  imm   : 000000000000000f
EX -----
  000000000000057c : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   15
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000f du_divisor= 000000000000000f
DECODE: inst=02009093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3435
IF ------
     pc : 00000000000005a0
 is req : 0
 pc req : 000000000000059c
ID ------
  0000000000000584 : 02009093
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000580 : 00f0009b
  op1     : 0000000000000000
  op2     : 000000000000000f
  alu     : 000000000000000f
  rs1/rs2 : 0/15
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000057c : 00000013
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   15
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000f du_divisor= 000000000000000f
DECODE: inst=02009093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3436
IF ------
     pc : 00000000000005a0
 is req : 0
 pc req : 000000000000059c
ID ------
  0000000000000584 : 02009093
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000580 : 00f0009b
  op1     : 0000000000000000
  op2     : 000000000000000f
  alu     : 000000000000000f
  rs1/rs2 : 0/15
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000057c : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   15
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000f du_divisor= 000000000000000f
DECODE: inst=02009093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3437
IF ------
     pc : 00000000000005a0
 is req : 0
 pc req : 000000000000059c
ID ------
  0000000000000584 : 02009093
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000580 : 00f0009b
  op1     : 0000000000000000
  op2     : 000000000000000f
  alu     : 000000000000000f
  rs1/rs2 : 0/15
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3438
IF ------
     pc : 00000000000005a0
 is req : 0
 pc req : 000000000000059c
ID ------
  0000000000000588 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000584 : 02009093
  op1     : 0000000e00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000e00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000580 : 00f0009b
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          60129542144
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000e00000000 du_dividend= 0000000e00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3439
IF ------
     pc : 00000000000005a0
 is req : 0
 pc req : 000000000000059c
ID ------
  0000000000000588 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000584 : 02009093
  op1     : 0000000e00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000e00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000580 : 00f0009b
  reg[ 1] <= 000000000000000f
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                   15
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000f du_dividend= 000000000000000f
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3440
IF ------
     pc : 00000000000005a0
 is req : 0
 pc req : 000000000000059c
ID ------
  0000000000000588 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000584 : 02009093
  op1     : 000000000000000f
  op2     : 0000000000000020
  alu     : 0000000f00000000
  rs1/rs2 : 1/0
  reg1/reg2 : 000000000000000f/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                   15
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 000000000000000f du_dividend= 000000000000000f
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3441
IF ------
     pc : 00000000000005a0
 is req : 0
 pc req : 000000000000059c
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 000000000000000f
  op2     : 0000000b00000000
  alu     : 000000000000000f
  rs1/rs2 : 1/2
  reg1/reg2 : 000000000000000f/0000000b00000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
  0000000000000584 : 02009093
	mem stall : 0
	mem rdata : 0000000000000193
WB ----
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1                   15
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 000000000000000f du_dividend= 000000000000000f
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3442
IF ------
     pc : 00000000000005a4
 is req : 1
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 000000000000000f
  op2     : 0000000b00000000
  alu     : 000000000000000f
  rs1/rs2 : 1/2
  reg1/reg2 : 000000000000000f/0000000b00000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
  0000000000000584 : 02009093
  reg[ 1] <= 0000000f00000000
mulunit_rvalid 0
mulunit_result                  2840798587351270948864
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3443
IF ------
     pc : 00000000000005a8
 is req : 1
 pc req : 00000000000005a4
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           0
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3444
IF ------
     pc : 00000000000005ac
 is req : 1
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           1
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3445
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           2
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3446
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           3
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3447
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           4
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3448
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           5
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3449
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           6
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3450
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           7
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3451
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           8
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3452
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           9
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3453
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          10
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3454
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          11
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3455
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          12
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3456
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          13
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3457
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          14
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3458
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          15
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3459
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          16
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3460
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          17
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3461
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          18
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3462
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          19
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3463
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          20
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3464
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          21
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3465
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          22
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3466
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          23
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3467
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          24
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3468
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          25
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3469
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          26
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3470
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          27
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3471
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          28
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3472
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          29
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3473
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          30
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3474
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          31
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3475
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          32
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3476
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   276701161105643274240
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          33
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3477
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   830103483316929822720
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          34
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3478
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   830103483316929822720
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          35
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3479
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          36
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3480
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          37
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3481
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          38
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3482
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          39
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3483
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          40
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3484
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          41
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3485
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          42
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3486
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          43
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3487
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          44
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3488
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          45
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3489
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          46
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3490
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          47
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3491
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          48
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3492
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          49
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3493
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          50
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3494
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          51
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3495
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          52
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3496
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          53
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3497
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          54
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3498
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          55
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3499
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          56
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3500
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          57
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3501
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          58
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3502
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          59
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3503
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          60
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3504
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          61
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3505
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          62
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3506
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          63
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3507
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3508
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                  3043712772162076016640
mulunit_state 2
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3509
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 000000000000009a
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3510
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00200293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  4
compare = 0
check_start

#                 3511
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  0000000000000590 : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  000000000000058c : 00120213
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000000/0000000f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000588 : 02209733
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=fc521ee3 itype=8 is_muldiv=0 funct7=126 imm=ffffffffffffffdc
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 3512
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  0000000000000594 : fc521ee3
  itype : 001000
  imm   : ffffffffffffffdc
EX -----
  0000000000000590 : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000058c : 00120213
	mem stall : 0
	mem rdata : ffffffffffffff90
WB ----
  0000000000000588 : 02209733
  reg[14] <= 00000000000000a5
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 3513
IF ------
     pc : 00000000000005ac
 is req : 0
 pc req : 00000000000005a8
ID ------
  0000000000000598 : 0a500393
  itype : 000010
  imm   : 00000000000000a5
EX -----
  0000000000000594 : fc521ee3
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000590 : 00200293
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  000000000000058c : 00120213
  reg[ 4] <= 0000000000000001
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 3514
IF ------
     pc : 00000000000005b0
 is req : 1
 pc req : 00000000000005ac
ID ------
  0000000000000598 : 0a500393
  itype : 000010
  imm   : 00000000000000a5
EX -----
  0000000000000594 : fc521ee3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000590 : 00200293
  reg[ 5] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 3515
IF ------
     pc : 00000000000005b4
 is req : 1
 pc req : 00000000000005b0
ID ------
  0000000000000598 : 0a500393
  itype : 000010
  imm   : 00000000000000a5
EX -----
  0000000000000594 : fc521ee3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  165
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=06771463 itype=8 is_muldiv=0 funct7=3 imm=0000000000000068
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 3516
IF ------
     pc : 00000000000005b8
 is req : 1
 pc req : 00000000000005b4
ID ------
  000000000000059c : 06771463
  itype : 001000
  imm   : 0000000000000068
EX -----
  0000000000000598 : 0a500393
  op1     : 0000000000000000
  op2     : 00000000000000a5
  alu     : 00000000000000a5
  rs1/rs2 : 0/5
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000594 : fc521ee3
	mem stall : 0
	mem rdata : 0000000000000000
 JUMP TO : 0000000000000570
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  165
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 3517
IF ------
     pc : 0000000000000570
 is req : 0
 pc req : 00000000000005b4
ID ------
EX -----
MEM -----
WB ----
  0000000000000594 : fc521ee3
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  165
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 3518
IF ------
     pc : 0000000000000574
 is req : 1
 pc req : 0000000000000570
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  165
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 3519
IF ------
     pc : 0000000000000578
 is req : 1
 pc req : 0000000000000574
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  165
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=00b0011b itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 3520
IF ------
     pc : 000000000000057c
 is req : 1
 pc req : 0000000000000578
ID ------
  0000000000000570 : 00b0011b
  itype : 000010
  imm   : 000000000000000b
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=02011113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 3521
IF ------
     pc : 0000000000000580
 is req : 1
 pc req : 000000000000057c
ID ------
  0000000000000574 : 02011113
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000570 : 00b0011b
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=29
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 3522
IF ------
     pc : 0000000000000584
 is req : 1
 pc req : 0000000000000580
ID ------
  0000000000000578 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000574 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=29
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000570 : 00b0011b
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 3523
IF ------
     pc : 0000000000000588
 is req : 1
 pc req : 0000000000000584
ID ------
  0000000000000578 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000574 : 02011113
  op1     : 0000000b00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000b00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000570 : 00b0011b
  reg[ 2] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 3524
IF ------
     pc : 000000000000058c
 is req : 1
 pc req : 0000000000000588
ID ------
  0000000000000578 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000574 : 02011113
  op1     : 000000000000000b
  op2     : 0000000000000020
  alu     : 0000000b00000000
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                 3525
IF ------
     pc : 0000000000000590
 is req : 1
 pc req : 000000000000058c
ID ------
  000000000000057c : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000578 : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000574 : 02011113
	mem stall : 0
	mem rdata : ffffffffffff9733
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00f0009b itype=2 is_muldiv=0 funct7=0 imm=000000000000000f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3526
IF ------
     pc : 0000000000000594
 is req : 1
 pc req : 0000000000000590
ID ------
  0000000000000580 : 00f0009b
  itype : 000010
  imm   : 000000000000000f
EX -----
  000000000000057c : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000578 : 00000013
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000574 : 02011113
  reg[ 2] <= 0000000b00000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00f0009b itype=2 is_muldiv=0 funct7=0 imm=000000000000000f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3527
IF ------
     pc : 0000000000000598
 is req : 1
 pc req : 0000000000000594
ID ------
  0000000000000580 : 00f0009b
  itype : 000010
  imm   : 000000000000000f
EX -----
  000000000000057c : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000578 : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00f0009b itype=2 is_muldiv=0 funct7=0 imm=000000000000000f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3528
IF ------
     pc : 000000000000059c
 is req : 1
 pc req : 0000000000000598
ID ------
  0000000000000580 : 00f0009b
  itype : 000010
  imm   : 000000000000000f
EX -----
  000000000000057c : 00000013
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   15
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000f du_divisor= 000000000000000f
DECODE: inst=02009093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3529
IF ------
     pc : 00000000000005a0
 is req : 1
 pc req : 000000000000059c
ID ------
  0000000000000584 : 02009093
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000580 : 00f0009b
  op1     : 0000000000000000
  op2     : 000000000000000f
  alu     : 000000000000000f
  rs1/rs2 : 0/15
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000057c : 00000013
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   15
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000f du_divisor= 000000000000000f
DECODE: inst=02009093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3530
IF ------
     pc : 00000000000005a4
 is req : 1
 pc req : 00000000000005a0
ID ------
  0000000000000584 : 02009093
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000580 : 00f0009b
  op1     : 0000000000000000
  op2     : 000000000000000f
  alu     : 000000000000000f
  rs1/rs2 : 0/15
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000057c : 00000013
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   15
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000f du_divisor= 000000000000000f
DECODE: inst=02009093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3531
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  0000000000000584 : 02009093
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000580 : 00f0009b
  op1     : 0000000000000000
  op2     : 000000000000000f
  alu     : 000000000000000f
  rs1/rs2 : 0/15
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3532
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  0000000000000588 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000584 : 02009093
  op1     : 0000000f00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000f00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000580 : 00f0009b
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3533
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  0000000000000588 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000584 : 02009093
  op1     : 0000000f00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000f00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000580 : 00f0009b
  reg[ 1] <= 000000000000000f
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                   15
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000000f du_dividend= 000000000000000f
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02209733 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3534
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  0000000000000588 : 02209733
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000584 : 02009093
  op1     : 000000000000000f
  op2     : 0000000000000020
  alu     : 0000000f00000000
  rs1/rs2 : 1/0
  reg1/reg2 : 000000000000000f/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                   15
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 000000000000000f du_dividend= 000000000000000f
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3535
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 000000000000000f
  op2     : 0000000b00000000
  alu     : 000000000000000f
  rs1/rs2 : 1/2
  reg1/reg2 : 000000000000000f/0000000b00000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
  0000000000000584 : 02009093
	mem stall : 0
	mem rdata : 0000000000000193
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                   15
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 000000000000000f du_dividend= 000000000000000f
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3536
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 000000000000000f
  op2     : 0000000b00000000
  alu     : 000000000000000f
  rs1/rs2 : 1/2
  reg1/reg2 : 000000000000000f/0000000b00000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
  0000000000000584 : 02009093
  reg[ 1] <= 0000000f00000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3537
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           0
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3538
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           1
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3539
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           2
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3540
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           3
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3541
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           4
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3542
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           5
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3543
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           6
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3544
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           7
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3545
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           8
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3546
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count           9
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3547
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          10
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3548
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          11
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3549
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          12
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3550
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          13
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3551
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          14
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3552
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          15
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3553
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          16
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3554
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          17
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3555
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          18
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3556
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          19
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3557
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          20
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3558
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          21
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3559
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          22
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3560
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          23
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3561
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          24
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3562
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          25
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3563
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          26
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3564
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          27
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3565
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          28
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3566
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          29
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3567
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          30
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3568
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          31
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3569
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          32
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3570
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   276701161105643274240
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          33
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3571
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   830103483316929822720
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          34
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3572
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                   830103483316929822720
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          35
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3573
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          36
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3574
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          37
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3575
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          38
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3576
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          39
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3577
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          40
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3578
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          41
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3579
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          42
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3580
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          43
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3581
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          44
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3582
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          45
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3583
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          46
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3584
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          47
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3585
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          48
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3586
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          49
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3587
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          50
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3588
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          51
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3589
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          52
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3590
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          53
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3591
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          54
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3592
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          55
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3593
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          56
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3594
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          57
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3595
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          58
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3596
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          59
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3597
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          60
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3598
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          61
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3599
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          62
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3600
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          63
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3601
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 1
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3602
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                  3043712772162076016640
mulunit_state 2
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3603
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2          47244640256
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000b00000000 du_divisor= 0000000b00000000
DECODE: inst=00120213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3604
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  000000000000058c : 00120213
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000588 : 02209733
  op1     : 0000000f00000000
  op2     : 0000000b00000000
  alu     : 0000000f00000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000f00000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00200293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  4
compare = 0
check_start

#                 3605
IF ------
     pc : 00000000000005a4
 is req : 0
 pc req : 00000000000005a0
ID ------
  0000000000000590 : 00200293
  itype : 000010
  imm   : 0000000000000002
EX -----
  000000000000058c : 00120213
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 4/1
  reg1/reg2 : 0000000000000001/0000000f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000588 : 02209733
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=fc521ee3 itype=8 is_muldiv=0 funct7=126 imm=ffffffffffffffdc
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 3606
IF ------
     pc : 00000000000005a8
 is req : 1
 pc req : 00000000000005a4
ID ------
  0000000000000594 : fc521ee3
  itype : 001000
  imm   : ffffffffffffffdc
EX -----
  0000000000000590 : 00200293
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000b00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000058c : 00120213
	mem stall : 0
	mem rdata : ffffffffffffffa0
WB ----
  0000000000000588 : 02209733
  reg[14] <= 00000000000000a5
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 3607
IF ------
     pc : 00000000000005ac
 is req : 1
 pc req : 00000000000005a8
ID ------
  0000000000000598 : 0a500393
  itype : 000010
  imm   : 00000000000000a5
EX -----
  0000000000000594 : fc521ee3
  op1     : 0000000000000001
  op2     : 0000000000000002
  alu     : 0000000000000003
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000590 : 00200293
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  000000000000058c : 00120213
  reg[ 4] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    2
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000002 du_dividend= 0000000000000002
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 3608
IF ------
     pc : 00000000000005b0
 is req : 1
 pc req : 00000000000005ac
ID ------
  0000000000000598 : 0a500393
  itype : 000010
  imm   : 00000000000000a5
EX -----
  0000000000000594 : fc521ee3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000590 : 00200293
  reg[ 5] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    2
mulunit_op2                    2
mulunit_add_count          64
op1 = 0000000000000002 du_dividend= 0000000000000002
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=0a500393 itype=2 is_muldiv=0 funct7=5 imm=00000000000000a5
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  4
compare = 0
check_start

#                 3609
IF ------
     pc : 00000000000005b4
 is req : 1
 pc req : 00000000000005b0
ID ------
  0000000000000598 : 0a500393
  itype : 000010
  imm   : 00000000000000a5
EX -----
  0000000000000594 : fc521ee3
  op1     : 0000000000000002
  op2     : 0000000000000002
  alu     : 0000000000000004
  rs1/rs2 : 4/5
  reg1/reg2 : 0000000000000002/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  165
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=06771463 itype=8 is_muldiv=0 funct7=3 imm=0000000000000068
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                 3610
IF ------
     pc : 00000000000005b8
 is req : 1
 pc req : 00000000000005b4
ID ------
  000000000000059c : 06771463
  itype : 001000
  imm   : 0000000000000068
EX -----
  0000000000000598 : 0a500393
  op1     : 0000000000000000
  op2     : 00000000000000a5
  alu     : 00000000000000a5
  rs1/rs2 : 0/5
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000594 : fc521ee3
	mem stall : 0
	mem rdata : 0000000000001863
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                  165
mulunit_op2                  154
mulunit_add_count          64
op1 = 00000000000000a5 du_dividend= 00000000000000a5
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=01a00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000001a
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 3611
IF ------
     pc : 00000000000005bc
 is req : 1
 pc req : 00000000000005b8
ID ------
  00000000000005a0 : 01a00193
  itype : 000010
  imm   : 000000000000001a
EX -----
  000000000000059c : 06771463
  op1     : 00000000000000a5
  op2     : 000000000000009a
  alu     : 000000000000013f
  rs1/rs2 : 14/7
  reg1/reg2 : 00000000000000a5/000000000000009a
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=29
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000598 : 0a500393
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000000594 : fc521ee3
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                  165
mulunit_op2                  154
mulunit_add_count          64
op1 = 00000000000000a5 du_dividend= 00000000000000a5
op2 = 000000000000009a du_divisor= 000000000000009a
DECODE: inst=01a00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000001a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 3612
IF ------
     pc : 00000000000005c0
 is req : 1
 pc req : 00000000000005bc
ID ------
  00000000000005a0 : 01a00193
  itype : 000010
  imm   : 000000000000001a
EX -----
  000000000000059c : 06771463
  op1     : 00000000000000a5
  op2     : 000000000000009a
  alu     : 000000000000013f
  rs1/rs2 : 14/7
  reg1/reg2 : 00000000000000a5/000000000000009a
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000598 : 0a500393
  reg[ 7] <= 00000000000000a5
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                  165
mulunit_op2                  165
mulunit_add_count          64
op1 = 00000000000000a5 du_dividend= 00000000000000a5
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=01a00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000001a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 3613
IF ------
     pc : 00000000000005c0
 is req : 0
 pc req : 00000000000005bc
ID ------
  00000000000005a0 : 01a00193
  itype : 000010
  imm   : 000000000000001a
EX -----
  000000000000059c : 06771463
  op1     : 00000000000000a5
  op2     : 00000000000000a5
  alu     : 000000000000014a
  rs1/rs2 : 14/7
  reg1/reg2 : 00000000000000a5/00000000000000a5
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   26
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000001a du_divisor= 000000000000001a
DECODE: inst=01f0009b itype=2 is_muldiv=0 funct7=0 imm=000000000000001f
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  0
compare = 0
check_start

#                 3614
IF ------
     pc : 00000000000005c0
 is req : 0
 pc req : 00000000000005bc
ID ------
  00000000000005a4 : 01f0009b
  itype : 000010
  imm   : 000000000000001f
EX -----
  00000000000005a0 : 01a00193
  op1     : 0000000000000000
  op2     : 000000000000001a
  alu     : 000000000000001a
  rs1/rs2 : 0/26
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000059c : 06771463
	mem stall : 0
	mem rdata : 0000000000000250
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   31
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000001f du_divisor= 000000000000001f
DECODE: inst=02009093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3615
IF ------
     pc : 00000000000005c0
 is req : 0
 pc req : 00000000000005bc
ID ------
  00000000000005a8 : 02009093
  itype : 000010
  imm   : 0000000000000020
EX -----
  00000000000005a4 : 01f0009b
  op1     : 0000000000000000
  op2     : 000000000000001f
  alu     : 000000000000001f
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000005a0 : 01a00193
	mem stall : 0
	mem rdata : 0000000000000050
WB ----
  000000000000059c : 06771463
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02101133 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 000000000000001a @pc=00000000000005a0
check_start

#                 3616
IF ------
     pc : 00000000000005c0
 is req : 0
 pc req : 00000000000005bc
ID ------
  00000000000005ac : 02101133
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000005a8 : 02009093
  op1     : 0000000f00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000f00000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000005a4 : 01f0009b
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
  00000000000005a0 : 01a00193
  reg[ 3] <= 000000000000001a
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1          64424509440
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000f00000000 du_dividend= 0000000f00000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02101133 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3617
IF ------
     pc : 00000000000005c4
 is req : 1
 pc req : 00000000000005c0
ID ------
  00000000000005ac : 02101133
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000005a8 : 02009093
  op1     : 0000000f00000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000f00000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000005a4 : 01f0009b
  reg[ 1] <= 000000000000001f
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                   31
mulunit_op2                   32
mulunit_add_count          64
op1 = 000000000000001f du_dividend= 000000000000001f
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=02101133 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3618
IF ------
     pc : 00000000000005c8
 is req : 1
 pc req : 00000000000005c4
ID ------
  00000000000005ac : 02101133
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000005a8 : 02009093
  op1     : 000000000000001f
  op2     : 0000000000000020
  alu     : 0000001f00000000
  rs1/rs2 : 1/0
  reg1/reg2 : 000000000000001f/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   31
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000001f du_divisor= 000000000000001f
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3619
IF ------
     pc : 00000000000005cc
 is req : 1
 pc req : 00000000000005c8
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 000000000000001f
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/000000000000001f
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
  00000000000005a8 : 02009093
	mem stall : 0
	mem rdata : 0000000000000393
WB ----
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   31
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000001f du_divisor= 000000000000001f
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3620
IF ------
     pc : 00000000000005d0
 is req : 1
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 000000000000001f
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/000000000000001f
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
  00000000000005a8 : 02009093
  reg[ 1] <= 0000001f00000000
mulunit_rvalid 0
mulunit_result                  3043712772162076016640
mulunit_state 0
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3621
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3622
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count           1
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3623
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count           2
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3624
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count           3
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3625
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count           4
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3626
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count           5
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3627
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count           6
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3628
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count           7
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3629
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count           8
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3630
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count           9
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3631
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          10
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3632
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          11
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3633
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          12
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3634
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          13
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3635
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          14
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3636
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          15
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3637
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          16
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3638
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          17
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3639
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          18
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3640
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          19
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3641
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          20
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3642
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          21
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3643
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          22
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3644
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          23
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3645
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          24
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3646
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          25
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3647
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          26
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3648
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          27
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3649
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          28
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3650
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          29
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3651
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          30
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3652
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          31
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3653
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          32
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3654
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          33
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3655
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          34
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3656
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          35
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3657
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          36
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3658
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          37
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3659
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          38
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3660
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          39
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3661
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          40
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3662
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          41
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3663
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          42
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3664
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          43
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3665
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          44
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3666
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          45
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3667
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          46
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3668
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          47
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3669
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          48
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3670
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          49
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3671
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          50
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3672
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          51
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3673
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          52
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3674
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          53
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3675
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          54
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3676
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          55
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3677
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          56
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3678
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          57
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3679
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          58
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3680
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          59
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3681
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          60
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3682
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          61
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3683
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          62
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3684
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          63
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3685
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3686
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                                       0
mulunit_state 2
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3687
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 00000000000000a5
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2         133143986176
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000001f00000000 du_divisor= 0000001f00000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3688
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b0 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005ac : 02101133
  op1     : 0000000000000000
  op2     : 0000001f00000000
  alu     : 0000000000000000
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=04711863 itype=8 is_muldiv=0 funct7=2 imm=0000000000000050
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                 3689
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b4 : 04711863
  itype : 001000
  imm   : 0000000000000050
EX -----
  00000000000005b0 : 00000393
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000005ac : 02101133
	mem stall : 0
	mem rdata : 0000000000000193
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1          47244640256
mulunit_op2                  165
mulunit_add_count          64
op1 = 0000000b00000000 du_dividend= 0000000b00000000
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=01b00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000001b
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  2
compare = 0
check_start

#                 3690
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b8 : 01b00193
  itype : 000010
  imm   : 000000000000001b
EX -----
  00000000000005b4 : 04711863
  op1     : 0000000b00000000
  op2     : 00000000000000a5
  alu     : 0000000b000000a5
  rs1/rs2 : 2/7
  reg1/reg2 : 0000000b00000000/00000000000000a5
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000005b0 : 00000393
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000005ac : 02101133
  reg[ 2] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  165
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 00000000000000a5 du_divisor= 00000000000000a5
DECODE: inst=01b00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000001b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  2
compare = 0
check_start

#                 3691
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b8 : 01b00193
  itype : 000010
  imm   : 000000000000001b
EX -----
  00000000000005b4 : 04711863
  op1     : 0000000000000000
  op2     : 00000000000000a5
  alu     : 00000000000000a5
  rs1/rs2 : 2/7
  reg1/reg2 : 0000000000000000/00000000000000a5
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000005b0 : 00000393
  reg[ 7] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01b00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000001b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  2
compare = 0
check_start

#                 3692
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005b8 : 01b00193
  itype : 000010
  imm   : 000000000000001b
EX -----
  00000000000005b4 : 04711863
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 2/7
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   27
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000001b du_divisor= 000000000000001b
DECODE: inst=0010009b itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  0
compare = 0
check_start

#                 3693
IF ------
     pc : 00000000000005d0
 is req : 0
 pc req : 00000000000005cc
ID ------
  00000000000005bc : 0010009b
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000005b8 : 01b00193
  op1     : 0000000000000000
  op2     : 000000000000001b
  alu     : 000000000000001b
  rs1/rs2 : 0/27
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000005b4 : 04711863
	mem stall : 0
	mem rdata : 0000000000000193
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=02509093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000025
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3694
IF ------
     pc : 00000000000005d4
 is req : 1
 pc req : 00000000000005d0
ID ------
  00000000000005c0 : 02509093
  itype : 000010
  imm   : 0000000000000025
EX -----
  00000000000005bc : 0010009b
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000001f00000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=16
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000005b8 : 01b00193
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
  00000000000005b4 : 04711863
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1         133143986176
mulunit_op2                   37
mulunit_add_count          64
op1 = 0000001f00000000 du_dividend= 0000001f00000000
op2 = 0000000000000025 du_divisor= 0000000000000025
DECODE: inst=02009133 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 000000000000001b @pc=00000000000005b8
check_start

#                 3695
IF ------
     pc : 00000000000005d8
 is req : 1
 pc req : 00000000000005d4
ID ------
  00000000000005c4 : 02009133
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000005c0 : 02509093
  op1     : 0000001f00000000
  op2     : 0000000000000025
  alu     : 0000000000000000
  rs1/rs2 : 1/5
  reg1/reg2 : 0000001f00000000/0000000000000002
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000005bc : 0010009b
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
  00000000000005b8 : 01b00193
  reg[ 3] <= 000000000000001b
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1         133143986176
mulunit_op2                   37
mulunit_add_count          64
op1 = 0000001f00000000 du_dividend= 0000001f00000000
op2 = 0000000000000025 du_divisor= 0000000000000025
DECODE: inst=02009133 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3696
IF ------
     pc : 00000000000005dc
 is req : 1
 pc req : 00000000000005d8
ID ------
  00000000000005c4 : 02009133
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000005c0 : 02509093
  op1     : 0000001f00000000
  op2     : 0000000000000025
  alu     : 0000000000000000
  rs1/rs2 : 1/5
  reg1/reg2 : 0000001f00000000/0000000000000002
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000005bc : 0010009b
  reg[ 1] <= 0000000000000001
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    1
mulunit_op2                   37
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000025 du_divisor= 0000000000000025
DECODE: inst=02009133 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3697
IF ------
     pc : 00000000000005e0
 is req : 1
 pc req : 00000000000005dc
ID ------
  00000000000005c4 : 02009133
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000005c0 : 02509093
  op1     : 0000000000000001
  op2     : 0000000000000025
  alu     : 0000002000000000
  rs1/rs2 : 1/5
  reg1/reg2 : 0000000000000001/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3698
IF ------
     pc : 00000000000005e4
 is req : 1
 pc req : 00000000000005e0
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000000000000001
  op2     : 0000000000000000
  alu     : 0000000000000001
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
  00000000000005c0 : 02509093
	mem stall : 0
	mem rdata : 0000000000000193
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3699
IF ------
     pc : 00000000000005e8
 is req : 1
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000000000000001
  op2     : 0000000000000000
  alu     : 0000000000000001
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
  00000000000005c0 : 02509093
  reg[ 1] <= 0000002000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3700
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3701
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count           1
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3702
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count           2
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3703
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count           3
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3704
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count           4
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3705
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count           5
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3706
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count           6
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3707
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count           7
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3708
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count           8
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3709
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count           9
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3710
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          10
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3711
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          11
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3712
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          12
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3713
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          13
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3714
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          14
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3715
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          15
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3716
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          16
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3717
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          17
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3718
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          18
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3719
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          19
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3720
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          20
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3721
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          21
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3722
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          22
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3723
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          23
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3724
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          24
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3725
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          25
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3726
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          26
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3727
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          27
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3728
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          28
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3729
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          29
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3730
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          30
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3731
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          31
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3732
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          32
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3733
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          33
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3734
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          34
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3735
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          35
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3736
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          36
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3737
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          37
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3738
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          38
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3739
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          39
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3740
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          40
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3741
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          41
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3742
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          42
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3743
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          43
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3744
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          44
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3745
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          45
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3746
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          46
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3747
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          47
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3748
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          48
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3749
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          49
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3750
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          50
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3751
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          51
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3752
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          52
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3753
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          53
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3754
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          54
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3755
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          55
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3756
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          56
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3757
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          57
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3758
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          58
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3759
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          59
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3760
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          60
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3761
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          61
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3762
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          62
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3763
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          63
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3764
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3765
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                                       0
mulunit_state 2
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3766
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3767
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005c8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 02009133
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02711c63 itype=8 is_muldiv=0 funct7=1 imm=0000000000000038
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                 3768
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005cc : 02711c63
  itype : 001000
  imm   : 0000000000000038
EX -----
  00000000000005c8 : 00000393
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000005c4 : 02009133
	mem stall : 0
	mem rdata : ffffffffffff9093
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01c00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000001c
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  2
compare = 0
check_start

#                 3769
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005d0 : 01c00193
  itype : 000010
  imm   : 000000000000001c
EX -----
  00000000000005cc : 02711c63
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 2/7
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  00000000000005c8 : 00000393
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000005c4 : 02009133
  reg[ 2] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01c00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000001c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  2
compare = 0
check_start

#                 3770
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005d0 : 01c00193
  itype : 000010
  imm   : 000000000000001c
EX -----
  00000000000005cc : 02711c63
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 2/7
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  00000000000005c8 : 00000393
  reg[ 7] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01c00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000001c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  2
compare = 0
check_start

#                 3771
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005d0 : 01c00193
  itype : 000010
  imm   : 000000000000001c
EX -----
  00000000000005cc : 02711c63
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 2/7
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   28
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000001c du_divisor= 000000000000001c
DECODE: inst=020010b3 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                 3772
IF ------
     pc : 00000000000005e8
 is req : 0
 pc req : 00000000000005e4
ID ------
  00000000000005d4 : 020010b3
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000005d0 : 01c00193
  op1     : 0000000000000000
  op2     : 000000000000001c
  alu     : 000000000000001c
  rs1/rs2 : 0/28
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000005cc : 02711c63
	mem stall : 0
	mem rdata : ffffffffffff9093
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3773
IF ------
     pc : 00000000000005ec
 is req : 1
 pc req : 00000000000005e8
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=24
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
  00000000000005d0 : 01c00193
	mem stall : 0
	mem rdata : 000000000000001b
WB ----
  00000000000005cc : 02711c63
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 000000000000001c @pc=00000000000005d0
check_start

#                 3774
IF ------
     pc : 00000000000005f0
 is req : 1
 pc req : 00000000000005ec
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
  00000000000005d0 : 01c00193
  reg[ 3] <= 000000000000001c
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           1
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3775
IF ------
     pc : 00000000000005f4
 is req : 1
 pc req : 00000000000005f0
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           2
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3776
IF ------
     pc : 00000000000005f8
 is req : 1
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           3
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3777
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           4
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3778
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           5
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3779
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           6
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3780
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           7
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3781
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           8
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3782
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           9
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3783
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          10
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3784
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          11
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3785
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          12
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3786
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          13
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3787
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          14
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3788
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          15
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3789
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          16
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3790
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          17
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3791
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          18
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3792
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          19
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3793
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          20
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3794
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          21
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3795
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          22
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3796
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          23
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3797
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          24
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3798
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          25
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3799
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          26
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3800
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          27
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3801
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          28
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3802
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          29
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3803
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          30
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3804
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          31
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3805
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          32
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3806
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          33
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3807
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          34
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3808
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          35
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3809
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          36
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3810
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          37
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3811
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          38
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3812
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          39
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3813
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          40
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3814
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          41
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3815
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          42
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3816
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          43
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3817
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          44
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3818
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          45
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3819
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          46
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3820
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          47
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3821
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          48
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3822
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          49
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3823
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          50
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3824
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          51
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3825
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          52
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3826
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          53
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3827
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          54
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3828
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          55
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3829
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          56
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3830
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          57
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3831
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          58
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3832
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          59
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3833
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          60
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3834
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          61
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3835
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          62
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3836
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          63
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3837
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3838
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                                       0
mulunit_state 2
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3839
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3840
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005d8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005d4 : 020010b3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02709463 itype=8 is_muldiv=0 funct7=1 imm=0000000000000028
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3841
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005dc : 02709463
  itype : 001000
  imm   : 0000000000000028
EX -----
  00000000000005d8 : 00000393
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000005d4 : 020010b3
	mem stall : 0
	mem rdata : 0000000000000393
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1         137438953472
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000002000000000 du_dividend= 0000002000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01d00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000001d
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  1
compare = 0
check_start

#                 3842
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005e0 : 01d00193
  itype : 000010
  imm   : 000000000000001d
EX -----
  00000000000005dc : 02709463
  op1     : 0000002000000000
  op2     : 0000000000000000
  alu     : 0000002000000000
  rs1/rs2 : 1/7
  reg1/reg2 : 0000002000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000005d8 : 00000393
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000005d4 : 020010b3
  reg[ 1] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01d00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000001d
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  1
compare = 0
check_start

#                 3843
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005e0 : 01d00193
  itype : 000010
  imm   : 000000000000001d
EX -----
  00000000000005dc : 02709463
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 1/7
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  00000000000005d8 : 00000393
  reg[ 7] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01d00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000001d
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  1
compare = 0
check_start

#                 3844
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005e0 : 01d00193
  itype : 000010
  imm   : 000000000000001d
EX -----
  00000000000005dc : 02709463
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 1/7
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   29
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000001d du_divisor= 000000000000001d
DECODE: inst=0210009b itype=2 is_muldiv=0 funct7=1 imm=0000000000000021
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  0
compare = 0
check_start

#                 3845
IF ------
     pc : 00000000000005f8
 is req : 0
 pc req : 00000000000005f4
ID ------
  00000000000005e4 : 0210009b
  itype : 000010
  imm   : 0000000000000021
EX -----
  00000000000005e0 : 01d00193
  op1     : 0000000000000000
  op2     : 000000000000001d
  alu     : 000000000000001d
  rs1/rs2 : 0/29
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000005dc : 02709463
	mem stall : 0
	mem rdata : 0000000000000393
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=02009093 itype=2 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3846
IF ------
     pc : 00000000000005fc
 is req : 1
 pc req : 00000000000005f8
ID ------
  00000000000005e8 : 02009093
  itype : 000010
  imm   : 0000000000000020
EX -----
  00000000000005e4 : 0210009b
  op1     : 0000000000000000
  op2     : 0000000000000021
  alu     : 0000000000000021
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000005e0 : 01d00193
	mem stall : 0
	mem rdata : 0000000000000014
WB ----
  00000000000005dc : 02709463
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=0110011b itype=2 is_muldiv=0 funct7=0 imm=0000000000000011
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 000000000000001d @pc=00000000000005e0
check_start

#                 3847
IF ------
     pc : 0000000000000600
 is req : 1
 pc req : 00000000000005fc
ID ------
  00000000000005ec : 0110011b
  itype : 000010
  imm   : 0000000000000011
EX -----
  00000000000005e8 : 02009093
  op1     : 0000000000000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000005e4 : 0210009b
	mem stall : 0
	mem rdata : 0000000000000003
WB ----
  00000000000005e0 : 01d00193
  reg[ 3] <= 000000000000001d
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=0110011b itype=2 is_muldiv=0 funct7=0 imm=0000000000000011
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3848
IF ------
     pc : 0000000000000604
 is req : 1
 pc req : 0000000000000600
ID ------
  00000000000005ec : 0110011b
  itype : 000010
  imm   : 0000000000000011
EX -----
  00000000000005e8 : 02009093
  op1     : 0000000000000000
  op2     : 0000000000000020
  alu     : 0000000000000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000005e4 : 0210009b
  reg[ 1] <= 0000000000000021
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   33
mulunit_op2                   32
mulunit_add_count          64
op1 = 0000000000000021 du_dividend= 0000000000000021
op2 = 0000000000000020 du_divisor= 0000000000000020
DECODE: inst=0110011b itype=2 is_muldiv=0 funct7=0 imm=0000000000000011
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 3849
IF ------
     pc : 0000000000000608
 is req : 1
 pc req : 0000000000000604
ID ------
  00000000000005ec : 0110011b
  itype : 000010
  imm   : 0000000000000011
EX -----
  00000000000005e8 : 02009093
  op1     : 0000000000000021
  op2     : 0000000000000020
  alu     : 0000002100000000
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000000000021/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   17
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000011 du_divisor= 0000000000000011
DECODE: inst=02111113 itype=2 is_muldiv=0 funct7=1 imm=0000000000000021
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                 3850
IF ------
     pc : 000000000000060c
 is req : 1
 pc req : 0000000000000608
ID ------
  00000000000005f0 : 02111113
  itype : 000010
  imm   : 0000000000000021
EX -----
  00000000000005ec : 0110011b
  op1     : 0000000000000000
  op2     : 0000000000000011
  alu     : 0000000000000011
  rs1/rs2 : 0/17
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000005e8 : 02009093
	mem stall : 0
	mem rdata : ffffffffffff8063
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=02209033 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 3851
IF ------
     pc : 0000000000000610
 is req : 1
 pc req : 000000000000060c
ID ------
  00000000000005f4 : 02209033
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000005f0 : 02111113
  op1     : 0000000000000000
  op2     : 0000000000000021
  alu     : 0000000000000000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000000000/0000000000000021
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000005ec : 0110011b
	mem stall : 0
	mem rdata : ffffffffffffff80
WB ----
  00000000000005e8 : 02009093
  reg[ 1] <= 0000002100000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=02209033 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 3852
IF ------
     pc : 0000000000000614
 is req : 1
 pc req : 0000000000000610
ID ------
  00000000000005f4 : 02209033
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000005f0 : 02111113
  op1     : 0000000000000000
  op2     : 0000000000000021
  alu     : 0000000000000000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000000000/0000002100000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000005ec : 0110011b
  reg[ 2] <= 0000000000000011
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   17
mulunit_op2                   33
mulunit_add_count          64
op1 = 0000000000000011 du_dividend= 0000000000000011
op2 = 0000000000000021 du_divisor= 0000000000000021
DECODE: inst=02209033 itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 3853
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f4 : 02209033
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000005f0 : 02111113
  op1     : 0000000000000011
  op2     : 0000000000000021
  alu     : 0000002200000000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000000011/0000002100000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1         141733920768
mulunit_op2                   17
mulunit_add_count          64
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000000000000011 du_divisor= 0000000000000011
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3854
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000000000000011
  alu     : 0042000000000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000000000000011
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
  00000000000005f0 : 02111113
	mem stall : 0
	mem rdata : ffffffffffffe193
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1         141733920768
mulunit_op2                   17
mulunit_add_count          64
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000000000000011 du_divisor= 0000000000000011
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3855
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000000000000011
  alu     : 0042000000000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000000000000011
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
  00000000000005f0 : 02111113
  reg[ 2] <= 0000002200000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          64
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3856
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count           0
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3857
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count           1
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3858
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count           2
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3859
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count           3
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3860
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count           4
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3861
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count           5
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3862
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count           6
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3863
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count           7
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3864
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count           8
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3865
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count           9
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3866
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          10
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3867
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          11
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3868
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          12
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3869
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          13
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3870
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          14
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3871
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          15
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3872
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          16
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3873
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          17
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3874
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          18
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3875
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          19
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3876
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          20
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3877
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          21
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3878
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          22
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3879
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          23
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3880
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          24
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3881
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          25
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3882
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          26
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3883
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          27
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3884
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          28
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3885
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          29
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3886
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          30
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3887
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          31
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3888
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          32
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3889
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          33
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3890
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  1217485108864830406656
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          34
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3891
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  1217485108864830406656
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          35
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3892
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  1217485108864830406656
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          36
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3893
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                  1217485108864830406656
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          37
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3894
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          38
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3895
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          39
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3896
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          40
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3897
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          41
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3898
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          42
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3899
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          43
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3900
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          44
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3901
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          45
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3902
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          46
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3903
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          47
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3904
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          48
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3905
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          49
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3906
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          50
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3907
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          51
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3908
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          52
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3909
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          53
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3910
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          54
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3911
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          55
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3912
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          56
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3913
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          57
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3914
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          58
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3915
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          59
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3916
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          60
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3917
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          61
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3918
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          62
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3919
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          63
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3920
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 1
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          64
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3921
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 1
mulunit_result                 20697246850702116913152
mulunit_state 2
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          64
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3922
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1         141733920768
mulunit_op2         146028888064
mulunit_add_count          64
op1 = 0000002100000000 du_dividend= 0000002100000000
op2 = 0000002200000000 du_divisor= 0000002200000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  1
compare = 0
check_start

#                 3923
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005f4 : 02209033
  op1     : 0000002100000000
  op2     : 0000002200000000
  alu     : 0000002100000000
  rs1/rs2 : 1/2
  reg1/reg2 : 0000002100000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00701463 itype=8 is_muldiv=0 funct7=0 imm=0000000000000008
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3924
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005fc : 00701463
  itype : 001000
  imm   : 0000000000000008
EX -----
  00000000000005f8 : 00000393
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000005f4 : 02209033
	mem stall : 0
	mem rdata : 0000000000000011
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00701463 itype=8 is_muldiv=0 funct7=0 imm=0000000000000008
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3925
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005fc : 00701463
  itype : 001000
  imm   : 0000000000000008
EX -----
  00000000000005f8 : 00000393
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000005f4 : 02209033
  reg[ 0] <= 0000000000000462
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00701463 itype=8 is_muldiv=0 funct7=0 imm=0000000000000008
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3926
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005fc : 00701463
  itype : 001000
  imm   : 0000000000000008
EX -----
  00000000000005f8 : 00000393
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02301063 itype=8 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  0
compare = 0
check_start

#                 3927
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  0000000000000600 : 02301063
  itype : 001000
  imm   : 0000000000000020
EX -----
  00000000000005fc : 00701463
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/7
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  00000000000005f8 : 00000393
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02301063 itype=8 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  0
compare = 0
check_start

#                 3928
IF ------
     pc : 0000000000000618
 is req : 1
 pc req : 0000000000000614
ID ------
  0000000000000600 : 02301063
  itype : 001000
  imm   : 0000000000000020
EX -----
  00000000000005fc : 00701463
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/7
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  00000000000005f8 : 00000393
  reg[ 7] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02301063 itype=8 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  0
compare = 0
check_start

#                 3929
IF ------
     pc : 000000000000061c
 is req : 1
 pc req : 0000000000000618
ID ------
  0000000000000600 : 02301063
  itype : 001000
  imm   : 0000000000000020
EX -----
  00000000000005fc : 00701463
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/7
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   29
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000001d du_divisor= 000000000000001d
DECODE: inst=0ff0000f itype=0 is_muldiv=0 funct7=7 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  0
compare = 0
check_start

#                 3930
IF ------
     pc : 0000000000000620
 is req : 1
 pc req : 000000000000061c
ID ------
  0000000000000604 : 0ff0000f
  itype : 000000
  imm   : 0000000000000000
EX -----
  0000000000000600 : 02301063
  op1     : 0000000000000000
  op2     : 000000000000001d
  alu     : 000000000000001d
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/000000000000001d
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
  00000000000005fc : 00701463
	mem stall : 0
	mem rdata : ffffffffffff8513
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00018063 itype=8 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3931
IF ------
     pc : 0000000000000624
 is req : 1
 pc req : 0000000000000620
ID ------
  0000000000000608 : 00018063
  itype : 001000
  imm   : 0000000000000000
EX -----
  0000000000000604 : 0ff0000f
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000600 : 02301063
	mem stall : 0
	mem rdata : 0000000000000000
 JUMP TO : 0000000000000620
WB ----
  00000000000005fc : 00701463
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0011e193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3932
IF ------
     pc : 0000000000000620
 is req : 0
 pc req : 0000000000000620
ID ------
EX -----
MEM -----
WB ----
  0000000000000600 : 02301063
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0011e193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3933
IF ------
     pc : 0000000000000624
 is req : 1
 pc req : 0000000000000620
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0011e193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3934
IF ------
     pc : 0000000000000628
 is req : 1
 pc req : 0000000000000624
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0ff0000f itype=0 is_muldiv=0 funct7=7 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3935
IF ------
     pc : 000000000000062c
 is req : 1
 pc req : 0000000000000628
ID ------
  0000000000000620 : 0ff0000f
  itype : 000000
  imm   : 0000000000000000
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00100193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3936
IF ------
     pc : 0000000000000630
 is req : 1
 pc req : 000000000000062c
ID ------
  0000000000000624 : 00100193
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000620 : 0ff0000f
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=05d00893 itype=2 is_muldiv=0 funct7=2 imm=000000000000005d
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3937
IF ------
     pc : 0000000000000634
 is req : 1
 pc req : 0000000000000630
ID ------
  0000000000000628 : 05d00893
  itype : 000010
  imm   : 000000000000005d
EX -----
  0000000000000624 : 00100193
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000002100000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000620 : 0ff0000f
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   93
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000005d du_divisor= 000000000000005d
DECODE: inst=00000513 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 3938
IF ------
     pc : 0000000000000638
 is req : 1
 pc req : 0000000000000634
ID ------
  000000000000062c : 00000513
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000628 : 05d00893
  op1     : 0000000000000000
  op2     : 000000000000005d
  alu     : 000000000000005d
  rs1/rs2 : 0/29
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000624 : 00100193
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000000620 : 0ff0000f
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000073 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 17
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000001 @pc=0000000000000624
check_start

#                 3939
IF ------
     pc : 000000000000063c
 is req : 1
 pc req : 0000000000000638
ID ------
  0000000000000630 : 00000073
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000062c : 00000513
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000628 : 05d00893
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000000624 : 00100193
  reg[ 3] <= 0000000000000001
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=c0001073 itype=2 is_muldiv=0 funct7=96 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr =  0
compare = 0
check_start

#                 3940
IF ------
     pc : 0000000000000640
 is req : 1
 pc req : 000000000000063c
ID ------
  0000000000000634 : c0001073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000630 : 00000073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=17
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000062c : 00000513
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000000628 : 05d00893
  reg[17] <= 000000000000005d
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3941
IF ------
     pc : 0000000000000644
 is req : 1
 pc req : 0000000000000640
ID ------
  0000000000000638 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000634 : c0001073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000630 : 00000073
	mem stall : 0
	mem rdata : 0000000000000000
 csr rdata : 0000000000000000
 csr trap  : 1
 csr vec   : 0000000000000004
WB ----
  000000000000062c : 00000513
  reg[10] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0ff0000f itype=0 is_muldiv=0 funct7=7 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3942
IF ------
     pc : 0000000000000004
 is req : 0
 pc req : 0000000000000640
ID ------
EX -----
MEM -----
WB ----
  0000000000000630 : 00000073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0ff0000f itype=0 is_muldiv=0 funct7=7 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3943
IF ------
     pc : 0000000000000008
 is req : 1
 pc req : 0000000000000004
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0ff0000f itype=0 is_muldiv=0 funct7=7 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3944
IF ------
     pc : 000000000000000c
 is req : 1
 pc req : 0000000000000008
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=34202f73 itype=2 is_muldiv=0 funct7=26 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3945
IF ------
     pc : 0000000000000010
 is req : 1
 pc req : 000000000000000c
ID ------
  0000000000000004 : 34202f73
  itype : 000010
  imm   : 0000000000000000
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00800f93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000008
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3946
IF ------
     pc : 0000000000000014
 is req : 1
 pc req : 0000000000000010
ID ------
  0000000000000008 : 00800f93
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000004 : 34202f73
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000002200000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    8
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000008 du_divisor= 0000000000000008
DECODE: inst=03ff0863 itype=8 is_muldiv=0 funct7=1 imm=0000000000000030
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 30
exs_rs1_addr =  0
compare = 0
check_start

#                 3947
IF ------
     pc : 0000000000000018
 is req : 1
 pc req : 0000000000000014
ID ------
  000000000000000c : 03ff0863
  itype : 001000
  imm   : 0000000000000030
EX -----
  0000000000000008 : 00800f93
  op1     : 0000000000000000
  op2     : 0000000000000008
  alu     : 0000000000000008
  rs1/rs2 : 0/8
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000004 : 34202f73
	mem stall : 0
	mem rdata : 0000000000900f93
 csr rdata : 000000000000000b
 csr trap  : 0
 csr vec   : 0000000000000630
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00900f93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000009
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                 3948
IF ------
     pc : 000000000000001c
 is req : 1
 pc req : 0000000000000018
ID ------
  0000000000000010 : 00900f93
  itype : 000010
  imm   : 0000000000000009
EX -----
  000000000000000c : 03ff0863
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 30/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=30
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000008 : 00800f93
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000004 : 34202f73
  reg[30] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                   11
mulunit_op2                    0
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00900f93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000009
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                 3949
IF ------
     pc : 0000000000000020
 is req : 1
 pc req : 000000000000001c
ID ------
  0000000000000010 : 00900f93
  itype : 000010
  imm   : 0000000000000009
EX -----
  000000000000000c : 03ff0863
  op1     : 000000000000000b
  op2     : 0000000000000000
  alu     : 000000000000000b
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000008 : 00800f93
  reg[31] <= 0000000000000008
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                   11
mulunit_op2                    8
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000008 du_divisor= 0000000000000008
DECODE: inst=00900f93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000009
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                 3950
IF ------
     pc : 0000000000000024
 is req : 1
 pc req : 0000000000000020
ID ------
  0000000000000010 : 00900f93
  itype : 000010
  imm   : 0000000000000009
EX -----
  000000000000000c : 03ff0863
  op1     : 000000000000000b
  op2     : 0000000000000008
  alu     : 0000000000000013
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000008
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    9
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000009 du_divisor= 0000000000000009
DECODE: inst=03ff0463 itype=8 is_muldiv=0 funct7=1 imm=0000000000000028
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  0
compare = 0
check_start

#                 3951
IF ------
     pc : 0000000000000028
 is req : 1
 pc req : 0000000000000024
ID ------
  0000000000000014 : 03ff0463
  itype : 001000
  imm   : 0000000000000028
EX -----
  0000000000000010 : 00900f93
  op1     : 0000000000000000
  op2     : 0000000000000009
  alu     : 0000000000000009
  rs1/rs2 : 0/9
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000000c : 03ff0863
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                   11
mulunit_op2                    8
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000008 du_divisor= 0000000000000008
DECODE: inst=00b00f93 itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                 3952
IF ------
     pc : 000000000000002c
 is req : 1
 pc req : 0000000000000028
ID ------
  0000000000000018 : 00b00f93
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000014 : 03ff0463
  op1     : 000000000000000b
  op2     : 0000000000000008
  alu     : 0000000000000013
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000008
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=16
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000010 : 00900f93
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  000000000000000c : 03ff0863
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                   11
mulunit_op2                    8
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000008 du_divisor= 0000000000000008
DECODE: inst=00b00f93 itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                 3953
IF ------
     pc : 0000000000000030
 is req : 1
 pc req : 000000000000002c
ID ------
  0000000000000018 : 00b00f93
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000014 : 03ff0463
  op1     : 000000000000000b
  op2     : 0000000000000008
  alu     : 0000000000000013
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000008
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000010 : 00900f93
  reg[31] <= 0000000000000009
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                   11
mulunit_op2                    9
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000009 du_divisor= 0000000000000009
DECODE: inst=00b00f93 itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                 3954
IF ------
     pc : 0000000000000034
 is req : 1
 pc req : 0000000000000030
ID ------
  0000000000000018 : 00b00f93
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000014 : 03ff0463
  op1     : 000000000000000b
  op2     : 0000000000000009
  alu     : 0000000000000014
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000009
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=03ff0063 itype=8 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  0
compare = 0
check_start

#                 3955
IF ------
     pc : 0000000000000038
 is req : 1
 pc req : 0000000000000034
ID ------
  000000000000001c : 03ff0063
  itype : 001000
  imm   : 0000000000000020
EX -----
  0000000000000018 : 00b00f93
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/00000000000000a9
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000014 : 03ff0463
	mem stall : 0
	mem rdata : 000000000000006f
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                   11
mulunit_op2                    9
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000009 du_divisor= 0000000000000009
DECODE: inst=00000f13 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                 3956
IF ------
     pc : 000000000000003c
 is req : 1
 pc req : 0000000000000038
ID ------
  0000000000000020 : 00000f13
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000001c : 03ff0063
  op1     : 000000000000000b
  op2     : 0000000000000009
  alu     : 0000000000000014
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000009
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000018 : 00b00f93
	mem stall : 0
	mem rdata : 0000000000000053
WB ----
  0000000000000014 : 03ff0463
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                   11
mulunit_op2                    9
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000009 du_divisor= 0000000000000009
DECODE: inst=00000f13 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                 3957
IF ------
     pc : 0000000000000040
 is req : 1
 pc req : 000000000000003c
ID ------
  0000000000000020 : 00000f13
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000001c : 03ff0063
  op1     : 000000000000000b
  op2     : 0000000000000009
  alu     : 0000000000000014
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000009
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000018 : 00b00f93
  reg[31] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   11
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=00000f13 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                 3958
IF ------
     pc : 0000000000000040
 is req : 0
 pc req : 000000000000003c
ID ------
  0000000000000020 : 00000f13
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000001c : 03ff0063
  op1     : 000000000000000b
  op2     : 000000000000000b
  alu     : 0000000000000016
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/000000000000000b
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=000f0463 itype=8 is_muldiv=0 funct7=0 imm=0000000000000008
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3959
IF ------
     pc : 0000000000000040
 is req : 0
 pc req : 000000000000003c
ID ------
  0000000000000024 : 000f0463
  itype : 001000
  imm   : 0000000000000008
EX -----
  0000000000000020 : 00000f13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000001c : 03ff0063
	mem stall : 0
	mem rdata : 0000000000000000
 JUMP TO : 000000000000003c
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=000f0463 itype=8 is_muldiv=0 funct7=0 imm=0000000000000008
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3960
IF ------
     pc : 000000000000003c
 is req : 0
 pc req : 000000000000003c
ID ------
EX -----
MEM -----
WB ----
  000000000000001c : 03ff0063
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=000f0463 itype=8 is_muldiv=0 funct7=0 imm=0000000000000008
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3961
IF ------
     pc : 0000000000000040
 is req : 1
 pc req : 000000000000003c
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=000f0463 itype=8 is_muldiv=0 funct7=0 imm=0000000000000008
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3962
IF ------
     pc : 0000000000000044
 is req : 1
 pc req : 0000000000000040
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count          64
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00001f17 itype=16 is_muldiv=0 funct7=0 imm=0000000000001000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3963
IF ------
     pc : 0000000000000048
 is req : 1
 pc req : 0000000000000044
ID ------
  000000000000003c : 00001f17
  itype : 010000
  imm   : 0000000000001000
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                   60
mulunit_op2                 4096
mulunit_add_count          64
op1 = 000000000000003c du_dividend= 000000000000003c
op2 = 0000000000001000 du_divisor= 0000000000001000
DECODE: inst=fc3f2223 itype=4 is_muldiv=0 funct7=126 imm=ffffffffffffffc4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 3964
IF ------
     pc : 000000000000004c
 is req : 1
 pc req : 0000000000000048
ID ------
  0000000000000040 : fc3f2223
  itype : 000100
  imm   : ffffffffffffffc4
EX -----
  000000000000003c : 00001f17
  op1     : 000000000000003c
  op2     : 0000000000001000
  alu     : 000000000000103c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                   11
mulunit_op2 18446744073709551556
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = ffffffffffffffc4 du_divisor= 000000000000003c
DECODE: inst=00001f17 itype=16 is_muldiv=0 funct7=0 imm=0000000000001000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 30
exs_rs1_addr = 30
compare = 1
check_start

#                 3965
IF ------
     pc : 0000000000000050
 is req : 1
 pc req : 000000000000004c
ID ------
  0000000000000044 : 00001f17
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000040 : fc3f2223
  op1     : 000000000000000b
  op2     : ffffffffffffffc4
  alu     : ffffffffffffffcf
  rs1/rs2 : 30/3
  reg1/reg2 : 000000000000000b/0000000000000001
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000003c : 00001f17
	mem stall : 0
	mem rdata : fffffffffffff06f
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                   11
mulunit_op2 18446744073709551556
mulunit_add_count          64
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = ffffffffffffffc4 du_divisor= 000000000000003c
DECODE: inst=00001f17 itype=16 is_muldiv=0 funct7=0 imm=0000000000001000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 30
exs_rs1_addr = 30
compare = 1
check_start

#                 3966
IF ------
     pc : 0000000000000054
 is req : 1
 pc req : 0000000000000050
ID ------
  0000000000000044 : 00001f17
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000040 : fc3f2223
  op1     : 000000000000000b
  op2     : ffffffffffffffc4
  alu     : ffffffffffffffcf
  rs1/rs2 : 30/3
  reg1/reg2 : 000000000000000b/0000000000000001
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=30
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000003c : 00001f17
  reg[30] <= 000000000000103c
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                 4156
mulunit_op2 18446744073709551556
mulunit_add_count          64
op1 = 000000000000103c du_dividend= 000000000000103c
op2 = ffffffffffffffc4 du_divisor= 000000000000003c
DECODE: inst=00001f17 itype=16 is_muldiv=0 funct7=0 imm=0000000000001000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 30
exs_rs1_addr = 30
compare = 1
check_start

#                 3967
IF ------
     pc : 0000000000000058
 is req : 1
 pc req : 0000000000000054
ID ------
  0000000000000044 : 00001f17
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000040 : fc3f2223
  op1     : 000000000000103c
  op2     : ffffffffffffffc4
  alu     : 0000000000001000
  rs1/rs2 : 30/3
  reg1/reg2 : 000000000000103c/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=30
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                   68
mulunit_op2                 4096
mulunit_add_count          64
op1 = 0000000000000044 du_dividend= 0000000000000044
op2 = 0000000000001000 du_divisor= 0000000000001000
DECODE: inst=fc0f2023 itype=4 is_muldiv=0 funct7=126 imm=ffffffffffffffc0
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 3968
IF ------
     pc : 000000000000005c
 is req : 1
 pc req : 0000000000000058
ID ------
  0000000000000048 : fc0f2023
  itype : 000100
  imm   : ffffffffffffffc0
EX -----
  0000000000000044 : 00001f17
  op1     : 0000000000000044
  op2     : 0000000000001000
  alu     : 0000000000001044
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=30
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000040 : fc3f2223
	mem stall : 1
	mem rdata : 0000000000000193
WB ----
mulunit_rvalid 0
mulunit_result                 20697246850702116913152
mulunit_state 0
mulunit_op1                   68
mulunit_op2                 4096
mulunit_add_count          64
op1 = 0000000000000044 du_dividend= 0000000000000044
op2 = 0000000000001000 du_divisor= 0000000000001000
DECODE: inst=fc0f2023 itype=4 is_muldiv=0 funct7=126 imm=ffffffffffffffc0
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start
riscv-tests success!
- src/top.sv:59: Verilog $finish

#                 3969
IF ------
     pc : 0000000000000060
 is req : 1
 pc req : 000000000000005c
ID ------
  0000000000000048 : fc0f2023
  itype : 000100
  imm   : ffffffffffffffc0
EX -----
  0000000000000044 : 00001f17
  op1     : 0000000000000044
  op2     : 0000000000001000
  alu     : 0000000000001044
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=30
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000040 : fc3f2223
	mem stall : 1
	mem rdata : 0000000000000193
WB ----
