Analysis & Synthesis report for dac
Tue Apr 13 09:34:57 2021
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |dac|state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: pll_125:Clock_125|pll_125_0002:pll_125_inst|altera_pll:altera_pll_i
 17. Parameter Settings for User Entity Instance: nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst
 18. Parameter Settings for User Entity Instance: nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst
 19. Port Connectivity Checks: "nco_20hz:f20hz"
 20. Port Connectivity Checks: "nco_35Mhz:f35Mhz"
 21. Port Connectivity Checks: "pll_125:Clock_125"
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+-------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status         ; Successful - Tue Apr 13 09:34:57 2021       ;
; Quartus II 64-Bit Version           ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                       ; dac                                         ;
; Top-level Entity Name               ; dac                                         ;
; Family                              ; Cyclone V                                   ;
; Logic utilization (in ALMs)         ; N/A                                         ;
; Total registers                     ; 462                                         ;
; Total pins                          ; 34                                          ;
; Total virtual pins                  ; 0                                           ;
; Total block memory bits             ; 21,504                                      ;
; Total DSP Blocks                    ; 2                                           ;
; Total HSSI RX PCSs                  ; 0                                           ;
; Total HSSI PMA RX Deserializers     ; 0                                           ;
; Total HSSI PMA RX ATT Deserializers ; 0                                           ;
; Total HSSI TX PCSs                  ; 0                                           ;
; Total HSSI PMA TX Serializers       ; 0                                           ;
; Total HSSI PMA TX ATT Serializers   ; 0                                           ;
; Total PLLs                          ; 1                                           ;
; Total DLLs                          ; 0                                           ;
+-------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; dac                ; dac                ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+
; top.vhd                          ; yes             ; User VHDL File                         ; /home/annt/Workspace/FPGA/Dac/top.vhd                                     ;         ;
; pll_125.vhd                      ; yes             ; User Wizard-Generated File             ; /home/annt/Workspace/FPGA/Dac/pll_125.vhd                                 ; pll_125 ;
; pll_125/pll_125_0002.v           ; yes             ; User Verilog HDL File                  ; /home/annt/Workspace/FPGA/Dac/pll_125/pll_125_0002.v                      ; pll_125 ;
; nco_20hz_st.v                    ; yes             ; User Verilog HDL File                  ; /home/annt/Workspace/FPGA/Dac/nco_20hz_st.v                               ;         ;
; nco_20hz.vhd                     ; yes             ; User Wizard-Generated File             ; /home/annt/Workspace/FPGA/Dac/nco_20hz.vhd                                ;         ;
; nco_35Mhz_st.v                   ; yes             ; User Verilog HDL File                  ; /home/annt/Workspace/FPGA/Dac/nco_35Mhz_st.v                              ;         ;
; nco_35Mhz.vhd                    ; yes             ; User Wizard-Generated File             ; /home/annt/Workspace/FPGA/Dac/nco_35Mhz.vhd                               ;         ;
; altera_pll.v                     ; yes             ; Megafunction                           ; /root/altera/13.0/quartus/libraries/megafunctions/altera_pll.v            ;         ;
; asj_altqmcpipe.v                 ; yes             ; Encrypted Auto-Found Verilog HDL File  ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_altqmcpipe.v                ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                           ; /root/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                           ; /root/altera/13.0/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                           ; /root/altera/13.0/quartus/libraries/megafunctions/look_add.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; /root/altera/13.0/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; /root/altera/13.0/quartus/libraries/megafunctions/altshift.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                           ; /root/altera/13.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; /root/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc          ;         ;
; db/add_sub_hth.tdf               ; yes             ; Auto-Generated Megafunction            ; /home/annt/Workspace/FPGA/Dac/db/add_sub_hth.tdf                          ;         ;
; asj_dxx_g.v                      ; yes             ; Encrypted Auto-Found Verilog HDL File  ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_dxx_g.v                     ;         ;
; asj_dxx.v                        ; yes             ; Encrypted Auto-Found Verilog HDL File  ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_dxx.v                       ;         ;
; db/add_sub_cmh.tdf               ; yes             ; Auto-Generated Megafunction            ; /home/annt/Workspace/FPGA/Dac/db/add_sub_cmh.tdf                          ;         ;
; asj_nco_apr_dxx.v                ; yes             ; Encrypted Auto-Found Verilog HDL File  ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_apr_dxx.v               ;         ;
; asj_gam_dp.v                     ; yes             ; Encrypted Auto-Found Verilog HDL File  ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_gam_dp.v                    ;         ;
; asj_nco_as_m_dp_cen.v            ; yes             ; Encrypted Auto-Found Verilog HDL File  ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_as_m_dp_cen.v           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; /root/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; /root/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; /root/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; /root/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; /root/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; /root/altera/13.0/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; /root/altera/13.0/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; /root/altera/13.0/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_60e2.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/annt/Workspace/FPGA/Dac/db/altsyncram_60e2.tdf                      ;         ;
; nco_35Mhz_sin_c.hex              ; yes             ; Auto-Found Memory Initialization File  ; /home/annt/Workspace/FPGA/Dac/nco_35Mhz_sin_c.hex                         ;         ;
; asj_nco_as_m_cen.v               ; yes             ; Encrypted Auto-Found Verilog HDL File  ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_as_m_cen.v              ;         ;
; db/altsyncram_tnf1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/annt/Workspace/FPGA/Dac/db/altsyncram_tnf1.tdf                      ;         ;
; nco_35Mhz_sin_f.hex              ; yes             ; Auto-Found Memory Initialization File  ; /home/annt/Workspace/FPGA/Dac/nco_35Mhz_sin_f.hex                         ;         ;
; db/altsyncram_onf1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/annt/Workspace/FPGA/Dac/db/altsyncram_onf1.tdf                      ;         ;
; nco_35Mhz_cos_f.hex              ; yes             ; Auto-Found Memory Initialization File  ; /home/annt/Workspace/FPGA/Dac/nco_35Mhz_cos_f.hex                         ;         ;
; asj_nco_madx_cen.v               ; yes             ; Encrypted Auto-Found Verilog HDL File  ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_madx_cen.v              ;         ;
; altmult_add.tdf                  ; yes             ; Megafunction                           ; /root/altera/13.0/quartus/libraries/megafunctions/altmult_add.tdf         ;         ;
; stratix_mac_mult.inc             ; yes             ; Megafunction                           ; /root/altera/13.0/quartus/libraries/megafunctions/stratix_mac_mult.inc    ;         ;
; stratix_mac_out.inc              ; yes             ; Megafunction                           ; /root/altera/13.0/quartus/libraries/megafunctions/stratix_mac_out.inc     ;         ;
; db/mult_add_vom2.v               ; yes             ; Auto-Generated Megafunction            ; /home/annt/Workspace/FPGA/Dac/db/mult_add_vom2.v                          ;         ;
; altera_mult_add_rtl.v            ; yes             ; Megafunction                           ; /root/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v   ;         ;
; asj_nco_mady_cen.v               ; yes             ; Encrypted Auto-Found Verilog HDL File  ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_mady_cen.v              ;         ;
; db/mult_add_unm2.v               ; yes             ; Auto-Generated Megafunction            ; /home/annt/Workspace/FPGA/Dac/db/mult_add_unm2.v                          ;         ;
; asj_nco_derot.v                  ; yes             ; Encrypted Auto-Found Verilog HDL File  ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_derot.v                 ;         ;
; asj_nco_mob_w.v                  ; yes             ; Encrypted Auto-Found Verilog HDL File  ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_mob_w.v                 ;         ;
; db/add_sub_50l.tdf               ; yes             ; Auto-Generated Megafunction            ; /home/annt/Workspace/FPGA/Dac/db/add_sub_50l.tdf                          ;         ;
; asj_nco_isdr.v                   ; yes             ; Encrypted Auto-Found Verilog HDL File  ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_isdr.v                  ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                           ; /root/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf         ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; /root/altera/13.0/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; /root/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                           ; /root/altera/13.0/quartus/libraries/megafunctions/cmpconst.inc            ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; /root/altera/13.0/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; /root/altera/13.0/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; dffeea.inc                       ; yes             ; Megafunction                           ; /root/altera/13.0/quartus/libraries/megafunctions/dffeea.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                           ; /root/altera/13.0/quartus/libraries/megafunctions/alt_counter_stratix.inc ;         ;
; db/cntr_aki.tdf                  ; yes             ; Auto-Generated Megafunction            ; /home/annt/Workspace/FPGA/Dac/db/cntr_aki.tdf                             ;         ;
; db/altsyncram_jsd2.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/annt/Workspace/FPGA/Dac/db/altsyncram_jsd2.tdf                      ;         ;
; nco_20hz_sin_c.hex               ; yes             ; Auto-Found Memory Initialization File  ; /home/annt/Workspace/FPGA/Dac/nco_20hz_sin_c.hex                          ;         ;
; db/altsyncram_akf1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/annt/Workspace/FPGA/Dac/db/altsyncram_akf1.tdf                      ;         ;
; nco_20hz_sin_f.hex               ; yes             ; Auto-Found Memory Initialization File  ; /home/annt/Workspace/FPGA/Dac/nco_20hz_sin_f.hex                          ;         ;
; db/altsyncram_5kf1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/annt/Workspace/FPGA/Dac/db/altsyncram_5kf1.tdf                      ;         ;
; nco_20hz_cos_f.hex               ; yes             ; Auto-Found Memory Initialization File  ; /home/annt/Workspace/FPGA/Dac/nco_20hz_cos_f.hex                          ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                      ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                              ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 239                                                                                ;
;                                             ;                                                                                    ;
; Combinational ALUT usage for logic          ; 216                                                                                ;
;     -- 7 input functions                    ; 0                                                                                  ;
;     -- 6 input functions                    ; 5                                                                                  ;
;     -- 5 input functions                    ; 7                                                                                  ;
;     -- 4 input functions                    ; 3                                                                                  ;
;     -- <=3 input functions                  ; 201                                                                                ;
;                                             ;                                                                                    ;
; Dedicated logic registers                   ; 462                                                                                ;
;                                             ;                                                                                    ;
; I/O pins                                    ; 34                                                                                 ;
; Total MLAB memory bits                      ; 0                                                                                  ;
; Total block memory bits                     ; 21504                                                                              ;
; Total DSP Blocks                            ; 2                                                                                  ;
; Total PLLs                                  ; 1                                                                                  ;
;     -- PLLs                                 ; 1                                                                                  ;
;                                             ;                                                                                    ;
; Maximum fan-out node                        ; pll_125:Clock_125|pll_125_0002:pll_125_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 504                                                                                ;
; Total fan-out                               ; 2780                                                                               ;
; Average fan-out                             ; 3.34                                                                               ;
+---------------------------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                        ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                             ; Library Name ;
+-----------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |dac                                                                              ; 216 (57)          ; 462 (49)     ; 21504             ; 2          ; 34   ; 0            ; |dac                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;    |nco_20hz:f20hz|                                                               ; 88 (0)            ; 218 (0)      ; 10752             ; 1          ; 0    ; 0            ; |dac|nco_20hz:f20hz                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |nco_20hz_st:nco_20hz_st_inst|                                              ; 88 (0)            ; 218 (0)      ; 10752             ; 1          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst                                                                                                                                                                                                                                                                                                                                ;              ;
;          |asj_altqmcpipe:ux000|                                                   ; 33 (1)            ; 33 (1)       ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                                                                           ;              ;
;             |lpm_add_sub:acc|                                                     ; 32 (0)            ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                                                                                                                                                                           ;              ;
;                |add_sub_hth:auto_generated|                                       ; 32 (32)           ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated                                                                                                                                                                                                                                                                ;              ;
;          |asj_dxx:ux002|                                                          ; 21 (0)            ; 32 (16)      ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_dxx:ux002                                                                                                                                                                                                                                                                                                                  ;              ;
;             |lpm_add_sub:ux014|                                                   ; 21 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_dxx:ux002|lpm_add_sub:ux014                                                                                                                                                                                                                                                                                                ;              ;
;                |add_sub_cmh:auto_generated|                                       ; 21 (21)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated                                                                                                                                                                                                                                                                     ;              ;
;          |asj_dxx_g:ux001|                                                        ; 15 (15)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_dxx_g:ux001                                                                                                                                                                                                                                                                                                                ;              ;
;          |asj_gam_dp:ux008|                                                       ; 2 (2)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_gam_dp:ux008                                                                                                                                                                                                                                                                                                               ;              ;
;          |asj_nco_as_m_cen:ux0122|                                                ; 0 (0)             ; 0 (0)        ; 3584              ; 0          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_cen:ux0122                                                                                                                                                                                                                                                                                                        ;              ;
;             |altsyncram:altsyncram_component0|                                    ; 0 (0)             ; 0 (0)        ; 3584              ; 0          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0                                                                                                                                                                                                                                                                       ;              ;
;                |altsyncram_akf1:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 3584              ; 0          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_akf1:auto_generated                                                                                                                                                                                                                                        ;              ;
;          |asj_nco_as_m_cen:ux0123|                                                ; 0 (0)             ; 0 (0)        ; 3584              ; 0          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_cen:ux0123                                                                                                                                                                                                                                                                                                        ;              ;
;             |altsyncram:altsyncram_component0|                                    ; 0 (0)             ; 0 (0)        ; 3584              ; 0          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0                                                                                                                                                                                                                                                                       ;              ;
;                |altsyncram_5kf1:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 3584              ; 0          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_5kf1:auto_generated                                                                                                                                                                                                                                        ;              ;
;          |asj_nco_as_m_dp_cen:ux0220|                                             ; 0 (0)             ; 0 (0)        ; 3584              ; 0          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_dp_cen:ux0220                                                                                                                                                                                                                                                                                                     ;              ;
;             |altsyncram:altsyncram_component|                                     ; 0 (0)             ; 0 (0)        ; 3584              ; 0          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                     ;              ;
;                |altsyncram_jsd2:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 3584              ; 0          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_jsd2:auto_generated                                                                                                                                                                                                                                      ;              ;
;          |asj_nco_mady_cen:m0|                                                    ; 0 (0)             ; 86 (0)       ; 0                 ; 1          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0                                                                                                                                                                                                                                                                                                            ;              ;
;             |altmult_add:ALTMULT_ADD_component|                                   ; 0 (0)             ; 86 (0)       ; 0                 ; 1          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component                                                                                                                                                                                                                                                                          ;              ;
;                |mult_add_unm2:auto_generated|                                     ; 0 (0)             ; 86 (0)       ; 0                 ; 1          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated                                                                                                                                                                                                                                             ;              ;
;                   |mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|           ; 0 (0)             ; 86 (0)       ; 0                 ; 1          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1                                                                                                                                                                                         ;              ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl2|                   ; 0 (0)             ; 86 (0)       ; 0                 ; 1          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2                                                                                                                                                ;              ;
;                         |ama_adder_function:final_adder_block|                    ; 0 (0)             ; 15 (15)      ; 0                 ; 1          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block                                                                                                           ;              ;
;                         |ama_data_split_reg_ext_function:dataa_split|             ; 0 (0)             ; 28 (0)       ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split                                                                                                    ;              ;
;                            |ama_register_with_ext_function:data_register_block_0| ; 0 (0)             ; 14 (0)       ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0                                               ;              ;
;                               |ama_register_function:data_register_block|         ; 0 (0)             ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0|ama_register_function:data_register_block     ;              ;
;                            |ama_register_with_ext_function:data_register_block_1| ; 0 (0)             ; 14 (0)       ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_1                                               ;              ;
;                               |ama_register_function:data_register_block|         ; 0 (0)             ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_1|ama_register_function:data_register_block     ;              ;
;                         |ama_data_split_reg_ext_function:datab_split|             ; 0 (0)             ; 28 (0)       ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split                                                                                                    ;              ;
;                            |ama_register_with_ext_function:data_register_block_0| ; 0 (0)             ; 14 (0)       ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_with_ext_function:data_register_block_0                                               ;              ;
;                               |ama_register_function:data_register_block|         ; 0 (0)             ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_with_ext_function:data_register_block_0|ama_register_function:data_register_block     ;              ;
;                            |ama_register_with_ext_function:data_register_block_1| ; 0 (0)             ; 14 (0)       ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_with_ext_function:data_register_block_1                                               ;              ;
;                               |ama_register_function:data_register_block|         ; 0 (0)             ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_with_ext_function:data_register_block_1|ama_register_function:data_register_block     ;              ;
;                         |ama_register_function:output_reg_block|                  ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:output_reg_block                                                                                                         ;              ;
;          |asj_nco_mob_w:blk0|                                                     ; 17 (4)            ; 28 (15)      ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mob_w:blk0                                                                                                                                                                                                                                                                                                             ;              ;
;             |lpm_add_sub:lpm_add_sub_component|                                   ; 13 (0)            ; 13 (0)       ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component                                                                                                                                                                                                                                                                           ;              ;
;                |add_sub_50l:auto_generated|                                       ; 13 (13)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated                                                                                                                                                                                                                                                ;              ;
;    |nco_35Mhz:f35Mhz|                                                             ; 71 (0)            ; 195 (0)      ; 10752             ; 1          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz                                                                                                                                                                                                                                                                                                                                                           ;              ;
;       |nco_35Mhz_st:nco_35Mhz_st_inst|                                            ; 71 (0)            ; 195 (0)      ; 10752             ; 1          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst                                                                                                                                                                                                                                                                                                                            ;              ;
;          |asj_altqmcpipe:ux000|                                                   ; 31 (0)            ; 31 (0)       ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                                                                       ;              ;
;             |lpm_add_sub:acc|                                                     ; 31 (0)            ; 31 (0)       ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                                                                                                                                                                       ;              ;
;                |add_sub_hth:auto_generated|                                       ; 31 (31)           ; 31 (31)      ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated                                                                                                                                                                                                                                                            ;              ;
;          |asj_dxx:ux002|                                                          ; 21 (0)            ; 32 (16)      ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_dxx:ux002                                                                                                                                                                                                                                                                                                              ;              ;
;             |lpm_add_sub:ux014|                                                   ; 21 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_dxx:ux002|lpm_add_sub:ux014                                                                                                                                                                                                                                                                                            ;              ;
;                |add_sub_cmh:auto_generated|                                       ; 21 (21)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated                                                                                                                                                                                                                                                                 ;              ;
;          |asj_gam_dp:ux008|                                                       ; 2 (2)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_gam_dp:ux008                                                                                                                                                                                                                                                                                                           ;              ;
;          |asj_nco_as_m_cen:ux0122|                                                ; 0 (0)             ; 0 (0)        ; 3584              ; 0          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_cen:ux0122                                                                                                                                                                                                                                                                                                    ;              ;
;             |altsyncram:altsyncram_component0|                                    ; 0 (0)             ; 0 (0)        ; 3584              ; 0          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0                                                                                                                                                                                                                                                                   ;              ;
;                |altsyncram_tnf1:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 3584              ; 0          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_tnf1:auto_generated                                                                                                                                                                                                                                    ;              ;
;          |asj_nco_as_m_cen:ux0123|                                                ; 0 (0)             ; 0 (0)        ; 3584              ; 0          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_cen:ux0123                                                                                                                                                                                                                                                                                                    ;              ;
;             |altsyncram:altsyncram_component0|                                    ; 0 (0)             ; 0 (0)        ; 3584              ; 0          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0                                                                                                                                                                                                                                                                   ;              ;
;                |altsyncram_onf1:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 3584              ; 0          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_onf1:auto_generated                                                                                                                                                                                                                                    ;              ;
;          |asj_nco_as_m_dp_cen:ux0220|                                             ; 0 (0)             ; 0 (0)        ; 3584              ; 0          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_dp_cen:ux0220                                                                                                                                                                                                                                                                                                 ;              ;
;             |altsyncram:altsyncram_component|                                     ; 0 (0)             ; 0 (0)        ; 3584              ; 0          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                 ;              ;
;                |altsyncram_60e2:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 3584              ; 0          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_60e2:auto_generated                                                                                                                                                                                                                                  ;              ;
;          |asj_nco_mady_cen:m0|                                                    ; 0 (0)             ; 86 (0)       ; 0                 ; 1          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0                                                                                                                                                                                                                                                                                                        ;              ;
;             |altmult_add:ALTMULT_ADD_component|                                   ; 0 (0)             ; 86 (0)       ; 0                 ; 1          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component                                                                                                                                                                                                                                                                      ;              ;
;                |mult_add_unm2:auto_generated|                                     ; 0 (0)             ; 86 (0)       ; 0                 ; 1          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated                                                                                                                                                                                                                                         ;              ;
;                   |mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|           ; 0 (0)             ; 86 (0)       ; 0                 ; 1          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1                                                                                                                                                                                     ;              ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl2|                   ; 0 (0)             ; 86 (0)       ; 0                 ; 1          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2                                                                                                                                            ;              ;
;                         |ama_adder_function:final_adder_block|                    ; 0 (0)             ; 15 (15)      ; 0                 ; 1          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block                                                                                                       ;              ;
;                         |ama_data_split_reg_ext_function:dataa_split|             ; 0 (0)             ; 28 (0)       ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split                                                                                                ;              ;
;                            |ama_register_with_ext_function:data_register_block_0| ; 0 (0)             ; 14 (0)       ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0                                           ;              ;
;                               |ama_register_function:data_register_block|         ; 0 (0)             ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0|ama_register_function:data_register_block ;              ;
;                            |ama_register_with_ext_function:data_register_block_1| ; 0 (0)             ; 14 (0)       ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_1                                           ;              ;
;                               |ama_register_function:data_register_block|         ; 0 (0)             ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_1|ama_register_function:data_register_block ;              ;
;                         |ama_data_split_reg_ext_function:datab_split|             ; 0 (0)             ; 28 (0)       ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split                                                                                                ;              ;
;                            |ama_register_with_ext_function:data_register_block_0| ; 0 (0)             ; 14 (0)       ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_with_ext_function:data_register_block_0                                           ;              ;
;                               |ama_register_function:data_register_block|         ; 0 (0)             ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_with_ext_function:data_register_block_0|ama_register_function:data_register_block ;              ;
;                            |ama_register_with_ext_function:data_register_block_1| ; 0 (0)             ; 14 (0)       ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_with_ext_function:data_register_block_1                                           ;              ;
;                               |ama_register_function:data_register_block|         ; 0 (0)             ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_with_ext_function:data_register_block_1|ama_register_function:data_register_block ;              ;
;                         |ama_register_function:output_reg_block|                  ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:output_reg_block                                                                                                     ;              ;
;          |asj_nco_mob_w:blk0|                                                     ; 17 (4)            ; 28 (15)      ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mob_w:blk0                                                                                                                                                                                                                                                                                                         ;              ;
;             |lpm_add_sub:lpm_add_sub_component|                                   ; 13 (0)            ; 13 (0)       ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component                                                                                                                                                                                                                                                                       ;              ;
;                |add_sub_50l:auto_generated|                                       ; 13 (13)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated                                                                                                                                                                                                                                            ;              ;
;    |pll_125:Clock_125|                                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |dac|pll_125:Clock_125                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |pll_125_0002:pll_125_inst|                                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |dac|pll_125:Clock_125|pll_125_0002:pll_125_inst                                                                                                                                                                                                                                                                                                                                ;              ;
;          |altera_pll:altera_pll_i|                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |dac|pll_125:Clock_125|pll_125_0002:pll_125_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                        ;              ;
+-----------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------------------+
; Name                                                                                                                                                 ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------------------+
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_akf1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM            ; 256          ; 14           ; --           ; --           ; 3584 ; nco_20hz_sin_f.hex  ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_5kf1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM            ; 256          ; 14           ; --           ; --           ; 3584 ; nco_20hz_cos_f.hex  ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_jsd2:auto_generated|ALTSYNCRAM     ; AUTO ; True Dual Port ; 256          ; 14           ; 256          ; 14           ; 3584 ; nco_20hz_sin_c.hex  ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_tnf1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM            ; 256          ; 14           ; --           ; --           ; 3584 ; nco_35Mhz_sin_f.hex ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_onf1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM            ; 256          ; 14           ; --           ; --           ; 3584 ; nco_35Mhz_cos_f.hex ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_60e2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 14           ; 256          ; 14           ; 3584 ; nco_35Mhz_sin_c.hex ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------------------+


+----------------------------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary                               ;
+--------------------+-------------+---------------------+-------------------+
; Statistic          ; Number Used ; Available per Block ; Maximum Available ;
+--------------------+-------------+---------------------+-------------------+
; Sum of two 18x18   ; 2           ; 1.00                ; --                ;
; DSP Block          ; 2           ; --                  ; --                ;
; DSP 18-bit Element ; 4           ; 2.00                ; --                ;
; Signed Multiplier  ; 4           ; --                  ; --                ;
+--------------------+-------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                             ; IP Include File                                                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------+
; Altera ; altera_pll   ; 13.0    ; N/A          ; N/A          ; |dac|pll_125:Clock_125                                                      ; /home/annt/Workspace/FPGA/Dac/pll_125.vhd                       ;
; Altera ; NCO          ; 13.0    ; N/A          ; N/A          ; |dac|nco_20hz:f20hz                                                         ; /home/annt/Workspace/FPGA/Dac/nco_20hz.vhd                      ;
; Altera ; NCO          ; N/A     ; May 2013     ; Licensed     ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mob_w:blk0         ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_mob_w.v       ;
; Altera ; NCO          ; N/A     ; May 2013     ; Licensed     ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mob_w:blk0         ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_mob_w.v       ;
; Altera ; NCO          ; N/A     ; May 2013     ; Licensed     ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0        ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_mady_cen.v    ;
; Altera ; NCO          ; N/A     ; May 2013     ; Licensed     ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_madx_cen:m1        ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_madx_cen.v    ;
; Altera ; NCO          ; N/A     ; May 2013     ; Licensed     ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_altqmcpipe:ux000       ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_altqmcpipe.v      ;
; Altera ; NCO          ; N/A     ; May 2013     ; Licensed     ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_dxx_g:ux001            ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_dxx_g.v           ;
; Altera ; NCO          ; N/A     ; May 2013     ; Licensed     ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_dxx:ux002              ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_dxx.v             ;
; Altera ; NCO          ; N/A     ; May 2013     ; Licensed     ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_gam_dp:ux008           ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_gam_dp.v          ;
; Altera ; NCO          ; N/A     ; May 2013     ; Licensed     ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_cen:ux0122    ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_as_m_cen.v    ;
; Altera ; NCO          ; N/A     ; May 2013     ; Licensed     ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_cen:ux0122    ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_as_m_cen.v    ;
; Altera ; NCO          ; N/A     ; May 2013     ; Licensed     ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_derot:ux0136       ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_derot.v       ;
; Altera ; NCO          ; N/A     ; May 2013     ; Licensed     ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_apr_dxx:ux0219     ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_apr_dxx.v     ;
; Altera ; NCO          ; N/A     ; May 2013     ; Licensed     ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_dp_cen:ux0220 ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_as_m_dp_cen.v ;
; Altera ; NCO          ; N/A     ; May 2013     ; Licensed     ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_isdr:ux710isdr     ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_isdr.v        ;
; Altera ; NCO          ; 13.0    ; N/A          ; N/A          ; |dac|nco_35Mhz:f35Mhz                                                       ; /home/annt/Workspace/FPGA/Dac/nco_35Mhz.vhd                     ;
; Altera ; NCO          ; N/A     ; May 2013     ; Licensed     ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mob_w:blk0         ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_mob_w.v       ;
; Altera ; NCO          ; N/A     ; May 2013     ; Licensed     ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mob_w:blk0         ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_mob_w.v       ;
; Altera ; NCO          ; N/A     ; May 2013     ; Licensed     ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0        ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_mady_cen.v    ;
; Altera ; NCO          ; N/A     ; May 2013     ; Licensed     ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_madx_cen:m1        ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_madx_cen.v    ;
; Altera ; NCO          ; N/A     ; May 2013     ; Licensed     ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_altqmcpipe:ux000       ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_altqmcpipe.v      ;
; Altera ; NCO          ; N/A     ; May 2013     ; Licensed     ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_dxx_g:ux001            ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_dxx_g.v           ;
; Altera ; NCO          ; N/A     ; May 2013     ; Licensed     ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_dxx:ux002              ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_dxx.v             ;
; Altera ; NCO          ; N/A     ; May 2013     ; Licensed     ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_gam_dp:ux008           ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_gam_dp.v          ;
; Altera ; NCO          ; N/A     ; May 2013     ; Licensed     ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_cen:ux0122    ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_as_m_cen.v    ;
; Altera ; NCO          ; N/A     ; May 2013     ; Licensed     ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_cen:ux0122    ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_as_m_cen.v    ;
; Altera ; NCO          ; N/A     ; May 2013     ; Licensed     ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_derot:ux0136       ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_derot.v       ;
; Altera ; NCO          ; N/A     ; May 2013     ; Licensed     ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_apr_dxx:ux0219     ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_apr_dxx.v     ;
; Altera ; NCO          ; N/A     ; May 2013     ; Licensed     ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_dp_cen:ux0220 ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_as_m_dp_cen.v ;
; Altera ; NCO          ; N/A     ; May 2013     ; Licensed     ; |dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_isdr:ux710isdr     ; /home/annt/Workspace/FPGA/Dac/nco-library/asj_nco_isdr.v        ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |dac|state                                       ;
+-----------------+-----------------+-----------------+------------+
; Name            ; state.channel_b ; state.channel_a ; state.init ;
+-----------------+-----------------+-----------------+------------+
; state.init      ; 0               ; 0               ; 0          ;
; state.channel_a ; 0               ; 1               ; 1          ;
; state.channel_b ; 1               ; 0               ; 1          ;
+-----------------+-----------------+-----------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                   ; Reason for Removal                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[2,3,6,7,10,11,14,15,18,19,22,23,26,27,30,31]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                          ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[0,2,5,6,9,10,13,14,17,18,21,22,25,26,29,31]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                          ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_aki:auto_generated|counter_reg_bit[0..3]                                                                                                                                                                                              ; Lost fanout                                                                                     ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_aki:auto_generated|counter_reg_bit[0..3]                                                                                                                                                                                          ; Lost fanout                                                                                     ;
; chanel_a_data[0]~reg0                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1|data_out_wire[0..27]     ; Lost fanout                                                                                     ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0..27]     ; Lost fanout                                                                                     ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1|data_out_wire[0..27] ; Lost fanout                                                                                     ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0..27] ; Lost fanout                                                                                     ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][0]                                                              ; Lost fanout                                                                                     ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][1]                                                              ; Lost fanout                                                                                     ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][2]                                                              ; Lost fanout                                                                                     ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][3]                                                              ; Lost fanout                                                                                     ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][4]                                                              ; Lost fanout                                                                                     ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][5]                                                              ; Lost fanout                                                                                     ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][6]                                                              ; Lost fanout                                                                                     ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][7]                                                              ; Lost fanout                                                                                     ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][8]                                                              ; Lost fanout                                                                                     ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][9]                                                              ; Lost fanout                                                                                     ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][10]                                                             ; Lost fanout                                                                                     ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][11]                                                             ; Lost fanout                                                                                     ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][12]                                                             ; Lost fanout                                                                                     ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][28]                                                             ; Lost fanout                                                                                     ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][29]                                                             ; Lost fanout                                                                                     ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][30]                                                             ; Lost fanout                                                                                     ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][31]                                                             ; Lost fanout                                                                                     ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][32]                                                             ; Lost fanout                                                                                     ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][33]                                                             ; Lost fanout                                                                                     ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][34]                                                             ; Lost fanout                                                                                     ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][35]                                                             ; Lost fanout                                                                                     ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][36]                                                             ; Lost fanout                                                                                     ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][37]                                                             ; Lost fanout                                                                                     ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][0]                                                          ; Lost fanout                                                                                     ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][1]                                                          ; Lost fanout                                                                                     ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][2]                                                          ; Lost fanout                                                                                     ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][3]                                                          ; Lost fanout                                                                                     ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][4]                                                          ; Lost fanout                                                                                     ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][5]                                                          ; Lost fanout                                                                                     ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][6]                                                          ; Lost fanout                                                                                     ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][7]                                                          ; Lost fanout                                                                                     ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][8]                                                          ; Lost fanout                                                                                     ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][9]                                                          ; Lost fanout                                                                                     ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][10]                                                         ; Lost fanout                                                                                     ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][11]                                                         ; Lost fanout                                                                                     ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][12]                                                         ; Lost fanout                                                                                     ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][28]                                                         ; Lost fanout                                                                                     ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][29]                                                         ; Lost fanout                                                                                     ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][30]                                                         ; Lost fanout                                                                                     ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][31]                                                         ; Lost fanout                                                                                     ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][32]                                                         ; Lost fanout                                                                                     ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][33]                                                         ; Lost fanout                                                                                     ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][34]                                                         ; Lost fanout                                                                                     ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][35]                                                         ; Lost fanout                                                                                     ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][36]                                                         ; Lost fanout                                                                                     ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][37]                                                         ; Lost fanout                                                                                     ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated|pipeline_dffe[13]                                                                                                                                                                                                   ; Lost fanout                                                                                     ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated|pipeline_dffe[13]                                                                                                                                                                                               ; Lost fanout                                                                                     ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[1,4,5,8,9,12,13,16,17,20,21,24,25,28,29]                                                                                                                                                                                                                       ; Merged with nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[0] ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[1,3,4,7,8,11,12,15,16,19,20,23,24,27,28,30]                                                                                                                                                                                                                ; Merged with nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[0] ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_gam_dp:ux008|rom_add_cs[0]                                                                                                                                                                                                                                                                      ; Merged with nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0]     ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_gam_dp:ux008|rom_add_cs[1]                                                                                                                                                                                                                                                                      ; Merged with nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[1]     ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_gam_dp:ux008|rom_add_cs[2]                                                                                                                                                                                                                                                                      ; Merged with nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[2]     ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_gam_dp:ux008|rom_add_cs[3]                                                                                                                                                                                                                                                                      ; Merged with nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[3]     ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_gam_dp:ux008|rom_add_cs[4]                                                                                                                                                                                                                                                                      ; Merged with nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[4]     ;
; nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_gam_dp:ux008|rom_add_cs[5]                                                                                                                                                                                                                                                                      ; Merged with nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[5]     ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_dxx_g:ux001|dxxrv[0]                                                                                                                                                                                                                                                                        ; Merged with nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_dxx_g:ux001|dxxrv[0]                ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_dxx_g:ux001|dxxrv[1]                                                                                                                                                                                                                                                                        ; Merged with nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_dxx_g:ux001|dxxrv[1]                ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_dxx_g:ux001|dxxrv[2]                                                                                                                                                                                                                                                                        ; Merged with nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_dxx_g:ux001|dxxrv[2]                ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_dxx_g:ux001|dxxrv[3]                                                                                                                                                                                                                                                                        ; Merged with nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_dxx_g:ux001|dxxrv[3]                ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_dxx_g:ux001|dxxrv[4]                                                                                                                                                                                                                                                                        ; Merged with nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_dxx_g:ux001|dxxrv[4]                ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_dxx_g:ux001|lsfr_reg[0]                                                                                                                                                                                                                                                                     ; Merged with nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_dxx_g:ux001|lsfr_reg[0]             ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_dxx_g:ux001|lsfr_reg[1]                                                                                                                                                                                                                                                                     ; Merged with nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_dxx_g:ux001|lsfr_reg[1]             ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_dxx_g:ux001|lsfr_reg[2]                                                                                                                                                                                                                                                                     ; Merged with nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_dxx_g:ux001|lsfr_reg[2]             ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_dxx_g:ux001|lsfr_reg[3]                                                                                                                                                                                                                                                                     ; Merged with nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_dxx_g:ux001|lsfr_reg[3]             ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_dxx_g:ux001|lsfr_reg[4]                                                                                                                                                                                                                                                                     ; Merged with nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_dxx_g:ux001|lsfr_reg[4]             ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_dxx_g:ux001|lsfr_reg[5]                                                                                                                                                                                                                                                                     ; Merged with nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_dxx_g:ux001|lsfr_reg[5]             ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_dxx_g:ux001|lsfr_reg[6]                                                                                                                                                                                                                                                                     ; Merged with nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_dxx_g:ux001|lsfr_reg[6]             ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_dxx_g:ux001|lsfr_reg[7]                                                                                                                                                                                                                                                                     ; Merged with nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_dxx_g:ux001|lsfr_reg[7]             ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_dxx_g:ux001|lsfr_reg[8]                                                                                                                                                                                                                                                                     ; Merged with nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_dxx_g:ux001|lsfr_reg[8]             ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_dxx_g:ux001|lsfr_reg[9]                                                                                                                                                                                                                                                                     ; Merged with nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_dxx_g:ux001|lsfr_reg[9]             ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_dxx_g:ux001|lsfr_reg[10]                                                                                                                                                                                                                                                                    ; Merged with nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_dxx_g:ux001|lsfr_reg[10]            ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_dxx_g:ux001|lsfr_reg[11]                                                                                                                                                                                                                                                                    ; Merged with nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_dxx_g:ux001|lsfr_reg[11]            ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_dxx_g:ux001|lsfr_reg[12]                                                                                                                                                                                                                                                                    ; Merged with nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_dxx_g:ux001|lsfr_reg[12]            ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_dxx_g:ux001|lsfr_reg[13]                                                                                                                                                                                                                                                                    ; Merged with nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_dxx_g:ux001|lsfr_reg[13]            ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_dxx_g:ux001|lsfr_reg[14]                                                                                                                                                                                                                                                                    ; Merged with nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_dxx_g:ux001|lsfr_reg[14]            ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_dxx_g:ux001|lsfr_reg[15]                                                                                                                                                                                                                                                                    ; Merged with nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_dxx_g:ux001|lsfr_reg[15]            ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_gam_dp:ux008|rom_add_cs[0]                                                                                                                                                                                                                                                                  ; Merged with nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0] ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_gam_dp:ux008|rom_add_cs[1]                                                                                                                                                                                                                                                                  ; Merged with nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[1] ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_gam_dp:ux008|rom_add_cs[2]                                                                                                                                                                                                                                                                  ; Merged with nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[2] ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_gam_dp:ux008|rom_add_cs[3]                                                                                                                                                                                                                                                                  ; Merged with nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[3] ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_gam_dp:ux008|rom_add_cs[4]                                                                                                                                                                                                                                                                  ; Merged with nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[4] ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_gam_dp:ux008|rom_add_cs[5]                                                                                                                                                                                                                                                                  ; Merged with nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[5] ;
; nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[0]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                          ;
; state.channel_b                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                     ;
; Total Number of Removed Registers = 267                                                                                                                                                                                                                                                                                                         ;                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 462   ;
; Number of registers using Synchronous Clear  ; 109   ;
; Number of registers using Synchronous Load   ; 15    ;
; Number of registers using Asynchronous Clear ; 126   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 28    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; rst                                    ; 251     ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |dac|Selector1             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_125:Clock_125|pll_125_0002:pll_125_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------+--------------------------------------------------------------+
; Parameter Name                       ; Value      ; Type                                                         ;
+--------------------------------------+------------+--------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz   ; String                                                       ;
; fractional_vco_multiplier            ; false      ; String                                                       ;
; pll_type                             ; General    ; String                                                       ;
; pll_subtype                          ; General    ; String                                                       ;
; number_of_clocks                     ; 1          ; Signed Integer                                               ;
; operation_mode                       ; normal     ; String                                                       ;
; deserialization_factor               ; 4          ; Signed Integer                                               ;
; data_rate                            ; 0          ; Signed Integer                                               ;
; sim_additional_refclk_cycles_to_lock ; 0          ; Signed Integer                                               ;
; output_clock_frequency0              ; 125.0 MHz  ; String                                                       ;
; phase_shift0                         ; 0 ps       ; String                                                       ;
; duty_cycle0                          ; 50         ; Signed Integer                                               ;
; output_clock_frequency1              ; 0 MHz      ; String                                                       ;
; phase_shift1                         ; 0 ps       ; String                                                       ;
; duty_cycle1                          ; 50         ; Signed Integer                                               ;
; output_clock_frequency2              ; 0 MHz      ; String                                                       ;
; phase_shift2                         ; 0 ps       ; String                                                       ;
; duty_cycle2                          ; 50         ; Signed Integer                                               ;
; output_clock_frequency3              ; 0 MHz      ; String                                                       ;
; phase_shift3                         ; 0 ps       ; String                                                       ;
; duty_cycle3                          ; 50         ; Signed Integer                                               ;
; output_clock_frequency4              ; 0 MHz      ; String                                                       ;
; phase_shift4                         ; 0 ps       ; String                                                       ;
; duty_cycle4                          ; 50         ; Signed Integer                                               ;
; output_clock_frequency5              ; 0 MHz      ; String                                                       ;
; phase_shift5                         ; 0 ps       ; String                                                       ;
; duty_cycle5                          ; 50         ; Signed Integer                                               ;
; output_clock_frequency6              ; 0 MHz      ; String                                                       ;
; phase_shift6                         ; 0 ps       ; String                                                       ;
; duty_cycle6                          ; 50         ; Signed Integer                                               ;
; output_clock_frequency7              ; 0 MHz      ; String                                                       ;
; phase_shift7                         ; 0 ps       ; String                                                       ;
; duty_cycle7                          ; 50         ; Signed Integer                                               ;
; output_clock_frequency8              ; 0 MHz      ; String                                                       ;
; phase_shift8                         ; 0 ps       ; String                                                       ;
; duty_cycle8                          ; 50         ; Signed Integer                                               ;
; output_clock_frequency9              ; 0 MHz      ; String                                                       ;
; phase_shift9                         ; 0 ps       ; String                                                       ;
; duty_cycle9                          ; 50         ; Signed Integer                                               ;
; output_clock_frequency10             ; 0 MHz      ; String                                                       ;
; phase_shift10                        ; 0 ps       ; String                                                       ;
; duty_cycle10                         ; 50         ; Signed Integer                                               ;
; output_clock_frequency11             ; 0 MHz      ; String                                                       ;
; phase_shift11                        ; 0 ps       ; String                                                       ;
; duty_cycle11                         ; 50         ; Signed Integer                                               ;
; output_clock_frequency12             ; 0 MHz      ; String                                                       ;
; phase_shift12                        ; 0 ps       ; String                                                       ;
; duty_cycle12                         ; 50         ; Signed Integer                                               ;
; output_clock_frequency13             ; 0 MHz      ; String                                                       ;
; phase_shift13                        ; 0 ps       ; String                                                       ;
; duty_cycle13                         ; 50         ; Signed Integer                                               ;
; output_clock_frequency14             ; 0 MHz      ; String                                                       ;
; phase_shift14                        ; 0 ps       ; String                                                       ;
; duty_cycle14                         ; 50         ; Signed Integer                                               ;
; output_clock_frequency15             ; 0 MHz      ; String                                                       ;
; phase_shift15                        ; 0 ps       ; String                                                       ;
; duty_cycle15                         ; 50         ; Signed Integer                                               ;
; output_clock_frequency16             ; 0 MHz      ; String                                                       ;
; phase_shift16                        ; 0 ps       ; String                                                       ;
; duty_cycle16                         ; 50         ; Signed Integer                                               ;
; output_clock_frequency17             ; 0 MHz      ; String                                                       ;
; phase_shift17                        ; 0 ps       ; String                                                       ;
; duty_cycle17                         ; 50         ; Signed Integer                                               ;
; m_cnt_hi_div                         ; 1          ; Signed Integer                                               ;
; m_cnt_lo_div                         ; 1          ; Signed Integer                                               ;
; m_cnt_bypass_en                      ; false      ; String                                                       ;
; m_cnt_odd_div_duty_en                ; false      ; String                                                       ;
; n_cnt_hi_div                         ; 1          ; Signed Integer                                               ;
; n_cnt_lo_div                         ; 1          ; Signed Integer                                               ;
; n_cnt_bypass_en                      ; false      ; String                                                       ;
; n_cnt_odd_div_duty_en                ; false      ; String                                                       ;
; c_cnt_hi_div0                        ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div0                        ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en0                     ; false      ; String                                                       ;
; c_cnt_in_src0                        ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en0               ; false      ; String                                                       ;
; c_cnt_prst0                          ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst0                   ; 0          ; Signed Integer                                               ;
; c_cnt_hi_div1                        ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div1                        ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en1                     ; false      ; String                                                       ;
; c_cnt_in_src1                        ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en1               ; false      ; String                                                       ;
; c_cnt_prst1                          ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst1                   ; 0          ; Signed Integer                                               ;
; c_cnt_hi_div2                        ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div2                        ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en2                     ; false      ; String                                                       ;
; c_cnt_in_src2                        ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en2               ; false      ; String                                                       ;
; c_cnt_prst2                          ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst2                   ; 0          ; Signed Integer                                               ;
; c_cnt_hi_div3                        ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div3                        ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en3                     ; false      ; String                                                       ;
; c_cnt_in_src3                        ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en3               ; false      ; String                                                       ;
; c_cnt_prst3                          ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst3                   ; 0          ; Signed Integer                                               ;
; c_cnt_hi_div4                        ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div4                        ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en4                     ; false      ; String                                                       ;
; c_cnt_in_src4                        ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en4               ; false      ; String                                                       ;
; c_cnt_prst4                          ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst4                   ; 0          ; Signed Integer                                               ;
; c_cnt_hi_div5                        ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div5                        ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en5                     ; false      ; String                                                       ;
; c_cnt_in_src5                        ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en5               ; false      ; String                                                       ;
; c_cnt_prst5                          ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst5                   ; 0          ; Signed Integer                                               ;
; c_cnt_hi_div6                        ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div6                        ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en6                     ; false      ; String                                                       ;
; c_cnt_in_src6                        ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en6               ; false      ; String                                                       ;
; c_cnt_prst6                          ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst6                   ; 0          ; Signed Integer                                               ;
; c_cnt_hi_div7                        ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div7                        ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en7                     ; false      ; String                                                       ;
; c_cnt_in_src7                        ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en7               ; false      ; String                                                       ;
; c_cnt_prst7                          ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst7                   ; 0          ; Signed Integer                                               ;
; c_cnt_hi_div8                        ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div8                        ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en8                     ; false      ; String                                                       ;
; c_cnt_in_src8                        ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en8               ; false      ; String                                                       ;
; c_cnt_prst8                          ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst8                   ; 0          ; Signed Integer                                               ;
; c_cnt_hi_div9                        ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div9                        ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en9                     ; false      ; String                                                       ;
; c_cnt_in_src9                        ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en9               ; false      ; String                                                       ;
; c_cnt_prst9                          ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst9                   ; 0          ; Signed Integer                                               ;
; c_cnt_hi_div10                       ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div10                       ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en10                    ; false      ; String                                                       ;
; c_cnt_in_src10                       ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en10              ; false      ; String                                                       ;
; c_cnt_prst10                         ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst10                  ; 0          ; Signed Integer                                               ;
; c_cnt_hi_div11                       ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div11                       ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en11                    ; false      ; String                                                       ;
; c_cnt_in_src11                       ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en11              ; false      ; String                                                       ;
; c_cnt_prst11                         ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst11                  ; 0          ; Signed Integer                                               ;
; c_cnt_hi_div12                       ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div12                       ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en12                    ; false      ; String                                                       ;
; c_cnt_in_src12                       ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en12              ; false      ; String                                                       ;
; c_cnt_prst12                         ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst12                  ; 0          ; Signed Integer                                               ;
; c_cnt_hi_div13                       ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div13                       ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en13                    ; false      ; String                                                       ;
; c_cnt_in_src13                       ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en13              ; false      ; String                                                       ;
; c_cnt_prst13                         ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst13                  ; 0          ; Signed Integer                                               ;
; c_cnt_hi_div14                       ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div14                       ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en14                    ; false      ; String                                                       ;
; c_cnt_in_src14                       ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en14              ; false      ; String                                                       ;
; c_cnt_prst14                         ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst14                  ; 0          ; Signed Integer                                               ;
; c_cnt_hi_div15                       ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div15                       ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en15                    ; false      ; String                                                       ;
; c_cnt_in_src15                       ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en15              ; false      ; String                                                       ;
; c_cnt_prst15                         ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst15                  ; 0          ; Signed Integer                                               ;
; c_cnt_hi_div16                       ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div16                       ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en16                    ; false      ; String                                                       ;
; c_cnt_in_src16                       ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en16              ; false      ; String                                                       ;
; c_cnt_prst16                         ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst16                  ; 0          ; Signed Integer                                               ;
; c_cnt_hi_div17                       ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div17                       ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en17                    ; false      ; String                                                       ;
; c_cnt_in_src17                       ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en17              ; false      ; String                                                       ;
; c_cnt_prst17                         ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst17                  ; 0          ; Signed Integer                                               ;
; pll_vco_div                          ; 1          ; Signed Integer                                               ;
; pll_output_clk_frequency             ; 0 MHz      ; String                                                       ;
; pll_cp_current                       ; 0          ; Signed Integer                                               ;
; pll_bwctrl                           ; 0          ; Signed Integer                                               ;
; pll_fractional_division              ; 1          ; Signed Integer                                               ;
; pll_fractional_cout                  ; 24         ; Signed Integer                                               ;
; pll_dsm_out_sel                      ; 1st_order  ; String                                                       ;
; mimic_fbclk_type                     ; gclk       ; String                                                       ;
; pll_fbclk_mux_1                      ; glb        ; String                                                       ;
; pll_fbclk_mux_2                      ; fb_1       ; String                                                       ;
; pll_m_cnt_in_src                     ; ph_mux_clk ; String                                                       ;
; refclk1_frequency                    ; 0 MHz      ; String                                                       ;
; pll_clkin_0_src                      ; clk_0      ; String                                                       ;
; pll_clkin_1_src                      ; clk_0      ; String                                                       ;
; pll_clk_loss_sw_en                   ; false      ; String                                                       ;
; pll_auto_clk_sw_en                   ; false      ; String                                                       ;
; pll_manu_clk_sw_en                   ; false      ; String                                                       ;
; pll_clk_sw_dly                       ; 0          ; Signed Integer                                               ;
+--------------------------------------+------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst ;
+----------------+---------------------+-------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                  ;
+----------------+---------------------+-------------------------------------------------------+
; mpr            ; 14                  ; Signed Integer                                        ;
; opr            ; 28                  ; Signed Integer                                        ;
; oprp1          ; 29                  ; Signed Integer                                        ;
; apr            ; 32                  ; Signed Integer                                        ;
; apri           ; 16                  ; Signed Integer                                        ;
; aprf           ; 32                  ; Signed Integer                                        ;
; aprp           ; 16                  ; Signed Integer                                        ;
; aprid          ; 21                  ; Signed Integer                                        ;
; dpri           ; 5                   ; Signed Integer                                        ;
; rdw            ; 14                  ; Signed Integer                                        ;
; rawc           ; 8                   ; Signed Integer                                        ;
; rnwc           ; 256                 ; Signed Integer                                        ;
; rawf           ; 8                   ; Signed Integer                                        ;
; rnwf           ; 256                 ; Signed Integer                                        ;
; Pn             ; 16384               ; Signed Integer                                        ;
; mxnbc          ; 3584                ; Signed Integer                                        ;
; mxnbf          ; 3584                ; Signed Integer                                        ;
; rsfc           ; nco_35Mhz_sin_c.hex ; String                                                ;
; rsff           ; nco_35Mhz_sin_f.hex ; String                                                ;
; rcfc           ; nco_35Mhz_cos_c.hex ; String                                                ;
; rcff           ; nco_35Mhz_cos_f.hex ; String                                                ;
; nc             ; 1                   ; Signed Integer                                        ;
; pl             ; 1                   ; Signed Integer                                        ;
; log2nc         ; 0                   ; Signed Integer                                        ;
; outselinit     ; -1                  ; Signed Integer                                        ;
; paci0          ; 0                   ; Signed Integer                                        ;
; paci1          ; 0                   ; Signed Integer                                        ;
; paci2          ; 0                   ; Signed Integer                                        ;
; paci3          ; 0                   ; Signed Integer                                        ;
; paci4          ; 0                   ; Signed Integer                                        ;
; paci5          ; 0                   ; Signed Integer                                        ;
; paci6          ; 0                   ; Signed Integer                                        ;
; paci7          ; 0                   ; Signed Integer                                        ;
+----------------+---------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst ;
+----------------+--------------------+----------------------------------------------------+
; Parameter Name ; Value              ; Type                                               ;
+----------------+--------------------+----------------------------------------------------+
; mpr            ; 14                 ; Signed Integer                                     ;
; opr            ; 28                 ; Signed Integer                                     ;
; oprp1          ; 29                 ; Signed Integer                                     ;
; apr            ; 32                 ; Signed Integer                                     ;
; apri           ; 16                 ; Signed Integer                                     ;
; aprf           ; 32                 ; Signed Integer                                     ;
; aprp           ; 16                 ; Signed Integer                                     ;
; aprid          ; 21                 ; Signed Integer                                     ;
; dpri           ; 5                  ; Signed Integer                                     ;
; rdw            ; 14                 ; Signed Integer                                     ;
; rawc           ; 8                  ; Signed Integer                                     ;
; rnwc           ; 256                ; Signed Integer                                     ;
; rawf           ; 8                  ; Signed Integer                                     ;
; rnwf           ; 256                ; Signed Integer                                     ;
; Pn             ; 16384              ; Signed Integer                                     ;
; mxnbc          ; 3584               ; Signed Integer                                     ;
; mxnbf          ; 3584               ; Signed Integer                                     ;
; rsfc           ; nco_20hz_sin_c.hex ; String                                             ;
; rsff           ; nco_20hz_sin_f.hex ; String                                             ;
; rcfc           ; nco_20hz_cos_c.hex ; String                                             ;
; rcff           ; nco_20hz_cos_f.hex ; String                                             ;
; nc             ; 1                  ; Signed Integer                                     ;
; pl             ; 1                  ; Signed Integer                                     ;
; log2nc         ; 0                  ; Signed Integer                                     ;
; outselinit     ; -1                 ; Signed Integer                                     ;
; paci0          ; 0                  ; Signed Integer                                     ;
; paci1          ; 0                  ; Signed Integer                                     ;
; paci2          ; 0                  ; Signed Integer                                     ;
; paci3          ; 0                  ; Signed Integer                                     ;
; paci4          ; 0                  ; Signed Integer                                     ;
; paci5          ; 0                  ; Signed Integer                                     ;
; paci6          ; 0                  ; Signed Integer                                     ;
; paci7          ; 0                  ; Signed Integer                                     ;
+----------------+--------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nco_20hz:f20hz"                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; phi_inc_i[29..28] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; phi_inc_i[25..24] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; phi_inc_i[21..20] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; phi_inc_i[17..16] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; phi_inc_i[13..12] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; phi_inc_i[9..8]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; phi_inc_i[5..4]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; phi_inc_i[1..0]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; phi_inc_i[31..30] ; Input  ; Info     ; Stuck at GND                                                                        ;
; phi_inc_i[27..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; phi_inc_i[23..22] ; Input  ; Info     ; Stuck at GND                                                                        ;
; phi_inc_i[19..18] ; Input  ; Info     ; Stuck at GND                                                                        ;
; phi_inc_i[15..14] ; Input  ; Info     ; Stuck at GND                                                                        ;
; phi_inc_i[11..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; phi_inc_i[7..6]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; phi_inc_i[3..2]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; clken             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; fcos_o            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nco_35Mhz:f35Mhz"                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; phi_inc_i[28..27] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; phi_inc_i[24..23] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; phi_inc_i[20..19] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; phi_inc_i[16..15] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; phi_inc_i[12..11] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; phi_inc_i[8..7]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; phi_inc_i[4..3]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; phi_inc_i[26..25] ; Input  ; Info     ; Stuck at GND                                                                        ;
; phi_inc_i[22..21] ; Input  ; Info     ; Stuck at GND                                                                        ;
; phi_inc_i[18..17] ; Input  ; Info     ; Stuck at GND                                                                        ;
; phi_inc_i[14..13] ; Input  ; Info     ; Stuck at GND                                                                        ;
; phi_inc_i[10..9]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; phi_inc_i[6..5]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; phi_inc_i[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; phi_inc_i[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; phi_inc_i[29]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; phi_inc_i[2]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; phi_inc_i[1]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; phi_inc_i[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; clken             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; fcos_o            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_125:Clock_125"                                                                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Tue Apr 13 09:34:52 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dac -c dac
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file top.vhd
    Info (12022): Found design unit 1: dac-rtl
    Info (12023): Found entity 1: dac
Info (12021): Found 2 design units, including 1 entities, in source file pll_125.vhd
    Info (12022): Found design unit 1: pll_125-rtl
    Info (12023): Found entity 1: pll_125
Info (12021): Found 1 design units, including 1 entities, in source file pll_125/pll_125_0002.v
    Info (12023): Found entity 1: pll_125_0002
Info (12021): Found 1 design units, including 1 entities, in source file nco_20hz_st.v
    Info (12023): Found entity 1: nco_20hz_st
Info (12021): Found 2 design units, including 1 entities, in source file nco_20hz.vhd
    Info (12022): Found design unit 1: nco_20hz-SYN
    Info (12023): Found entity 1: nco_20hz
Info (12021): Found 1 design units, including 1 entities, in source file nco_35Mhz_st.v
    Info (12023): Found entity 1: nco_35Mhz_st
Info (12021): Found 2 design units, including 1 entities, in source file nco_35Mhz.vhd
    Info (12022): Found design unit 1: nco_35Mhz-SYN
    Info (12023): Found entity 1: nco_35Mhz
Info (12127): Elaborating entity "dac" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at top.vhd(12): used implicit default value for signal "chanel_b_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10540): VHDL Signal Declaration warning at top.vhd(26): used explicit default value for signal "clk_50" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at top.vhd(31): used explicit default value for signal "phi_inc_35Mhz" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at top.vhd(32): used explicit default value for signal "phi_inc_20hz" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at top.vhd(38): used explicit default value for signal "empty" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at top.vhd(41): object "fcos_35Mhz" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at top.vhd(43): object "fcos_20hz" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at top.vhd(45): object "data1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at top.vhd(46): object "data2" assigned a value but never read
Warning (10492): VHDL Process Statement warning at top.vhd(157): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at top.vhd(187): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at top.vhd(227): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "pll_125" for hierarchy "pll_125:Clock_125"
Info (12128): Elaborating entity "pll_125_0002" for hierarchy "pll_125:Clock_125|pll_125_0002:pll_125_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_125:Clock_125|pll_125_0002:pll_125_inst|altera_pll:altera_pll_i"
Info (12130): Elaborated megafunction instantiation "pll_125:Clock_125|pll_125_0002:pll_125_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "pll_125:Clock_125|pll_125_0002:pll_125_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "125.0 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "nco_35Mhz" for hierarchy "nco_35Mhz:f35Mhz"
Info (12128): Elaborating entity "nco_35Mhz_st" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst"
Warning (10036): Verilog HDL or VHDL warning at nco_35Mhz_st.v(90): object "select_s" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at nco_35Mhz_st.v(91): object "select_c" assigned a value but never read
Warning (292021): Support for IP core "NCO" (6AF7_0014) in device family Cyclone V is preliminary and specifications are subject to change
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe
Info (12128): Elaborating entity "asj_altqmcpipe" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_altqmcpipe:ux000"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc"
Info (12130): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc"
Info (12133): Instantiated megafunction "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hth.tdf
    Info (12023): Found entity 1: add_sub_hth
Info (12128): Elaborating entity "add_sub_hth" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g
Info (12128): Elaborating entity "asj_dxx_g" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_dxx_g:ux001"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx
Info (12128): Elaborating entity "asj_dxx" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_dxx:ux002"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_dxx:ux002|lpm_add_sub:ux014"
Info (12130): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_dxx:ux002|lpm_add_sub:ux014"
Info (12133): Instantiated megafunction "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_dxx:ux002|lpm_add_sub:ux014" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "21"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cmh.tdf
    Info (12023): Found entity 1: add_sub_cmh
Info (12128): Elaborating entity "add_sub_cmh" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_nco_apr_dxx.v
    Info (12023): Found entity 1: asj_nco_apr_dxx
Info (12128): Elaborating entity "asj_nco_apr_dxx" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_apr_dxx:ux0219"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_gam_dp.v
    Info (12023): Found entity 1: asj_gam_dp
Info (12128): Elaborating entity "asj_gam_dp" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_gam_dp:ux008"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_nco_as_m_dp_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_dp_cen
Info (12128): Elaborating entity "asj_nco_as_m_dp_cen" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_dp_cen:ux0220"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "width_b" = "14"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "nco_35Mhz_sin_c.hex"
    Info (12134): Parameter "intended_device_family" = "CycloneII"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_60e2.tdf
    Info (12023): Found entity 1: altsyncram_60e2
Info (12128): Elaborating entity "altsyncram_60e2" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_60e2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_nco_as_m_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_cen
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_cen:ux0122"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0"
Info (12130): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0"
Info (12133): Instantiated megafunction "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0" with the following parameter:
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "nco_35Mhz_sin_f.hex"
    Info (12134): Parameter "intended_device_family" = "CycloneII"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tnf1.tdf
    Info (12023): Found entity 1: altsyncram_tnf1
Info (12128): Elaborating entity "altsyncram_tnf1" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_tnf1:auto_generated"
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_cen:ux0123"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0"
Info (12130): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0"
Info (12133): Instantiated megafunction "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0" with the following parameter:
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "nco_35Mhz_cos_f.hex"
    Info (12134): Parameter "intended_device_family" = "CycloneII"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_onf1.tdf
    Info (12023): Found entity 1: altsyncram_onf1
Info (12128): Elaborating entity "altsyncram_onf1" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_onf1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_nco_madx_cen.v
    Info (12023): Found entity 1: asj_nco_madx_cen
Info (12128): Elaborating entity "asj_nco_madx_cen" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1"
Info (12128): Elaborating entity "altmult_add" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component"
Info (12130): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component"
Info (12133): Instantiated megafunction "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component" with the following parameter:
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "UNUSED"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "UNUSED"
    Info (12134): Parameter "signed_aclr_a" = "UNUSED"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "multiplier_aclr0" = "UNUSED"
    Info (12134): Parameter "signed_aclr_b" = "UNUSED"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "multiplier_aclr1" = "UNUSED"
    Info (12134): Parameter "input_aclr_b0" = "UNUSED"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "width_result" = "29"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_aclr_b1" = "UNUSED"
    Info (12134): Parameter "input_aclr_a0" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_aclr_a1" = "UNUSED"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "width_b" = "14"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "multiplier1_direction" = "SUB"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "UNUSED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
Info (12021): Found 2 design units, including 2 entities, in source file db/mult_add_vom2.v
    Info (12023): Found entity 1: mult_add_vom2_altera_mult_add_id5g
    Info (12023): Found entity 2: mult_add_vom2
Info (12128): Elaborating entity "mult_add_vom2" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated"
Info (12128): Elaborating entity "mult_add_vom2_altera_mult_add_id5g" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Warning (10858): Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned
Info (12130): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12133): Instantiated megafunction "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "accum_sload_register" = "CLOCK0"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub1_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register3" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "chainout_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_register" = "CLOCK0"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel0_register" = "CLOCK0"
    Info (12134): Parameter "coefsel1_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel1_register" = "CLOCK0"
    Info (12134): Parameter "coefsel2_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel2_register" = "CLOCK0"
    Info (12134): Parameter "coefsel3_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel3_register" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "ACLR0"
    Info (12134): Parameter "input_aclr_a3" = "ACLR0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "ACLR0"
    Info (12134): Parameter "input_aclr_b3" = "ACLR0"
    Info (12134): Parameter "input_aclr_c0" = "ACLR0"
    Info (12134): Parameter "input_aclr_c1" = "ACLR0"
    Info (12134): Parameter "input_aclr_c2" = "ACLR0"
    Info (12134): Parameter "input_aclr_c3" = "ACLR0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "CLOCK0"
    Info (12134): Parameter "input_register_a3" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "CLOCK0"
    Info (12134): Parameter "input_register_b3" = "CLOCK0"
    Info (12134): Parameter "input_register_c0" = "CLOCK0"
    Info (12134): Parameter "input_register_c1" = "CLOCK0"
    Info (12134): Parameter "input_register_c2" = "CLOCK0"
    Info (12134): Parameter "input_register_c3" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "loadconst_control_aclr" = "ACLR0"
    Info (12134): Parameter "loadconst_control_register" = "CLOCK0"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_round_register" = "CLOCK0"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR1"
    Info (12134): Parameter "mult01_saturation_register" = "CLOCK0"
    Info (12134): Parameter "mult23_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_register" = "CLOCK0"
    Info (12134): Parameter "mult23_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_saturation_register" = "CLOCK0"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "SUB"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr2" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register2" = "CLOCK0"
    Info (12134): Parameter "multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "output_round_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_round_register" = "CLOCK0"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "rotate_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_register" = "CLOCK0"
    Info (12134): Parameter "rotate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "rotate_register" = "CLOCK0"
    Info (12134): Parameter "scanouta_aclr" = "ACLR0"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_register" = "CLOCK0"
    Info (12134): Parameter "signed_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "systolic_aclr1" = "ACLR0"
    Info (12134): Parameter "systolic_aclr3" = "ACLR0"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "width_b" = "14"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "29"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_chainout_output_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_register" = "CLOCK0"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:signa_reg_block"
Info (12131): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:signa_reg_block", which is child of megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split"
Info (12131): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_register_with_ext_function" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0"
Info (12131): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0", which is child of megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0|ama_register_function:data_register_block"
Info (12131): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0|ama_register_function:data_register_block", which is child of megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0|ama_dynamic_signed_function:data_signed_extension_block"
Info (12131): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0|ama_dynamic_signed_function:data_signed_extension_block", which is child of megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split"
Info (12131): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_register_with_ext_function" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_register_with_ext_function:data_register_block_0"
Info (12131): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_register_with_ext_function:data_register_block_0", which is child of megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_register_with_ext_function:data_register_block_0|ama_register_function:data_register_block"
Info (12131): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_register_with_ext_function:data_register_block_0|ama_register_function:data_register_block", which is child of megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_register_with_ext_function:data_register_block_0|ama_dynamic_signed_function:data_signed_extension_block"
Info (12131): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_register_with_ext_function:data_register_block_0|ama_dynamic_signed_function:data_signed_extension_block", which is child of megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_scanchain" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_scanchain:scanchain_block"
Info (12131): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_scanchain:scanchain_block", which is child of megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_register_with_ext_function" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_scanchain:scanchain_block|ama_register_with_ext_function:scanchain_register_block_0"
Info (12131): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_scanchain:scanchain_block|ama_register_with_ext_function:scanchain_register_block_0", which is child of megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_scanchain:scanchain_block|ama_register_with_ext_function:scanchain_register_block_0|ama_register_function:data_register_block"
Info (12131): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_scanchain:scanchain_block|ama_register_with_ext_function:scanchain_register_block_0|ama_register_function:data_register_block", which is child of megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block"
Info (12131): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block", which is child of megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0"
Info (12131): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block"
Info (12131): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0"
Info (12131): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0", which is child of megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0"
Info (12131): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block"
Info (12131): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block", which is child of megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_accumulator_function" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_accumulator_function:accumulator_block"
Info (12131): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_accumulator_function:accumulator_block", which is child of megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:output_reg_block"
Info (12131): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:output_reg_block", which is child of megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_nco_mady_cen.v
    Info (12023): Found entity 1: asj_nco_mady_cen
Info (12128): Elaborating entity "asj_nco_mady_cen" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0"
Info (12128): Elaborating entity "altmult_add" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component"
Info (12130): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component"
Info (12133): Instantiated megafunction "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component" with the following parameter:
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "UNUSED"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "UNUSED"
    Info (12134): Parameter "signed_aclr_a" = "UNUSED"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "multiplier_aclr0" = "UNUSED"
    Info (12134): Parameter "signed_aclr_b" = "UNUSED"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "multiplier_aclr1" = "UNUSED"
    Info (12134): Parameter "input_aclr_b0" = "UNUSED"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "width_result" = "29"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_aclr_b1" = "UNUSED"
    Info (12134): Parameter "input_aclr_a0" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_aclr_a1" = "UNUSED"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "width_b" = "14"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "UNUSED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
Info (12021): Found 2 design units, including 2 entities, in source file db/mult_add_unm2.v
    Info (12023): Found entity 1: mult_add_unm2_altera_mult_add_hc5g
    Info (12023): Found entity 2: mult_add_unm2
Info (12128): Elaborating entity "mult_add_unm2" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated"
Info (12128): Elaborating entity "mult_add_unm2_altera_mult_add_hc5g" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Warning (10858): Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned
Info (12130): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12133): Instantiated megafunction "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "accum_sload_register" = "CLOCK0"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub1_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register3" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "chainout_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_register" = "CLOCK0"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel0_register" = "CLOCK0"
    Info (12134): Parameter "coefsel1_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel1_register" = "CLOCK0"
    Info (12134): Parameter "coefsel2_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel2_register" = "CLOCK0"
    Info (12134): Parameter "coefsel3_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel3_register" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "ACLR0"
    Info (12134): Parameter "input_aclr_a3" = "ACLR0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "ACLR0"
    Info (12134): Parameter "input_aclr_b3" = "ACLR0"
    Info (12134): Parameter "input_aclr_c0" = "ACLR0"
    Info (12134): Parameter "input_aclr_c1" = "ACLR0"
    Info (12134): Parameter "input_aclr_c2" = "ACLR0"
    Info (12134): Parameter "input_aclr_c3" = "ACLR0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "CLOCK0"
    Info (12134): Parameter "input_register_a3" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "CLOCK0"
    Info (12134): Parameter "input_register_b3" = "CLOCK0"
    Info (12134): Parameter "input_register_c0" = "CLOCK0"
    Info (12134): Parameter "input_register_c1" = "CLOCK0"
    Info (12134): Parameter "input_register_c2" = "CLOCK0"
    Info (12134): Parameter "input_register_c3" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "loadconst_control_aclr" = "ACLR0"
    Info (12134): Parameter "loadconst_control_register" = "CLOCK0"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_round_register" = "CLOCK0"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR1"
    Info (12134): Parameter "mult01_saturation_register" = "CLOCK0"
    Info (12134): Parameter "mult23_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_register" = "CLOCK0"
    Info (12134): Parameter "mult23_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_saturation_register" = "CLOCK0"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr2" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register2" = "CLOCK0"
    Info (12134): Parameter "multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "output_round_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_round_register" = "CLOCK0"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "rotate_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_register" = "CLOCK0"
    Info (12134): Parameter "rotate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "rotate_register" = "CLOCK0"
    Info (12134): Parameter "scanouta_aclr" = "ACLR0"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_register" = "CLOCK0"
    Info (12134): Parameter "signed_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "systolic_aclr1" = "ACLR0"
    Info (12134): Parameter "systolic_aclr3" = "ACLR0"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "width_b" = "14"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "29"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_chainout_output_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_register" = "CLOCK0"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block"
Info (12131): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block", which is child of megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_nco_derot.v
    Info (12023): Found entity 1: asj_nco_derot
Info (12128): Elaborating entity "asj_nco_derot" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_derot:ux0136"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_nco_mob_w.v
    Info (12023): Found entity 1: asj_nco_mob_w
Info (12128): Elaborating entity "asj_nco_mob_w" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mob_w:blk0"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component"
Info (12130): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component"
Info (12133): Instantiated megafunction "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_50l.tdf
    Info (12023): Found entity 1: add_sub_50l
Info (12128): Elaborating entity "add_sub_50l" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr
Info (12128): Elaborating entity "asj_nco_isdr" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_isdr:ux710isdr"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component"
Info (12130): Elaborated megafunction instantiation "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component"
Info (12133): Instantiated megafunction "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" with the following parameter:
    Info (12134): Parameter "lpm_width" = "4"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_direction" = "UP"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_aki.tdf
    Info (12023): Found entity 1: cntr_aki
Info (12128): Elaborating entity "cntr_aki" for hierarchy "nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_aki:auto_generated"
Info (12128): Elaborating entity "nco_20hz" for hierarchy "nco_20hz:f20hz"
Info (12128): Elaborating entity "nco_20hz_st" for hierarchy "nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst"
Warning (10036): Verilog HDL or VHDL warning at nco_20hz_st.v(90): object "select_s" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at nco_20hz_st.v(91): object "select_c" assigned a value but never read
Info (12128): Elaborating entity "asj_nco_as_m_dp_cen" for hierarchy "nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_dp_cen:ux0220"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "width_b" = "14"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "nco_20hz_sin_c.hex"
    Info (12134): Parameter "intended_device_family" = "CycloneII"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jsd2.tdf
    Info (12023): Found entity 1: altsyncram_jsd2
Info (12128): Elaborating entity "altsyncram_jsd2" for hierarchy "nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_jsd2:auto_generated"
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_cen:ux0122"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0"
Info (12130): Elaborated megafunction instantiation "nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0"
Info (12133): Instantiated megafunction "nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0" with the following parameter:
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "nco_20hz_sin_f.hex"
    Info (12134): Parameter "intended_device_family" = "CycloneII"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_akf1.tdf
    Info (12023): Found entity 1: altsyncram_akf1
Info (12128): Elaborating entity "altsyncram_akf1" for hierarchy "nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_akf1:auto_generated"
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_cen:ux0123"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0"
Info (12130): Elaborated megafunction instantiation "nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0"
Info (12133): Instantiated megafunction "nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0" with the following parameter:
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "nco_20hz_cos_f.hex"
    Info (12134): Parameter "intended_device_family" = "CycloneII"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5kf1.tdf
    Info (12023): Found entity 1: altsyncram_5kf1
Info (12128): Elaborating entity "altsyncram_5kf1" for hierarchy "nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_5kf1:auto_generated"
Warning (12020): Port "datab" on the entity instantiation of "lpm_add_sub_component" is connected to a signal of width 32. The formal width of the signal in the module is 14.  The extra bits will be ignored.
Warning (12020): Port "data_in" on the entity instantiation of "blk1" is connected to a signal of width 29. The formal width of the signal in the module is 28.  The extra bits will be ignored.
Warning (12020): Port "datab" on the entity instantiation of "lpm_add_sub_component" is connected to a signal of width 32. The formal width of the signal in the module is 14.  The extra bits will be ignored.
Warning (12020): Port "data_in" on the entity instantiation of "blk0" is connected to a signal of width 29. The formal width of the signal in the module is 28.  The extra bits will be ignored.
Warning (12030): Port "pcc_d" on the entity instantiation of "ux0219" is connected to a signal of width 21. The formal width of the signal in the module is 22.  The extra bits will be left dangling without any fan-out logic.
Warning (12020): Port "datab" on the entity instantiation of "lpm_add_sub_component" is connected to a signal of width 32. The formal width of the signal in the module is 14.  The extra bits will be ignored.
Warning (12020): Port "data_in" on the entity instantiation of "blk1" is connected to a signal of width 29. The formal width of the signal in the module is 28.  The extra bits will be ignored.
Warning (12020): Port "datab" on the entity instantiation of "lpm_add_sub_component" is connected to a signal of width 32. The formal width of the signal in the module is 14.  The extra bits will be ignored.
Warning (12020): Port "data_in" on the entity instantiation of "blk0" is connected to a signal of width 29. The formal width of the signal in the module is 28.  The extra bits will be ignored.
Warning (12030): Port "pcc_d" on the entity instantiation of "ux0219" is connected to a signal of width 21. The formal width of the signal in the module is 22.  The extra bits will be left dangling without any fan-out logic.
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "chanel_a_data[0]" is stuck at GND
    Warning (13410): Pin "chanel_b_data[0]" is stuck at GND
    Warning (13410): Pin "chanel_b_data[1]" is stuck at GND
    Warning (13410): Pin "chanel_b_data[2]" is stuck at GND
    Warning (13410): Pin "chanel_b_data[3]" is stuck at GND
    Warning (13410): Pin "chanel_b_data[4]" is stuck at GND
    Warning (13410): Pin "chanel_b_data[5]" is stuck at GND
    Warning (13410): Pin "chanel_b_data[6]" is stuck at GND
    Warning (13410): Pin "chanel_b_data[7]" is stuck at GND
    Warning (13410): Pin "chanel_b_data[8]" is stuck at GND
    Warning (13410): Pin "chanel_b_data[9]" is stuck at GND
    Warning (13410): Pin "chanel_b_data[10]" is stuck at GND
    Warning (13410): Pin "chanel_b_data[11]" is stuck at GND
    Warning (13410): Pin "chanel_b_data[12]" is stuck at GND
    Warning (13410): Pin "chanel_b_data[13]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 169 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 609 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 488 logic cells
    Info (21064): Implemented 84 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 862 megabytes
    Info: Processing ended: Tue Apr 13 09:34:57 2021
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


