min: T;

 5 x00 +  7 x10 +  6 x20 +  2 x30 +  2 x40 +  8 x50 +  6 x60 +  2 x70 +  8 x80 +  4 x90 +  6 x100 +  5 x110 +  2 x120 +  9 x130 +  1 x140 +  1 x150 +  1 x160 +  1 x170 +  1 x180 <= T;

 5 x01 +  7 x11 +  6 x21 +  2 x31 +  2 x41 +  8 x51 +  6 x61 +  2 x71 +  8 x81 +  4 x91 +  6 x101 +  5 x111 +  2 x121 +  9 x131 +  1 x141 +  1 x151 +  1 x161 +  1 x171 +  1 x181 <= T;

 5 x02 +  7 x12 +  6 x22 +  2 x32 +  2 x42 +  8 x52 +  6 x62 +  2 x72 +  8 x82 +  4 x92 +  6 x102 +  5 x112 +  2 x122 +  9 x132 +  1 x142 +  1 x152 +  1 x162 +  1 x172 +  1 x182 <= T;

x00 + x01 + x02= 1;
x10 + x11 + x12= 1;
x20 + x21 + x22= 1;
x30 + x31 + x32= 1;
x40 + x41 + x42= 1;
x50 + x51 + x52= 1;
x60 + x61 + x62= 1;
x70 + x71 + x72= 1;
x80 + x81 + x82= 1;
x90 + x91 + x92= 1;
x100 + x101 + x102= 1;
x110 + x111 + x112= 1;
x120 + x121 + x122= 1;
x130 + x131 + x132= 1;
x140 + x141 + x142= 1;
x150 + x151 + x152= 1;
x160 + x161 + x162= 1;
x170 + x171 + x172= 1;
x180 + x181 + x182= 1;

T <= 77;
int T;
bin x00, x01, x02, x10, x11, x12, x20, x21, x22, x30, x31, x32, x40, x41, x42, x50, x51, x52, x60, x61, x62, x70, x71, x72, x80, x81, x82, x90, x91, x92, x100, x101, x102, x110, x111, x112, x120, x121, x122, x130, x131, x132, x140, x141, x142, x150, x151, x152, x160, x161, x162, x170, x171, x172, x180, x181, x182;
