\hypertarget{struct_s_cn_s_c_b___type}{}\section{S\+Cn\+S\+C\+B\+\_\+\+Type Struct Reference}
\label{struct_s_cn_s_c_b___type}\index{S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}}


Structure type to access the System Control and ID Register not in the S\+CB.  




{\ttfamily \#include $<$core\+\_\+cm3.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}1\mbox{]}\hypertarget{struct_s_cn_s_c_b___type_a9c1cf408b90b40c62f396da41416290f}{}\label{struct_s_cn_s_c_b___type_a9c1cf408b90b40c62f396da41416290f}

\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_cn_s_c_b___type_ad99a25f5d4c163d9005ca607c24f6a98}{I\+C\+TR}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}1\mbox{]}\hypertarget{struct_s_cn_s_c_b___type_aa4e25c7691de11dd20a02d4732111496}{}\label{struct_s_cn_s_c_b___type_aa4e25c7691de11dd20a02d4732111496}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_cn_s_c_b___type_aacadedade30422fed705e8dfc8e6cd8d}{A\+C\+T\+LR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the System Control and ID Register not in the S\+CB. 

\subsection{Member Data Documentation}
\index{S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}!A\+C\+T\+LR@{A\+C\+T\+LR}}
\index{A\+C\+T\+LR@{A\+C\+T\+LR}!S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{A\+C\+T\+LR}{ACTLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+Cn\+S\+C\+B\+\_\+\+Type\+::\+A\+C\+T\+LR}\hypertarget{struct_s_cn_s_c_b___type_aacadedade30422fed705e8dfc8e6cd8d}{}\label{struct_s_cn_s_c_b___type_aacadedade30422fed705e8dfc8e6cd8d}
Offset\+: 0x008 (R/W) Auxiliary Control Register \index{S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}!I\+C\+TR@{I\+C\+TR}}
\index{I\+C\+TR@{I\+C\+TR}!S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+C\+TR}{ICTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+Cn\+S\+C\+B\+\_\+\+Type\+::\+I\+C\+TR}\hypertarget{struct_s_cn_s_c_b___type_ad99a25f5d4c163d9005ca607c24f6a98}{}\label{struct_s_cn_s_c_b___type_ad99a25f5d4c163d9005ca607c24f6a98}
Offset\+: 0x004 (R/ ) Interrupt Controller Type Register 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{core__sc000_8h}{core\+\_\+sc000.\+h}\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}\end{DoxyCompactItemize}
