============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.11-s087_1
  Generated on:           Aug 17 2021  04:57:21 pm
  Module:                 top
  Operating conditions:   NCCOM 
  Operating conditions:   WCCOM 
  Operating conditions:   WCCOM 
  Operating conditions:   BCCOM 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (54 ps) Late External Delay Assertion at pin intr_RDC_o
           View: view_slow
          Group: I2O
     Startpoint: (R) hwdata_i[9]
          Clock: (R) clk
       Endpoint: (F) intr_RDC_o
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-    1746                  
             Slack:=      54                  

Exceptions/Constraints:
  input_delay              100             top_65.sdc_1_line_11_265_1 
  output_delay             100             top_65.sdc_1_line_12_396_1 

#----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  hwdata_i[9]                         -       -      R     (arrival)              2  13.5   200     0     100    (-,-) 
  g125003/ZN                          -       A2->ZN F     ND2D2HPBWPLVT         14  39.6   195   161     261    (-,-) 
  g124988/ZN                          -       I->ZN  R     INVD1HPBWPLVT         10  28.1   218   178     439    (-,-) 
  g110882/Z                           -       I1->Z  R     MUX2D4HPBWPLVT         5  14.5    57   122     561    (-,-) 
  dut_pmu_ahb_inst_pmu_raw/g94565/Z   -       A2->Z  R     OA21D1HPBWPLVT         1   4.2    48    79     640    (-,-) 
  dut_pmu_ahb_inst_pmu_raw/g94559/ZN  -       A1->ZN F     ND2D1HPBWPLVT          1   5.1    63    53     693    (-,-) 
  dut_pmu_ahb_inst_pmu_raw/g94353/ZN  -       B->ZN  R     MAOI222D1HPBWPLVT      1   4.1   140    97     790    (-,-) 
  dut_pmu_ahb_inst_pmu_raw/g94294/ZN  -       A1->ZN F     OAI22D1HPBWPLVT        1   5.1    82    83     873    (-,-) 
  dut_pmu_ahb_inst_pmu_raw/g3/CO      -       B->CO  F     FCICIND1HPBWPLVT       1   5.1    62   129    1003    (-,-) 
  dut_pmu_ahb_inst_pmu_raw/g97092/CO  -       B->CO  F     FCICIND1HPBWPLVT       1   3.4    54   117    1119    (-,-) 
  dut_pmu_ahb_inst_pmu_raw/g4/ZN      -       I->ZN  R     CKND0HPBWPLVT          1   5.5    87    67    1186    (-,-) 
  dut_pmu_ahb_inst_pmu_raw/g94075/ZN  -       A->ZN  F     MAOI222D1HPBWPLVT      1   5.3   148   102    1288    (-,-) 
  dut_pmu_ahb_inst_pmu_raw/g103539/CO -       A->CO  F     FCICIND2HPBWPLVT       2   9.3    64   156    1445    (-,-) 
  dut_pmu_ahb_inst_pmu_raw/g92348/Z   -       A2->Z  F     OR4D8HPBWPLVT          2 505.1   348   396    1840    (-,-) 
  intr_RDC_o                          -       -      F     (port)                 -     -     -     6    1846    (-,-) 
#----------------------------------------------------------------------------------------------------------------------


