# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /MYSTUFF/SV-Independent-Study/sim_build -DCOCOTB_SIM=1 --top-module I2C_main --vpi --public-flat-rw --prefix Vtop -o I2C_main -LDFLAGS -Wl,-rpath,/tools/oss-cad-suite/lib/python3.11/site-packages/cocotb/libs -L/tools/oss-cad-suite/lib/python3.11/site-packages/cocotb/libs -lcocotbvpi_verilator --trace --assert -Wall -Wno-DECLFILENAME --trace-fst --trace-structs -I/MYSTUFF/SV-Independent-Study /tools/oss-cad-suite/lib/python3.11/site-packages/cocotb/share/lib/verilator/verilator.cpp /MYSTUFF/SV-Independent-Study/TestVerilog.sv"
S      8058 844424930295729  1740986301   477862400  1740986301   477862400 "/MYSTUFF/SV-Independent-Study/TestVerilog.sv"
T      5074 1407374883717401  1740986303   520983100  1740986303   520983100 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop.cpp"
T      3614 844424930296087  1740986303   510634900  1740986303   510634900 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop.h"
T      2300 844424930296104  1740986303   609788900  1740986303   609788900 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop.mk"
T       669 1407374883717398  1740986303   499740200  1740986303   499740200 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Dpi.cpp"
T       520 844424930296085  1740986303   499740200  1740986303   499740200 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Dpi.h"
T      4586 844424930296083  1740986303   489350800  1740986303   489350800 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Syms.cpp"
T      1293 844424930296084  1740986303   494837500  1740986303   494837500 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Syms.h"
T       290 844424930296101  1740986303   588810200  1740986303   588810200 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__TraceDecls__0__Slow.cpp"
T      3272 844424930296102  1740986303   594171500  1740986303   594171500 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Trace__0.cpp"
T      8682 844424930296100  1740986303   588810200  1740986303   588810200 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Trace__0__Slow.cpp"
T      1990 844424930296091  1740986303   532835200  1740986303   532835200 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root.h"
T      1707 1407374883717410  1740986303   573189700  1740986303   573189700 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_h84412442__0.cpp"
T       896 1407374883717408  1740986303   552674400  1740986303   552674400 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     16756 844424930296099  1740986303   578099800  1740986303   578099800 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      9313 844424930296097  1740986303   562916200  1740986303   562916200 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       620 844424930296093  1740986303   547713700  1740986303   547713700 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__Slow.cpp"
T       773 844424930296090  1740986303   531251700  1740986303   531251700 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__pch.h"
T      1433 844424930296105  1740986303   615448400  1740986303   615448400 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__ver.d"
T         0        0  1740986303   616203300  1740986303   616203300 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__verFiles.dat"
T      1758 844424930296103  1740986303   604605400  1740986303   604605400 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop_classes.mk"
S  13716000    66948  1737993248   736705071  1736302248           0 "/tools/oss-cad-suite/libexec/verilator_bin"
S      5345    75666  1737993251    46705001  1736302248           0 "/tools/oss-cad-suite/share/verilator/include/verilated_std.sv"
S      2787    75667  1737993251    46705001  1736302248           0 "/tools/oss-cad-suite/share/verilator/include/verilated_std_waiver.vlt"
