
---------- Begin Simulation Statistics ----------
final_tick                                51692068000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  37879                       # Simulator instruction rate (inst/s)
host_mem_usage                                 866376                       # Number of bytes of host memory used
host_op_rate                                    86535                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   264.00                       # Real time elapsed on the host
host_tick_rate                              195801675                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      22845535                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.051692                       # Number of seconds simulated
sim_ticks                                 51692068000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.892744                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  798166                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               799023                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               740                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            800776                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 36                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             203                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              167                       # Number of indirect misses.
system.cpu.branchPred.lookups                  802227                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     469                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2228826                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2228753                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               516                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     715717                       # Number of branches committed
system.cpu.commit.bw_lim_events                 29079                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              25                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1117899                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000021                       # Number of instructions committed
system.cpu.commit.committedOps               22845554                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    103201556                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.221368                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.901446                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     94904551     91.96%     91.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2115998      2.05%     94.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2653710      2.57%     96.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1934037      1.87%     98.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5927      0.01%     98.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       272535      0.26%     98.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       999023      0.97%     99.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       286696      0.28%     99.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        29079      0.03%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    103201556                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  212                       # Number of function calls committed.
system.cpu.commit.int_insts                  22130681                       # Number of committed integer instructions.
system.cpu.commit.loads                          1635                       # Number of loads committed
system.cpu.commit.membars                          14                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           18      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8570926     37.52%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              35      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              2      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             5      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              50      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              75      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              72      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             50      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     37.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1635      0.01%     37.53% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       14272683     62.47%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22845554                       # Class of committed instruction
system.cpu.commit.refs                       14274318                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                  13557689                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      22845535                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              10.338412                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        10.338412                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              99323390                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   227                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               769665                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               24774357                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   859700                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    871701                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  28415                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   824                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               2259050                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      802227                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1642336                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     101637568                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   523                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       11343982                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   57278                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.007760                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1676000                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             798671                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.109727                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          103342256                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.251048                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.324949                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 99279975     96.07%     96.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      449      0.00%     96.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   819992      0.79%     96.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      326      0.00%     96.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      357      0.00%     96.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      340      0.00%     96.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   813471      0.79%     97.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      218      0.00%     97.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2427128      2.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            103342256                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued          833                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit           35                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified          913                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage           183                       # number of prefetches that crossed the page
system.cpu.idleCycles                           41881                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  609                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   744448                       # Number of branches executed
system.cpu.iew.exec_nop                            34                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.235046                       # Inst execution rate
system.cpu.iew.exec_refs                     15195530                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   15192881                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  112819                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2886                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 34                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               225                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             15193416                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            24302617                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  2649                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               706                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              24300068                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents              37530270                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  28415                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles              37503188                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked       1383090                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               59                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           24                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1251                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       920732                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          543                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             66                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  13159793                       # num instructions consuming a value
system.cpu.iew.wb_count                      23932219                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.469058                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6172711                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.231488                       # insts written-back per cycle
system.cpu.iew.wb_sent                       24299640                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 25070950                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8362414                       # number of integer regfile writes
system.cpu.ipc                               0.096727                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.096727                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                20      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9104592     37.47%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   43      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     4      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   2      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  7      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   58      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   87      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   80      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  57      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     37.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2808      0.01%     37.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            15193016     62.52%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               24300774                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      349879                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014398                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     100      0.03%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      3      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     51      0.01%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                349721     99.95%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9879175                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          123100443                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      9821831                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          10473582                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   24302549                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  24300774                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  34                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1457046                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                66                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              9                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1361498                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     103342256                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.235148                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.885529                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            94541667     91.48%     91.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1867532      1.81%     93.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2947745      2.85%     96.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1187638      1.15%     97.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1613483      1.56%     98.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              741953      0.72%     99.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              318866      0.31%     99.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               89031      0.09%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               34341      0.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       103342256                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.235053                       # Inst issue rate
system.cpu.iq.vec_alu_accesses               14771458                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads           29193306                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses     14110388                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes          15286062                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                 9                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                6                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2886                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            15193416                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                47168365                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     60                       # number of misc regfile writes
system.cpu.numCycles                        103384137                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                37616296                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              10001632                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     24                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1887298                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              70902519                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               24407291                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            10623429                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2097574                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               60776780                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  28415                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              61709730                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   621794                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         25178943                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2943                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                107                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  18099444                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             34                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups         14497746                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    126773386                       # The number of ROB reads
system.cpu.rob.rob_writes                    48067618                       # The number of ROB writes
system.cpu.timesIdled                             410                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                 14421934                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     336                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1751582                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3536191                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1783455                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          240                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3568176                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            240                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                636                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1751208                       # Transaction distribution
system.membus.trans_dist::CleanEvict              374                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1754681                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1754681                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           636                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         29292                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5291508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5291508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    224417600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               224417600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1784609                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1784609    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1784609                       # Request fanout histogram
system.membus.reqLayer0.occupancy         10865000500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              21.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9131118250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             17.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  51692068000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               747                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3534179                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          393                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             706                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1754682                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1754680                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           633                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          114                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        29292                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        29292                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1659                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5351236                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5352895                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        65664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    226416896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              226482560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1751823                       # Total snoops (count)
system.tol2bus.snoopTraffic                 112077376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3536544                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000068                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008255                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3536303     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    241      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3536544                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3567467438                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2646837000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            949500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  51692068000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   67                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher           44                       # number of demand (read+write) hits
system.l2.demand_hits::total                      111                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  67                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher           44                       # number of overall hits
system.l2.overall_hits::total                     111                       # number of overall hits
system.l2.demand_misses::.cpu.inst                522                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1754796                       # number of demand (read+write) misses
system.l2.demand_misses::total                1755318                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               522                       # number of overall misses
system.l2.overall_misses::.cpu.data           1754796                       # number of overall misses
system.l2.overall_misses::total               1755318                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     41009000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 191426396000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     191467405000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     41009000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 191426396000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    191467405000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              589                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1754796                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1755429                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             589                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1754796                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1755429                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.886248                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999937                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.886248                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999937                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78561.302682                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 109087.549778                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109078.471821                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78561.302682                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 109087.549778                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109078.471821                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1751209                       # number of writebacks
system.l2.writebacks::total                   1751209                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           522                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1754796                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1755318                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          522                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1754796                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1755318                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35789000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 173878446000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 173914235000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35789000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 173878446000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 173914235000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.886248                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999937                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.886248                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999937                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68561.302682                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 99087.555477                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99078.477518                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68561.302682                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 99087.555477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 99078.477518                       # average overall mshr miss latency
system.l2.replacements                        1751823                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1782970                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1782970                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1782970                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1782970                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          393                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              393                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          393                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          393                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data         1754682                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1754682                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 191416454000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  191416454000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1754682                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1754682                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109088.971107                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109088.971107                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1754682                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1754682                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 173869644000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 173869644000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 99088.976806                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99088.976806                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             67                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher           44                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                111                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          522                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              522                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     41009000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41009000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          589                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher           44                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            633                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.886248                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.824645                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78561.302682                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78561.302682                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          522                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          522                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35789000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35789000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.886248                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.824645                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68561.302682                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68561.302682                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          114                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             114                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9942000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9942000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87210.526316                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87210.526316                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          114                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          114                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8802000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8802000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77210.526316                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77210.526316                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data        29292                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           29292                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        29292                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         29292                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        29292                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        29292                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data    551800500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    551800500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18837.925031                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18837.925031                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  51692068000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32540.055473                       # Cycle average of tags in use
system.l2.tags.total_refs                     3538882                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1784591                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.983021                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     523.377569                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         6.546462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32010.131442                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.015972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000200                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.976872                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993044                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          351                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3130                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        29287                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  30329991                       # Number of tag accesses
system.l2.tags.data_accesses                 30329991                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51692068000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      112306880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          112340288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    112077312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       112077312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1754795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1755317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1751208                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1751208                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            646289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2172613408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2173259696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       646289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           646289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     2168172339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2168172339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     2168172339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           646289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2172613408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4341432036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1751208.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       522.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1754795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000010576500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       109424                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       109424                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4579323                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1645236                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1755317                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1751208                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1755317                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1751208                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            109489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            109771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            109716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            109786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            109806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            109771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            109688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            109728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            109481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            109761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           109678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           109703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           109705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           109743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           109655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           109836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            109440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            109438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            109438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            109440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            109492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            109492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            109444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            109458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            109456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            109440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           109440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           109440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           109440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           109440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           109440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           109440                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  67269673250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8776585000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            100181867000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38323.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57073.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1621442                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1611372                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1755317                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1751208                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  466388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  451359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  509389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  328171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  59167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 111476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 109499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 111012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 116427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 116218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 117554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 114276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 131709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 183883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 181314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 140126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 122837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 113551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       273675                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    820.000482                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   680.636532                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   323.774499                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        15057      5.50%      5.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14968      5.47%     10.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12057      4.41%     15.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8403      3.07%     18.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12038      4.40%     22.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6228      2.28%     25.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12454      4.55%     29.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        39890     14.58%     44.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       152580     55.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       273675                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       109424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.041316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     15.708634                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     98.105123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       109423    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        109424                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       109424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.003601                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.003407                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.082046                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           109178     99.78%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              122      0.11%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              100      0.09%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               24      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        109424                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              112340288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               112075392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               112340288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            112077312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2173.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      2168.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2173.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2168.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   16.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   51692054500                       # Total gap between requests
system.mem_ctrls.avgGap                      14741.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    112306880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    112075392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 646288.711064916220                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2172613407.534788608551                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2168135196.293559074402                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          522                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1754795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1751208                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14307750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 100167559250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1324670661500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27409.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     57082.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    756432.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            975709560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            518590545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6265792680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4570297920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4079980320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21651335430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1617050880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39678757335                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        767.598567                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3731239000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1725880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  46234949000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            978372780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            520006080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6267170700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4570851240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4079980320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      21525444660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1723064160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        39664889940                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        767.330298                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3967596500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1725880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  45998591500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  51692068000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1641552                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1641552                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1641552                       # number of overall hits
system.cpu.icache.overall_hits::total         1641552                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          784                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            784                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          784                       # number of overall misses
system.cpu.icache.overall_misses::total           784                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53643497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53643497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53643497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53643497                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1642336                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1642336                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1642336                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1642336                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000477                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000477                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000477                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000477                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 68422.827806                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68422.827806                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 68422.827806                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68422.827806                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          949                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.266667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches                 8                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks          393                       # number of writebacks
system.cpu.icache.writebacks::total               393                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          195                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          195                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          195                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          195                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          589                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          589                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          589                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher           44                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          633                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     42643997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42643997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     42643997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher       527415                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43171412                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000359                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000359                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000359                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000385                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72400.674024                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72400.674024                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72400.674024                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 11986.704545                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68201.282780                       # average overall mshr miss latency
system.cpu.icache.replacements                    393                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1641552                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1641552                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          784                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           784                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53643497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53643497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1642336                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1642336                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000477                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000477                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 68422.827806                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68422.827806                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          195                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          195                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          589                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          589                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     42643997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42643997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000359                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000359                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72400.674024                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72400.674024                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher           44                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total           44                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher       527415                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total       527415                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 11986.704545                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 11986.704545                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  51692068000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  51692068000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           239.952238                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1642185                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               633                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2594.289100                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   214.964373                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    24.987865                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.839705                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.097609                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.937313                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           25                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024          215                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::4           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          215                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.097656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3285305                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3285305                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51692068000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51692068000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51692068000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51692068000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51692068000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2151292                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2151292                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2151316                       # number of overall hits
system.cpu.dcache.overall_hits::total         2151316                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     12123858                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12123858                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     12123860                       # number of overall misses
system.cpu.dcache.overall_misses::total      12123860                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 971930142566                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 971930142566                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 971930142566                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 971930142566                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     14275150                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     14275150                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     14275176                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     14275176                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.849298                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.849298                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.849297                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.849297                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80166.737565                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80166.737565                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80166.724341                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80166.724341                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     88848175                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1427602                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    62.235956                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1782970                       # number of writebacks
system.cpu.dcache.writebacks::total           1782970                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     10339773                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10339773                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     10339773                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10339773                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1784085                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1784085                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1784087                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1784087                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 195550884996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 195550884996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 195551069996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 195551069996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.124978                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.124978                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.124978                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.124978                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 109608.502395                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 109608.502395                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 109608.483216                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 109608.483216                       # average overall mshr miss latency
system.cpu.dcache.replacements                1783062                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2230                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2230                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          248                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           248                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18883500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18883500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2478                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2478                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.100081                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.100081                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76143.145161                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76143.145161                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          137                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          137                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          111                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          111                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9854000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9854000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.044794                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.044794                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 88774.774775                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88774.774775                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2149062                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2149062                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     12123603                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     12123603                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 971911037069                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 971911037069                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14272665                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14272665                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.849428                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.849428                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80166.847848                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80166.847848                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data     10339636                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     10339636                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1783967                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1783967                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 195540815999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 195540815999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124992                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124992                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 109610.108258                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 109610.108258                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           24                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            24                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           26                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           26                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.076923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.076923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       221997                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       221997                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31713.857143                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31713.857143                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       214997                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       214997                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30713.857143                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30713.857143                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           15                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           15                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        78500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        78500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062500                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062500                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        78500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        78500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        77500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        77500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062500                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        77500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        77500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  51692068000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.299465                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3935431                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1784086                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.205853                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.299465                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999316                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999316                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          350                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          674                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          30334498                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         30334498                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51692068000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  51692068000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
