#! /home1/c/cis5710/tools/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home1/c/cis5710/tools/lib/ivl/system.vpi";
:vpi_module "/home1/c/cis5710/tools/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home1/c/cis5710/tools/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home1/c/cis5710/tools/lib/ivl/v2005_math.vpi";
:vpi_module "/home1/c/cis5710/tools/lib/ivl/va_math.vpi";
S_0x1867b70 .scope module, "test_regfile" "test_regfile" 2 16;
 .timescale -9 -12;
v0x18a1e40_0 .var "clk", 0 0;
v0x18a1f00_0 .var/i "errors", 31 0;
v0x18a1fe0_0 .var "expectedValue1", 15 0;
v0x18a20a0_0 .var "expectedValue2", 15 0;
v0x18a2180_0 .var "gwe", 0 0;
v0x18a2270_0 .var/i "input_file", 31 0;
v0x18a2350_0 .var/i "output_file", 31 0;
v0x18a2430_0 .var "rd", 2 0;
v0x18a24f0_0 .var "rs", 2 0;
v0x18a2590_0 .net "rs_data", 15 0, L_0x18a51e0;  1 drivers
v0x18a2630_0 .var "rst", 0 0;
v0x18a26d0_0 .var "rt", 2 0;
v0x18a2790_0 .net "rt_data", 15 0, L_0x18a5e50;  1 drivers
v0x18a2830_0 .var/i "tests", 31 0;
v0x18a2910_0 .var "wdata", 15 0;
v0x18a29d0_0 .var "wen", 0 0;
S_0x18663f0 .scope task, "printPoints" "printPoints" 3 1, 3 1 0, S_0x1867b70;
 .timescale -9 -12;
v0x18643b0_0 .var "actual", 31 0;
v0x1862c30_0 .var "possible", 31 0;
TD_test_regfile.printPoints ;
    %vpi_call 3 4 "$display", "<scorePossible>%d</scorePossible>", v0x1862c30_0 {0 0 0};
    %vpi_call 3 5 "$display", "<scoreActual>%d</scoreActual>", v0x18643b0_0 {0 0 0};
    %end;
S_0x18900d0 .scope module, "regfile" "lc4_regfile" 2 41, 4 14 0, S_0x1867b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "gwe";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 3 "i_rs";
    .port_info 4 /OUTPUT 16 "o_rs_data";
    .port_info 5 /INPUT 3 "i_rt";
    .port_info 6 /OUTPUT 16 "o_rt_data";
    .port_info 7 /INPUT 3 "i_rd";
    .port_info 8 /INPUT 16 "i_wdata";
    .port_info 9 /INPUT 1 "i_rd_we";
P_0x18902d0 .param/l "n" 0 4 14, +C4<00000000000000000000000000010000>;
L_0x18a2ee0 .functor AND 1, v0x18a29d0_0, L_0x18a2d70, C4<1>, C4<1>;
L_0x18a3340 .functor AND 1, v0x18a29d0_0, L_0x18a3250, C4<1>, C4<1>;
L_0x18a3750 .functor AND 1, v0x18a29d0_0, L_0x18a3680, C4<1>, C4<1>;
L_0x18a3b60 .functor AND 1, v0x18a29d0_0, L_0x18a3a10, C4<1>, C4<1>;
L_0x18a3fe0 .functor AND 1, v0x18a29d0_0, L_0x18a3ef0, C4<1>, C4<1>;
L_0x18a43d0 .functor AND 1, v0x18a29d0_0, L_0x18a4270, C4<1>, C4<1>;
L_0x18a4740 .functor AND 1, v0x18a29d0_0, L_0x18a46a0, C4<1>, C4<1>;
L_0x18a4ce0 .functor AND 1, v0x18a29d0_0, L_0x18a4ba0, C4<1>, C4<1>;
L_0x7f3e31dcf018 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x189fd50_0 .net/2u *"_ivl_0", 2 0, L_0x7f3e31dcf018;  1 drivers
L_0x7f3e31dcf0a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x189fe50_0 .net/2u *"_ivl_12", 2 0, L_0x7f3e31dcf0a8;  1 drivers
v0x189ff30_0 .net *"_ivl_14", 0 0, L_0x18a3680;  1 drivers
L_0x7f3e31dcf0f0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x189ffd0_0 .net/2u *"_ivl_18", 2 0, L_0x7f3e31dcf0f0;  1 drivers
v0x18a00b0_0 .net *"_ivl_2", 0 0, L_0x18a2d70;  1 drivers
v0x18a01c0_0 .net *"_ivl_20", 0 0, L_0x18a3a10;  1 drivers
L_0x7f3e31dcf138 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x18a0280_0 .net/2u *"_ivl_24", 2 0, L_0x7f3e31dcf138;  1 drivers
v0x18a0360_0 .net *"_ivl_26", 0 0, L_0x18a3ef0;  1 drivers
L_0x7f3e31dcf180 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x18a0420_0 .net/2u *"_ivl_30", 2 0, L_0x7f3e31dcf180;  1 drivers
v0x18a0500_0 .net *"_ivl_32", 0 0, L_0x18a4270;  1 drivers
L_0x7f3e31dcf1c8 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x18a05c0_0 .net/2u *"_ivl_36", 2 0, L_0x7f3e31dcf1c8;  1 drivers
v0x18a06a0_0 .net *"_ivl_38", 0 0, L_0x18a46a0;  1 drivers
L_0x7f3e31dcf210 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x18a0760_0 .net/2u *"_ivl_42", 2 0, L_0x7f3e31dcf210;  1 drivers
v0x18a0840_0 .net *"_ivl_44", 0 0, L_0x18a4ba0;  1 drivers
L_0x7f3e31dcf060 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x18a0900_0 .net/2u *"_ivl_6", 2 0, L_0x7f3e31dcf060;  1 drivers
v0x18a09e0_0 .net *"_ivl_8", 0 0, L_0x18a3250;  1 drivers
v0x18a0aa0_0 .net "clk", 0 0, v0x18a1e40_0;  1 drivers
v0x18a0b40_0 .net "gwe", 0 0, v0x18a2180_0;  1 drivers
v0x18a0cf0_0 .net "i_rd", 2 0, v0x18a2430_0;  1 drivers
v0x18a0dd0_0 .net "i_rd_we", 0 0, v0x18a29d0_0;  1 drivers
v0x18a0e90_0 .net "i_rs", 2 0, v0x18a24f0_0;  1 drivers
v0x18a0f70_0 .net "i_rt", 2 0, v0x18a26d0_0;  1 drivers
v0x18a1050_0 .net "i_wdata", 15 0, v0x18a2910_0;  1 drivers
v0x18a1220_0 .net "o_rs_data", 15 0, L_0x18a51e0;  alias, 1 drivers
v0x18a12e0_0 .net "o_rt_data", 15 0, L_0x18a5e50;  alias, 1 drivers
v0x18a13f0_0 .net "r0_out", 15 0, L_0x1861390;  1 drivers
v0x18a14b0_0 .net "r1_out", 15 0, L_0x18a3010;  1 drivers
v0x18a1570_0 .net "r2_out", 15 0, L_0x18a3400;  1 drivers
v0x18a1630_0 .net "r3_out", 15 0, L_0x18a37c0;  1 drivers
v0x18a16f0_0 .net "r4_out", 15 0, L_0x18a3c50;  1 drivers
v0x18a17b0_0 .net "r5_out", 15 0, L_0x18a40a0;  1 drivers
v0x18a1870_0 .net "r6_out", 15 0, L_0x18a44d0;  1 drivers
v0x18a1930_0 .net "r7_out", 15 0, L_0x18a48c0;  1 drivers
v0x18a1c00_0 .net "rst", 0 0, v0x18a2630_0;  1 drivers
L_0x18a2d70 .cmp/eq 3, v0x18a2430_0, L_0x7f3e31dcf018;
L_0x18a3250 .cmp/eq 3, v0x18a2430_0, L_0x7f3e31dcf060;
L_0x18a3680 .cmp/eq 3, v0x18a2430_0, L_0x7f3e31dcf0a8;
L_0x18a3a10 .cmp/eq 3, v0x18a2430_0, L_0x7f3e31dcf0f0;
L_0x18a3ef0 .cmp/eq 3, v0x18a2430_0, L_0x7f3e31dcf138;
L_0x18a4270 .cmp/eq 3, v0x18a2430_0, L_0x7f3e31dcf180;
L_0x18a46a0 .cmp/eq 3, v0x18a2430_0, L_0x7f3e31dcf1c8;
L_0x18a4ba0 .cmp/eq 3, v0x18a2430_0, L_0x7f3e31dcf210;
L_0x18a5280 .part v0x18a24f0_0, 2, 1;
L_0x18a5320 .part v0x18a24f0_0, 1, 1;
L_0x18a5420 .part v0x18a24f0_0, 0, 1;
L_0x18a5fc0 .part v0x18a26d0_0, 2, 1;
L_0x18a60d0 .part v0x18a26d0_0, 1, 1;
L_0x18a6170 .part v0x18a26d0_0, 0, 1;
S_0x1890470 .scope module, "mux_rs" "mux8to1" 4 45, 4 74 0, S_0x18900d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "S1";
    .port_info 1 /INPUT 1 "S2";
    .port_info 2 /INPUT 1 "S3";
    .port_info 3 /INPUT 16 "A";
    .port_info 4 /INPUT 16 "B";
    .port_info 5 /INPUT 16 "C";
    .port_info 6 /INPUT 16 "D";
    .port_info 7 /INPUT 16 "E";
    .port_info 8 /INPUT 16 "F";
    .port_info 9 /INPUT 16 "G";
    .port_info 10 /INPUT 16 "H";
    .port_info 11 /OUTPUT 16 "Out";
v0x18943c0_0 .net "A", 15 0, L_0x18a48c0;  alias, 1 drivers
v0x18944f0_0 .net "B", 15 0, L_0x18a37c0;  alias, 1 drivers
v0x1894600_0 .net "C", 15 0, L_0x18a40a0;  alias, 1 drivers
v0x18946f0_0 .net "D", 15 0, L_0x18a3010;  alias, 1 drivers
v0x1894800_0 .net "E", 15 0, L_0x18a44d0;  alias, 1 drivers
v0x1894960_0 .net "F", 15 0, L_0x18a3400;  alias, 1 drivers
v0x1894a70_0 .net "G", 15 0, L_0x18a3c50;  alias, 1 drivers
v0x1894b80_0 .net "H", 15 0, L_0x1861390;  alias, 1 drivers
v0x1894c90_0 .net "Out", 15 0, L_0x18a51e0;  alias, 1 drivers
v0x1894de0_0 .net "S1", 0 0, L_0x18a5280;  1 drivers
v0x1894e80_0 .net "S2", 0 0, L_0x18a5320;  1 drivers
v0x1894fb0_0 .net "S3", 0 0, L_0x18a5420;  1 drivers
v0x1895050_0 .net "mux1out", 15 0, L_0x18a4f60;  1 drivers
v0x18950f0_0 .net "mux2out", 15 0, L_0x18a5140;  1 drivers
S_0x1890780 .scope module, "m1" "mux4to1" 4 88, 4 60 0, S_0x1890470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "S1";
    .port_info 1 /INPUT 1 "S2";
    .port_info 2 /INPUT 16 "A";
    .port_info 3 /INPUT 16 "B";
    .port_info 4 /INPUT 16 "C";
    .port_info 5 /INPUT 16 "D";
    .port_info 6 /OUTPUT 16 "Out";
v0x1891830_0 .net "A", 15 0, L_0x18a48c0;  alias, 1 drivers
v0x1891910_0 .net "B", 15 0, L_0x18a37c0;  alias, 1 drivers
v0x18919e0_0 .net "C", 15 0, L_0x18a40a0;  alias, 1 drivers
v0x1891ae0_0 .net "D", 15 0, L_0x18a3010;  alias, 1 drivers
v0x1891bb0_0 .net "Out", 15 0, L_0x18a4f60;  alias, 1 drivers
v0x1891ca0_0 .net "S1", 0 0, L_0x18a5280;  alias, 1 drivers
v0x1891d90_0 .net "S2", 0 0, L_0x18a5320;  alias, 1 drivers
v0x1891e30_0 .net "mux1out", 15 0, L_0x18a4e20;  1 drivers
v0x1891f20_0 .net "mux2out", 15 0, L_0x18a4ec0;  1 drivers
S_0x1890980 .scope module, "m1" "mux2to1" 4 69, 4 53 0, S_0x1890780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 16 "A";
    .port_info 2 /INPUT 16 "B";
    .port_info 3 /OUTPUT 16 "Out";
v0x18614b0_0 .net "A", 15 0, L_0x18a48c0;  alias, 1 drivers
v0x185fd30_0 .net "B", 15 0, L_0x18a37c0;  alias, 1 drivers
v0x185e6d0_0 .net "Out", 15 0, L_0x18a4e20;  alias, 1 drivers
v0x1874150_0 .net "S", 0 0, L_0x18a5280;  alias, 1 drivers
L_0x18a4e20 .functor MUXZ 16, L_0x18a37c0, L_0x18a48c0, L_0x18a5280, C4<>;
S_0x1890ce0 .scope module, "m2" "mux2to1" 4 70, 4 53 0, S_0x1890780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 16 "A";
    .port_info 2 /INPUT 16 "B";
    .port_info 3 /OUTPUT 16 "Out";
v0x18741f0_0 .net "A", 15 0, L_0x18a40a0;  alias, 1 drivers
v0x1890f20_0 .net "B", 15 0, L_0x18a3010;  alias, 1 drivers
v0x1891000_0 .net "Out", 15 0, L_0x18a4ec0;  alias, 1 drivers
v0x18910c0_0 .net "S", 0 0, L_0x18a5280;  alias, 1 drivers
L_0x18a4ec0 .functor MUXZ 16, L_0x18a3010, L_0x18a40a0, L_0x18a5280, C4<>;
S_0x1891220 .scope module, "m3" "mux2to1" 4 71, 4 53 0, S_0x1890780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 16 "A";
    .port_info 2 /INPUT 16 "B";
    .port_info 3 /OUTPUT 16 "Out";
v0x1891430_0 .net "A", 15 0, L_0x18a4e20;  alias, 1 drivers
v0x1891520_0 .net "B", 15 0, L_0x18a4ec0;  alias, 1 drivers
v0x18915f0_0 .net "Out", 15 0, L_0x18a4f60;  alias, 1 drivers
v0x18916c0_0 .net "S", 0 0, L_0x18a5320;  alias, 1 drivers
L_0x18a4f60 .functor MUXZ 16, L_0x18a4ec0, L_0x18a4e20, L_0x18a5320, C4<>;
S_0x1892080 .scope module, "m2" "mux4to1" 4 89, 4 60 0, S_0x1890470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "S1";
    .port_info 1 /INPUT 1 "S2";
    .port_info 2 /INPUT 16 "A";
    .port_info 3 /INPUT 16 "B";
    .port_info 4 /INPUT 16 "C";
    .port_info 5 /INPUT 16 "D";
    .port_info 6 /OUTPUT 16 "Out";
v0x18934a0_0 .net "A", 15 0, L_0x18a44d0;  alias, 1 drivers
v0x1893580_0 .net "B", 15 0, L_0x18a3400;  alias, 1 drivers
v0x1893650_0 .net "C", 15 0, L_0x18a3c50;  alias, 1 drivers
v0x1893750_0 .net "D", 15 0, L_0x1861390;  alias, 1 drivers
v0x1893820_0 .net "Out", 15 0, L_0x18a5140;  alias, 1 drivers
v0x1893910_0 .net "S1", 0 0, L_0x18a5280;  alias, 1 drivers
v0x18939b0_0 .net "S2", 0 0, L_0x18a5320;  alias, 1 drivers
v0x1893a50_0 .net "mux1out", 15 0, L_0x18a5000;  1 drivers
v0x1893b40_0 .net "mux2out", 15 0, L_0x18a50a0;  1 drivers
S_0x1892280 .scope module, "m1" "mux2to1" 4 69, 4 53 0, S_0x1892080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 16 "A";
    .port_info 2 /INPUT 16 "B";
    .port_info 3 /OUTPUT 16 "Out";
v0x1892460_0 .net "A", 15 0, L_0x18a44d0;  alias, 1 drivers
v0x1892560_0 .net "B", 15 0, L_0x18a3400;  alias, 1 drivers
v0x1892640_0 .net "Out", 15 0, L_0x18a5000;  alias, 1 drivers
v0x1892700_0 .net "S", 0 0, L_0x18a5280;  alias, 1 drivers
L_0x18a5000 .functor MUXZ 16, L_0x18a3400, L_0x18a44d0, L_0x18a5280, C4<>;
S_0x1892850 .scope module, "m2" "mux2to1" 4 70, 4 53 0, S_0x1892080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 16 "A";
    .port_info 2 /INPUT 16 "B";
    .port_info 3 /OUTPUT 16 "Out";
v0x1892a50_0 .net "A", 15 0, L_0x18a3c50;  alias, 1 drivers
v0x1892b30_0 .net "B", 15 0, L_0x1861390;  alias, 1 drivers
v0x1892c10_0 .net "Out", 15 0, L_0x18a50a0;  alias, 1 drivers
v0x1892d00_0 .net "S", 0 0, L_0x18a5280;  alias, 1 drivers
L_0x18a50a0 .functor MUXZ 16, L_0x1861390, L_0x18a3c50, L_0x18a5280, C4<>;
S_0x1892ee0 .scope module, "m3" "mux2to1" 4 71, 4 53 0, S_0x1892080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 16 "A";
    .port_info 2 /INPUT 16 "B";
    .port_info 3 /OUTPUT 16 "Out";
v0x18930a0_0 .net "A", 15 0, L_0x18a5000;  alias, 1 drivers
v0x1893190_0 .net "B", 15 0, L_0x18a50a0;  alias, 1 drivers
v0x1893260_0 .net "Out", 15 0, L_0x18a5140;  alias, 1 drivers
v0x1893330_0 .net "S", 0 0, L_0x18a5320;  alias, 1 drivers
L_0x18a5140 .functor MUXZ 16, L_0x18a50a0, L_0x18a5000, L_0x18a5320, C4<>;
S_0x1893d50 .scope module, "m3" "mux2to1" 4 90, 4 53 0, S_0x1890470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 16 "A";
    .port_info 2 /INPUT 16 "B";
    .port_info 3 /OUTPUT 16 "Out";
v0x1893fa0_0 .net "A", 15 0, L_0x18a4f60;  alias, 1 drivers
v0x18940b0_0 .net "B", 15 0, L_0x18a5140;  alias, 1 drivers
v0x18941c0_0 .net "Out", 15 0, L_0x18a51e0;  alias, 1 drivers
v0x1894280_0 .net "S", 0 0, L_0x18a5420;  alias, 1 drivers
L_0x18a51e0 .functor MUXZ 16, L_0x18a5140, L_0x18a4f60, L_0x18a5420, C4<>;
S_0x1895380 .scope module, "mux_rt" "mux8to1" 4 48, 4 74 0, S_0x18900d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "S1";
    .port_info 1 /INPUT 1 "S2";
    .port_info 2 /INPUT 1 "S3";
    .port_info 3 /INPUT 16 "A";
    .port_info 4 /INPUT 16 "B";
    .port_info 5 /INPUT 16 "C";
    .port_info 6 /INPUT 16 "D";
    .port_info 7 /INPUT 16 "E";
    .port_info 8 /INPUT 16 "F";
    .port_info 9 /INPUT 16 "G";
    .port_info 10 /INPUT 16 "H";
    .port_info 11 /OUTPUT 16 "Out";
v0x18999d0_0 .net "A", 15 0, L_0x18a48c0;  alias, 1 drivers
v0x1899ab0_0 .net "B", 15 0, L_0x18a37c0;  alias, 1 drivers
v0x1899b70_0 .net "C", 15 0, L_0x18a40a0;  alias, 1 drivers
v0x1899c10_0 .net "D", 15 0, L_0x18a3010;  alias, 1 drivers
v0x1899cd0_0 .net "E", 15 0, L_0x18a44d0;  alias, 1 drivers
v0x1899de0_0 .net "F", 15 0, L_0x18a3400;  alias, 1 drivers
v0x1899ea0_0 .net "G", 15 0, L_0x18a3c50;  alias, 1 drivers
v0x1899f60_0 .net "H", 15 0, L_0x1861390;  alias, 1 drivers
v0x189a020_0 .net "Out", 15 0, L_0x18a5e50;  alias, 1 drivers
v0x189a170_0 .net "S1", 0 0, L_0x18a5fc0;  1 drivers
v0x189a210_0 .net "S2", 0 0, L_0x18a60d0;  1 drivers
v0x189a340_0 .net "S3", 0 0, L_0x18a6170;  1 drivers
v0x189a410_0 .net "mux1out", 15 0, L_0x18a5800;  1 drivers
v0x189a4b0_0 .net "mux2out", 15 0, L_0x18a5bc0;  1 drivers
S_0x1895660 .scope module, "m1" "mux4to1" 4 88, 4 60 0, S_0x1895380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "S1";
    .port_info 1 /INPUT 1 "S2";
    .port_info 2 /INPUT 16 "A";
    .port_info 3 /INPUT 16 "B";
    .port_info 4 /INPUT 16 "C";
    .port_info 5 /INPUT 16 "D";
    .port_info 6 /OUTPUT 16 "Out";
v0x1896ab0_0 .net "A", 15 0, L_0x18a48c0;  alias, 1 drivers
v0x1896c20_0 .net "B", 15 0, L_0x18a37c0;  alias, 1 drivers
v0x1896d70_0 .net "C", 15 0, L_0x18a40a0;  alias, 1 drivers
v0x1896ea0_0 .net "D", 15 0, L_0x18a3010;  alias, 1 drivers
v0x1896ff0_0 .net "Out", 15 0, L_0x18a5800;  alias, 1 drivers
v0x18970b0_0 .net "S1", 0 0, L_0x18a5fc0;  alias, 1 drivers
v0x1897150_0 .net "S2", 0 0, L_0x18a60d0;  alias, 1 drivers
v0x18971f0_0 .net "mux1out", 15 0, L_0x18a5550;  1 drivers
v0x1897290_0 .net "mux2out", 15 0, L_0x18a5610;  1 drivers
S_0x18958a0 .scope module, "m1" "mux2to1" 4 69, 4 53 0, S_0x1895660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 16 "A";
    .port_info 2 /INPUT 16 "B";
    .port_info 3 /OUTPUT 16 "Out";
v0x1895b10_0 .net "A", 15 0, L_0x18a48c0;  alias, 1 drivers
v0x1895bf0_0 .net "B", 15 0, L_0x18a37c0;  alias, 1 drivers
v0x1895cb0_0 .net "Out", 15 0, L_0x18a5550;  alias, 1 drivers
v0x1895d70_0 .net "S", 0 0, L_0x18a5fc0;  alias, 1 drivers
L_0x18a5550 .functor MUXZ 16, L_0x18a37c0, L_0x18a48c0, L_0x18a5fc0, C4<>;
S_0x1895eb0 .scope module, "m2" "mux2to1" 4 70, 4 53 0, S_0x1895660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 16 "A";
    .port_info 2 /INPUT 16 "B";
    .port_info 3 /OUTPUT 16 "Out";
v0x1896120_0 .net "A", 15 0, L_0x18a40a0;  alias, 1 drivers
v0x18961e0_0 .net "B", 15 0, L_0x18a3010;  alias, 1 drivers
v0x18962a0_0 .net "Out", 15 0, L_0x18a5610;  alias, 1 drivers
v0x1896360_0 .net "S", 0 0, L_0x18a5fc0;  alias, 1 drivers
L_0x18a5610 .functor MUXZ 16, L_0x18a3010, L_0x18a40a0, L_0x18a5fc0, C4<>;
S_0x1896460 .scope module, "m3" "mux2to1" 4 71, 4 53 0, S_0x1895660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 16 "A";
    .port_info 2 /INPUT 16 "B";
    .port_info 3 /OUTPUT 16 "Out";
v0x18966b0_0 .net "A", 15 0, L_0x18a5550;  alias, 1 drivers
v0x18967a0_0 .net "B", 15 0, L_0x18a5610;  alias, 1 drivers
v0x1896870_0 .net "Out", 15 0, L_0x18a5800;  alias, 1 drivers
v0x1896940_0 .net "S", 0 0, L_0x18a60d0;  alias, 1 drivers
L_0x18a5800 .functor MUXZ 16, L_0x18a5610, L_0x18a5550, L_0x18a60d0, C4<>;
S_0x18974a0 .scope module, "m2" "mux4to1" 4 89, 4 60 0, S_0x1895380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "S1";
    .port_info 1 /INPUT 1 "S2";
    .port_info 2 /INPUT 16 "A";
    .port_info 3 /INPUT 16 "B";
    .port_info 4 /INPUT 16 "C";
    .port_info 5 /INPUT 16 "D";
    .port_info 6 /OUTPUT 16 "Out";
v0x18989f0_0 .net "A", 15 0, L_0x18a44d0;  alias, 1 drivers
v0x1898b60_0 .net "B", 15 0, L_0x18a3400;  alias, 1 drivers
v0x1898cb0_0 .net "C", 15 0, L_0x18a3c50;  alias, 1 drivers
v0x1898de0_0 .net "D", 15 0, L_0x1861390;  alias, 1 drivers
v0x1898f30_0 .net "Out", 15 0, L_0x18a5bc0;  alias, 1 drivers
v0x1898ff0_0 .net "S1", 0 0, L_0x18a5fc0;  alias, 1 drivers
v0x1899090_0 .net "S2", 0 0, L_0x18a60d0;  alias, 1 drivers
v0x1899130_0 .net "mux1out", 15 0, L_0x18a5a00;  1 drivers
v0x18991d0_0 .net "mux2out", 15 0, L_0x18a5ae0;  1 drivers
S_0x1897700 .scope module, "m1" "mux2to1" 4 69, 4 53 0, S_0x18974a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 16 "A";
    .port_info 2 /INPUT 16 "B";
    .port_info 3 /OUTPUT 16 "Out";
v0x1897950_0 .net "A", 15 0, L_0x18a44d0;  alias, 1 drivers
v0x1897a30_0 .net "B", 15 0, L_0x18a3400;  alias, 1 drivers
v0x1897af0_0 .net "Out", 15 0, L_0x18a5a00;  alias, 1 drivers
v0x1897bb0_0 .net "S", 0 0, L_0x18a5fc0;  alias, 1 drivers
L_0x18a5a00 .functor MUXZ 16, L_0x18a3400, L_0x18a44d0, L_0x18a5fc0, C4<>;
S_0x1897d00 .scope module, "m2" "mux2to1" 4 70, 4 53 0, S_0x18974a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 16 "A";
    .port_info 2 /INPUT 16 "B";
    .port_info 3 /OUTPUT 16 "Out";
v0x1897f70_0 .net "A", 15 0, L_0x18a3c50;  alias, 1 drivers
v0x1898030_0 .net "B", 15 0, L_0x1861390;  alias, 1 drivers
v0x18980f0_0 .net "Out", 15 0, L_0x18a5ae0;  alias, 1 drivers
v0x18981e0_0 .net "S", 0 0, L_0x18a5fc0;  alias, 1 drivers
L_0x18a5ae0 .functor MUXZ 16, L_0x1861390, L_0x18a3c50, L_0x18a5fc0, C4<>;
S_0x18983c0 .scope module, "m3" "mux2to1" 4 71, 4 53 0, S_0x18974a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 16 "A";
    .port_info 2 /INPUT 16 "B";
    .port_info 3 /OUTPUT 16 "Out";
v0x18985f0_0 .net "A", 15 0, L_0x18a5a00;  alias, 1 drivers
v0x18986e0_0 .net "B", 15 0, L_0x18a5ae0;  alias, 1 drivers
v0x18987b0_0 .net "Out", 15 0, L_0x18a5bc0;  alias, 1 drivers
v0x1898880_0 .net "S", 0 0, L_0x18a60d0;  alias, 1 drivers
L_0x18a5bc0 .functor MUXZ 16, L_0x18a5ae0, L_0x18a5a00, L_0x18a60d0, C4<>;
S_0x1899400 .scope module, "m3" "mux2to1" 4 90, 4 53 0, S_0x1895380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 16 "A";
    .port_info 2 /INPUT 16 "B";
    .port_info 3 /OUTPUT 16 "Out";
v0x1899600_0 .net "A", 15 0, L_0x18a5800;  alias, 1 drivers
v0x18996c0_0 .net "B", 15 0, L_0x18a5bc0;  alias, 1 drivers
v0x18997d0_0 .net "Out", 15 0, L_0x18a5e50;  alias, 1 drivers
v0x1899890_0 .net "S", 0 0, L_0x18a6170;  alias, 1 drivers
L_0x18a5e50 .functor MUXZ 16, L_0x18a5bc0, L_0x18a5800, L_0x18a6170, C4<>;
S_0x189a740 .scope module, "reg0" "Nbit_reg" 4 36, 5 14 0, S_0x18900d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x189a900 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x189a940 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1861390/d .functor BUFZ 16, v0x189aff0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1861390 .delay 16 (1000,1000,1000) L_0x1861390/d;
v0x189abe0_0 .net "clk", 0 0, v0x18a1e40_0;  alias, 1 drivers
v0x189acc0_0 .net "gwe", 0 0, v0x18a2180_0;  alias, 1 drivers
v0x189ad80_0 .net "in", 15 0, v0x18a2910_0;  alias, 1 drivers
v0x189ae70_0 .net "out", 15 0, L_0x1861390;  alias, 1 drivers
v0x189af30_0 .net "rst", 0 0, v0x18a2630_0;  alias, 1 drivers
v0x189aff0_0 .var "state", 15 0;
v0x189b0d0_0 .net "we", 0 0, L_0x18a2ee0;  1 drivers
E_0x1876220 .event posedge, v0x189abe0_0;
S_0x189b290 .scope module, "reg1" "Nbit_reg" 4 37, 5 14 0, S_0x18900d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x189a9e0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x189aa20 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x18a3010/d .functor BUFZ 16, v0x189bac0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x18a3010 .delay 16 (1000,1000,1000) L_0x18a3010/d;
v0x189b670_0 .net "clk", 0 0, v0x18a1e40_0;  alias, 1 drivers
v0x189b760_0 .net "gwe", 0 0, v0x18a2180_0;  alias, 1 drivers
v0x189b830_0 .net "in", 15 0, v0x18a2910_0;  alias, 1 drivers
v0x189b930_0 .net "out", 15 0, L_0x18a3010;  alias, 1 drivers
v0x189b9d0_0 .net "rst", 0 0, v0x18a2630_0;  alias, 1 drivers
v0x189bac0_0 .var "state", 15 0;
v0x189bb60_0 .net "we", 0 0, L_0x18a3340;  1 drivers
S_0x189bd00 .scope module, "reg2" "Nbit_reg" 4 38, 5 14 0, S_0x18900d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x189b4c0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x189b500 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x18a3400/d .functor BUFZ 16, v0x189c620_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x18a3400 .delay 16 (1000,1000,1000) L_0x18a3400/d;
v0x189c130_0 .net "clk", 0 0, v0x18a1e40_0;  alias, 1 drivers
v0x189c240_0 .net "gwe", 0 0, v0x18a2180_0;  alias, 1 drivers
v0x189c350_0 .net "in", 15 0, v0x18a2910_0;  alias, 1 drivers
v0x189c440_0 .net "out", 15 0, L_0x18a3400;  alias, 1 drivers
v0x189c4e0_0 .net "rst", 0 0, v0x18a2630_0;  alias, 1 drivers
v0x189c620_0 .var "state", 15 0;
v0x189c700_0 .net "we", 0 0, L_0x18a3750;  1 drivers
S_0x189c8c0 .scope module, "reg3" "Nbit_reg" 4 39, 5 14 0, S_0x18900d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x189bf80 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x189bfc0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x18a37c0/d .functor BUFZ 16, v0x189d020_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x18a37c0 .delay 16 (1000,1000,1000) L_0x18a37c0/d;
v0x189cc70_0 .net "clk", 0 0, v0x18a1e40_0;  alias, 1 drivers
v0x189cd30_0 .net "gwe", 0 0, v0x18a2180_0;  alias, 1 drivers
v0x189cdf0_0 .net "in", 15 0, v0x18a2910_0;  alias, 1 drivers
v0x189ce90_0 .net "out", 15 0, L_0x18a37c0;  alias, 1 drivers
v0x189cf30_0 .net "rst", 0 0, v0x18a2630_0;  alias, 1 drivers
v0x189d020_0 .var "state", 15 0;
v0x189d100_0 .net "we", 0 0, L_0x18a3b60;  1 drivers
S_0x189d2c0 .scope module, "reg4" "Nbit_reg" 4 40, 5 14 0, S_0x18900d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x189caf0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x189cb30 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x18a3c50/d .functor BUFZ 16, v0x189dbb0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x18a3c50 .delay 16 (1000,1000,1000) L_0x18a3c50/d;
v0x189d670_0 .net "clk", 0 0, v0x18a1e40_0;  alias, 1 drivers
v0x189d730_0 .net "gwe", 0 0, v0x18a2180_0;  alias, 1 drivers
v0x189d880_0 .net "in", 15 0, v0x18a2910_0;  alias, 1 drivers
v0x189d9e0_0 .net "out", 15 0, L_0x18a3c50;  alias, 1 drivers
v0x189da80_0 .net "rst", 0 0, v0x18a2630_0;  alias, 1 drivers
v0x189dbb0_0 .var "state", 15 0;
v0x189dc90_0 .net "we", 0 0, L_0x18a3fe0;  1 drivers
S_0x189de50 .scope module, "reg5" "Nbit_reg" 4 41, 5 14 0, S_0x18900d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x189dfe0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x189e020 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x18a40a0/d .functor BUFZ 16, v0x189e600_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x18a40a0 .delay 16 (1000,1000,1000) L_0x18a40a0/d;
v0x189e270_0 .net "clk", 0 0, v0x18a1e40_0;  alias, 1 drivers
v0x189e330_0 .net "gwe", 0 0, v0x18a2180_0;  alias, 1 drivers
v0x189e3f0_0 .net "in", 15 0, v0x18a2910_0;  alias, 1 drivers
v0x189e4c0_0 .net "out", 15 0, L_0x18a40a0;  alias, 1 drivers
v0x189e560_0 .net "rst", 0 0, v0x18a2630_0;  alias, 1 drivers
v0x189e600_0 .var "state", 15 0;
v0x189e6e0_0 .net "we", 0 0, L_0x18a43d0;  1 drivers
S_0x189e8a0 .scope module, "reg6" "Nbit_reg" 4 42, 5 14 0, S_0x18900d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x189ea30 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x189ea70 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x18a44d0/d .functor BUFZ 16, v0x189f050_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x18a44d0 .delay 16 (1000,1000,1000) L_0x18a44d0/d;
v0x189ecc0_0 .net "clk", 0 0, v0x18a1e40_0;  alias, 1 drivers
v0x189ed80_0 .net "gwe", 0 0, v0x18a2180_0;  alias, 1 drivers
v0x189ee40_0 .net "in", 15 0, v0x18a2910_0;  alias, 1 drivers
v0x189ef10_0 .net "out", 15 0, L_0x18a44d0;  alias, 1 drivers
v0x189efb0_0 .net "rst", 0 0, v0x18a2630_0;  alias, 1 drivers
v0x189f050_0 .var "state", 15 0;
v0x189f130_0 .net "we", 0 0, L_0x18a4740;  1 drivers
S_0x189f2f0 .scope module, "reg7" "Nbit_reg" 4 43, 5 14 0, S_0x18900d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x189eb10 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x189eb50 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x18a48c0/d .functor BUFZ 16, v0x189fab0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x18a48c0 .delay 16 (1000,1000,1000) L_0x18a48c0/d;
v0x189f6d0_0 .net "clk", 0 0, v0x18a1e40_0;  alias, 1 drivers
v0x189f790_0 .net "gwe", 0 0, v0x18a2180_0;  alias, 1 drivers
v0x189f850_0 .net "in", 15 0, v0x18a2910_0;  alias, 1 drivers
v0x189f920_0 .net "out", 15 0, L_0x18a48c0;  alias, 1 drivers
v0x189f9c0_0 .net "rst", 0 0, v0x18a2630_0;  alias, 1 drivers
v0x189fab0_0 .var "state", 15 0;
v0x189fb90_0 .net "we", 0 0, L_0x18a4ce0;  1 drivers
    .scope S_0x189a740;
T_1 ;
    %wait E_0x1876220;
    %load/vec4 v0x189acc0_0;
    %load/vec4 v0x189af30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x189aff0_0, 0, 16;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x189acc0_0;
    %load/vec4 v0x189b0d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x189ad80_0;
    %store/vec4 v0x189aff0_0, 0, 16;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x189b290;
T_2 ;
    %wait E_0x1876220;
    %load/vec4 v0x189b760_0;
    %load/vec4 v0x189b9d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x189bac0_0, 0, 16;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x189b760_0;
    %load/vec4 v0x189bb60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x189b830_0;
    %store/vec4 v0x189bac0_0, 0, 16;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x189bd00;
T_3 ;
    %wait E_0x1876220;
    %load/vec4 v0x189c240_0;
    %load/vec4 v0x189c4e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x189c620_0, 0, 16;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x189c240_0;
    %load/vec4 v0x189c700_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x189c350_0;
    %store/vec4 v0x189c620_0, 0, 16;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x189c8c0;
T_4 ;
    %wait E_0x1876220;
    %load/vec4 v0x189cd30_0;
    %load/vec4 v0x189cf30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x189d020_0, 0, 16;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x189cd30_0;
    %load/vec4 v0x189d100_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x189cdf0_0;
    %store/vec4 v0x189d020_0, 0, 16;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x189d2c0;
T_5 ;
    %wait E_0x1876220;
    %load/vec4 v0x189d730_0;
    %load/vec4 v0x189da80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x189dbb0_0, 0, 16;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x189d730_0;
    %load/vec4 v0x189dc90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x189d880_0;
    %store/vec4 v0x189dbb0_0, 0, 16;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x189de50;
T_6 ;
    %wait E_0x1876220;
    %load/vec4 v0x189e330_0;
    %load/vec4 v0x189e560_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x189e600_0, 0, 16;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x189e330_0;
    %load/vec4 v0x189e6e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x189e3f0_0;
    %store/vec4 v0x189e600_0, 0, 16;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x189e8a0;
T_7 ;
    %wait E_0x1876220;
    %load/vec4 v0x189ed80_0;
    %load/vec4 v0x189efb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x189f050_0, 0, 16;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x189ed80_0;
    %load/vec4 v0x189f130_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x189ee40_0;
    %store/vec4 v0x189f050_0, 0, 16;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x189f2f0;
T_8 ;
    %wait E_0x1876220;
    %load/vec4 v0x189f790_0;
    %load/vec4 v0x189f9c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x189fab0_0, 0, 16;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x189f790_0;
    %load/vec4 v0x189fb90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x189f850_0;
    %store/vec4 v0x189fab0_0, 0, 16;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1867b70;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v0x18a1e40_0;
    %inv;
    %assign/vec4 v0x18a1e40_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1867b70;
T_10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x18a24f0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x18a26d0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x18a2430_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18a29d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18a2630_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x18a2910_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18a1e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18a2180_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18a1f00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18a2830_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18a2350_0, 0, 32;
    %vpi_func 2 75 "$fopen" 32, "test_lc4_regfile.input", "r" {0 0 0};
    %store/vec4 v0x18a2270_0, 0, 32;
    %load/vec4 v0x18a2270_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call 2 77 "$display", "Error opening file: ", "test_lc4_regfile.input" {0 0 0};
    %vpi_call 2 78 "$finish" {0 0 0};
T_10.0 ;
    %vpi_func 2 83 "$fopen" 32, "regfile_test.output.txt", "w" {0 0 0};
    %store/vec4 v0x18a2350_0, 0, 32;
    %load/vec4 v0x18a2350_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_call 2 85 "$display", "Error opening file: ", "regfile_test.output.txt" {0 0 0};
    %vpi_call 2 86 "$finish" {0 0 0};
T_10.2 ;
    %delay 100000, 0;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18a2630_0, 0, 1;
    %delay 2000, 0;
T_10.4 ;
    %vpi_func 2 97 "$fscanf" 32, v0x18a2270_0, "%d %d %d %b %h %h %h", v0x18a24f0_0, v0x18a26d0_0, v0x18a2430_0, v0x18a29d0_0, v0x18a2910_0, v0x18a1fe0_0, v0x18a20a0_0 {0 0 0};
    %cmpi/e 7, 0, 32;
    %jmp/0xz T_10.5, 4;
    %delay 8000, 0;
    %load/vec4 v0x18a2830_0;
    %addi 2, 0, 32;
    %store/vec4 v0x18a2830_0, 0, 32;
    %load/vec4 v0x18a2350_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_call 2 106 "$fdisplay", v0x18a2350_0, "%d %d %d %b %h %h %h", v0x18a24f0_0, v0x18a26d0_0, v0x18a2430_0, v0x18a29d0_0, v0x18a2910_0, v0x18a2590_0, v0x18a2790_0 {0 0 0};
T_10.6 ;
    %load/vec4 v0x18a2590_0;
    %load/vec4 v0x18a1fe0_0;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %vpi_call 2 110 "$display", "Error at test %d: Value of register %d on output 1 should have been %h, but was %h instead", v0x18a2830_0, v0x18a24f0_0, v0x18a1fe0_0, v0x18a2590_0 {0 0 0};
    %load/vec4 v0x18a1f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x18a1f00_0, 0, 32;
T_10.8 ;
    %load/vec4 v0x18a2790_0;
    %load/vec4 v0x18a20a0_0;
    %cmp/ne;
    %jmp/0xz  T_10.10, 6;
    %vpi_call 2 115 "$display", "Error at test %d: Value of register %d on output 2 should have been %h, but was %h instead", v0x18a2830_0, v0x18a26d0_0, v0x18a20a0_0, v0x18a2790_0 {0 0 0};
    %load/vec4 v0x18a1f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x18a1f00_0, 0, 32;
T_10.10 ;
    %delay 2000, 0;
    %jmp T_10.4;
T_10.5 ;
    %load/vec4 v0x18a2270_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.12, 4;
    %vpi_call 2 123 "$fclose", v0x18a2270_0 {0 0 0};
T_10.12 ;
    %load/vec4 v0x18a2350_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %vpi_call 2 124 "$fclose", v0x18a2350_0 {0 0 0};
T_10.14 ;
    %vpi_call 2 125 "$display", "Simulation finished: %d test cases %d errors [%s]", v0x18a2830_0, v0x18a1f00_0, "test_lc4_regfile.input" {0 0 0};
    %load/vec4 v0x18a2830_0;
    %store/vec4 v0x1862c30_0, 0, 32;
    %load/vec4 v0x18a2830_0;
    %load/vec4 v0x18a1f00_0;
    %sub;
    %store/vec4 v0x18643b0_0, 0, 32;
    %fork TD_test_regfile.printPoints, S_0x18663f0;
    %join;
    %vpi_call 2 127 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench_lc4_regfile.v";
    "./print_points.v";
    "lc4_regfile.v";
    "register.v";
