Loading plugins phase: Elapsed time ==> 0s.138ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\manuelfu\Documents\PSoC Creator\zumo\ZumoBot.cydsn\ZumoBot.cyprj -d CY8C5888LTI-LP097 -s C:\Users\manuelfu\Documents\PSoC Creator\zumo\ZumoBot.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.730ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.139ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  ZumoBot.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\manuelfu\Documents\PSoC Creator\zumo\ZumoBot.cydsn\ZumoBot.cyprj -dcpsoc3 ZumoBot.v -verilog
======================================================================

======================================================================
Compiling:  ZumoBot.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\manuelfu\Documents\PSoC Creator\zumo\ZumoBot.cydsn\ZumoBot.cyprj -dcpsoc3 ZumoBot.v -verilog
======================================================================

======================================================================
Compiling:  ZumoBot.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\manuelfu\Documents\PSoC Creator\zumo\ZumoBot.cydsn\ZumoBot.cyprj -dcpsoc3 -verilog ZumoBot.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Apr 11 18:37:57 2018


======================================================================
Compiling:  ZumoBot.v
Program  :   vpp
Options  :    -yv2 -q10 ZumoBot.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Apr 11 18:37:57 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'ZumoBot.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  ZumoBot.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\manuelfu\Documents\PSoC Creator\zumo\ZumoBot.cydsn\ZumoBot.cyprj -dcpsoc3 -verilog ZumoBot.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Apr 11 18:37:57 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\manuelfu\Documents\PSoC Creator\zumo\ZumoBot.cydsn\codegentemp\ZumoBot.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\manuelfu\Documents\PSoC Creator\zumo\ZumoBot.cydsn\codegentemp\ZumoBot.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  ZumoBot.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\manuelfu\Documents\PSoC Creator\zumo\ZumoBot.cydsn\ZumoBot.cyprj -dcpsoc3 -verilog ZumoBot.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Apr 11 18:37:59 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\manuelfu\Documents\PSoC Creator\zumo\ZumoBot.cydsn\codegentemp\ZumoBot.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\manuelfu\Documents\PSoC Creator\zumo\ZumoBot.cydsn\codegentemp\ZumoBot.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM:PWMUDB:km_run\
	\PWM:PWMUDB:ctrl_cmpmode2_2\
	\PWM:PWMUDB:ctrl_cmpmode2_1\
	\PWM:PWMUDB:ctrl_cmpmode2_0\
	\PWM:PWMUDB:ctrl_cmpmode1_2\
	\PWM:PWMUDB:ctrl_cmpmode1_1\
	\PWM:PWMUDB:ctrl_cmpmode1_0\
	\PWM:PWMUDB:capt_rising\
	\PWM:PWMUDB:capt_falling\
	\PWM:PWMUDB:trig_rise\
	\PWM:PWMUDB:trig_fall\
	\PWM:PWMUDB:sc_kill\
	\PWM:PWMUDB:min_kill\
	\PWM:PWMUDB:km_tc\
	\PWM:PWMUDB:db_tc\
	\PWM:PWMUDB:dith_sel\
	\PWM:Net_101\
	\PWM:Net_96\
	\PWM:PWMUDB:MODULE_1:b_31\
	\PWM:PWMUDB:MODULE_1:b_30\
	\PWM:PWMUDB:MODULE_1:b_29\
	\PWM:PWMUDB:MODULE_1:b_28\
	\PWM:PWMUDB:MODULE_1:b_27\
	\PWM:PWMUDB:MODULE_1:b_26\
	\PWM:PWMUDB:MODULE_1:b_25\
	\PWM:PWMUDB:MODULE_1:b_24\
	\PWM:PWMUDB:MODULE_1:b_23\
	\PWM:PWMUDB:MODULE_1:b_22\
	\PWM:PWMUDB:MODULE_1:b_21\
	\PWM:PWMUDB:MODULE_1:b_20\
	\PWM:PWMUDB:MODULE_1:b_19\
	\PWM:PWMUDB:MODULE_1:b_18\
	\PWM:PWMUDB:MODULE_1:b_17\
	\PWM:PWMUDB:MODULE_1:b_16\
	\PWM:PWMUDB:MODULE_1:b_15\
	\PWM:PWMUDB:MODULE_1:b_14\
	\PWM:PWMUDB:MODULE_1:b_13\
	\PWM:PWMUDB:MODULE_1:b_12\
	\PWM:PWMUDB:MODULE_1:b_11\
	\PWM:PWMUDB:MODULE_1:b_10\
	\PWM:PWMUDB:MODULE_1:b_9\
	\PWM:PWMUDB:MODULE_1:b_8\
	\PWM:PWMUDB:MODULE_1:b_7\
	\PWM:PWMUDB:MODULE_1:b_6\
	\PWM:PWMUDB:MODULE_1:b_5\
	\PWM:PWMUDB:MODULE_1:b_4\
	\PWM:PWMUDB:MODULE_1:b_3\
	\PWM:PWMUDB:MODULE_1:b_2\
	\PWM:PWMUDB:MODULE_1:b_1\
	\PWM:PWMUDB:MODULE_1:b_0\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3141
	Net_3135
	Net_3134
	\PWM:Net_113\
	\PWM:Net_107\
	\PWM:Net_114\
	\I2C:udb_clk\
	Net_335
	\I2C:Net_973\
	Net_336
	\I2C:Net_974\
	\I2C:timeout_clk\
	Net_341
	\I2C:Net_975\
	Net_339
	Net_340
	\UART_1:BUART:reset_sr\
	Net_1943
	Net_1944
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_1939
	\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_6:lt\
	\UART_1:BUART:sRX:MODULE_6:eq\
	\UART_1:BUART:sRX:MODULE_6:gt\
	\UART_1:BUART:sRX:MODULE_6:gte\
	\UART_1:BUART:sRX:MODULE_6:lte\
	Net_3975
	Net_3979
	Net_4014
	Net_3987
	\Timer:Net_260\
	Net_3996
	\Timer:Net_53\
	\Timer:TimerUDB:ctrl_ten\
	\Timer:TimerUDB:ctrl_tmode_1\
	\Timer:TimerUDB:ctrl_tmode_0\
	Net_3995
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:albi_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:agbi_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:lt_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:gt_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:lt_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:gt_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:lti_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:gti_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:albi_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:agbi_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xneq\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xlt\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xlte\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xgt\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xgte\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:lt\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:gt\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:gte\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:lte\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:neq\
	\Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:b_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:b_0\
	\Timer:TimerUDB:zeros_3\
	\Timer:TimerUDB:zeros_2\
	\Timer:Net_102\
	\Timer:Net_266\
	\Buzzer_PWM:PWMUDB:km_run\
	\Buzzer_PWM:PWMUDB:ctrl_cmpmode2_2\
	\Buzzer_PWM:PWMUDB:ctrl_cmpmode2_1\
	\Buzzer_PWM:PWMUDB:ctrl_cmpmode2_0\
	\Buzzer_PWM:PWMUDB:ctrl_cmpmode1_2\
	\Buzzer_PWM:PWMUDB:ctrl_cmpmode1_1\
	\Buzzer_PWM:PWMUDB:ctrl_cmpmode1_0\
	\Buzzer_PWM:PWMUDB:capt_rising\
	\Buzzer_PWM:PWMUDB:capt_falling\
	\Buzzer_PWM:PWMUDB:trig_rise\
	\Buzzer_PWM:PWMUDB:trig_fall\
	\Buzzer_PWM:PWMUDB:sc_kill\
	\Buzzer_PWM:PWMUDB:min_kill\
	\Buzzer_PWM:PWMUDB:km_tc\
	\Buzzer_PWM:PWMUDB:db_tc\
	\Buzzer_PWM:PWMUDB:dith_sel\
	\Buzzer_PWM:PWMUDB:compare2\
	\Buzzer_PWM:Net_101\
	Net_3776
	Net_3777
	\Buzzer_PWM:PWMUDB:cmp2\
	\Buzzer_PWM:PWMUDB:MODULE_9:b_31\
	\Buzzer_PWM:PWMUDB:MODULE_9:b_30\
	\Buzzer_PWM:PWMUDB:MODULE_9:b_29\
	\Buzzer_PWM:PWMUDB:MODULE_9:b_28\
	\Buzzer_PWM:PWMUDB:MODULE_9:b_27\
	\Buzzer_PWM:PWMUDB:MODULE_9:b_26\
	\Buzzer_PWM:PWMUDB:MODULE_9:b_25\
	\Buzzer_PWM:PWMUDB:MODULE_9:b_24\
	\Buzzer_PWM:PWMUDB:MODULE_9:b_23\
	\Buzzer_PWM:PWMUDB:MODULE_9:b_22\
	\Buzzer_PWM:PWMUDB:MODULE_9:b_21\
	\Buzzer_PWM:PWMUDB:MODULE_9:b_20\
	\Buzzer_PWM:PWMUDB:MODULE_9:b_19\
	\Buzzer_PWM:PWMUDB:MODULE_9:b_18\
	\Buzzer_PWM:PWMUDB:MODULE_9:b_17\
	\Buzzer_PWM:PWMUDB:MODULE_9:b_16\
	\Buzzer_PWM:PWMUDB:MODULE_9:b_15\
	\Buzzer_PWM:PWMUDB:MODULE_9:b_14\
	\Buzzer_PWM:PWMUDB:MODULE_9:b_13\
	\Buzzer_PWM:PWMUDB:MODULE_9:b_12\
	\Buzzer_PWM:PWMUDB:MODULE_9:b_11\
	\Buzzer_PWM:PWMUDB:MODULE_9:b_10\
	\Buzzer_PWM:PWMUDB:MODULE_9:b_9\
	\Buzzer_PWM:PWMUDB:MODULE_9:b_8\
	\Buzzer_PWM:PWMUDB:MODULE_9:b_7\
	\Buzzer_PWM:PWMUDB:MODULE_9:b_6\
	\Buzzer_PWM:PWMUDB:MODULE_9:b_5\
	\Buzzer_PWM:PWMUDB:MODULE_9:b_4\
	\Buzzer_PWM:PWMUDB:MODULE_9:b_3\
	\Buzzer_PWM:PWMUDB:MODULE_9:b_2\
	\Buzzer_PWM:PWMUDB:MODULE_9:b_1\
	\Buzzer_PWM:PWMUDB:MODULE_9:b_0\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_31\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_30\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_29\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_28\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_27\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_26\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_25\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_24\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:b_31\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:b_30\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:b_29\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:b_28\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:b_27\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:b_26\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:b_25\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:b_24\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:b_23\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:b_22\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:b_21\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:b_20\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:b_19\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:b_18\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:b_17\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:b_16\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:b_15\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:b_14\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:b_13\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:b_12\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:b_11\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:b_10\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:b_9\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:b_8\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:b_7\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:b_6\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:b_5\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:b_4\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:b_3\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:b_2\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:b_1\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:b_0\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_31\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_30\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_29\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_28\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_27\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_26\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_25\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_24\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_23\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_22\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_21\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_20\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_19\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_18\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_17\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_16\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_15\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_14\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_13\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_12\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_11\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_10\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_9\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_8\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_7\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_6\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_5\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_4\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_3\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_2\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3778
	Net_3775
	\Buzzer_PWM:Net_113\
	\Buzzer_PWM:Net_107\
	\Buzzer_PWM:Net_114\
	\Timer_IR:Net_260\
	Net_4001
	\Timer_IR:Net_53\
	\Timer_IR:TimerUDB:ctrl_ten\
	\Timer_IR:TimerUDB:ctrl_tmode_1\
	\Timer_IR:TimerUDB:ctrl_tmode_0\
	Net_4000
	\Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:albi_1\
	\Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:agbi_1\
	\Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:lt_0\
	\Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:gt_0\
	\Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:lt_1\
	\Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:gt_1\
	\Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:lti_0\
	\Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:gti_0\
	\Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:albi_0\
	\Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:agbi_0\
	\Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xneq\
	\Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xlt\
	\Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xlte\
	\Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xgt\
	\Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xgte\
	\Timer_IR:TimerUDB:sIntCapCount:MODULE_10:lt\
	\Timer_IR:TimerUDB:sIntCapCount:MODULE_10:gt\
	\Timer_IR:TimerUDB:sIntCapCount:MODULE_10:gte\
	\Timer_IR:TimerUDB:sIntCapCount:MODULE_10:lte\
	\Timer_IR:TimerUDB:sIntCapCount:MODULE_10:neq\
	\Timer_IR:TimerUDB:sIntCapCount:MODULE_11:g2:a0:b_1\
	\Timer_IR:TimerUDB:sIntCapCount:MODULE_11:g2:a0:b_0\
	\Timer_IR:TimerUDB:zeros_3\
	\Timer_IR:Net_102\
	\Timer_IR:Net_266\
	\Timer_R2:Net_260\
	Net_4004
	\Timer_R2:Net_53\
	\Timer_R2:TimerUDB:ctrl_ten\
	\Timer_R2:TimerUDB:ctrl_tmode_1\
	\Timer_R2:TimerUDB:ctrl_tmode_0\
	\Timer_R2:TimerUDB:ctrl_ic_1\
	\Timer_R2:TimerUDB:ctrl_ic_0\
	Net_4017
	\Timer_R2:TimerUDB:zeros_3\
	\Timer_R2:TimerUDB:zeros_2\
	\Timer_R2:Net_102\
	\Timer_R2:Net_266\
	\Timer_L2:Net_260\
	Net_4008
	\Timer_L2:Net_53\
	\Timer_L2:TimerUDB:ctrl_ten\
	\Timer_L2:TimerUDB:ctrl_tmode_1\
	\Timer_L2:TimerUDB:ctrl_tmode_0\
	\Timer_L2:TimerUDB:ctrl_ic_1\
	\Timer_L2:TimerUDB:ctrl_ic_0\
	Net_4007
	\Timer_L2:TimerUDB:zeros_3\
	\Timer_L2:TimerUDB:zeros_2\
	\Timer_L2:Net_102\
	\Timer_L2:Net_266\
	Net_3962
	Net_3963
	Net_3964
	Net_3966
	Net_3967
	Net_3968
	Net_3969

    Synthesized names
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_2\
	\Buzzer_PWM:PWMUDB:add_vi_vv_MODGEN_9_31\
	\Buzzer_PWM:PWMUDB:add_vi_vv_MODGEN_9_30\
	\Buzzer_PWM:PWMUDB:add_vi_vv_MODGEN_9_29\
	\Buzzer_PWM:PWMUDB:add_vi_vv_MODGEN_9_28\
	\Buzzer_PWM:PWMUDB:add_vi_vv_MODGEN_9_27\
	\Buzzer_PWM:PWMUDB:add_vi_vv_MODGEN_9_26\
	\Buzzer_PWM:PWMUDB:add_vi_vv_MODGEN_9_25\
	\Buzzer_PWM:PWMUDB:add_vi_vv_MODGEN_9_24\
	\Buzzer_PWM:PWMUDB:add_vi_vv_MODGEN_9_23\
	\Buzzer_PWM:PWMUDB:add_vi_vv_MODGEN_9_22\
	\Buzzer_PWM:PWMUDB:add_vi_vv_MODGEN_9_21\
	\Buzzer_PWM:PWMUDB:add_vi_vv_MODGEN_9_20\
	\Buzzer_PWM:PWMUDB:add_vi_vv_MODGEN_9_19\
	\Buzzer_PWM:PWMUDB:add_vi_vv_MODGEN_9_18\
	\Buzzer_PWM:PWMUDB:add_vi_vv_MODGEN_9_17\
	\Buzzer_PWM:PWMUDB:add_vi_vv_MODGEN_9_16\
	\Buzzer_PWM:PWMUDB:add_vi_vv_MODGEN_9_15\
	\Buzzer_PWM:PWMUDB:add_vi_vv_MODGEN_9_14\
	\Buzzer_PWM:PWMUDB:add_vi_vv_MODGEN_9_13\
	\Buzzer_PWM:PWMUDB:add_vi_vv_MODGEN_9_12\
	\Buzzer_PWM:PWMUDB:add_vi_vv_MODGEN_9_11\
	\Buzzer_PWM:PWMUDB:add_vi_vv_MODGEN_9_10\
	\Buzzer_PWM:PWMUDB:add_vi_vv_MODGEN_9_9\
	\Buzzer_PWM:PWMUDB:add_vi_vv_MODGEN_9_8\
	\Buzzer_PWM:PWMUDB:add_vi_vv_MODGEN_9_7\
	\Buzzer_PWM:PWMUDB:add_vi_vv_MODGEN_9_6\
	\Buzzer_PWM:PWMUDB:add_vi_vv_MODGEN_9_5\
	\Buzzer_PWM:PWMUDB:add_vi_vv_MODGEN_9_4\
	\Buzzer_PWM:PWMUDB:add_vi_vv_MODGEN_9_3\
	\Buzzer_PWM:PWMUDB:add_vi_vv_MODGEN_9_2\

Deleted 407 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM:PWMUDB:hwCapture\ to zero
Aliasing \PWM:PWMUDB:trig_out\ to one
Aliasing \PWM:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill\ to one
Aliasing \PWM:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM:PWMUDB:reset\ to zero
Aliasing \PWM:PWMUDB:status_6\ to zero
Aliasing \PWM:PWMUDB:status_4\ to zero
Aliasing \PWM:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM:PWMUDB:pwm_temp\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__MotorPwmLeft_net_0 to one
Aliasing tmpOE__MotorPwmRight_net_0 to one
Aliasing tmpOE__SDA_1_net_0 to one
Aliasing tmpOE__SCL_1_net_0 to one
Aliasing \I2C:Net_969\ to one
Aliasing \I2C:Net_968\ to one
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN4_1\ to \UART_1:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN4_0\ to \UART_1:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_2\ to one
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing tmpOE__MotorDirLeft_net_0 to one
Aliasing tmpOE__MotorDirRight_net_0 to one
Aliasing tmpOE__L3_net_0 to one
Aliasing \Timer_L3:Net_260\ to zero
Aliasing \Timer_L3:Net_102\ to one
Aliasing \Timer_R3:Net_260\ to zero
Aliasing \Timer_R3:Net_102\ to one
Aliasing tmpOE__IR_led_net_0 to one
Aliasing \Timer_R1:Net_260\ to zero
Aliasing \Timer_R1:Net_102\ to one
Aliasing tmpOE__R1_net_0 to one
Aliasing tmpOE__R3_net_0 to one
Aliasing \Timer_L1:Net_260\ to zero
Aliasing \Timer_L1:Net_102\ to one
Aliasing tmpOE__L1_net_0 to one
Aliasing tmpOE__Battery_pin_net_0 to one
Aliasing \ADC_Battery:vp_ctl_0\ to zero
Aliasing \ADC_Battery:vp_ctl_2\ to zero
Aliasing \ADC_Battery:vn_ctl_1\ to zero
Aliasing \ADC_Battery:vn_ctl_3\ to zero
Aliasing \ADC_Battery:vp_ctl_1\ to zero
Aliasing \ADC_Battery:vp_ctl_3\ to zero
Aliasing \ADC_Battery:vn_ctl_0\ to zero
Aliasing \ADC_Battery:vn_ctl_2\ to zero
Aliasing \ADC_Battery:soc\ to zero
Aliasing \ADC_Battery:tmpOE__Bypass_net_0\ to one
Aliasing \ADC_Battery:Net_383\ to zero
Aliasing tmpOE__BatteryLed_net_0 to one
Aliasing tmpOE__IR_receiver_net_0 to one
Aliasing tmpOE__Trig_net_0 to one
Aliasing Net_3425 to zero
Aliasing \Timer:TimerUDB:ctrl_cmode_1\ to one
Aliasing \Timer:TimerUDB:ctrl_cmode_0\ to one
Aliasing \Timer:TimerUDB:trigger_enable\ to one
Aliasing \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:aeqb_0\ to one
Aliasing MODIN8_1 to MODIN6_1
Aliasing MODIN8_0 to MODIN6_0
Aliasing \Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Timer:TimerUDB:status_6\ to zero
Aliasing \Timer:TimerUDB:status_5\ to zero
Aliasing \Timer:TimerUDB:status_4\ to zero
Aliasing \Timer:TimerUDB:status_0\ to \Timer:TimerUDB:tc_i\
Aliasing tmpOE__Echo_net_0 to one
Aliasing tmpOE__Buzzer_net_0 to one
Aliasing \Buzzer_PWM:PWMUDB:hwCapture\ to zero
Aliasing \Buzzer_PWM:PWMUDB:trig_out\ to one
Aliasing Net_3622 to zero
Aliasing \Buzzer_PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Buzzer_PWM:PWMUDB:ltch_kill_reg\\R\ to \Buzzer_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Buzzer_PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Buzzer_PWM:PWMUDB:min_kill_reg\\R\ to \Buzzer_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Buzzer_PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Buzzer_PWM:PWMUDB:final_kill\ to one
Aliasing \Buzzer_PWM:PWMUDB:dith_count_1\\R\ to \Buzzer_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Buzzer_PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Buzzer_PWM:PWMUDB:dith_count_0\\R\ to \Buzzer_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Buzzer_PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Buzzer_PWM:PWMUDB:cs_addr_0\ to \Buzzer_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Buzzer_PWM:PWMUDB:pwm1_i\ to zero
Aliasing \Buzzer_PWM:PWMUDB:pwm2_i\ to zero
Aliasing \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_23\ to zero
Aliasing \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_22\ to zero
Aliasing \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_21\ to zero
Aliasing \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_20\ to zero
Aliasing \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_19\ to zero
Aliasing \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_18\ to zero
Aliasing \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_17\ to zero
Aliasing \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_16\ to zero
Aliasing \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_15\ to zero
Aliasing \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_14\ to zero
Aliasing \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_13\ to zero
Aliasing \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_12\ to zero
Aliasing \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_11\ to zero
Aliasing \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_10\ to zero
Aliasing \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_9\ to zero
Aliasing \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_8\ to zero
Aliasing \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_7\ to zero
Aliasing \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_6\ to zero
Aliasing \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_5\ to zero
Aliasing \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_4\ to zero
Aliasing \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_3\ to zero
Aliasing \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_2\ to zero
Aliasing \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing Net_3788 to zero
Aliasing \Timer_IR:TimerUDB:ctrl_cmode_1\ to one
Aliasing \Timer_IR:TimerUDB:ctrl_cmode_0\ to one
Aliasing \Timer_IR:TimerUDB:trigger_enable\ to one
Aliasing \Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:aeqb_0\ to one
Aliasing MODIN12_1 to MODIN10_1
Aliasing MODIN12_0 to MODIN10_0
Aliasing \Timer_IR:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Timer_IR:TimerUDB:status_6\ to zero
Aliasing \Timer_IR:TimerUDB:status_5\ to zero
Aliasing \Timer_IR:TimerUDB:status_4\ to zero
Aliasing \Timer_IR:TimerUDB:status_0\ to \Timer_IR:TimerUDB:tc_i\
Aliasing tmpOE__SW1_net_0 to one
Aliasing \Timer_R2:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_R2:TimerUDB:ctrl_cmode_0\ to one
Aliasing \Timer_R2:TimerUDB:trigger_enable\ to one
Aliasing \Timer_R2:TimerUDB:status_6\ to zero
Aliasing \Timer_R2:TimerUDB:status_5\ to zero
Aliasing \Timer_R2:TimerUDB:status_4\ to zero
Aliasing \Timer_R2:TimerUDB:status_0\ to \Timer_R2:TimerUDB:tc_i\
Aliasing \Timer_L2:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_L2:TimerUDB:ctrl_cmode_0\ to one
Aliasing \Timer_L2:TimerUDB:trigger_enable\ to one
Aliasing \Timer_L2:TimerUDB:status_6\ to zero
Aliasing \Timer_L2:TimerUDB:status_5\ to zero
Aliasing \Timer_L2:TimerUDB:status_4\ to zero
Aliasing \Timer_L2:TimerUDB:status_0\ to \Timer_L2:TimerUDB:tc_i\
Aliasing \Timer_L2:TimerUDB:cs_addr_2\ to \Timer_R2:TimerUDB:cs_addr_2\
Aliasing tmpOE__L2_net_0 to one
Aliasing tmpOE__R2_net_0 to one
Aliasing tmpOE__ShieldLed_net_0 to one
Aliasing \Control_Reg_1:clk\ to zero
Aliasing \Control_Reg_1:rst\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM:PWMUDB:tc_i_reg\\D\ to \PWM:PWMUDB:status_2\
Aliasing \UART_1:BUART:reset_reg\\D\ to zero
Aliasing Net_1940D to zero
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Aliasing \Timer:TimerUDB:hwEnable_reg\\D\ to \Timer:TimerUDB:run_mode\
Aliasing \Buzzer_PWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Buzzer_PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \Buzzer_PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \Buzzer_PWM:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Timer_IR:TimerUDB:hwEnable_reg\\D\ to \Timer_IR:TimerUDB:run_mode\
Aliasing \Timer_R2:TimerUDB:hwEnable_reg\\D\ to \Timer_R2:TimerUDB:run_mode\
Aliasing \Timer_R2:TimerUDB:capture_out_reg_i\\D\ to \Timer_R2:TimerUDB:capt_fifo_load_int\
Aliasing \Timer_L2:TimerUDB:capture_out_reg_i\\D\ to \Timer_L2:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire \PWM:PWMUDB:ctrl_enable\[16] = \PWM:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM:PWMUDB:hwCapture\[26] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:hwEnable\[27] = \PWM:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM:PWMUDB:trig_out\[31] = one[4]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\R\[33] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\S\[34] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:final_enable\[35] = \PWM:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\R\[39] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\S\[40] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\R\[41] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\S\[42] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:final_kill\[45] = one[4]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_1_1\[49] = \PWM:PWMUDB:MODULE_1:g2:a0:s_1\[290]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_1_0\[51] = \PWM:PWMUDB:MODULE_1:g2:a0:s_0\[291]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\R\[52] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\S\[53] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\R\[54] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\S\[55] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:reset\[58] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:status_6\[59] = zero[7]
Removing Rhs of wire \PWM:PWMUDB:status_5\[60] = \PWM:PWMUDB:final_kill_reg\[75]
Removing Lhs of wire \PWM:PWMUDB:status_4\[61] = zero[7]
Removing Rhs of wire \PWM:PWMUDB:status_3\[62] = \PWM:PWMUDB:fifo_full\[82]
Removing Rhs of wire \PWM:PWMUDB:status_1\[64] = \PWM:PWMUDB:cmp2_status_reg\[74]
Removing Rhs of wire \PWM:PWMUDB:status_0\[65] = \PWM:PWMUDB:cmp1_status_reg\[73]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\R\[76] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\S\[77] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\R\[78] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\S\[79] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\R\[80] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\S\[81] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_2\[83] = \PWM:PWMUDB:tc_i\[37]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_1\[84] = \PWM:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_0\[85] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:compare1\[118] = \PWM:PWMUDB:cmp1_less\[89]
Removing Lhs of wire \PWM:PWMUDB:compare2\[119] = \PWM:PWMUDB:cmp2_less\[92]
Removing Rhs of wire Net_142[129] = \PWM:PWMUDB:pwm1_i_reg\[122]
Removing Rhs of wire Net_167[130] = \PWM:PWMUDB:pwm2_i_reg\[124]
Removing Lhs of wire \PWM:PWMUDB:pwm_temp\[131] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_23\[172] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_22\[173] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_21\[174] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_20\[175] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_19\[176] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_18\[177] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_17\[178] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_16\[179] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_15\[180] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_14\[181] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_13\[182] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_12\[183] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_11\[184] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_10\[185] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_9\[186] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_8\[187] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_7\[188] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_6\[189] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_5\[190] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_4\[191] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_3\[192] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_2\[193] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_1\[194] = \PWM:PWMUDB:MODIN1_1\[195]
Removing Lhs of wire \PWM:PWMUDB:MODIN1_1\[195] = \PWM:PWMUDB:dith_count_1\[48]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_0\[196] = \PWM:PWMUDB:MODIN1_0\[197]
Removing Lhs of wire \PWM:PWMUDB:MODIN1_0\[197] = \PWM:PWMUDB:dith_count_0\[50]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[329] = one[4]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[330] = one[4]
Removing Lhs of wire tmpOE__MotorPwmLeft_net_0[339] = one[4]
Removing Lhs of wire tmpOE__MotorPwmRight_net_0[345] = one[4]
Removing Lhs of wire tmpOE__SDA_1_net_0[351] = one[4]
Removing Lhs of wire tmpOE__SCL_1_net_0[357] = one[4]
Removing Rhs of wire \I2C:sda_x_wire\[362] = \I2C:Net_643_1\[363]
Removing Rhs of wire \I2C:Net_697\[365] = \I2C:Net_643_2\[371]
Removing Rhs of wire \I2C:Net_1109_0\[368] = \I2C:scl_yfb\[382]
Removing Rhs of wire \I2C:Net_1109_1\[369] = \I2C:sda_yfb\[383]
Removing Lhs of wire \I2C:scl_x_wire\[372] = \I2C:Net_643_0\[370]
Removing Lhs of wire \I2C:Net_969\[373] = one[4]
Removing Lhs of wire \I2C:Net_968\[374] = one[4]
Removing Lhs of wire \I2C:tmpOE__Bufoe_scl_net_0\[385] = one[4]
Removing Lhs of wire \I2C:tmpOE__Bufoe_sda_net_0\[387] = one[4]
Removing Lhs of wire \UART_1:Net_61\[395] = \UART_1:Net_9\[394]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[399] = zero[7]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[400] = zero[7]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[401] = zero[7]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[402] = zero[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[403] = zero[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[404] = zero[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[405] = zero[7]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[406] = zero[7]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[418] = \UART_1:BUART:tx_bitclk_dp\[454]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[464] = \UART_1:BUART:tx_counter_dp\[455]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[465] = zero[7]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[466] = zero[7]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[467] = zero[7]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[469] = \UART_1:BUART:tx_fifo_empty\[432]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[471] = \UART_1:BUART:tx_fifo_notfull\[431]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[531] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[539] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[550]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[541] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[551]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[542] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[567]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[543] = \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[581]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[544] = \UART_1:BUART:sRX:s23Poll:MODIN2_1\[545]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[545] = \UART_1:BUART:pollcount_1\[537]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[546] = \UART_1:BUART:sRX:s23Poll:MODIN2_0\[547]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[547] = \UART_1:BUART:pollcount_0\[540]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[553] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[554] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[555] = \UART_1:BUART:pollcount_1\[537]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[556] = \UART_1:BUART:pollcount_1\[537]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[557] = \UART_1:BUART:pollcount_0\[540]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[558] = \UART_1:BUART:pollcount_0\[540]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[559] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[560] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[561] = \UART_1:BUART:pollcount_1\[537]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[562] = \UART_1:BUART:pollcount_0\[540]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[563] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[564] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[569] = \UART_1:BUART:pollcount_1\[537]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN4_1\[570] = \UART_1:BUART:pollcount_1\[537]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[571] = \UART_1:BUART:pollcount_0\[540]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN4_0\[572] = \UART_1:BUART:pollcount_0\[540]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[573] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[574] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[575] = \UART_1:BUART:pollcount_1\[537]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[576] = \UART_1:BUART:pollcount_0\[540]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[577] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[578] = zero[7]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[585] = zero[7]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[586] = \UART_1:BUART:rx_parity_error_status\[587]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[588] = \UART_1:BUART:rx_stop_bit_error\[589]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[599] = \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_0\[648]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_6\[603] = \UART_1:BUART:sRX:MODULE_6:g1:a0:xneq\[670]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_6\[604] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_5\[605] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_4\[606] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_3\[607] = \UART_1:BUART:sRX:MODIN5_6\[608]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN5_6\[608] = \UART_1:BUART:rx_count_6\[526]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_2\[609] = \UART_1:BUART:sRX:MODIN5_5\[610]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN5_5\[610] = \UART_1:BUART:rx_count_5\[527]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_1\[611] = \UART_1:BUART:sRX:MODIN5_4\[612]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN5_4\[612] = \UART_1:BUART:rx_count_4\[528]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_0\[613] = \UART_1:BUART:sRX:MODIN5_3\[614]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN5_3\[614] = \UART_1:BUART:rx_count_3\[529]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_6\[615] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_5\[616] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_4\[617] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_3\[618] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_2\[619] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_1\[620] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_0\[621] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_6\[622] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_5\[623] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_4\[624] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_3\[625] = \UART_1:BUART:rx_count_6\[526]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_2\[626] = \UART_1:BUART:rx_count_5\[527]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_1\[627] = \UART_1:BUART:rx_count_4\[528]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_0\[628] = \UART_1:BUART:rx_count_3\[529]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_6\[629] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_5\[630] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_4\[631] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_3\[632] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_2\[633] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_1\[634] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_0\[635] = zero[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:newa_0\[650] = \UART_1:BUART:rx_postpoll\[485]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:newb_0\[651] = \UART_1:BUART:rx_parity_bit\[602]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:dataa_0\[652] = \UART_1:BUART:rx_postpoll\[485]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:datab_0\[653] = \UART_1:BUART:rx_parity_bit\[602]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[654] = \UART_1:BUART:rx_postpoll\[485]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[655] = \UART_1:BUART:rx_parity_bit\[602]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[657] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[658] = \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[656]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[659] = \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[656]
Removing Lhs of wire tmpOE__Rx_1_net_0[681] = one[4]
Removing Lhs of wire tmpOE__Tx_1_net_0[686] = one[4]
Removing Lhs of wire tmpOE__MotorDirLeft_net_0[692] = one[4]
Removing Lhs of wire tmpOE__MotorDirRight_net_0[698] = one[4]
Removing Lhs of wire tmpOE__L3_net_0[704] = one[4]
Removing Lhs of wire \Timer_L3:Net_260\[712] = zero[7]
Removing Lhs of wire \Timer_L3:Net_266\[713] = one[4]
Removing Rhs of wire Net_3817[715] = \Control_Reg_1:control_out_0\[2004]
Removing Rhs of wire Net_3817[715] = \Control_Reg_1:control_0\[2027]
Removing Rhs of wire Net_3177[719] = \Timer_L3:Net_57\[718]
Removing Lhs of wire \Timer_L3:Net_102\[721] = one[4]
Removing Lhs of wire \Timer_R3:Net_260\[726] = zero[7]
Removing Lhs of wire \Timer_R3:Net_266\[727] = one[4]
Removing Rhs of wire Net_3270[732] = \Timer_R3:Net_57\[731]
Removing Lhs of wire \Timer_R3:Net_102\[734] = one[4]
Removing Lhs of wire tmpOE__IR_led_net_0[737] = one[4]
Removing Lhs of wire \Timer_R1:Net_260\[744] = zero[7]
Removing Lhs of wire \Timer_R1:Net_266\[745] = one[4]
Removing Rhs of wire Net_2909[750] = \Timer_R1:Net_57\[749]
Removing Lhs of wire \Timer_R1:Net_102\[752] = one[4]
Removing Lhs of wire tmpOE__R1_net_0[755] = one[4]
Removing Lhs of wire tmpOE__R3_net_0[763] = one[4]
Removing Lhs of wire \Timer_L1:Net_260\[769] = zero[7]
Removing Lhs of wire \Timer_L1:Net_266\[770] = one[4]
Removing Rhs of wire Net_3205[775] = \Timer_L1:Net_57\[774]
Removing Lhs of wire \Timer_L1:Net_102\[777] = one[4]
Removing Lhs of wire tmpOE__L1_net_0[779] = one[4]
Removing Rhs of wire Net_3848[784] = \Timer_R2:Net_55\[1703]
Removing Rhs of wire Net_3849[785] = \Timer_L2:Net_55\[1841]
Removing Lhs of wire tmpOE__Battery_pin_net_0[787] = one[4]
Removing Lhs of wire \ADC_Battery:vp_ctl_0\[798] = zero[7]
Removing Lhs of wire \ADC_Battery:vp_ctl_2\[799] = zero[7]
Removing Lhs of wire \ADC_Battery:vn_ctl_1\[800] = zero[7]
Removing Lhs of wire \ADC_Battery:vn_ctl_3\[801] = zero[7]
Removing Lhs of wire \ADC_Battery:vp_ctl_1\[802] = zero[7]
Removing Lhs of wire \ADC_Battery:vp_ctl_3\[803] = zero[7]
Removing Lhs of wire \ADC_Battery:vn_ctl_0\[804] = zero[7]
Removing Lhs of wire \ADC_Battery:vn_ctl_2\[805] = zero[7]
Removing Rhs of wire \ADC_Battery:Net_188\[809] = \ADC_Battery:Net_221\[810]
Removing Lhs of wire \ADC_Battery:soc\[815] = zero[7]
Removing Lhs of wire \ADC_Battery:tmpOE__Bypass_net_0\[833] = one[4]
Removing Lhs of wire \ADC_Battery:Net_383\[848] = zero[7]
Removing Lhs of wire tmpOE__BatteryLed_net_0[850] = one[4]
Removing Lhs of wire tmpOE__IR_receiver_net_0[856] = one[4]
Removing Lhs of wire tmpOE__Trig_net_0[862] = one[4]
Removing Lhs of wire Net_3425[869] = zero[7]
Removing Rhs of wire Net_3433[871] = \Timer:Net_55\[872]
Removing Lhs of wire \Timer:TimerUDB:ctrl_enable\[888] = \Timer:TimerUDB:control_7\[880]
Removing Lhs of wire \Timer:TimerUDB:ctrl_cmode_1\[890] = one[4]
Removing Lhs of wire \Timer:TimerUDB:ctrl_cmode_0\[891] = one[4]
Removing Lhs of wire \Timer:TimerUDB:ctrl_ic_1\[894] = \Timer:TimerUDB:control_1\[886]
Removing Lhs of wire \Timer:TimerUDB:ctrl_ic_0\[895] = \Timer:TimerUDB:control_0\[887]
Removing Rhs of wire \Timer:TimerUDB:timer_enable\[900] = \Timer:TimerUDB:runmode_enable\[973]
Removing Rhs of wire \Timer:TimerUDB:run_mode\[901] = \Timer:TimerUDB:hwEnable\[902]
Removing Lhs of wire \Timer:TimerUDB:run_mode\[901] = \Timer:TimerUDB:control_7\[880]
Removing Lhs of wire \Timer:TimerUDB:trigger_enable\[904] = one[4]
Removing Lhs of wire \Timer:TimerUDB:tc_i\[906] = \Timer:TimerUDB:status_tc\[903]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[912] = \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\[951]
Removing Rhs of wire add_vv_vv_MODGEN_8_1[913] = \Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:s_1\[968]
Removing Rhs of wire add_vv_vv_MODGEN_8_0[915] = \Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:s_0\[969]
Removing Lhs of wire \Timer:TimerUDB:capt_fifo_load_int\[917] = \Timer:TimerUDB:capt_int_temp\[916]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newa_1\[918] = MODIN6_1[919]
Removing Rhs of wire MODIN6_1[919] = \Timer:TimerUDB:int_capt_count_1\[911]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newa_0\[920] = MODIN6_0[921]
Removing Rhs of wire MODIN6_0[921] = \Timer:TimerUDB:int_capt_count_0\[914]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newb_1\[922] = MODIN7_1[923]
Removing Rhs of wire MODIN7_1[923] = \Timer:TimerUDB:control_1\[886]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newb_0\[924] = MODIN7_0[925]
Removing Rhs of wire MODIN7_0[925] = \Timer:TimerUDB:control_0\[887]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:dataa_1\[926] = MODIN6_1[919]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:dataa_0\[927] = MODIN6_0[921]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:datab_1\[928] = MODIN7_1[923]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:datab_0\[929] = MODIN7_0[925]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:a_1\[930] = MODIN6_1[919]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:a_0\[931] = MODIN6_0[921]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:b_1\[932] = MODIN7_1[923]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:b_0\[933] = MODIN7_0[925]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:aeqb_0\[936] = one[4]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_0\[937] = \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_0\[935]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eqi_0\[939] = \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_1\[938]
Removing Rhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\[951] = \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:aeqb_1\[940]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:a_1\[962] = MODIN6_1[919]
Removing Lhs of wire MODIN8_1[963] = MODIN6_1[919]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:a_0\[964] = MODIN6_0[921]
Removing Lhs of wire MODIN8_0[965] = MODIN6_0[921]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[971] = one[4]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[972] = one[4]
Removing Lhs of wire \Timer:TimerUDB:status_6\[975] = zero[7]
Removing Lhs of wire \Timer:TimerUDB:status_5\[976] = zero[7]
Removing Lhs of wire \Timer:TimerUDB:status_4\[977] = zero[7]
Removing Lhs of wire \Timer:TimerUDB:status_0\[978] = \Timer:TimerUDB:status_tc\[903]
Removing Lhs of wire \Timer:TimerUDB:status_1\[979] = \Timer:TimerUDB:capt_int_temp\[916]
Removing Rhs of wire \Timer:TimerUDB:status_2\[980] = \Timer:TimerUDB:fifo_full\[981]
Removing Rhs of wire \Timer:TimerUDB:status_3\[982] = \Timer:TimerUDB:fifo_nempty\[983]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_2\[985] = zero[7]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_1\[986] = \Timer:TimerUDB:trig_reg\[974]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_0\[987] = \Timer:TimerUDB:per_zero\[905]
Removing Lhs of wire tmpOE__Echo_net_0[1071] = one[4]
Removing Lhs of wire tmpOE__Buzzer_net_0[1077] = one[4]
Removing Rhs of wire Net_3494[1078] = \Buzzer_PWM:Net_96\[1233]
Removing Rhs of wire Net_3494[1078] = \Buzzer_PWM:PWMUDB:pwm_i_reg\[1225]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:ctrl_enable\[1097] = \Buzzer_PWM:PWMUDB:control_7\[1089]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:hwCapture\[1107] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:hwEnable\[1108] = \Buzzer_PWM:PWMUDB:control_7\[1089]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:trig_out\[1112] = one[4]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:runmode_enable\\R\[1114] = zero[7]
Removing Lhs of wire Net_3622[1115] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:runmode_enable\\S\[1116] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:final_enable\[1117] = \Buzzer_PWM:PWMUDB:runmode_enable\[1113]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:ltch_kill_reg\\R\[1121] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:ltch_kill_reg\\S\[1122] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:min_kill_reg\\R\[1123] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:min_kill_reg\\S\[1124] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:final_kill\[1127] = one[4]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:add_vi_vv_MODGEN_9_1\[1131] = \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_1\[1397]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:add_vi_vv_MODGEN_9_0\[1133] = \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_0\[1398]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:dith_count_1\\R\[1134] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:dith_count_1\\S\[1135] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:dith_count_0\\R\[1136] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:dith_count_0\\S\[1137] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:cs_addr_2\[1139] = \Buzzer_PWM:PWMUDB:tc_i\[1119]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:cs_addr_1\[1140] = \Buzzer_PWM:PWMUDB:runmode_enable\[1113]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:cs_addr_0\[1141] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:compare1\[1223] = \Buzzer_PWM:PWMUDB:cmp1_less\[1193]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:pwm1_i\[1228] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:pwm2_i\[1230] = zero[7]
Removing Rhs of wire \Buzzer_PWM:PWMUDB:pwm_temp\[1236] = \Buzzer_PWM:PWMUDB:cmp1\[1237]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_23\[1279] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_22\[1280] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_21\[1281] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_20\[1282] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_19\[1283] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_18\[1284] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_17\[1285] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_16\[1286] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_15\[1287] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_14\[1288] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_13\[1289] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_12\[1290] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_11\[1291] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_10\[1292] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_9\[1293] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_8\[1294] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_7\[1295] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_6\[1296] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_5\[1297] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_4\[1298] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_3\[1299] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_2\[1300] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_1\[1301] = \Buzzer_PWM:PWMUDB:MODIN9_1\[1302]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:MODIN9_1\[1302] = \Buzzer_PWM:PWMUDB:dith_count_1\[1130]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:a_0\[1303] = \Buzzer_PWM:PWMUDB:MODIN9_0\[1304]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:MODIN9_0\[1304] = \Buzzer_PWM:PWMUDB:dith_count_0\[1132]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1436] = one[4]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1437] = one[4]
Removing Rhs of wire Net_3997[1446] = \Timer_IR:Net_55\[1449]
Removing Lhs of wire Net_3788[1447] = zero[7]
Removing Lhs of wire \Timer_IR:TimerUDB:ctrl_enable\[1466] = \Timer_IR:TimerUDB:control_7\[1458]
Removing Lhs of wire \Timer_IR:TimerUDB:ctrl_cmode_1\[1468] = one[4]
Removing Lhs of wire \Timer_IR:TimerUDB:ctrl_cmode_0\[1469] = one[4]
Removing Lhs of wire \Timer_IR:TimerUDB:ctrl_ic_1\[1472] = \Timer_IR:TimerUDB:control_1\[1464]
Removing Lhs of wire \Timer_IR:TimerUDB:ctrl_ic_0\[1473] = \Timer_IR:TimerUDB:control_0\[1465]
Removing Rhs of wire \Timer_IR:TimerUDB:timer_enable\[1477] = \Timer_IR:TimerUDB:runmode_enable\[1550]
Removing Rhs of wire \Timer_IR:TimerUDB:run_mode\[1478] = \Timer_IR:TimerUDB:hwEnable\[1479]
Removing Lhs of wire \Timer_IR:TimerUDB:run_mode\[1478] = \Timer_IR:TimerUDB:control_7\[1458]
Removing Lhs of wire \Timer_IR:TimerUDB:trigger_enable\[1481] = one[4]
Removing Lhs of wire \Timer_IR:TimerUDB:tc_i\[1483] = \Timer_IR:TimerUDB:status_tc\[1480]
Removing Lhs of wire cmp_vv_vv_MODGEN_10[1489] = \Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xeq\[1528]
Removing Rhs of wire add_vv_vv_MODGEN_11_1[1490] = \Timer_IR:TimerUDB:sIntCapCount:MODULE_11:g2:a0:s_1\[1545]
Removing Rhs of wire add_vv_vv_MODGEN_11_0[1492] = \Timer_IR:TimerUDB:sIntCapCount:MODULE_11:g2:a0:s_0\[1546]
Removing Lhs of wire \Timer_IR:TimerUDB:capt_fifo_load_int\[1494] = \Timer_IR:TimerUDB:capt_int_temp\[1493]
Removing Lhs of wire \Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newa_1\[1495] = MODIN10_1[1496]
Removing Rhs of wire MODIN10_1[1496] = \Timer_IR:TimerUDB:int_capt_count_1\[1488]
Removing Lhs of wire \Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newa_0\[1497] = MODIN10_0[1498]
Removing Rhs of wire MODIN10_0[1498] = \Timer_IR:TimerUDB:int_capt_count_0\[1491]
Removing Lhs of wire \Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newb_1\[1499] = MODIN11_1[1500]
Removing Rhs of wire MODIN11_1[1500] = \Timer_IR:TimerUDB:control_1\[1464]
Removing Lhs of wire \Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newb_0\[1501] = MODIN11_0[1502]
Removing Rhs of wire MODIN11_0[1502] = \Timer_IR:TimerUDB:control_0\[1465]
Removing Lhs of wire \Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:dataa_1\[1503] = MODIN10_1[1496]
Removing Lhs of wire \Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:dataa_0\[1504] = MODIN10_0[1498]
Removing Lhs of wire \Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:datab_1\[1505] = MODIN11_1[1500]
Removing Lhs of wire \Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:datab_0\[1506] = MODIN11_0[1502]
Removing Lhs of wire \Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:a_1\[1507] = MODIN10_1[1496]
Removing Lhs of wire \Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:a_0\[1508] = MODIN10_0[1498]
Removing Lhs of wire \Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:b_1\[1509] = MODIN11_1[1500]
Removing Lhs of wire \Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:b_0\[1510] = MODIN11_0[1502]
Removing Lhs of wire \Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:aeqb_0\[1513] = one[4]
Removing Lhs of wire \Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eq_0\[1514] = \Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_0\[1512]
Removing Lhs of wire \Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eqi_0\[1516] = \Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eq_1\[1515]
Removing Rhs of wire \Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xeq\[1528] = \Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:aeqb_1\[1517]
Removing Lhs of wire \Timer_IR:TimerUDB:sIntCapCount:MODULE_11:g2:a0:a_1\[1539] = MODIN10_1[1496]
Removing Lhs of wire MODIN12_1[1540] = MODIN10_1[1496]
Removing Lhs of wire \Timer_IR:TimerUDB:sIntCapCount:MODULE_11:g2:a0:a_0\[1541] = MODIN10_0[1498]
Removing Lhs of wire MODIN12_0[1542] = MODIN10_0[1498]
Removing Lhs of wire \Timer_IR:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[1548] = one[4]
Removing Lhs of wire \Timer_IR:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[1549] = one[4]
Removing Lhs of wire \Timer_IR:TimerUDB:status_6\[1552] = zero[7]
Removing Lhs of wire \Timer_IR:TimerUDB:status_5\[1553] = zero[7]
Removing Lhs of wire \Timer_IR:TimerUDB:status_4\[1554] = zero[7]
Removing Lhs of wire \Timer_IR:TimerUDB:status_0\[1555] = \Timer_IR:TimerUDB:status_tc\[1480]
Removing Lhs of wire \Timer_IR:TimerUDB:status_1\[1556] = \Timer_IR:TimerUDB:capt_int_temp\[1493]
Removing Rhs of wire \Timer_IR:TimerUDB:status_2\[1557] = \Timer_IR:TimerUDB:fifo_full\[1558]
Removing Rhs of wire \Timer_IR:TimerUDB:status_3\[1559] = \Timer_IR:TimerUDB:fifo_nempty\[1560]
Removing Lhs of wire \Timer_IR:TimerUDB:cs_addr_2\[1562] = zero[7]
Removing Lhs of wire \Timer_IR:TimerUDB:cs_addr_1\[1563] = \Timer_IR:TimerUDB:trig_reg\[1551]
Removing Lhs of wire \Timer_IR:TimerUDB:cs_addr_0\[1564] = \Timer_IR:TimerUDB:per_zero\[1482]
Removing Lhs of wire tmpOE__SW1_net_0[1695] = one[4]
Removing Lhs of wire \Timer_R2:TimerUDB:ctrl_enable\[1719] = \Timer_R2:TimerUDB:control_7\[1711]
Removing Lhs of wire \Timer_R2:TimerUDB:ctrl_cmode_1\[1721] = zero[7]
Removing Lhs of wire \Timer_R2:TimerUDB:ctrl_cmode_0\[1722] = one[4]
Removing Rhs of wire \Timer_R2:TimerUDB:timer_enable\[1731] = \Timer_R2:TimerUDB:runmode_enable\[1743]
Removing Rhs of wire \Timer_R2:TimerUDB:run_mode\[1732] = \Timer_R2:TimerUDB:hwEnable\[1733]
Removing Lhs of wire \Timer_R2:TimerUDB:run_mode\[1732] = \Timer_R2:TimerUDB:control_7\[1711]
Removing Lhs of wire \Timer_R2:TimerUDB:trigger_enable\[1735] = one[4]
Removing Lhs of wire \Timer_R2:TimerUDB:tc_i\[1737] = \Timer_R2:TimerUDB:status_tc\[1734]
Removing Lhs of wire \Timer_R2:TimerUDB:capt_fifo_load_int\[1742] = \Timer_R2:TimerUDB:capt_fifo_load\[1730]
Removing Lhs of wire \Timer_R2:TimerUDB:status_6\[1745] = zero[7]
Removing Lhs of wire \Timer_R2:TimerUDB:status_5\[1746] = zero[7]
Removing Lhs of wire \Timer_R2:TimerUDB:status_4\[1747] = zero[7]
Removing Lhs of wire \Timer_R2:TimerUDB:status_0\[1748] = \Timer_R2:TimerUDB:status_tc\[1734]
Removing Lhs of wire \Timer_R2:TimerUDB:status_1\[1749] = \Timer_R2:TimerUDB:capt_fifo_load\[1730]
Removing Rhs of wire \Timer_R2:TimerUDB:status_2\[1750] = \Timer_R2:TimerUDB:fifo_full\[1751]
Removing Rhs of wire \Timer_R2:TimerUDB:status_3\[1752] = \Timer_R2:TimerUDB:fifo_nempty\[1753]
Removing Lhs of wire \Timer_R2:TimerUDB:cs_addr_2\[1755] = Net_3817[715]
Removing Lhs of wire \Timer_R2:TimerUDB:cs_addr_1\[1756] = \Timer_R2:TimerUDB:trig_reg\[1744]
Removing Lhs of wire \Timer_R2:TimerUDB:cs_addr_0\[1757] = \Timer_R2:TimerUDB:per_zero\[1736]
Removing Lhs of wire \Timer_L2:TimerUDB:ctrl_enable\[1858] = \Timer_L2:TimerUDB:control_7\[1850]
Removing Lhs of wire \Timer_L2:TimerUDB:ctrl_cmode_1\[1860] = zero[7]
Removing Lhs of wire \Timer_L2:TimerUDB:ctrl_cmode_0\[1861] = one[4]
Removing Rhs of wire \Timer_L2:TimerUDB:timer_enable\[1870] = \Timer_L2:TimerUDB:runmode_enable\[1882]
Removing Rhs of wire \Timer_L2:TimerUDB:run_mode\[1871] = \Timer_L2:TimerUDB:hwEnable_reg\[1872]
Removing Lhs of wire \Timer_L2:TimerUDB:trigger_enable\[1874] = one[4]
Removing Lhs of wire \Timer_L2:TimerUDB:tc_i\[1876] = \Timer_L2:TimerUDB:status_tc\[1873]
Removing Lhs of wire \Timer_L2:TimerUDB:hwEnable\[1878] = \Timer_L2:TimerUDB:control_7\[1850]
Removing Lhs of wire \Timer_L2:TimerUDB:capt_fifo_load_int\[1881] = \Timer_L2:TimerUDB:capt_fifo_load\[1869]
Removing Lhs of wire \Timer_L2:TimerUDB:status_6\[1885] = zero[7]
Removing Lhs of wire \Timer_L2:TimerUDB:status_5\[1886] = zero[7]
Removing Lhs of wire \Timer_L2:TimerUDB:status_4\[1887] = zero[7]
Removing Lhs of wire \Timer_L2:TimerUDB:status_0\[1888] = \Timer_L2:TimerUDB:status_tc\[1873]
Removing Lhs of wire \Timer_L2:TimerUDB:status_1\[1889] = \Timer_L2:TimerUDB:capt_fifo_load\[1869]
Removing Rhs of wire \Timer_L2:TimerUDB:status_2\[1890] = \Timer_L2:TimerUDB:fifo_full\[1891]
Removing Rhs of wire \Timer_L2:TimerUDB:status_3\[1892] = \Timer_L2:TimerUDB:fifo_nempty\[1893]
Removing Lhs of wire \Timer_L2:TimerUDB:cs_addr_2\[1895] = Net_3817[715]
Removing Lhs of wire \Timer_L2:TimerUDB:cs_addr_1\[1896] = \Timer_L2:TimerUDB:trig_reg\[1884]
Removing Lhs of wire \Timer_L2:TimerUDB:cs_addr_0\[1897] = \Timer_L2:TimerUDB:per_zero\[1875]
Removing Lhs of wire tmpOE__L2_net_0[1982] = one[4]
Removing Lhs of wire tmpOE__R2_net_0[1988] = one[4]
Removing Lhs of wire tmpOE__ShieldLed_net_0[1994] = one[4]
Removing Lhs of wire \Control_Reg_1:clk\[2002] = zero[7]
Removing Lhs of wire \Control_Reg_1:rst\[2003] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\D\[2029] = one[4]
Removing Lhs of wire \PWM:PWMUDB:prevCapture\\D\[2030] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:trig_last\\D\[2031] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\D\[2034] = one[4]
Removing Lhs of wire \PWM:PWMUDB:prevCompare1\\D\[2037] = \PWM:PWMUDB:cmp1\[68]
Removing Lhs of wire \PWM:PWMUDB:prevCompare2\\D\[2038] = \PWM:PWMUDB:cmp2\[71]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\D\[2039] = \PWM:PWMUDB:cmp1_status\[69]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\D\[2040] = \PWM:PWMUDB:cmp2_status\[72]
Removing Lhs of wire \PWM:PWMUDB:pwm_i_reg\\D\[2042] = \PWM:PWMUDB:pwm_i\[121]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i_reg\\D\[2043] = \PWM:PWMUDB:pwm1_i\[123]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i_reg\\D\[2044] = \PWM:PWMUDB:pwm2_i\[125]
Removing Lhs of wire \PWM:PWMUDB:tc_i_reg\\D\[2045] = \PWM:PWMUDB:status_2\[63]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[2046] = zero[7]
Removing Lhs of wire Net_1940D[2051] = zero[7]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[2061] = \UART_1:BUART:rx_bitclk_pre\[520]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[2070] = \UART_1:BUART:rx_parity_error_pre\[597]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[2071] = zero[7]
Removing Lhs of wire \Timer:TimerUDB:capture_last\\D\[2075] = Net_3436[897]
Removing Lhs of wire \Timer:TimerUDB:tc_reg_i\\D\[2076] = \Timer:TimerUDB:status_tc\[903]
Removing Lhs of wire \Timer:TimerUDB:hwEnable_reg\\D\[2077] = \Timer:TimerUDB:control_7\[880]
Removing Lhs of wire \Timer:TimerUDB:capture_out_reg_i\\D\[2078] = \Timer:TimerUDB:capt_fifo_load\[899]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:min_kill_reg\\D\[2082] = one[4]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:prevCapture\\D\[2083] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:trig_last\\D\[2084] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:ltch_kill_reg\\D\[2087] = one[4]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:pwm_i_reg\\D\[2090] = \Buzzer_PWM:PWMUDB:pwm_i\[1226]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:pwm1_i_reg\\D\[2091] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:pwm2_i_reg\\D\[2092] = zero[7]
Removing Lhs of wire \Timer_IR:TimerUDB:capture_last\\D\[2094] = Net_3800[857]
Removing Lhs of wire \Timer_IR:TimerUDB:tc_reg_i\\D\[2095] = \Timer_IR:TimerUDB:status_tc\[1480]
Removing Lhs of wire \Timer_IR:TimerUDB:hwEnable_reg\\D\[2096] = \Timer_IR:TimerUDB:control_7\[1458]
Removing Lhs of wire \Timer_IR:TimerUDB:capture_out_reg_i\\D\[2097] = \Timer_IR:TimerUDB:capt_fifo_load\[1476]
Removing Lhs of wire \Timer_R2:TimerUDB:capture_last\\D\[2101] = Net_3821[1728]
Removing Lhs of wire \Timer_R2:TimerUDB:tc_reg_i\\D\[2102] = \Timer_R2:TimerUDB:status_tc\[1734]
Removing Lhs of wire \Timer_R2:TimerUDB:hwEnable_reg\\D\[2103] = \Timer_R2:TimerUDB:control_7\[1711]
Removing Lhs of wire \Timer_R2:TimerUDB:capture_out_reg_i\\D\[2104] = \Timer_R2:TimerUDB:capt_fifo_load\[1730]
Removing Lhs of wire \Timer_L2:TimerUDB:capture_last\\D\[2105] = Net_3834[1867]
Removing Lhs of wire \Timer_L2:TimerUDB:hwEnable_reg\\D\[2106] = \Timer_L2:TimerUDB:control_7\[1850]
Removing Lhs of wire \Timer_L2:TimerUDB:tc_reg_i\\D\[2107] = \Timer_L2:TimerUDB:status_tc\[1873]
Removing Lhs of wire \Timer_L2:TimerUDB:capture_out_reg_i\\D\[2108] = \Timer_L2:TimerUDB:capt_fifo_load\[1869]

------------------------------------------------------
Aliased 0 equations, 464 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:cmp1\' (cost = 0):
\PWM:PWMUDB:cmp1\ <= (\PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:cmp2\' (cost = 0):
\PWM:PWMUDB:cmp2\ <= (\PWM:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:fifo_load_polarized\' (cost = 2):
\Timer:TimerUDB:fifo_load_polarized\ <= ((not \Timer:TimerUDB:capture_last\ and Net_3436)
	OR (not Net_3436 and \Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:timer_enable\' (cost = 0):
\Timer:TimerUDB:timer_enable\ <= (\Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN6_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_8_0' (cost = 0):
add_vv_vv_MODGEN_8_0 <= (not MODIN6_0);

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN6_1 and not MODIN7_1)
	OR (MODIN6_1 and MODIN7_1));

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN6_0 and not MODIN7_0)
	OR (MODIN6_0 and MODIN7_0));

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_1\ <= ((not MODIN6_1 and not MODIN6_0 and not MODIN7_1 and not MODIN7_0)
	OR (not MODIN6_1 and not MODIN7_1 and MODIN6_0 and MODIN7_0)
	OR (not MODIN6_0 and not MODIN7_0 and MODIN6_1 and MODIN7_1)
	OR (MODIN6_1 and MODIN6_0 and MODIN7_1 and MODIN7_0));

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\' (cost = 60):
\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\ <= ((not MODIN6_1 and not MODIN6_0 and not MODIN7_1 and not MODIN7_0)
	OR (not MODIN6_1 and not MODIN7_1 and MODIN6_0 and MODIN7_0)
	OR (not MODIN6_0 and not MODIN7_0 and MODIN6_1 and MODIN7_1)
	OR (MODIN6_1 and MODIN6_0 and MODIN7_1 and MODIN7_0));

Note:  Expanding virtual equation for '\Buzzer_PWM:PWMUDB:pwm_temp\' (cost = 0):
\Buzzer_PWM:PWMUDB:pwm_temp\ <= (\Buzzer_PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Buzzer_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_0\' (cost = 0):
\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_0\ <= (not \Buzzer_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Buzzer_PWM:PWMUDB:dith_count_1\ and \Buzzer_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Timer_IR:TimerUDB:fifo_load_polarized\' (cost = 2):
\Timer_IR:TimerUDB:fifo_load_polarized\ <= ((not \Timer_IR:TimerUDB:capture_last\ and Net_3800)
	OR (not Net_3800 and \Timer_IR:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer_IR:TimerUDB:timer_enable\' (cost = 0):
\Timer_IR:TimerUDB:timer_enable\ <= (\Timer_IR:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Timer_IR:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer_IR:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN10_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_0' (cost = 0):
add_vv_vv_MODGEN_11_0 <= (not MODIN10_0);

Note:  Expanding virtual equation for '\Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN10_1 and not MODIN11_1)
	OR (MODIN10_1 and MODIN11_1));

Note:  Expanding virtual equation for '\Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN10_0 and not MODIN11_0)
	OR (MODIN10_0 and MODIN11_0));

Note:  Expanding virtual equation for '\Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eq_1\ <= ((not MODIN10_1 and not MODIN10_0 and not MODIN11_1 and not MODIN11_0)
	OR (not MODIN10_1 and not MODIN11_1 and MODIN10_0 and MODIN11_0)
	OR (not MODIN10_0 and not MODIN11_0 and MODIN10_1 and MODIN11_1)
	OR (MODIN10_1 and MODIN10_0 and MODIN11_1 and MODIN11_0));

Note:  Expanding virtual equation for '\Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xeq\' (cost = 60):
\Timer_IR:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xeq\ <= ((not MODIN10_1 and not MODIN10_0 and not MODIN11_1 and not MODIN11_0)
	OR (not MODIN10_1 and not MODIN11_1 and MODIN10_0 and MODIN11_0)
	OR (not MODIN10_0 and not MODIN11_0 and MODIN10_1 and MODIN11_1)
	OR (MODIN10_1 and MODIN10_0 and MODIN11_1 and MODIN11_0));

Note:  Expanding virtual equation for 'Net_3821' (cost = 0):
Net_3821 <= (not Net_3930);

Note:  Expanding virtual equation for '\Timer_R2:TimerUDB:timer_enable\' (cost = 0):
\Timer_R2:TimerUDB:timer_enable\ <= (\Timer_R2:TimerUDB:control_7\);

Note:  Expanding virtual equation for 'Net_3834' (cost = 0):
Net_3834 <= (not Net_3862);

Note:  Expanding virtual equation for '\Timer_L2:TimerUDB:status_tc\' (cost = 3):
\Timer_L2:TimerUDB:status_tc\ <= ((\Timer_L2:TimerUDB:run_mode\ and \Timer_L2:TimerUDB:per_zero\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:dith_count_1\)
	OR (not \PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));

Note:  Virtual signal \Timer:TimerUDB:capt_fifo_load\ with ( cost: 168 or cost_inv: 4)  > 90 or with size: 2 > 102 has been made a (soft) node.
\Timer:TimerUDB:capt_fifo_load\ <= ((not \Timer:TimerUDB:capture_last\ and \Timer:TimerUDB:control_7\ and Net_3436)
	OR (not Net_3436 and \Timer:TimerUDB:control_7\ and \Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_8_1' (cost = 8):
add_vv_vv_MODGEN_8_1 <= ((not MODIN6_0 and MODIN6_1)
	OR (not MODIN6_1 and MODIN6_0));

Note:  Expanding virtual equation for '\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_1\' (cost = 2):
\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:s_1\ <= ((not \Buzzer_PWM:PWMUDB:dith_count_0\ and \Buzzer_PWM:PWMUDB:dith_count_1\)
	OR (not \Buzzer_PWM:PWMUDB:dith_count_1\ and \Buzzer_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Virtual signal \Timer_IR:TimerUDB:capt_fifo_load\ with ( cost: 196 or cost_inv: 4)  > 90 or with size: 2 > 102 has been made a (soft) node.
\Timer_IR:TimerUDB:capt_fifo_load\ <= ((not \Timer_IR:TimerUDB:capture_last\ and Net_3800 and \Timer_IR:TimerUDB:control_7\)
	OR (not Net_3800 and \Timer_IR:TimerUDB:control_7\ and \Timer_IR:TimerUDB:capture_last\));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_1' (cost = 8):
add_vv_vv_MODGEN_11_1 <= ((not MODIN10_0 and MODIN10_1)
	OR (not MODIN10_1 and MODIN10_0));

Note:  Expanding virtual equation for '\Timer_R2:TimerUDB:fifo_load_polarized\' (cost = 1):
\Timer_R2:TimerUDB:fifo_load_polarized\ <= ((not \Timer_R2:TimerUDB:capture_last\ and not Net_3930));

Note:  Expanding virtual equation for '\Timer_L2:TimerUDB:fifo_load_polarized\' (cost = 1):
\Timer_L2:TimerUDB:fifo_load_polarized\ <= ((not \Timer_L2:TimerUDB:capture_last\ and not Net_3862));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_315 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_315 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_315 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_315 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_315 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 106 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM:PWMUDB:final_capture\ to zero
Aliasing \PWM:PWMUDB:pwm_i\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \Buzzer_PWM:PWMUDB:final_capture\ to zero
Aliasing \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \PWM:PWMUDB:final_capture\[87] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:pwm_i\[121] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[300] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[310] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[320] = zero[7]
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[484] = \UART_1:BUART:rx_bitclk\[532]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[583] = zero[7]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[592] = zero[7]
Removing Lhs of wire \ADC_Battery:Net_188\[809] = \ADC_Battery:Net_385\[807]
Removing Lhs of wire \Timer:TimerUDB:trig_reg\[974] = \Timer:TimerUDB:control_7\[880]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:final_capture\[1143] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1407] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1417] = zero[7]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[1427] = zero[7]
Removing Lhs of wire \Timer_IR:TimerUDB:trig_reg\[1551] = \Timer_IR:TimerUDB:control_7\[1458]
Removing Lhs of wire \Timer_R2:TimerUDB:trig_reg\[1744] = \Timer_R2:TimerUDB:control_7\[1711]
Removing Lhs of wire \Timer_L2:TimerUDB:trig_reg\[1884] = \Timer_L2:TimerUDB:timer_enable\[1870]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\D\[2032] = \PWM:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\D\[2041] = zero[7]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[2053] = \UART_1:BUART:tx_ctrl_mark_last\[475]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[2065] = zero[7]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[2066] = zero[7]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[2068] = zero[7]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[2069] = \UART_1:BUART:rx_markspace_pre\[596]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[2074] = \UART_1:BUART:rx_parity_bit\[602]
Removing Lhs of wire \Buzzer_PWM:PWMUDB:runmode_enable\\D\[2085] = \Buzzer_PWM:PWMUDB:control_7\[1089]

------------------------------------------------------
Aliased 0 equations, 26 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_315 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_315 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\manuelfu\Documents\PSoC Creator\zumo\ZumoBot.cydsn\ZumoBot.cyprj" -dcpsoc3 ZumoBot.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.708ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Wednesday, 11 April 2018 18:38:00
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\manuelfu\Documents\PSoC Creator\zumo\ZumoBot.cydsn\ZumoBot.cyprj -d CY8C5888LTI-LP097 ZumoBot.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.041ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Buzzer_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_1940 from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Buzzer_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Buzzer_PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Buzzer_PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Buzzer_PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock I2C_BusClock to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_2 to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_3 to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_6 to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_7 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'ADC_Battery_theACLK'. Fanout=2, Signal=\ADC_Battery:Net_385\
    Digital Clock 0: Automatic-assigning  clock 'Clock_3'. Fanout=2, Signal=Net_4020
    Digital Clock 1: Automatic-assigning  clock 'timer_clock_4'. Fanout=2, Signal=Net_3423
    Digital Clock 2: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_3666
    Digital Clock 4: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_3786
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_4, EnableOut: Constant 1
    UDB Clk/Enable \Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_4, EnableOut: Constant 1
    UDB Clk/Enable \Buzzer_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Timer_IR:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \Timer_IR:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \Timer_R2:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Timer_R2:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Timer_L2:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Timer_L2:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>
Info: plm.M0038: The pin named R1(0) at location P12[4] prevents usage of special purposes: I2C:SCL. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = MotorPwmLeft(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MotorPwmLeft(0)__PA ,
            pin_input => Net_142 ,
            pad => MotorPwmLeft(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MotorPwmRight(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MotorPwmRight(0)__PA ,
            pin_input => Net_167 ,
            pad => MotorPwmRight(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \I2C:Net_1109_1\ ,
            pin_input => \I2C:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \I2C:Net_1109_0\ ,
            pin_input => \I2C:Net_643_0\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_315 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_310 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MotorDirLeft(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MotorDirLeft(0)__PA ,
            pad => MotorDirLeft(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MotorDirRight(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MotorDirRight(0)__PA ,
            pad => MotorDirRight(0)_PAD );
        Properties:
        {
        }

    Pin : Name = L3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => L3(0)__PA ,
            fb => Net_3153 ,
            pad => L3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IR_led(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IR_led(0)__PA ,
            pad => IR_led(0)_PAD );
        Properties:
        {
        }

    Pin : Name = R1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => R1(0)__PA ,
            fb => Net_2929 ,
            pad => R1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = R3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => R3(0)__PA ,
            fb => Net_3152 ,
            pad => R3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = L1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => L1(0)__PA ,
            fb => Net_3172 ,
            pad => L1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Battery_pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Battery_pin(0)__PA ,
            analog_term => Net_3407 ,
            pad => Battery_pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC_Battery:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_Battery:Bypass(0)\__PA ,
            analog_term => \ADC_Battery:Net_210\ ,
            pad => \ADC_Battery:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = BatteryLed(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BatteryLed(0)__PA ,
            pad => BatteryLed(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IR_receiver(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IR_receiver(0)__PA ,
            fb => Net_3800 ,
            pad => IR_receiver(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trig(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trig(0)__PA ,
            pad => Trig(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo(0)__PA ,
            fb => Net_3436 ,
            pad => Echo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Buzzer(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Buzzer(0)__PA ,
            pin_input => Net_3494 ,
            pad => Buzzer(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW1(0)__PA ,
            pad => SW1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = L2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => L2(0)__PA ,
            fb => Net_3862 ,
            pad => L2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = R2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => R2(0)__PA ,
            fb => Net_3930 ,
            pad => R2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ShieldLed(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ShieldLed(0)__PA ,
            pad => ShieldLed(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_310, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_310 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_315 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_2267, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2929
        );
        Output = Net_2267 (fanout=1)

    MacroCell: Name=Net_2789, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3152
        );
        Output = Net_2789 (fanout=1)

    MacroCell: Name=Net_3160, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3153
        );
        Output = Net_3160 (fanout=1)

    MacroCell: Name=Net_3169, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3172
        );
        Output = Net_3169 (fanout=1)

    MacroCell: Name=Net_4018, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3177 * Net_3270 * Net_2909 * Net_3205 * Net_3848 * Net_3849
        );
        Output = Net_4018 (fanout=1)

    MacroCell: Name=\Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer:TimerUDB:control_7\ * !Net_3436 * 
              \Timer:TimerUDB:capture_last\
            + \Timer:TimerUDB:control_7\ * Net_3436 * 
              !\Timer:TimerUDB:capture_last\
        );
        Output = \Timer:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:per_zero\
        );
        Output = \Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_IR:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3800 * \Timer_IR:TimerUDB:control_7\ * 
              \Timer_IR:TimerUDB:capture_last\
            + Net_3800 * \Timer_IR:TimerUDB:control_7\ * 
              !\Timer_IR:TimerUDB:capture_last\
        );
        Output = \Timer_IR:TimerUDB:capt_fifo_load\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Timer_IR:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_IR:TimerUDB:control_7\ * \Timer_IR:TimerUDB:per_zero\
        );
        Output = \Timer_IR:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_R2:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_R2:TimerUDB:control_7\ * 
              !\Timer_R2:TimerUDB:capture_last\ * !Net_3930
        );
        Output = \Timer_R2:TimerUDB:capt_fifo_load\ (fanout=3)

    MacroCell: Name=\Timer_R2:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_R2:TimerUDB:control_7\ * \Timer_R2:TimerUDB:per_zero\
        );
        Output = \Timer_R2:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_L2:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Timer_L2:TimerUDB:capture_last\ * 
              \Timer_L2:TimerUDB:timer_enable\ * !Net_3862
        );
        Output = \Timer_L2:TimerUDB:capt_fifo_load\ (fanout=3)

    MacroCell: Name=\Timer_L2:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_L2:TimerUDB:run_mode\ * \Timer_L2:TimerUDB:per_zero\
        );
        Output = \Timer_L2:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)

    MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3786) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3786) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3786) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp2_less\
        );
        Output = \PWM:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3786) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3786) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare2\ * \PWM:PWMUDB:cmp2_less\
        );
        Output = \PWM:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_142, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3786) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_142 (fanout=1)

    MacroCell: Name=Net_167, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3786) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp2_less\
        );
        Output = Net_167 (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_315
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_315 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_315 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_315
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_315 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_315 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_315
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_315
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3423) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3436
        );
        Output = \Timer:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=MODIN6_1, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_3423) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer:TimerUDB:capt_fifo_load\ * MODIN6_1 * MODIN6_0
            + \Timer:TimerUDB:capt_fifo_load\ * MODIN6_1 * MODIN7_1 * 
              !MODIN7_0
            + \Timer:TimerUDB:capt_fifo_load\ * MODIN6_0 * MODIN7_1
            + \Timer:TimerUDB:capt_fifo_load\ * MODIN6_0 * !MODIN7_0
        );
        Output = MODIN6_1 (fanout=3)

    MacroCell: Name=MODIN6_0, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_3423) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Timer:TimerUDB:capt_fifo_load\
            + !MODIN6_1 * !MODIN6_0 * !MODIN7_1 * !MODIN7_0
            + MODIN6_1 * !MODIN6_0 * MODIN7_1 * !MODIN7_0
        );
        Output = MODIN6_0 (fanout=3)

    MacroCell: Name=\Timer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_3423) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer:TimerUDB:capt_fifo_load\ * !MODIN6_1 * !MODIN6_0 * 
              !MODIN7_1 * !MODIN7_0
            + \Timer:TimerUDB:capt_fifo_load\ * !MODIN6_1 * MODIN6_0 * 
              !MODIN7_1 * MODIN7_0
            + \Timer:TimerUDB:capt_fifo_load\ * MODIN6_1 * !MODIN6_0 * 
              MODIN7_1 * !MODIN7_0
            + \Timer:TimerUDB:capt_fifo_load\ * MODIN6_1 * MODIN6_0 * 
              MODIN7_1 * MODIN7_0
        );
        Output = \Timer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Buzzer_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3666) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Buzzer_PWM:PWMUDB:control_7\
        );
        Output = \Buzzer_PWM:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_3494, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3666) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Buzzer_PWM:PWMUDB:runmode_enable\ * 
              \Buzzer_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_3494 (fanout=1)

    MacroCell: Name=\Timer_IR:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4020) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3800
        );
        Output = \Timer_IR:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=MODIN10_1, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4020) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_IR:TimerUDB:capt_fifo_load\ * MODIN10_1 * MODIN10_0
            + \Timer_IR:TimerUDB:capt_fifo_load\ * MODIN10_1 * MODIN11_1 * 
              !MODIN11_0
            + \Timer_IR:TimerUDB:capt_fifo_load\ * MODIN10_0 * MODIN11_1
            + \Timer_IR:TimerUDB:capt_fifo_load\ * MODIN10_0 * !MODIN11_0
        );
        Output = MODIN10_1 (fanout=3)

    MacroCell: Name=MODIN10_0, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_4020) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Timer_IR:TimerUDB:capt_fifo_load\
            + !MODIN10_1 * !MODIN10_0 * !MODIN11_1 * !MODIN11_0
            + MODIN10_1 * !MODIN10_0 * MODIN11_1 * !MODIN11_0
        );
        Output = MODIN10_0 (fanout=3)

    MacroCell: Name=\Timer_IR:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4020) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_IR:TimerUDB:capt_fifo_load\ * !MODIN10_1 * !MODIN10_0 * 
              !MODIN11_1 * !MODIN11_0
            + \Timer_IR:TimerUDB:capt_fifo_load\ * !MODIN10_1 * MODIN10_0 * 
              !MODIN11_1 * MODIN11_0
            + \Timer_IR:TimerUDB:capt_fifo_load\ * MODIN10_1 * !MODIN10_0 * 
              MODIN11_1 * !MODIN11_0
            + \Timer_IR:TimerUDB:capt_fifo_load\ * MODIN10_1 * MODIN10_0 * 
              MODIN11_1 * MODIN11_0
        );
        Output = \Timer_IR:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Timer_R2:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3930
        );
        Output = \Timer_R2:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=\Timer_L2:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3862
        );
        Output = \Timer_L2:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=\Timer_L2:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_L2:TimerUDB:control_7\
        );
        Output = \Timer_L2:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=\Timer_L2:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_3817 * \Timer_L2:TimerUDB:control_7\ * 
              !\Timer_L2:TimerUDB:timer_enable\ * 
              !\Timer_L2:TimerUDB:trig_disable\
            + !Net_3817 * \Timer_L2:TimerUDB:control_7\ * 
              !\Timer_L2:TimerUDB:run_mode\ * 
              !\Timer_L2:TimerUDB:trig_disable\
            + !Net_3817 * \Timer_L2:TimerUDB:control_7\ * 
              !\Timer_L2:TimerUDB:per_zero\ * 
              !\Timer_L2:TimerUDB:trig_disable\
        );
        Output = \Timer_L2:TimerUDB:timer_enable\ (fanout=5)

    MacroCell: Name=\Timer_L2:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3817 * \Timer_L2:TimerUDB:timer_enable\ * 
              \Timer_L2:TimerUDB:run_mode\ * \Timer_L2:TimerUDB:per_zero\
            + !Net_3817 * \Timer_L2:TimerUDB:trig_disable\
        );
        Output = \Timer_L2:TimerUDB:trig_disable\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_3786 ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM:PWMUDB:tc_i\ ,
            cl1_comb => \PWM:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_3423 ,
            cs_addr_1 => \Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            f0_load => \Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_3423 ,
            cs_addr_1 => \Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            f0_load => \Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer:TimerUDB:status_2\ ,
            chain_in => \Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Buzzer_PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_3666 ,
            cs_addr_2 => \Buzzer_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Buzzer_PWM:PWMUDB:runmode_enable\ ,
            chain_out => \Buzzer_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Buzzer_PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Buzzer_PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_3666 ,
            cs_addr_2 => \Buzzer_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Buzzer_PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \Buzzer_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \Buzzer_PWM:PWMUDB:tc_i\ ,
            chain_in => \Buzzer_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Buzzer_PWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Timer_IR:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => Net_4020 ,
            cs_addr_1 => \Timer_IR:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_IR:TimerUDB:per_zero\ ,
            f0_load => \Timer_IR:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_IR:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_IR:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer_IR:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => Net_4020 ,
            cs_addr_1 => \Timer_IR:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_IR:TimerUDB:per_zero\ ,
            f0_load => \Timer_IR:TimerUDB:capt_fifo_load\ ,
            chain_in => \Timer_IR:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \Timer_IR:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_IR:TimerUDB:sT24:timerdp:u0\
        Next in chain : \Timer_IR:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\Timer_IR:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => Net_4020 ,
            cs_addr_1 => \Timer_IR:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_IR:TimerUDB:per_zero\ ,
            f0_load => \Timer_IR:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_IR:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_IR:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_IR:TimerUDB:status_2\ ,
            chain_in => \Timer_IR:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_IR:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer_R2:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_3817 ,
            cs_addr_1 => \Timer_R2:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_R2:TimerUDB:per_zero\ ,
            f0_load => \Timer_R2:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_R2:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_R2:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_R2:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_3817 ,
            cs_addr_1 => \Timer_R2:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_R2:TimerUDB:per_zero\ ,
            f0_load => \Timer_R2:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_R2:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_R2:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_R2:TimerUDB:status_2\ ,
            chain_in => \Timer_R2:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_R2:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Timer_L2:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_3817 ,
            cs_addr_1 => \Timer_L2:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_L2:TimerUDB:per_zero\ ,
            f0_load => \Timer_L2:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_L2:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_L2:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_L2:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_3817 ,
            cs_addr_1 => \Timer_L2:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_L2:TimerUDB:per_zero\ ,
            f0_load => \Timer_L2:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_L2:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_L2:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_L2:TimerUDB:status_2\ ,
            chain_in => \Timer_L2:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_L2:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_3786 ,
            status_3 => \PWM:PWMUDB:status_3\ ,
            status_2 => \PWM:PWMUDB:status_2\ ,
            status_1 => \PWM:PWMUDB:status_1\ ,
            status_0 => \PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_3423 ,
            status_3 => \Timer:TimerUDB:status_3\ ,
            status_2 => \Timer:TimerUDB:status_2\ ,
            status_1 => \Timer:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer:TimerUDB:status_tc\ ,
            interrupt => Net_3433 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_IR:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_4020 ,
            status_3 => \Timer_IR:TimerUDB:status_3\ ,
            status_2 => \Timer_IR:TimerUDB:status_2\ ,
            status_1 => \Timer_IR:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer_IR:TimerUDB:status_tc\ ,
            interrupt => Net_3997 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_R2:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_3817 ,
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Timer_R2:TimerUDB:status_3\ ,
            status_2 => \Timer_R2:TimerUDB:status_2\ ,
            status_1 => \Timer_R2:TimerUDB:capt_fifo_load\ ,
            status_0 => \Timer_R2:TimerUDB:status_tc\ ,
            interrupt => Net_3848 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_L2:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_3817 ,
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Timer_L2:TimerUDB:status_3\ ,
            status_2 => \Timer_L2:TimerUDB:status_2\ ,
            status_1 => \Timer_L2:TimerUDB:capt_fifo_load\ ,
            status_0 => \Timer_L2:TimerUDB:status_tc\ ,
            interrupt => Net_3849 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_3786 ,
            control_7 => \PWM:PWMUDB:control_7\ ,
            control_6 => \PWM:PWMUDB:control_6\ ,
            control_5 => \PWM:PWMUDB:control_5\ ,
            control_4 => \PWM:PWMUDB:control_4\ ,
            control_3 => \PWM:PWMUDB:control_3\ ,
            control_2 => \PWM:PWMUDB:control_2\ ,
            control_1 => \PWM:PWMUDB:control_1\ ,
            control_0 => \PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_3423 ,
            control_7 => \Timer:TimerUDB:control_7\ ,
            control_6 => \Timer:TimerUDB:control_6\ ,
            control_5 => \Timer:TimerUDB:control_5\ ,
            control_4 => \Timer:TimerUDB:control_4\ ,
            control_3 => \Timer:TimerUDB:control_3\ ,
            control_2 => \Timer:TimerUDB:control_2\ ,
            control_1 => MODIN7_1 ,
            control_0 => MODIN7_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Buzzer_PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_3666 ,
            control_7 => \Buzzer_PWM:PWMUDB:control_7\ ,
            control_6 => \Buzzer_PWM:PWMUDB:control_6\ ,
            control_5 => \Buzzer_PWM:PWMUDB:control_5\ ,
            control_4 => \Buzzer_PWM:PWMUDB:control_4\ ,
            control_3 => \Buzzer_PWM:PWMUDB:control_3\ ,
            control_2 => \Buzzer_PWM:PWMUDB:control_2\ ,
            control_1 => \Buzzer_PWM:PWMUDB:control_1\ ,
            control_0 => \Buzzer_PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_IR:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_4020 ,
            control_7 => \Timer_IR:TimerUDB:control_7\ ,
            control_6 => \Timer_IR:TimerUDB:control_6\ ,
            control_5 => \Timer_IR:TimerUDB:control_5\ ,
            control_4 => \Timer_IR:TimerUDB:control_4\ ,
            control_3 => \Timer_IR:TimerUDB:control_3\ ,
            control_2 => \Timer_IR:TimerUDB:control_2\ ,
            control_1 => MODIN11_1 ,
            control_0 => MODIN11_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_R2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Timer_R2:TimerUDB:control_7\ ,
            control_6 => \Timer_R2:TimerUDB:control_6\ ,
            control_5 => \Timer_R2:TimerUDB:control_5\ ,
            control_4 => \Timer_R2:TimerUDB:control_4\ ,
            control_3 => \Timer_R2:TimerUDB:control_3\ ,
            control_2 => \Timer_R2:TimerUDB:control_2\ ,
            control_1 => \Timer_R2:TimerUDB:control_1\ ,
            control_0 => \Timer_R2:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_L2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Timer_L2:TimerUDB:control_7\ ,
            control_6 => \Timer_L2:TimerUDB:control_6\ ,
            control_5 => \Timer_L2:TimerUDB:control_5\ ,
            control_4 => \Timer_L2:TimerUDB:control_4\ ,
            control_3 => \Timer_L2:TimerUDB:control_3\ ,
            control_2 => \Timer_L2:TimerUDB:control_2\ ,
            control_1 => \Timer_L2:TimerUDB:control_1\ ,
            control_0 => \Timer_L2:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_1:control_7\ ,
            control_6 => \Control_Reg_1:control_6\ ,
            control_5 => \Control_Reg_1:control_5\ ,
            control_4 => \Control_Reg_1:control_4\ ,
            control_3 => \Control_Reg_1:control_3\ ,
            control_2 => \Control_Reg_1:control_2\ ,
            control_1 => \Control_Reg_1:control_1\ ,
            control_0 => Net_3817 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =sensor_isr
        PORT MAP (
            interrupt => Net_4018 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_Battery:IRQ\
        PORT MAP (
            interrupt => Net_3990 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ultra_isr
        PORT MAP (
            interrupt => Net_3433 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =IR_isr
        PORT MAP (
            interrupt => Net_3997 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\RTC:isr\
        PORT MAP (
            interrupt => OPPS_OUT );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    6 :   26 :   32 : 18.75 %
IO                            :   29 :   19 :   48 : 60.42 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    4 :    0 :    4 : 100.00 %
UDB                           :      :      :      :        
  Macrocells                  :   61 :  131 :  192 : 31.77 %
  Unique P-terms              :  101 :  283 :  384 : 26.30 %
  Total P-terms               :  110 :      :      :        
  Datapath Cells              :   15 :    9 :   24 : 62.50 %
  Status Cells                :    8 :   16 :   24 : 33.33 %
    StatusI Registers         :    7 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    8 :   16 :   24 : 33.33 %
    Control Registers         :    7 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.197ms
Tech Mapping phase: Elapsed time ==> 0s.291ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(2)][IoId=(1)] : BatteryLed(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Battery_pin(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Buzzer(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Echo(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : IR_led(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : IR_receiver(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : L1(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : L2(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : L3(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : MotorDirLeft(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : MotorDirRight(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : MotorPwmLeft(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : MotorPwmRight(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : R1(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : R2(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : R3(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL_1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA_1(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : SW1(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : ShieldLed(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Trig(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_Battery:Bypass(0)\ (fixed, SAR-ExtVref)
SAR[1]@[FFB(SAR,1)] : \ADC_Battery:ADC_SAR\ (fixed, SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC_Battery:vRef_Vdda_1\
Analog Placement Results:
IO_1@[IOP=(2)][IoId=(1)] : BatteryLed(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Battery_pin(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Buzzer(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Echo(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : IR_led(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : IR_receiver(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : L1(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : L2(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : L3(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : MotorDirLeft(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : MotorDirRight(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : MotorPwmLeft(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : MotorPwmRight(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : R1(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : R2(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : R3(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL_1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA_1(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : SW1(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : ShieldLed(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Trig(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_Battery:Bypass(0)\ (fixed, SAR-ExtVref)
SAR[1]@[FFB(SAR,1)] : \ADC_Battery:ADC_SAR\ (fixed, SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC_Battery:vRef_Vdda_1\

Analog Placement phase: Elapsed time ==> 0s.038ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_3407 {
    sar_1_vplus
    agr1_x_sar_1_vplus
    agr1
    agl1_x_agr1
    agl1
    agl1_x_p2_5
    p2_5
  }
  Net: \ADC_Battery:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_Battery:Net_210\ {
    p0_2
    p0_2_exvref
  }
  Net: \ADC_Battery:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref
  }
}
Map of item to net {
  sar_1_vplus                                      -> Net_3407
  agr1_x_sar_1_vplus                               -> Net_3407
  agr1                                             -> Net_3407
  agl1_x_agr1                                      -> Net_3407
  agl1                                             -> Net_3407
  agl1_x_p2_5                                      -> Net_3407
  p2_5                                             -> Net_3407
  sar_1_vrefhi                                     -> \ADC_Battery:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_Battery:Net_126\
  sar_1_vminus                                     -> \ADC_Battery:Net_126\
  p0_2                                             -> \ADC_Battery:Net_210\
  p0_2_exvref                                      -> \ADC_Battery:Net_210\
  common_sar_vref_vdda/2                           -> \ADC_Battery:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \ADC_Battery:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \ADC_Battery:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \ADC_Battery:Net_235\
  sar_1_vref                                       -> \ADC_Battery:Net_235\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.393ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   33 :   15 :   48 :  68.75%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.76
                   Pterms :            3.33
               Macrocells :            1.85
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.181ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         19 :       7.47 :       3.21
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=9, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_4018, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3177 * Net_3270 * Net_2909 * Net_3205 * Net_3848 * Net_3849
        );
        Output = Net_4018 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Timer_IR:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_IR:TimerUDB:control_7\ * \Timer_IR:TimerUDB:per_zero\
        );
        Output = \Timer_IR:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer_IR:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4020) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3800
        );
        Output = \Timer_IR:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN10_0, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_4020) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Timer_IR:TimerUDB:capt_fifo_load\
            + !MODIN10_1 * !MODIN10_0 * !MODIN11_1 * !MODIN11_0
            + MODIN10_1 * !MODIN10_0 * MODIN11_1 * !MODIN11_0
        );
        Output = MODIN10_0 (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_IR:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4020) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_IR:TimerUDB:capt_fifo_load\ * !MODIN10_1 * !MODIN10_0 * 
              !MODIN11_1 * !MODIN11_0
            + \Timer_IR:TimerUDB:capt_fifo_load\ * !MODIN10_1 * MODIN10_0 * 
              !MODIN11_1 * MODIN11_0
            + \Timer_IR:TimerUDB:capt_fifo_load\ * MODIN10_1 * !MODIN10_0 * 
              MODIN11_1 * !MODIN11_0
            + \Timer_IR:TimerUDB:capt_fifo_load\ * MODIN10_1 * MODIN10_0 * 
              MODIN11_1 * MODIN11_0
        );
        Output = \Timer_IR:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_IR:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3800 * \Timer_IR:TimerUDB:control_7\ * 
              \Timer_IR:TimerUDB:capture_last\
            + Net_3800 * \Timer_IR:TimerUDB:control_7\ * 
              !\Timer_IR:TimerUDB:capture_last\
        );
        Output = \Timer_IR:TimerUDB:capt_fifo_load\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_IR:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => Net_4020 ,
        cs_addr_1 => \Timer_IR:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_IR:TimerUDB:per_zero\ ,
        f0_load => \Timer_IR:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_IR:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_IR:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_IR:TimerUDB:status_2\ ,
        chain_in => \Timer_IR:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_IR:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\Timer_IR:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_4020 ,
        status_3 => \Timer_IR:TimerUDB:status_3\ ,
        status_2 => \Timer_IR:TimerUDB:status_2\ ,
        status_1 => \Timer_IR:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer_IR:TimerUDB:status_tc\ ,
        interrupt => Net_3997 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_IR:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_4020 ,
        control_7 => \Timer_IR:TimerUDB:control_7\ ,
        control_6 => \Timer_IR:TimerUDB:control_6\ ,
        control_5 => \Timer_IR:TimerUDB:control_5\ ,
        control_4 => \Timer_IR:TimerUDB:control_4\ ,
        control_3 => \Timer_IR:TimerUDB:control_3\ ,
        control_2 => \Timer_IR:TimerUDB:control_2\ ,
        control_1 => MODIN11_1 ,
        control_0 => MODIN11_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_3160, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3153
        );
        Output = Net_3160 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_L2:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_3817 * \Timer_L2:TimerUDB:control_7\ * 
              !\Timer_L2:TimerUDB:timer_enable\ * 
              !\Timer_L2:TimerUDB:trig_disable\
            + !Net_3817 * \Timer_L2:TimerUDB:control_7\ * 
              !\Timer_L2:TimerUDB:run_mode\ * 
              !\Timer_L2:TimerUDB:trig_disable\
            + !Net_3817 * \Timer_L2:TimerUDB:control_7\ * 
              !\Timer_L2:TimerUDB:per_zero\ * 
              !\Timer_L2:TimerUDB:trig_disable\
        );
        Output = \Timer_L2:TimerUDB:timer_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=MODIN10_1, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4020) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_IR:TimerUDB:capt_fifo_load\ * MODIN10_1 * MODIN10_0
            + \Timer_IR:TimerUDB:capt_fifo_load\ * MODIN10_1 * MODIN11_1 * 
              !MODIN11_0
            + \Timer_IR:TimerUDB:capt_fifo_load\ * MODIN10_0 * MODIN11_1
            + \Timer_IR:TimerUDB:capt_fifo_load\ * MODIN10_0 * !MODIN11_0
        );
        Output = MODIN10_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_2789, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3152
        );
        Output = Net_2789 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_L2:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_3817 ,
        cs_addr_1 => \Timer_L2:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_L2:TimerUDB:per_zero\ ,
        f0_load => \Timer_L2:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_L2:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_L2:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\Timer_L2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Timer_L2:TimerUDB:control_7\ ,
        control_6 => \Timer_L2:TimerUDB:control_6\ ,
        control_5 => \Timer_L2:TimerUDB:control_5\ ,
        control_4 => \Timer_L2:TimerUDB:control_4\ ,
        control_3 => \Timer_L2:TimerUDB:control_3\ ,
        control_2 => \Timer_L2:TimerUDB:control_2\ ,
        control_1 => \Timer_L2:TimerUDB:control_1\ ,
        control_0 => \Timer_L2:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Timer_R2:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_R2:TimerUDB:control_7\ * 
              !\Timer_R2:TimerUDB:capture_last\ * !Net_3930
        );
        Output = \Timer_R2:TimerUDB:capt_fifo_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_R2:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3930
        );
        Output = \Timer_R2:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Timer_L2:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3817 * \Timer_L2:TimerUDB:timer_enable\ * 
              \Timer_L2:TimerUDB:run_mode\ * \Timer_L2:TimerUDB:per_zero\
            + !Net_3817 * \Timer_L2:TimerUDB:trig_disable\
        );
        Output = \Timer_L2:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer_R2:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_R2:TimerUDB:control_7\ * \Timer_R2:TimerUDB:per_zero\
        );
        Output = \Timer_R2:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_R2:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_3817 ,
        cs_addr_1 => \Timer_R2:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_R2:TimerUDB:per_zero\ ,
        f0_load => \Timer_R2:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_R2:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_R2:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_R2:TimerUDB:status_2\ ,
        chain_in => \Timer_R2:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_R2:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer_R2:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_3817 ,
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Timer_R2:TimerUDB:status_3\ ,
        status_2 => \Timer_R2:TimerUDB:status_2\ ,
        status_1 => \Timer_R2:TimerUDB:capt_fifo_load\ ,
        status_0 => \Timer_R2:TimerUDB:status_tc\ ,
        interrupt => Net_3848 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_R2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Timer_R2:TimerUDB:control_7\ ,
        control_6 => \Timer_R2:TimerUDB:control_6\ ,
        control_5 => \Timer_R2:TimerUDB:control_5\ ,
        control_4 => \Timer_R2:TimerUDB:control_4\ ,
        control_3 => \Timer_R2:TimerUDB:control_3\ ,
        control_2 => \Timer_R2:TimerUDB:control_2\ ,
        control_1 => \Timer_R2:TimerUDB:control_1\ ,
        control_0 => \Timer_R2:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer:TimerUDB:control_7\ * !Net_3436 * 
              \Timer:TimerUDB:capture_last\
            + \Timer:TimerUDB:control_7\ * Net_3436 * 
              !\Timer:TimerUDB:capture_last\
        );
        Output = \Timer:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3423) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3436
        );
        Output = \Timer:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2267, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2929
        );
        Output = Net_2267 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_3423 ,
        cs_addr_1 => \Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        f0_load => \Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_315
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_315
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_315 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_315
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=5, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_315 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_315
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_315 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_315 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_315 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
datapathcell: Name =\Timer_IR:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => Net_4020 ,
        cs_addr_1 => \Timer_IR:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_IR:TimerUDB:per_zero\ ,
        f0_load => \Timer_IR:TimerUDB:capt_fifo_load\ ,
        chain_in => \Timer_IR:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \Timer_IR:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_IR:TimerUDB:sT24:timerdp:u0\
    Next in chain : \Timer_IR:TimerUDB:sT24:timerdp:u2\

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer_L2:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Timer_L2:TimerUDB:capture_last\ * 
              \Timer_L2:TimerUDB:timer_enable\ * !Net_3862
        );
        Output = \Timer_L2:TimerUDB:capt_fifo_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Timer_L2:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_L2:TimerUDB:control_7\
        );
        Output = \Timer_L2:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_L2:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_L2:TimerUDB:run_mode\ * \Timer_L2:TimerUDB:per_zero\
        );
        Output = \Timer_L2:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Timer_L2:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3862
        );
        Output = \Timer_L2:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_L2:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_3817 ,
        cs_addr_1 => \Timer_L2:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_L2:TimerUDB:per_zero\ ,
        f0_load => \Timer_L2:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_L2:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_L2:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_L2:TimerUDB:status_2\ ,
        chain_in => \Timer_L2:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_L2:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer_L2:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_3817 ,
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Timer_L2:TimerUDB:status_3\ ,
        status_2 => \Timer_L2:TimerUDB:status_2\ ,
        status_1 => \Timer_L2:TimerUDB:capt_fifo_load\ ,
        status_0 => \Timer_L2:TimerUDB:status_tc\ ,
        interrupt => Net_3849 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=MODIN6_0, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_3423) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Timer:TimerUDB:capt_fifo_load\
            + !MODIN6_1 * !MODIN6_0 * !MODIN7_1 * !MODIN7_0
            + MODIN6_1 * !MODIN6_0 * MODIN7_1 * !MODIN7_0
        );
        Output = MODIN6_0 (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_R2:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_3817 ,
        cs_addr_1 => \Timer_R2:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_R2:TimerUDB:per_zero\ ,
        f0_load => \Timer_R2:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_R2:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_R2:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_1:control_7\ ,
        control_6 => \Control_Reg_1:control_6\ ,
        control_5 => \Control_Reg_1:control_5\ ,
        control_4 => \Control_Reg_1:control_4\ ,
        control_3 => \Control_Reg_1:control_3\ ,
        control_2 => \Control_Reg_1:control_2\ ,
        control_1 => \Control_Reg_1:control_1\ ,
        control_0 => Net_3817 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=MODIN6_1, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_3423) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer:TimerUDB:capt_fifo_load\ * MODIN6_1 * MODIN6_0
            + \Timer:TimerUDB:capt_fifo_load\ * MODIN6_1 * MODIN7_1 * 
              !MODIN7_0
            + \Timer:TimerUDB:capt_fifo_load\ * MODIN6_0 * MODIN7_1
            + \Timer:TimerUDB:capt_fifo_load\ * MODIN6_0 * !MODIN7_0
        );
        Output = MODIN6_1 (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Timer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_3423) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer:TimerUDB:capt_fifo_load\ * !MODIN6_1 * !MODIN6_0 * 
              !MODIN7_1 * !MODIN7_0
            + \Timer:TimerUDB:capt_fifo_load\ * !MODIN6_1 * MODIN6_0 * 
              !MODIN7_1 * MODIN7_0
            + \Timer:TimerUDB:capt_fifo_load\ * MODIN6_1 * !MODIN6_0 * 
              MODIN7_1 * !MODIN7_0
            + \Timer:TimerUDB:capt_fifo_load\ * MODIN6_1 * MODIN6_0 * 
              MODIN7_1 * MODIN7_0
        );
        Output = \Timer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:per_zero\
        );
        Output = \Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_3423 ,
        cs_addr_1 => \Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        f0_load => \Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer:TimerUDB:status_2\ ,
        chain_in => \Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_3423 ,
        status_3 => \Timer:TimerUDB:status_3\ ,
        status_2 => \Timer:TimerUDB:status_2\ ,
        status_1 => \Timer:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer:TimerUDB:status_tc\ ,
        interrupt => Net_3433 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_3423 ,
        control_7 => \Timer:TimerUDB:control_7\ ,
        control_6 => \Timer:TimerUDB:control_6\ ,
        control_5 => \Timer:TimerUDB:control_5\ ,
        control_4 => \Timer:TimerUDB:control_4\ ,
        control_3 => \Timer:TimerUDB:control_3\ ,
        control_2 => \Timer:TimerUDB:control_2\ ,
        control_1 => MODIN7_1 ,
        control_0 => MODIN7_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=10, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3786) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare2\ * \PWM:PWMUDB:cmp2_less\
        );
        Output = \PWM:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3786) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3786) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_3786 ,
        cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM:PWMUDB:tc_i\ ,
        cl1_comb => \PWM:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_3786 ,
        status_3 => \PWM:PWMUDB:status_3\ ,
        status_2 => \PWM:PWMUDB:status_2\ ,
        status_1 => \PWM:PWMUDB:status_1\ ,
        status_0 => \PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_3786 ,
        control_7 => \PWM:PWMUDB:control_7\ ,
        control_6 => \PWM:PWMUDB:control_6\ ,
        control_5 => \PWM:PWMUDB:control_5\ ,
        control_4 => \PWM:PWMUDB:control_4\ ,
        control_3 => \PWM:PWMUDB:control_3\ ,
        control_2 => \PWM:PWMUDB:control_2\ ,
        control_1 => \PWM:PWMUDB:control_1\ ,
        control_0 => \PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Buzzer_PWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_3666 ,
        cs_addr_2 => \Buzzer_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \Buzzer_PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \Buzzer_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \Buzzer_PWM:PWMUDB:tc_i\ ,
        chain_in => \Buzzer_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Buzzer_PWM:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_310, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_310 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_IR:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => Net_4020 ,
        cs_addr_1 => \Timer_IR:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_IR:TimerUDB:per_zero\ ,
        f0_load => \Timer_IR:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_IR:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_IR:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }
}

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3786) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp2_less\
        );
        Output = \PWM:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_142, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3786) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_142 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_167, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3786) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp2_less\
        );
        Output = Net_167 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3786) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_3169, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3172
        );
        Output = Net_3169 (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Buzzer_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3666) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Buzzer_PWM:PWMUDB:control_7\
        );
        Output = \Buzzer_PWM:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3494, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3666) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Buzzer_PWM:PWMUDB:runmode_enable\ * 
              \Buzzer_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_3494 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Buzzer_PWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_3666 ,
        cs_addr_2 => \Buzzer_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \Buzzer_PWM:PWMUDB:runmode_enable\ ,
        chain_out => \Buzzer_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Buzzer_PWM:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\Buzzer_PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_3666 ,
        control_7 => \Buzzer_PWM:PWMUDB:control_7\ ,
        control_6 => \Buzzer_PWM:PWMUDB:control_6\ ,
        control_5 => \Buzzer_PWM:PWMUDB:control_5\ ,
        control_4 => \Buzzer_PWM:PWMUDB:control_4\ ,
        control_3 => \Buzzer_PWM:PWMUDB:control_3\ ,
        control_2 => \Buzzer_PWM:PWMUDB:control_2\ ,
        control_1 => \Buzzer_PWM:PWMUDB:control_1\ ,
        control_0 => \Buzzer_PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =IR_isr
        PORT MAP (
            interrupt => Net_3997 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\ADC_Battery:IRQ\
        PORT MAP (
            interrupt => Net_3990 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\RTC:isr\
        PORT MAP (
            interrupt => OPPS_OUT );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =sensor_isr
        PORT MAP (
            interrupt => Net_4018 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =ultra_isr
        PORT MAP (
            interrupt => Net_3433 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=1]: 
Pin : Name = IR_led(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IR_led(0)__PA ,
        pad => IR_led(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \ADC_Battery:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_Battery:Bypass(0)\__PA ,
        analog_term => \ADC_Battery:Net_210\ ,
        pad => \ADC_Battery:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Trig(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trig(0)__PA ,
        pad => Trig(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=7]: 
Pin : Name = IR_receiver(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IR_receiver(0)__PA ,
        fb => Net_3800 ,
        pad => IR_receiver(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Echo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo(0)__PA ,
        fb => Net_3436 ,
        pad => Echo(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = BatteryLed(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BatteryLed(0)__PA ,
        pad => BatteryLed(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SW1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW1(0)__PA ,
        pad => SW1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = ShieldLed(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ShieldLed(0)__PA ,
        pad => ShieldLed(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Battery_pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Battery_pin(0)__PA ,
        analog_term => Net_3407 ,
        pad => Battery_pin(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = L2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => L2(0)__PA ,
        fb => Net_3862 ,
        pad => L2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = R2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => R2(0)__PA ,
        fb => Net_3930 ,
        pad => R2(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=4]: 
Pin : Name = L1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => L1(0)__PA ,
        fb => Net_3172 ,
        pad => L1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MotorPwmLeft(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MotorPwmLeft(0)__PA ,
        pin_input => Net_142 ,
        pad => MotorPwmLeft(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MotorPwmRight(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MotorPwmRight(0)__PA ,
        pin_input => Net_167 ,
        pad => MotorPwmRight(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MotorDirLeft(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MotorDirLeft(0)__PA ,
        pad => MotorDirLeft(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \I2C:Net_1109_0\ ,
        pin_input => \I2C:Net_643_0\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \I2C:Net_1109_1\ ,
        pin_input => \I2C:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = R1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => R1(0)__PA ,
        fb => Net_2929 ,
        pad => R1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_315 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_310 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = MotorDirRight(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MotorDirRight(0)__PA ,
        pad => MotorDirRight(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Buzzer(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Buzzer(0)__PA ,
        pin_input => Net_3494 ,
        pad => Buzzer(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = R3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => R3(0)__PA ,
        fb => Net_3152 ,
        pad => R3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = L3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => L3(0)__PA ,
        fb => Net_3153 ,
        pad => L3(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => \ADC_Battery:Net_385\ ,
            aclk_0 => \ADC_Battery:Net_385_local\ ,
            clk_a_dig_glb_0 => \ADC_Battery:Net_381\ ,
            clk_a_dig_0 => \ADC_Battery:Net_381_local\ ,
            dclk_glb_0 => Net_4020 ,
            dclk_0 => Net_4020_local ,
            dclk_glb_1 => Net_3423 ,
            dclk_1 => Net_3423_local ,
            dclk_glb_2 => \UART_1:Net_9\ ,
            dclk_2 => \UART_1:Net_9_local\ ,
            dclk_glb_3 => Net_3666 ,
            dclk_3 => Net_3666_local ,
            dclk_glb_4 => Net_3786 ,
            dclk_4 => Net_3786_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C:Net_1109_0\ ,
            sda_in => \I2C:Net_1109_1\ ,
            scl_out => \I2C:Net_643_0\ ,
            sda_out => \I2C:sda_x_wire\ ,
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: 
    Pm Block @ F(PM,0): 
    pmcell: Name =PM
        PORT MAP (
            onepps_int => OPPS_OUT );
        Properties:
        {
        }
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer_L1:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            capture => Net_3169 ,
            timer_reset => Net_3817 ,
            tc => \Timer_L1:Net_51\ ,
            cmp => \Timer_L1:Net_261\ ,
            irq => Net_3205 );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\Timer_L3:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            capture => Net_3160 ,
            timer_reset => Net_3817 ,
            tc => \Timer_L3:Net_51\ ,
            cmp => \Timer_L3:Net_261\ ,
            irq => Net_3177 );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\Timer_R1:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            capture => Net_2267 ,
            timer_reset => Net_3817 ,
            tc => \Timer_R1:Net_51\ ,
            cmp => \Timer_R1:Net_261\ ,
            irq => Net_2909 );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,3): 
    timercell: Name =\Timer_R3:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            capture => Net_2789 ,
            timer_reset => Net_3817 ,
            tc => \Timer_R3:Net_51\ ,
            cmp => \Timer_R3:Net_261\ ,
            irq => Net_3270 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC_Battery:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_Battery:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC_Battery:ADC_SAR\
        PORT MAP (
            vplus => Net_3407 ,
            vminus => \ADC_Battery:Net_126\ ,
            ext_pin => \ADC_Battery:Net_210\ ,
            vrefhi_out => \ADC_Battery:Net_126\ ,
            vref => \ADC_Battery:Net_235\ ,
            clock => \ADC_Battery:Net_385\ ,
            pump_clock => \ADC_Battery:Net_385\ ,
            irq => \ADC_Battery:Net_252\ ,
            next => Net_3993 ,
            data_out_udb_11 => \ADC_Battery:Net_207_11\ ,
            data_out_udb_10 => \ADC_Battery:Net_207_10\ ,
            data_out_udb_9 => \ADC_Battery:Net_207_9\ ,
            data_out_udb_8 => \ADC_Battery:Net_207_8\ ,
            data_out_udb_7 => \ADC_Battery:Net_207_7\ ,
            data_out_udb_6 => \ADC_Battery:Net_207_6\ ,
            data_out_udb_5 => \ADC_Battery:Net_207_5\ ,
            data_out_udb_4 => \ADC_Battery:Net_207_4\ ,
            data_out_udb_3 => \ADC_Battery:Net_207_3\ ,
            data_out_udb_2 => \ADC_Battery:Net_207_2\ ,
            data_out_udb_1 => \ADC_Battery:Net_207_1\ ,
            data_out_udb_0 => \ADC_Battery:Net_207_0\ ,
            eof_udb => Net_3990 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                         | 
Port | Pin | Fixed |      Type |       Drive Mode |                    Name | Connections
-----+-----+-------+-----------+------------------+-------------------------+-------------------------------------------
   0 |   1 |     * |      NONE |         CMOS_OUT |               IR_led(0) | 
     |   2 |     * |      NONE |      HI_Z_ANALOG | \ADC_Battery:Bypass(0)\ | Analog(\ADC_Battery:Net_210\)
     |   7 |     * |      NONE |         CMOS_OUT |                 Trig(0) | 
-----+-----+-------+-----------+------------------+-------------------------+-------------------------------------------
   1 |   7 |     * |      NONE |     HI_Z_DIGITAL |          IR_receiver(0) | FB(Net_3800)
-----+-----+-------+-----------+------------------+-------------------------+-------------------------------------------
   2 |   0 |     * |      NONE |      RES_PULL_UP |                 Echo(0) | FB(Net_3436)
     |   1 |     * |      NONE |         CMOS_OUT |           BatteryLed(0) | 
     |   2 |     * |      NONE |      RES_PULL_UP |                  SW1(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |            ShieldLed(0) | 
     |   5 |     * |      NONE |      HI_Z_ANALOG |          Battery_pin(0) | Analog(Net_3407)
     |   6 |     * |      NONE |         CMOS_OUT |                   L2(0) | FB(Net_3862)
     |   7 |     * |      NONE |         CMOS_OUT |                   R2(0) | FB(Net_3930)
-----+-----+-------+-----------+------------------+-------------------------+-------------------------------------------
   3 |   4 |     * |      NONE |         CMOS_OUT |                   L1(0) | FB(Net_3172)
     |   5 |     * |      NONE |         CMOS_OUT |         MotorPwmLeft(0) | In(Net_142)
     |   6 |     * |      NONE |         CMOS_OUT |        MotorPwmRight(0) | In(Net_167)
     |   7 |     * |      NONE |         CMOS_OUT |         MotorDirLeft(0) | 
-----+-----+-------+-----------+------------------+-------------------------+-------------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |                SCL_1(0) | FB(\I2C:Net_1109_0\), In(\I2C:Net_643_0\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |                SDA_1(0) | FB(\I2C:Net_1109_1\), In(\I2C:sda_x_wire\)
     |   4 |     * |      NONE |         CMOS_OUT |                   R1(0) | FB(Net_2929)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |                 Rx_1(0) | FB(Net_315)
     |   7 |     * |      NONE |         CMOS_OUT |                 Tx_1(0) | In(Net_310)
-----+-----+-------+-----------+------------------+-------------------------+-------------------------------------------
  15 |   0 |     * |      NONE |         CMOS_OUT |        MotorDirRight(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |               Buzzer(0) | In(Net_3494)
     |   4 |     * |      NONE |         CMOS_OUT |                   R3(0) | FB(Net_3152)
     |   5 |     * |      NONE |         CMOS_OUT |                   L3(0) | FB(Net_3153)
------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.077ms
Digital Placement phase: Elapsed time ==> 2s.565ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "ZumoBot_r.vh2" --pcf-path "ZumoBot.pco" --des-name "ZumoBot" --dsf-path "ZumoBot.dsf" --sdc-path "ZumoBot.sdc" --lib-path "ZumoBot_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.040ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.268ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in ZumoBot_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.770ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.320ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.834ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.835ms
API generation phase: Elapsed time ==> 3s.274ms
Dependency generation phase: Elapsed time ==> 0s.030ms
Cleanup phase: Elapsed time ==> 0s.001ms
