\hypertarget{structgioPort}{}\section{gio\+Port Struct Reference}
\label{structgioPort}\index{gio\+Port@{gio\+Port}}


G\+IO Port Register Definition.  




{\ttfamily \#include $<$reg\+\_\+gio.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32 \mbox{\hyperlink{structgioPort_a1f1a5295bf3ad0455785999aa4c4ac1b}{D\+IR}}
\item 
uint32 \mbox{\hyperlink{structgioPort_a030ab5436eb43138b1cb24a9fb722db0}{D\+IN}}
\item 
uint32 \mbox{\hyperlink{structgioPort_a2a53ae1c23a10b5fc826b78a38927160}{D\+O\+UT}}
\item 
uint32 \mbox{\hyperlink{structgioPort_a4cf17b67c320fb97fcb65bab69838b4c}{D\+S\+ET}}
\item 
uint32 \mbox{\hyperlink{structgioPort_afa989d52e06c43f976fae81a3dcc03cf}{D\+C\+LR}}
\item 
uint32 \mbox{\hyperlink{structgioPort_ab00723758dea485f173b09a6a50efbaa}{P\+DR}}
\item 
uint32 \mbox{\hyperlink{structgioPort_a71985cf7f14f11f0a4dff3dc91eee3e7}{P\+U\+L\+D\+IS}}
\item 
uint32 \mbox{\hyperlink{structgioPort_a4372c64b0ca6aed9e2908f6195cb6581}{P\+SL}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
G\+IO Port Register Definition. 

Definition at line 96 of file reg\+\_\+gio.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{structgioPort_afa989d52e06c43f976fae81a3dcc03cf}\label{structgioPort_afa989d52e06c43f976fae81a3dcc03cf}} 
\index{gio\+Port@{gio\+Port}!D\+C\+LR@{D\+C\+LR}}
\index{D\+C\+LR@{D\+C\+LR}!gio\+Port@{gio\+Port}}
\subsubsection{\texorpdfstring{D\+C\+LR}{DCLR}}
{\footnotesize\ttfamily uint32 gio\+Port\+::\+D\+C\+LR}

0x0010\+: Data Output Clear Register 

Definition at line 102 of file reg\+\_\+gio.\+h.

\mbox{\Hypertarget{structgioPort_a030ab5436eb43138b1cb24a9fb722db0}\label{structgioPort_a030ab5436eb43138b1cb24a9fb722db0}} 
\index{gio\+Port@{gio\+Port}!D\+IN@{D\+IN}}
\index{D\+IN@{D\+IN}!gio\+Port@{gio\+Port}}
\subsubsection{\texorpdfstring{D\+IN}{DIN}}
{\footnotesize\ttfamily uint32 gio\+Port\+::\+D\+IN}

0x0004\+: Data Input Register 

Definition at line 99 of file reg\+\_\+gio.\+h.

\mbox{\Hypertarget{structgioPort_a1f1a5295bf3ad0455785999aa4c4ac1b}\label{structgioPort_a1f1a5295bf3ad0455785999aa4c4ac1b}} 
\index{gio\+Port@{gio\+Port}!D\+IR@{D\+IR}}
\index{D\+IR@{D\+IR}!gio\+Port@{gio\+Port}}
\subsubsection{\texorpdfstring{D\+IR}{DIR}}
{\footnotesize\ttfamily uint32 gio\+Port\+::\+D\+IR}

0x0000\+: Data Direction Register 

Definition at line 98 of file reg\+\_\+gio.\+h.

\mbox{\Hypertarget{structgioPort_a2a53ae1c23a10b5fc826b78a38927160}\label{structgioPort_a2a53ae1c23a10b5fc826b78a38927160}} 
\index{gio\+Port@{gio\+Port}!D\+O\+UT@{D\+O\+UT}}
\index{D\+O\+UT@{D\+O\+UT}!gio\+Port@{gio\+Port}}
\subsubsection{\texorpdfstring{D\+O\+UT}{DOUT}}
{\footnotesize\ttfamily uint32 gio\+Port\+::\+D\+O\+UT}

0x0008\+: Data Output Register 

Definition at line 100 of file reg\+\_\+gio.\+h.

\mbox{\Hypertarget{structgioPort_a4cf17b67c320fb97fcb65bab69838b4c}\label{structgioPort_a4cf17b67c320fb97fcb65bab69838b4c}} 
\index{gio\+Port@{gio\+Port}!D\+S\+ET@{D\+S\+ET}}
\index{D\+S\+ET@{D\+S\+ET}!gio\+Port@{gio\+Port}}
\subsubsection{\texorpdfstring{D\+S\+ET}{DSET}}
{\footnotesize\ttfamily uint32 gio\+Port\+::\+D\+S\+ET}

0x000C\+: Data Output Set Register 

Definition at line 101 of file reg\+\_\+gio.\+h.

\mbox{\Hypertarget{structgioPort_ab00723758dea485f173b09a6a50efbaa}\label{structgioPort_ab00723758dea485f173b09a6a50efbaa}} 
\index{gio\+Port@{gio\+Port}!P\+DR@{P\+DR}}
\index{P\+DR@{P\+DR}!gio\+Port@{gio\+Port}}
\subsubsection{\texorpdfstring{P\+DR}{PDR}}
{\footnotesize\ttfamily uint32 gio\+Port\+::\+P\+DR}

0x0014\+: Open Drain Register 

Definition at line 103 of file reg\+\_\+gio.\+h.

\mbox{\Hypertarget{structgioPort_a4372c64b0ca6aed9e2908f6195cb6581}\label{structgioPort_a4372c64b0ca6aed9e2908f6195cb6581}} 
\index{gio\+Port@{gio\+Port}!P\+SL@{P\+SL}}
\index{P\+SL@{P\+SL}!gio\+Port@{gio\+Port}}
\subsubsection{\texorpdfstring{P\+SL}{PSL}}
{\footnotesize\ttfamily uint32 gio\+Port\+::\+P\+SL}

0x001C\+: Pull Up/\+Down Selection Register 

Definition at line 105 of file reg\+\_\+gio.\+h.

\mbox{\Hypertarget{structgioPort_a71985cf7f14f11f0a4dff3dc91eee3e7}\label{structgioPort_a71985cf7f14f11f0a4dff3dc91eee3e7}} 
\index{gio\+Port@{gio\+Port}!P\+U\+L\+D\+IS@{P\+U\+L\+D\+IS}}
\index{P\+U\+L\+D\+IS@{P\+U\+L\+D\+IS}!gio\+Port@{gio\+Port}}
\subsubsection{\texorpdfstring{P\+U\+L\+D\+IS}{PULDIS}}
{\footnotesize\ttfamily uint32 gio\+Port\+::\+P\+U\+L\+D\+IS}

0x0018\+: Pullup Disable Register 

Definition at line 104 of file reg\+\_\+gio.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
generated\+\_\+launchpad/include/\mbox{\hyperlink{reg__gio_8h}{reg\+\_\+gio.\+h}}\end{DoxyCompactItemize}
