Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 334E016BF80
	for <lists+qemu-devel@lfdr.de>; Tue, 25 Feb 2020 12:22:08 +0100 (CET)
Received: from localhost ([::1]:52896 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1j6YHu-0003Np-Vp
	for lists+qemu-devel@lfdr.de; Tue, 25 Feb 2020 06:22:07 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10]:41514)
 by lists.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <mst@redhat.com>) id 1j6YH1-0002Sn-8a
 for qemu-devel@nongnu.org; Tue, 25 Feb 2020 06:21:14 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <mst@redhat.com>) id 1j6YGx-0008Eh-ND
 for qemu-devel@nongnu.org; Tue, 25 Feb 2020 06:21:11 -0500
Received: from us-smtp-2.mimecast.com ([207.211.31.81]:43096
 helo=us-smtp-delivery-1.mimecast.com)
 by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
 (Exim 4.71) (envelope-from <mst@redhat.com>) id 1j6YGx-0008BC-Hf
 for qemu-devel@nongnu.org; Tue, 25 Feb 2020 06:21:07 -0500
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com;
 s=mimecast20190719; t=1582629665;
 h=from:from:reply-to:subject:subject:date:date:message-id:message-id:
 to:to:cc:cc:mime-version:mime-version:content-type:content-type:
 content-transfer-encoding:content-transfer-encoding:
 in-reply-to:in-reply-to:references:references;
 bh=ICmJv7xhSXsUGu5DCeuR6EnCpyhUrg4E7hkNT96FssY=;
 b=SGicrqq9Ft1TAtAlTn3zNfgbXvUIOzf9q+TQbasu/VDXvKg7+TIrzDCrrWxHXZ7pmaCMR2
 sLwd+1yHBDm11zOq4Lix/tq8HFimJ/rmpTN5dDKzTaxVl0yI871TfWCsfleDsNYtaYJUUA
 InCciTNHd2idtYEa9UGS2IfzOr0XSPI=
Received: from mail-qt1-f198.google.com (mail-qt1-f198.google.com
 [209.85.160.198]) (Using TLS) by relay.mimecast.com with ESMTP id
 us-mta-409-nTUYU60xMlmNi_niaoQmEQ-1; Tue, 25 Feb 2020 06:21:03 -0500
X-MC-Unique: nTUYU60xMlmNi_niaoQmEQ-1
Received: by mail-qt1-f198.google.com with SMTP id e37so14478031qtk.7
 for <qemu-devel@nongnu.org>; Tue, 25 Feb 2020 03:21:03 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:date:from:to:cc:subject:message-id:references
 :mime-version:content-disposition:content-transfer-encoding
 :in-reply-to;
 bh=Sv446ijscWeRXPqdikcPEaj7XvvMD0Ub6JVC4ZVjnxQ=;
 b=A8zMiBBl13Yw2m5/TbPK8pC8UWY5xAzPkDcRk9nM5WjFQ2FcnsoUoo3ZOJPUGwfCkJ
 IyJHlBUk6DGttqBwzrPPpc9rixZAD1grvpO6BiR4bvn3/CpGZ6/hiY+MsEvq0thMZLOG
 Tk43S/JWzHiWpodn1UktMFxkkl2A2mjiz7KAwNYafsy2k8yQ4pzESmHYzqqB5JyK0ngT
 5fly2PXhg4UAz9+RaKYGYE3vaN/VxdIgM8fgOctS8QZLvwz4oqCUBqisS6QHz3cBGZuC
 QSqxPnnI8hSBAZrH5vtubk2hPKOfNcENHDTmqh60Vhn80UZyqjXIcS/ovmy7zFL1hXpu
 2WIQ==
X-Gm-Message-State: APjAAAU62r8Pm6cDyMp+QKVuyTXXATw0sT4T1r3Z5KRiz/A3oBB0Xycp
 W81xrdUw7fa6SmJUbPcma+TsB3FD5ynIm1wTav62XZRo5FWhUWKZyQLi9dviPzQk8vc/g2g5cna
 jAlxOAaL7RSF4tv8=
X-Received: by 2002:a37:551:: with SMTP id 78mr12408971qkf.46.1582629661906;
 Tue, 25 Feb 2020 03:21:01 -0800 (PST)
X-Google-Smtp-Source: APXvYqydD/RgL7TIvvsQKl09j35Ls2inGdQ2MQB1hAvmg7lEV0rfMbxIxBTX2iek1gjjX0LFkV/jbw==
X-Received: by 2002:a37:551:: with SMTP id 78mr12408930qkf.46.1582629661590;
 Tue, 25 Feb 2020 03:21:01 -0800 (PST)
Received: from redhat.com (bzq-79-178-2-214.red.bezeqint.net. [79.178.2.214])
 by smtp.gmail.com with ESMTPSA id
 i132sm1930400qke.41.2020.02.25.03.20.58
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Tue, 25 Feb 2020 03:21:00 -0800 (PST)
Date: Tue, 25 Feb 2020 06:20:55 -0500
From: "Michael S. Tsirkin" <mst@redhat.com>
To: Philippe =?iso-8859-1?Q?Mathieu-Daud=E9?= <philmd@redhat.com>
Subject: Re: [PATCH v4 2/3] acpi:pci-expender-bus: Add pxb support for arm
Message-ID: <20200225062011-mutt-send-email-mst@kernel.org>
References: <20200225015026.940-1-miaoyubo@huawei.com>
 <20200225015026.940-3-miaoyubo@huawei.com>
 <3086f4a2-fb0a-d276-7c76-f06474befa35@redhat.com>
MIME-Version: 1.0
In-Reply-To: <3086f4a2-fb0a-d276-7c76-f06474befa35@redhat.com>
X-Mimecast-Spam-Score: 0
X-Mimecast-Originator: redhat.com
Content-Type: text/plain; charset=iso-8859-1
Content-Transfer-Encoding: quoted-printable
Content-Disposition: inline
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
 [fuzzy]
X-Received-From: 207.211.31.81
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: peter.maydell@linaro.org, berrange@redhat.com, qemu-devel@nongnu.org,
 xiexiangyou@huawei.com, shannon.zhaosl@gmail.com,
 Yubo Miao <miaoyubo@huawei.com>, imammedo@redhat.com
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On Tue, Feb 25, 2020 at 10:47:47AM +0100, Philippe Mathieu-Daud=E9 wrote:
> On 2/25/20 2:50 AM, Yubo Miao wrote:
> > From: miaoyubo <miaoyubo@huawei.com>
> >=20
> > Currently virt machine is not supported by pxb-pcie,
> > and only one main host bridge described in ACPI tables.
> > In this patch,PXB-PCIE is supproted by arm and certain
>=20
> Typos: "expander" in subject and "supported" here.
>=20
> > resource is allocated for each pxb-pcie in acpi table.
> > The resource for the main host bridge is also reallocated.
> >=20
> > Signed-off-by: miaoyubo <miaoyubo@huawei.com>
> > ---
> >   hw/arm/virt-acpi-build.c | 115 ++++++++++++++++++++++++++++++++++++--=
-
> >   hw/arm/virt.c            |   3 +
> >   include/hw/arm/virt.h    |   7 +++
> >   3 files changed, 118 insertions(+), 7 deletions(-)
> >=20
> > diff --git a/hw/arm/virt-acpi-build.c b/hw/arm/virt-acpi-build.c
> > index 37c34748a6..be1986c60d 100644
> > --- a/hw/arm/virt-acpi-build.c
> > +++ b/hw/arm/virt-acpi-build.c
> > @@ -49,6 +49,8 @@
> >   #include "kvm_arm.h"
> >   #include "migration/vmstate.h"
> > +#include "hw/arm/virt.h"
> > +#include "hw/pci/pci_bus.h"
> >   #define ARM_SPI_BASE 32
> >   static void acpi_dsdt_add_cpus(Aml *scope, int smp_cpus)
> > @@ -266,19 +268,116 @@ static void acpi_dsdt_add_pci_osc(Aml *dev, Aml =
*scope)
> >   }
> >   static void acpi_dsdt_add_pci(Aml *scope, const MemMapEntry *memmap,
> > -                              uint32_t irq, bool use_highmem, bool hig=
hmem_ecam)
> > +                              uint32_t irq, bool use_highmem, bool hig=
hmem_ecam,
> > +                              VirtMachineState *vms)
> >   {
> >       int ecam_id =3D VIRT_ECAM_ID(highmem_ecam);
> > -    Aml *method, *crs;
> > +    Aml *method, *crs, *dev;
> > +    int count =3D 0;
> >       hwaddr base_mmio =3D memmap[VIRT_PCIE_MMIO].base;
> >       hwaddr size_mmio =3D memmap[VIRT_PCIE_MMIO].size;
> >       hwaddr base_pio =3D memmap[VIRT_PCIE_PIO].base;
> >       hwaddr size_pio =3D memmap[VIRT_PCIE_PIO].size;
> >       hwaddr base_ecam =3D memmap[ecam_id].base;
> >       hwaddr size_ecam =3D memmap[ecam_id].size;
> > +    /*
> > +     * 0x600000 would be enough for pxb device
> > +     * if it is too small, there is no enough space
> > +     * for a pcie device plugged in a pcie-root port
> > +     */
> > +    hwaddr size_addr =3D 0x600000;
> > +    hwaddr size_io =3D 0x4000;
> >       int nr_pcie_buses =3D size_ecam / PCIE_MMCFG_SIZE_MIN;
> > +    PCIBus *bus =3D VIRT_MACHINE(vms)->bus;
> > +
> > +    if (bus) {
> > +        QLIST_FOREACH(bus, &bus->child, sibling) {
> > +            uint8_t bus_num =3D pci_bus_num(bus);
> > +            uint8_t numa_node =3D pci_bus_numa_node(bus);
> > +
> > +            if (!pci_bus_is_root(bus)) {
> > +                continue;
> > +            }
> > +            /*
> > +             * Coded up the MIN of the busNr defined for pxb-pcie,
> > +             * the MIN - 1 would be the MAX bus number for the main
> > +             * host bridge.
> > +             */
> > +            if (bus_num < nr_pcie_buses) {
> > +                nr_pcie_buses =3D bus_num;
> > +            }
> > +            count++;
> > +            dev =3D aml_device("PC%.02X", bus_num);
> > +            aml_append(dev, aml_name_decl("_HID", aml_string("PNP0A08"=
)));
> > +            aml_append(dev, aml_name_decl("_CID", aml_string("PNP0A03"=
)));
> > +            aml_append(dev, aml_name_decl("_ADR", aml_int(0)));
> > +            aml_append(dev, aml_name_decl("_CCA", aml_int(1)));
> > +            aml_append(dev, aml_name_decl("_SEG", aml_int(0)));
> > +            aml_append(dev, aml_name_decl("_BBN", aml_int(bus_num)));
> > +            aml_append(dev, aml_name_decl("_UID", aml_int(bus_num)));
> > +            aml_append(dev, aml_name_decl("_STR", aml_unicode("pxb Dev=
ice")));
> > +            if (numa_node !=3D NUMA_NODE_UNASSIGNED) {
> > +                method =3D aml_method("_PXM", 0, AML_NOTSERIALIZED);
> > +                aml_append(method, aml_return(aml_int(numa_node)));
> > +                aml_append(dev, method);
> > +            }
> > +
> > +            acpi_dsdt_add_pci_route_table(dev, scope, irq);
> > +
> > +            method =3D aml_method("_CBA", 0, AML_NOTSERIALIZED);
> > +            aml_append(method, aml_return(aml_int(base_ecam)));
> > +            aml_append(dev, method);
> > +
> > +            method =3D aml_method("_CRS", 0, AML_NOTSERIALIZED);
> > +            Aml *rbuf =3D aml_resource_template();
> > +            aml_append(rbuf,
> > +                       aml_word_bus_number(AML_MIN_FIXED, AML_MAX_FIXE=
D,
> > +                                           AML_POS_DECODE, 0x0000,
> > +                                           bus_num, bus_num + 1, 0x000=
0,
> > +                                           2));
> > +            aml_append(rbuf,
> > +                       aml_dword_memory(AML_POS_DECODE, AML_MIN_FIXED,
> > +                                        AML_MAX_FIXED, AML_NON_CACHEAB=
LE,
> > +                                        AML_READ_WRITE, 0x0000,
> > +                                        base_mmio + size_mmio -
> > +                                        size_addr * count,
> > +                                        base_mmio + size_mmio - 1 -
> > +                                        size_addr * (count - 1),
> > +                                        0x0000, size_addr));
> > +            aml_append(rbuf,
> > +                       aml_dword_io(AML_MIN_FIXED, AML_MAX_FIXED,
> > +                       AML_POS_DECODE, AML_ENTIRE_RANGE,
> > +                       0x0000, size_pio - size_io * count,
> > +                       size_pio - 1 - size_io * (count - 1),
> > +                       base_pio, size_io));
> > +
> > +            if (use_highmem) {
> > +                hwaddr base_mmio_high =3D memmap[VIRT_HIGH_PCIE_MMIO].=
base;
> > +                hwaddr size_mmio_high =3D memmap[VIRT_HIGH_PCIE_MMIO].=
size;
> > +
> > +                aml_append(rbuf,
> > +                       aml_qword_memory(AML_POS_DECODE, AML_MIN_FIXED,
> > +                                        AML_MAX_FIXED, AML_NON_CACHEAB=
LE,
> > +                                        AML_READ_WRITE, 0x0000,
> > +                                        base_mmio_high + size_mmio_hig=
h -
> > +                                        size_addr * count,
> > +                                        base_mmio_high + size_mmio_hig=
h -
> > +                                        1 - size_addr * (count - 1),
> > +                                        0x0000, size_addr));
> > +            }
> > +
> > +            aml_append(method, aml_name_decl("RBUF", rbuf));
> > +            aml_append(method, aml_return(rbuf));
> > +            aml_append(dev, method);
> > +
> > +            acpi_dsdt_add_pci_osc(dev, scope);
> > +
> > +            aml_append(scope, dev);
> > +
> > +        }
> > +    }
> > -    Aml *dev =3D aml_device("%s", "PCI0");
> > +    dev =3D aml_device("%s", "PCI0");
> >       aml_append(dev, aml_name_decl("_HID", aml_string("PNP0A08")));
> >       aml_append(dev, aml_name_decl("_CID", aml_string("PNP0A03")));
> >       aml_append(dev, aml_name_decl("_SEG", aml_int(0)));
> > @@ -302,11 +401,13 @@ static void acpi_dsdt_add_pci(Aml *scope, const M=
emMapEntry *memmap,
> >       aml_append(rbuf,
> >           aml_dword_memory(AML_POS_DECODE, AML_MIN_FIXED, AML_MAX_FIXED=
,
> >                            AML_NON_CACHEABLE, AML_READ_WRITE, 0x0000, b=
ase_mmio,
> > -                         base_mmio + size_mmio - 1, 0x0000, size_mmio)=
);
> > +                         base_mmio + size_mmio - 1 - size_addr * count=
,
> > +                         0x0000, size_mmio - size_addr * count));
> >       aml_append(rbuf,
> >           aml_dword_io(AML_MIN_FIXED, AML_MAX_FIXED, AML_POS_DECODE,
> > -                     AML_ENTIRE_RANGE, 0x0000, 0x0000, size_pio - 1, b=
ase_pio,
> > -                     size_pio));
> > +                     AML_ENTIRE_RANGE, 0x0000, 0x0000,
> > +                     size_pio - 1 - size_io * count, base_pio,
> > +                     size_pio - size_io * count));
> >       if (use_highmem) {
> >           hwaddr base_mmio_high =3D memmap[VIRT_HIGH_PCIE_MMIO].base;
> > @@ -746,7 +847,7 @@ build_dsdt(GArray *table_data, BIOSLinker *linker, =
VirtMachineState *vms)
> >       acpi_dsdt_add_virtio(scope, &memmap[VIRT_MMIO],
> >                       (irqmap[VIRT_MMIO] + ARM_SPI_BASE), NUM_VIRTIO_TR=
ANSPORTS);
> >       acpi_dsdt_add_pci(scope, memmap, (irqmap[VIRT_PCIE] + ARM_SPI_BAS=
E),
> > -                      vms->highmem, vms->highmem_ecam);
> > +                      vms->highmem, vms->highmem_ecam, vms);
> >       if (vms->acpi_dev) {
> >           build_ged_aml(scope, "\\_SB."GED_DEVICE,
> >                         HOTPLUG_HANDLER(vms->acpi_dev),
> > diff --git a/hw/arm/virt.c b/hw/arm/virt.c
> > index f788fe27d6..6314928671 100644
> > --- a/hw/arm/virt.c
> > +++ b/hw/arm/virt.c
> > @@ -1246,6 +1246,9 @@ static void create_pcie(VirtMachineState *vms)
> >       }
> >       pci =3D PCI_HOST_BRIDGE(dev);
> > +
> > +    VIRT_MACHINE(qdev_get_machine())->bus =3D pci->bus;
> > +
> >       if (pci->bus) {
> >           for (i =3D 0; i < nb_nics; i++) {
> >               NICInfo *nd =3D &nd_table[i];
> > diff --git a/include/hw/arm/virt.h b/include/hw/arm/virt.h
> > index 71508bf40c..90f10a1e46 100644
> > --- a/include/hw/arm/virt.h
> > +++ b/include/hw/arm/virt.h
> > @@ -140,6 +140,13 @@ typedef struct {
> >       DeviceState *gic;
> >       DeviceState *acpi_dev;
> >       Notifier powerdown_notifier;
> > +    /*
> > +     * pointer to devices and objects
> > +     * Via going through the bus, all
> > +     * pci devices and related objectes
>=20
> Typo "objects", but I don't understand the comment well.

Yes, I don't understand what it says either.

> > +     * could be gained.
> > +     */
> > +    PCIBus *bus;
> >   } VirtMachineState;
> >   #define VIRT_ECAM_ID(high) (high ? VIRT_HIGH_PCIE_ECAM : VIRT_PCIE_EC=
AM)
> >=20


