ISim log file
Running: C:\Users\corialmt\Documents\Sophomore Year\Fall Quarter\CompArch\lab07\memory\ConnectedComponents_ConnectedComponents_sch_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -view C:/Users/corialmt/Documents/Sophomore Year/Fall Quarter/CompArch/lab07/memory/wave_form_updated.wcfg -wdb C:/Users/corialmt/Documents/Sophomore Year/Fall Quarter/CompArch/lab07/memory/ConnectedComponents_ConnectedComponents_sch_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@ise.csse.rose-hulman.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module ConnectedComponents_ConnectedComponents_sch_tb.UUT.XLXI_1.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
The opcode is  0
R-type
The opcode is 43
sw
The opcode is  0
R-type
The opcode is  0
R-type
The opcode is  0
R-type
The opcode is  0
R-type
The opcode is  0
R-type
The opcode is  0
R-type
The opcode is  0
R-type
The opcode is  0
R-type
The opcode is  0
R-type
The opcode is  0
R-type
The opcode is  4
beq
The opcode is  4
beq
The opcode is  4
beq
The opcode is  4
beq
The opcode is  4
beq
The opcode is  4
beq
The opcode is  4
beq
The opcode is  4
beq
The opcode is  4
beq
The opcode is  4
beq
The opcode is 35
lw
The opcode is 35
lw
The opcode is 35
lw
The opcode is 35
lw
The opcode is 35
lw
The opcode is 35
lw
The opcode is 35
lw
The opcode is 35
lw
The opcode is 35
lw
The opcode is 35
lw
The opcode is 43
sw
The opcode is 43
sw
The opcode is 43
sw
The opcode is 43
sw
The opcode is 43
sw
The opcode is 43
sw
The opcode is 43
sw
The opcode is 43
sw
The opcode is 43
sw
Stopped at time : 410 ns : File "C:/Users/corialmt/Documents/Sophomore Year/Fall Quarter/CompArch/lab07/memory/ConnectedComponents_tb.v" Line 65
