
../repos/coreutils/gnulib-tests/bench-sha512:     file format elf32-littlearm


Disassembly of section .init:

0001043c <.init>:
   1043c:	push	{r3, lr}
   10440:	bl	107a0 <abort@plt+0x2c0>
   10444:	pop	{r3, pc}

Disassembly of section .plt:

00010448 <strtol@plt-0x14>:
   10448:	push	{lr}		; (str lr, [sp, #-4]!)
   1044c:	ldr	lr, [pc, #4]	; 10458 <strtol@plt-0x4>
   10450:	add	lr, pc, lr
   10454:	ldr	pc, [lr, #8]!
   10458:	andeq	r3, r2, r8, lsr #23

0001045c <strtol@plt>:
   1045c:	add	ip, pc, #0, 12
   10460:	add	ip, ip, #143360	; 0x23000
   10464:	ldr	pc, [ip, #2984]!	; 0xba8

00010468 <memcpy@plt>:
   10468:	add	ip, pc, #0, 12
   1046c:	add	ip, ip, #143360	; 0x23000
   10470:	ldr	pc, [ip, #2976]!	; 0xba0

00010474 <gettimeofday@plt>:
   10474:	add	ip, pc, #0, 12
   10478:	add	ip, ip, #143360	; 0x23000
   1047c:	ldr	pc, [ip, #2968]!	; 0xb98

00010480 <malloc@plt>:
   10480:	add	ip, pc, #0, 12
   10484:	add	ip, ip, #143360	; 0x23000
   10488:	ldr	pc, [ip, #2960]!	; 0xb90

0001048c <__libc_start_main@plt>:
   1048c:	add	ip, pc, #0, 12
   10490:	add	ip, ip, #143360	; 0x23000
   10494:	ldr	pc, [ip, #2952]!	; 0xb88

00010498 <__gmon_start__@plt>:
   10498:	add	ip, pc, #0, 12
   1049c:	add	ip, ip, #143360	; 0x23000
   104a0:	ldr	pc, [ip, #2944]!	; 0xb80

000104a4 <exit@plt>:
   104a4:	add	ip, pc, #0, 12
   104a8:	add	ip, ip, #143360	; 0x23000
   104ac:	ldr	pc, [ip, #2936]!	; 0xb78

000104b0 <__errno_location@plt>:
   104b0:	add	ip, pc, #0, 12
   104b4:	add	ip, ip, #143360	; 0x23000
   104b8:	ldr	pc, [ip, #2928]!	; 0xb70

000104bc <__printf_chk@plt>:
   104bc:	add	ip, pc, #0, 12
   104c0:	add	ip, ip, #143360	; 0x23000
   104c4:	ldr	pc, [ip, #2920]!	; 0xb68

000104c8 <__fprintf_chk@plt>:
   104c8:	add	ip, pc, #0, 12
   104cc:	add	ip, ip, #143360	; 0x23000
   104d0:	ldr	pc, [ip, #2912]!	; 0xb60

000104d4 <getrusage@plt>:
   104d4:	add	ip, pc, #0, 12
   104d8:	add	ip, ip, #143360	; 0x23000
   104dc:	ldr	pc, [ip, #2904]!	; 0xb58

000104e0 <abort@plt>:
   104e0:	add	ip, pc, #0, 12
   104e4:	add	ip, ip, #143360	; 0x23000
   104e8:	ldr	pc, [ip, #2896]!	; 0xb50

Disassembly of section .text:

000104f0 <.text>:
   104f0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   104f4:	vpush	{d8}
   104f8:	cmp	r0, #3
   104fc:	mov	r7, r1
   10500:	sub	sp, sp, #120	; 0x78
   10504:	bne	10714 <abort@plt+0x234>
   10508:	mov	r2, #10
   1050c:	mov	r1, #0
   10510:	ldr	r0, [r7, #4]
   10514:	bl	1045c <strtol@plt>
   10518:	mov	r2, #10
   1051c:	mov	r1, #0
   10520:	mov	r4, r0
   10524:	ldr	r0, [r7, #8]
   10528:	bl	1045c <strtol@plt>
   1052c:	mov	r5, r0
   10530:	mov	r0, r4
   10534:	bl	23420 <abort@plt+0x12f40>
   10538:	subs	r6, r0, #0
   1053c:	beq	106f4 <abort@plt+0x214>
   10540:	cmp	r4, #0
   10544:	beq	105b0 <abort@plt+0xd0>
   10548:	ldr	r7, [pc, #496]	; 10740 <abort@plt+0x260>
   1054c:	ldr	lr, [pc, #496]	; 10744 <abort@plt+0x264>
   10550:	mov	r0, r6
   10554:	mov	r2, #0
   10558:	mov	ip, #101	; 0x65
   1055c:	umull	r1, r3, r7, r2
   10560:	umull	r8, r1, lr, r2
   10564:	sub	r9, r2, #5
   10568:	sub	r8, r2, #1
   1056c:	sub	sl, r2, r1
   10570:	lsr	r3, r3, #6
   10574:	mul	r8, r9, r8
   10578:	add	r1, r1, sl, lsr #1
   1057c:	rsb	r9, r3, r3, lsl #5
   10580:	lsr	r1, r1, #6
   10584:	add	r9, r3, r9, lsl #3
   10588:	mul	r8, r2, r8
   1058c:	mul	r1, ip, r1
   10590:	add	r3, r3, r9, lsl #1
   10594:	rsb	r3, r3, r2, lsl #1
   10598:	sub	r3, r3, r1
   1059c:	add	r2, r2, #1
   105a0:	add	r3, r3, r8, lsr #6
   105a4:	cmp	r4, r2
   105a8:	strb	r3, [r0], #1
   105ac:	bne	1055c <abort@plt+0x7c>
   105b0:	add	r8, sp, #48	; 0x30
   105b4:	mov	r1, r8
   105b8:	mov	r0, #0
   105bc:	bl	104d4 <getrusage@plt>
   105c0:	ldm	r8, {r0, r1}
   105c4:	add	r2, sp, #20
   105c8:	add	r3, sp, #56	; 0x38
   105cc:	stm	r2, {r0, r1}
   105d0:	ldm	r3, {r0, r1}
   105d4:	add	r3, sp, #28
   105d8:	stm	r3, {r0, r1}
   105dc:	mov	r1, #0
   105e0:	add	r0, sp, #12
   105e4:	bl	10474 <gettimeofday@plt>
   105e8:	cmp	r5, #0
   105ec:	movgt	r7, #0
   105f0:	ble	10610 <abort@plt+0x130>
   105f4:	add	r7, r7, #1
   105f8:	mov	r2, r8
   105fc:	mov	r1, r4
   10600:	mov	r0, r6
   10604:	bl	2324c <abort@plt+0x12d6c>
   10608:	cmp	r7, r5
   1060c:	bne	105f4 <abort@plt+0x114>
   10610:	mov	r1, #0
   10614:	add	r0, sp, #4
   10618:	bl	10474 <gettimeofday@plt>
   1061c:	mov	r1, r8
   10620:	mov	r0, #0
   10624:	bl	104d4 <getrusage@plt>
   10628:	ldr	r3, [sp, #12]
   1062c:	ldr	ip, [sp, #4]
   10630:	ldr	r1, [pc, #272]	; 10748 <abort@plt+0x268>
   10634:	ldr	r2, [sp, #8]
   10638:	sub	ip, ip, r3
   1063c:	ldr	r3, [sp, #16]
   10640:	mla	ip, r1, ip, r2
   10644:	vldr	d8, [pc, #236]	; 10738 <abort@plt+0x258>
   10648:	ldr	r2, [sp, #28]
   1064c:	sub	ip, ip, r3
   10650:	ldr	r4, [sp, #48]	; 0x30
   10654:	vmov	s15, ip
   10658:	ldr	r3, [sp, #20]
   1065c:	ldr	lr, [sp, #56]	; 0x38
   10660:	ldr	r0, [sp, #60]	; 0x3c
   10664:	vcvt.f64.s32	d7, s15
   10668:	sub	r4, r4, r3
   1066c:	sub	lr, lr, r2
   10670:	ldr	r3, [sp, #52]	; 0x34
   10674:	mla	lr, r1, lr, r0
   10678:	mla	r4, r1, r4, r3
   1067c:	vdiv.f64	d6, d7, d8
   10680:	ldr	r0, [sp, #24]
   10684:	ldr	r1, [sp, #32]
   10688:	sub	r4, r4, r0
   1068c:	sub	lr, lr, r1
   10690:	mov	r0, #1
   10694:	ldr	r1, [pc, #176]	; 1074c <abort@plt+0x26c>
   10698:	str	ip, [sp, #36]	; 0x24
   1069c:	str	lr, [sp, #44]	; 0x2c
   106a0:	str	r4, [sp, #40]	; 0x28
   106a4:	vmov	r2, r3, d6
   106a8:	bl	104bc <__printf_chk@plt>
   106ac:	vldr	s15, [sp, #40]	; 0x28
   106b0:	ldr	r1, [pc, #152]	; 10750 <abort@plt+0x270>
   106b4:	mov	r0, #1
   106b8:	vcvt.f64.s32	d7, s15
   106bc:	vdiv.f64	d6, d7, d8
   106c0:	vmov	r2, r3, d6
   106c4:	bl	104bc <__printf_chk@plt>
   106c8:	vldr	s15, [sp, #44]	; 0x2c
   106cc:	ldr	r1, [pc, #128]	; 10754 <abort@plt+0x274>
   106d0:	mov	r0, #1
   106d4:	vcvt.f64.s32	d7, s15
   106d8:	vdiv.f64	d6, d7, d8
   106dc:	vmov	r2, r3, d6
   106e0:	bl	104bc <__printf_chk@plt>
   106e4:	mov	r0, #0
   106e8:	add	sp, sp, #120	; 0x78
   106ec:	vpop	{d8}
   106f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   106f4:	ldr	r1, [pc, #92]	; 10758 <abort@plt+0x278>
   106f8:	ldr	r3, [r7]
   106fc:	ldr	r2, [pc, #88]	; 1075c <abort@plt+0x27c>
   10700:	ldr	r0, [r1]
   10704:	mov	r1, #1
   10708:	bl	104c8 <__fprintf_chk@plt>
   1070c:	mov	r0, #1
   10710:	b	106e8 <abort@plt+0x208>
   10714:	ldr	r1, [pc, #60]	; 10758 <abort@plt+0x278>
   10718:	ldr	r3, [r7]
   1071c:	ldr	r2, [pc, #60]	; 10760 <abort@plt+0x280>
   10720:	ldr	r0, [r1]
   10724:	mov	r1, #1
   10728:	bl	104c8 <__fprintf_chk@plt>
   1072c:	mov	r0, #1
   10730:	bl	104a4 <exit@plt>
   10734:	nop			; (mov r0, r0)
   10738:	andeq	r0, r0, r0
   1073c:	smlawbmi	lr, r0, r4, r8
   10740:	sbcscs	r6, r5, r9, lsr fp
   10744:	strbtmi	r8, [pc], #-1623	; 1074c <abort@plt+0x26c>
   10748:	andeq	r4, pc, r0, asr #4
   1074c:	strdeq	r3, [r2], -r0
   10750:	andeq	r3, r2, r0, lsl #10
   10754:	andeq	r3, r2, ip, lsl #10
   10758:	andeq	r4, r3, r8, asr #32
   1075c:	ldrdeq	r3, [r2], -r8
   10760:			; <UNDEFINED> instruction: 0x000234bc
   10764:	mov	fp, #0
   10768:	mov	lr, #0
   1076c:	pop	{r1}		; (ldr r1, [sp], #4)
   10770:	mov	r2, sp
   10774:	push	{r2}		; (str r2, [sp, #-4]!)
   10778:	push	{r0}		; (str r0, [sp, #-4]!)
   1077c:	ldr	ip, [pc, #16]	; 10794 <abort@plt+0x2b4>
   10780:	push	{ip}		; (str ip, [sp, #-4]!)
   10784:	ldr	r0, [pc, #12]	; 10798 <abort@plt+0x2b8>
   10788:	ldr	r3, [pc, #12]	; 1079c <abort@plt+0x2bc>
   1078c:	bl	1048c <__libc_start_main@plt>
   10790:	bl	104e0 <abort@plt>
   10794:	andeq	r3, r2, ip, lsr #9
   10798:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   1079c:	andeq	r3, r2, ip, asr #8
   107a0:	ldr	r3, [pc, #20]	; 107bc <abort@plt+0x2dc>
   107a4:	ldr	r2, [pc, #20]	; 107c0 <abort@plt+0x2e0>
   107a8:	add	r3, pc, r3
   107ac:	ldr	r2, [r3, r2]
   107b0:	cmp	r2, #0
   107b4:	bxeq	lr
   107b8:	b	10498 <__gmon_start__@plt>
   107bc:	andeq	r3, r2, r0, asr r8
   107c0:	andeq	r0, r0, ip, lsr r0
   107c4:	ldr	r3, [pc, #28]	; 107e8 <abort@plt+0x308>
   107c8:	ldr	r0, [pc, #28]	; 107ec <abort@plt+0x30c>
   107cc:	sub	r3, r3, r0
   107d0:	cmp	r3, #6
   107d4:	bxls	lr
   107d8:	ldr	r3, [pc, #16]	; 107f0 <abort@plt+0x310>
   107dc:	cmp	r3, #0
   107e0:	bxeq	lr
   107e4:	bx	r3
   107e8:	andeq	r4, r3, fp, asr #32
   107ec:	andeq	r4, r3, r8, asr #32
   107f0:	andeq	r0, r0, r0
   107f4:	ldr	r1, [pc, #36]	; 10820 <abort@plt+0x340>
   107f8:	ldr	r0, [pc, #36]	; 10824 <abort@plt+0x344>
   107fc:	sub	r1, r1, r0
   10800:	asr	r1, r1, #2
   10804:	add	r1, r1, r1, lsr #31
   10808:	asrs	r1, r1, #1
   1080c:	bxeq	lr
   10810:	ldr	r3, [pc, #16]	; 10828 <abort@plt+0x348>
   10814:	cmp	r3, #0
   10818:	bxeq	lr
   1081c:	bx	r3
   10820:	andeq	r4, r3, r8, asr #32
   10824:	andeq	r4, r3, r8, asr #32
   10828:	andeq	r0, r0, r0
   1082c:	push	{r4, lr}
   10830:	ldr	r4, [pc, #24]	; 10850 <abort@plt+0x370>
   10834:	ldrb	r3, [r4]
   10838:	cmp	r3, #0
   1083c:	popne	{r4, pc}
   10840:	bl	107c4 <abort@plt+0x2e4>
   10844:	mov	r3, #1
   10848:	strb	r3, [r4]
   1084c:	pop	{r4, pc}
   10850:	andeq	r4, r3, ip, asr #32
   10854:	ldr	r0, [pc, #40]	; 10884 <abort@plt+0x3a4>
   10858:	ldr	r3, [r0]
   1085c:	cmp	r3, #0
   10860:	bne	10868 <abort@plt+0x388>
   10864:	b	107f4 <abort@plt+0x314>
   10868:	ldr	r3, [pc, #24]	; 10888 <abort@plt+0x3a8>
   1086c:	cmp	r3, #0
   10870:	beq	10864 <abort@plt+0x384>
   10874:	push	{r4, lr}
   10878:	blx	r3
   1087c:	pop	{r4, lr}
   10880:	b	107f4 <abort@plt+0x314>
   10884:	andeq	r3, r3, r4, lsl pc
	...
   10890:	push	{r4, r5, r6, r7, r8, r9}
   10894:	mov	r1, #0
   10898:	add	r7, pc, #120	; 0x78
   1089c:	ldrd	r6, [r7]
   108a0:	add	r5, pc, #120	; 0x78
   108a4:	ldrd	r4, [r5]
   108a8:	add	r3, pc, #120	; 0x78
   108ac:	ldrd	r2, [r3]
   108b0:	add	r9, pc, #120	; 0x78
   108b4:	ldrd	r8, [r9]
   108b8:	strd	r6, [r0]
   108bc:	add	r7, pc, #116	; 0x74
   108c0:	ldrd	r6, [r7]
   108c4:	strd	r4, [r0, #8]
   108c8:	strd	r2, [r0, #16]
   108cc:	add	r5, pc, #108	; 0x6c
   108d0:	ldrd	r4, [r5]
   108d4:	add	r3, pc, #108	; 0x6c
   108d8:	ldrd	r2, [r3]
   108dc:	strd	r8, [r0, #24]
   108e0:	add	r9, pc, #104	; 0x68
   108e4:	ldrd	r8, [r9]
   108e8:	strd	r6, [r0, #32]
   108ec:	mov	r6, #0
   108f0:	mov	r7, #0
   108f4:	strd	r4, [r0, #40]	; 0x28
   108f8:	strd	r8, [r0, #56]	; 0x38
   108fc:	strd	r6, [r0, #72]	; 0x48
   10900:	strd	r6, [r0, #64]	; 0x40
   10904:	strd	r2, [r0, #48]	; 0x30
   10908:	str	r1, [r0, #80]	; 0x50
   1090c:	pop	{r4, r5, r6, r7, r8, r9}
   10910:	bx	lr
   10914:	nop			; (mov r0, r0)
   10918:	vtbl.8	d12, {d12-d13}, d8
   1091c:	bvs	28a2c0 <stderr@@GLIBC_2.4+0x256278>
   10920:	strbhi	sl, [sl], #1851	; 0x73b
   10924:	bllt	19fc340 <stderr@@GLIBC_2.4+0x19c82f8>
   10928:	vcmla.f32	d15, d4, d27[0], #90
   1092c:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   10930:	svcpl	0x001d36f1
   10934:	strbge	pc, [pc, #-1338]	; 10402 <strtol@plt-0x5a>	; <UNPREDICTABLE>
   10938:	sfmge	f0, 3, [r6, #836]!	; 0x344
   1093c:	tstpl	lr, pc, ror r2
   10940:	blcs	fab9c4 <stderr@@GLIBC_2.4+0xf7797c>
   10944:	blls	16ab7c <stderr@@GLIBC_2.4+0x136b34>
   10948:	blx	107fefe <stderr@@GLIBC_2.4+0x104beb6>
   1094c:	svcne	0x0083d9ab
   10950:	cmnne	lr, #1073741854	; 0x4000001e
   10954:	blpl	ff843dc0 <stderr@@GLIBC_2.4+0xff80fd78>
   10958:	push	{r4, r5, r6, r7, r8, r9}
   1095c:	mov	r1, #0
   10960:	add	r7, pc, #120	; 0x78
   10964:	ldrd	r6, [r7]
   10968:	add	r5, pc, #120	; 0x78
   1096c:	ldrd	r4, [r5]
   10970:	add	r3, pc, #120	; 0x78
   10974:	ldrd	r2, [r3]
   10978:	add	r9, pc, #120	; 0x78
   1097c:	ldrd	r8, [r9]
   10980:	strd	r6, [r0]
   10984:	add	r7, pc, #116	; 0x74
   10988:	ldrd	r6, [r7]
   1098c:	strd	r4, [r0, #8]
   10990:	strd	r2, [r0, #16]
   10994:	add	r5, pc, #108	; 0x6c
   10998:	ldrd	r4, [r5]
   1099c:	add	r3, pc, #108	; 0x6c
   109a0:	ldrd	r2, [r3]
   109a4:	strd	r8, [r0, #24]
   109a8:	add	r9, pc, #104	; 0x68
   109ac:	ldrd	r8, [r9]
   109b0:	strd	r6, [r0, #32]
   109b4:	mov	r6, #0
   109b8:	mov	r7, #0
   109bc:	strd	r4, [r0, #40]	; 0x28
   109c0:	strd	r8, [r0, #56]	; 0x38
   109c4:	strd	r6, [r0, #72]	; 0x48
   109c8:	strd	r6, [r0, #64]	; 0x40
   109cc:	strd	r2, [r0, #48]	; 0x30
   109d0:	str	r1, [r0, #80]	; 0x50
   109d4:	pop	{r4, r5, r6, r7, r8, r9}
   109d8:	bx	lr
   109dc:	nop			; (mov r0, r0)
   109e0:	ldrdgt	r9, [r5, -r8]
   109e4:	blgt	feef7f60 <stderr@@GLIBC_2.4+0xfeec3f18>
   109e8:	ldrbtcc	sp, [ip], -r7, lsl #10
   109ec:	addsvs	r2, sl, #688128	; 0xa8000
   109f0:	rsbscc	sp, r0, r7, lsl sp
   109f4:	cmpls	r9, sl, asr r1
   109f8:			; <UNDEFINED> instruction: 0xf70e5939
   109fc:	strne	lr, [pc, #-3288]!	; fd2c <strtol@plt-0x730>
   10a00:			; <UNDEFINED> instruction: 0xffc00b31
   10a04:	ldrvs	r2, [r3, -r7, ror #12]!
   10a08:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   10a0c:			; <UNDEFINED> instruction: 0x8eb44a87
   10a10:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   10a14:	blle	31c250 <stderr@@GLIBC_2.4+0x2e8208>
   10a18:	cdplt	15, 15, cr4, cr10, cr4, {5}
   10a1c:			; <UNDEFINED> instruction: 0x47b5481d
   10a20:	push	{r4, r5, lr}
   10a24:	sub	ip, r0, #8
   10a28:	sub	sp, sp, #12
   10a2c:	mov	r5, r1
   10a30:	add	r4, r0, #56	; 0x38
   10a34:	mov	r2, r1
   10a38:	ldr	lr, [ip, #8]!
   10a3c:	mov	r3, sp
   10a40:	rev	lr, lr
   10a44:	ldr	r1, [ip, #4]
   10a48:	str	lr, [sp, #4]
   10a4c:	rev	r1, r1
   10a50:	str	r1, [sp]
   10a54:	ldm	r3!, {r0, r1}
   10a58:	cmp	ip, r4
   10a5c:	add	r2, r2, #8
   10a60:	str	r0, [r2, #-8]
   10a64:	str	r1, [r2, #-4]
   10a68:	bne	10a38 <abort@plt+0x558>
   10a6c:	mov	r0, r5
   10a70:	add	sp, sp, #12
   10a74:	pop	{r4, r5, pc}
   10a78:	push	{r4, r5, lr}
   10a7c:	sub	ip, r0, #8
   10a80:	sub	sp, sp, #12
   10a84:	mov	r5, r1
   10a88:	add	r4, r0, #40	; 0x28
   10a8c:	mov	r2, r1
   10a90:	ldr	lr, [ip, #8]!
   10a94:	mov	r3, sp
   10a98:	rev	lr, lr
   10a9c:	ldr	r1, [ip, #4]
   10aa0:	str	lr, [sp, #4]
   10aa4:	rev	r1, r1
   10aa8:	str	r1, [sp]
   10aac:	ldm	r3!, {r0, r1}
   10ab0:	cmp	ip, r4
   10ab4:	add	r2, r2, #8
   10ab8:	str	r0, [r2, #-8]
   10abc:	str	r1, [r2, #-4]
   10ac0:	bne	10a90 <abort@plt+0x5b0>
   10ac4:	mov	r0, r5
   10ac8:	add	sp, sp, #12
   10acc:	pop	{r4, r5, pc}
   10ad0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10ad4:	sub	sp, sp, #7296	; 0x1c80
   10ad8:	sub	sp, sp, #52	; 0x34
   10adc:	add	r3, sp, #7168	; 0x1c00
   10ae0:	add	r3, r3, #44	; 0x2c
   10ae4:	mov	lr, r2
   10ae8:	str	r2, [r3]
   10aec:	ldrd	r2, [r2, #64]	; 0x40
   10af0:	mov	r5, #0
   10af4:	ldrd	r6, [lr, #72]	; 0x48
   10af8:	adds	r2, r2, r1
   10afc:	adc	r3, r3, r5
   10b00:	cmp	r5, r3
   10b04:	cmpeq	r1, r2
   10b08:	ldrd	r8, [lr, #24]
   10b0c:	mov	ip, lr
   10b10:	movhi	ip, #1
   10b14:	movls	ip, #0
   10b18:	adds	r6, r6, ip
   10b1c:	add	r4, sp, #7168	; 0x1c00
   10b20:	adc	r7, r7, #0
   10b24:	add	r4, r4, #40	; 0x28
   10b28:	bic	r1, r1, #7
   10b2c:	strd	r2, [lr, #64]	; 0x40
   10b30:	strd	r8, [sp, #16]
   10b34:	ldrd	r2, [lr]
   10b38:	ldrd	r8, [lr, #40]	; 0x28
   10b3c:	add	r1, r0, r1
   10b40:	ldrd	sl, [lr, #32]
   10b44:	str	r1, [r4]
   10b48:	strd	r6, [lr, #72]	; 0x48
   10b4c:	ldrd	r4, [lr, #8]
   10b50:	ldrd	r6, [lr, #16]
   10b54:	strd	r2, [sp, #8]
   10b58:	mov	r2, r8
   10b5c:	mov	r3, r9
   10b60:	cmp	r0, r1
   10b64:	strd	sl, [sp, #24]
   10b68:	strd	r4, [sp, #40]	; 0x28
   10b6c:	strd	r6, [sp, #64]	; 0x40
   10b70:	strd	r2, [sp, #48]	; 0x30
   10b74:	ldrd	sl, [lr, #48]	; 0x30
   10b78:	ldrd	r8, [lr, #56]	; 0x38
   10b7c:	bcs	22f74 <abort@plt+0x12a94>
   10b80:	add	r1, sp, #7168	; 0x1c00
   10b84:	add	r1, r1, #32
   10b88:	strd	r8, [r1]
   10b8c:	add	r1, sp, #7168	; 0x1c00
   10b90:	add	r1, r1, #24
   10b94:	strd	sl, [r1]
   10b98:	add	r1, sp, #7168	; 0x1c00
   10b9c:	add	r1, r1, #16
   10ba0:	str	r0, [sp, #1260]	; 0x4ec
   10ba4:	strd	r2, [r1]
   10ba8:	ldrd	r0, [sp, #24]
   10bac:	add	r3, sp, #1280	; 0x500
   10bb0:	strd	sl, [sp, #32]
   10bb4:	strd	r0, [r3]
   10bb8:	ldrd	r0, [sp, #16]
   10bbc:	add	r3, sp, #1264	; 0x4f0
   10bc0:	add	r3, r3, #8
   10bc4:	strd	r0, [r3]
   10bc8:	add	r3, sp, #1264	; 0x4f0
   10bcc:	add	r1, sp, #7168	; 0x1c00
   10bd0:	strd	r6, [r3]
   10bd4:	add	r3, sp, #1248	; 0x4e0
   10bd8:	add	r1, r1, #8
   10bdc:	strd	r4, [r3]
   10be0:	ldrd	r2, [sp, #8]
   10be4:	strd	r2, [r1]
   10be8:	ldr	r1, [sp, #1260]	; 0x4ec
   10bec:	add	r3, sp, #7168	; 0x1c00
   10bf0:	ldrd	r6, [sp, #8]
   10bf4:	ldrd	sl, [sp, #32]
   10bf8:	sub	r2, r1, #8
   10bfc:	add	r3, r3, #48	; 0x30
   10c00:	add	ip, r1, #120	; 0x78
   10c04:	ldr	r0, [r2, #8]!
   10c08:	add	r3, r3, #8
   10c0c:	rev	r0, r0
   10c10:	ldr	r1, [r2, #4]
   10c14:	cmp	ip, r2
   10c18:	rev	r1, r1
   10c1c:	str	r0, [r3, #-4]
   10c20:	str	r1, [r3, #-8]
   10c24:	bne	10c04 <abort@plt+0x724>
   10c28:	mov	r4, r6
   10c2c:	mov	r5, r7
   10c30:	ldrd	r6, [sp, #24]
   10c34:	strd	r4, [sp, #8]
   10c38:	lsr	r0, r4, #28
   10c3c:	lsr	r2, r6, #14
   10c40:	orr	r2, r2, r7, lsl #18
   10c44:	str	r2, [sp, #1288]	; 0x508
   10c48:	lsr	r2, r7, #18
   10c4c:	orr	r2, r2, r6, lsl #14
   10c50:	lsr	r3, r6, #18
   10c54:	orr	r3, r3, r7, lsl #14
   10c58:	str	r2, [sp, #1300]	; 0x514
   10c5c:	add	r2, sp, #1280	; 0x500
   10c60:	str	r3, [sp, #1296]	; 0x510
   10c64:	lsr	r1, r7, #14
   10c68:	lsl	r3, r7, #23
   10c6c:	add	r2, r2, #8
   10c70:	orr	r1, r1, r6, lsl #18
   10c74:	orr	r3, r3, r6, lsr #9
   10c78:	str	r1, [sp, #1292]	; 0x50c
   10c7c:	str	r3, [sp, #1308]	; 0x51c
   10c80:	lsl	r1, r5, #30
   10c84:	lsl	r3, r6, #23
   10c88:	ldrd	r4, [r2]
   10c8c:	add	r2, sp, #1296	; 0x510
   10c90:	orr	r3, r3, r7, lsr #9
   10c94:	strd	sl, [sp, #32]
   10c98:	str	r3, [sp, #1304]	; 0x518
   10c9c:	ldrd	sl, [r2]
   10ca0:	add	r3, sp, #7168	; 0x1c00
   10ca4:	add	r3, r3, #48	; 0x30
   10ca8:	eor	r4, r4, sl
   10cac:	eor	r5, r5, fp
   10cb0:	ldrd	r2, [r3]
   10cb4:	add	fp, pc, #868	; 0x364
   10cb8:	ldrd	sl, [fp]
   10cbc:	add	lr, sp, #1296	; 0x510
   10cc0:	add	lr, lr, #8
   10cc4:	adds	r2, r2, sl
   10cc8:	adc	r3, r3, fp
   10ccc:	ldrd	sl, [sp, #32]
   10cd0:	strd	r2, [sp, #24]
   10cd4:	ldrd	r2, [sp, #48]	; 0x30
   10cd8:	eor	sl, sl, r2
   10cdc:	eor	fp, fp, r3
   10ce0:	mov	r2, sl
   10ce4:	mov	r3, fp
   10ce8:	ldrd	sl, [sp, #8]
   10cec:	orr	r0, r0, fp, lsl #4
   10cf0:	orr	r1, r1, sl, lsr #2
   10cf4:	str	r0, [sp, #1312]	; 0x520
   10cf8:	str	r1, [sp, #1324]	; 0x52c
   10cfc:	lsr	ip, fp, #28
   10d00:	lsl	r0, sl, #30
   10d04:	lsl	r1, fp, #25
   10d08:	ldrd	sl, [lr]
   10d0c:	eor	sl, sl, r4
   10d10:	eor	fp, fp, r5
   10d14:	ldrd	r4, [sp, #24]
   10d18:	strd	r6, [sp, #24]
   10d1c:	adds	r4, r4, r8
   10d20:	adc	r5, r5, r9
   10d24:	mov	r8, r4
   10d28:	mov	r9, r5
   10d2c:	mov	r4, r6
   10d30:	mov	r5, r7
   10d34:	adds	sl, sl, r8
   10d38:	and	r4, r4, r2
   10d3c:	and	r5, r5, r3
   10d40:	mov	r2, r4
   10d44:	mov	r3, r5
   10d48:	adc	fp, fp, r9
   10d4c:	ldrd	r4, [sp, #8]
   10d50:	mov	r8, sl
   10d54:	mov	r9, fp
   10d58:	ldrd	sl, [sp, #32]
   10d5c:	ldrd	r6, [sp, #40]	; 0x28
   10d60:	orr	r1, r1, r4, lsr #7
   10d64:	mov	lr, r4
   10d68:	orr	r0, r0, r5, lsr #2
   10d6c:	eor	fp, fp, r3
   10d70:	str	r1, [sp, #1332]	; 0x534
   10d74:	add	r3, sp, #1312	; 0x520
   10d78:	mov	r1, r5
   10d7c:	orr	ip, ip, r4, lsl #4
   10d80:	str	r0, [sp, #1320]	; 0x528
   10d84:	orr	r1, r1, r7
   10d88:	orr	r0, lr, r6
   10d8c:	str	ip, [sp, #1316]	; 0x524
   10d90:	mov	r5, r1
   10d94:	lsl	ip, r4, #25
   10d98:	mov	r4, r0
   10d9c:	ldrd	r0, [r3]
   10da0:	add	r3, sp, #1312	; 0x520
   10da4:	eor	sl, sl, r2
   10da8:	add	r3, r3, #8
   10dac:	strd	sl, [sp, #56]	; 0x38
   10db0:	ldrd	sl, [r3]
   10db4:	eor	r0, r0, sl
   10db8:	eor	r1, r1, fp
   10dbc:	ldrd	sl, [sp, #8]
   10dc0:	orr	r3, ip, fp, lsr #7
   10dc4:	str	r3, [sp, #1328]	; 0x530
   10dc8:	ldrd	r2, [sp, #64]	; 0x40
   10dcc:	and	r2, r2, r4
   10dd0:	and	r3, r3, r5
   10dd4:	mov	r4, r2
   10dd8:	mov	r5, r3
   10ddc:	mov	r2, sl
   10de0:	mov	r3, fp
   10de4:	and	r2, r2, r6
   10de8:	and	r3, r3, r7
   10dec:	mov	r6, r2
   10df0:	mov	r7, r3
   10df4:	ldrd	r2, [sp, #56]	; 0x38
   10df8:	adds	r2, r2, r8
   10dfc:	adc	r3, r3, r9
   10e00:	mov	r9, r3
   10e04:	add	r3, sp, #1328	; 0x530
   10e08:	mov	r8, r2
   10e0c:	ldrd	sl, [r3]
   10e10:	orr	r2, r6, r4
   10e14:	orr	r3, r7, r5
   10e18:	mov	r4, r2
   10e1c:	mov	r5, r3
   10e20:	ldrd	r2, [sp, #16]
   10e24:	eor	sl, sl, r0
   10e28:	eor	fp, fp, r1
   10e2c:	adds	r2, r2, r8
   10e30:	adc	r3, r3, r9
   10e34:	adds	r0, sl, r4
   10e38:	adc	r1, fp, r5
   10e3c:	adds	r4, r8, r0
   10e40:	mov	r8, r2
   10e44:	adc	r5, r9, r1
   10e48:	mov	r9, r3
   10e4c:	lsr	r3, r8, #18
   10e50:	mov	sl, r4
   10e54:	orr	r3, r3, r9, lsl #14
   10e58:	lsr	r2, r2, #14
   10e5c:	mov	fp, r5
   10e60:	ldrd	r6, [sp, #48]	; 0x30
   10e64:	orr	r1, r2, r9, lsl #18
   10e68:	lsr	r4, r9, #14
   10e6c:	str	r3, [sp, #1344]	; 0x540
   10e70:	ldrd	r2, [sp, #24]
   10e74:	str	r1, [sp, #1336]	; 0x538
   10e78:	lsr	r0, sl, #28
   10e7c:	lsl	r1, r5, #30
   10e80:	orr	r5, r4, r8, lsl #18
   10e84:	strd	sl, [sp, #16]
   10e88:	str	r5, [sp, #1340]	; 0x53c
   10e8c:	orr	r0, r0, fp, lsl #4
   10e90:	orr	r1, r1, sl, lsr #2
   10e94:	lsr	lr, r9, #18
   10e98:	lsl	ip, r9, #23
   10e9c:	lsl	r5, r8, #23
   10ea0:	eor	r3, r3, r7
   10ea4:	orr	lr, lr, r8, lsl #14
   10ea8:	orr	ip, ip, r8, lsr #9
   10eac:	str	r0, [sp, #1360]	; 0x550
   10eb0:	str	r1, [sp, #1372]	; 0x55c
   10eb4:	orr	r5, r5, r9, lsr #9
   10eb8:	mov	r0, r8
   10ebc:	mov	r1, r9
   10ec0:	strd	r8, [sp, #56]	; 0x38
   10ec4:	ldrd	r8, [sp, #16]
   10ec8:	and	r1, r1, r3
   10ecc:	str	lr, [sp, #1348]	; 0x544
   10ed0:	mov	r3, r1
   10ed4:	lsl	lr, sl, #30
   10ed8:	add	r1, sp, #7168	; 0x1c00
   10edc:	eor	r2, r2, r6
   10ee0:	orr	lr, lr, r9, lsr #2
   10ee4:	add	r1, r1, #56	; 0x38
   10ee8:	str	lr, [sp, #1368]	; 0x558
   10eec:	and	r0, r0, r2
   10ef0:	add	lr, sp, #1328	; 0x530
   10ef4:	str	ip, [sp, #1356]	; 0x54c
   10ef8:	lsr	r4, fp, #28
   10efc:	mov	r2, r0
   10f00:	lsl	ip, fp, #25
   10f04:	ldrd	r0, [r1]
   10f08:	add	fp, pc, #280	; 0x118
   10f0c:	ldrd	sl, [fp]
   10f10:	add	lr, lr, #8
   10f14:	orr	ip, ip, r8, lsr #7
   10f18:	str	r5, [sp, #1352]	; 0x548
   10f1c:	str	ip, [sp, #1380]	; 0x564
   10f20:	orr	r5, r4, r8, lsl #4
   10f24:	lsl	ip, r8, #25
   10f28:	ldrd	r8, [lr]
   10f2c:	add	lr, sp, #1344	; 0x540
   10f30:	adds	r0, r0, sl
   10f34:	adc	r1, r1, fp
   10f38:	ldrd	sl, [lr]
   10f3c:	str	r5, [sp, #1364]	; 0x554
   10f40:	eor	r8, r8, sl
   10f44:	eor	r9, r9, fp
   10f48:	mov	r4, r8
   10f4c:	mov	r5, r9
   10f50:	mov	r8, r6
   10f54:	mov	r9, r7
   10f58:	eor	r8, r8, r2
   10f5c:	eor	r9, r9, r3
   10f60:	mov	r2, r8
   10f64:	mov	r3, r9
   10f68:	ldrd	r8, [sp, #32]
   10f6c:	ldrd	r6, [sp, #16]
   10f70:	adds	r8, r8, r0
   10f74:	adc	r9, r9, r1
   10f78:	orr	ip, ip, r7, lsr #7
   10f7c:	mov	sl, r8
   10f80:	mov	fp, r9
   10f84:	str	ip, [sp, #1376]	; 0x560
   10f88:	ldrd	r8, [sp, #8]
   10f8c:	add	ip, sp, #1344	; 0x540
   10f90:	add	ip, ip, #8
   10f94:	orr	r0, r6, r8
   10f98:	orr	r1, r7, r9
   10f9c:	ldrd	r8, [ip]
   10fa0:	adds	sl, sl, r2
   10fa4:	add	ip, sp, #1360	; 0x550
   10fa8:	adc	fp, fp, r3
   10fac:	eor	r8, r8, r4
   10fb0:	eor	r9, r9, r5
   10fb4:	add	ip, ip, #8
   10fb8:	add	r3, sp, #1360	; 0x550
   10fbc:	mov	r6, r8
   10fc0:	mov	r7, r9
   10fc4:	ldrd	r8, [sp, #40]	; 0x28
   10fc8:	ldrd	r4, [ip]
   10fcc:	ldrd	r2, [r3]
   10fd0:	and	r8, r8, r0
   10fd4:	and	r9, r9, r1
   10fd8:	eor	r2, r2, r4
   10fdc:	eor	r3, r3, r5
   10fe0:	mov	r0, r8
   10fe4:	ldrd	r4, [sp, #16]
   10fe8:	mov	r1, r9
   10fec:	ldrd	r8, [sp, #8]
   10ff0:	add	ip, sp, #1376	; 0x560
   10ff4:	and	r4, r4, r8
   10ff8:	adds	r8, r6, sl
   10ffc:	and	r5, r5, r9
   11000:	adc	r9, r7, fp
   11004:	mov	sl, r8
   11008:	mov	fp, r9
   1100c:	ldrd	r8, [ip]
   11010:	orr	r0, r0, r4
   11014:	orr	r1, r1, r5
   11018:	b	11040 <abort@plt+0xb60>
   1101c:	nop			; (mov r0, r0)
   11020:	strle	sl, [r8, -r2, lsr #28]!
   11024:	addmi	r2, sl, #152, 30	; 0x260
   11028:	mvncs	r6, #859832320	; 0x33400000
   1102c:	teqvc	r7, r1	; <illegal shifter operand>
   11030:	mcrr	11, 2, r3, sp, cr15
   11034:	strblt	pc, [r0, #3023]	; 0xbcf	; <UNPREDICTABLE>
   11038:			; <UNDEFINED> instruction: 0x8189dbbc
   1103c:	ldmib	r5!, {r0, r2, r5, r7, r8, r9, fp, ip, lr, pc}
   11040:	ldrd	r4, [sp, #64]	; 0x40
   11044:	eor	r8, r8, r2
   11048:	eor	r9, r9, r3
   1104c:	adds	r4, r4, sl
   11050:	mov	r2, r8
   11054:	adc	r5, r5, fp
   11058:	mov	r3, r9
   1105c:	adds	r2, r2, r0
   11060:	adc	r3, r3, r1
   11064:	adds	r0, sl, r2
   11068:	adc	r1, fp, r3
   1106c:	mov	sl, r0
   11070:	lsr	r0, r4, #14
   11074:	mov	fp, r1
   11078:	orr	r0, r0, r5, lsl #18
   1107c:	lsr	r1, r4, #18
   11080:	str	r0, [sp, #1384]	; 0x568
   11084:	orr	r1, r1, r5, lsl #14
   11088:	lsr	r0, r5, #14
   1108c:	str	r1, [sp, #1392]	; 0x570
   11090:	strd	sl, [sp, #32]
   11094:	mov	r7, r0
   11098:	lsr	lr, sl, #28
   1109c:	ldrd	r0, [sp, #24]
   110a0:	lsl	ip, fp, #30
   110a4:	ldrd	sl, [sp, #56]	; 0x38
   110a8:	mov	r8, r4
   110ac:	mov	r9, r5
   110b0:	eor	r0, r0, sl
   110b4:	eor	r1, r1, fp
   110b8:	ldrd	sl, [sp, #32]
   110bc:	orr	r7, r7, r8, lsl #18
   110c0:	lsl	r4, r9, #23
   110c4:	orr	lr, lr, fp, lsl #4
   110c8:	str	lr, [sp, #1408]	; 0x580
   110cc:	lsl	lr, sl, #30
   110d0:	orr	lr, lr, fp, lsr #2
   110d4:	lsr	r5, r5, #18
   110d8:	str	r7, [sp, #1388]	; 0x56c
   110dc:	orr	r5, r5, r8, lsl #14
   110e0:	mov	r7, r9
   110e4:	orr	r4, r4, r8, lsr #9
   110e8:	str	lr, [sp, #1416]	; 0x588
   110ec:	add	lr, sp, #1376	; 0x560
   110f0:	str	r5, [sp, #1396]	; 0x574
   110f4:	str	r4, [sp, #1404]	; 0x57c
   110f8:	mov	r6, r8
   110fc:	lsl	r5, r8, #23
   11100:	lsr	r4, fp, #28
   11104:	and	r8, r8, r0
   11108:	add	lr, lr, #8
   1110c:	mov	r0, r8
   11110:	orr	r5, r5, r7, lsr #9
   11114:	orr	r4, r4, sl, lsl #4
   11118:	add	r8, sp, #7232	; 0x1c40
   1111c:	str	r5, [sp, #1400]	; 0x578
   11120:	str	r4, [sp, #1412]	; 0x584
   11124:	and	r9, r9, r1
   11128:	ldrd	r4, [lr]
   1112c:	add	lr, sp, #1392	; 0x570
   11130:	sub	r3, pc, #264	; 0x108
   11134:	ldrd	r2, [r3]
   11138:	mov	r1, r9
   1113c:	ldrd	r8, [r8]
   11140:	strd	r6, [sp, #64]	; 0x40
   11144:	ldrd	r6, [lr]
   11148:	orr	ip, ip, sl, lsr #2
   1114c:	adds	r8, r8, r2
   11150:	str	ip, [sp, #1420]	; 0x58c
   11154:	lsl	ip, fp, #25
   11158:	adc	r9, r9, r3
   1115c:	orr	ip, ip, sl, lsr #7
   11160:	eor	r4, r4, r6
   11164:	eor	r5, r5, r7
   11168:	mov	r2, r8
   1116c:	mov	r3, r9
   11170:	str	ip, [sp, #1428]	; 0x594
   11174:	mov	r6, r4
   11178:	mov	r7, r5
   1117c:	ldrd	r8, [sp, #48]	; 0x30
   11180:	ldrd	r4, [sp, #24]
   11184:	lsl	ip, sl, #25
   11188:	orr	ip, ip, fp, lsr #7
   1118c:	str	ip, [sp, #1424]	; 0x590
   11190:	add	ip, sp, #1392	; 0x570
   11194:	adds	r8, r8, r2
   11198:	eor	r4, r4, r0
   1119c:	add	ip, ip, #8
   111a0:	mov	r0, r4
   111a4:	adc	r9, r9, r3
   111a8:	eor	r5, r5, r1
   111ac:	mov	r2, r8
   111b0:	adds	r2, r2, r0
   111b4:	mov	r1, r5
   111b8:	mov	r3, r9
   111bc:	ldrd	r8, [ip]
   111c0:	add	ip, sp, #1408	; 0x580
   111c4:	adc	r3, r3, r1
   111c8:	add	ip, ip, #8
   111cc:	add	r1, sp, #1408	; 0x580
   111d0:	eor	r8, r8, r6
   111d4:	ldrd	r0, [r1]
   111d8:	eor	r9, r9, r7
   111dc:	ldrd	r6, [ip]
   111e0:	adds	r8, r8, r2
   111e4:	ldrd	r4, [sp, #16]
   111e8:	add	ip, sp, #1424	; 0x590
   111ec:	eor	r0, r0, r6
   111f0:	eor	r1, r1, r7
   111f4:	adc	r9, r9, r3
   111f8:	ldrd	r6, [sp, #8]
   111fc:	mov	r2, r8
   11200:	mov	r3, r9
   11204:	ldrd	r8, [ip]
   11208:	orr	r4, r4, sl
   1120c:	orr	r5, r5, fp
   11210:	and	r6, r6, r4
   11214:	and	r7, r7, r5
   11218:	mov	r4, r6
   1121c:	mov	r5, r7
   11220:	eor	r8, r8, r0
   11224:	ldrd	r6, [sp, #16]
   11228:	eor	r9, r9, r1
   1122c:	mov	r0, r8
   11230:	mov	r1, r9
   11234:	ldrd	r8, [sp, #40]	; 0x28
   11238:	and	r6, r6, sl
   1123c:	orr	r6, r6, r4
   11240:	adds	r8, r8, r2
   11244:	and	r7, r7, fp
   11248:	adc	r9, r9, r3
   1124c:	orr	r7, r7, r5
   11250:	adds	r0, r0, r6
   11254:	adc	r1, r1, r7
   11258:	adds	r4, r0, r2
   1125c:	adc	r5, r1, r3
   11260:	lsr	r3, r8, #18
   11264:	lsr	r2, r8, #14
   11268:	orr	r3, r3, r9, lsl #14
   1126c:	mov	r6, r4
   11270:	ldrd	sl, [sp, #56]	; 0x38
   11274:	orr	r1, r2, r9, lsl #18
   11278:	str	r3, [sp, #1440]	; 0x5a0
   1127c:	ldrd	r2, [sp, #64]	; 0x40
   11280:	str	r1, [sp, #1432]	; 0x598
   11284:	lsl	r1, r5, #30
   11288:	orr	r1, r1, r6, lsr #2
   1128c:	eor	r3, r3, fp
   11290:	str	r1, [sp, #1468]	; 0x5bc
   11294:	mov	r1, r9
   11298:	mov	r7, r5
   1129c:	lsl	ip, r9, #23
   112a0:	and	r1, r1, r3
   112a4:	lsr	r0, r6, #28
   112a8:	orr	ip, ip, r8, lsr #9
   112ac:	mov	r3, r1
   112b0:	add	r1, sp, #7232	; 0x1c40
   112b4:	lsr	r4, r9, #14
   112b8:	eor	r2, r2, sl
   112bc:	str	ip, [sp, #1452]	; 0x5ac
   112c0:	add	r1, r1, #8
   112c4:	orr	ip, r0, r7, lsl #4
   112c8:	mov	r0, r8
   112cc:	orr	r5, r4, r8, lsl #18
   112d0:	lsr	lr, r9, #18
   112d4:	and	r0, r0, r2
   112d8:	str	r5, [sp, #1436]	; 0x59c
   112dc:	orr	lr, lr, r8, lsl #14
   112e0:	strd	r8, [sp, #40]	; 0x28
   112e4:	mov	r2, r0
   112e8:	lsl	r5, r8, #23
   112ec:	ldrd	r0, [r1]
   112f0:	sub	r9, pc, #704	; 0x2c0
   112f4:	ldrd	r8, [r9]
   112f8:	str	lr, [sp, #1444]	; 0x5a4
   112fc:	lsl	lr, r6, #30
   11300:	adds	r0, r0, r8
   11304:	orr	lr, lr, r7, lsr #2
   11308:	adc	r1, r1, r9
   1130c:	str	lr, [sp, #1464]	; 0x5b8
   11310:	ldr	r9, [sp, #44]	; 0x2c
   11314:	add	lr, sp, #1424	; 0x590
   11318:	add	lr, lr, #8
   1131c:	lsr	r4, r7, #28
   11320:	orr	r5, r5, r9, lsr #9
   11324:	ldrd	r8, [lr]
   11328:	add	lr, sp, #1440	; 0x5a0
   1132c:	str	r5, [sp, #1448]	; 0x5a8
   11330:	orr	r5, r4, r6, lsl #4
   11334:	str	r5, [sp, #1460]	; 0x5b4
   11338:	ldrd	r4, [lr]
   1133c:	str	ip, [sp, #1456]	; 0x5b0
   11340:	lsl	ip, r7, #25
   11344:	orr	ip, ip, r6, lsr #7
   11348:	str	ip, [sp, #1476]	; 0x5c4
   1134c:	eor	r8, r8, r4
   11350:	eor	r9, r9, r5
   11354:	lsl	ip, r6, #25
   11358:	ldrd	r4, [sp, #24]
   1135c:	eor	sl, sl, r2
   11360:	eor	fp, fp, r3
   11364:	orr	ip, ip, r7, lsr #7
   11368:	mov	r2, sl
   1136c:	mov	r3, fp
   11370:	ldrd	sl, [sp, #32]
   11374:	str	ip, [sp, #1472]	; 0x5c0
   11378:	add	ip, sp, #1440	; 0x5a0
   1137c:	adds	r4, r4, r0
   11380:	add	ip, ip, #8
   11384:	strd	r8, [sp, #48]	; 0x30
   11388:	adc	r5, r5, r1
   1138c:	orr	sl, sl, r6
   11390:	orr	fp, fp, r7
   11394:	ldrd	r8, [ip]
   11398:	mov	r0, r4
   1139c:	mov	r1, r5
   113a0:	mov	r4, sl
   113a4:	mov	r5, fp
   113a8:	ldrd	sl, [sp, #48]	; 0x30
   113ac:	adds	r2, r2, r0
   113b0:	add	ip, sp, #1456	; 0x5b0
   113b4:	adc	r3, r3, r1
   113b8:	add	ip, ip, #8
   113bc:	add	r1, sp, #1456	; 0x5b0
   113c0:	eor	r8, r8, sl
   113c4:	eor	r9, r9, fp
   113c8:	ldrd	r0, [r1]
   113cc:	mov	sl, r8
   113d0:	mov	fp, r9
   113d4:	ldrd	r8, [ip]
   113d8:	adds	sl, sl, r2
   113dc:	add	ip, sp, #1472	; 0x5c0
   113e0:	adc	fp, fp, r3
   113e4:	mov	r2, sl
   113e8:	mov	r3, fp
   113ec:	eor	r0, r0, r8
   113f0:	ldrd	sl, [ip]
   113f4:	eor	r1, r1, r9
   113f8:	ldrd	r8, [sp, #32]
   113fc:	strd	r6, [sp, #48]	; 0x30
   11400:	eor	sl, sl, r0
   11404:	and	r8, r8, r6
   11408:	and	r9, r9, r7
   1140c:	eor	fp, fp, r1
   11410:	ldrd	r6, [sp, #16]
   11414:	mov	r0, sl
   11418:	mov	r1, fp
   1141c:	ldrd	sl, [sp, #8]
   11420:	and	r6, r6, r4
   11424:	and	r7, r7, r5
   11428:	adds	sl, sl, r2
   1142c:	orr	r8, r8, r6
   11430:	adc	fp, fp, r3
   11434:	orr	r9, r9, r7
   11438:	adds	r0, r0, r8
   1143c:	adc	r1, r1, r9
   11440:	adds	r4, r0, r2
   11444:	lsr	r2, sl, #14
   11448:	adc	r5, r1, r3
   1144c:	orr	r1, r2, fp, lsl #18
   11450:	str	r1, [sp, #1480]	; 0x5c8
   11454:	mov	r9, r5
   11458:	lsr	r3, sl, #18
   1145c:	lsl	r1, fp, #23
   11460:	orr	r3, r3, fp, lsl #14
   11464:	lsr	r2, r4, #28
   11468:	orr	r1, r1, sl, lsr #9
   1146c:	mov	r8, r4
   11470:	str	r3, [sp, #1488]	; 0x5d0
   11474:	ldrd	r6, [sp, #64]	; 0x40
   11478:	str	r1, [sp, #1500]	; 0x5dc
   1147c:	lsr	ip, fp, #14
   11480:	orr	r1, r2, r9, lsl #4
   11484:	lsl	r3, r5, #30
   11488:	ldrd	r4, [sp, #40]	; 0x28
   1148c:	orr	ip, ip, sl, lsl #18
   11490:	str	r1, [sp, #1504]	; 0x5e0
   11494:	add	r1, sp, #7232	; 0x1c40
   11498:	str	ip, [sp, #1484]	; 0x5cc
   1149c:	orr	r3, r3, r8, lsr #2
   114a0:	lsr	r0, fp, #18
   114a4:	lsr	ip, r9, #28
   114a8:	add	r1, r1, #16
   114ac:	orr	r0, r0, sl, lsl #14
   114b0:	str	r3, [sp, #1516]	; 0x5ec
   114b4:	lsl	r2, r8, #30
   114b8:	orr	ip, ip, r8, lsl #4
   114bc:	eor	r6, r6, r4
   114c0:	eor	r7, r7, r5
   114c4:	lsl	r3, r9, #25
   114c8:	mov	r4, r6
   114cc:	mov	r5, r7
   114d0:	str	r0, [sp, #1492]	; 0x5d4
   114d4:	add	r7, pc, #860	; 0x35c
   114d8:	ldrd	r6, [r7]
   114dc:	ldrd	r0, [r1]
   114e0:	str	ip, [sp, #1508]	; 0x5e4
   114e4:	orr	r3, r3, r8, lsr #7
   114e8:	orr	ip, r2, r9, lsr #2
   114ec:	str	ip, [sp, #1512]	; 0x5e8
   114f0:	mov	r2, r8
   114f4:	str	r3, [sp, #1524]	; 0x5f4
   114f8:	lsl	ip, r8, #25
   114fc:	mov	r3, r9
   11500:	ldrd	r8, [sp, #56]	; 0x38
   11504:	adds	r0, r0, r6
   11508:	adc	r1, r1, r7
   1150c:	lsl	lr, sl, #23
   11510:	adds	r8, r8, r0
   11514:	orr	lr, lr, fp, lsr #9
   11518:	adc	r9, r9, r1
   1151c:	str	lr, [sp, #1496]	; 0x5d8
   11520:	mov	r0, r8
   11524:	mov	r1, r9
   11528:	mov	r7, fp
   1152c:	ldrd	r8, [sp, #64]	; 0x40
   11530:	add	lr, sp, #1472	; 0x5c0
   11534:	and	r7, r7, r5
   11538:	add	lr, lr, #8
   1153c:	mov	r5, r7
   11540:	mov	r6, sl
   11544:	and	r6, r6, r4
   11548:	eor	r9, r9, r5
   1154c:	ldrd	r4, [lr]
   11550:	add	lr, sp, #1488	; 0x5d0
   11554:	eor	r8, r8, r6
   11558:	mov	r6, r8
   1155c:	mov	r7, r9
   11560:	ldrd	r8, [lr]
   11564:	strd	r2, [sp, #24]
   11568:	eor	r4, r4, r8
   1156c:	eor	r5, r5, r9
   11570:	ldrd	r8, [sp, #48]	; 0x30
   11574:	strd	r4, [sp, #56]	; 0x38
   11578:	orr	r4, r8, r2
   1157c:	orr	r5, r9, r3
   11580:	adds	r2, r6, r0
   11584:	orr	r3, ip, r3, lsr #7
   11588:	str	r3, [sp, #1520]	; 0x5f0
   1158c:	adc	r3, r7, r1
   11590:	add	ip, sp, #1504	; 0x5e0
   11594:	strd	r2, [sp, #8]
   11598:	add	r3, sp, #1488	; 0x5d0
   1159c:	add	r3, r3, #8
   115a0:	ldrd	r0, [r3]
   115a4:	ldrd	r2, [sp, #56]	; 0x38
   115a8:	add	ip, ip, #8
   115ac:	ldrd	r6, [ip]
   115b0:	eor	r3, r3, r1
   115b4:	add	r1, sp, #1504	; 0x5e0
   115b8:	eor	r2, r2, r0
   115bc:	ldrd	r0, [r1]
   115c0:	add	ip, sp, #1520	; 0x5f0
   115c4:	eor	r0, r0, r6
   115c8:	eor	r1, r1, r7
   115cc:	mov	r6, r8
   115d0:	mov	r7, r9
   115d4:	ldrd	r8, [sp, #24]
   115d8:	and	r6, r6, r8
   115dc:	and	r7, r7, r9
   115e0:	ldrd	r8, [sp, #32]
   115e4:	and	r8, r8, r4
   115e8:	and	r9, r9, r5
   115ec:	mov	r4, r8
   115f0:	mov	r5, r9
   115f4:	ldrd	r8, [sp, #8]
   115f8:	orr	r4, r4, r6
   115fc:	orr	r5, r5, r7
   11600:	adds	r8, r8, r2
   11604:	adc	r9, r9, r3
   11608:	mov	r2, r8
   1160c:	mov	r3, r9
   11610:	ldrd	r6, [sp, #16]
   11614:	ldrd	r8, [ip]
   11618:	adds	r6, r6, r2
   1161c:	eor	r8, r8, r0
   11620:	adc	r7, r7, r3
   11624:	eor	r9, r9, r1
   11628:	adds	r0, r8, r4
   1162c:	adc	r1, r9, r5
   11630:	adds	r4, r0, r2
   11634:	adc	r5, r1, r3
   11638:	lsr	r2, r6, #14
   1163c:	orr	ip, r2, r7, lsl #18
   11640:	mov	r0, r6
   11644:	mov	r1, r7
   11648:	lsr	r3, r6, #18
   1164c:	strd	r4, [sp, #8]
   11650:	orr	r3, r3, r7, lsl #14
   11654:	str	ip, [sp, #1528]	; 0x5f8
   11658:	lsr	r4, r7, #14
   1165c:	lsr	lr, r7, #18
   11660:	lsl	ip, r7, #23
   11664:	ldrd	r6, [sp, #40]	; 0x28
   11668:	strd	r0, [sp, #16]
   1166c:	ldrd	r0, [sp, #8]
   11670:	strd	sl, [sp, #56]	; 0x38
   11674:	eor	sl, sl, r6
   11678:	eor	fp, fp, r7
   1167c:	str	r3, [sp, #1536]	; 0x600
   11680:	lsr	r2, r0, #28
   11684:	lsl	r3, r1, #30
   11688:	mov	r0, sl
   1168c:	mov	r1, fp
   11690:	ldrd	sl, [sp, #16]
   11694:	add	r9, pc, #420	; 0x1a4
   11698:	ldrd	r8, [r9]
   1169c:	orr	r4, r4, sl, lsl #18
   116a0:	str	r4, [sp, #1532]	; 0x5fc
   116a4:	mov	r5, fp
   116a8:	mov	r4, sl
   116ac:	orr	lr, lr, sl, lsl #14
   116b0:	ldrd	sl, [sp, #8]
   116b4:	orr	ip, ip, r4, lsr #9
   116b8:	str	ip, [sp, #1548]	; 0x60c
   116bc:	orr	r3, r3, sl, lsr #2
   116c0:	orr	ip, r2, fp, lsl #4
   116c4:	lsl	r2, sl, #30
   116c8:	add	sl, sp, #7232	; 0x1c40
   116cc:	add	sl, sl, #24
   116d0:	str	ip, [sp, #1552]	; 0x610
   116d4:	str	r3, [sp, #1564]	; 0x61c
   116d8:	lsr	ip, fp, #28
   116dc:	lsl	r3, fp, #25
   116e0:	ldrd	sl, [sl]
   116e4:	str	lr, [sp, #1540]	; 0x604
   116e8:	lsl	lr, r4, #23
   116ec:	adds	sl, sl, r8
   116f0:	adc	fp, fp, r9
   116f4:	mov	r9, fp
   116f8:	mov	fp, r5
   116fc:	mov	r8, sl
   11700:	orr	lr, lr, fp, lsr #9
   11704:	ldrd	sl, [sp, #8]
   11708:	and	r5, r5, r1
   1170c:	mov	r1, r5
   11710:	orr	ip, ip, sl, lsl #4
   11714:	orr	r3, r3, sl, lsr #7
   11718:	str	ip, [sp, #1556]	; 0x614
   1171c:	str	r3, [sp, #1572]	; 0x624
   11720:	orr	ip, r2, fp, lsr #2
   11724:	ldrd	r2, [sp, #64]	; 0x40
   11728:	and	r4, r4, r0
   1172c:	str	lr, [sp, #1544]	; 0x608
   11730:	adds	r2, r2, r8
   11734:	adc	r3, r3, r9
   11738:	mov	r9, r3
   1173c:	mov	r3, r7
   11740:	eor	r3, r3, r1
   11744:	mov	r1, r3
   11748:	mov	r8, r2
   1174c:	add	r3, sp, #1520	; 0x5f0
   11750:	mov	r2, r6
   11754:	eor	r2, r2, r4
   11758:	add	r3, r3, #8
   1175c:	mov	r0, r2
   11760:	ldrd	r4, [r3]
   11764:	adds	r8, r8, r0
   11768:	add	r3, sp, #1536	; 0x600
   1176c:	adc	r9, r9, r1
   11770:	add	r1, sp, #1536	; 0x600
   11774:	ldrd	r2, [r3]
   11778:	add	r1, r1, #8
   1177c:	ldr	lr, [sp, #12]
   11780:	ldrd	r0, [r1]
   11784:	str	ip, [sp, #1560]	; 0x618
   11788:	eor	r5, r5, r3
   1178c:	lsl	ip, sl, #25
   11790:	ldrd	r6, [sp, #24]
   11794:	mov	r3, r5
   11798:	orr	ip, ip, lr, lsr #7
   1179c:	str	ip, [sp, #1568]	; 0x620
   117a0:	eor	r4, r4, r2
   117a4:	eor	r1, r1, r3
   117a8:	add	ip, sp, #1552	; 0x610
   117ac:	mov	r2, r4
   117b0:	mov	r3, r1
   117b4:	add	ip, ip, #8
   117b8:	add	r1, sp, #1552	; 0x610
   117bc:	orr	sl, sl, r6
   117c0:	orr	fp, fp, r7
   117c4:	eor	r0, r0, r2
   117c8:	mov	r4, sl
   117cc:	mov	r5, fp
   117d0:	mov	r2, r0
   117d4:	ldrd	sl, [ip]
   117d8:	ldrd	r0, [r1]
   117dc:	add	ip, sp, #1568	; 0x620
   117e0:	adds	r2, r2, r8
   117e4:	eor	r0, r0, sl
   117e8:	eor	r1, r1, fp
   117ec:	ldrd	sl, [sp, #8]
   117f0:	adc	r3, r3, r9
   117f4:	ldrd	r8, [ip]
   117f8:	and	sl, sl, r6
   117fc:	and	fp, fp, r7
   11800:	ldrd	r6, [sp, #48]	; 0x30
   11804:	eor	r8, r8, r0
   11808:	eor	r9, r9, r1
   1180c:	and	r6, r6, r4
   11810:	and	r7, r7, r5
   11814:	mov	r0, r8
   11818:	mov	r1, r9
   1181c:	orr	r8, sl, r6
   11820:	orr	r9, fp, r7
   11824:	ldrd	r6, [sp, #32]
   11828:	mov	r4, r8
   1182c:	mov	r5, r9
   11830:	b	11858 <abort@plt+0x1378>
   11834:	nop			; (mov r0, r0)
   11838:	vqrshl.u8	d27, d24, d8
   1183c:	ldmdbcc	r6, {r0, r1, r3, r4, r6, r9, lr, pc}^
   11840:			; <UNDEFINED> instruction: 0xb605d019
   11844:	ldmibpl	r1!, {r0, r4, r5, r6, r7, r8, ip}^
   11848:	svcge	0x00194f9b
   1184c:	eorsls	r8, pc, #164, 4	; 0x4000000a
   11850:	ble	1b71cb8 <stderr@@GLIBC_2.4+0x1b3dc70>
   11854:	blge	7293b0 <stderr@@GLIBC_2.4+0x6f5368>
   11858:	adds	r6, r6, r2
   1185c:	mov	r8, r6
   11860:	adc	r7, r7, r3
   11864:	mov	r9, r7
   11868:	adds	r0, r0, r4
   1186c:	adc	r1, r1, r5
   11870:	adds	r6, r0, r2
   11874:	lsr	r2, r8, #14
   11878:	mov	r4, r8
   1187c:	adc	r7, r1, r3
   11880:	orr	r1, r2, r9, lsl #18
   11884:	mov	fp, r7
   11888:	lsr	r3, r8, #18
   1188c:	str	r1, [sp, #1576]	; 0x628
   11890:	lsl	r1, r9, #23
   11894:	orr	r3, r3, r9, lsl #14
   11898:	lsr	r2, r6, #28
   1189c:	orr	r1, r1, r4, lsr #9
   118a0:	str	r3, [sp, #1584]	; 0x630
   118a4:	mov	sl, r6
   118a8:	str	r1, [sp, #1596]	; 0x63c
   118ac:	lsr	ip, r9, #14
   118b0:	orr	r1, r2, fp, lsl #4
   118b4:	mov	r5, r9
   118b8:	lsr	r0, r9, #18
   118bc:	orr	ip, ip, r4, lsl #18
   118c0:	ldrd	r8, [sp, #56]	; 0x38
   118c4:	str	r1, [sp, #1600]	; 0x640
   118c8:	lsl	r3, r7, #30
   118cc:	add	r1, sp, #7232	; 0x1c40
   118d0:	ldrd	r6, [sp, #16]
   118d4:	str	ip, [sp, #1580]	; 0x62c
   118d8:	orr	r3, r3, sl, lsr #2
   118dc:	orr	ip, r0, r4, lsl #14
   118e0:	add	r1, r1, #32
   118e4:	str	ip, [sp, #1588]	; 0x634
   118e8:	str	r3, [sp, #1612]	; 0x64c
   118ec:	lsr	ip, fp, #28
   118f0:	lsl	r3, fp, #25
   118f4:	eor	r8, r8, r6
   118f8:	eor	r9, r9, r7
   118fc:	lsl	r2, sl, #30
   11900:	sub	r7, pc, #192	; 0xc0
   11904:	ldrd	r6, [r7]
   11908:	ldrd	r0, [r1]
   1190c:	orr	ip, ip, sl, lsl #4
   11910:	orr	r3, r3, sl, lsr #7
   11914:	str	ip, [sp, #1604]	; 0x644
   11918:	str	r3, [sp, #1620]	; 0x654
   1191c:	orr	ip, r2, fp, lsr #2
   11920:	ldrd	r2, [sp, #40]	; 0x28
   11924:	adds	r0, r0, r6
   11928:	adc	r1, r1, r7
   1192c:	adds	r2, r2, r0
   11930:	adc	r3, r3, r1
   11934:	mov	r0, r2
   11938:	mov	r1, r3
   1193c:	ldrd	r2, [sp, #56]	; 0x38
   11940:	mov	r6, r4
   11944:	mov	r7, r5
   11948:	and	r5, r5, r9
   1194c:	mov	r9, r5
   11950:	strd	r6, [sp, #64]	; 0x40
   11954:	eor	r3, r3, r9
   11958:	ldr	r5, [sp, #68]	; 0x44
   1195c:	lsl	lr, r4, #23
   11960:	mov	r9, r3
   11964:	and	r4, r4, r8
   11968:	add	r3, sp, #1568	; 0x620
   1196c:	eor	r2, r2, r4
   11970:	add	r3, r3, #8
   11974:	mov	r8, r2
   11978:	adds	r8, r8, r0
   1197c:	orr	lr, lr, r5, lsr #9
   11980:	ldrd	r4, [r3]
   11984:	add	r3, sp, #1584	; 0x630
   11988:	adc	r9, r9, r1
   1198c:	add	r1, sp, #1584	; 0x630
   11990:	ldrd	r2, [r3]
   11994:	add	r1, r1, #8
   11998:	str	lr, [sp, #1592]	; 0x638
   1199c:	ldrd	r0, [r1]
   119a0:	str	ip, [sp, #1608]	; 0x648
   119a4:	eor	r5, r5, r3
   119a8:	lsl	ip, sl, #25
   119ac:	mov	r3, r5
   119b0:	orr	ip, ip, fp, lsr #7
   119b4:	str	ip, [sp, #1616]	; 0x650
   119b8:	eor	r4, r4, r2
   119bc:	eor	r1, r1, r3
   119c0:	add	ip, sp, #1600	; 0x640
   119c4:	mov	r2, r4
   119c8:	mov	r3, r1
   119cc:	add	ip, ip, #8
   119d0:	add	r1, sp, #1600	; 0x640
   119d4:	eor	r0, r0, r2
   119d8:	ldrd	r6, [ip]
   119dc:	mov	r2, r0
   119e0:	ldrd	r0, [r1]
   119e4:	ldrd	r4, [sp, #8]
   119e8:	add	ip, sp, #1616	; 0x650
   119ec:	eor	r0, r0, r6
   119f0:	eor	r1, r1, r7
   119f4:	ldrd	r6, [sp, #8]
   119f8:	adds	r2, r2, r8
   119fc:	adc	r3, r3, r9
   11a00:	and	r6, r6, sl
   11a04:	and	r7, r7, fp
   11a08:	ldrd	r8, [ip]
   11a0c:	orr	r4, r4, sl
   11a10:	orr	r5, r5, fp
   11a14:	strd	sl, [sp, #32]
   11a18:	mov	sl, r6
   11a1c:	mov	fp, r7
   11a20:	ldrd	r6, [sp, #24]
   11a24:	eor	r8, r8, r0
   11a28:	eor	r9, r9, r1
   11a2c:	and	r6, r6, r4
   11a30:	and	r7, r7, r5
   11a34:	mov	r0, r8
   11a38:	mov	r1, r9
   11a3c:	orr	r8, sl, r6
   11a40:	orr	r9, fp, r7
   11a44:	ldrd	r6, [sp, #48]	; 0x30
   11a48:	mov	r4, r8
   11a4c:	mov	r5, r9
   11a50:	adds	r6, r6, r2
   11a54:	mov	r8, r6
   11a58:	adc	r7, r7, r3
   11a5c:	mov	r9, r7
   11a60:	adds	r0, r0, r4
   11a64:	adc	r1, r1, r5
   11a68:	adds	r4, r0, r2
   11a6c:	lsr	r2, r8, #14
   11a70:	adc	r5, r1, r3
   11a74:	lsl	r0, r9, #23
   11a78:	orr	r1, r2, r9, lsl #18
   11a7c:	mov	fp, r0
   11a80:	str	r1, [sp, #1624]	; 0x658
   11a84:	ldrd	r0, [sp, #64]	; 0x40
   11a88:	lsr	r3, r8, #18
   11a8c:	orr	r3, r3, r9, lsl #14
   11a90:	mov	r6, r4
   11a94:	mov	r7, r5
   11a98:	mov	r4, r8
   11a9c:	mov	r5, r9
   11aa0:	lsr	ip, r9, #14
   11aa4:	lsr	lr, r9, #18
   11aa8:	str	r3, [sp, #1632]	; 0x660
   11aac:	mov	r8, r0
   11ab0:	mov	r9, r1
   11ab4:	strd	r0, [sp, #80]	; 0x50
   11ab8:	ldrd	r0, [sp, #16]
   11abc:	lsr	r2, r6, #28
   11ac0:	lsl	r3, r7, #30
   11ac4:	eor	r9, r9, r1
   11ac8:	orr	r1, ip, r4, lsl #18
   11acc:	str	r1, [sp, #1628]	; 0x65c
   11ad0:	orr	r1, lr, r4, lsl #14
   11ad4:	str	r1, [sp, #1636]	; 0x664
   11ad8:	orr	r1, fp, r4, lsr #9
   11adc:	str	r1, [sp, #1644]	; 0x66c
   11ae0:	orr	r1, r2, r7, lsl #4
   11ae4:	str	r1, [sp, #1648]	; 0x670
   11ae8:	add	r1, sp, #7232	; 0x1c40
   11aec:	orr	r3, r3, r6, lsr #2
   11af0:	add	r1, r1, #40	; 0x28
   11af4:	str	r3, [sp, #1660]	; 0x67c
   11af8:	lsr	ip, r7, #28
   11afc:	lsl	r3, r7, #25
   11b00:	mov	fp, r5
   11b04:	mov	sl, r4
   11b08:	eor	r8, r8, r0
   11b0c:	lsl	r2, r6, #30
   11b10:	ldrd	r0, [r1]
   11b14:	orr	ip, ip, r6, lsl #4
   11b18:	orr	r3, r3, r6, lsr #7
   11b1c:	lsl	lr, r4, #23
   11b20:	sub	r5, pc, #728	; 0x2d8
   11b24:	ldrd	r4, [r5]
   11b28:	str	ip, [sp, #1652]	; 0x674
   11b2c:	str	r3, [sp, #1668]	; 0x684
   11b30:	orr	ip, r2, r7, lsr #2
   11b34:	ldrd	r2, [sp, #56]	; 0x38
   11b38:	adds	r0, r0, r4
   11b3c:	adc	r1, r1, r5
   11b40:	adds	r2, r2, r0
   11b44:	adc	r3, r3, r1
   11b48:	mov	r0, r2
   11b4c:	mov	r1, r3
   11b50:	ldrd	r2, [sp, #16]
   11b54:	mov	r4, sl
   11b58:	mov	r5, fp
   11b5c:	and	r4, r4, r8
   11b60:	and	r5, r5, r9
   11b64:	mov	r9, r5
   11b68:	eor	r2, r2, r4
   11b6c:	eor	r3, r3, r9
   11b70:	mov	r8, r2
   11b74:	adds	r8, r8, r0
   11b78:	orr	lr, lr, fp, lsr #9
   11b7c:	mov	r9, r3
   11b80:	add	r3, sp, #1616	; 0x650
   11b84:	adc	r9, r9, r1
   11b88:	str	lr, [sp, #1640]	; 0x668
   11b8c:	add	r3, r3, #8
   11b90:	add	lr, sp, #1632	; 0x660
   11b94:	add	r1, sp, #1632	; 0x660
   11b98:	add	r1, r1, #8
   11b9c:	ldrd	r4, [lr]
   11ba0:	ldrd	r2, [r3]
   11ba4:	ldrd	r0, [r1]
   11ba8:	strd	sl, [sp, #40]	; 0x28
   11bac:	ldrd	sl, [sp, #32]
   11bb0:	eor	r3, r3, r5
   11bb4:	eor	r2, r2, r4
   11bb8:	eor	r1, r1, r3
   11bbc:	add	r3, sp, #1648	; 0x670
   11bc0:	orr	sl, sl, r6
   11bc4:	orr	fp, fp, r7
   11bc8:	eor	r0, r0, r2
   11bcc:	mov	r4, sl
   11bd0:	mov	r5, fp
   11bd4:	mov	sl, r0
   11bd8:	mov	fp, r1
   11bdc:	ldrd	r0, [r3]
   11be0:	add	r3, sp, #1648	; 0x670
   11be4:	add	r3, r3, #8
   11be8:	str	ip, [sp, #1656]	; 0x678
   11bec:	ldrd	r2, [r3]
   11bf0:	lsl	ip, r6, #25
   11bf4:	orr	ip, ip, r7, lsr #7
   11bf8:	eor	r0, r0, r2
   11bfc:	eor	r1, r1, r3
   11c00:	ldrd	r2, [sp, #32]
   11c04:	strd	r6, [sp, #48]	; 0x30
   11c08:	str	ip, [sp, #1664]	; 0x680
   11c0c:	and	r2, r2, r6
   11c10:	and	r3, r3, r7
   11c14:	mov	r6, r2
   11c18:	mov	r7, r3
   11c1c:	ldrd	r2, [sp, #8]
   11c20:	add	ip, sp, #1664	; 0x680
   11c24:	and	r2, r2, r4
   11c28:	mov	r4, r2
   11c2c:	and	r3, r3, r5
   11c30:	adds	r2, sl, r8
   11c34:	mov	r5, r3
   11c38:	adc	r3, fp, r9
   11c3c:	ldrd	r8, [ip]
   11c40:	eor	r8, r8, r0
   11c44:	eor	r9, r9, r1
   11c48:	mov	r0, r8
   11c4c:	mov	r1, r9
   11c50:	orr	r8, r6, r4
   11c54:	orr	r9, r7, r5
   11c58:	mov	r4, r8
   11c5c:	mov	r5, r9
   11c60:	ldrd	r8, [sp, #24]
   11c64:	adds	r8, r8, r2
   11c68:	adc	r9, r9, r3
   11c6c:	adds	r0, r0, r4
   11c70:	adc	r1, r1, r5
   11c74:	adds	r4, r0, r2
   11c78:	lsr	r2, r8, #14
   11c7c:	mov	r6, r8
   11c80:	orr	ip, r2, r9, lsl #18
   11c84:	str	ip, [sp, #1672]	; 0x688
   11c88:	lsr	ip, r9, #14
   11c8c:	adc	r5, r1, r3
   11c90:	lsr	r0, r9, #18
   11c94:	orr	ip, ip, r6, lsl #18
   11c98:	lsr	r3, r8, #18
   11c9c:	lsl	r1, r9, #23
   11ca0:	orr	r3, r3, r9, lsl #14
   11ca4:	orr	r1, r1, r6, lsr #9
   11ca8:	str	ip, [sp, #1676]	; 0x68c
   11cac:	orr	ip, r0, r6, lsl #14
   11cb0:	mov	sl, r4
   11cb4:	mov	fp, r5
   11cb8:	mov	r7, r9
   11cbc:	lsr	r2, r4, #28
   11cc0:	ldrd	r8, [sp, #80]	; 0x50
   11cc4:	str	r3, [sp, #1680]	; 0x690
   11cc8:	str	ip, [sp, #1684]	; 0x694
   11ccc:	lsl	r3, r5, #30
   11cd0:	ldrd	r4, [sp, #40]	; 0x28
   11cd4:	str	r1, [sp, #1692]	; 0x69c
   11cd8:	add	r1, sp, #7232	; 0x1c40
   11cdc:	add	r1, r1, #48	; 0x30
   11ce0:	eor	r8, r8, r4
   11ce4:	eor	r9, r9, r5
   11ce8:	mov	r4, r6
   11cec:	mov	r5, r7
   11cf0:	ldrd	r0, [r1]
   11cf4:	lsl	lr, r6, #23
   11cf8:	add	r7, pc, #864	; 0x360
   11cfc:	ldrd	r6, [r7]
   11d00:	orr	ip, r2, fp, lsl #4
   11d04:	str	ip, [sp, #1696]	; 0x6a0
   11d08:	adds	r0, r0, r6
   11d0c:	adc	r1, r1, r7
   11d10:	mov	r6, r4
   11d14:	mov	r7, r5
   11d18:	and	r4, r4, r8
   11d1c:	and	r5, r5, r9
   11d20:	mov	r8, r4
   11d24:	mov	r9, r5
   11d28:	ldrd	r4, [sp, #16]
   11d2c:	orr	lr, lr, r7, lsr #9
   11d30:	str	lr, [sp, #1688]	; 0x698
   11d34:	adds	r4, r4, r0
   11d38:	adc	r5, r5, r1
   11d3c:	mov	r0, r4
   11d40:	mov	r1, r5
   11d44:	ldrd	r4, [sp, #80]	; 0x50
   11d48:	add	lr, sp, #1664	; 0x680
   11d4c:	add	lr, lr, #8
   11d50:	eor	r4, r4, r8
   11d54:	eor	r5, r5, r9
   11d58:	mov	r8, r4
   11d5c:	mov	r9, r5
   11d60:	ldrd	r4, [lr]
   11d64:	add	lr, sp, #1680	; 0x690
   11d68:	strd	r6, [sp, #56]	; 0x38
   11d6c:	ldrd	r6, [lr]
   11d70:	lsr	ip, fp, #28
   11d74:	orr	r3, r3, sl, lsr #2
   11d78:	eor	r4, r4, r6
   11d7c:	eor	r5, r5, r7
   11d80:	ldrd	r6, [sp, #48]	; 0x30
   11d84:	lsl	r2, sl, #30
   11d88:	orr	ip, ip, sl, lsl #4
   11d8c:	str	r3, [sp, #1708]	; 0x6ac
   11d90:	str	ip, [sp, #1700]	; 0x6a4
   11d94:	lsl	r3, fp, #25
   11d98:	orr	ip, r2, fp, lsr #2
   11d9c:	strd	r4, [sp, #16]
   11da0:	mov	r2, sl
   11da4:	orr	r4, r6, sl
   11da8:	str	ip, [sp, #1704]	; 0x6a8
   11dac:	orr	r3, r3, sl, lsr #7
   11db0:	lsl	ip, sl, #25
   11db4:	adds	sl, r8, r0
   11db8:	orr	r5, r7, fp
   11dbc:	str	r3, [sp, #1716]	; 0x6b4
   11dc0:	orr	ip, ip, fp, lsr #7
   11dc4:	mov	r3, fp
   11dc8:	adc	fp, r9, r1
   11dcc:	add	r1, sp, #1680	; 0x690
   11dd0:	add	r1, r1, #8
   11dd4:	ldrd	r8, [sp, #16]
   11dd8:	ldrd	r0, [r1]
   11ddc:	str	ip, [sp, #1712]	; 0x6b0
   11de0:	add	ip, sp, #1696	; 0x6a0
   11de4:	eor	r8, r8, r0
   11de8:	eor	r9, r9, r1
   11dec:	mov	r0, r8
   11df0:	mov	r1, r9
   11df4:	add	ip, ip, #8
   11df8:	strd	r0, [sp, #16]
   11dfc:	add	r1, sp, #1696	; 0x6a0
   11e00:	ldrd	r8, [ip]
   11e04:	ldrd	r0, [r1]
   11e08:	add	ip, sp, #1712	; 0x6b0
   11e0c:	and	r6, r6, r2
   11e10:	eor	r0, r0, r8
   11e14:	eor	r1, r1, r9
   11e18:	ldrd	r8, [sp, #32]
   11e1c:	and	r7, r7, r3
   11e20:	strd	r2, [sp, #64]	; 0x40
   11e24:	and	r8, r8, r4
   11e28:	and	r9, r9, r5
   11e2c:	mov	r4, r8
   11e30:	mov	r5, r9
   11e34:	ldrd	r8, [ip]
   11e38:	ldrd	r2, [sp, #16]
   11e3c:	eor	r8, r8, r0
   11e40:	eor	r9, r9, r1
   11e44:	mov	r0, r8
   11e48:	mov	r1, r9
   11e4c:	orr	r8, r6, r4
   11e50:	orr	r9, r7, r5
   11e54:	ldrd	r6, [sp, #8]
   11e58:	adds	r2, r2, sl
   11e5c:	adc	r3, r3, fp
   11e60:	mov	r4, r8
   11e64:	adds	r6, r6, r2
   11e68:	adc	r7, r7, r3
   11e6c:	mov	r5, r9
   11e70:	adds	r0, r0, r4
   11e74:	adc	r1, r1, r5
   11e78:	adds	r4, r0, r2
   11e7c:	lsr	r2, r6, #14
   11e80:	mov	sl, r6
   11e84:	adc	r5, r1, r3
   11e88:	orr	r1, r2, r7, lsl #18
   11e8c:	lsr	r3, r6, #18
   11e90:	str	r1, [sp, #1720]	; 0x6b8
   11e94:	lsr	ip, r7, #14
   11e98:	lsr	r0, r7, #18
   11e9c:	lsl	r1, r7, #23
   11ea0:	mov	fp, r7
   11ea4:	orr	r3, r3, r7, lsl #14
   11ea8:	orr	ip, ip, sl, lsl #18
   11eac:	orr	r0, r0, sl, lsl #14
   11eb0:	orr	r1, r1, sl, lsr #9
   11eb4:	ldrd	r6, [sp, #40]	; 0x28
   11eb8:	strd	r4, [sp, #8]
   11ebc:	ldrd	r8, [sp, #56]	; 0x38
   11ec0:	lsl	lr, sl, #23
   11ec4:	str	r3, [sp, #1728]	; 0x6c0
   11ec8:	str	ip, [sp, #1724]	; 0x6bc
   11ecc:	str	r0, [sp, #1732]	; 0x6c4
   11ed0:	str	r1, [sp, #1740]	; 0x6cc
   11ed4:	mov	r0, sl
   11ed8:	mov	r1, fp
   11edc:	ldrd	sl, [sp, #8]
   11ee0:	lsr	r2, r4, #28
   11ee4:	add	r4, sp, #7232	; 0x1c40
   11ee8:	lsl	r3, r5, #30
   11eec:	add	r4, r4, #56	; 0x38
   11ef0:	orr	ip, r2, fp, lsl #4
   11ef4:	orr	r3, r3, sl, lsr #2
   11ef8:	str	ip, [sp, #1744]	; 0x6d0
   11efc:	str	r3, [sp, #1756]	; 0x6dc
   11f00:	lsr	ip, fp, #28
   11f04:	lsl	r2, sl, #30
   11f08:	ldrd	r4, [r4]
   11f0c:	lsl	r3, fp, #25
   11f10:	add	fp, pc, #336	; 0x150
   11f14:	ldrd	sl, [fp]
   11f18:	eor	r9, r9, r7
   11f1c:	eor	r8, r8, r6
   11f20:	adds	r4, r4, sl
   11f24:	adc	r5, r5, fp
   11f28:	mov	sl, r0
   11f2c:	mov	fp, r1
   11f30:	and	r1, r1, r9
   11f34:	mov	r9, r1
   11f38:	strd	sl, [sp, #72]	; 0x48
   11f3c:	orr	r1, lr, fp, lsr #9
   11f40:	ldrd	sl, [sp, #8]
   11f44:	str	r1, [sp, #1736]	; 0x6c8
   11f48:	and	r0, r0, r8
   11f4c:	orr	r1, ip, sl, lsl #4
   11f50:	orr	r3, r3, sl, lsr #7
   11f54:	str	r1, [sp, #1748]	; 0x6d4
   11f58:	str	r3, [sp, #1764]	; 0x6e4
   11f5c:	orr	r1, r2, fp, lsr #2
   11f60:	ldrd	r2, [sp, #80]	; 0x50
   11f64:	str	r1, [sp, #1752]	; 0x6d8
   11f68:	lsl	r1, sl, #25
   11f6c:	adds	r2, r2, r4
   11f70:	adc	r3, r3, r5
   11f74:	add	ip, sp, #1744	; 0x6d0
   11f78:	strd	r2, [sp, #16]
   11f7c:	mov	r2, r6
   11f80:	eor	r2, r2, r0
   11f84:	ldr	r0, [sp, #12]
   11f88:	mov	r3, r7
   11f8c:	eor	r3, r3, r9
   11f90:	orr	r1, r1, r0, lsr #7
   11f94:	str	r1, [sp, #1760]	; 0x6e0
   11f98:	ldrd	r0, [sp, #16]
   11f9c:	mov	r9, r3
   11fa0:	add	r3, sp, #1712	; 0x6b0
   11fa4:	mov	r8, r2
   11fa8:	add	r3, r3, #8
   11fac:	adds	r0, r0, r8
   11fb0:	ldrd	r4, [r3]
   11fb4:	adc	r1, r1, r9
   11fb8:	add	r3, sp, #1728	; 0x6c0
   11fbc:	mov	r9, r1
   11fc0:	add	r1, sp, #1728	; 0x6c0
   11fc4:	ldrd	sl, [r3]
   11fc8:	add	r1, r1, #8
   11fcc:	mov	r8, r0
   11fd0:	ldrd	r0, [r1]
   11fd4:	eor	r5, r5, fp
   11fd8:	ldrd	r6, [sp, #64]	; 0x40
   11fdc:	eor	r4, r4, sl
   11fe0:	mov	r3, r5
   11fe4:	ldrd	sl, [sp, #8]
   11fe8:	eor	r1, r1, r3
   11fec:	mov	r2, r4
   11ff0:	mov	r3, r1
   11ff4:	add	ip, ip, #8
   11ff8:	add	r1, sp, #1744	; 0x6d0
   11ffc:	orr	sl, sl, r6
   12000:	orr	fp, fp, r7
   12004:	eor	r0, r0, r2
   12008:	mov	r4, sl
   1200c:	mov	r5, fp
   12010:	mov	r2, r0
   12014:	ldrd	sl, [ip]
   12018:	ldrd	r0, [r1]
   1201c:	add	ip, sp, #1760	; 0x6e0
   12020:	adds	r2, r2, r8
   12024:	eor	r0, r0, sl
   12028:	eor	r1, r1, fp
   1202c:	ldrd	sl, [sp, #8]
   12030:	adc	r3, r3, r9
   12034:	ldrd	r8, [ip]
   12038:	and	sl, sl, r6
   1203c:	and	fp, fp, r7
   12040:	ldrd	r6, [sp, #48]	; 0x30
   12044:	eor	r8, r8, r0
   12048:	eor	r9, r9, r1
   1204c:	and	r6, r6, r4
   12050:	and	r7, r7, r5
   12054:	mov	r0, r8
   12058:	b	12080 <abort@plt+0x1ba0>
   1205c:	nop			; (mov r0, r0)
   12060:	movwge	r0, #12866	; 0x3242
   12064:	stmdale	r7, {r3, r4, r7, r9, fp, sp, pc}
   12068:	ldrbmi	r6, [r0, #-4030]!	; 0xfffff042
   1206c:	addne	r5, r3, #1024	; 0x400
   12070:	cdpmi	2, 14, cr11, cr4, cr12, {4}
   12074:	ldrtcs	r8, [r1], #-1470	; 0xfffffa42
   12078:	ldrble	fp, [pc, #1250]!	; 12562 <abort@plt+0x2082>
   1207c:	strpl	r7, [ip, #-3523]	; 0xfffff23d
   12080:	mov	r1, r9
   12084:	orr	r8, sl, r6
   12088:	orr	r9, fp, r7
   1208c:	ldrd	r6, [sp, #32]
   12090:	mov	r4, r8
   12094:	mov	r5, r9
   12098:	adds	r6, r6, r2
   1209c:	adc	r7, r7, r3
   120a0:	mov	r8, r6
   120a4:	adds	r0, r0, r4
   120a8:	mov	r9, r7
   120ac:	adc	r1, r1, r5
   120b0:	adds	r4, r0, r2
   120b4:	adc	r5, r1, r3
   120b8:	lsr	r3, r8, #18
   120bc:	mov	sl, r6
   120c0:	mov	fp, r7
   120c4:	mov	r6, r4
   120c8:	mov	r7, r5
   120cc:	lsr	r2, r8, #14
   120d0:	orr	r3, r3, r9, lsl #14
   120d4:	orr	r1, r2, r9, lsl #18
   120d8:	str	r3, [sp, #1776]	; 0x6f0
   120dc:	lsr	r2, r4, #28
   120e0:	lsl	r3, r5, #30
   120e4:	ldrd	r4, [sp, #56]	; 0x38
   120e8:	strd	r6, [sp, #24]
   120ec:	ldrd	r6, [sp, #72]	; 0x48
   120f0:	lsr	ip, r9, #14
   120f4:	lsr	r0, r9, #18
   120f8:	orr	ip, ip, sl, lsl #18
   120fc:	orr	r0, r0, sl, lsl #14
   12100:	str	r1, [sp, #1768]	; 0x6e8
   12104:	mov	r8, r4
   12108:	lsl	r1, r9, #23
   1210c:	mov	r9, r5
   12110:	eor	r8, r8, r6
   12114:	eor	r9, r9, r7
   12118:	str	ip, [sp, #1772]	; 0x6ec
   1211c:	str	r0, [sp, #1780]	; 0x6f4
   12120:	ldrd	r6, [sp, #24]
   12124:	orr	r1, r1, sl, lsr #9
   12128:	str	r1, [sp, #1788]	; 0x6fc
   1212c:	orr	r1, r2, r7, lsl #4
   12130:	str	r1, [sp, #1792]	; 0x700
   12134:	add	r1, sp, #7296	; 0x1c80
   12138:	orr	r3, r3, r6, lsr #2
   1213c:	str	r3, [sp, #1804]	; 0x70c
   12140:	lsl	r2, r6, #30
   12144:	ldrd	r0, [r1]
   12148:	lsr	ip, r7, #28
   1214c:	lsl	r3, r7, #25
   12150:	sub	r7, pc, #232	; 0xe8
   12154:	ldrd	r6, [r7]
   12158:	lsl	lr, sl, #23
   1215c:	adds	r0, r0, r6
   12160:	adc	r1, r1, r7
   12164:	mov	r7, fp
   12168:	mov	r6, sl
   1216c:	and	fp, fp, r9
   12170:	and	sl, sl, r8
   12174:	mov	r8, sl
   12178:	mov	r9, fp
   1217c:	mov	sl, r6
   12180:	mov	fp, r7
   12184:	orr	lr, lr, r7, lsr #9
   12188:	ldrd	r6, [sp, #24]
   1218c:	str	lr, [sp, #1784]	; 0x6f8
   12190:	add	lr, sp, #1776	; 0x6f0
   12194:	orr	ip, ip, r6, lsl #4
   12198:	orr	r3, r3, r6, lsr #7
   1219c:	str	ip, [sp, #1796]	; 0x704
   121a0:	str	r3, [sp, #1812]	; 0x714
   121a4:	orr	ip, r2, r7, lsr #2
   121a8:	ldrd	r2, [sp, #40]	; 0x28
   121ac:	str	ip, [sp, #1800]	; 0x708
   121b0:	lsl	ip, r6, #25
   121b4:	adds	r2, r2, r0
   121b8:	adc	r3, r3, r1
   121bc:	mov	r0, r2
   121c0:	mov	r2, r4
   121c4:	mov	r1, r3
   121c8:	eor	r2, r2, r8
   121cc:	mov	r3, r5
   121d0:	eor	r3, r3, r9
   121d4:	mov	r8, r2
   121d8:	adds	r8, r8, r0
   121dc:	mov	r9, r3
   121e0:	add	r3, sp, #1760	; 0x6e0
   121e4:	adc	r9, r9, r1
   121e8:	add	r3, r3, #8
   121ec:	add	r1, sp, #1776	; 0x6f0
   121f0:	add	r1, r1, #8
   121f4:	ldrd	r4, [lr]
   121f8:	ldrd	r2, [r3]
   121fc:	ldrd	r0, [r1]
   12200:	orr	ip, ip, r7, lsr #7
   12204:	eor	r3, r3, r5
   12208:	eor	r2, r2, r4
   1220c:	str	ip, [sp, #1808]	; 0x710
   12210:	ldrd	r4, [sp, #8]
   12214:	eor	r1, r1, r3
   12218:	add	ip, sp, #1792	; 0x700
   1221c:	mov	r3, r1
   12220:	add	ip, ip, #8
   12224:	add	r1, sp, #1792	; 0x700
   12228:	eor	r0, r0, r2
   1222c:	orr	r4, r4, r6
   12230:	orr	r5, r5, r7
   12234:	mov	r2, r0
   12238:	ldrd	r6, [ip]
   1223c:	ldrd	r0, [r1]
   12240:	strd	r4, [sp, #16]
   12244:	ldrd	r4, [sp, #8]
   12248:	eor	r0, r0, r6
   1224c:	eor	r1, r1, r7
   12250:	ldrd	r6, [sp, #24]
   12254:	add	ip, sp, #1808	; 0x710
   12258:	adds	r2, r2, r8
   1225c:	and	r4, r4, r6
   12260:	and	r5, r5, r7
   12264:	mov	r6, r4
   12268:	mov	r7, r5
   1226c:	adc	r3, r3, r9
   12270:	ldrd	r4, [sp, #16]
   12274:	ldrd	r8, [ip]
   12278:	strd	r6, [sp, #32]
   1227c:	ldrd	r6, [sp, #64]	; 0x40
   12280:	eor	r8, r8, r0
   12284:	eor	r9, r9, r1
   12288:	and	r4, r4, r6
   1228c:	and	r5, r5, r7
   12290:	ldrd	r6, [sp, #48]	; 0x30
   12294:	mov	r0, r8
   12298:	mov	r1, r9
   1229c:	ldrd	r8, [sp, #32]
   122a0:	adds	r6, r6, r2
   122a4:	adc	r7, r7, r3
   122a8:	orr	r8, r8, r4
   122ac:	adds	r0, r0, r8
   122b0:	orr	r9, r9, r5
   122b4:	strd	r6, [sp, #16]
   122b8:	adc	r1, r1, r9
   122bc:	adds	r4, r0, r2
   122c0:	adc	r5, r1, r3
   122c4:	ldrd	r0, [sp, #16]
   122c8:	mov	r6, r4
   122cc:	strd	sl, [sp, #80]	; 0x50
   122d0:	lsr	r2, r0, #14
   122d4:	lsr	r3, r0, #18
   122d8:	orr	ip, r2, r1, lsl #18
   122dc:	orr	r3, r3, r1, lsl #14
   122e0:	lsr	r4, r1, #14
   122e4:	lsr	lr, r1, #18
   122e8:	str	ip, [sp, #1816]	; 0x718
   122ec:	str	r3, [sp, #1824]	; 0x720
   122f0:	lsl	ip, r1, #23
   122f4:	mov	r0, sl
   122f8:	mov	r1, fp
   122fc:	ldrd	sl, [sp, #72]	; 0x48
   12300:	mov	r7, r5
   12304:	lsl	r3, r5, #30
   12308:	eor	r0, r0, sl
   1230c:	eor	r1, r1, fp
   12310:	lsr	r2, r6, #28
   12314:	strd	r0, [sp, #32]
   12318:	ldr	r1, [sp, #16]
   1231c:	sub	r9, pc, #684	; 0x2ac
   12320:	ldrd	r8, [r9]
   12324:	orr	r3, r3, r6, lsr #2
   12328:	orr	r1, r4, r1, lsl #18
   1232c:	ldrd	r4, [sp, #16]
   12330:	str	r1, [sp, #1820]	; 0x71c
   12334:	str	r3, [sp, #1852]	; 0x73c
   12338:	orr	r1, lr, r4, lsl #14
   1233c:	str	r1, [sp, #1828]	; 0x724
   12340:	orr	r1, ip, r4, lsr #9
   12344:	str	r1, [sp, #1836]	; 0x72c
   12348:	orr	r1, r2, r7, lsl #4
   1234c:	str	r1, [sp, #1840]	; 0x730
   12350:	add	r1, sp, #7296	; 0x1c80
   12354:	add	r1, r1, #8
   12358:	lsr	ip, r7, #28
   1235c:	ldrd	r0, [r1]
   12360:	lsl	r3, r7, #25
   12364:	lsl	r2, r6, #30
   12368:	adds	r0, r0, r8
   1236c:	orr	ip, ip, r6, lsl #4
   12370:	orr	r3, r3, r6, lsr #7
   12374:	adc	r1, r1, r9
   12378:	str	ip, [sp, #1844]	; 0x734
   1237c:	str	r3, [sp, #1860]	; 0x744
   12380:	orr	ip, r2, r7, lsr #2
   12384:	ldrd	r2, [sp, #56]	; 0x38
   12388:	mov	r8, r0
   1238c:	mov	r9, r1
   12390:	ldrd	r0, [sp, #32]
   12394:	adds	r2, r2, r8
   12398:	adc	r3, r3, r9
   1239c:	and	r0, r0, r4
   123a0:	and	r1, r1, r5
   123a4:	mov	r8, r2
   123a8:	ldr	r5, [sp, #20]
   123ac:	mov	r2, sl
   123b0:	mov	r9, r3
   123b4:	eor	r2, r2, r0
   123b8:	mov	r3, fp
   123bc:	mov	r0, r2
   123c0:	lsl	lr, r4, #23
   123c4:	eor	r3, r3, r1
   123c8:	adds	r8, r8, r0
   123cc:	orr	lr, lr, r5, lsr #9
   123d0:	mov	r1, r3
   123d4:	add	r3, sp, #1808	; 0x710
   123d8:	adc	r9, r9, r1
   123dc:	str	lr, [sp, #1832]	; 0x728
   123e0:	add	r3, r3, #8
   123e4:	add	lr, sp, #1824	; 0x720
   123e8:	add	r1, sp, #1824	; 0x720
   123ec:	add	r1, r1, #8
   123f0:	ldrd	r4, [lr]
   123f4:	ldrd	r2, [r3]
   123f8:	ldrd	r0, [r1]
   123fc:	str	ip, [sp, #1848]	; 0x738
   12400:	lsl	ip, r6, #25
   12404:	eor	r3, r3, r5
   12408:	ldrd	sl, [sp, #24]
   1240c:	orr	ip, ip, r7, lsr #7
   12410:	str	ip, [sp, #1856]	; 0x740
   12414:	eor	r1, r1, r3
   12418:	add	ip, sp, #1840	; 0x730
   1241c:	eor	r2, r2, r4
   12420:	mov	r3, r1
   12424:	add	ip, ip, #8
   12428:	add	r1, sp, #1840	; 0x730
   1242c:	orr	sl, sl, r6
   12430:	orr	fp, fp, r7
   12434:	eor	r0, r0, r2
   12438:	mov	r4, sl
   1243c:	mov	r5, fp
   12440:	mov	r2, r0
   12444:	ldrd	sl, [ip]
   12448:	ldrd	r0, [r1]
   1244c:	add	ip, sp, #1856	; 0x740
   12450:	adds	r2, r2, r8
   12454:	eor	r0, r0, sl
   12458:	eor	r1, r1, fp
   1245c:	ldrd	sl, [sp, #24]
   12460:	adc	r3, r3, r9
   12464:	strd	r6, [sp, #32]
   12468:	and	sl, sl, r6
   1246c:	and	fp, fp, r7
   12470:	ldrd	r8, [ip]
   12474:	mov	r6, sl
   12478:	mov	r7, fp
   1247c:	ldrd	sl, [sp, #8]
   12480:	eor	r8, r8, r0
   12484:	eor	r9, r9, r1
   12488:	and	sl, sl, r4
   1248c:	and	fp, fp, r5
   12490:	mov	r0, r8
   12494:	mov	r1, r9
   12498:	orr	r8, r6, sl
   1249c:	orr	r9, r7, fp
   124a0:	mov	r4, r8
   124a4:	mov	r5, r9
   124a8:	ldrd	r8, [sp, #64]	; 0x40
   124ac:	adds	r8, r8, r2
   124b0:	mov	r6, r8
   124b4:	adc	r9, r9, r3
   124b8:	adds	r0, r0, r4
   124bc:	mov	r7, r9
   124c0:	adc	r1, r1, r5
   124c4:	adds	r8, r0, r2
   124c8:	adc	r9, r1, r3
   124cc:	lsr	r2, r6, #14
   124d0:	lsr	r3, r6, #18
   124d4:	orr	ip, r2, r7, lsl #18
   124d8:	orr	r3, r3, r7, lsl #14
   124dc:	mov	sl, r8
   124e0:	mov	fp, r9
   124e4:	lsr	r4, r7, #14
   124e8:	lsr	r2, r8, #28
   124ec:	str	ip, [sp, #1864]	; 0x748
   124f0:	str	r3, [sp, #1872]	; 0x750
   124f4:	lsl	r3, r9, #30
   124f8:	ldrd	r8, [sp, #80]	; 0x50
   124fc:	ldrd	r0, [sp, #16]
   12500:	orr	r5, r4, r6, lsl #18
   12504:	lsl	ip, r7, #23
   12508:	add	r4, sp, #7296	; 0x1c80
   1250c:	orr	ip, ip, r6, lsr #9
   12510:	add	r4, r4, #16
   12514:	str	ip, [sp, #1884]	; 0x75c
   12518:	orr	r3, r3, sl, lsr #2
   1251c:	orr	ip, r2, fp, lsl #4
   12520:	eor	r8, r8, r0
   12524:	eor	r9, r9, r1
   12528:	mov	r0, r8
   1252c:	mov	r1, r9
   12530:	str	r5, [sp, #1868]	; 0x74c
   12534:	ldrd	r8, [r4]
   12538:	str	ip, [sp, #1888]	; 0x760
   1253c:	str	r3, [sp, #1900]	; 0x76c
   12540:	lsr	ip, fp, #28
   12544:	lsl	r3, fp, #25
   12548:	add	r5, pc, #864	; 0x360
   1254c:	ldrd	r4, [r5]
   12550:	lsl	r2, sl, #30
   12554:	orr	ip, ip, sl, lsl #4
   12558:	orr	r3, r3, sl, lsr #7
   1255c:	str	ip, [sp, #1892]	; 0x764
   12560:	str	r3, [sp, #1908]	; 0x774
   12564:	orr	ip, r2, fp, lsr #2
   12568:	ldrd	r2, [sp, #72]	; 0x48
   1256c:	adds	r4, r4, r8
   12570:	adc	r5, r5, r9
   12574:	mov	r8, r4
   12578:	adds	r2, r2, r8
   1257c:	mov	r9, r5
   12580:	adc	r3, r3, r9
   12584:	mov	r8, r2
   12588:	mov	r9, r3
   1258c:	mov	r5, r7
   12590:	ldrd	r2, [sp, #80]	; 0x50
   12594:	lsr	lr, r7, #18
   12598:	and	r5, r5, r1
   1259c:	orr	lr, lr, r6, lsl #14
   125a0:	mov	r1, r5
   125a4:	str	lr, [sp, #1876]	; 0x754
   125a8:	eor	r3, r3, r1
   125ac:	lsl	lr, r6, #23
   125b0:	orr	lr, lr, r7, lsr #9
   125b4:	mov	r1, r3
   125b8:	mov	r4, r6
   125bc:	add	r3, sp, #1856	; 0x740
   125c0:	and	r4, r4, r0
   125c4:	str	lr, [sp, #1880]	; 0x758
   125c8:	add	r3, r3, #8
   125cc:	add	lr, sp, #1872	; 0x750
   125d0:	eor	r2, r2, r4
   125d4:	mov	r0, r2
   125d8:	ldrd	r4, [lr]
   125dc:	ldrd	r2, [r3]
   125e0:	str	ip, [sp, #1896]	; 0x768
   125e4:	lsl	ip, sl, #25
   125e8:	eor	r2, r2, r4
   125ec:	eor	r3, r3, r5
   125f0:	orr	ip, ip, fp, lsr #7
   125f4:	strd	r2, [sp, #48]	; 0x30
   125f8:	adds	r2, r8, r0
   125fc:	adc	r3, r9, r1
   12600:	str	ip, [sp, #1904]	; 0x770
   12604:	strd	r2, [sp, #56]	; 0x38
   12608:	add	r3, sp, #1872	; 0x750
   1260c:	add	r3, r3, #8
   12610:	ldrd	r0, [r3]
   12614:	ldrd	r2, [sp, #48]	; 0x30
   12618:	add	ip, sp, #1888	; 0x760
   1261c:	add	ip, ip, #8
   12620:	eor	r3, r3, r1
   12624:	add	r1, sp, #1888	; 0x760
   12628:	ldrd	r8, [ip]
   1262c:	eor	r2, r2, r0
   12630:	ldrd	r0, [r1]
   12634:	strd	r6, [sp, #40]	; 0x28
   12638:	ldrd	r6, [sp, #32]
   1263c:	eor	r0, r0, r8
   12640:	eor	r1, r1, r9
   12644:	ldrd	r8, [sp, #56]	; 0x38
   12648:	add	ip, sp, #1904	; 0x770
   1264c:	orr	r4, r6, sl
   12650:	adds	r8, r8, r2
   12654:	adc	r9, r9, r3
   12658:	orr	r5, r7, fp
   1265c:	mov	r2, r8
   12660:	mov	r3, r9
   12664:	and	r6, r6, sl
   12668:	ldrd	r8, [ip]
   1266c:	and	r7, r7, fp
   12670:	strd	sl, [sp, #48]	; 0x30
   12674:	ldrd	sl, [sp, #24]
   12678:	eor	r8, r8, r0
   1267c:	eor	r9, r9, r1
   12680:	and	sl, sl, r4
   12684:	and	fp, fp, r5
   12688:	mov	r0, r8
   1268c:	mov	r1, r9
   12690:	orr	r8, r6, sl
   12694:	orr	r9, r7, fp
   12698:	ldrd	r6, [sp, #8]
   1269c:	adds	r6, r6, r2
   126a0:	adc	r7, r7, r3
   126a4:	adds	r0, r0, r8
   126a8:	adc	r1, r1, r9
   126ac:	adds	r4, r0, r2
   126b0:	lsr	r2, r6, #14
   126b4:	adc	r5, r1, r3
   126b8:	orr	r1, r2, r7, lsl #18
   126bc:	mov	fp, r5
   126c0:	lsr	r3, r6, #18
   126c4:	str	r1, [sp, #1912]	; 0x778
   126c8:	lsl	r1, r7, #23
   126cc:	orr	r3, r3, r7, lsl #14
   126d0:	lsr	r2, r4, #28
   126d4:	orr	r1, r1, r6, lsr #9
   126d8:	lsr	ip, r7, #14
   126dc:	mov	sl, r4
   126e0:	lsr	r0, r7, #18
   126e4:	ldrd	r8, [sp, #40]	; 0x28
   126e8:	orr	ip, ip, r6, lsl #18
   126ec:	str	r3, [sp, #1920]	; 0x780
   126f0:	lsl	r3, r5, #30
   126f4:	ldrd	r4, [sp, #16]
   126f8:	str	r1, [sp, #1932]	; 0x78c
   126fc:	orr	r1, r2, fp, lsl #4
   12700:	str	ip, [sp, #1916]	; 0x77c
   12704:	str	r1, [sp, #1936]	; 0x790
   12708:	orr	ip, r0, r6, lsl #14
   1270c:	mov	r1, fp
   12710:	mov	r0, sl
   12714:	orr	r3, r3, sl, lsr #2
   12718:	strd	r0, [sp, #8]
   1271c:	add	r1, sp, #7296	; 0x1c80
   12720:	add	r1, r1, #24
   12724:	str	ip, [sp, #1924]	; 0x784
   12728:	str	r3, [sp, #1948]	; 0x79c
   1272c:	lsl	r2, sl, #30
   12730:	ldrd	r0, [r1]
   12734:	lsr	ip, fp, #28
   12738:	lsl	r3, fp, #25
   1273c:	add	fp, pc, #372	; 0x174
   12740:	ldrd	sl, [fp]
   12744:	eor	r8, r8, r4
   12748:	eor	r9, r9, r5
   1274c:	adds	r0, r0, sl
   12750:	adc	r1, r1, fp
   12754:	mov	fp, r7
   12758:	mov	sl, r6
   1275c:	lsl	lr, r6, #23
   12760:	and	r7, r7, r9
   12764:	and	r6, r6, r8
   12768:	mov	r8, r6
   1276c:	mov	r9, r7
   12770:	mov	r6, sl
   12774:	mov	r7, fp
   12778:	orr	lr, lr, fp, lsr #9
   1277c:	ldrd	sl, [sp, #8]
   12780:	str	lr, [sp, #1928]	; 0x788
   12784:	add	lr, sp, #1920	; 0x780
   12788:	orr	ip, ip, sl, lsl #4
   1278c:	orr	r3, r3, sl, lsr #7
   12790:	str	ip, [sp, #1940]	; 0x794
   12794:	str	r3, [sp, #1956]	; 0x7a4
   12798:	orr	ip, r2, fp, lsr #2
   1279c:	ldrd	r2, [sp, #80]	; 0x50
   127a0:	str	ip, [sp, #1944]	; 0x798
   127a4:	lsl	ip, sl, #25
   127a8:	adds	r2, r2, r0
   127ac:	adc	r3, r3, r1
   127b0:	mov	r0, r2
   127b4:	mov	r2, r4
   127b8:	mov	r1, r3
   127bc:	eor	r2, r2, r8
   127c0:	mov	r3, r5
   127c4:	eor	r3, r3, r9
   127c8:	mov	r8, r2
   127cc:	adds	r8, r8, r0
   127d0:	mov	r9, r3
   127d4:	add	r3, sp, #1904	; 0x770
   127d8:	adc	r9, r9, r1
   127dc:	add	r3, r3, #8
   127e0:	add	r1, sp, #1920	; 0x780
   127e4:	add	r1, r1, #8
   127e8:	ldrd	sl, [lr]
   127ec:	ldrd	r2, [r3]
   127f0:	ldrd	r0, [r1]
   127f4:	ldrd	r4, [sp, #8]
   127f8:	eor	r2, r2, sl
   127fc:	eor	r3, r3, fp
   12800:	eor	r0, r0, r2
   12804:	eor	r1, r1, r3
   12808:	add	r3, sp, #1936	; 0x790
   1280c:	strd	r0, [sp, #56]	; 0x38
   12810:	ldrd	r0, [r3]
   12814:	add	r3, sp, #1936	; 0x790
   12818:	add	r3, r3, #8
   1281c:	ldrd	sl, [sp, #48]	; 0x30
   12820:	ldrd	r2, [r3]
   12824:	ldr	lr, [sp, #12]
   12828:	orr	r4, r4, sl
   1282c:	orr	r5, r5, fp
   12830:	eor	r0, r0, r2
   12834:	ldrd	sl, [sp, #48]	; 0x30
   12838:	eor	r1, r1, r3
   1283c:	ldrd	r2, [sp, #8]
   12840:	orr	ip, ip, lr, lsr #7
   12844:	str	ip, [sp, #1952]	; 0x7a0
   12848:	and	r2, r2, sl
   1284c:	and	r3, r3, fp
   12850:	mov	sl, r2
   12854:	mov	fp, r3
   12858:	ldrd	r2, [sp, #32]
   1285c:	add	ip, sp, #1952	; 0x7a0
   12860:	and	r2, r2, r4
   12864:	and	r3, r3, r5
   12868:	mov	r4, r2
   1286c:	mov	r5, r3
   12870:	ldrd	r2, [sp, #56]	; 0x38
   12874:	orr	sl, sl, r4
   12878:	orr	fp, fp, r5
   1287c:	adds	r2, r2, r8
   12880:	adc	r3, r3, r9
   12884:	ldrd	r8, [ip]
   12888:	eor	r8, r8, r0
   1288c:	eor	r9, r9, r1
   12890:	mov	r0, r8
   12894:	mov	r1, r9
   12898:	ldrd	r8, [sp, #24]
   1289c:	adds	r8, r8, r2
   128a0:	adc	r9, r9, r3
   128a4:	adds	r0, r0, sl
   128a8:	b	128d0 <abort@plt+0x23f0>
   128ac:	nop			; (mov r0, r0)
   128b0:	vmla.i<illegal width 64>	q12, <illegal reg q5.5>, <illegal reg q15.5>
   128b4:	adcsvc	r5, lr, #116, 26	; 0x1d00
   128b8:	blcc	5b8384 <stderr@@GLIBC_2.4+0x58433c>
   128bc:	ldrshhi	fp, [lr], #30
   128c0:	strbcs	r1, [r7, #565]	; 0x235
   128c4:	blls	ff714368 <stderr@@GLIBC_2.4+0xff6e0320>
   128c8:	svcgt	0x00692694
   128cc:	orrsgt	pc, fp, r4, ror r1	; <UNPREDICTABLE>
   128d0:	strd	r8, [sp, #24]
   128d4:	ldrd	r4, [sp, #24]
   128d8:	adc	r1, r1, fp
   128dc:	adds	r8, r0, r2
   128e0:	lsr	r2, r4, #14
   128e4:	adc	r9, r1, r3
   128e8:	orr	r1, r2, r5, lsl #18
   128ec:	str	r1, [sp, #1960]	; 0x7a8
   128f0:	mov	fp, r9
   128f4:	lsl	r1, r5, #23
   128f8:	lsr	r2, r8, #28
   128fc:	orr	r1, r1, r4, lsr #9
   12900:	lsr	r3, r4, #18
   12904:	orr	r3, r3, r5, lsl #14
   12908:	str	r1, [sp, #1980]	; 0x7bc
   1290c:	orr	r1, r2, fp, lsl #4
   12910:	mov	sl, r8
   12914:	str	r3, [sp, #1968]	; 0x7b0
   12918:	str	r1, [sp, #1984]	; 0x7c0
   1291c:	lsl	r3, r9, #30
   12920:	add	r1, sp, #7296	; 0x1c80
   12924:	ldrd	r8, [sp, #40]	; 0x28
   12928:	lsr	ip, r5, #14
   1292c:	add	r1, r1, #32
   12930:	lsr	r0, r5, #18
   12934:	orr	ip, ip, r4, lsl #18
   12938:	strd	r6, [sp, #56]	; 0x38
   1293c:	eor	r8, r8, r6
   12940:	eor	r9, r9, r7
   12944:	str	ip, [sp, #1964]	; 0x7ac
   12948:	mov	r7, r5
   1294c:	orr	ip, r0, r4, lsl #14
   12950:	mov	r6, r4
   12954:	ldrd	r0, [r1]
   12958:	lsl	lr, r4, #23
   1295c:	sub	r5, pc, #164	; 0xa4
   12960:	ldrd	r4, [r5]
   12964:	orr	r3, r3, sl, lsr #2
   12968:	str	r3, [sp, #1996]	; 0x7cc
   1296c:	adds	r0, r0, r4
   12970:	adc	r1, r1, r5
   12974:	mov	r4, r6
   12978:	mov	r5, r7
   1297c:	and	r4, r4, r8
   12980:	and	r5, r5, r9
   12984:	mov	r8, r4
   12988:	mov	r9, r5
   1298c:	ldrd	r4, [sp, #16]
   12990:	lsl	r3, fp, #25
   12994:	orr	r3, r3, sl, lsr #7
   12998:	adds	r4, r4, r0
   1299c:	adc	r5, r5, r1
   129a0:	mov	r0, r4
   129a4:	mov	r1, r5
   129a8:	ldrd	r4, [sp, #40]	; 0x28
   129ac:	orr	lr, lr, r7, lsr #9
   129b0:	str	r3, [sp, #2004]	; 0x7d4
   129b4:	add	r3, sp, #1952	; 0x7a0
   129b8:	str	ip, [sp, #1972]	; 0x7b4
   129bc:	str	lr, [sp, #1976]	; 0x7b8
   129c0:	eor	r4, r4, r8
   129c4:	eor	r5, r5, r9
   129c8:	lsr	ip, fp, #28
   129cc:	add	lr, sp, #1968	; 0x7b0
   129d0:	add	r3, r3, #8
   129d4:	ldrd	r6, [sp, #8]
   129d8:	lsl	r2, sl, #30
   129dc:	orr	ip, ip, sl, lsl #4
   129e0:	strd	r4, [sp, #16]
   129e4:	str	ip, [sp, #1988]	; 0x7c4
   129e8:	ldrd	r4, [lr]
   129ec:	orr	ip, r2, fp, lsr #2
   129f0:	ldrd	r2, [r3]
   129f4:	orr	r8, r6, sl
   129f8:	orr	r9, r7, fp
   129fc:	eor	r2, r2, r4
   12a00:	eor	r3, r3, r5
   12a04:	mov	r4, r8
   12a08:	mov	r5, r9
   12a0c:	ldrd	r8, [sp, #16]
   12a10:	str	ip, [sp, #1992]	; 0x7c8
   12a14:	lsl	ip, sl, #25
   12a18:	adds	r8, r8, r0
   12a1c:	adc	r9, r9, r1
   12a20:	add	r1, sp, #1968	; 0x7b0
   12a24:	add	r1, r1, #8
   12a28:	orr	ip, ip, fp, lsr #7
   12a2c:	ldrd	r0, [r1]
   12a30:	strd	sl, [sp, #80]	; 0x50
   12a34:	str	ip, [sp, #2000]	; 0x7d0
   12a38:	eor	r0, r0, r2
   12a3c:	eor	r1, r1, r3
   12a40:	add	r3, sp, #1984	; 0x7c0
   12a44:	strd	r0, [sp, #16]
   12a48:	ldrd	r0, [r3]
   12a4c:	add	r3, sp, #1984	; 0x7c0
   12a50:	add	r3, r3, #8
   12a54:	ldrd	r2, [r3]
   12a58:	eor	r0, r0, r2
   12a5c:	eor	r1, r1, r3
   12a60:	mov	r3, r7
   12a64:	strd	r0, [sp, #64]	; 0x40
   12a68:	ldrd	r0, [sp, #48]	; 0x30
   12a6c:	and	r3, r3, fp
   12a70:	mov	r2, r6
   12a74:	and	r0, r0, r4
   12a78:	and	r1, r1, r5
   12a7c:	mov	r4, r0
   12a80:	mov	r5, r1
   12a84:	ldrd	r0, [sp, #16]
   12a88:	mov	fp, r3
   12a8c:	and	r2, r2, sl
   12a90:	adds	r0, r0, r8
   12a94:	adc	r1, r1, r9
   12a98:	mov	r3, r1
   12a9c:	add	r1, sp, #2000	; 0x7d0
   12aa0:	ldrd	r8, [sp, #64]	; 0x40
   12aa4:	mov	sl, r2
   12aa8:	mov	r2, r0
   12aac:	ldrd	r0, [r1]
   12ab0:	orr	sl, sl, r4
   12ab4:	orr	fp, fp, r5
   12ab8:	eor	r8, r8, r0
   12abc:	eor	r9, r9, r1
   12ac0:	mov	r0, r8
   12ac4:	mov	r1, r9
   12ac8:	ldrd	r8, [sp, #32]
   12acc:	adds	r8, r8, r2
   12ad0:	adc	r9, r9, r3
   12ad4:	adds	r0, r0, sl
   12ad8:	adc	r1, r1, fp
   12adc:	adds	r4, r0, r2
   12ae0:	adc	r5, r1, r3
   12ae4:	lsr	r3, r8, #14
   12ae8:	orr	r3, r3, r9, lsl #18
   12aec:	str	r3, [sp, #2008]	; 0x7d8
   12af0:	ldrd	r6, [sp, #56]	; 0x38
   12af4:	ldrd	sl, [sp, #24]
   12af8:	lsr	r2, r8, #18
   12afc:	orr	r1, r2, r9, lsl #14
   12b00:	str	r1, [sp, #2016]	; 0x7e0
   12b04:	eor	sl, sl, r6
   12b08:	lsr	r1, r4, #28
   12b0c:	mov	r2, sl
   12b10:	orr	r1, r1, r5, lsl #4
   12b14:	mov	sl, r4
   12b18:	lsr	lr, r9, #18
   12b1c:	str	r1, [sp, #2032]	; 0x7f0
   12b20:	lsr	r1, r5, #28
   12b24:	lsl	r0, r9, #23
   12b28:	orr	lr, lr, r8, lsl #14
   12b2c:	orr	r1, r1, sl, lsl #4
   12b30:	lsr	r3, r9, #14
   12b34:	orr	r3, r3, r8, lsl #18
   12b38:	eor	fp, fp, r7
   12b3c:	str	lr, [sp, #2020]	; 0x7e4
   12b40:	lsl	ip, r5, #30
   12b44:	orr	lr, r0, r8, lsr #9
   12b48:	str	r1, [sp, #2036]	; 0x7f4
   12b4c:	add	r1, sp, #7296	; 0x1c80
   12b50:	str	r3, [sp, #2012]	; 0x7dc
   12b54:	str	lr, [sp, #2028]	; 0x7ec
   12b58:	mov	r3, fp
   12b5c:	orr	ip, ip, r4, lsr #2
   12b60:	mov	fp, r5
   12b64:	lsl	lr, r4, #30
   12b68:	mov	r5, r9
   12b6c:	mov	r4, r8
   12b70:	add	r1, r1, #40	; 0x28
   12b74:	lsl	r0, r8, #23
   12b78:	and	r4, r4, r2
   12b7c:	and	r5, r5, r3
   12b80:	mov	r2, r4
   12b84:	mov	r3, r5
   12b88:	strd	r8, [sp, #88]	; 0x58
   12b8c:	sub	r5, pc, #716	; 0x2cc
   12b90:	ldrd	r4, [r5]
   12b94:	orr	r9, r0, r9, lsr #9
   12b98:	ldrd	r0, [r1]
   12b9c:	orr	lr, lr, fp, lsr #2
   12ba0:	str	lr, [sp, #2040]	; 0x7f8
   12ba4:	adds	r0, r0, r4
   12ba8:	adc	r1, r1, r5
   12bac:	ldrd	r4, [sp, #40]	; 0x28
   12bb0:	add	lr, sp, #2000	; 0x7d0
   12bb4:	add	lr, lr, #8
   12bb8:	adds	r4, r4, r0
   12bbc:	adc	r5, r5, r1
   12bc0:	mov	r0, r4
   12bc4:	mov	r1, r5
   12bc8:	ldrd	r4, [lr]
   12bcc:	add	lr, sp, #2016	; 0x7e0
   12bd0:	strd	r6, [sp, #32]
   12bd4:	eor	r6, r6, r2
   12bd8:	eor	r7, r7, r3
   12bdc:	mov	r2, r6
   12be0:	mov	r3, r7
   12be4:	ldrd	r6, [lr]
   12be8:	str	r9, [sp, #2024]	; 0x7e8
   12bec:	str	ip, [sp, #2044]	; 0x7fc
   12bf0:	eor	r4, r4, r6
   12bf4:	add	r6, sp, #7296	; 0x1c80
   12bf8:	add	r6, r6, #32
   12bfc:	mov	r9, fp
   12c00:	lsl	ip, fp, #25
   12c04:	ldr	fp, [r6]
   12c08:	mov	r8, sl
   12c0c:	orr	ip, ip, sl, lsr #7
   12c10:	strd	r8, [sp, #16]
   12c14:	str	ip, [sp, #2052]	; 0x804
   12c18:	adds	r8, r2, r0
   12c1c:	lsl	ip, sl, #25
   12c20:	lsr	fp, fp, #6
   12c24:	orr	ip, ip, r9, lsr #7
   12c28:	str	fp, [sp, #224]	; 0xe0
   12c2c:	adc	r9, r3, r1
   12c30:	ldrd	sl, [sp, #80]	; 0x50
   12c34:	ldrd	r0, [sp, #16]
   12c38:	eor	r5, r5, r7
   12c3c:	add	lr, sp, #7296	; 0x1c80
   12c40:	orr	r3, fp, r1
   12c44:	add	r1, sp, #2016	; 0x7e0
   12c48:	add	r1, r1, #8
   12c4c:	orr	r2, sl, r0
   12c50:	ldrd	r0, [r1]
   12c54:	add	lr, lr, #32
   12c58:	str	ip, [sp, #2048]	; 0x800
   12c5c:	eor	r0, r0, r4
   12c60:	eor	r1, r1, r5
   12c64:	ldrd	r4, [sp, #8]
   12c68:	ldr	lr, [lr]
   12c6c:	add	ip, sp, #7168	; 0x1c00
   12c70:	and	r4, r4, r2
   12c74:	add	r2, sp, #7296	; 0x1c80
   12c78:	and	r5, r5, r3
   12c7c:	add	r2, r2, #36	; 0x24
   12c80:	strd	r4, [sp, #40]	; 0x28
   12c84:	lsr	lr, lr, #19
   12c88:	ldr	r5, [r2]
   12c8c:	mov	r7, lr
   12c90:	add	lr, sp, #7168	; 0x1c00
   12c94:	add	lr, lr, #56	; 0x38
   12c98:	add	ip, ip, #56	; 0x38
   12c9c:	orr	r3, r7, r5, lsl #13
   12ca0:	ldr	lr, [lr]
   12ca4:	ldr	ip, [ip]
   12ca8:	str	r3, [sp, #2056]	; 0x808
   12cac:	ldr	r3, [r6]
   12cb0:	lsl	r4, r5, #3
   12cb4:	lsr	lr, lr, #1
   12cb8:	orr	r3, r4, r3, lsr #29
   12cbc:	str	r3, [sp, #2068]	; 0x814
   12cc0:	add	r3, sp, #7168	; 0x1c00
   12cc4:	add	r3, r3, #56	; 0x38
   12cc8:	lsr	ip, ip, #8
   12ccc:	ldr	r3, [r3]
   12cd0:	adds	r8, r8, r0
   12cd4:	adc	r9, r9, r1
   12cd8:	lsr	r3, r3, #7
   12cdc:	str	r3, [sp, #232]	; 0xe8
   12ce0:	add	r3, sp, #7168	; 0x1c00
   12ce4:	add	r3, r3, #60	; 0x3c
   12ce8:	add	r1, sp, #2032	; 0x7f0
   12cec:	ldr	r3, [r3]
   12cf0:	add	r1, r1, #8
   12cf4:	ldrd	r6, [r1]
   12cf8:	orr	r3, lr, r3, lsl #31
   12cfc:	str	r3, [sp, #2072]	; 0x818
   12d00:	add	r3, sp, #7168	; 0x1c00
   12d04:	add	r3, r3, #60	; 0x3c
   12d08:	lsr	r4, r5, #19
   12d0c:	ldr	r3, [r3]
   12d10:	lsr	lr, r3, #1
   12d14:	add	r3, sp, #7168	; 0x1c00
   12d18:	add	r3, r3, #60	; 0x3c
   12d1c:	ldr	r3, [r3]
   12d20:	orr	r3, ip, r3, lsl #24
   12d24:	str	r3, [sp, #2080]	; 0x820
   12d28:	add	r3, sp, #7168	; 0x1c00
   12d2c:	add	r3, r3, #60	; 0x3c
   12d30:	ldr	r3, [r3]
   12d34:	lsr	ip, r3, #8
   12d38:	ldr	r3, [sp, #224]	; 0xe0
   12d3c:	orr	r3, r3, r5, lsl #26
   12d40:	str	r3, [sp, #224]	; 0xe0
   12d44:	add	r3, sp, #2032	; 0x7f0
   12d48:	mov	r5, fp
   12d4c:	ldrd	r2, [r3]
   12d50:	eor	r3, r3, r7
   12d54:	mov	r1, r3
   12d58:	add	r3, sp, #2048	; 0x800
   12d5c:	eor	r2, r2, r6
   12d60:	mov	r0, r2
   12d64:	ldrd	r2, [r3]
   12d68:	eor	r3, r3, r1
   12d6c:	mov	r1, r3
   12d70:	add	r3, sp, #7296	; 0x1c80
   12d74:	add	r3, r3, #32
   12d78:	eor	r2, r2, r0
   12d7c:	ldr	r3, [r3]
   12d80:	mov	r0, r2
   12d84:	orr	r3, r4, r3, lsl #13
   12d88:	str	r3, [sp, #2060]	; 0x80c
   12d8c:	ldrd	r2, [sp, #16]
   12d90:	mov	r4, sl
   12d94:	and	r4, r4, r2
   12d98:	and	r5, r5, r3
   12d9c:	ldrd	r2, [sp, #40]	; 0x28
   12da0:	orr	r2, r2, r4
   12da4:	add	r4, sp, #7296	; 0x1c80
   12da8:	add	r4, r4, #32
   12dac:	orr	r3, r3, r5
   12db0:	ldr	r5, [r4]
   12db4:	lsl	r4, r5, #3
   12db8:	add	r5, sp, #7296	; 0x1c80
   12dbc:	add	r5, r5, #36	; 0x24
   12dc0:	ldr	r5, [r5]
   12dc4:	orr	r5, r4, r5, lsr #29
   12dc8:	add	r4, sp, #7168	; 0x1c00
   12dcc:	add	r4, r4, #60	; 0x3c
   12dd0:	ldr	r7, [r4]
   12dd4:	str	r5, [sp, #2064]	; 0x810
   12dd8:	add	r4, sp, #7168	; 0x1c00
   12ddc:	ldr	r5, [sp, #232]	; 0xe8
   12de0:	add	r4, r4, #56	; 0x38
   12de4:	orr	r5, r5, r7, lsl #25
   12de8:	str	r5, [sp, #232]	; 0xe8
   12dec:	ldr	r5, [r4]
   12df0:	orr	ip, ip, r5, lsl #24
   12df4:	str	ip, [sp, #2084]	; 0x824
   12df8:	add	ip, sp, #7296	; 0x1c80
   12dfc:	orr	lr, lr, r5, lsl #31
   12e00:	add	ip, ip, #36	; 0x24
   12e04:	ldrd	r4, [sp, #48]	; 0x30
   12e08:	ldr	ip, [ip]
   12e0c:	str	lr, [sp, #2076]	; 0x81c
   12e10:	adds	r4, r4, r8
   12e14:	adc	r5, r5, r9
   12e18:	adds	r2, r2, r0
   12e1c:	adc	r3, r3, r1
   12e20:	lsr	ip, ip, #6
   12e24:	add	r1, sp, #2048	; 0x800
   12e28:	str	ip, [sp, #228]	; 0xe4
   12e2c:	add	r1, r1, #8
   12e30:	add	ip, sp, #2064	; 0x810
   12e34:	strd	r4, [sp, #64]	; 0x40
   12e38:	ldrd	r0, [r1]
   12e3c:	ldrd	r4, [ip]
   12e40:	lsr	ip, r7, #7
   12e44:	str	ip, [sp, #236]	; 0xec
   12e48:	add	ip, sp, #7168	; 0x1c00
   12e4c:	add	ip, ip, #48	; 0x30
   12e50:	eor	r0, r0, r4
   12e54:	eor	r1, r1, r5
   12e58:	ldrd	r4, [ip]
   12e5c:	add	ip, sp, #7232	; 0x1c40
   12e60:	add	ip, ip, #56	; 0x38
   12e64:	ldrd	r6, [ip]
   12e68:	add	ip, sp, #2080	; 0x820
   12e6c:	adds	r4, r4, r6
   12e70:	adc	r5, r5, r7
   12e74:	mov	r6, r4
   12e78:	adds	r4, r2, r8
   12e7c:	mov	r7, r5
   12e80:	adc	r5, r3, r9
   12e84:	ldrd	r2, [sp, #224]	; 0xe0
   12e88:	ldrd	r8, [ip]
   12e8c:	mov	sl, r4
   12e90:	eor	r3, r3, r1
   12e94:	mov	r1, r3
   12e98:	add	r3, sp, #2064	; 0x810
   12e9c:	add	r3, r3, #8
   12ea0:	eor	r2, r2, r0
   12ea4:	mov	r0, r2
   12ea8:	ldrd	r2, [r3]
   12eac:	adds	r6, r6, r0
   12eb0:	adc	r7, r7, r1
   12eb4:	eor	r2, r2, r8
   12eb8:	eor	r3, r3, r9
   12ebc:	ldrd	r8, [sp, #64]	; 0x40
   12ec0:	mov	r0, r6
   12ec4:	mov	r1, r7
   12ec8:	ldrd	r6, [sp, #232]	; 0xe8
   12ecc:	mov	fp, r5
   12ed0:	mov	r4, r2
   12ed4:	mov	r5, r3
   12ed8:	lsr	ip, r8, #14
   12edc:	lsr	lr, r8, #18
   12ee0:	orr	ip, ip, r9, lsl #18
   12ee4:	eor	r6, r6, r4
   12ee8:	eor	r7, r7, r5
   12eec:	adds	r6, r0, r6
   12ef0:	str	ip, [sp, #2088]	; 0x828
   12ef4:	mov	r5, r7
   12ef8:	orr	ip, lr, r9, lsl #14
   12efc:	adc	r7, r1, r5
   12f00:	str	ip, [sp, #2096]	; 0x830
   12f04:	lsr	r0, r9, #18
   12f08:	lsr	ip, r9, #14
   12f0c:	lsl	r1, r9, #23
   12f10:	mov	r4, sl
   12f14:	orr	ip, ip, r8, lsl #18
   12f18:	orr	r1, r1, r8, lsr #9
   12f1c:	lsr	lr, sl, #28
   12f20:	orr	sl, r0, r8, lsl #14
   12f24:	mov	r5, fp
   12f28:	str	ip, [sp, #2092]	; 0x82c
   12f2c:	str	sl, [sp, #2100]	; 0x834
   12f30:	lsl	ip, fp, #30
   12f34:	str	r1, [sp, #2108]	; 0x83c
   12f38:	ldrd	sl, [sp, #24]
   12f3c:	ldrd	r0, [sp, #88]	; 0x58
   12f40:	add	r3, pc, #912	; 0x390
   12f44:	ldrd	r2, [r3]
   12f48:	orr	lr, lr, r5, lsl #4
   12f4c:	eor	sl, sl, r0
   12f50:	eor	fp, fp, r1
   12f54:	mov	r0, sl
   12f58:	mov	r1, fp
   12f5c:	mov	sl, r4
   12f60:	mov	fp, r5
   12f64:	orr	ip, ip, r4, lsr #2
   12f68:	mov	r5, r9
   12f6c:	mov	r4, r8
   12f70:	and	r4, r4, r0
   12f74:	and	r5, r5, r1
   12f78:	mov	r0, r4
   12f7c:	mov	r1, r5
   12f80:	ldrd	r4, [sp, #32]
   12f84:	strd	r6, [sp, #160]	; 0xa0
   12f88:	adds	r6, r6, r2
   12f8c:	adc	r7, r7, r3
   12f90:	str	ip, [sp, #2124]	; 0x84c
   12f94:	lsl	ip, r8, #23
   12f98:	adds	r4, r4, r6
   12f9c:	mov	r3, r7
   12fa0:	orr	ip, ip, r9, lsr #9
   12fa4:	str	lr, [sp, #2112]	; 0x840
   12fa8:	lsr	lr, fp, #28
   12fac:	orr	lr, lr, sl, lsl #4
   12fb0:	adc	r5, r5, r3
   12fb4:	str	ip, [sp, #2104]	; 0x838
   12fb8:	lsl	ip, sl, #30
   12fbc:	orr	ip, ip, fp, lsr #2
   12fc0:	mov	r2, r4
   12fc4:	mov	r3, r5
   12fc8:	str	lr, [sp, #2116]	; 0x844
   12fcc:	ldrd	r4, [sp, #24]
   12fd0:	lsl	lr, fp, #25
   12fd4:	str	ip, [sp, #2120]	; 0x848
   12fd8:	orr	ip, lr, sl, lsr #7
   12fdc:	add	lr, sp, #2080	; 0x820
   12fe0:	add	lr, lr, #8
   12fe4:	eor	r4, r4, r0
   12fe8:	eor	r5, r5, r1
   12fec:	mov	r0, r4
   12ff0:	mov	r1, r5
   12ff4:	ldrd	r4, [lr]
   12ff8:	add	lr, sp, #2096	; 0x830
   12ffc:	mov	r9, fp
   13000:	ldrd	r6, [lr]
   13004:	add	lr, sp, #7296	; 0x1c80
   13008:	add	lr, lr, #40	; 0x28
   1300c:	eor	r4, r4, r6
   13010:	add	r6, sp, #7296	; 0x1c80
   13014:	add	r6, r6, #40	; 0x28
   13018:	ldr	fp, [r6]
   1301c:	ldr	lr, [lr]
   13020:	adds	r8, r0, r2
   13024:	str	ip, [sp, #2132]	; 0x854
   13028:	lsr	fp, fp, #6
   1302c:	lsl	ip, sl, #25
   13030:	orr	ip, ip, r9, lsr #7
   13034:	lsr	lr, lr, #19
   13038:	str	fp, [sp, #240]	; 0xf0
   1303c:	mov	fp, r9
   13040:	adc	r9, r1, r3
   13044:	add	r1, sp, #2096	; 0x830
   13048:	eor	r5, r5, r7
   1304c:	add	r1, r1, #8
   13050:	mov	r7, lr
   13054:	add	lr, sp, #7232	; 0x1c40
   13058:	ldr	lr, [lr]
   1305c:	str	ip, [sp, #2128]	; 0x850
   13060:	ldrd	r0, [r1]
   13064:	lsr	lr, lr, #1
   13068:	add	ip, sp, #7232	; 0x1c40
   1306c:	eor	r0, r0, r4
   13070:	add	r4, sp, #7296	; 0x1c80
   13074:	add	r4, r4, #44	; 0x2c
   13078:	eor	r1, r1, r5
   1307c:	mov	r5, r7
   13080:	ldr	r7, [r4]
   13084:	ldr	ip, [ip]
   13088:	adds	r8, r8, r0
   1308c:	orr	r5, r5, r7, lsl #13
   13090:	str	r5, [sp, #2136]	; 0x858
   13094:	ldr	r5, [r6]
   13098:	lsl	r4, r7, #3
   1309c:	lsr	ip, ip, #8
   130a0:	orr	r5, r4, r5, lsr #29
   130a4:	str	r5, [sp, #2148]	; 0x864
   130a8:	add	r5, sp, #7232	; 0x1c40
   130ac:	adc	r9, r9, r1
   130b0:	ldr	r5, [r5]
   130b4:	add	r1, sp, #2112	; 0x840
   130b8:	lsr	r4, r7, #19
   130bc:	lsr	r5, r5, #7
   130c0:	str	r5, [sp, #248]	; 0xf8
   130c4:	add	r5, sp, #7232	; 0x1c40
   130c8:	add	r5, r5, #4
   130cc:	ldrd	r0, [r1]
   130d0:	ldr	r5, [r5]
   130d4:	ldrd	r2, [sp, #16]
   130d8:	strd	sl, [sp, #72]	; 0x48
   130dc:	orr	lr, lr, r5, lsl #31
   130e0:	str	lr, [sp, #2152]	; 0x868
   130e4:	lsr	lr, r5, #1
   130e8:	add	r5, sp, #7232	; 0x1c40
   130ec:	add	r5, r5, #4
   130f0:	orr	r2, r2, sl
   130f4:	ldr	r5, [r5]
   130f8:	orr	r3, r3, fp
   130fc:	ldrd	sl, [sp, #80]	; 0x50
   13100:	orr	ip, ip, r5, lsl #24
   13104:	str	ip, [sp, #2160]	; 0x870
   13108:	lsr	ip, r5, #8
   1310c:	ldr	r5, [sp, #240]	; 0xf0
   13110:	and	sl, sl, r2
   13114:	orr	r5, r5, r7, lsl #26
   13118:	str	r5, [sp, #240]	; 0xf0
   1311c:	add	r5, sp, #2112	; 0x840
   13120:	add	r5, r5, #8
   13124:	ldrd	r6, [r5]
   13128:	add	r5, sp, #2128	; 0x850
   1312c:	and	fp, fp, r3
   13130:	eor	r0, r0, r6
   13134:	eor	r1, r1, r7
   13138:	ldrd	r6, [r5]
   1313c:	add	r5, sp, #7296	; 0x1c80
   13140:	add	r5, r5, #40	; 0x28
   13144:	mov	r2, sl
   13148:	ldr	r5, [r5]
   1314c:	mov	r3, fp
   13150:	ldrd	sl, [sp, #72]	; 0x48
   13154:	orr	r5, r4, r5, lsl #13
   13158:	str	r5, [sp, #2140]	; 0x85c
   1315c:	ldrd	r4, [sp, #16]
   13160:	eor	r7, r7, r1
   13164:	mov	r1, r7
   13168:	and	r4, r4, sl
   1316c:	orr	r2, r2, r4
   13170:	add	r4, sp, #7296	; 0x1c80
   13174:	add	r4, r4, #40	; 0x28
   13178:	and	r5, r5, fp
   1317c:	orr	r3, r3, r5
   13180:	ldr	r5, [r4]
   13184:	eor	r6, r6, r0
   13188:	mov	r0, r6
   1318c:	lsl	r4, r5, #3
   13190:	add	r5, sp, #7296	; 0x1c80
   13194:	add	r5, r5, #44	; 0x2c
   13198:	ldr	r5, [r5]
   1319c:	orr	r5, r4, r5, lsr #29
   131a0:	add	r4, sp, #7232	; 0x1c40
   131a4:	add	r4, r4, #4
   131a8:	ldr	r7, [r4]
   131ac:	str	r5, [sp, #2144]	; 0x860
   131b0:	ldr	r5, [sp, #248]	; 0xf8
   131b4:	add	r4, sp, #7232	; 0x1c40
   131b8:	orr	r5, r5, r7, lsl #25
   131bc:	str	r5, [sp, #248]	; 0xf8
   131c0:	ldr	r5, [r4]
   131c4:	orr	lr, lr, r5, lsl #31
   131c8:	orr	ip, ip, r5, lsl #24
   131cc:	str	lr, [sp, #2156]	; 0x86c
   131d0:	str	ip, [sp, #2164]	; 0x874
   131d4:	add	ip, sp, #7296	; 0x1c80
   131d8:	add	ip, ip, #44	; 0x2c
   131dc:	ldrd	r6, [sp, #8]
   131e0:	ldr	ip, [ip]
   131e4:	adds	r6, r6, r8
   131e8:	lsr	ip, ip, #6
   131ec:	str	ip, [sp, #244]	; 0xf4
   131f0:	add	ip, sp, #2144	; 0x860
   131f4:	adc	r7, r7, r9
   131f8:	ldrd	r4, [ip]
   131fc:	add	ip, sp, #7232	; 0x1c40
   13200:	add	ip, ip, #4
   13204:	adds	r2, r2, r0
   13208:	ldr	ip, [ip]
   1320c:	adc	r3, r3, r1
   13210:	add	r1, sp, #2128	; 0x850
   13214:	lsr	ip, ip, #7
   13218:	str	ip, [sp, #252]	; 0xfc
   1321c:	add	r1, r1, #8
   13220:	add	ip, sp, #7168	; 0x1c00
   13224:	add	ip, ip, #56	; 0x38
   13228:	ldrd	r0, [r1]
   1322c:	mov	sl, r6
   13230:	mov	fp, r7
   13234:	ldrd	r6, [ip]
   13238:	add	ip, sp, #7296	; 0x1c80
   1323c:	eor	r0, r0, r4
   13240:	eor	r1, r1, r5
   13244:	ldrd	r4, [ip]
   13248:	add	ip, sp, #2160	; 0x870
   1324c:	lsr	lr, sl, #18
   13250:	adds	r6, r6, r4
   13254:	adc	r7, r7, r5
   13258:	adds	r8, r8, r2
   1325c:	adc	r9, r9, r3
   13260:	ldrd	r2, [sp, #240]	; 0xf0
   13264:	ldrd	r4, [ip]
   13268:	lsr	ip, sl, #14
   1326c:	eor	r3, r3, r1
   13270:	mov	r1, r3
   13274:	add	r3, sp, #2144	; 0x860
   13278:	add	r3, r3, #8
   1327c:	eor	r2, r2, r0
   13280:	mov	r0, r2
   13284:	ldrd	r2, [r3]
   13288:	adds	r0, r0, r6
   1328c:	adc	r1, r1, r7
   13290:	mov	r6, sl
   13294:	mov	r7, fp
   13298:	ldrd	sl, [sp, #248]	; 0xf8
   1329c:	eor	r2, r2, r4
   132a0:	eor	r3, r3, r5
   132a4:	mov	r4, r2
   132a8:	mov	r5, r3
   132ac:	eor	sl, sl, r4
   132b0:	eor	fp, fp, r5
   132b4:	mov	r4, sl
   132b8:	mov	r5, fp
   132bc:	mov	sl, r6
   132c0:	mov	fp, r7
   132c4:	orr	ip, ip, r7, lsl #18
   132c8:	strd	sl, [sp, #48]	; 0x30
   132cc:	adds	sl, r0, r4
   132d0:	adc	fp, r1, r5
   132d4:	b	132e8 <abort@plt+0x2e08>
   132d8:			; <UNDEFINED> instruction: 0x9ef14ad2
   132dc:	ldr	r6, [fp], #2497	; 0x9c1
   132e0:	stmdacc	pc, {r0, r1, r5, r6, r7, r8, sl, sp}^	; <UNPREDICTABLE>
   132e4:	svc	0x00be4786
   132e8:	ldrd	r0, [sp, #48]	; 0x30
   132ec:	lsr	r6, r7, #14
   132f0:	str	ip, [sp, #2168]	; 0x878
   132f4:	orr	ip, lr, r7, lsl #14
   132f8:	lsr	lr, r7, #18
   132fc:	orr	r7, r6, r0, lsl #18
   13300:	str	r7, [sp, #2172]	; 0x87c
   13304:	ldrd	r6, [sp, #88]	; 0x58
   13308:	strd	sl, [sp, #56]	; 0x38
   1330c:	ldrd	sl, [sp, #64]	; 0x40
   13310:	lsl	r5, r1, #23
   13314:	orr	r1, lr, r0, lsl #14
   13318:	str	r1, [sp, #2180]	; 0x884
   1331c:	mov	r0, r6
   13320:	mov	r1, r7
   13324:	eor	r0, r0, sl
   13328:	eor	r1, r1, fp
   1332c:	ldrd	sl, [sp, #48]	; 0x30
   13330:	lsr	r4, r8, #28
   13334:	sub	r3, pc, #92	; 0x5c
   13338:	ldrd	r2, [r3]
   1333c:	orr	lr, r5, sl, lsr #9
   13340:	orr	r5, r4, r9, lsl #4
   13344:	str	r5, [sp, #2192]	; 0x890
   13348:	ldrd	r4, [sp, #56]	; 0x38
   1334c:	str	lr, [sp, #2188]	; 0x88c
   13350:	lsl	lr, sl, #23
   13354:	adds	r4, r4, r2
   13358:	adc	r5, r5, r3
   1335c:	mov	r2, r4
   13360:	mov	r3, r5
   13364:	orr	lr, lr, fp, lsr #9
   13368:	mov	r4, sl
   1336c:	mov	r5, fp
   13370:	ldrd	sl, [sp, #24]
   13374:	str	ip, [sp, #2176]	; 0x880
   13378:	lsl	ip, r9, #30
   1337c:	adds	sl, sl, r2
   13380:	orr	ip, ip, r8, lsr #2
   13384:	and	r5, r5, r1
   13388:	adc	fp, fp, r3
   1338c:	mov	r1, r5
   13390:	str	ip, [sp, #2204]	; 0x89c
   13394:	and	r4, r4, r0
   13398:	lsr	ip, r9, #28
   1339c:	mov	r3, r7
   133a0:	mov	r0, r4
   133a4:	orr	ip, ip, r8, lsl #4
   133a8:	lsl	r4, r8, #30
   133ac:	eor	r3, r3, r1
   133b0:	add	r1, sp, #2160	; 0x870
   133b4:	str	lr, [sp, #2184]	; 0x888
   133b8:	str	ip, [sp, #2196]	; 0x894
   133bc:	lsl	lr, r9, #25
   133c0:	orr	ip, r4, r9, lsr #2
   133c4:	add	r1, r1, #8
   133c8:	str	ip, [sp, #2200]	; 0x898
   133cc:	orr	ip, lr, r8, lsr #7
   133d0:	str	ip, [sp, #2212]	; 0x8a4
   133d4:	mov	r2, r6
   133d8:	ldrd	r6, [r1]
   133dc:	add	r1, sp, #2176	; 0x880
   133e0:	eor	r2, r2, r0
   133e4:	ldrd	r0, [r1]
   133e8:	lsl	ip, r8, #25
   133ec:	add	lr, sp, #2192	; 0x890
   133f0:	eor	r7, r7, r1
   133f4:	add	r1, sp, #7232	; 0x1c40
   133f8:	add	r1, r1, #8
   133fc:	eor	r6, r6, r0
   13400:	ldr	r1, [r1]
   13404:	add	lr, lr, #8
   13408:	adds	r2, r2, sl
   1340c:	lsr	r1, r1, #7
   13410:	str	r1, [sp, #256]	; 0x100
   13414:	orr	r1, ip, r9, lsr #7
   13418:	str	r1, [sp, #2208]	; 0x8a0
   1341c:	add	r1, sp, #7232	; 0x1c40
   13420:	add	r1, r1, #8
   13424:	adc	r3, r3, fp
   13428:	ldr	r1, [r1]
   1342c:	ldrd	sl, [lr]
   13430:	add	lr, sp, #7232	; 0x1c40
   13434:	lsr	ip, r1, #1
   13438:	add	r1, sp, #2176	; 0x880
   1343c:	add	r1, r1, #8
   13440:	add	lr, lr, #12
   13444:	ldrd	r0, [r1]
   13448:	ldr	lr, [lr]
   1344c:	ldrd	r4, [sp, #72]	; 0x48
   13450:	eor	r1, r1, r7
   13454:	mov	r7, r1
   13458:	add	r1, sp, #2192	; 0x890
   1345c:	eor	r0, r0, r6
   13460:	mov	r6, r0
   13464:	ldrd	r0, [r1]
   13468:	orr	ip, ip, lr, lsl #31
   1346c:	str	ip, [sp, #2216]	; 0x8a8
   13470:	eor	r0, r0, sl
   13474:	eor	r1, r1, fp
   13478:	add	ip, sp, #7232	; 0x1c40
   1347c:	ldrd	sl, [sp, #16]
   13480:	add	ip, ip, #8
   13484:	add	lr, sp, #7232	; 0x1c40
   13488:	orr	r4, r4, r8
   1348c:	add	lr, lr, #12
   13490:	and	sl, sl, r4
   13494:	ldr	ip, [ip]
   13498:	ldr	lr, [lr]
   1349c:	mov	r4, sl
   134a0:	add	sl, sp, #7232	; 0x1c40
   134a4:	orr	r5, r5, r9
   134a8:	add	sl, sl, #12
   134ac:	and	fp, fp, r5
   134b0:	lsr	ip, ip, #8
   134b4:	mov	r5, fp
   134b8:	orr	ip, ip, lr, lsl #24
   134bc:	ldr	fp, [sl]
   134c0:	str	ip, [sp, #2224]	; 0x8b0
   134c4:	lsr	ip, lr, #1
   134c8:	ldr	lr, [sp, #256]	; 0x100
   134cc:	adds	r2, r2, r6
   134d0:	orr	lr, lr, fp, lsl #25
   134d4:	ldrd	sl, [sp, #160]	; 0xa0
   134d8:	adc	r3, r3, r7
   134dc:	ldrd	r6, [sp, #72]	; 0x48
   134e0:	str	lr, [sp, #256]	; 0x100
   134e4:	lsr	lr, sl, #6
   134e8:	and	r6, r6, r8
   134ec:	and	r7, r7, r9
   134f0:	str	lr, [sp, #264]	; 0x108
   134f4:	add	lr, sp, #2208	; 0x8a0
   134f8:	strd	r6, [sp, #8]
   134fc:	ldrd	r6, [lr]
   13500:	add	lr, sp, #7232	; 0x1c40
   13504:	add	lr, lr, #12
   13508:	eor	r6, r6, r0
   1350c:	eor	r7, r7, r1
   13510:	mov	r0, r6
   13514:	mov	r1, r7
   13518:	ldrd	r6, [sp, #8]
   1351c:	ldr	lr, [lr]
   13520:	orr	r6, r6, r4
   13524:	add	r4, sp, #7232	; 0x1c40
   13528:	add	r4, r4, #8
   1352c:	orr	r7, r7, r5
   13530:	ldr	r5, [r4]
   13534:	mov	r4, sl
   13538:	lsr	lr, lr, #8
   1353c:	orr	ip, ip, r5, lsl #31
   13540:	str	ip, [sp, #2220]	; 0x8ac
   13544:	lsr	ip, sl, #19
   13548:	add	sl, sp, #7232	; 0x1c40
   1354c:	add	sl, sl, #8
   13550:	mov	r5, fp
   13554:	ldr	fp, [sl]
   13558:	add	sl, sp, #7232	; 0x1c40
   1355c:	orr	ip, ip, r5, lsl #13
   13560:	orr	lr, lr, fp, lsl #24
   13564:	str	lr, [sp, #2228]	; 0x8b4
   13568:	add	sl, sl, #12
   1356c:	lsl	lr, r5, #3
   13570:	str	ip, [sp, #2232]	; 0x8b8
   13574:	orr	ip, lr, r4, lsr #29
   13578:	str	ip, [sp, #2244]	; 0x8c4
   1357c:	ldr	fp, [sl]
   13580:	lsl	ip, r4, #3
   13584:	lsr	lr, r5, #19
   13588:	lsr	fp, fp, #7
   1358c:	str	fp, [sp, #260]	; 0x104
   13590:	ldr	fp, [sp, #264]	; 0x108
   13594:	orr	lr, lr, r4, lsl #13
   13598:	orr	fp, fp, r5, lsl #26
   1359c:	str	fp, [sp, #264]	; 0x108
   135a0:	ldrd	sl, [sp, #80]	; 0x50
   135a4:	str	lr, [sp, #2236]	; 0x8bc
   135a8:	adds	sl, sl, r2
   135ac:	adc	fp, fp, r3
   135b0:	adds	r6, r6, r0
   135b4:	adc	r7, r7, r1
   135b8:	add	r1, sp, #2208	; 0x8a0
   135bc:	strd	sl, [sp, #24]
   135c0:	add	r1, r1, #8
   135c4:	add	sl, sp, #2224	; 0x8b0
   135c8:	ldrd	r0, [r1]
   135cc:	ldrd	sl, [sl]
   135d0:	eor	r1, r1, fp
   135d4:	mov	fp, r5
   135d8:	eor	r0, r0, sl
   135dc:	orr	ip, ip, fp, lsr #29
   135e0:	str	ip, [sp, #2240]	; 0x8c0
   135e4:	lsr	ip, fp, #6
   135e8:	str	ip, [sp, #268]	; 0x10c
   135ec:	add	ip, sp, #7232	; 0x1c40
   135f0:	ldrd	r4, [ip]
   135f4:	add	ip, sp, #7296	; 0x1c80
   135f8:	add	ip, ip, #8
   135fc:	ldrd	sl, [ip]
   13600:	adds	r4, r4, sl
   13604:	adc	r5, r5, fp
   13608:	adds	sl, r6, r2
   1360c:	adc	fp, r7, r3
   13610:	add	r3, sp, #256	; 0x100
   13614:	ldrd	r2, [r3]
   13618:	eor	r3, r3, r1
   1361c:	mov	r1, r3
   13620:	add	r3, sp, #2224	; 0x8b0
   13624:	add	r3, r3, #8
   13628:	ldrd	r6, [r3]
   1362c:	add	r3, sp, #2240	; 0x8c0
   13630:	eor	r2, r2, r0
   13634:	mov	r0, r2
   13638:	ldrd	r2, [r3]
   1363c:	adds	r0, r0, r4
   13640:	adc	r1, r1, r5
   13644:	eor	r7, r7, r3
   13648:	ldr	r3, [sp, #24]
   1364c:	eor	r6, r6, r2
   13650:	ldrd	r4, [sp, #24]
   13654:	lsr	ip, r3, #14
   13658:	add	r3, sp, #264	; 0x108
   1365c:	lsr	lr, r4, #18
   13660:	ldrd	r2, [r3]
   13664:	lsr	r4, r5, #14
   13668:	eor	r3, r3, r7
   1366c:	mov	r7, r3
   13670:	orr	r3, ip, r5, lsl #18
   13674:	str	r3, [sp, #2248]	; 0x8c8
   13678:	ldr	r3, [sp, #28]
   1367c:	eor	r2, r2, r6
   13680:	adds	r2, r0, r2
   13684:	orr	r3, lr, r3, lsl #14
   13688:	str	r3, [sp, #2256]	; 0x8d0
   1368c:	ldr	r3, [sp, #28]
   13690:	lsr	ip, sl, #28
   13694:	lsr	lr, r3, #18
   13698:	adc	r3, r1, r7
   1369c:	ldrd	r6, [sp, #24]
   136a0:	strd	r2, [sp, #32]
   136a4:	lsl	r1, fp, #30
   136a8:	orr	r3, r4, r6, lsl #18
   136ac:	str	r3, [sp, #2252]	; 0x8cc
   136b0:	orr	r3, lr, r6, lsl #14
   136b4:	ldrd	r4, [sp, #64]	; 0x40
   136b8:	str	r3, [sp, #2260]	; 0x8d4
   136bc:	ldrd	r2, [sp, #48]	; 0x30
   136c0:	lsl	r0, r7, #23
   136c4:	eor	r3, r3, r5
   136c8:	mov	r5, r3
   136cc:	orr	r3, r0, r6, lsr #9
   136d0:	str	r3, [sp, #2268]	; 0x8dc
   136d4:	lsl	r3, r6, #23
   136d8:	str	r3, [sp, #8]
   136dc:	orr	r3, ip, fp, lsl #4
   136e0:	str	r3, [sp, #2272]	; 0x8e0
   136e4:	orr	r3, r1, sl, lsr #2
   136e8:	str	r3, [sp, #2284]	; 0x8ec
   136ec:	eor	r2, r2, r4
   136f0:	lsr	r3, fp, #28
   136f4:	mov	r4, r2
   136f8:	str	r3, [sp, #40]	; 0x28
   136fc:	add	r1, pc, #876	; 0x36c
   13700:	ldrd	r0, [r1]
   13704:	ldrd	r2, [sp, #32]
   13708:	lsl	ip, sl, #30
   1370c:	and	r6, r6, r4
   13710:	adds	r0, r0, r2
   13714:	adc	r1, r1, r3
   13718:	mov	r3, r1
   1371c:	mov	r1, r7
   13720:	mov	lr, r1
   13724:	ldr	r1, [sp, #8]
   13728:	mov	r2, r0
   1372c:	orr	lr, r1, lr, lsr #9
   13730:	ldr	r1, [sp, #40]	; 0x28
   13734:	lsl	r0, fp, #25
   13738:	orr	r1, r1, sl, lsl #4
   1373c:	str	r1, [sp, #2276]	; 0x8e4
   13740:	orr	r1, ip, fp, lsr #2
   13744:	str	r1, [sp, #2280]	; 0x8e8
   13748:	orr	r1, r0, sl, lsr #7
   1374c:	str	r1, [sp, #2292]	; 0x8f4
   13750:	ldrd	r0, [sp, #88]	; 0x58
   13754:	str	lr, [sp, #2264]	; 0x8d8
   13758:	add	lr, sp, #2240	; 0x8c0
   1375c:	adds	r0, r0, r2
   13760:	adc	r1, r1, r3
   13764:	ldrd	r2, [sp, #64]	; 0x40
   13768:	add	lr, lr, #8
   1376c:	and	r7, r7, r5
   13770:	eor	r2, r2, r6
   13774:	eor	r3, r3, r7
   13778:	ldrd	r6, [lr]
   1377c:	add	lr, sp, #2256	; 0x8d0
   13780:	adds	r2, r2, r0
   13784:	ldrd	r4, [lr]
   13788:	adc	r3, r3, r1
   1378c:	add	lr, sp, #7232	; 0x1c40
   13790:	add	r1, sp, #2256	; 0x8d0
   13794:	add	lr, lr, #16
   13798:	add	r1, r1, #8
   1379c:	ldr	lr, [lr]
   137a0:	ldrd	r0, [r1]
   137a4:	eor	r6, r6, r4
   137a8:	eor	r7, r7, r5
   137ac:	eor	r0, r0, r6
   137b0:	eor	r1, r1, r7
   137b4:	lsr	lr, lr, #7
   137b8:	str	lr, [sp, #272]	; 0x110
   137bc:	add	lr, sp, #2272	; 0x8e0
   137c0:	strd	r0, [sp, #8]
   137c4:	add	lr, lr, #8
   137c8:	add	r1, sp, #2272	; 0x8e0
   137cc:	ldrd	r6, [lr]
   137d0:	ldrd	r0, [r1]
   137d4:	lsl	ip, sl, #25
   137d8:	orr	r5, r9, fp
   137dc:	eor	r0, r0, r6
   137e0:	eor	r1, r1, r7
   137e4:	mov	r6, r0
   137e8:	mov	r7, r1
   137ec:	ldrd	r0, [sp, #72]	; 0x48
   137f0:	orr	ip, ip, fp, lsr #7
   137f4:	str	ip, [sp, #2288]	; 0x8f0
   137f8:	and	r1, r1, r5
   137fc:	add	ip, sp, #7232	; 0x1c40
   13800:	mov	r5, r1
   13804:	add	ip, ip, #16
   13808:	add	r1, sp, #7232	; 0x1c40
   1380c:	add	r1, r1, #20
   13810:	ldr	ip, [ip]
   13814:	ldr	r1, [r1]
   13818:	orr	r4, r8, sl
   1381c:	lsr	ip, ip, #1
   13820:	orr	r1, ip, r1, lsl #31
   13824:	str	r1, [sp, #2296]	; 0x8f8
   13828:	add	r1, sp, #7232	; 0x1c40
   1382c:	add	r1, r1, #16
   13830:	and	r0, r0, r4
   13834:	ldr	r1, [r1]
   13838:	mov	r4, r0
   1383c:	add	r0, sp, #7232	; 0x1c40
   13840:	lsr	ip, r1, #8
   13844:	add	r1, sp, #7232	; 0x1c40
   13848:	add	r1, r1, #20
   1384c:	add	r0, r0, #20
   13850:	ldr	r1, [r1]
   13854:	ldr	lr, [r0]
   13858:	orr	r1, ip, r1, lsl #24
   1385c:	str	r1, [sp, #2304]	; 0x900
   13860:	add	r1, sp, #7232	; 0x1c40
   13864:	add	r1, r1, #20
   13868:	ldr	r1, [r1]
   1386c:	lsr	ip, r1, #1
   13870:	ldr	r1, [sp, #272]	; 0x110
   13874:	orr	r1, r1, lr, lsl #25
   13878:	str	r1, [sp, #272]	; 0x110
   1387c:	ldr	r1, [sp, #56]	; 0x38
   13880:	lsr	lr, lr, #8
   13884:	lsr	r1, r1, #6
   13888:	str	r1, [sp, #280]	; 0x118
   1388c:	ldrd	r0, [sp, #8]
   13890:	adds	r0, r0, r2
   13894:	adc	r1, r1, r3
   13898:	mov	r2, r0
   1389c:	mov	r3, r1
   138a0:	and	r0, r8, sl
   138a4:	and	r1, r9, fp
   138a8:	strd	r0, [sp, #40]	; 0x28
   138ac:	add	r1, sp, #2288	; 0x8f0
   138b0:	ldrd	r0, [r1]
   138b4:	eor	r6, r6, r0
   138b8:	eor	r7, r7, r1
   138bc:	mov	r0, r6
   138c0:	mov	r1, r7
   138c4:	ldrd	r6, [sp, #40]	; 0x28
   138c8:	strd	r0, [sp, #8]
   138cc:	add	r1, sp, #7232	; 0x1c40
   138d0:	add	r1, r1, #16
   138d4:	orr	r7, r7, r5
   138d8:	ldr	r5, [r1]
   138dc:	orr	r6, r6, r4
   138e0:	ldr	r1, [r1]
   138e4:	orr	ip, ip, r5, lsl #31
   138e8:	ldrd	r4, [sp, #56]	; 0x38
   138ec:	str	ip, [sp, #2300]	; 0x8fc
   138f0:	orr	lr, lr, r1, lsl #24
   138f4:	lsr	ip, r4, #19
   138f8:	orr	r1, ip, r5, lsl #13
   138fc:	str	lr, [sp, #2308]	; 0x904
   13900:	lsl	lr, r5, #3
   13904:	str	r1, [sp, #2312]	; 0x908
   13908:	orr	r1, lr, r4, lsr #29
   1390c:	str	r1, [sp, #2324]	; 0x914
   13910:	add	r1, sp, #7232	; 0x1c40
   13914:	add	r1, r1, #20
   13918:	lsr	lr, r5, #19
   1391c:	ldr	r1, [r1]
   13920:	lsl	ip, r4, #3
   13924:	lsr	r1, r1, #7
   13928:	str	r1, [sp, #276]	; 0x114
   1392c:	ldr	r1, [sp, #280]	; 0x118
   13930:	orr	r1, r1, r5, lsl #26
   13934:	ldrd	r4, [sp, #16]
   13938:	str	r1, [sp, #280]	; 0x118
   1393c:	ldrd	r0, [sp, #8]
   13940:	adds	r4, r4, r2
   13944:	adc	r5, r5, r3
   13948:	adds	r0, r0, r6
   1394c:	adc	r1, r1, r7
   13950:	mov	r7, r1
   13954:	add	r1, sp, #2288	; 0x8f0
   13958:	strd	r4, [sp, #40]	; 0x28
   1395c:	add	r1, r1, #8
   13960:	add	r4, sp, #2304	; 0x900
   13964:	mov	r6, r0
   13968:	ldrd	r4, [r4]
   1396c:	ldrd	r0, [r1]
   13970:	eor	r0, r0, r4
   13974:	eor	r1, r1, r5
   13978:	strd	r0, [sp, #8]
   1397c:	ldrd	r0, [sp, #56]	; 0x38
   13980:	orr	ip, ip, r1, lsr #29
   13984:	lsr	r1, r1, #6
   13988:	str	ip, [sp, #2320]	; 0x910
   1398c:	str	r1, [sp, #284]	; 0x11c
   13990:	add	ip, sp, #7296	; 0x1c80
   13994:	add	r1, sp, #7232	; 0x1c40
   13998:	add	ip, ip, #16
   1399c:	add	r1, r1, #8
   139a0:	ldrd	r4, [ip]
   139a4:	orr	lr, lr, r0, lsl #13
   139a8:	ldrd	r0, [r1]
   139ac:	str	lr, [sp, #2316]	; 0x90c
   139b0:	adds	r0, r0, r4
   139b4:	adc	r1, r1, r5
   139b8:	mov	r4, r0
   139bc:	adds	r0, r6, r2
   139c0:	mov	r5, r1
   139c4:	adc	r1, r7, r3
   139c8:	add	r3, sp, #272	; 0x110
   139cc:	strd	r0, [sp, #16]
   139d0:	ldrd	r0, [r3]
   139d4:	ldrd	r2, [sp, #8]
   139d8:	eor	r3, r3, r1
   139dc:	mov	r1, r3
   139e0:	add	r3, sp, #2304	; 0x900
   139e4:	add	r3, r3, #8
   139e8:	ldrd	r6, [r3]
   139ec:	add	r3, sp, #2320	; 0x910
   139f0:	eor	r2, r2, r0
   139f4:	mov	r0, r2
   139f8:	ldrd	r2, [r3]
   139fc:	ldr	ip, [sp, #40]	; 0x28
   13a00:	eor	r6, r6, r2
   13a04:	adds	r2, r0, r4
   13a08:	eor	r7, r7, r3
   13a0c:	adc	r3, r1, r5
   13a10:	add	r1, sp, #280	; 0x118
   13a14:	ldrd	r4, [sp, #40]	; 0x28
   13a18:	ldrd	r0, [r1]
   13a1c:	lsr	ip, ip, #14
   13a20:	lsr	lr, r4, #18
   13a24:	eor	r1, r1, r7
   13a28:	mov	r7, r1
   13a2c:	eor	r0, r0, r6
   13a30:	orr	r1, ip, r5, lsl #18
   13a34:	mov	r6, r0
   13a38:	str	r1, [sp, #2328]	; 0x918
   13a3c:	lsr	r1, r5, #14
   13a40:	adds	r0, r2, r6
   13a44:	str	r1, [sp, #8]
   13a48:	orr	r1, lr, r5, lsl #14
   13a4c:	str	r1, [sp, #2336]	; 0x920
   13a50:	adc	r1, r3, r7
   13a54:	mov	r4, r0
   13a58:	lsr	lr, r5, #18
   13a5c:	mov	r5, r1
   13a60:	ldrd	r6, [sp, #16]
   13a64:	strd	r4, [sp, #168]	; 0xa8
   13a68:	b	13a80 <abort@plt+0x35a0>
   13a6c:	nop			; (mov r0, r0)
   13a70:	blhi	fe34914c <stderr@@GLIBC_2.4+0xfe315104>
   13a74:	svceq	0x00c19dc6
   13a78:	strvc	r9, [ip, r5, ror #24]!
   13a7c:	strcs	sl, [ip], #-460	; 0xfffffe34
   13a80:	ldrd	r4, [sp, #40]	; 0x28
   13a84:	ldr	r3, [sp, #8]
   13a88:	lsr	ip, r6, #28
   13a8c:	mov	r6, r4
   13a90:	lsl	r0, r5, #23
   13a94:	lsl	r1, r7, #30
   13a98:	mov	r7, r5
   13a9c:	orr	r5, r3, r4, lsl #18
   13aa0:	mov	r2, r6
   13aa4:	mov	r3, r7
   13aa8:	orr	lr, lr, r6, lsl #14
   13aac:	str	r5, [sp, #2332]	; 0x91c
   13ab0:	ldrd	r6, [sp, #48]	; 0x30
   13ab4:	ldrd	r4, [sp, #24]
   13ab8:	str	lr, [sp, #2340]	; 0x924
   13abc:	orr	lr, r0, r2, lsr #9
   13ac0:	eor	r6, r6, r4
   13ac4:	eor	r7, r7, r5
   13ac8:	sub	r5, pc, #88	; 0x58
   13acc:	ldrd	r4, [r5]
   13ad0:	strd	r6, [sp, #8]
   13ad4:	ldrd	r6, [sp, #16]
   13ad8:	lsl	r0, r2, #23
   13adc:	str	lr, [sp, #2348]	; 0x92c
   13ae0:	orr	r1, r1, r6, lsr #2
   13ae4:	orr	ip, ip, r7, lsl #4
   13ae8:	str	r1, [sp, #2364]	; 0x93c
   13aec:	lsr	r1, r7, #28
   13af0:	ldrd	r6, [sp, #168]	; 0xa8
   13af4:	str	ip, [sp, #2352]	; 0x930
   13af8:	add	lr, sp, #2320	; 0x910
   13afc:	adds	r4, r4, r6
   13b00:	adc	r5, r5, r7
   13b04:	mov	r6, r4
   13b08:	mov	r7, r5
   13b0c:	ldrd	r4, [sp, #8]
   13b10:	strd	r6, [sp, #80]	; 0x50
   13b14:	ldrd	r6, [sp, #16]
   13b18:	and	r5, r5, r3
   13b1c:	ldr	r3, [sp, #44]	; 0x2c
   13b20:	lsl	ip, r6, #30
   13b24:	and	r4, r4, r2
   13b28:	orr	r3, r0, r3, lsr #9
   13b2c:	str	r3, [sp, #2344]	; 0x928
   13b30:	orr	r3, r1, r6, lsl #4
   13b34:	lsl	r0, r7, #25
   13b38:	str	r3, [sp, #2356]	; 0x934
   13b3c:	orr	r3, ip, r7, lsr #2
   13b40:	str	r3, [sp, #2360]	; 0x938
   13b44:	orr	r3, r0, r6, lsr #7
   13b48:	str	r3, [sp, #2372]	; 0x944
   13b4c:	ldrd	r0, [sp, #64]	; 0x40
   13b50:	ldrd	r2, [sp, #80]	; 0x50
   13b54:	lsl	ip, r6, #25
   13b58:	ldrd	r6, [sp, #48]	; 0x30
   13b5c:	adds	r2, r2, r0
   13b60:	add	lr, lr, #8
   13b64:	adc	r3, r3, r1
   13b68:	eor	r6, r6, r4
   13b6c:	eor	r7, r7, r5
   13b70:	mov	r0, r2
   13b74:	mov	r1, r3
   13b78:	mov	r2, r6
   13b7c:	mov	r3, r7
   13b80:	ldrd	r6, [lr]
   13b84:	add	lr, sp, #2336	; 0x920
   13b88:	ldrd	r4, [lr]
   13b8c:	add	lr, sp, #7232	; 0x1c40
   13b90:	add	lr, lr, #24
   13b94:	eor	r6, r6, r4
   13b98:	eor	r7, r7, r5
   13b9c:	ldr	lr, [lr]
   13ba0:	strd	r6, [sp, #64]	; 0x40
   13ba4:	ldrd	r6, [sp, #16]
   13ba8:	lsr	lr, lr, #7
   13bac:	str	lr, [sp, #288]	; 0x120
   13bb0:	orr	r4, r6, sl
   13bb4:	adds	r6, r2, r0
   13bb8:	orr	r5, r7, fp
   13bbc:	orr	ip, ip, r7, lsr #7
   13bc0:	adc	r7, r3, r1
   13bc4:	add	r3, sp, #2336	; 0x920
   13bc8:	add	r3, r3, #8
   13bcc:	ldrd	r0, [r3]
   13bd0:	ldrd	r2, [sp, #64]	; 0x40
   13bd4:	strd	r6, [sp, #8]
   13bd8:	str	ip, [sp, #2368]	; 0x940
   13bdc:	eor	r3, r3, r1
   13be0:	mov	r7, r3
   13be4:	add	r3, sp, #2352	; 0x930
   13be8:	eor	r2, r2, r0
   13bec:	ldrd	r0, [r3]
   13bf0:	add	r3, sp, #2352	; 0x930
   13bf4:	add	r3, r3, #8
   13bf8:	mov	r6, r2
   13bfc:	ldrd	r2, [r3]
   13c00:	add	ip, sp, #7232	; 0x1c40
   13c04:	add	ip, ip, #24
   13c08:	eor	r1, r1, r3
   13c0c:	add	r3, sp, #7232	; 0x1c40
   13c10:	add	r3, r3, #28
   13c14:	ldr	ip, [ip]
   13c18:	ldr	r3, [r3]
   13c1c:	eor	r0, r0, r2
   13c20:	lsr	ip, ip, #1
   13c24:	orr	r3, ip, r3, lsl #31
   13c28:	str	r3, [sp, #2376]	; 0x948
   13c2c:	add	r3, sp, #7232	; 0x1c40
   13c30:	add	r3, r3, #24
   13c34:	add	r2, sp, #7232	; 0x1c40
   13c38:	ldr	r3, [r3]
   13c3c:	add	r2, r2, #28
   13c40:	ldr	lr, [r2]
   13c44:	lsr	ip, r3, #8
   13c48:	add	r3, sp, #7232	; 0x1c40
   13c4c:	add	r3, r3, #28
   13c50:	and	r4, r4, r8
   13c54:	ldr	r3, [r3]
   13c58:	and	r5, r5, r9
   13c5c:	orr	r3, ip, r3, lsl #24
   13c60:	str	r3, [sp, #2384]	; 0x950
   13c64:	add	r3, sp, #7232	; 0x1c40
   13c68:	add	r3, r3, #28
   13c6c:	ldr	r3, [r3]
   13c70:	lsr	ip, r3, #1
   13c74:	ldr	r3, [sp, #288]	; 0x120
   13c78:	orr	r3, r3, lr, lsl #25
   13c7c:	str	r3, [sp, #288]	; 0x120
   13c80:	ldr	r3, [sp, #32]
   13c84:	lsr	lr, lr, #8
   13c88:	lsr	r3, r3, #6
   13c8c:	str	r3, [sp, #296]	; 0x128
   13c90:	ldrd	r2, [sp, #8]
   13c94:	adds	r2, r2, r6
   13c98:	adc	r3, r3, r7
   13c9c:	ldrd	r6, [sp, #16]
   13ca0:	strd	r2, [sp, #8]
   13ca4:	add	r3, sp, #2368	; 0x940
   13ca8:	and	r6, r6, sl
   13cac:	ldrd	r2, [r3]
   13cb0:	and	r7, r7, fp
   13cb4:	orr	r6, r6, r4
   13cb8:	eor	r3, r3, r1
   13cbc:	mov	r1, r3
   13cc0:	add	r3, sp, #7232	; 0x1c40
   13cc4:	add	r3, r3, #24
   13cc8:	orr	r7, r7, r5
   13ccc:	ldr	r3, [r3]
   13cd0:	ldrd	r4, [sp, #32]
   13cd4:	eor	r2, r2, r0
   13cd8:	orr	r3, ip, r3, lsl #31
   13cdc:	str	r3, [sp, #2380]	; 0x94c
   13ce0:	add	r3, sp, #7232	; 0x1c40
   13ce4:	add	r3, r3, #24
   13ce8:	lsr	ip, r4, #19
   13cec:	ldr	r3, [r3]
   13cf0:	mov	r0, r2
   13cf4:	orr	r3, lr, r3, lsl #24
   13cf8:	str	r3, [sp, #2388]	; 0x954
   13cfc:	lsl	lr, r5, #3
   13d00:	orr	r3, ip, r5, lsl #13
   13d04:	str	r3, [sp, #2392]	; 0x958
   13d08:	orr	r3, lr, r4, lsr #29
   13d0c:	str	r3, [sp, #2404]	; 0x964
   13d10:	add	r3, sp, #7232	; 0x1c40
   13d14:	add	r3, r3, #28
   13d18:	lsr	lr, r5, #19
   13d1c:	ldr	r3, [r3]
   13d20:	lsl	ip, r4, #3
   13d24:	lsr	r3, r3, #7
   13d28:	str	r3, [sp, #292]	; 0x124
   13d2c:	ldr	r3, [sp, #296]	; 0x128
   13d30:	orr	r3, r3, r5, lsl #26
   13d34:	str	r3, [sp, #296]	; 0x128
   13d38:	ldrd	r4, [sp, #72]	; 0x48
   13d3c:	ldrd	r2, [sp, #8]
   13d40:	adds	r2, r2, r4
   13d44:	adc	r3, r3, r5
   13d48:	mov	r5, r3
   13d4c:	add	r3, sp, #2368	; 0x940
   13d50:	add	r3, r3, #8
   13d54:	adds	r6, r6, r0
   13d58:	adc	r7, r7, r1
   13d5c:	ldrd	r0, [r3]
   13d60:	add	r3, sp, #2384	; 0x950
   13d64:	mov	r4, r2
   13d68:	ldrd	r2, [r3]
   13d6c:	strd	r4, [sp, #64]	; 0x40
   13d70:	eor	r0, r0, r2
   13d74:	eor	r1, r1, r3
   13d78:	strd	r0, [sp, #72]	; 0x48
   13d7c:	ldrd	r0, [sp, #32]
   13d80:	orr	r3, lr, r0, lsl #13
   13d84:	str	r3, [sp, #2396]	; 0x95c
   13d88:	orr	r3, ip, r1, lsr #29
   13d8c:	str	r3, [sp, #2400]	; 0x960
   13d90:	lsr	r3, r1, #6
   13d94:	str	r3, [sp, #300]	; 0x12c
   13d98:	add	r3, sp, #7232	; 0x1c40
   13d9c:	add	r3, r3, #16
   13da0:	ldrd	r4, [r3]
   13da4:	add	r3, sp, #7296	; 0x1c80
   13da8:	add	r3, r3, #24
   13dac:	ldrd	r0, [r3]
   13db0:	ldrd	r2, [sp, #8]
   13db4:	adds	r4, r4, r0
   13db8:	adc	r5, r5, r1
   13dbc:	adds	r2, r2, r6
   13dc0:	adc	r3, r3, r7
   13dc4:	mov	r0, r2
   13dc8:	mov	r1, r3
   13dcc:	add	r3, sp, #288	; 0x120
   13dd0:	strd	r0, [sp, #8]
   13dd4:	ldrd	r0, [r3]
   13dd8:	ldrd	r2, [sp, #72]	; 0x48
   13ddc:	eor	r3, r3, r1
   13de0:	mov	r1, r3
   13de4:	add	r3, sp, #2384	; 0x950
   13de8:	add	r3, r3, #8
   13dec:	ldrd	r6, [r3]
   13df0:	add	r3, sp, #2400	; 0x960
   13df4:	eor	r2, r2, r0
   13df8:	mov	r0, r2
   13dfc:	ldrd	r2, [r3]
   13e00:	adds	r0, r0, r4
   13e04:	add	r4, sp, #296	; 0x128
   13e08:	eor	r6, r6, r2
   13e0c:	eor	r7, r7, r3
   13e10:	ldrd	r2, [sp, #64]	; 0x40
   13e14:	adc	r1, r1, r5
   13e18:	ldrd	r4, [r4]
   13e1c:	lsr	ip, r2, #14
   13e20:	orr	ip, ip, r3, lsl #18
   13e24:	eor	r4, r4, r6
   13e28:	eor	r5, r5, r7
   13e2c:	adds	r4, r0, r4
   13e30:	lsr	lr, r2, #18
   13e34:	mov	r7, r5
   13e38:	str	ip, [sp, #2408]	; 0x968
   13e3c:	lsr	ip, r3, #14
   13e40:	adc	r5, r1, r7
   13e44:	mov	r0, r2
   13e48:	str	ip, [sp, #64]	; 0x40
   13e4c:	mov	r1, r3
   13e50:	orr	ip, lr, r3, lsl #14
   13e54:	lsl	r6, r3, #23
   13e58:	lsr	lr, r3, #18
   13e5c:	ldrd	r2, [sp, #8]
   13e60:	strd	r4, [sp, #88]	; 0x58
   13e64:	str	ip, [sp, #2416]	; 0x970
   13e68:	lsr	r4, r2, #28
   13e6c:	ldr	r2, [sp, #64]	; 0x40
   13e70:	lsl	ip, r3, #30
   13e74:	orr	r3, r2, r0, lsl #18
   13e78:	str	r3, [sp, #2412]	; 0x96c
   13e7c:	orr	r3, lr, r0, lsl #14
   13e80:	strd	r0, [sp, #64]	; 0x40
   13e84:	str	r3, [sp, #2420]	; 0x974
   13e88:	ldrd	r0, [sp, #24]
   13e8c:	ldrd	r2, [sp, #40]	; 0x28
   13e90:	eor	r2, r2, r0
   13e94:	eor	r3, r3, r1
   13e98:	mov	r0, r2
   13e9c:	mov	r1, r3
   13ea0:	ldrd	r2, [sp, #64]	; 0x40
   13ea4:	orr	lr, r6, r2, lsr #9
   13ea8:	mov	r7, r3
   13eac:	str	lr, [sp, #2428]	; 0x97c
   13eb0:	mov	r6, r2
   13eb4:	lsl	lr, r2, #23
   13eb8:	ldrd	r2, [sp, #8]
   13ebc:	orr	lr, lr, r7, lsr #9
   13ec0:	str	lr, [sp, #2424]	; 0x978
   13ec4:	orr	r5, r4, r3, lsl #4
   13ec8:	str	r5, [sp, #2432]	; 0x980
   13ecc:	mov	r5, r3
   13ed0:	orr	r3, ip, r2, lsr #2
   13ed4:	str	r3, [sp, #2444]	; 0x98c
   13ed8:	lsr	ip, r5, #28
   13edc:	ldrd	r2, [sp, #88]	; 0x58
   13ee0:	add	r5, pc, #864	; 0x360
   13ee4:	ldrd	r4, [r5]
   13ee8:	adds	r4, r4, r2
   13eec:	adc	r5, r5, r3
   13ef0:	mov	r3, r5
   13ef4:	mov	r5, r7
   13ef8:	and	r5, r5, r1
   13efc:	mov	r2, r4
   13f00:	mov	r1, r5
   13f04:	mov	r4, r6
   13f08:	ldr	r5, [sp, #8]
   13f0c:	ldrd	r6, [sp, #8]
   13f10:	and	r4, r4, r0
   13f14:	mov	r0, r4
   13f18:	orr	ip, ip, r6, lsl #4
   13f1c:	lsl	r4, r5, #30
   13f20:	lsl	lr, r7, #25
   13f24:	str	ip, [sp, #2436]	; 0x984
   13f28:	orr	ip, r4, r7, lsr #2
   13f2c:	str	ip, [sp, #2440]	; 0x988
   13f30:	orr	ip, lr, r6, lsr #7
   13f34:	str	ip, [sp, #2452]	; 0x994
   13f38:	lsl	ip, r6, #25
   13f3c:	ldrd	r6, [sp, #48]	; 0x30
   13f40:	ldrd	r4, [sp, #24]
   13f44:	add	lr, sp, #7232	; 0x1c40
   13f48:	adds	r6, r6, r2
   13f4c:	adc	r7, r7, r3
   13f50:	add	r3, sp, #2400	; 0x960
   13f54:	eor	r4, r4, r0
   13f58:	eor	r5, r5, r1
   13f5c:	add	r3, r3, #8
   13f60:	strd	r4, [sp, #48]	; 0x30
   13f64:	ldrd	r4, [r3]
   13f68:	add	r3, sp, #2416	; 0x970
   13f6c:	ldrd	r0, [sp, #8]
   13f70:	ldrd	r2, [r3]
   13f74:	add	lr, lr, #32
   13f78:	eor	r4, r4, r2
   13f7c:	eor	r5, r5, r3
   13f80:	ldrd	r2, [sp, #16]
   13f84:	ldr	lr, [lr]
   13f88:	orr	r3, r3, r1
   13f8c:	orr	r1, ip, r1, lsr #7
   13f90:	str	r1, [sp, #2448]	; 0x990
   13f94:	add	r1, sp, #7232	; 0x1c40
   13f98:	add	r1, r1, #32
   13f9c:	orr	r2, r2, r0
   13fa0:	ldr	r1, [r1]
   13fa4:	lsr	lr, lr, #7
   13fa8:	str	lr, [sp, #304]	; 0x130
   13fac:	lsr	ip, r1, #1
   13fb0:	ldrd	r0, [sp, #48]	; 0x30
   13fb4:	add	lr, sp, #2416	; 0x970
   13fb8:	add	lr, lr, #8
   13fbc:	adds	r0, r0, r6
   13fc0:	adc	r1, r1, r7
   13fc4:	ldrd	r6, [lr]
   13fc8:	add	lr, sp, #2432	; 0x980
   13fcc:	and	r3, r3, fp
   13fd0:	eor	r6, r6, r4
   13fd4:	eor	r7, r7, r5
   13fd8:	and	r2, r2, sl
   13fdc:	strd	r6, [sp, #48]	; 0x30
   13fe0:	ldrd	r6, [lr]
   13fe4:	add	lr, sp, #2432	; 0x980
   13fe8:	add	lr, lr, #8
   13fec:	ldrd	r4, [lr]
   13ff0:	add	lr, sp, #7232	; 0x1c40
   13ff4:	add	lr, lr, #36	; 0x24
   13ff8:	eor	r6, r6, r4
   13ffc:	ldr	lr, [lr]
   14000:	add	r4, sp, #7232	; 0x1c40
   14004:	add	r4, r4, #36	; 0x24
   14008:	orr	ip, ip, lr, lsl #31
   1400c:	str	ip, [sp, #2456]	; 0x998
   14010:	add	ip, sp, #7232	; 0x1c40
   14014:	add	ip, ip, #32
   14018:	add	lr, sp, #7232	; 0x1c40
   1401c:	add	lr, lr, #36	; 0x24
   14020:	ldr	ip, [ip]
   14024:	ldr	lr, [lr]
   14028:	eor	r7, r7, r5
   1402c:	lsr	ip, ip, #8
   14030:	orr	ip, ip, lr, lsl #24
   14034:	ldr	r5, [r4]
   14038:	str	ip, [sp, #2464]	; 0x9a0
   1403c:	lsr	ip, lr, #1
   14040:	ldr	lr, [sp, #304]	; 0x130
   14044:	orr	lr, lr, r5, lsl #25
   14048:	ldrd	r4, [sp, #48]	; 0x30
   1404c:	str	lr, [sp, #304]	; 0x130
   14050:	ldr	lr, [sp, #168]	; 0xa8
   14054:	adds	r4, r4, r0
   14058:	adc	r5, r5, r1
   1405c:	ldrd	r0, [sp, #8]
   14060:	strd	r4, [sp, #48]	; 0x30
   14064:	ldrd	r4, [sp, #16]
   14068:	lsr	lr, lr, #6
   1406c:	str	lr, [sp, #312]	; 0x138
   14070:	and	r5, r5, r1
   14074:	add	r1, sp, #2448	; 0x990
   14078:	and	r4, r4, r0
   1407c:	ldrd	r0, [r1]
   14080:	orr	r3, r3, r5
   14084:	add	r5, sp, #7232	; 0x1c40
   14088:	add	r5, r5, #32
   1408c:	eor	r1, r1, r7
   14090:	ldr	r5, [r5]
   14094:	mov	r7, r1
   14098:	add	r1, sp, #7232	; 0x1c40
   1409c:	add	r1, r1, #36	; 0x24
   140a0:	orr	ip, ip, r5, lsl #31
   140a4:	ldr	r1, [r1]
   140a8:	add	r5, sp, #7232	; 0x1c40
   140ac:	add	r5, r5, #32
   140b0:	eor	r0, r0, r6
   140b4:	orr	r2, r2, r4
   140b8:	mov	r6, r0
   140bc:	lsr	r4, r1, #8
   140c0:	ldr	r5, [r5]
   140c4:	ldrd	r0, [sp, #168]	; 0xa8
   140c8:	str	ip, [sp, #2460]	; 0x99c
   140cc:	orr	r5, r4, r5, lsl #24
   140d0:	lsr	lr, r0, #19
   140d4:	mov	r4, r0
   140d8:	lsl	ip, r1, #3
   140dc:	str	r5, [sp, #2468]	; 0x9a4
   140e0:	mov	r5, r1
   140e4:	orr	r1, lr, r1, lsl #13
   140e8:	str	r1, [sp, #2472]	; 0x9a8
   140ec:	orr	r1, ip, r4, lsr #29
   140f0:	str	r1, [sp, #2484]	; 0x9b4
   140f4:	add	r1, sp, #7232	; 0x1c40
   140f8:	add	r1, r1, #36	; 0x24
   140fc:	lsr	lr, r5, #19
   14100:	ldr	r1, [r1]
   14104:	lsl	ip, r4, #3
   14108:	orr	lr, lr, r4, lsl #13
   1410c:	lsr	r1, r1, #7
   14110:	str	r1, [sp, #308]	; 0x134
   14114:	ldr	r1, [sp, #312]	; 0x138
   14118:	str	lr, [sp, #2476]	; 0x9ac
   1411c:	orr	r1, r1, r5, lsl #26
   14120:	str	r1, [sp, #312]	; 0x138
   14124:	ldrd	r0, [sp, #48]	; 0x30
   14128:	adds	r0, r0, r8
   1412c:	adc	r1, r1, r9
   14130:	adds	r6, r6, r2
   14134:	adc	r7, r7, r3
   14138:	add	r3, sp, #2448	; 0x990
   1413c:	add	r3, r3, #8
   14140:	mov	r9, r5
   14144:	ldrd	r4, [r3]
   14148:	add	r3, sp, #2464	; 0x9a0
   1414c:	lsr	lr, r0, #18
   14150:	ldrd	r2, [r3]
   14154:	eor	r5, r5, r3
   14158:	orr	r3, ip, r9, lsr #29
   1415c:	str	r3, [sp, #2480]	; 0x9b0
   14160:	lsr	r3, r9, #6
   14164:	str	r3, [sp, #316]	; 0x13c
   14168:	eor	r4, r4, r2
   1416c:	ldrd	r2, [sp, #48]	; 0x30
   14170:	lsr	ip, r0, #14
   14174:	orr	ip, ip, r1, lsl #18
   14178:	adds	r2, r2, r6
   1417c:	adc	r3, r3, r7
   14180:	mov	r9, r3
   14184:	add	r3, sp, #7232	; 0x1c40
   14188:	add	r3, r3, #24
   1418c:	ldrd	r6, [r3]
   14190:	add	r3, sp, #7296	; 0x1c80
   14194:	add	r3, r3, #32
   14198:	mov	r8, r2
   1419c:	ldrd	r2, [r3]
   141a0:	str	ip, [sp, #2488]	; 0x9b8
   141a4:	orr	ip, lr, r1, lsl #14
   141a8:	adds	r6, r6, r2
   141ac:	adc	r7, r7, r3
   141b0:	add	r3, sp, #304	; 0x130
   141b4:	strd	r6, [sp, #48]	; 0x30
   141b8:	ldrd	r6, [r3]
   141bc:	add	r3, sp, #2464	; 0x9a0
   141c0:	add	r3, r3, #8
   141c4:	eor	r6, r6, r4
   141c8:	eor	r7, r7, r5
   141cc:	mov	r4, r6
   141d0:	mov	r5, r7
   141d4:	ldrd	r6, [r3]
   141d8:	add	r3, sp, #2480	; 0x9b0
   141dc:	lsr	lr, r1, #18
   141e0:	ldrd	r2, [r3]
   141e4:	str	ip, [sp, #2496]	; 0x9c0
   141e8:	eor	r6, r6, r2
   141ec:	eor	r7, r7, r3
   141f0:	ldrd	r2, [sp, #48]	; 0x30
   141f4:	strd	r0, [sp, #48]	; 0x30
   141f8:	adds	r2, r2, r4
   141fc:	add	r4, sp, #312	; 0x138
   14200:	adc	r3, r3, r5
   14204:	ldrd	r4, [r4]
   14208:	eor	r4, r4, r6
   1420c:	eor	r5, r5, r7
   14210:	adds	r0, r2, r4
   14214:	mov	r7, r5
   14218:	lsr	r5, r1, #14
   1421c:	adc	r1, r3, r7
   14220:	ldrd	r2, [sp, #48]	; 0x30
   14224:	strd	r0, [sp, #96]	; 0x60
   14228:	lsr	r6, r8, #28
   1422c:	orr	r1, r5, r2, lsl #18
   14230:	lsl	ip, r3, #23
   14234:	orr	r3, lr, r2, lsl #14
   14238:	str	r1, [sp, #2492]	; 0x9bc
   1423c:	str	r3, [sp, #2500]	; 0x9c4
   14240:	ldrd	r0, [sp, #64]	; 0x40
   14244:	b	14258 <abort@plt+0x3d78>
   14248:	stmdbpl	fp!, {r0, r2, r4, r5, r6, r9}
   1424c:	stclcs	12, cr2, [r9, #444]!	; 0x1bc
   14250:	cdpvs	4, 10, cr14, cr6, cr3, {4}
   14254:	bmi	1d35504 <stderr@@GLIBC_2.4+0x1d014bc>
   14258:	ldrd	r2, [sp, #40]	; 0x28
   1425c:	lsl	r4, r9, #30
   14260:	mov	r7, r9
   14264:	eor	r3, r3, r1
   14268:	orr	r1, r6, r9, lsl #4
   1426c:	str	r1, [sp, #2512]	; 0x9d0
   14270:	orr	r1, r4, r8, lsr #2
   14274:	ldrd	r4, [sp, #48]	; 0x30
   14278:	str	r1, [sp, #2524]	; 0x9dc
   1427c:	mov	r6, r8
   14280:	orr	r1, ip, r4, lsr #9
   14284:	eor	r2, r2, r0
   14288:	lsr	lr, r9, #28
   1428c:	str	r1, [sp, #2508]	; 0x9cc
   14290:	lsl	ip, r8, #30
   14294:	sub	r1, pc, #76	; 0x4c
   14298:	ldrd	r0, [r1]
   1429c:	ldrd	r8, [sp, #96]	; 0x60
   142a0:	orr	ip, ip, r7, lsr #2
   142a4:	str	ip, [sp, #2520]	; 0x9d8
   142a8:	adds	r0, r0, r8
   142ac:	mov	r8, r4
   142b0:	adc	r1, r1, r9
   142b4:	and	r4, r4, r2
   142b8:	mov	r9, r5
   142bc:	mov	r2, r4
   142c0:	lsl	r4, r8, #23
   142c4:	orr	ip, r4, r9, lsr #9
   142c8:	ldrd	r8, [sp, #24]
   142cc:	and	r5, r5, r3
   142d0:	mov	r3, r5
   142d4:	adds	r8, r8, r0
   142d8:	adc	r9, r9, r1
   142dc:	ldrd	r0, [sp, #40]	; 0x28
   142e0:	orr	lr, lr, r6, lsl #4
   142e4:	str	lr, [sp, #2516]	; 0x9d4
   142e8:	eor	r1, r1, r3
   142ec:	mov	r3, r1
   142f0:	add	r1, sp, #2480	; 0x9b0
   142f4:	lsl	lr, r7, #25
   142f8:	add	r1, r1, #8
   142fc:	str	ip, [sp, #2504]	; 0x9c8
   14300:	orr	ip, lr, r6, lsr #7
   14304:	mov	r4, r6
   14308:	mov	r5, r7
   1430c:	str	ip, [sp, #2532]	; 0x9e4
   14310:	lsl	ip, r6, #25
   14314:	ldrd	r6, [r1]
   14318:	add	r1, sp, #2496	; 0x9c0
   1431c:	strd	r8, [sp, #24]
   14320:	eor	r0, r0, r2
   14324:	ldrd	r8, [r1]
   14328:	mov	r2, r0
   1432c:	mov	r1, r5
   14330:	mov	r0, r4
   14334:	eor	r6, r6, r8
   14338:	eor	r7, r7, r9
   1433c:	ldrd	r8, [sp, #8]
   14340:	strd	r0, [sp, #72]	; 0x48
   14344:	orr	r1, ip, r1, lsr #7
   14348:	str	r1, [sp, #2528]	; 0x9e0
   1434c:	add	r1, sp, #7232	; 0x1c40
   14350:	add	r1, r1, #40	; 0x28
   14354:	add	lr, sp, #7232	; 0x1c40
   14358:	ldr	r1, [r1]
   1435c:	add	lr, lr, #40	; 0x28
   14360:	orr	r8, r8, r4
   14364:	lsr	ip, r1, #1
   14368:	ldrd	r0, [sp, #24]
   1436c:	ldr	lr, [lr]
   14370:	orr	r9, r9, r5
   14374:	adds	r0, r0, r2
   14378:	adc	r1, r1, r3
   1437c:	mov	r3, r1
   14380:	add	r1, sp, #2496	; 0x9c0
   14384:	add	r1, r1, #8
   14388:	mov	r4, r8
   1438c:	mov	r5, r9
   14390:	lsr	lr, lr, #7
   14394:	ldrd	r8, [r1]
   14398:	str	lr, [sp, #320]	; 0x140
   1439c:	add	lr, sp, #2512	; 0x9d0
   143a0:	add	lr, lr, #8
   143a4:	eor	r8, r8, r6
   143a8:	eor	r9, r9, r7
   143ac:	mov	r6, r8
   143b0:	mov	r7, r9
   143b4:	ldrd	r8, [lr]
   143b8:	add	lr, sp, #7232	; 0x1c40
   143bc:	add	lr, lr, #44	; 0x2c
   143c0:	add	r1, sp, #2512	; 0x9d0
   143c4:	ldr	lr, [lr]
   143c8:	mov	r2, r0
   143cc:	ldrd	r0, [r1]
   143d0:	orr	ip, ip, lr, lsl #31
   143d4:	str	ip, [sp, #2536]	; 0x9e8
   143d8:	eor	r0, r0, r8
   143dc:	eor	r1, r1, r9
   143e0:	add	ip, sp, #7232	; 0x1c40
   143e4:	ldrd	r8, [sp, #16]
   143e8:	add	ip, ip, #40	; 0x28
   143ec:	add	lr, sp, #7232	; 0x1c40
   143f0:	add	lr, lr, #44	; 0x2c
   143f4:	and	r8, r8, r4
   143f8:	ldr	ip, [ip]
   143fc:	ldr	lr, [lr]
   14400:	mov	r4, r8
   14404:	add	r8, sp, #7232	; 0x1c40
   14408:	add	r8, r8, #44	; 0x2c
   1440c:	and	r9, r9, r5
   14410:	lsr	ip, ip, #8
   14414:	mov	r5, r9
   14418:	orr	ip, ip, lr, lsl #24
   1441c:	ldr	r9, [r8]
   14420:	str	ip, [sp, #2544]	; 0x9f0
   14424:	lsr	ip, lr, #1
   14428:	ldr	lr, [sp, #320]	; 0x140
   1442c:	adds	r8, r2, r6
   14430:	orr	lr, lr, r9, lsl #25
   14434:	adc	r9, r3, r7
   14438:	ldrd	r6, [sp, #72]	; 0x48
   1443c:	ldrd	r2, [sp, #8]
   14440:	str	lr, [sp, #320]	; 0x140
   14444:	ldr	lr, [sp, #88]	; 0x58
   14448:	and	r3, r3, r7
   1444c:	mov	r7, r3
   14450:	add	r3, sp, #2528	; 0x9e0
   14454:	and	r2, r2, r6
   14458:	mov	r6, r2
   1445c:	orr	r7, r7, r5
   14460:	ldrd	r2, [r3]
   14464:	add	r5, sp, #7232	; 0x1c40
   14468:	add	r5, r5, #40	; 0x28
   1446c:	eor	r3, r3, r1
   14470:	ldr	r5, [r5]
   14474:	mov	r1, r3
   14478:	add	r3, sp, #7232	; 0x1c40
   1447c:	add	r3, r3, #44	; 0x2c
   14480:	orr	ip, ip, r5, lsl #31
   14484:	add	r5, sp, #7232	; 0x1c40
   14488:	ldr	r3, [r3]
   1448c:	add	r5, r5, #40	; 0x28
   14490:	eor	r2, r2, r0
   14494:	ldr	r5, [r5]
   14498:	mov	r0, r2
   1449c:	orr	r6, r6, r4
   144a0:	lsr	r4, r3, #8
   144a4:	ldrd	r2, [sp, #88]	; 0x58
   144a8:	orr	r5, r4, r5, lsl #24
   144ac:	lsr	lr, lr, #6
   144b0:	add	r4, sp, #7232	; 0x1c40
   144b4:	str	lr, [sp, #328]	; 0x148
   144b8:	str	ip, [sp, #2540]	; 0x9ec
   144bc:	lsr	lr, r2, #19
   144c0:	lsl	ip, r3, #3
   144c4:	add	r4, r4, #44	; 0x2c
   144c8:	orr	lr, lr, r3, lsl #13
   144cc:	orr	ip, ip, r2, lsr #29
   144d0:	str	lr, [sp, #2552]	; 0x9f8
   144d4:	str	ip, [sp, #2564]	; 0xa04
   144d8:	str	r5, [sp, #2548]	; 0x9f4
   144dc:	ldr	r5, [r4]
   144e0:	adds	r4, r8, sl
   144e4:	lsl	ip, r2, #3
   144e8:	lsr	r5, r5, #7
   144ec:	str	r5, [sp, #324]	; 0x144
   144f0:	ldr	r5, [sp, #328]	; 0x148
   144f4:	strd	r8, [sp, #24]
   144f8:	orr	r5, r5, r3, lsl #26
   144fc:	str	r5, [sp, #328]	; 0x148
   14500:	adc	r5, r9, fp
   14504:	adds	r6, r6, r0
   14508:	adc	r7, r7, r1
   1450c:	add	r1, sp, #2528	; 0x9e0
   14510:	add	r1, r1, #8
   14514:	ldrd	sl, [r1]
   14518:	add	r1, sp, #2544	; 0x9f0
   1451c:	mov	r8, r4
   14520:	mov	r9, r5
   14524:	orr	ip, ip, r3, lsr #29
   14528:	ldrd	r4, [r1]
   1452c:	lsr	lr, r3, #19
   14530:	lsr	r3, r3, #6
   14534:	str	r3, [sp, #332]	; 0x14c
   14538:	add	r3, sp, #7232	; 0x1c40
   1453c:	add	r3, r3, #32
   14540:	eor	sl, sl, r4
   14544:	eor	fp, fp, r5
   14548:	mov	r0, sl
   1454c:	mov	r1, fp
   14550:	ldrd	sl, [r3]
   14554:	add	r3, sp, #7296	; 0x1c80
   14558:	add	r3, r3, #40	; 0x28
   1455c:	orr	lr, lr, r2, lsl #13
   14560:	ldrd	r2, [r3]
   14564:	str	lr, [sp, #2556]	; 0x9fc
   14568:	str	ip, [sp, #2560]	; 0xa00
   1456c:	adds	sl, sl, r2
   14570:	adc	fp, fp, r3
   14574:	ldrd	r2, [sp, #24]
   14578:	mov	r5, fp
   1457c:	mov	r4, sl
   14580:	adds	r2, r2, r6
   14584:	adc	r3, r3, r7
   14588:	mov	fp, r3
   1458c:	add	r3, sp, #320	; 0x140
   14590:	mov	sl, r2
   14594:	ldrd	r6, [r3]
   14598:	add	r3, sp, #2544	; 0x9f0
   1459c:	add	r3, r3, #8
   145a0:	eor	r6, r6, r0
   145a4:	eor	r7, r7, r1
   145a8:	mov	r0, r6
   145ac:	mov	r1, r7
   145b0:	ldrd	r6, [r3]
   145b4:	add	r3, sp, #2560	; 0xa00
   145b8:	adds	r0, r0, r4
   145bc:	add	r4, sp, #328	; 0x148
   145c0:	ldrd	r2, [r3]
   145c4:	adc	r1, r1, r5
   145c8:	ldrd	r4, [r4]
   145cc:	eor	r6, r6, r2
   145d0:	eor	r7, r7, r3
   145d4:	eor	r4, r4, r6
   145d8:	mov	r6, r4
   145dc:	lsr	ip, r8, #14
   145e0:	lsr	r4, r9, #14
   145e4:	eor	r5, r5, r7
   145e8:	adds	r2, r0, r6
   145ec:	lsr	lr, r8, #18
   145f0:	mov	r7, r5
   145f4:	orr	ip, ip, r9, lsl #18
   145f8:	orr	r5, r4, r8, lsl #18
   145fc:	adc	r3, r1, r7
   14600:	str	ip, [sp, #2568]	; 0xa08
   14604:	ldrd	r6, [sp, #64]	; 0x40
   14608:	orr	ip, lr, r9, lsl #14
   1460c:	lsl	r1, r9, #23
   14610:	str	r5, [sp, #2572]	; 0xa0c
   14614:	ldrd	r4, [sp, #48]	; 0x30
   14618:	orr	r1, r1, r8, lsr #9
   1461c:	str	ip, [sp, #2576]	; 0xa10
   14620:	lsl	ip, fp, #30
   14624:	orr	ip, ip, sl, lsr #2
   14628:	lsr	lr, r9, #18
   1462c:	str	r1, [sp, #2588]	; 0xa1c
   14630:	lsl	r1, sl, #30
   14634:	orr	lr, lr, r8, lsl #14
   14638:	eor	r4, r4, r6
   1463c:	eor	r5, r5, r7
   14640:	mov	r6, r8
   14644:	mov	r7, r9
   14648:	orr	r1, r1, fp, lsr #2
   1464c:	str	ip, [sp, #2604]	; 0xa2c
   14650:	mov	ip, r8
   14654:	add	r9, pc, #900	; 0x384
   14658:	ldrd	r8, [r9]
   1465c:	str	r1, [sp, #2600]	; 0xa28
   14660:	add	r1, sp, #7232	; 0x1c40
   14664:	add	r1, r1, #48	; 0x30
   14668:	adds	r8, r8, r2
   1466c:	lsr	r0, sl, #28
   14670:	adc	r9, r9, r3
   14674:	ldr	r1, [r1]
   14678:	strd	r2, [sp, #152]	; 0x98
   1467c:	str	lr, [sp, #2580]	; 0xa14
   14680:	mov	r3, r9
   14684:	orr	lr, r0, fp, lsl #4
   14688:	mov	r9, r7
   1468c:	lsr	r0, fp, #28
   14690:	mov	r2, r8
   14694:	str	lr, [sp, #2592]	; 0xa20
   14698:	mov	r8, r6
   1469c:	orr	lr, r0, sl, lsl #4
   146a0:	and	r6, r6, r4
   146a4:	lsl	ip, ip, #23
   146a8:	add	r4, sp, #7232	; 0x1c40
   146ac:	lsl	r0, fp, #25
   146b0:	str	lr, [sp, #2596]	; 0xa24
   146b4:	add	r4, r4, #52	; 0x34
   146b8:	lsr	lr, r1, #1
   146bc:	orr	r1, ip, r9, lsr #9
   146c0:	str	r1, [sp, #2584]	; 0xa18
   146c4:	orr	r1, r0, sl, lsr #7
   146c8:	and	r7, r7, r5
   146cc:	strd	r8, [sp, #80]	; 0x50
   146d0:	str	r1, [sp, #2612]	; 0xa34
   146d4:	ldr	r5, [r4]
   146d8:	ldrd	r0, [sp, #40]	; 0x28
   146dc:	mov	r9, fp
   146e0:	orr	lr, lr, r5, lsl #31
   146e4:	str	lr, [sp, #2616]	; 0xa38
   146e8:	add	lr, sp, #7232	; 0x1c40
   146ec:	add	lr, lr, #48	; 0x30
   146f0:	adds	r0, r0, r2
   146f4:	ldr	lr, [lr]
   146f8:	mov	r8, sl
   146fc:	adc	r1, r1, r3
   14700:	lsl	ip, sl, #25
   14704:	add	r3, sp, #2560	; 0xa00
   14708:	ldrd	sl, [sp, #64]	; 0x40
   1470c:	lsr	lr, lr, #8
   14710:	orr	lr, lr, r5, lsl #24
   14714:	add	r3, r3, #8
   14718:	str	lr, [sp, #2624]	; 0xa40
   1471c:	add	lr, sp, #7232	; 0x1c40
   14720:	eor	sl, sl, r6
   14724:	eor	fp, fp, r7
   14728:	add	lr, lr, #48	; 0x30
   1472c:	ldrd	r6, [r3]
   14730:	add	r3, sp, #2576	; 0xa10
   14734:	ldr	lr, [lr]
   14738:	ldrd	r2, [r3]
   1473c:	orr	ip, ip, r9, lsr #7
   14740:	lsr	lr, lr, #7
   14744:	eor	r6, r6, r2
   14748:	eor	r7, r7, r3
   1474c:	str	lr, [sp, #336]	; 0x150
   14750:	mov	r2, r6
   14754:	mov	r3, r7
   14758:	add	lr, sp, #2592	; 0xa20
   1475c:	ldrd	r6, [sp, #72]	; 0x48
   14760:	add	lr, lr, #8
   14764:	str	ip, [sp, #2608]	; 0xa30
   14768:	add	ip, sp, #7232	; 0x1c40
   1476c:	orr	r4, r6, r8
   14770:	orr	r5, r7, r9
   14774:	strd	r8, [sp, #40]	; 0x28
   14778:	add	ip, ip, #52	; 0x34
   1477c:	ldrd	r8, [lr]
   14780:	add	lr, sp, #7232	; 0x1c40
   14784:	adds	sl, sl, r0
   14788:	add	lr, lr, #48	; 0x30
   1478c:	adc	fp, fp, r1
   14790:	ldr	ip, [ip]
   14794:	add	r1, sp, #2576	; 0xa10
   14798:	ldr	lr, [lr]
   1479c:	add	r1, r1, #8
   147a0:	lsr	ip, ip, #1
   147a4:	ldrd	r0, [r1]
   147a8:	orr	ip, ip, lr, lsl #31
   147ac:	str	ip, [sp, #2620]	; 0xa3c
   147b0:	add	ip, sp, #7232	; 0x1c40
   147b4:	eor	r1, r1, r3
   147b8:	add	ip, ip, #52	; 0x34
   147bc:	add	lr, sp, #7232	; 0x1c40
   147c0:	mov	r3, r1
   147c4:	eor	r0, r0, r2
   147c8:	add	r1, sp, #2592	; 0xa20
   147cc:	add	lr, lr, #48	; 0x30
   147d0:	mov	r2, r0
   147d4:	ldr	ip, [ip]
   147d8:	adds	sl, sl, r2
   147dc:	ldrd	r0, [r1]
   147e0:	ldr	lr, [lr]
   147e4:	adc	fp, fp, r3
   147e8:	ldrd	r2, [sp, #40]	; 0x28
   147ec:	lsr	ip, ip, #8
   147f0:	eor	r0, r0, r8
   147f4:	eor	r1, r1, r9
   147f8:	orr	ip, ip, lr, lsl #24
   147fc:	ldrd	r8, [sp, #8]
   14800:	add	lr, sp, #7232	; 0x1c40
   14804:	and	r7, r7, r3
   14808:	add	lr, lr, #52	; 0x34
   1480c:	add	r3, sp, #2608	; 0xa30
   14810:	ldr	lr, [lr]
   14814:	and	r6, r6, r2
   14818:	and	r8, r8, r4
   1481c:	ldrd	r2, [r3]
   14820:	and	r9, r9, r5
   14824:	mov	r4, r8
   14828:	mov	r5, r9
   1482c:	str	ip, [sp, #2628]	; 0xa44
   14830:	ldrd	r8, [sp, #96]	; 0x60
   14834:	ldr	ip, [sp, #336]	; 0x150
   14838:	orr	r4, r4, r6
   1483c:	orr	ip, ip, lr, lsl #25
   14840:	eor	r3, r3, r1
   14844:	add	r6, sp, #7232	; 0x1c40
   14848:	str	ip, [sp, #336]	; 0x150
   1484c:	mov	r1, r3
   14850:	lsr	ip, r8, #19
   14854:	lsl	r3, r9, #3
   14858:	add	r6, r6, #52	; 0x34
   1485c:	lsr	lr, r8, #6
   14860:	orr	ip, ip, r9, lsl #13
   14864:	orr	r3, r3, r8, lsr #29
   14868:	orr	r5, r5, r7
   1486c:	str	lr, [sp, #344]	; 0x158
   14870:	str	ip, [sp, #2632]	; 0xa48
   14874:	str	r3, [sp, #2644]	; 0xa54
   14878:	ldr	r7, [r6]
   1487c:	lsr	lr, r9, #19
   14880:	lsl	ip, r8, #3
   14884:	lsr	r7, r7, #7
   14888:	str	r7, [sp, #340]	; 0x154
   1488c:	ldr	r7, [sp, #344]	; 0x158
   14890:	eor	r2, r2, r0
   14894:	orr	r3, r7, r9, lsl #26
   14898:	ldrd	r8, [sp, #16]
   1489c:	str	r3, [sp, #344]	; 0x158
   148a0:	mov	r0, r2
   148a4:	adds	r8, r8, sl
   148a8:	add	r3, sp, #2608	; 0xa30
   148ac:	adc	r9, r9, fp
   148b0:	add	r3, r3, #8
   148b4:	adds	r0, r0, r4
   148b8:	add	r4, sp, #2624	; 0xa40
   148bc:	mov	r6, r8
   148c0:	mov	r7, r9
   148c4:	ldrd	r2, [r3]
   148c8:	ldrd	r8, [r4]
   148cc:	adc	r1, r1, r5
   148d0:	adds	sl, sl, r0
   148d4:	eor	r2, r2, r8
   148d8:	eor	r3, r3, r9
   148dc:	ldrd	r8, [sp, #96]	; 0x60
   148e0:	adc	fp, fp, r1
   148e4:	add	r1, sp, #2624	; 0xa40
   148e8:	orr	ip, ip, r9, lsr #29
   148ec:	str	ip, [sp, #2640]	; 0xa50
   148f0:	add	ip, sp, #336	; 0x150
   148f4:	add	r1, r1, #8
   148f8:	ldrd	r4, [ip]
   148fc:	lsr	ip, r9, #6
   14900:	str	ip, [sp, #348]	; 0x15c
   14904:	add	ip, sp, #2640	; 0xa50
   14908:	orr	lr, lr, r8, lsl #13
   1490c:	str	lr, [sp, #2636]	; 0xa4c
   14910:	ldrd	r8, [ip]
   14914:	ldrd	r0, [r1]
   14918:	add	ip, sp, #7232	; 0x1c40
   1491c:	add	ip, ip, #40	; 0x28
   14920:	eor	r0, r0, r8
   14924:	eor	r1, r1, r9
   14928:	ldrd	r8, [ip]
   1492c:	eor	r4, r4, r2
   14930:	eor	r5, r5, r3
   14934:	adds	r8, r8, r4
   14938:	add	r4, sp, #344	; 0x158
   1493c:	adc	r9, r9, r5
   14940:	ldrd	r4, [r4]
   14944:	lsr	ip, r6, #18
   14948:	mov	r2, r8
   1494c:	eor	r4, r4, r0
   14950:	eor	r5, r5, r1
   14954:	mov	r0, r4
   14958:	mov	r1, r5
   1495c:	ldrd	r4, [sp, #160]	; 0xa0
   14960:	orr	ip, ip, r7, lsl #14
   14964:	mov	r3, r9
   14968:	adds	r4, r4, r2
   1496c:	lsr	lr, r6, #14
   14970:	str	ip, [sp, #2656]	; 0xa60
   14974:	lsr	ip, r7, #18
   14978:	adc	r5, r5, r3
   1497c:	orr	lr, lr, r7, lsl #18
   14980:	str	ip, [sp, #16]
   14984:	adds	r4, r4, r0
   14988:	ldr	r2, [sp, #16]
   1498c:	mov	r3, r5
   14990:	str	lr, [sp, #2648]	; 0xa58
   14994:	lsr	lr, r7, #14
   14998:	adc	r5, r3, r1
   1499c:	orr	r3, lr, r6, lsl #18
   149a0:	str	r3, [sp, #2652]	; 0xa5c
   149a4:	orr	r3, r2, r6, lsl #14
   149a8:	strd	r4, [sp, #104]	; 0x68
   149ac:	str	r3, [sp, #2660]	; 0xa64
   149b0:	ldrd	r4, [sp, #80]	; 0x50
   149b4:	ldrd	r2, [sp, #48]	; 0x30
   149b8:	lsl	ip, fp, #30
   149bc:	orr	ip, ip, sl, lsr #2
   149c0:	lsl	r1, r7, #23
   149c4:	add	r9, pc, #28
   149c8:	ldrd	r8, [r9]
   149cc:	eor	r2, r2, r4
   149d0:	eor	r3, r3, r5
   149d4:	mov	r4, r6
   149d8:	b	149f0 <abort@plt+0x4510>
   149dc:	nop			; (mov r0, r0)
   149e0:	vstrlt	d31, [r1, #-848]	; 0xfffffcb0
   149e4:			; <UNDEFINED> instruction: 0x5cb0a9dc
   149e8:	tsthi	r1, #-738197502	; 0xd4000002
   149ec:	usatvc	r8, #25, sl, asr #17
   149f0:	mov	r5, r7
   149f4:	orr	r1, r1, r6, lsr #9
   149f8:	str	ip, [sp, #2684]	; 0xa7c
   149fc:	mov	ip, r6
   14a00:	ldrd	r6, [sp, #104]	; 0x68
   14a04:	str	r1, [sp, #2668]	; 0xa6c
   14a08:	lsl	r1, sl, #30
   14a0c:	orr	r1, r1, fp, lsr #2
   14a10:	adds	r6, r6, r8
   14a14:	lsr	r0, sl, #28
   14a18:	str	r1, [sp, #2680]	; 0xa78
   14a1c:	add	r1, sp, #7232	; 0x1c40
   14a20:	orr	lr, r0, fp, lsl #4
   14a24:	adc	r7, r7, r9
   14a28:	lsr	r0, fp, #28
   14a2c:	add	r1, r1, #56	; 0x38
   14a30:	mov	r8, r6
   14a34:	mov	r9, r7
   14a38:	mov	r6, r4
   14a3c:	mov	r7, r5
   14a40:	str	lr, [sp, #2672]	; 0xa70
   14a44:	and	r4, r4, r2
   14a48:	orr	lr, r0, sl, lsl #4
   14a4c:	and	r5, r5, r3
   14a50:	mov	r2, r4
   14a54:	mov	r3, r5
   14a58:	str	lr, [sp, #2676]	; 0xa74
   14a5c:	ldr	r1, [r1]
   14a60:	ldrd	r4, [sp, #64]	; 0x40
   14a64:	lsl	ip, ip, #23
   14a68:	lsl	r0, fp, #25
   14a6c:	adds	r4, r4, r8
   14a70:	orr	ip, ip, r7, lsr #9
   14a74:	str	ip, [sp, #2664]	; 0xa68
   14a78:	adc	r5, r5, r9
   14a7c:	orr	ip, r0, sl, lsr #7
   14a80:	add	r0, sp, #2640	; 0xa50
   14a84:	mov	r8, r4
   14a88:	mov	r9, r5
   14a8c:	add	r0, r0, #8
   14a90:	ldrd	r4, [sp, #48]	; 0x30
   14a94:	strd	r6, [sp, #112]	; 0x70
   14a98:	ldrd	r6, [r0]
   14a9c:	add	r0, sp, #2656	; 0xa60
   14aa0:	eor	r4, r4, r2
   14aa4:	eor	r5, r5, r3
   14aa8:	mov	r2, r4
   14aac:	mov	r3, r5
   14ab0:	ldrd	r4, [r0]
   14ab4:	add	r0, sp, #7232	; 0x1c40
   14ab8:	add	r0, r0, #60	; 0x3c
   14abc:	ldr	lr, [r0]
   14ac0:	lsr	r1, r1, #1
   14ac4:	str	ip, [sp, #2692]	; 0xa84
   14ac8:	orr	r1, r1, lr, lsl #31
   14acc:	str	r1, [sp, #2696]	; 0xa88
   14ad0:	add	r1, sp, #7232	; 0x1c40
   14ad4:	add	r1, r1, #56	; 0x38
   14ad8:	lsl	ip, sl, #25
   14adc:	ldr	r1, [r1]
   14ae0:	orr	ip, ip, fp, lsr #7
   14ae4:	str	ip, [sp, #2688]	; 0xa80
   14ae8:	lsr	r1, r1, #8
   14aec:	orr	r1, r1, lr, lsl #24
   14af0:	lsr	ip, lr, #1
   14af4:	add	lr, sp, #2656	; 0xa60
   14af8:	add	lr, lr, #8
   14afc:	adds	r2, r2, r8
   14b00:	adc	r3, r3, r9
   14b04:	str	r1, [sp, #2704]	; 0xa90
   14b08:	ldrd	r8, [lr]
   14b0c:	add	r1, sp, #7232	; 0x1c40
   14b10:	add	lr, sp, #2672	; 0xa70
   14b14:	add	r1, r1, #56	; 0x38
   14b18:	eor	r6, r6, r4
   14b1c:	eor	r7, r7, r5
   14b20:	ldrd	r4, [lr]
   14b24:	add	lr, sp, #2672	; 0xa70
   14b28:	ldr	r1, [r1]
   14b2c:	add	lr, lr, #8
   14b30:	eor	r8, r8, r6
   14b34:	eor	r9, r9, r7
   14b38:	mov	r6, r8
   14b3c:	mov	r7, r9
   14b40:	ldrd	r8, [lr]
   14b44:	lsr	r1, r1, #7
   14b48:	str	r1, [sp, #352]	; 0x160
   14b4c:	ldrd	r0, [sp, #40]	; 0x28
   14b50:	eor	r4, r4, r8
   14b54:	eor	r5, r5, r9
   14b58:	ldrd	r8, [sp, #72]	; 0x48
   14b5c:	orr	r1, r1, fp
   14b60:	orr	r0, r0, sl
   14b64:	and	r9, r9, r1
   14b68:	add	r1, sp, #7232	; 0x1c40
   14b6c:	add	r1, r1, #56	; 0x38
   14b70:	ldr	lr, [r1]
   14b74:	add	r1, sp, #7232	; 0x1c40
   14b78:	add	r1, r1, #60	; 0x3c
   14b7c:	orr	ip, ip, lr, lsl #31
   14b80:	str	ip, [sp, #2700]	; 0xa8c
   14b84:	ldr	ip, [r1]
   14b88:	add	r1, sp, #7232	; 0x1c40
   14b8c:	and	r8, r8, r0
   14b90:	add	r1, r1, #60	; 0x3c
   14b94:	lsr	ip, ip, #8
   14b98:	orr	ip, ip, lr, lsl #24
   14b9c:	strd	r8, [sp, #24]
   14ba0:	ldr	lr, [r1]
   14ba4:	ldrd	r8, [sp, #152]	; 0x98
   14ba8:	adds	r0, r2, r6
   14bac:	str	ip, [sp, #2708]	; 0xa94
   14bb0:	ldr	ip, [sp, #352]	; 0x160
   14bb4:	adc	r1, r3, r7
   14bb8:	add	r3, sp, #2688	; 0xa80
   14bbc:	orr	ip, ip, lr, lsl #25
   14bc0:	lsr	lr, r8, #6
   14bc4:	ldrd	r6, [sp, #40]	; 0x28
   14bc8:	str	ip, [sp, #352]	; 0x160
   14bcc:	str	lr, [sp, #360]	; 0x168
   14bd0:	strd	r0, [sp, #16]
   14bd4:	ldrd	r2, [r3]
   14bd8:	ldrd	r0, [sp, #24]
   14bdc:	lsr	ip, r8, #19
   14be0:	eor	r3, r3, r5
   14be4:	mov	r5, r3
   14be8:	add	r3, sp, #7232	; 0x1c40
   14bec:	add	r3, r3, #60	; 0x3c
   14bf0:	and	r6, r6, sl
   14bf4:	ldr	r3, [r3]
   14bf8:	orr	r0, r0, r6
   14bfc:	lsl	r6, r9, #3
   14c00:	lsr	r3, r3, #7
   14c04:	str	r3, [sp, #356]	; 0x164
   14c08:	orr	r3, ip, r9, lsl #13
   14c0c:	str	r3, [sp, #2712]	; 0xa98
   14c10:	orr	r3, r6, r8, lsr #29
   14c14:	str	r3, [sp, #2724]	; 0xaa4
   14c18:	ldr	r3, [sp, #360]	; 0x168
   14c1c:	and	r7, r7, fp
   14c20:	orr	r3, r3, r9, lsl #26
   14c24:	eor	r2, r2, r4
   14c28:	orr	r1, r1, r7
   14c2c:	str	r3, [sp, #360]	; 0x168
   14c30:	ldrd	r6, [sp, #8]
   14c34:	mov	r4, r2
   14c38:	ldrd	r2, [sp, #16]
   14c3c:	lsr	lr, r9, #19
   14c40:	lsl	ip, r8, #3
   14c44:	adds	r2, r2, r6
   14c48:	adc	r3, r3, r7
   14c4c:	mov	r7, r3
   14c50:	adds	r4, r4, r0
   14c54:	add	r3, sp, #2688	; 0xa80
   14c58:	adc	r5, r5, r1
   14c5c:	add	r3, r3, #8
   14c60:	add	r1, sp, #2704	; 0xa90
   14c64:	mov	r6, r2
   14c68:	ldrd	r0, [r1]
   14c6c:	ldrd	r2, [r3]
   14c70:	eor	r3, r3, r1
   14c74:	mov	r1, r3
   14c78:	add	r3, sp, #352	; 0x160
   14c7c:	eor	r2, r2, r0
   14c80:	mov	r0, r2
   14c84:	ldrd	r2, [r3]
   14c88:	eor	r3, r3, r1
   14c8c:	mov	r1, r3
   14c90:	orr	r3, lr, r8, lsl #13
   14c94:	str	r3, [sp, #2716]	; 0xa9c
   14c98:	orr	r3, ip, r9, lsr #29
   14c9c:	str	r3, [sp, #2720]	; 0xaa0
   14ca0:	eor	r2, r2, r0
   14ca4:	lsr	r3, r9, #6
   14ca8:	mov	r0, r2
   14cac:	str	r3, [sp, #364]	; 0x16c
   14cb0:	ldrd	r2, [sp, #16]
   14cb4:	add	ip, sp, #2720	; 0xaa0
   14cb8:	lsr	lr, r7, #14
   14cbc:	adds	r2, r2, r4
   14cc0:	adc	r3, r3, r5
   14cc4:	mov	r9, r3
   14cc8:	add	r3, sp, #2704	; 0xa90
   14ccc:	add	r3, r3, #8
   14cd0:	ldrd	r4, [ip]
   14cd4:	mov	r8, r2
   14cd8:	ldrd	r2, [r3]
   14cdc:	strd	r8, [sp, #24]
   14ce0:	add	ip, sp, #360	; 0x168
   14ce4:	eor	r3, r3, r5
   14ce8:	mov	r9, r3
   14cec:	add	r3, sp, #7232	; 0x1c40
   14cf0:	add	r3, r3, #48	; 0x30
   14cf4:	eor	r2, r2, r4
   14cf8:	mov	r8, r2
   14cfc:	ldrd	r2, [r3]
   14d00:	ldrd	r4, [sp, #56]	; 0x38
   14d04:	adds	r2, r2, r0
   14d08:	adc	r3, r3, r1
   14d0c:	mov	r0, r2
   14d10:	adds	r4, r4, r0
   14d14:	mov	r1, r3
   14d18:	adc	r5, r5, r1
   14d1c:	mov	r0, r4
   14d20:	mov	r1, r5
   14d24:	ldrd	r4, [ip]
   14d28:	lsr	r2, r6, #14
   14d2c:	orr	ip, r2, r7, lsl #18
   14d30:	eor	r8, r8, r4
   14d34:	lsr	r2, r7, #18
   14d38:	lsr	r3, r6, #18
   14d3c:	mov	r4, r6
   14d40:	eor	r9, r9, r5
   14d44:	orr	r3, r3, r7, lsl #14
   14d48:	str	r2, [sp, #16]
   14d4c:	mov	r5, r7
   14d50:	adds	r2, r0, r8
   14d54:	lsl	r0, r7, #23
   14d58:	ldrd	r6, [sp, #24]
   14d5c:	str	r3, [sp, #2736]	; 0xab0
   14d60:	adc	r3, r1, r9
   14d64:	str	ip, [sp, #2728]	; 0xaa8
   14d68:	strd	r2, [sp, #8]
   14d6c:	lsl	r3, r7, #30
   14d70:	ldr	r2, [sp, #16]
   14d74:	mov	r8, r3
   14d78:	orr	r3, lr, r4, lsl #18
   14d7c:	str	r3, [sp, #2732]	; 0xaac
   14d80:	orr	r3, r2, r4, lsl #14
   14d84:	mov	r9, r0
   14d88:	str	r3, [sp, #2740]	; 0xab4
   14d8c:	ldrd	r2, [sp, #112]	; 0x70
   14d90:	ldrd	r0, [sp, #80]	; 0x50
   14d94:	lsr	ip, r6, #28
   14d98:	eor	r3, r3, r1
   14d9c:	orr	r1, r9, r4, lsr #9
   14da0:	str	r1, [sp, #2748]	; 0xabc
   14da4:	orr	r1, ip, r7, lsl #4
   14da8:	str	r1, [sp, #2752]	; 0xac0
   14dac:	orr	r1, r8, r6, lsr #2
   14db0:	str	r1, [sp, #2764]	; 0xacc
   14db4:	add	r9, pc, #884	; 0x374
   14db8:	ldrd	r8, [r9]
   14dbc:	lsr	r1, r7, #28
   14dc0:	ldrd	r6, [sp, #8]
   14dc4:	eor	r2, r2, r0
   14dc8:	lsl	r0, r4, #23
   14dcc:	adds	r8, r8, r6
   14dd0:	adc	r9, r9, r7
   14dd4:	mov	r6, r4
   14dd8:	mov	r7, r5
   14ddc:	and	r4, r4, r2
   14de0:	and	r5, r5, r3
   14de4:	mov	r2, r4
   14de8:	mov	r3, r5
   14dec:	ldrd	r4, [sp, #24]
   14df0:	orr	lr, r0, r7, lsr #9
   14df4:	str	lr, [sp, #2744]	; 0xab8
   14df8:	orr	r1, r1, r4, lsl #4
   14dfc:	str	r1, [sp, #2756]	; 0xac4
   14e00:	add	r1, sp, #7296	; 0x1c80
   14e04:	lsl	ip, r4, #30
   14e08:	ldr	r1, [r1]
   14e0c:	lsl	r0, r5, #25
   14e10:	strd	r6, [sp, #64]	; 0x40
   14e14:	lsr	lr, r1, #1
   14e18:	orr	r1, ip, r5, lsr #2
   14e1c:	str	r1, [sp, #2760]	; 0xac8
   14e20:	orr	r1, r0, r4, lsr #7
   14e24:	str	r1, [sp, #2772]	; 0xad4
   14e28:	ldrd	r0, [sp, #48]	; 0x30
   14e2c:	add	r6, sp, #2736	; 0xab0
   14e30:	lsl	ip, r4, #25
   14e34:	adds	r0, r0, r8
   14e38:	adc	r1, r1, r9
   14e3c:	mov	r8, r0
   14e40:	mov	r9, r1
   14e44:	ldrd	r0, [sp, #80]	; 0x50
   14e48:	ldrd	r6, [r6]
   14e4c:	orr	r4, r4, sl
   14e50:	eor	r1, r1, r3
   14e54:	mov	r3, r1
   14e58:	add	r1, sp, #2720	; 0xaa0
   14e5c:	add	r1, r1, #8
   14e60:	eor	r0, r0, r2
   14e64:	mov	r2, r0
   14e68:	ldrd	r0, [r1]
   14e6c:	adds	r2, r2, r8
   14e70:	adc	r3, r3, r9
   14e74:	eor	r0, r0, r6
   14e78:	add	r6, sp, #7296	; 0x1c80
   14e7c:	add	r6, r6, #4
   14e80:	eor	r1, r1, r7
   14e84:	ldr	r7, [r6]
   14e88:	orr	r5, r5, fp
   14e8c:	mov	r6, r4
   14e90:	orr	lr, lr, r7, lsl #31
   14e94:	str	lr, [sp, #2776]	; 0xad8
   14e98:	add	lr, sp, #7296	; 0x1c80
   14e9c:	ldr	lr, [lr]
   14ea0:	lsr	lr, lr, #8
   14ea4:	orr	lr, lr, r7, lsl #24
   14ea8:	str	lr, [sp, #2784]	; 0xae0
   14eac:	add	lr, sp, #7296	; 0x1c80
   14eb0:	mov	r7, r5
   14eb4:	ldr	lr, [lr]
   14eb8:	lsr	lr, lr, #7
   14ebc:	str	lr, [sp, #368]	; 0x170
   14ec0:	ldr	lr, [sp, #28]
   14ec4:	orr	ip, ip, lr, lsr #7
   14ec8:	add	lr, sp, #2736	; 0xab0
   14ecc:	add	lr, lr, #8
   14ed0:	ldrd	r8, [lr]
   14ed4:	add	lr, sp, #2752	; 0xac0
   14ed8:	str	ip, [sp, #2768]	; 0xad0
   14edc:	ldrd	r4, [lr]
   14ee0:	add	lr, sp, #2752	; 0xac0
   14ee4:	add	lr, lr, #8
   14ee8:	add	ip, sp, #7296	; 0x1c80
   14eec:	eor	r8, r8, r0
   14ef0:	eor	r9, r9, r1
   14ef4:	add	ip, ip, #4
   14ef8:	mov	r0, r8
   14efc:	mov	r1, r9
   14f00:	ldrd	r8, [lr]
   14f04:	add	lr, sp, #7296	; 0x1c80
   14f08:	ldr	ip, [ip]
   14f0c:	ldr	lr, [lr]
   14f10:	eor	r4, r4, r8
   14f14:	lsr	ip, ip, #1
   14f18:	orr	ip, ip, lr, lsl #31
   14f1c:	str	ip, [sp, #2780]	; 0xadc
   14f20:	add	ip, sp, #7296	; 0x1c80
   14f24:	add	ip, ip, #4
   14f28:	add	lr, sp, #7296	; 0x1c80
   14f2c:	ldr	ip, [ip]
   14f30:	eor	r5, r5, r9
   14f34:	ldrd	r8, [sp, #40]	; 0x28
   14f38:	ldr	lr, [lr]
   14f3c:	lsr	ip, ip, #8
   14f40:	adds	r2, r2, r0
   14f44:	orr	ip, ip, lr, lsl #24
   14f48:	add	lr, sp, #7296	; 0x1c80
   14f4c:	adc	r3, r3, r1
   14f50:	add	lr, lr, #4
   14f54:	ldrd	r0, [sp, #24]
   14f58:	ldr	lr, [lr]
   14f5c:	and	r8, r8, r6
   14f60:	and	r9, r9, r7
   14f64:	str	ip, [sp, #2788]	; 0xae4
   14f68:	and	r1, r1, fp
   14f6c:	ldr	ip, [sp, #368]	; 0x170
   14f70:	mov	r6, r8
   14f74:	mov	r7, r9
   14f78:	ldrd	r8, [sp, #104]	; 0x68
   14f7c:	mov	r9, r1
   14f80:	add	r1, sp, #2768	; 0xad0
   14f84:	orr	ip, ip, lr, lsl #25
   14f88:	and	r0, r0, sl
   14f8c:	str	ip, [sp, #368]	; 0x170
   14f90:	lsr	lr, r8, #6
   14f94:	lsr	ip, r8, #19
   14f98:	mov	r8, r0
   14f9c:	ldrd	r0, [r1]
   14fa0:	orr	r6, r6, r8
   14fa4:	orr	r7, r7, r9
   14fa8:	ldrd	r8, [sp, #104]	; 0x68
   14fac:	eor	r1, r1, r5
   14fb0:	mov	r5, r1
   14fb4:	lsl	r1, r9, #3
   14fb8:	orr	r1, r1, r8, lsr #29
   14fbc:	str	r1, [sp, #2804]	; 0xaf4
   14fc0:	add	r1, sp, #7296	; 0x1c80
   14fc4:	add	r1, r1, #4
   14fc8:	orr	ip, ip, r9, lsl #13
   14fcc:	str	ip, [sp, #2792]	; 0xae8
   14fd0:	ldr	ip, [r1]
   14fd4:	str	lr, [sp, #376]	; 0x178
   14fd8:	mov	r1, r9
   14fdc:	lsr	lr, r9, #19
   14fe0:	ldr	r9, [sp, #376]	; 0x178
   14fe4:	lsr	ip, ip, #7
   14fe8:	str	ip, [sp, #372]	; 0x174
   14fec:	orr	r1, r9, r1, lsl #26
   14ff0:	lsl	ip, r8, #3
   14ff4:	ldrd	r8, [sp, #72]	; 0x48
   14ff8:	eor	r0, r0, r4
   14ffc:	str	r1, [sp, #376]	; 0x178
   15000:	adds	r8, r8, r2
   15004:	mov	r4, r0
   15008:	add	r1, sp, #2768	; 0xad0
   1500c:	adc	r9, r9, r3
   15010:	add	r1, r1, #8
   15014:	adds	r4, r4, r6
   15018:	add	r6, sp, #2784	; 0xae0
   1501c:	strd	r8, [sp, #72]	; 0x48
   15020:	ldrd	r0, [r1]
   15024:	ldrd	r8, [r6]
   15028:	adc	r5, r5, r7
   1502c:	eor	r0, r0, r8
   15030:	eor	r1, r1, r9
   15034:	ldrd	r8, [sp, #104]	; 0x68
   15038:	orr	ip, ip, r9, lsr #29
   1503c:	str	ip, [sp, #2800]	; 0xaf0
   15040:	add	ip, sp, #368	; 0x170
   15044:	orr	lr, lr, r8, lsl #13
   15048:	adds	r8, r4, r2
   1504c:	ldrd	r6, [ip]
   15050:	lsr	ip, r9, #6
   15054:	adc	r9, r5, r3
   15058:	add	r3, sp, #2784	; 0xae0
   1505c:	str	ip, [sp, #380]	; 0x17c
   15060:	add	r3, r3, #8
   15064:	add	ip, sp, #2800	; 0xaf0
   15068:	str	lr, [sp, #2796]	; 0xaec
   1506c:	ldrd	r4, [ip]
   15070:	ldrd	r2, [r3]
   15074:	eor	r7, r7, r1
   15078:	add	r1, sp, #376	; 0x178
   1507c:	eor	r3, r3, r5
   15080:	mov	r5, r3
   15084:	add	r3, sp, #7232	; 0x1c40
   15088:	add	r3, r3, #56	; 0x38
   1508c:	eor	r6, r6, r0
   15090:	eor	r2, r2, r4
   15094:	ldrd	r0, [r1]
   15098:	mov	r4, r2
   1509c:	ldrd	r2, [r3]
   150a0:	eor	r0, r0, r4
   150a4:	eor	r1, r1, r5
   150a8:	adds	r2, r2, r6
   150ac:	mov	r4, r0
   150b0:	mov	r5, r1
   150b4:	ldrd	r0, [sp, #32]
   150b8:	adc	r3, r3, r7
   150bc:	ldrd	r6, [sp, #72]	; 0x48
   150c0:	adds	r0, r0, r2
   150c4:	adc	r1, r1, r3
   150c8:	lsr	lr, r6, #14
   150cc:	lsr	ip, r6, #18
   150d0:	mov	r3, r1
   150d4:	orr	r1, lr, r7, lsl #18
   150d8:	adds	r0, r0, r4
   150dc:	str	r1, [sp, #2808]	; 0xaf8
   150e0:	orr	r1, ip, r7, lsl #14
   150e4:	str	r1, [sp, #2816]	; 0xb00
   150e8:	adc	r1, r3, r5
   150ec:	ldrd	r2, [sp, #72]	; 0x48
   150f0:	lsr	lr, r7, #14
   150f4:	lsr	r6, r7, #18
   150f8:	strd	r0, [sp, #16]
   150fc:	lsl	r5, r3, #23
   15100:	orr	r1, lr, r2, lsl #18
   15104:	orr	r3, r6, r2, lsl #14
   15108:	ldrd	r6, [sp, #112]	; 0x70
   1510c:	str	r1, [sp, #2812]	; 0xafc
   15110:	ldrd	r0, [sp, #64]	; 0x40
   15114:	str	r3, [sp, #2820]	; 0xb04
   15118:	mov	r3, r7
   1511c:	eor	r3, r3, r1
   15120:	ldr	r1, [sp, #72]	; 0x48
   15124:	lsr	r4, r8, #28
   15128:	lsl	ip, r9, #30
   1512c:	b	15140 <abort@plt+0x4c60>
   15130:	cdp	15, 6, cr13, cr6, cr11, {5}
   15134:	ldmdals	lr!, {r1, r4, r6, r8, ip, lr}
   15138:	lfmcs	f3, 4, [r4, #64]!	; 0x40
   1513c:	ldmdage	r1!, {r0, r2, r3, r5, r6, r9, sl, lr, pc}
   15140:	orr	r1, r5, r1, lsr #9
   15144:	str	r1, [sp, #2828]	; 0xb0c
   15148:	ldr	r1, [sp, #72]	; 0x48
   1514c:	mov	r2, r6
   15150:	eor	r2, r2, r0
   15154:	lsl	lr, r1, #23
   15158:	orr	r1, r4, r9, lsl #4
   1515c:	str	r1, [sp, #2832]	; 0xb10
   15160:	orr	r1, ip, r8, lsr #2
   15164:	str	r1, [sp, #2844]	; 0xb1c
   15168:	sub	r5, pc, #56	; 0x38
   1516c:	ldrd	r4, [r5]
   15170:	ldrd	r0, [sp, #16]
   15174:	lsr	ip, r9, #28
   15178:	orr	ip, ip, r8, lsl #4
   1517c:	adds	r4, r4, r0
   15180:	adc	r5, r5, r1
   15184:	mov	r0, r4
   15188:	mov	r1, r5
   1518c:	ldrd	r4, [sp, #72]	; 0x48
   15190:	str	ip, [sp, #2836]	; 0xb14
   15194:	add	ip, sp, #7296	; 0x1c80
   15198:	and	r5, r5, r3
   1519c:	add	ip, ip, #8
   151a0:	mov	r3, r5
   151a4:	ldr	r5, [sp, #76]	; 0x4c
   151a8:	ldr	ip, [ip]
   151ac:	and	r4, r4, r2
   151b0:	mov	r2, r4
   151b4:	orr	lr, lr, r5, lsr #9
   151b8:	lsl	r4, r8, #30
   151bc:	lsl	r5, r9, #25
   151c0:	str	lr, [sp, #2824]	; 0xb08
   151c4:	lsr	lr, ip, #1
   151c8:	orr	ip, r4, r9, lsr #2
   151cc:	str	ip, [sp, #2840]	; 0xb18
   151d0:	orr	ip, r5, r8, lsr #7
   151d4:	ldrd	r4, [sp, #80]	; 0x50
   151d8:	eor	r6, r6, r2
   151dc:	mov	r2, r6
   151e0:	adds	r4, r4, r0
   151e4:	mov	r0, r4
   151e8:	add	r4, sp, #2800	; 0xaf0
   151ec:	add	r4, r4, #8
   151f0:	add	r6, sp, #2816	; 0xb00
   151f4:	adc	r5, r5, r1
   151f8:	eor	r7, r7, r3
   151fc:	mov	r1, r5
   15200:	mov	r3, r7
   15204:	ldrd	r4, [r4]
   15208:	ldrd	r6, [r6]
   1520c:	str	ip, [sp, #2852]	; 0xb24
   15210:	lsl	ip, r8, #25
   15214:	eor	r4, r4, r6
   15218:	mov	r6, r4
   1521c:	add	r4, sp, #7296	; 0x1c80
   15220:	add	r4, r4, #12
   15224:	eor	r5, r5, r7
   15228:	mov	r7, r5
   1522c:	ldr	r5, [r4]
   15230:	orr	ip, ip, r9, lsr #7
   15234:	str	ip, [sp, #2848]	; 0xb20
   15238:	orr	lr, lr, r5, lsl #31
   1523c:	str	lr, [sp, #2856]	; 0xb28
   15240:	add	lr, sp, #7296	; 0x1c80
   15244:	add	lr, lr, #8
   15248:	add	ip, sp, #7296	; 0x1c80
   1524c:	ldr	lr, [lr]
   15250:	add	ip, ip, #12
   15254:	lsr	lr, lr, #8
   15258:	orr	lr, lr, r5, lsl #24
   1525c:	ldrd	r4, [sp, #24]
   15260:	str	lr, [sp, #2864]	; 0xb30
   15264:	add	lr, sp, #7296	; 0x1c80
   15268:	orr	r4, r4, r8
   1526c:	orr	r5, r5, r9
   15270:	add	lr, lr, #8
   15274:	strd	r4, [sp, #80]	; 0x50
   15278:	adds	r4, r2, r0
   1527c:	adc	r5, r3, r1
   15280:	add	r3, sp, #2816	; 0xb00
   15284:	add	r3, r3, #8
   15288:	ldr	lr, [lr]
   1528c:	ldr	ip, [ip]
   15290:	strd	r4, [sp, #48]	; 0x30
   15294:	ldrd	r0, [r3]
   15298:	add	r3, sp, #2832	; 0xb10
   1529c:	lsr	ip, ip, #1
   152a0:	eor	r0, r0, r6
   152a4:	eor	r1, r1, r7
   152a8:	mov	r6, r0
   152ac:	mov	r7, r1
   152b0:	ldrd	r0, [r3]
   152b4:	add	r3, sp, #2832	; 0xb10
   152b8:	add	r3, r3, #8
   152bc:	lsr	lr, lr, #7
   152c0:	ldrd	r2, [r3]
   152c4:	ldrd	r4, [sp, #80]	; 0x50
   152c8:	eor	r1, r1, r3
   152cc:	add	r3, sp, #7296	; 0x1c80
   152d0:	add	r3, r3, #8
   152d4:	eor	r0, r0, r2
   152d8:	ldr	r3, [r3]
   152dc:	add	r2, sp, #7296	; 0x1c80
   152e0:	add	r2, r2, #12
   152e4:	orr	r3, ip, r3, lsl #31
   152e8:	str	r3, [sp, #2860]	; 0xb2c
   152ec:	add	r3, sp, #7296	; 0x1c80
   152f0:	add	r3, r3, #12
   152f4:	and	r4, r4, sl
   152f8:	ldr	r3, [r3]
   152fc:	and	r5, r5, fp
   15300:	lsr	ip, r3, #8
   15304:	add	r3, sp, #7296	; 0x1c80
   15308:	add	r3, r3, #8
   1530c:	ldr	r3, [r3]
   15310:	orr	r3, ip, r3, lsl #24
   15314:	ldr	ip, [r2]
   15318:	str	r3, [sp, #2868]	; 0xb34
   1531c:	orr	r3, lr, ip, lsl #25
   15320:	str	r3, [sp, #384]	; 0x180
   15324:	ldr	r3, [sp, #8]
   15328:	lsr	ip, r3, #19
   1532c:	lsr	r3, r3, #6
   15330:	str	r3, [sp, #392]	; 0x188
   15334:	ldrd	r2, [sp, #48]	; 0x30
   15338:	adds	r2, r2, r6
   1533c:	adc	r3, r3, r7
   15340:	ldrd	r6, [sp, #24]
   15344:	strd	r2, [sp, #48]	; 0x30
   15348:	add	r3, sp, #2848	; 0xb20
   1534c:	and	r6, r6, r8
   15350:	and	r7, r7, r9
   15354:	ldrd	r2, [r3]
   15358:	orr	r4, r4, r6
   1535c:	orr	r5, r5, r7
   15360:	ldrd	r6, [sp, #8]
   15364:	eor	r3, r3, r1
   15368:	mov	r1, r3
   1536c:	lsl	lr, r7, #3
   15370:	orr	r3, ip, r7, lsl #13
   15374:	str	r3, [sp, #2872]	; 0xb38
   15378:	orr	r3, lr, r6, lsr #29
   1537c:	str	r3, [sp, #2884]	; 0xb44
   15380:	add	r3, sp, #7296	; 0x1c80
   15384:	add	r3, r3, #12
   15388:	eor	r2, r2, r0
   1538c:	ldr	r3, [r3]
   15390:	lsr	lr, r7, #19
   15394:	lsl	ip, r6, #3
   15398:	lsr	r3, r3, #7
   1539c:	str	r3, [sp, #388]	; 0x184
   153a0:	ldr	r3, [sp, #392]	; 0x188
   153a4:	mov	r0, r2
   153a8:	orr	r3, r3, r7, lsl #26
   153ac:	str	r3, [sp, #392]	; 0x188
   153b0:	ldrd	r6, [sp, #40]	; 0x28
   153b4:	ldrd	r2, [sp, #48]	; 0x30
   153b8:	adds	r2, r2, r6
   153bc:	adc	r3, r3, r7
   153c0:	mov	r7, r3
   153c4:	add	r3, sp, #2848	; 0xb20
   153c8:	adds	r0, r0, r4
   153cc:	add	r3, r3, #8
   153d0:	add	r4, sp, #2864	; 0xb30
   153d4:	mov	r6, r2
   153d8:	adc	r1, r1, r5
   153dc:	ldrd	r2, [r3]
   153e0:	ldrd	r4, [r4]
   153e4:	strd	r6, [sp, #40]	; 0x28
   153e8:	ldrd	r6, [sp, #8]
   153ec:	eor	r3, r3, r5
   153f0:	mov	r5, r3
   153f4:	orr	r3, lr, r6, lsl #13
   153f8:	str	r3, [sp, #2876]	; 0xb3c
   153fc:	orr	r3, ip, r7, lsr #29
   15400:	str	r3, [sp, #2880]	; 0xb40
   15404:	add	r3, sp, #384	; 0x180
   15408:	eor	r2, r2, r4
   1540c:	mov	r4, r2
   15410:	ldrd	r2, [r3]
   15414:	eor	r3, r3, r5
   15418:	mov	r5, r3
   1541c:	eor	r2, r2, r4
   15420:	lsr	r3, r7, #6
   15424:	mov	r4, r2
   15428:	str	r3, [sp, #396]	; 0x18c
   1542c:	ldrd	r2, [sp, #48]	; 0x30
   15430:	adds	r2, r2, r0
   15434:	adc	r3, r3, r1
   15438:	mov	r7, r3
   1543c:	add	r3, sp, #2864	; 0xb30
   15440:	add	r3, r3, #8
   15444:	add	r1, sp, #2880	; 0xb40
   15448:	mov	r6, r2
   1544c:	ldrd	r0, [r1]
   15450:	ldrd	r2, [r3]
   15454:	strd	r6, [sp, #80]	; 0x50
   15458:	ldrd	r6, [sp, #40]	; 0x28
   1545c:	eor	r3, r3, r1
   15460:	mov	r1, r3
   15464:	add	r3, sp, #7296	; 0x1c80
   15468:	eor	r2, r2, r0
   1546c:	mov	r0, r2
   15470:	ldrd	r2, [r3]
   15474:	lsr	ip, r6, #18
   15478:	orr	ip, ip, r7, lsl #14
   1547c:	adds	r2, r2, r4
   15480:	add	r4, sp, #392	; 0x188
   15484:	adc	r3, r3, r5
   15488:	ldrd	r4, [r4]
   1548c:	str	ip, [sp, #2896]	; 0xb50
   15490:	lsr	lr, r6, #14
   15494:	eor	r4, r4, r0
   15498:	eor	r5, r5, r1
   1549c:	mov	r0, r4
   154a0:	mov	r1, r5
   154a4:	ldrd	r4, [sp, #168]	; 0xa8
   154a8:	orr	lr, lr, r7, lsl #18
   154ac:	lsr	r6, r7, #18
   154b0:	adds	r4, r4, r2
   154b4:	adc	r5, r5, r3
   154b8:	mov	r3, r5
   154bc:	adds	r4, r4, r0
   154c0:	adc	r5, r3, r1
   154c4:	ldr	r3, [sp, #44]	; 0x2c
   154c8:	str	lr, [sp, #2888]	; 0xb48
   154cc:	lsr	lr, r7, #14
   154d0:	lsl	r0, r3, #23
   154d4:	ldrd	r2, [sp, #80]	; 0x50
   154d8:	strd	r4, [sp, #128]	; 0x80
   154dc:	lsr	ip, r2, #28
   154e0:	lsl	r1, r3, #30
   154e4:	ldrd	r2, [sp, #40]	; 0x28
   154e8:	orr	r3, r6, r2, lsl #14
   154ec:	orr	lr, lr, r2, lsl #18
   154f0:	ldrd	r6, [sp, #64]	; 0x40
   154f4:	str	r3, [sp, #2900]	; 0xb54
   154f8:	ldrd	r2, [sp, #72]	; 0x48
   154fc:	str	lr, [sp, #2892]	; 0xb4c
   15500:	eor	r2, r2, r6
   15504:	eor	r3, r3, r7
   15508:	ldrd	r6, [sp, #40]	; 0x28
   1550c:	orr	lr, r0, r6, lsr #9
   15510:	lsl	r0, r6, #23
   15514:	ldrd	r6, [sp, #80]	; 0x50
   15518:	str	r0, [sp, #48]	; 0x30
   1551c:	str	lr, [sp, #2908]	; 0xb5c
   15520:	orr	r1, r1, r6, lsr #2
   15524:	str	r1, [sp, #2924]	; 0xb6c
   15528:	add	r1, pc, #872	; 0x368
   1552c:	ldrd	r0, [r1]
   15530:	lsr	lr, r7, #28
   15534:	orr	ip, ip, r7, lsl #4
   15538:	adds	r0, r0, r4
   1553c:	adc	r1, r1, r5
   15540:	mov	r4, r0
   15544:	mov	r5, r1
   15548:	ldrd	r0, [sp, #40]	; 0x28
   1554c:	str	ip, [sp, #2912]	; 0xb60
   15550:	lsl	ip, r6, #30
   15554:	and	r1, r1, r3
   15558:	mov	r3, r1
   1555c:	and	r0, r0, r2
   15560:	ldr	r1, [sp, #44]	; 0x2c
   15564:	mov	r2, r0
   15568:	ldr	r0, [sp, #48]	; 0x30
   1556c:	orr	ip, ip, r7, lsr #2
   15570:	orr	r1, r0, r1, lsr #9
   15574:	str	r1, [sp, #2904]	; 0xb58
   15578:	orr	r1, lr, r6, lsl #4
   1557c:	str	r1, [sp, #2916]	; 0xb64
   15580:	add	r1, sp, #7296	; 0x1c80
   15584:	add	r1, r1, #16
   15588:	lsl	r0, r7, #25
   1558c:	ldr	r1, [r1]
   15590:	str	ip, [sp, #2920]	; 0xb68
   15594:	orr	ip, r0, r6, lsr #7
   15598:	str	ip, [sp, #2932]	; 0xb74
   1559c:	lsl	ip, r6, #25
   155a0:	ldrd	r6, [sp, #112]	; 0x70
   155a4:	lsr	r1, r1, #1
   155a8:	add	lr, sp, #2912	; 0xb60
   155ac:	adds	r6, r6, r4
   155b0:	adc	r7, r7, r5
   155b4:	mov	r4, r6
   155b8:	mov	r5, r7
   155bc:	ldrd	r6, [sp, #64]	; 0x40
   155c0:	add	lr, lr, #8
   155c4:	eor	r7, r7, r3
   155c8:	add	r3, sp, #2880	; 0xb40
   155cc:	eor	r6, r6, r2
   155d0:	add	r3, r3, #8
   155d4:	strd	r6, [sp, #48]	; 0x30
   155d8:	ldrd	r6, [r3]
   155dc:	add	r3, sp, #2896	; 0xb50
   155e0:	ldrd	r2, [r3]
   155e4:	eor	r7, r7, r3
   155e8:	add	r3, sp, #7296	; 0x1c80
   155ec:	add	r3, r3, #20
   155f0:	eor	r6, r6, r2
   155f4:	ldr	r3, [r3]
   155f8:	orr	r3, r1, r3, lsl #31
   155fc:	str	r3, [sp, #2936]	; 0xb78
   15600:	add	r3, sp, #7296	; 0x1c80
   15604:	add	r3, r3, #16
   15608:	ldr	r3, [r3]
   1560c:	lsr	r1, r3, #8
   15610:	add	r3, sp, #7296	; 0x1c80
   15614:	add	r3, r3, #20
   15618:	ldr	r3, [r3]
   1561c:	orr	r3, r1, r3, lsl #24
   15620:	str	r3, [sp, #2944]	; 0xb80
   15624:	add	r3, sp, #7296	; 0x1c80
   15628:	add	r3, r3, #16
   1562c:	ldr	r3, [r3]
   15630:	lsr	r3, r3, #7
   15634:	str	r3, [sp, #400]	; 0x190
   15638:	ldrd	r2, [sp, #80]	; 0x50
   1563c:	orr	r1, r3, r9
   15640:	orr	r3, ip, r3, lsr #7
   15644:	str	r3, [sp, #2928]	; 0xb70
   15648:	add	r3, sp, #7296	; 0x1c80
   1564c:	add	r3, r3, #20
   15650:	orr	r0, r2, r8
   15654:	ldr	r3, [r3]
   15658:	lsr	ip, r3, #1
   1565c:	ldrd	r2, [sp, #48]	; 0x30
   15660:	adds	r2, r2, r4
   15664:	adc	r3, r3, r5
   15668:	ldrd	r4, [lr]
   1566c:	strd	r2, [sp, #48]	; 0x30
   15670:	add	r3, sp, #2896	; 0xb50
   15674:	add	r3, r3, #8
   15678:	ldrd	r2, [r3]
   1567c:	eor	r3, r3, r7
   15680:	mov	r7, r3
   15684:	add	r3, sp, #2912	; 0xb60
   15688:	eor	r2, r2, r6
   1568c:	mov	r6, r2
   15690:	ldrd	r2, [r3]
   15694:	eor	r2, r2, r4
   15698:	eor	r3, r3, r5
   1569c:	mov	r4, r2
   156a0:	mov	r5, r3
   156a4:	ldrd	r2, [sp, #24]
   156a8:	and	r2, r2, r0
   156ac:	and	r3, r3, r1
   156b0:	strd	r2, [sp, #120]	; 0x78
   156b4:	add	r3, sp, #7296	; 0x1c80
   156b8:	add	r3, r3, #16
   156bc:	add	r2, sp, #7296	; 0x1c80
   156c0:	ldr	r3, [r3]
   156c4:	add	r2, r2, #20
   156c8:	ldr	r1, [r2]
   156cc:	orr	r3, ip, r3, lsl #31
   156d0:	str	r3, [sp, #2940]	; 0xb7c
   156d4:	add	r3, sp, #7296	; 0x1c80
   156d8:	add	r3, r3, #20
   156dc:	ldr	r3, [r3]
   156e0:	lsr	ip, r3, #8
   156e4:	add	r3, sp, #7296	; 0x1c80
   156e8:	add	r3, r3, #16
   156ec:	ldr	r3, [r3]
   156f0:	orr	r3, ip, r3, lsl #24
   156f4:	str	r3, [sp, #2948]	; 0xb84
   156f8:	ldr	r3, [sp, #400]	; 0x190
   156fc:	orr	r3, r3, r1, lsl #25
   15700:	ldrd	r0, [sp, #16]
   15704:	str	r3, [sp, #400]	; 0x190
   15708:	lsr	r3, r0, #6
   1570c:	str	r3, [sp, #408]	; 0x198
   15710:	ldrd	r2, [sp, #48]	; 0x30
   15714:	lsr	ip, r0, #19
   15718:	adds	r2, r2, r6
   1571c:	adc	r3, r3, r7
   15720:	ldrd	r6, [sp, #80]	; 0x50
   15724:	strd	r2, [sp, #112]	; 0x70
   15728:	add	r3, sp, #2928	; 0xb70
   1572c:	and	r7, r7, r9
   15730:	ldrd	r0, [r3]
   15734:	ldr	r3, [sp, #20]
   15738:	and	r6, r6, r8
   1573c:	eor	r0, r0, r4
   15740:	eor	r1, r1, r5
   15744:	mov	r4, r0
   15748:	mov	r5, r1
   1574c:	ldrd	r0, [sp, #120]	; 0x78
   15750:	orr	r1, r1, r7
   15754:	mov	r7, r1
   15758:	lsl	r1, r3, #3
   1575c:	add	r3, sp, #7296	; 0x1c80
   15760:	add	r3, r3, #20
   15764:	orr	r0, r0, r6
   15768:	ldr	r3, [r3]
   1576c:	mov	r6, r0
   15770:	lsr	r3, r3, #7
   15774:	str	r3, [sp, #404]	; 0x194
   15778:	ldr	r3, [sp, #20]
   1577c:	orr	r3, ip, r3, lsl #13
   15780:	str	r3, [sp, #2952]	; 0xb88
   15784:	ldr	r3, [sp, #16]
   15788:	orr	r3, r1, r3, lsr #29
   1578c:	str	r3, [sp, #2964]	; 0xb94
   15790:	add	r3, sp, #2928	; 0xb70
   15794:	add	r3, r3, #8
   15798:	ldrd	r0, [r3]
   1579c:	add	r3, sp, #2944	; 0xb80
   157a0:	ldrd	r2, [r3]
   157a4:	eor	r0, r0, r2
   157a8:	eor	r1, r1, r3
   157ac:	ldr	r3, [sp, #408]	; 0x198
   157b0:	strd	r0, [sp, #120]	; 0x78
   157b4:	ldr	r1, [sp, #20]
   157b8:	orr	r3, r3, r1, lsl #26
   157bc:	ldrd	r0, [sp, #112]	; 0x70
   157c0:	str	r3, [sp, #408]	; 0x198
   157c4:	add	r3, sp, #400	; 0x190
   157c8:	adds	r0, r0, sl
   157cc:	adc	r1, r1, fp
   157d0:	ldrd	sl, [sp, #16]
   157d4:	strd	r0, [sp, #48]	; 0x30
   157d8:	ldrd	r0, [r3]
   157dc:	lsr	lr, fp, #19
   157e0:	orr	r3, lr, sl, lsl #13
   157e4:	lsl	ip, sl, #3
   157e8:	str	r3, [sp, #2956]	; 0xb8c
   157ec:	orr	r3, ip, fp, lsr #29
   157f0:	str	r3, [sp, #2960]	; 0xb90
   157f4:	lsr	r3, fp, #6
   157f8:	str	r3, [sp, #412]	; 0x19c
   157fc:	ldrd	r2, [sp, #112]	; 0x70
   15800:	adds	r6, r6, r4
   15804:	adc	r7, r7, r5
   15808:	adds	r2, r2, r6
   1580c:	adc	r3, r3, r7
   15810:	mov	fp, r3
   15814:	ldrd	r4, [sp, #120]	; 0x78
   15818:	add	r3, sp, #7296	; 0x1c80
   1581c:	add	r3, r3, #8
   15820:	mov	sl, r2
   15824:	eor	r5, r5, r1
   15828:	ldrd	r2, [r3]
   1582c:	add	r1, sp, #2944	; 0xb80
   15830:	add	ip, sp, #2960	; 0xb90
   15834:	add	r1, r1, #8
   15838:	eor	r4, r4, r0
   1583c:	ldrd	r6, [ip]
   15840:	adds	r2, r2, r4
   15844:	ldrd	r0, [r1]
   15848:	adc	r3, r3, r5
   1584c:	ldrd	r4, [sp, #48]	; 0x30
   15850:	eor	r0, r0, r6
   15854:	eor	r1, r1, r7
   15858:	mov	r6, r0
   1585c:	mov	r7, r1
   15860:	lsr	r0, r4, #14
   15864:	lsr	r1, r4, #18
   15868:	ldrd	r4, [sp, #88]	; 0x58
   1586c:	add	ip, sp, #408	; 0x198
   15870:	adds	r4, r4, r2
   15874:	adc	r5, r5, r3
   15878:	mov	r2, r4
   1587c:	mov	r3, r5
   15880:	ldrd	r4, [ip]
   15884:	eor	r4, r4, r6
   15888:	eor	r5, r5, r7
   1588c:	mov	r6, r4
   15890:	b	158a8 <abort@plt+0x53c8>
   15894:	nop			; (mov r0, r0)
   15898:	ldmls	fp!, {r0, r1, r2, r3, r4, r5, r8, sp}^
   1589c:	andlt	r2, r3, r8, asr #15
   158a0:	cdplt	14, 14, cr0, cr15, cr4, {7}
   158a4:	svclt	0x00597fc7
   158a8:	mov	r7, r5
   158ac:	ldrd	r4, [sp, #48]	; 0x30
   158b0:	adds	r4, r2, r6
   158b4:	orr	ip, r0, r5, lsl #18
   158b8:	orr	r1, r1, r5, lsl #14
   158bc:	lsr	r0, r5, #14
   158c0:	lsr	lr, r5, #18
   158c4:	adc	r5, r3, r7
   158c8:	ldrd	r2, [sp, #48]	; 0x30
   158cc:	strd	r4, [sp, #112]	; 0x70
   158d0:	str	r1, [sp, #2976]	; 0xba0
   158d4:	orr	r5, r0, r2, lsl #18
   158d8:	lsl	r6, r3, #23
   158dc:	orr	r3, lr, r2, lsl #14
   158e0:	str	r5, [sp, #2972]	; 0xb9c
   158e4:	str	r3, [sp, #2980]	; 0xba4
   158e8:	ldrd	r4, [sp, #40]	; 0x28
   158ec:	ldrd	r2, [sp, #72]	; 0x48
   158f0:	lsl	r1, fp, #30
   158f4:	orr	r1, r1, sl, lsr #2
   158f8:	eor	r2, r2, r4
   158fc:	eor	r3, r3, r5
   15900:	ldrd	r4, [sp, #48]	; 0x30
   15904:	strd	r2, [sp, #120]	; 0x78
   15908:	sub	r3, pc, #112	; 0x70
   1590c:	ldrd	r2, [r3]
   15910:	orr	lr, r6, r4, lsr #9
   15914:	mov	r7, r5
   15918:	mov	r6, r4
   1591c:	lsl	r0, r4, #23
   15920:	ldrd	r4, [sp, #112]	; 0x70
   15924:	str	r1, [sp, #3004]	; 0xbbc
   15928:	lsr	r1, fp, #28
   1592c:	adds	r2, r2, r4
   15930:	adc	r3, r3, r5
   15934:	mov	r4, r2
   15938:	mov	r5, r3
   1593c:	ldrd	r2, [sp, #120]	; 0x78
   15940:	orr	r1, r1, sl, lsl #4
   15944:	str	r1, [sp, #2996]	; 0xbb4
   15948:	and	r2, r2, r6
   1594c:	and	r3, r3, r7
   15950:	ldrd	r6, [sp, #64]	; 0x40
   15954:	add	r1, sp, #7296	; 0x1c80
   15958:	add	r1, r1, #24
   1595c:	adds	r6, r6, r4
   15960:	adc	r7, r7, r5
   15964:	str	ip, [sp, #2968]	; 0xb98
   15968:	ldr	r1, [r1]
   1596c:	lsr	ip, sl, #28
   15970:	str	lr, [sp, #2988]	; 0xbac
   15974:	ldr	lr, [sp, #52]	; 0x34
   15978:	orr	ip, ip, fp, lsl #4
   1597c:	str	ip, [sp, #2992]	; 0xbb0
   15980:	strd	r6, [sp, #64]	; 0x40
   15984:	lsl	ip, sl, #30
   15988:	ldrd	r6, [sp, #72]	; 0x48
   1598c:	orr	lr, r0, lr, lsr #9
   15990:	lsr	r0, r1, #1
   15994:	orr	r1, ip, fp, lsr #2
   15998:	add	ip, sp, #2960	; 0xb90
   1599c:	add	ip, ip, #8
   159a0:	eor	r6, r6, r2
   159a4:	eor	r7, r7, r3
   159a8:	mov	r2, r6
   159ac:	mov	r3, r7
   159b0:	ldrd	r6, [ip]
   159b4:	add	ip, sp, #2976	; 0xba0
   159b8:	str	lr, [sp, #2984]	; 0xba8
   159bc:	ldrd	r4, [ip]
   159c0:	add	ip, sp, #7296	; 0x1c80
   159c4:	add	ip, ip, #28
   159c8:	lsl	lr, fp, #25
   159cc:	ldr	ip, [ip]
   159d0:	str	r1, [sp, #3000]	; 0xbb8
   159d4:	orr	r1, lr, sl, lsr #7
   159d8:	orr	ip, r0, ip, lsl #31
   159dc:	add	r0, sp, #7296	; 0x1c80
   159e0:	add	r0, r0, #24
   159e4:	str	ip, [sp, #3016]	; 0xbc8
   159e8:	ldr	ip, [r0]
   159ec:	str	r1, [sp, #3012]	; 0xbc4
   159f0:	lsl	r1, sl, #25
   159f4:	lsr	r0, ip, #8
   159f8:	add	ip, sp, #7296	; 0x1c80
   159fc:	add	ip, ip, #28
   15a00:	orr	r1, r1, fp, lsr #7
   15a04:	ldr	ip, [ip]
   15a08:	eor	r6, r6, r4
   15a0c:	eor	r7, r7, r5
   15a10:	orr	ip, r0, ip, lsl #24
   15a14:	add	r0, sp, #7296	; 0x1c80
   15a18:	str	ip, [sp, #3024]	; 0xbd0
   15a1c:	add	r0, r0, #24
   15a20:	str	r1, [sp, #3008]	; 0xbc0
   15a24:	add	r1, sp, #7296	; 0x1c80
   15a28:	add	r1, r1, #28
   15a2c:	ldr	ip, [r0]
   15a30:	ldrd	r4, [sp, #80]	; 0x50
   15a34:	add	lr, sp, #2992	; 0xbb0
   15a38:	ldr	r1, [r1]
   15a3c:	add	lr, lr, #8
   15a40:	strd	sl, [sp, #176]	; 0xb0
   15a44:	lsr	ip, ip, #7
   15a48:	orr	r4, r4, sl
   15a4c:	orr	r5, r5, fp
   15a50:	ldrd	sl, [lr]
   15a54:	add	lr, sp, #7296	; 0x1c80
   15a58:	str	ip, [sp, #416]	; 0x1a0
   15a5c:	add	lr, lr, #24
   15a60:	lsr	ip, r1, #1
   15a64:	ldrd	r0, [sp, #64]	; 0x40
   15a68:	ldr	lr, [lr]
   15a6c:	and	r5, r5, r9
   15a70:	adds	r0, r0, r2
   15a74:	adc	r1, r1, r3
   15a78:	orr	ip, ip, lr, lsl #31
   15a7c:	mov	r3, r1
   15a80:	add	r1, sp, #2976	; 0xba0
   15a84:	str	ip, [sp, #3020]	; 0xbcc
   15a88:	add	r1, r1, #8
   15a8c:	add	ip, sp, #7296	; 0x1c80
   15a90:	add	ip, ip, #28
   15a94:	add	lr, sp, #7296	; 0x1c80
   15a98:	mov	r2, r0
   15a9c:	add	lr, lr, #24
   15aa0:	ldrd	r0, [r1]
   15aa4:	ldr	ip, [ip]
   15aa8:	ldr	lr, [lr]
   15aac:	eor	r1, r1, r7
   15ab0:	mov	r7, r1
   15ab4:	lsr	ip, ip, #8
   15ab8:	add	r1, sp, #2992	; 0xbb0
   15abc:	orr	ip, ip, lr, lsl #24
   15ac0:	eor	r0, r0, r6
   15ac4:	add	lr, sp, #7296	; 0x1c80
   15ac8:	mov	r6, r0
   15acc:	add	lr, lr, #28
   15ad0:	ldrd	r0, [r1]
   15ad4:	ldr	lr, [lr]
   15ad8:	str	ip, [sp, #3028]	; 0xbd4
   15adc:	eor	r0, r0, sl
   15ae0:	eor	r1, r1, fp
   15ae4:	ldr	ip, [sp, #416]	; 0x1a0
   15ae8:	ldrd	sl, [sp, #128]	; 0x80
   15aec:	adds	r2, r2, r6
   15af0:	orr	ip, ip, lr, lsl #25
   15af4:	adc	r3, r3, r7
   15af8:	lsr	lr, sl, #6
   15afc:	ldrd	r6, [sp, #176]	; 0xb0
   15b00:	str	ip, [sp, #416]	; 0x1a0
   15b04:	lsr	ip, sl, #19
   15b08:	ldrd	sl, [sp, #80]	; 0x50
   15b0c:	str	lr, [sp, #424]	; 0x1a8
   15b10:	add	lr, sp, #3008	; 0xbc0
   15b14:	and	sl, sl, r6
   15b18:	and	fp, fp, r7
   15b1c:	mov	r6, sl
   15b20:	mov	r7, fp
   15b24:	ldrd	sl, [lr]
   15b28:	orr	r5, r5, r7
   15b2c:	ldr	r7, [sp, #424]	; 0x1a8
   15b30:	eor	sl, sl, r0
   15b34:	eor	fp, fp, r1
   15b38:	mov	r0, sl
   15b3c:	mov	r1, fp
   15b40:	ldrd	sl, [sp, #128]	; 0x80
   15b44:	and	r4, r4, r8
   15b48:	orr	r4, r4, r6
   15b4c:	lsl	lr, fp, #3
   15b50:	orr	ip, ip, fp, lsl #13
   15b54:	orr	r7, r7, fp, lsl #26
   15b58:	str	ip, [sp, #3032]	; 0xbd8
   15b5c:	orr	ip, lr, sl, lsr #29
   15b60:	str	ip, [sp, #3044]	; 0xbe4
   15b64:	str	r7, [sp, #424]	; 0x1a8
   15b68:	add	ip, sp, #7296	; 0x1c80
   15b6c:	ldrd	r6, [sp, #24]
   15b70:	add	ip, ip, #28
   15b74:	lsr	lr, fp, #19
   15b78:	adds	r6, r6, r2
   15b7c:	ldr	ip, [ip]
   15b80:	adc	r7, r7, r3
   15b84:	adds	r0, r0, r4
   15b88:	add	r4, sp, #3008	; 0xbc0
   15b8c:	strd	r6, [sp, #24]
   15b90:	lsr	ip, ip, #7
   15b94:	add	r4, r4, #8
   15b98:	add	r6, sp, #3024	; 0xbd0
   15b9c:	str	ip, [sp, #420]	; 0x1a4
   15ba0:	lsl	ip, sl, #3
   15ba4:	adc	r1, r1, r5
   15ba8:	orr	ip, ip, fp, lsr #29
   15bac:	ldrd	r4, [r4]
   15bb0:	ldrd	r6, [r6]
   15bb4:	str	ip, [sp, #3040]	; 0xbe0
   15bb8:	add	ip, sp, #416	; 0x1a0
   15bbc:	orr	lr, lr, sl, lsl #13
   15bc0:	adds	sl, r0, r2
   15bc4:	eor	r4, r4, r6
   15bc8:	eor	r5, r5, r7
   15bcc:	ldrd	r6, [ip]
   15bd0:	lsr	ip, fp, #6
   15bd4:	adc	fp, r1, r3
   15bd8:	add	r3, sp, #3024	; 0xbd0
   15bdc:	add	r3, r3, #8
   15be0:	add	r1, sp, #3040	; 0xbe0
   15be4:	str	lr, [sp, #3036]	; 0xbdc
   15be8:	ldrd	r0, [r1]
   15bec:	ldrd	r2, [r3]
   15bf0:	eor	r7, r7, r5
   15bf4:	eor	r6, r6, r4
   15bf8:	eor	r3, r3, r1
   15bfc:	mov	r5, r3
   15c00:	add	r3, sp, #7296	; 0x1c80
   15c04:	add	r3, r3, #16
   15c08:	eor	r2, r2, r0
   15c0c:	mov	r4, r2
   15c10:	ldrd	r2, [r3]
   15c14:	strd	sl, [sp, #144]	; 0x90
   15c18:	ldrd	sl, [sp, #24]
   15c1c:	adds	r2, r2, r6
   15c20:	add	r6, sp, #424	; 0x1a8
   15c24:	str	ip, [sp, #428]	; 0x1ac
   15c28:	lsr	lr, sl, #14
   15c2c:	lsr	ip, sl, #18
   15c30:	ldrd	sl, [r6]
   15c34:	adc	r3, r3, r7
   15c38:	ldrd	r6, [sp, #96]	; 0x60
   15c3c:	eor	sl, sl, r4
   15c40:	eor	fp, fp, r5
   15c44:	mov	r4, sl
   15c48:	mov	r5, fp
   15c4c:	ldrd	sl, [sp, #24]
   15c50:	adds	r6, r6, r2
   15c54:	mov	r2, r6
   15c58:	adc	r7, r7, r3
   15c5c:	orr	lr, lr, fp, lsl #18
   15c60:	adds	sl, r2, r4
   15c64:	orr	ip, ip, fp, lsl #14
   15c68:	lsr	r6, fp, #18
   15c6c:	str	lr, [sp, #3048]	; 0xbe8
   15c70:	lsr	lr, fp, #14
   15c74:	adc	fp, r7, r5
   15c78:	ldrd	r2, [sp, #144]	; 0x90
   15c7c:	strd	sl, [sp, #64]	; 0x40
   15c80:	ldrd	sl, [sp, #24]
   15c84:	str	ip, [sp, #3056]	; 0xbf0
   15c88:	lsl	ip, r3, #30
   15c8c:	orr	r3, lr, sl, lsl #18
   15c90:	lsl	r5, fp, #23
   15c94:	str	r3, [sp, #3052]	; 0xbec
   15c98:	orr	r3, r6, sl, lsl #14
   15c9c:	ldrd	sl, [sp, #40]	; 0x28
   15ca0:	ldrd	r6, [sp, #48]	; 0x30
   15ca4:	lsr	r4, r2, #28
   15ca8:	str	r3, [sp, #3060]	; 0xbf4
   15cac:	eor	r6, r6, sl
   15cb0:	eor	r7, r7, fp
   15cb4:	mov	r2, r6
   15cb8:	mov	r3, r7
   15cbc:	ldrd	r6, [sp, #24]
   15cc0:	add	r1, pc, #896	; 0x380
   15cc4:	ldrd	r0, [r1]
   15cc8:	orr	lr, r5, r6, lsr #9
   15ccc:	str	lr, [sp, #3068]	; 0xbfc
   15cd0:	lsl	lr, r6, #23
   15cd4:	ldrd	r6, [sp, #144]	; 0x90
   15cd8:	orr	r5, r4, r7, lsl #4
   15cdc:	str	r5, [sp, #3072]	; 0xc00
   15ce0:	mov	r5, r7
   15ce4:	orr	ip, ip, r6, lsr #2
   15ce8:	mov	r4, r6
   15cec:	mov	r6, r4
   15cf0:	mov	r7, r5
   15cf4:	str	ip, [sp, #3084]	; 0xc0c
   15cf8:	lsr	ip, r5, #28
   15cfc:	ldrd	r4, [sp, #64]	; 0x40
   15d00:	orr	ip, ip, r6, lsl #4
   15d04:	adds	r4, r4, r0
   15d08:	adc	r5, r5, r1
   15d0c:	mov	r0, r4
   15d10:	mov	r1, r5
   15d14:	ldrd	r4, [sp, #24]
   15d18:	and	r5, r5, r3
   15d1c:	mov	r3, r5
   15d20:	ldr	r5, [sp, #28]
   15d24:	and	r4, r4, r2
   15d28:	mov	r2, r4
   15d2c:	orr	lr, lr, r5, lsr #9
   15d30:	str	lr, [sp, #3064]	; 0xbf8
   15d34:	str	ip, [sp, #3076]	; 0xc04
   15d38:	add	ip, sp, #7296	; 0x1c80
   15d3c:	add	ip, ip, #32
   15d40:	lsl	r4, r6, #30
   15d44:	ldr	ip, [ip]
   15d48:	lsl	r5, r7, #25
   15d4c:	lsr	lr, ip, #1
   15d50:	orr	ip, r4, r7, lsr #2
   15d54:	str	ip, [sp, #3080]	; 0xc08
   15d58:	orr	ip, r5, r6, lsr #7
   15d5c:	str	ip, [sp, #3092]	; 0xc14
   15d60:	lsl	ip, r6, #25
   15d64:	ldrd	r6, [sp, #72]	; 0x48
   15d68:	mov	r4, sl
   15d6c:	eor	r4, r4, r2
   15d70:	adds	r6, r6, r0
   15d74:	mov	r2, r4
   15d78:	add	r4, sp, #3040	; 0xbe0
   15d7c:	mov	r0, r6
   15d80:	mov	r5, fp
   15d84:	add	r4, r4, #8
   15d88:	add	r6, sp, #3056	; 0xbf0
   15d8c:	adc	r7, r7, r1
   15d90:	eor	r5, r5, r3
   15d94:	mov	r1, r7
   15d98:	mov	r3, r5
   15d9c:	ldrd	r6, [r6]
   15da0:	ldrd	r4, [r4]
   15da4:	ldrd	sl, [sp, #144]	; 0x90
   15da8:	adds	r2, r2, r0
   15dac:	eor	r4, r4, r6
   15db0:	mov	r6, r4
   15db4:	add	r4, sp, #7296	; 0x1c80
   15db8:	add	r4, r4, #36	; 0x24
   15dbc:	eor	r5, r5, r7
   15dc0:	mov	r7, r5
   15dc4:	ldr	r5, [r4]
   15dc8:	orr	ip, ip, fp, lsr #7
   15dcc:	str	ip, [sp, #3088]	; 0xc10
   15dd0:	orr	lr, lr, r5, lsl #31
   15dd4:	str	lr, [sp, #3096]	; 0xc18
   15dd8:	add	lr, sp, #7296	; 0x1c80
   15ddc:	add	lr, lr, #32
   15de0:	add	ip, sp, #7296	; 0x1c80
   15de4:	ldr	lr, [lr]
   15de8:	add	ip, ip, #36	; 0x24
   15dec:	adc	r3, r3, r1
   15df0:	lsr	lr, lr, #8
   15df4:	orr	lr, lr, r5, lsl #24
   15df8:	str	lr, [sp, #3104]	; 0xc20
   15dfc:	add	lr, sp, #7296	; 0x1c80
   15e00:	add	lr, lr, #32
   15e04:	ldrd	r4, [sp, #176]	; 0xb0
   15e08:	ldr	lr, [lr]
   15e0c:	ldr	ip, [ip]
   15e10:	orr	r4, r4, sl
   15e14:	lsr	lr, lr, #7
   15e18:	str	lr, [sp, #432]	; 0x1b0
   15e1c:	add	lr, sp, #3072	; 0xc00
   15e20:	add	lr, lr, #8
   15e24:	orr	r5, r5, fp
   15e28:	ldrd	sl, [lr]
   15e2c:	add	lr, sp, #7296	; 0x1c80
   15e30:	add	lr, lr, #32
   15e34:	add	r1, sp, #3056	; 0xbf0
   15e38:	ldr	lr, [lr]
   15e3c:	add	r1, r1, #8
   15e40:	lsr	ip, ip, #1
   15e44:	ldrd	r0, [r1]
   15e48:	orr	ip, ip, lr, lsl #31
   15e4c:	str	ip, [sp, #3100]	; 0xc1c
   15e50:	add	ip, sp, #7296	; 0x1c80
   15e54:	eor	r1, r1, r7
   15e58:	add	ip, ip, #36	; 0x24
   15e5c:	add	lr, sp, #7296	; 0x1c80
   15e60:	mov	r7, r1
   15e64:	add	lr, lr, #32
   15e68:	add	r1, sp, #3072	; 0xc00
   15e6c:	eor	r0, r0, r6
   15e70:	ldr	ip, [ip]
   15e74:	mov	r6, r0
   15e78:	ldr	lr, [lr]
   15e7c:	ldrd	r0, [r1]
   15e80:	lsr	ip, ip, #8
   15e84:	orr	ip, ip, lr, lsl #24
   15e88:	eor	r0, r0, sl
   15e8c:	eor	r1, r1, fp
   15e90:	add	lr, sp, #7296	; 0x1c80
   15e94:	ldrd	sl, [sp, #80]	; 0x50
   15e98:	add	lr, lr, #36	; 0x24
   15e9c:	str	ip, [sp, #3108]	; 0xc24
   15ea0:	ldr	lr, [lr]
   15ea4:	and	sl, sl, r4
   15ea8:	and	fp, fp, r5
   15eac:	ldr	ip, [sp, #432]	; 0x1b0
   15eb0:	mov	r4, sl
   15eb4:	mov	r5, fp
   15eb8:	ldrd	sl, [sp, #112]	; 0x70
   15ebc:	orr	ip, ip, lr, lsl #25
   15ec0:	str	ip, [sp, #432]	; 0x1b0
   15ec4:	lsr	lr, sl, #6
   15ec8:	lsr	ip, sl, #19
   15ecc:	adds	sl, r2, r6
   15ed0:	adc	fp, r3, r7
   15ed4:	ldrd	r2, [sp, #176]	; 0xb0
   15ed8:	str	lr, [sp, #440]	; 0x1b8
   15edc:	mov	r6, r2
   15ee0:	mov	r7, r3
   15ee4:	strd	r2, [sp, #72]	; 0x48
   15ee8:	ldrd	r2, [sp, #144]	; 0x90
   15eec:	and	r7, r7, r3
   15ef0:	add	r3, sp, #3088	; 0xc10
   15ef4:	and	r6, r6, r2
   15ef8:	ldrd	r2, [r3]
   15efc:	orr	r4, r4, r6
   15f00:	orr	r5, r5, r7
   15f04:	ldrd	r6, [sp, #112]	; 0x70
   15f08:	eor	r3, r3, r1
   15f0c:	mov	r1, r3
   15f10:	lsl	lr, r7, #3
   15f14:	orr	r3, ip, r7, lsl #13
   15f18:	str	r3, [sp, #3112]	; 0xc28
   15f1c:	orr	r3, lr, r6, lsr #29
   15f20:	str	r3, [sp, #3124]	; 0xc34
   15f24:	add	r3, sp, #7296	; 0x1c80
   15f28:	add	r3, r3, #36	; 0x24
   15f2c:	eor	r2, r2, r0
   15f30:	ldr	r3, [r3]
   15f34:	mov	r0, r2
   15f38:	adds	r2, sl, r8
   15f3c:	lsr	r3, r3, #7
   15f40:	str	r3, [sp, #436]	; 0x1b4
   15f44:	ldr	r3, [sp, #440]	; 0x1b8
   15f48:	lsr	lr, r7, #19
   15f4c:	orr	r3, r3, r7, lsl #26
   15f50:	str	r3, [sp, #440]	; 0x1b8
   15f54:	adc	r3, fp, r9
   15f58:	lsl	ip, r6, #3
   15f5c:	strd	r2, [sp, #120]	; 0x78
   15f60:	add	r3, sp, #3088	; 0xc10
   15f64:	add	r3, r3, #8
   15f68:	ldrd	r8, [r3]
   15f6c:	add	r3, sp, #3104	; 0xc20
   15f70:	adds	r0, r0, r4
   15f74:	ldrd	r2, [r3]
   15f78:	adc	r1, r1, r5
   15f7c:	eor	r9, r9, r3
   15f80:	orr	r3, lr, r6, lsl #13
   15f84:	str	r3, [sp, #3116]	; 0xc2c
   15f88:	orr	r3, ip, r7, lsr #29
   15f8c:	str	r3, [sp, #3120]	; 0xc30
   15f90:	add	r3, sp, #432	; 0x1b0
   15f94:	eor	r8, r8, r2
   15f98:	ldrd	r2, [r3]
   15f9c:	mov	r5, r9
   15fa0:	eor	r3, r3, r5
   15fa4:	mov	r5, r3
   15fa8:	lsr	r3, r7, #6
   15fac:	str	r3, [sp, #444]	; 0x1bc
   15fb0:	add	r3, sp, #3104	; 0xc20
   15fb4:	add	r3, r3, #8
   15fb8:	eor	r2, r2, r8
   15fbc:	adds	r8, sl, r0
   15fc0:	adc	r9, fp, r1
   15fc4:	ldrd	r6, [sp, #120]	; 0x78
   15fc8:	ldrd	r0, [r3]
   15fcc:	add	r3, sp, #3120	; 0xc30
   15fd0:	mov	r4, r2
   15fd4:	ldrd	r2, [r3]
   15fd8:	lsr	ip, r6, #18
   15fdc:	lsr	lr, r6, #14
   15fe0:	add	r6, sp, #440	; 0x1b8
   15fe4:	eor	r1, r1, r3
   15fe8:	ldrd	r6, [r6]
   15fec:	add	r3, sp, #7296	; 0x1c80
   15ff0:	add	r3, r3, #24
   15ff4:	eor	r0, r0, r2
   15ff8:	eor	r6, r6, r0
   15ffc:	ldrd	r2, [r3]
   16000:	eor	r7, r7, r1
   16004:	mov	r0, r6
   16008:	mov	r1, r7
   1600c:	ldrd	r6, [sp, #152]	; 0x98
   16010:	adds	r2, r2, r4
   16014:	adc	r3, r3, r5
   16018:	adds	r6, r6, r2
   1601c:	adc	r7, r7, r3
   16020:	mov	sl, r6
   16024:	mov	fp, r7
   16028:	ldrd	r6, [sp, #120]	; 0x78
   1602c:	add	r5, pc, #28
   16030:	ldrd	r4, [r5]
   16034:	lsr	r2, r7, #18
   16038:	orr	r3, ip, r7, lsl #14
   1603c:	str	r2, [sp, #136]	; 0x88
   16040:	b	16058 <abort@plt+0x5b78>
   16044:	nop			; (mov r0, r0)
   16048:	stccc	15, cr8, [r8, #776]!	; 0x308
   1604c:			; <UNDEFINED> instruction: 0xc6e00bf3
   16050:	movwls	sl, #42789	; 0xa725
   16054:	strle	r9, [r7, #327]!	; 0x147
   16058:	adds	r2, sl, r0
   1605c:	orr	lr, lr, r7, lsl #18
   16060:	str	r3, [sp, #3136]	; 0xc40
   16064:	adc	r3, fp, r1
   16068:	mov	r6, r2
   1606c:	str	lr, [sp, #3128]	; 0xc38
   16070:	lsr	lr, r7, #14
   16074:	mov	r7, r3
   16078:	ldrd	r2, [sp, #120]	; 0x78
   1607c:	lsl	r1, r9, #30
   16080:	str	r1, [sp, #176]	; 0xb0
   16084:	lsl	r0, r3, #23
   16088:	orr	lr, lr, r2, lsl #18
   1608c:	mov	r3, r2
   16090:	ldr	r2, [sp, #136]	; 0x88
   16094:	str	lr, [sp, #3132]	; 0xc3c
   16098:	orr	r3, r2, r3, lsl #14
   1609c:	str	r3, [sp, #3140]	; 0xc44
   160a0:	ldrd	r2, [sp, #48]	; 0x30
   160a4:	ldrd	sl, [sp, #24]
   160a8:	strd	r6, [sp, #136]	; 0x88
   160ac:	adds	r6, r6, r4
   160b0:	eor	sl, sl, r2
   160b4:	eor	fp, fp, r3
   160b8:	mov	r2, sl
   160bc:	mov	r3, fp
   160c0:	ldrd	sl, [sp, #120]	; 0x78
   160c4:	adc	r7, r7, r5
   160c8:	mov	r4, r6
   160cc:	mov	r5, r7
   160d0:	mov	r6, sl
   160d4:	mov	r7, fp
   160d8:	and	r6, r6, r2
   160dc:	and	r7, r7, r3
   160e0:	mov	r2, r6
   160e4:	mov	r3, r7
   160e8:	ldrd	r6, [sp, #40]	; 0x28
   160ec:	orr	r1, r0, sl, lsr #9
   160f0:	lsr	ip, r8, #28
   160f4:	adds	r6, r6, r4
   160f8:	adc	r7, r7, r5
   160fc:	mov	r4, r6
   16100:	mov	r5, r7
   16104:	ldrd	r6, [sp, #48]	; 0x30
   16108:	str	r1, [sp, #3148]	; 0xc4c
   1610c:	orr	r1, ip, r9, lsl #4
   16110:	eor	r7, r7, r3
   16114:	add	r3, sp, #3120	; 0xc30
   16118:	add	r3, r3, #8
   1611c:	lsl	r0, sl, #23
   16120:	str	r1, [sp, #3152]	; 0xc50
   16124:	eor	r6, r6, r2
   16128:	ldr	r1, [sp, #176]	; 0xb0
   1612c:	orr	lr, r0, fp, lsr #9
   16130:	mov	sl, r6
   16134:	mov	fp, r7
   16138:	ldrd	r6, [r3]
   1613c:	add	r3, sp, #3136	; 0xc40
   16140:	orr	r1, r1, r8, lsr #2
   16144:	ldrd	r2, [r3]
   16148:	str	r1, [sp, #3164]	; 0xc5c
   1614c:	lsr	r1, r9, #28
   16150:	orr	r1, r1, r8, lsl #4
   16154:	str	r1, [sp, #3156]	; 0xc54
   16158:	add	r1, sp, #7296	; 0x1c80
   1615c:	eor	r7, r7, r3
   16160:	add	r1, r1, #40	; 0x28
   16164:	add	r3, sp, #7296	; 0x1c80
   16168:	add	r3, r3, #44	; 0x2c
   1616c:	ldr	r1, [r1]
   16170:	ldr	r3, [r3]
   16174:	lsl	ip, r8, #30
   16178:	lsr	r1, r1, #1
   1617c:	orr	r3, r1, r3, lsl #31
   16180:	str	r3, [sp, #3176]	; 0xc68
   16184:	add	r3, sp, #7296	; 0x1c80
   16188:	add	r3, r3, #40	; 0x28
   1618c:	lsl	r0, r9, #25
   16190:	ldr	r3, [r3]
   16194:	orr	ip, ip, r9, lsr #2
   16198:	str	ip, [sp, #3160]	; 0xc58
   1619c:	lsr	r1, r3, #8
   161a0:	add	r3, sp, #7296	; 0x1c80
   161a4:	add	r3, r3, #44	; 0x2c
   161a8:	orr	ip, r0, r8, lsr #7
   161ac:	ldr	r3, [r3]
   161b0:	str	ip, [sp, #3172]	; 0xc64
   161b4:	lsl	ip, r8, #25
   161b8:	orr	r3, r1, r3, lsl #24
   161bc:	str	r3, [sp, #3184]	; 0xc70
   161c0:	add	r3, sp, #7296	; 0x1c80
   161c4:	add	r3, r3, #40	; 0x28
   161c8:	eor	r6, r6, r2
   161cc:	ldr	r3, [r3]
   161d0:	adds	r2, sl, r4
   161d4:	str	lr, [sp, #3144]	; 0xc48
   161d8:	lsr	r3, r3, #7
   161dc:	str	r3, [sp, #448]	; 0x1c0
   161e0:	orr	r3, ip, r9, lsr #7
   161e4:	str	r3, [sp, #3168]	; 0xc60
   161e8:	add	r3, sp, #7296	; 0x1c80
   161ec:	add	r3, r3, #44	; 0x2c
   161f0:	ldrd	r0, [sp, #144]	; 0x90
   161f4:	ldr	r3, [r3]
   161f8:	orr	r0, r0, r8
   161fc:	lsr	ip, r3, #1
   16200:	adc	r3, fp, r5
   16204:	orr	r1, r1, r9
   16208:	strd	r2, [sp, #40]	; 0x28
   1620c:	add	r3, sp, #3136	; 0xc40
   16210:	add	r3, r3, #8
   16214:	ldrd	r4, [r3]
   16218:	add	r3, sp, #3152	; 0xc50
   1621c:	eor	r4, r4, r6
   16220:	eor	r5, r5, r7
   16224:	mov	r6, r4
   16228:	mov	r7, r5
   1622c:	ldrd	r4, [r3]
   16230:	add	r3, sp, #3152	; 0xc50
   16234:	add	r3, r3, #8
   16238:	ldrd	r2, [r3]
   1623c:	eor	r4, r4, r2
   16240:	eor	r5, r5, r3
   16244:	ldrd	r2, [sp, #72]	; 0x48
   16248:	strd	r2, [sp, #176]	; 0xb0
   1624c:	mov	fp, r3
   16250:	add	r3, sp, #7296	; 0x1c80
   16254:	add	r3, r3, #40	; 0x28
   16258:	mov	sl, r2
   1625c:	ldr	r3, [r3]
   16260:	add	r2, sp, #7296	; 0x1c80
   16264:	add	r2, r2, #44	; 0x2c
   16268:	orr	r3, ip, r3, lsl #31
   1626c:	str	r3, [sp, #3180]	; 0xc6c
   16270:	add	r3, sp, #7296	; 0x1c80
   16274:	add	r3, r3, #44	; 0x2c
   16278:	and	sl, sl, r0
   1627c:	ldr	r3, [r3]
   16280:	and	fp, fp, r1
   16284:	mov	r0, sl
   16288:	lsr	ip, r3, #8
   1628c:	add	r3, sp, #7296	; 0x1c80
   16290:	add	r3, r3, #40	; 0x28
   16294:	mov	r1, fp
   16298:	ldr	r3, [r3]
   1629c:	ldrd	sl, [sp, #64]	; 0x40
   162a0:	orr	r3, ip, r3, lsl #24
   162a4:	ldr	ip, [r2]
   162a8:	str	r3, [sp, #3188]	; 0xc74
   162ac:	ldr	r3, [sp, #448]	; 0x1c0
   162b0:	orr	r3, r3, ip, lsl #25
   162b4:	str	r3, [sp, #448]	; 0x1c0
   162b8:	lsr	r3, sl, #6
   162bc:	str	r3, [sp, #456]	; 0x1c8
   162c0:	ldrd	r2, [sp, #40]	; 0x28
   162c4:	lsr	ip, sl, #19
   162c8:	adds	r2, r2, r6
   162cc:	adc	r3, r3, r7
   162d0:	ldrd	r6, [sp, #144]	; 0x90
   162d4:	strd	r2, [sp, #40]	; 0x28
   162d8:	add	r3, sp, #3168	; 0xc60
   162dc:	and	r7, r7, r9
   162e0:	ldrd	r2, [r3]
   162e4:	orr	r7, r7, r1
   162e8:	lsl	r1, fp, #3
   162ec:	eor	r3, r3, r5
   162f0:	mov	r5, r3
   162f4:	add	r3, sp, #7296	; 0x1c80
   162f8:	add	r3, r3, #44	; 0x2c
   162fc:	and	r6, r6, r8
   16300:	ldr	r3, [r3]
   16304:	eor	r2, r2, r4
   16308:	mov	r4, r2
   1630c:	lsr	r3, r3, #7
   16310:	str	r3, [sp, #452]	; 0x1c4
   16314:	orr	r3, ip, fp, lsl #13
   16318:	str	r3, [sp, #3192]	; 0xc78
   1631c:	orr	r3, r1, sl, lsr #29
   16320:	str	r3, [sp, #3204]	; 0xc84
   16324:	add	r3, sp, #3168	; 0xc60
   16328:	add	r3, r3, #8
   1632c:	add	r1, sp, #3184	; 0xc70
   16330:	ldrd	r2, [r3]
   16334:	orr	r6, r6, r0
   16338:	ldrd	r0, [r1]
   1633c:	eor	r3, r3, r1
   16340:	mov	r1, r3
   16344:	ldr	r3, [sp, #456]	; 0x1c8
   16348:	eor	r2, r2, r0
   1634c:	orr	r3, r3, fp, lsl #26
   16350:	mov	r0, r2
   16354:	ldrd	sl, [sp, #80]	; 0x50
   16358:	str	r3, [sp, #456]	; 0x1c8
   1635c:	ldrd	r2, [sp, #40]	; 0x28
   16360:	adds	r2, r2, sl
   16364:	adc	r3, r3, fp
   16368:	mov	fp, r3
   1636c:	add	r3, sp, #448	; 0x1c0
   16370:	adds	r6, r6, r4
   16374:	mov	sl, r2
   16378:	adc	r7, r7, r5
   1637c:	ldrd	r2, [r3]
   16380:	ldrd	r4, [sp, #64]	; 0x40
   16384:	eor	r3, r3, r1
   16388:	lsr	lr, r5, #19
   1638c:	lsl	ip, r4, #3
   16390:	mov	r1, r3
   16394:	orr	r3, lr, r4, lsl #13
   16398:	str	r3, [sp, #3196]	; 0xc7c
   1639c:	orr	r3, ip, r5, lsr #29
   163a0:	eor	r2, r2, r0
   163a4:	str	r3, [sp, #3200]	; 0xc80
   163a8:	lsr	r3, r5, #6
   163ac:	mov	r0, r2
   163b0:	str	r3, [sp, #460]	; 0x1cc
   163b4:	ldrd	r2, [sp, #40]	; 0x28
   163b8:	add	ip, sp, #3200	; 0xc80
   163bc:	lsr	lr, sl, #18
   163c0:	adds	r2, r2, r6
   163c4:	adc	r3, r3, r7
   163c8:	mov	r5, r3
   163cc:	add	r3, sp, #7296	; 0x1c80
   163d0:	add	r3, r3, #32
   163d4:	mov	r4, r2
   163d8:	ldrd	r2, [r3]
   163dc:	strd	r4, [sp, #80]	; 0x50
   163e0:	adds	r2, r2, r0
   163e4:	adc	r3, r3, r1
   163e8:	add	r1, sp, #3184	; 0xc70
   163ec:	add	r1, r1, #8
   163f0:	ldrd	r0, [r1]
   163f4:	ldrd	r4, [ip]
   163f8:	lsr	ip, sl, #14
   163fc:	strd	sl, [sp, #200]	; 0xc8
   16400:	eor	r0, r0, r4
   16404:	eor	r1, r1, r5
   16408:	mov	r6, r0
   1640c:	mov	r7, r1
   16410:	ldrd	r0, [sp, #104]	; 0x68
   16414:	adds	r0, r0, r2
   16418:	adc	r1, r1, r3
   1641c:	mov	r3, r1
   16420:	add	r1, sp, #456	; 0x1c8
   16424:	mov	r2, r0
   16428:	ldrd	r0, [r1]
   1642c:	eor	r1, r1, r7
   16430:	mov	r7, r1
   16434:	orr	r1, ip, fp, lsl #18
   16438:	str	r1, [sp, #3208]	; 0xc88
   1643c:	eor	r0, r0, r6
   16440:	lsr	r1, fp, #14
   16444:	adds	r0, r2, r0
   16448:	mov	r5, r1
   1644c:	orr	r1, lr, fp, lsl #14
   16450:	str	r1, [sp, #3216]	; 0xc90
   16454:	adc	r1, r3, r7
   16458:	ldrd	r2, [sp, #80]	; 0x50
   1645c:	strd	r0, [sp, #72]	; 0x48
   16460:	lsr	lr, fp, #18
   16464:	lsl	r1, r3, #30
   16468:	orr	r3, r5, sl, lsl #18
   1646c:	lsl	r6, fp, #23
   16470:	str	r3, [sp, #3212]	; 0xc8c
   16474:	orr	r3, lr, sl, lsl #14
   16478:	str	r3, [sp, #3220]	; 0xc94
   1647c:	orr	lr, r6, sl, lsr #9
   16480:	ldrd	r4, [sp, #24]
   16484:	ldrd	r6, [sp, #80]	; 0x50
   16488:	lsr	ip, r2, #28
   1648c:	ldrd	r2, [sp, #120]	; 0x78
   16490:	orr	r1, r1, r6, lsr #2
   16494:	orr	ip, ip, r7, lsl #4
   16498:	eor	r4, r4, r2
   1649c:	eor	r5, r5, r3
   164a0:	mov	r2, r4
   164a4:	mov	r3, r5
   164a8:	str	r1, [sp, #3244]	; 0xcac
   164ac:	add	r5, pc, #844	; 0x34c
   164b0:	ldrd	r4, [r5]
   164b4:	lsr	r1, r7, #28
   164b8:	ldrd	r6, [sp, #72]	; 0x48
   164bc:	lsl	r0, sl, #23
   164c0:	str	ip, [sp, #3232]	; 0xca0
   164c4:	adds	r4, r4, r6
   164c8:	adc	r5, r5, r7
   164cc:	mov	r6, sl
   164d0:	mov	r7, fp
   164d4:	and	r6, r6, r2
   164d8:	and	r7, r7, r3
   164dc:	mov	r2, r6
   164e0:	mov	r3, r7
   164e4:	ldrd	r6, [sp, #80]	; 0x50
   164e8:	str	lr, [sp, #3228]	; 0xc9c
   164ec:	orr	lr, r0, fp, lsr #9
   164f0:	lsl	ip, r6, #30
   164f4:	orr	r1, r1, r6, lsl #4
   164f8:	lsl	r0, r7, #25
   164fc:	str	r1, [sp, #3236]	; 0xca4
   16500:	orr	r1, ip, r7, lsr #2
   16504:	str	r1, [sp, #3240]	; 0xca8
   16508:	orr	r1, r0, r6, lsr #7
   1650c:	str	r1, [sp, #3252]	; 0xcb4
   16510:	ldrd	r0, [sp, #48]	; 0x30
   16514:	ldrd	sl, [sp, #160]	; 0xa0
   16518:	lsl	ip, r6, #25
   1651c:	adds	r0, r0, r4
   16520:	adc	r1, r1, r5
   16524:	ldrd	r4, [sp, #24]
   16528:	add	r6, sp, #3216	; 0xc90
   1652c:	str	lr, [sp, #3224]	; 0xc98
   16530:	eor	r4, r4, r2
   16534:	mov	r2, r4
   16538:	add	r4, sp, #3200	; 0xc80
   1653c:	add	r4, r4, #8
   16540:	eor	r5, r5, r3
   16544:	mov	r3, r5
   16548:	ldrd	r6, [r6]
   1654c:	ldrd	r4, [r4]
   16550:	lsr	lr, sl, #1
   16554:	orr	lr, lr, fp, lsl #31
   16558:	str	lr, [sp, #3256]	; 0xcb8
   1655c:	lsr	lr, sl, #8
   16560:	eor	r4, r4, r6
   16564:	eor	r5, r5, r7
   16568:	orr	lr, lr, fp, lsl #24
   1656c:	str	lr, [sp, #3264]	; 0xcc0
   16570:	lsr	lr, sl, #7
   16574:	strd	r4, [sp, #48]	; 0x30
   16578:	str	lr, [sp, #464]	; 0x1d0
   1657c:	ldrd	r6, [sp, #80]	; 0x50
   16580:	orr	r4, r6, r8
   16584:	adds	r6, r2, r0
   16588:	orr	r5, r7, r9
   1658c:	orr	ip, ip, r7, lsr #7
   16590:	adc	r7, r3, r1
   16594:	add	r3, sp, #3216	; 0xc90
   16598:	add	r3, r3, #8
   1659c:	ldrd	r0, [sp, #48]	; 0x30
   165a0:	ldrd	r2, [r3]
   165a4:	strd	r6, [sp, #40]	; 0x28
   165a8:	str	ip, [sp, #3248]	; 0xcb0
   165ac:	eor	r1, r1, r3
   165b0:	mov	r7, r1
   165b4:	add	r1, sp, #3232	; 0xca0
   165b8:	add	r3, sp, #3232	; 0xca0
   165bc:	add	r1, r1, #8
   165c0:	eor	r0, r0, r2
   165c4:	mov	r6, r0
   165c8:	ldrd	r2, [r3]
   165cc:	ldrd	r0, [r1]
   165d0:	lsr	ip, fp, #1
   165d4:	eor	r2, r2, r0
   165d8:	eor	r3, r3, r1
   165dc:	mov	r0, r2
   165e0:	mov	r1, r3
   165e4:	ldrd	r2, [sp, #144]	; 0x90
   165e8:	and	r3, r3, r5
   165ec:	mov	r5, r3
   165f0:	orr	r3, ip, sl, lsl #31
   165f4:	lsr	ip, fp, #8
   165f8:	str	r3, [sp, #3260]	; 0xcbc
   165fc:	orr	r3, ip, sl, lsl #24
   16600:	str	r3, [sp, #3268]	; 0xcc4
   16604:	ldr	r3, [sp, #464]	; 0x1d0
   16608:	and	r2, r2, r4
   1660c:	orr	r3, r3, fp, lsl #25
   16610:	str	r3, [sp, #464]	; 0x1d0
   16614:	ldr	r3, [sp, #136]	; 0x88
   16618:	mov	r4, r2
   1661c:	lsr	ip, r3, #19
   16620:	lsr	r3, r3, #6
   16624:	str	r3, [sp, #472]	; 0x1d8
   16628:	ldrd	r2, [sp, #40]	; 0x28
   1662c:	adds	r2, r2, r6
   16630:	adc	r3, r3, r7
   16634:	ldrd	r6, [sp, #80]	; 0x50
   16638:	strd	r2, [sp, #40]	; 0x28
   1663c:	add	r3, sp, #3248	; 0xcb0
   16640:	and	r6, r6, r8
   16644:	and	r7, r7, r9
   16648:	ldrd	r2, [r3]
   1664c:	orr	r4, r4, r6
   16650:	orr	r5, r5, r7
   16654:	ldrd	r6, [sp, #136]	; 0x88
   16658:	eor	r3, r3, r1
   1665c:	mov	r1, r3
   16660:	lsl	lr, r7, #3
   16664:	orr	r3, ip, r7, lsl #13
   16668:	str	r3, [sp, #3272]	; 0xcc8
   1666c:	orr	r3, lr, r6, lsr #29
   16670:	str	r3, [sp, #3284]	; 0xcd4
   16674:	lsr	r3, fp, #7
   16678:	str	r3, [sp, #468]	; 0x1d4
   1667c:	ldr	r3, [sp, #472]	; 0x1d8
   16680:	eor	r2, r2, r0
   16684:	orr	r3, r3, r7, lsl #26
   16688:	mov	fp, r7
   1668c:	lsr	lr, r7, #19
   16690:	lsl	ip, r6, #3
   16694:	mov	sl, r6
   16698:	mov	r0, r2
   1669c:	ldrd	r6, [sp, #176]	; 0xb0
   166a0:	str	r3, [sp, #472]	; 0x1d8
   166a4:	ldrd	r2, [sp, #40]	; 0x28
   166a8:	adds	r2, r2, r6
   166ac:	adc	r3, r3, r7
   166b0:	mov	r7, r3
   166b4:	add	r3, sp, #3248	; 0xcb0
   166b8:	adds	r0, r0, r4
   166bc:	add	r3, r3, #8
   166c0:	add	r4, sp, #3264	; 0xcc0
   166c4:	mov	r6, r2
   166c8:	adc	r1, r1, r5
   166cc:	ldrd	r2, [r3]
   166d0:	ldrd	r4, [r4]
   166d4:	eor	r3, r3, r5
   166d8:	mov	r5, r3
   166dc:	orr	r3, lr, sl, lsl #13
   166e0:	str	r3, [sp, #3276]	; 0xccc
   166e4:	orr	r3, ip, fp, lsr #29
   166e8:	str	r3, [sp, #3280]	; 0xcd0
   166ec:	add	r3, sp, #464	; 0x1d0
   166f0:	eor	r2, r2, r4
   166f4:	mov	r4, r2
   166f8:	ldrd	r2, [r3]
   166fc:	lsr	lr, r6, #14
   16700:	lsr	ip, r6, #18
   16704:	eor	r3, r3, r5
   16708:	mov	r5, r3
   1670c:	eor	r2, r2, r4
   16710:	lsr	r3, fp, #6
   16714:	mov	r4, r2
   16718:	str	r3, [sp, #476]	; 0x1dc
   1671c:	ldrd	r2, [sp, #40]	; 0x28
   16720:	strd	r6, [sp, #192]	; 0xc0
   16724:	lsr	r6, r7, #18
   16728:	adds	r2, r2, r0
   1672c:	adc	r3, r3, r1
   16730:	mov	fp, r3
   16734:	add	r3, sp, #3264	; 0xcc0
   16738:	add	r3, r3, #8
   1673c:	ldrd	r0, [r3]
   16740:	add	r3, sp, #3280	; 0xcd0
   16744:	mov	sl, r2
   16748:	ldrd	r2, [r3]
   1674c:	strd	sl, [sp, #176]	; 0xb0
   16750:	eor	r1, r1, r3
   16754:	add	r3, sp, #7296	; 0x1c80
   16758:	add	r3, r3, #40	; 0x28
   1675c:	eor	r0, r0, r2
   16760:	ldrd	r2, [r3]
   16764:	adds	r2, r2, r4
   16768:	adc	r3, r3, r5
   1676c:	add	r5, pc, #148	; 0x94
   16770:	ldrd	r4, [r5]
   16774:	strd	r2, [sp, #40]	; 0x28
   16778:	add	r3, sp, #472	; 0x1d8
   1677c:	ldrd	r2, [r3]
   16780:	eor	r2, r2, r0
   16784:	eor	r3, r3, r1
   16788:	ldrd	r0, [sp, #8]
   1678c:	strd	r2, [sp, #48]	; 0x30
   16790:	ldrd	r2, [sp, #40]	; 0x28
   16794:	adds	r2, r2, r0
   16798:	adc	r3, r3, r1
   1679c:	orr	r1, lr, r7, lsl #18
   167a0:	str	r1, [sp, #3288]	; 0xcd8
   167a4:	orr	r1, ip, r7, lsl #14
   167a8:	str	r1, [sp, #3296]	; 0xce0
   167ac:	ldrd	r0, [sp, #48]	; 0x30
   167b0:	lsr	lr, r7, #14
   167b4:	lsr	ip, sl, #28
   167b8:	adds	r0, r0, r2
   167bc:	adc	r1, r1, r3
   167c0:	ldrd	r2, [sp, #192]	; 0xc0
   167c4:	strd	r0, [sp, #40]	; 0x28
   167c8:	lsl	r1, fp, #30
   167cc:	lsl	r0, r3, #23
   167d0:	orr	r3, r6, r2, lsl #14
   167d4:	orr	lr, lr, r2, lsl #18
   167d8:	ldrd	r6, [sp, #200]	; 0xc8
   167dc:	orr	r1, r1, sl, lsr #2
   167e0:	str	r3, [sp, #3300]	; 0xce4
   167e4:	ldrd	r2, [sp, #120]	; 0x78
   167e8:	orr	ip, ip, fp, lsl #4
   167ec:	str	r1, [sp, #3324]	; 0xcfc
   167f0:	lsr	r1, fp, #28
   167f4:	ldrd	sl, [sp, #40]	; 0x28
   167f8:	b	16818 <abort@plt+0x6338>
   167fc:	nop			; (mov r0, r0)
   16800:	and	r8, r3, pc, ror #4
   16804:			; <UNDEFINED> instruction: 0x06ca6351
   16808:	beq	3b21d0 <stderr@@GLIBC_2.4+0x37e188>
   1680c:	strtne	r2, [r9], #-2407	; 0xfffff699
   16810:			; <UNDEFINED> instruction: 0x46d22ffc
   16814:	ldrcs	r0, [r7, r5, lsl #21]!
   16818:	eor	r2, r2, r6
   1681c:	eor	r3, r3, r7
   16820:	ldrd	r6, [sp, #192]	; 0xc0
   16824:	adds	sl, sl, r4
   16828:	adc	fp, fp, r5
   1682c:	mov	r4, sl
   16830:	mov	r5, fp
   16834:	mov	sl, r6
   16838:	mov	fp, r7
   1683c:	and	sl, sl, r2
   16840:	and	fp, fp, r3
   16844:	mov	r2, sl
   16848:	mov	r3, fp
   1684c:	ldrd	sl, [sp, #176]	; 0xb0
   16850:	str	lr, [sp, #3292]	; 0xcdc
   16854:	orr	lr, r0, r6, lsr #9
   16858:	str	lr, [sp, #3308]	; 0xcec
   1685c:	ldr	lr, [sp, #56]	; 0x38
   16860:	orr	r1, r1, sl, lsl #4
   16864:	str	r1, [sp, #3316]	; 0xcf4
   16868:	ldr	r1, [sp, #56]	; 0x38
   1686c:	lsl	r0, r6, #23
   16870:	lsr	lr, lr, #7
   16874:	str	ip, [sp, #3312]	; 0xcf0
   16878:	str	lr, [sp, #480]	; 0x1e0
   1687c:	lsl	ip, sl, #30
   16880:	orr	lr, r0, r7, lsr #9
   16884:	str	lr, [sp, #3304]	; 0xce8
   16888:	lsr	r0, r1, #1
   1688c:	lsl	lr, fp, #25
   16890:	orr	r1, ip, fp, lsr #2
   16894:	str	r1, [sp, #3320]	; 0xcf8
   16898:	orr	r1, lr, sl, lsr #7
   1689c:	str	r1, [sp, #3332]	; 0xd04
   168a0:	lsl	r1, sl, #25
   168a4:	ldrd	sl, [sp, #24]
   168a8:	str	r1, [sp, #48]	; 0x30
   168ac:	add	r1, sp, #3296	; 0xce0
   168b0:	adds	sl, sl, r4
   168b4:	adc	fp, fp, r5
   168b8:	ldrd	r4, [sp, #120]	; 0x78
   168bc:	ldr	ip, [sp, #480]	; 0x1e0
   168c0:	add	lr, sp, #3312	; 0xcf0
   168c4:	eor	r5, r5, r3
   168c8:	add	r3, sp, #3280	; 0xcd0
   168cc:	eor	r4, r4, r2
   168d0:	add	r3, r3, #8
   168d4:	strd	r4, [sp, #24]
   168d8:	ldrd	r2, [r3]
   168dc:	ldrd	r4, [r1]
   168e0:	add	lr, lr, #8
   168e4:	eor	r2, r2, r4
   168e8:	eor	r3, r3, r5
   168ec:	mov	r6, r2
   168f0:	mov	r7, r3
   168f4:	ldrd	r2, [sp, #56]	; 0x38
   168f8:	ldrd	r4, [sp, #80]	; 0x50
   168fc:	orr	r1, r0, r3, lsl #31
   16900:	lsr	r0, r2, #8
   16904:	str	r1, [sp, #3336]	; 0xd08
   16908:	orr	r1, r0, r3, lsl #24
   1690c:	str	r1, [sp, #3344]	; 0xd10
   16910:	ldrd	r0, [sp, #176]	; 0xb0
   16914:	orr	ip, ip, r3, lsl #25
   16918:	str	ip, [sp, #480]	; 0x1e0
   1691c:	orr	r4, r4, r0
   16920:	ldr	r0, [sp, #48]	; 0x30
   16924:	orr	r5, r5, r1
   16928:	orr	r1, r0, r1, lsr #7
   1692c:	str	r1, [sp, #3328]	; 0xd00
   16930:	add	r1, sp, #3296	; 0xce0
   16934:	add	r1, r1, #8
   16938:	lsr	ip, r3, #1
   1693c:	ldrd	r0, [r1]
   16940:	ldrd	r2, [sp, #24]
   16944:	and	r5, r5, r9
   16948:	eor	r1, r1, r7
   1694c:	mov	r7, r1
   16950:	add	r1, sp, #3312	; 0xcf0
   16954:	adds	r2, r2, sl
   16958:	eor	r0, r0, r6
   1695c:	adc	r3, r3, fp
   16960:	mov	r6, r0
   16964:	ldrd	sl, [lr]
   16968:	ldrd	r0, [r1]
   1696c:	adds	r2, r2, r6
   16970:	adc	r3, r3, r7
   16974:	eor	r0, r0, sl
   16978:	eor	r1, r1, fp
   1697c:	ldrd	sl, [sp, #56]	; 0x38
   16980:	ldrd	r6, [sp, #176]	; 0xb0
   16984:	and	r4, r4, r8
   16988:	lsr	lr, fp, #7
   1698c:	orr	ip, ip, sl, lsl #31
   16990:	str	lr, [sp, #484]	; 0x1e4
   16994:	ldr	lr, [sp, #72]	; 0x48
   16998:	str	ip, [sp, #3340]	; 0xd0c
   1699c:	lsr	ip, fp, #8
   169a0:	orr	ip, ip, sl, lsl #24
   169a4:	ldrd	sl, [sp, #80]	; 0x50
   169a8:	lsr	lr, lr, #6
   169ac:	str	lr, [sp, #488]	; 0x1e8
   169b0:	add	lr, sp, #3328	; 0xd00
   169b4:	and	sl, sl, r6
   169b8:	and	fp, fp, r7
   169bc:	mov	r6, sl
   169c0:	mov	r7, fp
   169c4:	ldrd	sl, [lr]
   169c8:	str	ip, [sp, #3348]	; 0xd14
   169cc:	ldr	ip, [sp, #72]	; 0x48
   169d0:	eor	sl, sl, r0
   169d4:	eor	fp, fp, r1
   169d8:	lsr	ip, ip, #19
   169dc:	strd	sl, [sp, #24]
   169e0:	ldrd	sl, [sp, #72]	; 0x48
   169e4:	orr	r5, r5, r7
   169e8:	orr	r4, r4, r6
   169ec:	lsl	lr, fp, #3
   169f0:	orr	ip, ip, fp, lsl #13
   169f4:	str	ip, [sp, #3352]	; 0xd18
   169f8:	orr	ip, lr, sl, lsr #29
   169fc:	str	ip, [sp, #3364]	; 0xd24
   16a00:	ldr	r1, [sp, #488]	; 0x1e8
   16a04:	mov	r7, fp
   16a08:	lsr	lr, fp, #19
   16a0c:	orr	fp, r1, fp, lsl #26
   16a10:	mov	r6, sl
   16a14:	str	fp, [sp, #488]	; 0x1e8
   16a18:	lsl	ip, sl, #3
   16a1c:	ldrd	sl, [sp, #144]	; 0x90
   16a20:	ldrd	r0, [sp, #24]
   16a24:	orr	ip, ip, r7, lsr #29
   16a28:	adds	sl, sl, r2
   16a2c:	adc	fp, fp, r3
   16a30:	adds	r0, r0, r4
   16a34:	adc	r1, r1, r5
   16a38:	mov	r5, r1
   16a3c:	add	r1, sp, #3328	; 0xd00
   16a40:	strd	sl, [sp, #48]	; 0x30
   16a44:	add	r1, r1, #8
   16a48:	add	sl, sp, #3344	; 0xd10
   16a4c:	mov	r4, r0
   16a50:	ldrd	sl, [sl]
   16a54:	ldrd	r0, [r1]
   16a58:	str	ip, [sp, #3360]	; 0xd20
   16a5c:	add	ip, sp, #480	; 0x1e0
   16a60:	eor	r0, r0, sl
   16a64:	eor	r1, r1, fp
   16a68:	ldrd	sl, [ip]
   16a6c:	lsr	ip, r7, #6
   16a70:	str	ip, [sp, #492]	; 0x1ec
   16a74:	eor	sl, sl, r0
   16a78:	mov	r0, sl
   16a7c:	eor	fp, fp, r1
   16a80:	adds	sl, r4, r2
   16a84:	mov	r1, fp
   16a88:	adc	fp, r5, r3
   16a8c:	add	r3, sp, #3344	; 0xd10
   16a90:	add	ip, sp, #3360	; 0xd20
   16a94:	add	r3, r3, #8
   16a98:	orr	lr, lr, r6, lsl #13
   16a9c:	ldrd	r4, [ip]
   16aa0:	str	lr, [sp, #3356]	; 0xd1c
   16aa4:	ldrd	r2, [r3]
   16aa8:	ldr	lr, [sp, #52]	; 0x34
   16aac:	sub	r7, pc, #676	; 0x2a4
   16ab0:	ldrd	r6, [r7]
   16ab4:	eor	r2, r2, r4
   16ab8:	eor	r3, r3, r5
   16abc:	mov	r4, r2
   16ac0:	mov	r5, r3
   16ac4:	ldrd	r2, [sp, #160]	; 0xa0
   16ac8:	adds	r2, r2, r0
   16acc:	adc	r3, r3, r1
   16ad0:	mov	r0, r2
   16ad4:	mov	r1, r3
   16ad8:	ldrd	r2, [sp, #48]	; 0x30
   16adc:	lsr	r3, r2, #18
   16ae0:	str	r3, [sp, #24]
   16ae4:	add	r3, sp, #488	; 0x1e8
   16ae8:	lsr	ip, r2, #14
   16aec:	ldrd	r2, [r3]
   16af0:	eor	r2, r2, r4
   16af4:	eor	r3, r3, r5
   16af8:	mov	r4, r2
   16afc:	mov	r5, r3
   16b00:	ldrd	r2, [sp, #16]
   16b04:	adds	r2, r2, r0
   16b08:	adc	r3, r3, r1
   16b0c:	mov	r1, r3
   16b10:	orr	r3, ip, lr, lsl #18
   16b14:	mov	r0, r2
   16b18:	str	r3, [sp, #3368]	; 0xd28
   16b1c:	ldrd	r2, [sp, #48]	; 0x30
   16b20:	ldr	ip, [sp, #24]
   16b24:	adds	r2, r0, r4
   16b28:	lsr	lr, r3, #14
   16b2c:	orr	r3, ip, r3, lsl #14
   16b30:	str	r3, [sp, #3376]	; 0xd30
   16b34:	ldr	r3, [sp, #52]	; 0x34
   16b38:	lsr	r0, sl, #28
   16b3c:	lsr	r3, r3, #18
   16b40:	str	r3, [sp, #144]	; 0x90
   16b44:	adc	r3, r1, r5
   16b48:	ldrd	r4, [sp, #48]	; 0x30
   16b4c:	strd	r2, [sp, #24]
   16b50:	ldr	r2, [sp, #144]	; 0x90
   16b54:	orr	r3, lr, r4, lsl #18
   16b58:	str	r3, [sp, #3372]	; 0xd2c
   16b5c:	orr	r3, r2, r4, lsl #14
   16b60:	lsl	ip, r5, #23
   16b64:	str	r3, [sp, #3380]	; 0xd34
   16b68:	ldrd	r4, [sp, #200]	; 0xc8
   16b6c:	ldrd	r2, [sp, #192]	; 0xc0
   16b70:	lsl	r1, fp, #30
   16b74:	orr	r1, r1, sl, lsr #2
   16b78:	eor	r2, r2, r4
   16b7c:	eor	r3, r3, r5
   16b80:	ldrd	r4, [sp, #48]	; 0x30
   16b84:	str	r1, [sp, #3404]	; 0xd4c
   16b88:	strd	sl, [sp, #208]	; 0xd0
   16b8c:	orr	ip, ip, r4, lsr #9
   16b90:	str	ip, [sp, #3388]	; 0xd3c
   16b94:	orr	ip, r0, fp, lsl #4
   16b98:	ldrd	r0, [sp, #24]
   16b9c:	and	r5, r5, r3
   16ba0:	mov	r3, r5
   16ba4:	adds	r0, r0, r6
   16ba8:	adc	r1, r1, r7
   16bac:	ldrd	r6, [sp, #32]
   16bb0:	str	ip, [sp, #3392]	; 0xd40
   16bb4:	lsl	lr, r4, #23
   16bb8:	lsr	r5, r6, #7
   16bbc:	str	r5, [sp, #496]	; 0x1f0
   16bc0:	ldr	r5, [sp, #52]	; 0x34
   16bc4:	lsr	ip, fp, #28
   16bc8:	and	r4, r4, r2
   16bcc:	mov	r2, r4
   16bd0:	orr	ip, ip, sl, lsl #4
   16bd4:	lsl	r4, sl, #30
   16bd8:	orr	lr, lr, r5, lsr #9
   16bdc:	str	ip, [sp, #3396]	; 0xd44
   16be0:	lsl	r5, fp, #25
   16be4:	orr	ip, r4, fp, lsr #2
   16be8:	str	ip, [sp, #3400]	; 0xd48
   16bec:	orr	ip, r5, sl, lsr #7
   16bf0:	ldrd	r4, [sp, #200]	; 0xc8
   16bf4:	str	ip, [sp, #3412]	; 0xd54
   16bf8:	lsl	ip, sl, #25
   16bfc:	eor	r4, r4, r2
   16c00:	ldrd	sl, [sp, #120]	; 0x78
   16c04:	eor	r5, r5, r3
   16c08:	str	ip, [sp, #144]	; 0x90
   16c0c:	mov	r2, r4
   16c10:	mov	r3, r5
   16c14:	add	ip, sp, #3360	; 0xd20
   16c18:	ldrd	r4, [sp, #32]
   16c1c:	add	ip, ip, #8
   16c20:	adds	sl, sl, r0
   16c24:	str	lr, [sp, #3384]	; 0xd38
   16c28:	lsr	lr, r6, #1
   16c2c:	adc	fp, fp, r1
   16c30:	ldrd	r6, [ip]
   16c34:	mov	r0, sl
   16c38:	orr	lr, lr, r5, lsl #31
   16c3c:	add	ip, sp, #3376	; 0xd30
   16c40:	mov	r1, fp
   16c44:	adds	r2, r2, r0
   16c48:	str	lr, [sp, #3416]	; 0xd58
   16c4c:	lsr	lr, r4, #8
   16c50:	ldrd	sl, [ip]
   16c54:	orr	lr, lr, r5, lsl #24
   16c58:	ldr	ip, [sp, #36]	; 0x24
   16c5c:	adc	r3, r3, r1
   16c60:	add	r1, sp, #3376	; 0xd30
   16c64:	str	lr, [sp, #3424]	; 0xd60
   16c68:	add	r1, r1, #8
   16c6c:	ldr	lr, [sp, #496]	; 0x1f0
   16c70:	eor	r6, r6, sl
   16c74:	eor	r7, r7, fp
   16c78:	orr	lr, lr, ip, lsl #25
   16c7c:	ldrd	sl, [sp, #208]	; 0xd0
   16c80:	ldrd	r0, [r1]
   16c84:	str	lr, [sp, #496]	; 0x1f0
   16c88:	ldr	lr, [sp, #144]	; 0x90
   16c8c:	ldrd	r4, [sp, #176]	; 0xb0
   16c90:	orr	ip, lr, fp, lsr #7
   16c94:	eor	r1, r1, r7
   16c98:	add	lr, sp, #3392	; 0xd40
   16c9c:	mov	r7, r1
   16ca0:	add	lr, lr, #8
   16ca4:	add	r1, sp, #3392	; 0xd40
   16ca8:	eor	r0, r0, r6
   16cac:	orr	r4, r4, sl
   16cb0:	orr	r5, r5, fp
   16cb4:	mov	r6, r0
   16cb8:	ldrd	sl, [lr]
   16cbc:	ldrd	r0, [r1]
   16cc0:	str	ip, [sp, #3408]	; 0xd50
   16cc4:	ldr	ip, [sp, #36]	; 0x24
   16cc8:	eor	r0, r0, sl
   16ccc:	eor	r1, r1, fp
   16cd0:	lsr	ip, ip, #1
   16cd4:	strd	r0, [sp, #120]	; 0x78
   16cd8:	ldrd	r0, [sp, #80]	; 0x50
   16cdc:	ldrd	sl, [sp, #40]	; 0x28
   16ce0:	adds	r2, r2, r6
   16ce4:	and	r0, r0, r4
   16ce8:	and	r1, r1, r5
   16cec:	mov	r4, r0
   16cf0:	mov	r5, r1
   16cf4:	ldrd	r0, [sp, #32]
   16cf8:	adc	r3, r3, r7
   16cfc:	ldrd	r6, [sp, #176]	; 0xb0
   16d00:	orr	ip, ip, r0, lsl #31
   16d04:	str	ip, [sp, #3420]	; 0xd5c
   16d08:	lsr	ip, r1, #8
   16d0c:	orr	ip, ip, r0, lsl #24
   16d10:	lsr	r1, r1, #7
   16d14:	str	ip, [sp, #3428]	; 0xd64
   16d18:	str	r1, [sp, #500]	; 0x1f4
   16d1c:	lsr	ip, sl, #19
   16d20:	lsr	r1, sl, #6
   16d24:	ldrd	sl, [sp, #208]	; 0xd0
   16d28:	str	r1, [sp, #504]	; 0x1f8
   16d2c:	add	r1, sp, #3408	; 0xd50
   16d30:	and	r6, r6, sl
   16d34:	ldrd	r0, [r1]
   16d38:	and	r7, r7, fp
   16d3c:	ldrd	sl, [sp, #120]	; 0x78
   16d40:	orr	r4, r4, r6
   16d44:	orr	r5, r5, r7
   16d48:	eor	fp, fp, r1
   16d4c:	ldrd	r6, [sp, #40]	; 0x28
   16d50:	mov	r1, fp
   16d54:	ldr	fp, [sp, #504]	; 0x1f8
   16d58:	eor	sl, sl, r0
   16d5c:	mov	r0, sl
   16d60:	orr	fp, fp, r7, lsl #26
   16d64:	adds	sl, r8, r2
   16d68:	str	fp, [sp, #504]	; 0x1f8
   16d6c:	adc	fp, r9, r3
   16d70:	adds	r4, r4, r0
   16d74:	adc	r5, r5, r1
   16d78:	add	r1, sp, #3408	; 0xd50
   16d7c:	add	r1, r1, #8
   16d80:	ldrd	r8, [r1]
   16d84:	add	r1, sp, #3424	; 0xd60
   16d88:	lsl	lr, r7, #3
   16d8c:	ldrd	r0, [r1]
   16d90:	orr	ip, ip, r7, lsl #13
   16d94:	str	ip, [sp, #3432]	; 0xd68
   16d98:	eor	r9, r9, r1
   16d9c:	orr	ip, lr, r6, lsr #29
   16da0:	mov	r1, r9
   16da4:	mov	r9, r7
   16da8:	str	ip, [sp, #3444]	; 0xd74
   16dac:	lsl	ip, r6, #3
   16db0:	orr	ip, ip, r9, lsr #29
   16db4:	str	ip, [sp, #3440]	; 0xd70
   16db8:	eor	r8, r8, r0
   16dbc:	add	ip, sp, #496	; 0x1f0
   16dc0:	mov	r0, r8
   16dc4:	lsr	lr, r7, #19
   16dc8:	adds	r8, r4, r2
   16dcc:	orr	lr, lr, r6, lsl #13
   16dd0:	ldrd	r6, [ip]
   16dd4:	lsr	ip, r9, #6
   16dd8:	adc	r9, r5, r3
   16ddc:	add	r3, sp, #3424	; 0xd60
   16de0:	str	ip, [sp, #508]	; 0x1fc
   16de4:	add	r3, r3, #8
   16de8:	add	ip, sp, #3440	; 0xd70
   16dec:	str	lr, [sp, #3436]	; 0xd6c
   16df0:	ldrd	r4, [ip]
   16df4:	ldrd	r2, [r3]
   16df8:	eor	r6, r6, r0
   16dfc:	eor	r7, r7, r1
   16e00:	eor	r2, r2, r4
   16e04:	eor	r3, r3, r5
   16e08:	mov	r4, r2
   16e0c:	mov	r5, r3
   16e10:	ldrd	r2, [sp, #56]	; 0x38
   16e14:	lsr	ip, sl, #14
   16e18:	lsr	lr, sl, #18
   16e1c:	adds	r2, r2, r6
   16e20:	adc	r3, r3, r7
   16e24:	mov	r1, r3
   16e28:	add	r3, sp, #504	; 0x1f8
   16e2c:	mov	r0, r2
   16e30:	ldrd	r2, [r3]
   16e34:	mov	r6, sl
   16e38:	mov	r7, fp
   16e3c:	eor	r2, r2, r4
   16e40:	eor	r3, r3, r5
   16e44:	mov	r4, r2
   16e48:	mov	r5, r3
   16e4c:	ldrd	r2, [sp, #128]	; 0x80
   16e50:	adds	r2, r2, r0
   16e54:	adc	r3, r3, r1
   16e58:	mov	r0, r2
   16e5c:	mov	r1, r3
   16e60:	orr	r3, ip, fp, lsl #18
   16e64:	adds	sl, r0, r4
   16e68:	str	r3, [sp, #3448]	; 0xd78
   16e6c:	mov	r4, r6
   16e70:	orr	r3, lr, fp, lsl #14
   16e74:	lsr	r2, fp, #14
   16e78:	str	r3, [sp, #3456]	; 0xd80
   16e7c:	lsl	ip, r7, #23
   16e80:	lsr	r3, fp, #18
   16e84:	adc	fp, r1, r5
   16e88:	lsl	r1, r9, #30
   16e8c:	orr	lr, r2, r6, lsl #18
   16e90:	lsr	r0, r8, #28
   16e94:	orr	r3, r3, r6, lsl #14
   16e98:	orr	ip, ip, r4, lsr #9
   16e9c:	orr	r1, r1, r8, lsr #2
   16ea0:	mov	r5, r7
   16ea4:	str	lr, [sp, #3452]	; 0xd7c
   16ea8:	str	r3, [sp, #3460]	; 0xd84
   16eac:	ldrd	r2, [sp, #192]	; 0xc0
   16eb0:	ldrd	r6, [sp, #48]	; 0x30
   16eb4:	str	ip, [sp, #3468]	; 0xd8c
   16eb8:	str	r1, [sp, #3484]	; 0xd9c
   16ebc:	orr	ip, r0, r9, lsl #4
   16ec0:	add	r1, pc, #848	; 0x350
   16ec4:	ldrd	r0, [r1]
   16ec8:	eor	r6, r6, r2
   16ecc:	eor	r7, r7, r3
   16ed0:	adds	r0, r0, sl
   16ed4:	adc	r1, r1, fp
   16ed8:	mov	r2, r6
   16edc:	mov	r3, r7
   16ee0:	strd	sl, [sp, #184]	; 0xb8
   16ee4:	mov	sl, r4
   16ee8:	mov	fp, r5
   16eec:	and	sl, sl, r2
   16ef0:	and	fp, fp, r3
   16ef4:	mov	r2, sl
   16ef8:	mov	r3, fp
   16efc:	ldrd	sl, [sp, #168]	; 0xa8
   16f00:	str	ip, [sp, #3472]	; 0xd90
   16f04:	lsr	ip, r9, #28
   16f08:	mov	r7, r5
   16f0c:	mov	r6, r4
   16f10:	lsr	r5, sl, #7
   16f14:	orr	ip, ip, r8, lsl #4
   16f18:	lsl	lr, r4, #23
   16f1c:	lsl	r4, r8, #30
   16f20:	str	r5, [sp, #512]	; 0x200
   16f24:	str	ip, [sp, #3476]	; 0xd94
   16f28:	lsl	r5, r9, #25
   16f2c:	orr	ip, r4, r9, lsr #2
   16f30:	str	ip, [sp, #3480]	; 0xd98
   16f34:	orr	ip, r5, r8, lsr #7
   16f38:	ldrd	r4, [sp, #200]	; 0xc8
   16f3c:	str	ip, [sp, #3492]	; 0xda4
   16f40:	lsl	ip, r8, #25
   16f44:	adds	r4, r4, r0
   16f48:	adc	r5, r5, r1
   16f4c:	mov	r0, r4
   16f50:	mov	r1, r5
   16f54:	ldrd	r4, [sp, #192]	; 0xc0
   16f58:	str	ip, [sp, #120]	; 0x78
   16f5c:	add	ip, sp, #3440	; 0xd70
   16f60:	orr	lr, lr, r7, lsr #9
   16f64:	add	ip, ip, #8
   16f68:	str	lr, [sp, #3464]	; 0xd88
   16f6c:	eor	r4, r4, r2
   16f70:	lsr	lr, sl, #1
   16f74:	eor	r5, r5, r3
   16f78:	mov	r2, r4
   16f7c:	mov	r3, r5
   16f80:	orr	lr, lr, fp, lsl #31
   16f84:	ldrd	r4, [ip]
   16f88:	add	ip, sp, #3456	; 0xd80
   16f8c:	str	lr, [sp, #3496]	; 0xda8
   16f90:	lsr	lr, sl, #8
   16f94:	orr	lr, lr, fp, lsl #24
   16f98:	strd	r6, [sp, #216]	; 0xd8
   16f9c:	ldrd	r6, [ip]
   16fa0:	ldr	ip, [sp, #120]	; 0x78
   16fa4:	str	lr, [sp, #3504]	; 0xdb0
   16fa8:	ldr	lr, [sp, #512]	; 0x200
   16fac:	adds	sl, r2, r0
   16fb0:	orr	ip, ip, r9, lsr #7
   16fb4:	orr	lr, lr, fp, lsl #25
   16fb8:	str	ip, [sp, #3488]	; 0xda0
   16fbc:	lsr	ip, fp, #1
   16fc0:	adc	fp, r3, r1
   16fc4:	add	r3, sp, #3456	; 0xd80
   16fc8:	add	r3, r3, #8
   16fcc:	ldrd	r0, [r3]
   16fd0:	eor	r4, r4, r6
   16fd4:	eor	r5, r5, r7
   16fd8:	mov	r6, r4
   16fdc:	mov	r7, r5
   16fe0:	add	r3, sp, #3472	; 0xd90
   16fe4:	eor	r0, r0, r6
   16fe8:	eor	r1, r1, r7
   16fec:	mov	r6, r0
   16ff0:	mov	r7, r1
   16ff4:	ldrd	r0, [r3]
   16ff8:	add	r3, sp, #3472	; 0xd90
   16ffc:	add	r3, r3, #8
   17000:	ldrd	r4, [sp, #208]	; 0xd0
   17004:	ldrd	r2, [r3]
   17008:	str	lr, [sp, #512]	; 0x200
   1700c:	strd	r4, [sp, #56]	; 0x38
   17010:	eor	r0, r0, r2
   17014:	eor	r1, r1, r3
   17018:	ldrd	r2, [sp, #176]	; 0xb0
   1701c:	strd	r0, [sp, #120]	; 0x78
   17020:	ldrd	r0, [sp, #168]	; 0xa8
   17024:	orr	r5, r5, r9
   17028:	and	r3, r3, r5
   1702c:	orr	r4, r4, r8
   17030:	mov	r5, r3
   17034:	orr	r3, ip, r0, lsl #31
   17038:	lsr	ip, r1, #8
   1703c:	and	r2, r2, r4
   17040:	str	r3, [sp, #3500]	; 0xdac
   17044:	lsr	r1, r1, #7
   17048:	orr	r3, ip, r0, lsl #24
   1704c:	str	r3, [sp, #3508]	; 0xdb4
   17050:	mov	r4, r2
   17054:	str	r1, [sp, #516]	; 0x204
   17058:	ldrd	r2, [sp, #24]
   1705c:	ldrd	r0, [sp, #56]	; 0x38
   17060:	lsr	r3, r2, #6
   17064:	and	r1, r1, r9
   17068:	lsr	ip, r2, #19
   1706c:	adds	r2, sl, r6
   17070:	str	r3, [sp, #520]	; 0x208
   17074:	adc	r3, fp, r7
   17078:	mov	r7, r1
   1707c:	add	r1, sp, #3488	; 0xda0
   17080:	and	r0, r0, r8
   17084:	mov	r6, r0
   17088:	ldrd	sl, [sp, #120]	; 0x78
   1708c:	ldrd	r0, [r1]
   17090:	orr	r4, r4, r6
   17094:	orr	r5, r5, r7
   17098:	ldrd	r6, [sp, #24]
   1709c:	eor	fp, fp, r1
   170a0:	mov	r1, fp
   170a4:	ldr	fp, [sp, #520]	; 0x208
   170a8:	lsl	lr, r7, #3
   170ac:	orr	ip, ip, r7, lsl #13
   170b0:	str	ip, [sp, #3512]	; 0xdb8
   170b4:	orr	ip, lr, r6, lsr #29
   170b8:	lsr	lr, r7, #19
   170bc:	orr	r7, fp, r7, lsl #26
   170c0:	str	ip, [sp, #3524]	; 0xdc4
   170c4:	str	r7, [sp, #520]	; 0x208
   170c8:	lsl	ip, r6, #3
   170cc:	ldrd	r6, [sp, #80]	; 0x50
   170d0:	eor	sl, sl, r0
   170d4:	adds	r6, r6, r2
   170d8:	adc	r7, r7, r3
   170dc:	adds	r4, r4, sl
   170e0:	strd	r6, [sp, #200]	; 0xc8
   170e4:	add	r6, sp, #3504	; 0xdb0
   170e8:	adc	r5, r5, r1
   170ec:	ldrd	sl, [r6]
   170f0:	add	r1, sp, #3488	; 0xda0
   170f4:	ldrd	r6, [sp, #24]
   170f8:	add	r1, r1, #8
   170fc:	orr	ip, ip, r7, lsr #29
   17100:	ldrd	r0, [r1]
   17104:	str	ip, [sp, #3520]	; 0xdc0
   17108:	add	ip, sp, #512	; 0x200
   1710c:	orr	lr, lr, r6, lsl #13
   17110:	adds	r6, r4, r2
   17114:	eor	r0, r0, sl
   17118:	eor	r1, r1, fp
   1711c:	ldrd	sl, [ip]
   17120:	lsr	ip, r7, #6
   17124:	adc	r7, r5, r3
   17128:	add	r3, sp, #3504	; 0xdb0
   1712c:	add	r3, r3, #8
   17130:	str	lr, [sp, #3516]	; 0xdbc
   17134:	ldrd	r4, [r3]
   17138:	add	r3, sp, #3520	; 0xdc0
   1713c:	eor	sl, sl, r0
   17140:	ldrd	r2, [r3]
   17144:	eor	fp, fp, r1
   17148:	str	ip, [sp, #524]	; 0x20c
   1714c:	eor	r4, r4, r2
   17150:	eor	r5, r5, r3
   17154:	ldrd	r2, [sp, #32]
   17158:	add	ip, sp, #520	; 0x208
   1715c:	strd	r6, [sp, #160]	; 0xa0
   17160:	adds	r2, r2, sl
   17164:	adc	r3, r3, fp
   17168:	ldrd	sl, [sp, #200]	; 0xc8
   1716c:	mov	r0, r2
   17170:	mov	r1, r3
   17174:	lsr	r2, sl, #14
   17178:	lsr	r3, sl, #18
   1717c:	ldrd	sl, [ip]
   17180:	eor	sl, sl, r4
   17184:	eor	fp, fp, r5
   17188:	ldrd	r4, [sp, #112]	; 0x70
   1718c:	adds	r4, r4, r0
   17190:	adc	r5, r5, r1
   17194:	mov	r0, r4
   17198:	mov	r1, r5
   1719c:	ldrd	r4, [sp, #200]	; 0xc8
   171a0:	adds	sl, sl, r0
   171a4:	adc	fp, fp, r1
   171a8:	orr	r3, r3, r5, lsl #14
   171ac:	orr	ip, r2, r5, lsl #18
   171b0:	str	r3, [sp, #3536]	; 0xdd0
   171b4:	lsr	r2, r5, #14
   171b8:	lsr	r3, r5, #18
   171bc:	orr	lr, r2, r4, lsl #18
   171c0:	orr	r3, r3, r4, lsl #14
   171c4:	lsr	r0, r6, #28
   171c8:	str	ip, [sp, #3528]	; 0xdc8
   171cc:	lsl	r1, r7, #30
   171d0:	str	lr, [sp, #3532]	; 0xdcc
   171d4:	str	r3, [sp, #3540]	; 0xdd4
   171d8:	ldrd	r2, [sp, #216]	; 0xd8
   171dc:	ldrd	r6, [sp, #48]	; 0x30
   171e0:	lsl	ip, r5, #23
   171e4:	orr	ip, ip, r4, lsr #9
   171e8:	eor	r6, r6, r2
   171ec:	eor	r7, r7, r3
   171f0:	mov	r2, r6
   171f4:	mov	r3, r7
   171f8:	ldrd	r6, [sp, #160]	; 0xa0
   171fc:	str	ip, [sp, #3548]	; 0xddc
   17200:	strd	sl, [sp, #80]	; 0x50
   17204:	orr	ip, r0, r7, lsl #4
   17208:	str	ip, [sp, #3552]	; 0xde0
   1720c:	orr	r1, r1, r6, lsr #2
   17210:	lsr	ip, r7, #28
   17214:	b	17230 <abort@plt+0x6d50>
   17218:			; <UNDEFINED> instruction: 0x5c26c926
   1721c:	mrccs	1, 0, r2, cr11, cr8, {1}
   17220:	bpl	ff121ddc <stderr@@GLIBC_2.4+0xff0edd94>
   17224:	stcmi	13, cr6, [ip, #-1008]!	; 0xfffffc10
   17228:	ldcls	3, cr11, [r5, #892]	; 0x37c
   1722c:	teqpl	r8, #1216	; 0x4c0
   17230:	sub	r7, pc, #24
   17234:	ldrd	r6, [r7]
   17238:	str	r1, [sp, #3564]	; 0xdec
   1723c:	lsl	lr, r4, #23
   17240:	adds	r6, r6, sl
   17244:	adc	r7, r7, fp
   17248:	ldrd	sl, [sp, #88]	; 0x58
   1724c:	mov	r0, r6
   17250:	mov	r1, r7
   17254:	mov	r6, r4
   17258:	mov	r7, r5
   1725c:	and	r6, r6, r2
   17260:	and	r7, r7, r3
   17264:	mov	r2, r6
   17268:	mov	r3, r7
   1726c:	lsr	r5, sl, #7
   17270:	ldrd	r6, [sp, #160]	; 0xa0
   17274:	str	r5, [sp, #528]	; 0x210
   17278:	ldr	r5, [sp, #204]	; 0xcc
   1727c:	lsl	r4, r6, #30
   17280:	orr	ip, ip, r6, lsl #4
   17284:	orr	lr, lr, r5, lsr #9
   17288:	str	ip, [sp, #3556]	; 0xde4
   1728c:	lsl	r5, r7, #25
   17290:	orr	ip, r4, r7, lsr #2
   17294:	str	ip, [sp, #3560]	; 0xde8
   17298:	orr	ip, r5, r6, lsr #7
   1729c:	ldrd	r4, [sp, #192]	; 0xc0
   172a0:	str	ip, [sp, #3572]	; 0xdf4
   172a4:	lsl	ip, r6, #25
   172a8:	adds	r4, r4, r0
   172ac:	adc	r5, r5, r1
   172b0:	mov	r0, r4
   172b4:	mov	r1, r5
   172b8:	ldrd	r4, [sp, #48]	; 0x30
   172bc:	add	r6, sp, #3536	; 0xdd0
   172c0:	str	lr, [sp, #3544]	; 0xdd8
   172c4:	eor	r4, r4, r2
   172c8:	mov	r2, r4
   172cc:	add	r4, sp, #3520	; 0xdc0
   172d0:	add	r4, r4, #8
   172d4:	eor	r5, r5, r3
   172d8:	lsr	lr, sl, #1
   172dc:	mov	r3, r5
   172e0:	ldrd	sl, [r6]
   172e4:	ldrd	r4, [r4]
   172e8:	adds	r2, r2, r0
   172ec:	adc	r3, r3, r1
   172f0:	eor	r4, r4, sl
   172f4:	eor	r5, r5, fp
   172f8:	mov	r6, r4
   172fc:	mov	r7, r5
   17300:	ldrd	r4, [sp, #88]	; 0x58
   17304:	add	r1, sp, #3536	; 0xdd0
   17308:	add	r1, r1, #8
   1730c:	orr	lr, lr, r5, lsl #31
   17310:	str	lr, [sp, #3576]	; 0xdf8
   17314:	lsr	lr, r4, #8
   17318:	orr	lr, lr, r5, lsl #24
   1731c:	mov	fp, r5
   17320:	str	lr, [sp, #3584]	; 0xe00
   17324:	ldr	lr, [sp, #528]	; 0x210
   17328:	ldrd	r0, [r1]
   1732c:	orr	lr, lr, fp, lsl #25
   17330:	str	lr, [sp, #528]	; 0x210
   17334:	ldr	lr, [sp, #164]	; 0xa4
   17338:	eor	r1, r1, r7
   1733c:	mov	r7, r1
   17340:	orr	ip, ip, lr, lsr #7
   17344:	add	lr, sp, #3552	; 0xde0
   17348:	add	lr, lr, #8
   1734c:	add	r1, sp, #3552	; 0xde0
   17350:	eor	r0, r0, r6
   17354:	ldrd	sl, [lr]
   17358:	mov	r6, r0
   1735c:	ldrd	r0, [r1]
   17360:	ldrd	r4, [sp, #160]	; 0xa0
   17364:	str	ip, [sp, #3568]	; 0xdf0
   17368:	eor	r0, r0, sl
   1736c:	eor	r1, r1, fp
   17370:	ldrd	sl, [sp, #208]	; 0xd0
   17374:	orr	r4, r4, r8
   17378:	orr	r5, r5, r9
   1737c:	and	sl, sl, r4
   17380:	and	fp, fp, r5
   17384:	ldr	ip, [sp, #92]	; 0x5c
   17388:	strd	sl, [sp, #32]
   1738c:	ldrd	r4, [sp, #88]	; 0x58
   17390:	ldrd	sl, [sp, #184]	; 0xb8
   17394:	lsr	ip, ip, #1
   17398:	lsr	lr, r5, #7
   1739c:	str	lr, [sp, #532]	; 0x214
   173a0:	lsr	lr, sl, #6
   173a4:	str	lr, [sp, #536]	; 0x218
   173a8:	orr	ip, ip, r4, lsl #31
   173ac:	add	lr, sp, #3568	; 0xdf0
   173b0:	str	ip, [sp, #3580]	; 0xdfc
   173b4:	lsr	ip, r5, #8
   173b8:	orr	ip, ip, r4, lsl #24
   173bc:	ldrd	r4, [lr]
   173c0:	adds	r2, r2, r6
   173c4:	adc	r3, r3, r7
   173c8:	eor	r4, r4, r0
   173cc:	ldrd	r6, [sp, #160]	; 0xa0
   173d0:	eor	r5, r5, r1
   173d4:	mov	r0, r4
   173d8:	mov	r1, r5
   173dc:	ldrd	r4, [sp, #32]
   173e0:	and	r7, r7, r9
   173e4:	and	r6, r6, r8
   173e8:	orr	r5, r5, r7
   173ec:	ldr	r7, [sp, #536]	; 0x218
   173f0:	orr	r4, r4, r6
   173f4:	orr	r7, r7, fp, lsl #26
   173f8:	str	r7, [sp, #536]	; 0x218
   173fc:	ldrd	r6, [sp, #176]	; 0xb0
   17400:	str	ip, [sp, #3588]	; 0xe04
   17404:	lsr	ip, sl, #19
   17408:	adds	r6, r6, r2
   1740c:	adc	r7, r7, r3
   17410:	adds	r4, r4, r0
   17414:	adc	r5, r5, r1
   17418:	lsl	lr, fp, #3
   1741c:	orr	ip, ip, fp, lsl #13
   17420:	add	r1, sp, #3568	; 0xdf0
   17424:	strd	r6, [sp, #176]	; 0xb0
   17428:	str	ip, [sp, #3592]	; 0xe08
   1742c:	add	r1, r1, #8
   17430:	orr	ip, lr, sl, lsr #29
   17434:	add	r6, sp, #3584	; 0xe00
   17438:	str	ip, [sp, #3604]	; 0xe14
   1743c:	lsl	ip, sl, #3
   17440:	ldrd	r6, [r6]
   17444:	ldrd	r0, [r1]
   17448:	orr	ip, ip, fp, lsr #29
   1744c:	str	ip, [sp, #3600]	; 0xe10
   17450:	add	ip, sp, #528	; 0x210
   17454:	eor	r0, r0, r6
   17458:	eor	r1, r1, r7
   1745c:	ldrd	r6, [ip]
   17460:	lsr	lr, fp, #19
   17464:	orr	lr, lr, sl, lsl #13
   17468:	eor	r6, r6, r0
   1746c:	mov	r0, r6
   17470:	eor	r7, r7, r1
   17474:	adds	r6, r4, r2
   17478:	mov	r1, r7
   1747c:	adc	r7, r5, r3
   17480:	add	r3, sp, #3584	; 0xe00
   17484:	add	r3, r3, #8
   17488:	str	lr, [sp, #3596]	; 0xe0c
   1748c:	ldrd	r4, [r3]
   17490:	add	r3, sp, #3600	; 0xe10
   17494:	lsr	ip, fp, #6
   17498:	ldrd	r2, [r3]
   1749c:	str	ip, [sp, #540]	; 0x21c
   174a0:	strd	r6, [sp, #32]
   174a4:	eor	r4, r4, r2
   174a8:	eor	r5, r5, r3
   174ac:	ldrd	r2, [sp, #168]	; 0xa8
   174b0:	mov	r6, r4
   174b4:	mov	r7, r5
   174b8:	adds	r2, r2, r0
   174bc:	adc	r3, r3, r1
   174c0:	mov	r1, r3
   174c4:	add	r3, sp, #536	; 0x218
   174c8:	mov	r0, r2
   174cc:	ldrd	r2, [r3]
   174d0:	ldrd	sl, [sp, #176]	; 0xb0
   174d4:	sub	r5, pc, #692	; 0x2b4
   174d8:	ldrd	r4, [r5]
   174dc:	eor	r2, r2, r6
   174e0:	eor	r3, r3, r7
   174e4:	mov	r6, r2
   174e8:	mov	r7, r3
   174ec:	ldrd	r2, [sp, #64]	; 0x40
   174f0:	lsr	ip, sl, #14
   174f4:	lsr	lr, sl, #18
   174f8:	adds	r2, r2, r0
   174fc:	adc	r3, r3, r1
   17500:	mov	r0, r2
   17504:	mov	r1, r3
   17508:	orr	r3, ip, fp, lsl #18
   1750c:	adds	sl, r0, r6
   17510:	str	r3, [sp, #3608]	; 0xe18
   17514:	orr	r3, lr, fp, lsl #14
   17518:	lsr	r2, fp, #14
   1751c:	str	r3, [sp, #3616]	; 0xe20
   17520:	lsr	r3, fp, #18
   17524:	adc	fp, r1, r7
   17528:	ldrd	r6, [sp, #176]	; 0xb0
   1752c:	ldr	r1, [sp, #32]
   17530:	orr	r3, r3, r6, lsl #14
   17534:	orr	lr, r2, r6, lsl #18
   17538:	lsl	r0, r7, #23
   1753c:	lsr	ip, r1, #28
   17540:	ldr	r1, [sp, #36]	; 0x24
   17544:	ldrd	r6, [sp, #200]	; 0xc8
   17548:	str	r3, [sp, #3620]	; 0xe24
   1754c:	ldrd	r2, [sp, #216]	; 0xd8
   17550:	str	lr, [sp, #3612]	; 0xe1c
   17554:	lsl	r1, r1, #30
   17558:	eor	r2, r2, r6
   1755c:	eor	r3, r3, r7
   17560:	ldrd	r6, [sp, #176]	; 0xb0
   17564:	strd	sl, [sp, #144]	; 0x90
   17568:	adds	sl, sl, r4
   1756c:	orr	lr, r0, r6, lsr #9
   17570:	str	lr, [sp, #3628]	; 0xe2c
   17574:	ldr	lr, [sp, #36]	; 0x24
   17578:	adc	fp, fp, r5
   1757c:	mov	r5, fp
   17580:	orr	ip, ip, lr, lsl #4
   17584:	str	ip, [sp, #3632]	; 0xe30
   17588:	ldr	ip, [sp, #32]
   1758c:	mov	fp, r7
   17590:	lsl	r0, r6, #23
   17594:	orr	r1, r1, ip, lsr #2
   17598:	str	r1, [sp, #3644]	; 0xe3c
   1759c:	lsr	r1, lr, #28
   175a0:	ldr	lr, [sp, #96]	; 0x60
   175a4:	mov	r4, sl
   175a8:	and	r7, r7, r3
   175ac:	lsr	lr, lr, #7
   175b0:	str	lr, [sp, #544]	; 0x220
   175b4:	orr	lr, r0, fp, lsr #9
   175b8:	ldrd	sl, [sp, #48]	; 0x30
   175bc:	mov	r3, r7
   175c0:	and	r6, r6, r2
   175c4:	adds	sl, sl, r4
   175c8:	adc	fp, fp, r5
   175cc:	ldrd	r4, [sp, #216]	; 0xd8
   175d0:	mov	r2, r6
   175d4:	ldrd	r6, [sp, #32]
   175d8:	eor	r5, r5, r3
   175dc:	add	r3, sp, #3600	; 0xe10
   175e0:	eor	r4, r4, r2
   175e4:	add	r3, r3, #8
   175e8:	strd	r4, [sp, #48]	; 0x30
   175ec:	ldrd	r4, [r3]
   175f0:	add	r3, sp, #3616	; 0xe20
   175f4:	orr	r1, r1, r6, lsl #4
   175f8:	ldrd	r2, [r3]
   175fc:	str	r1, [sp, #3636]	; 0xe34
   17600:	ldr	r1, [sp, #96]	; 0x60
   17604:	lsl	ip, r6, #30
   17608:	eor	r4, r4, r2
   1760c:	lsr	r0, r1, #1
   17610:	eor	r5, r5, r3
   17614:	orr	r1, ip, r7, lsr #2
   17618:	ldrd	r2, [sp, #96]	; 0x60
   1761c:	str	lr, [sp, #3624]	; 0xe28
   17620:	lsl	lr, r7, #25
   17624:	str	r1, [sp, #3640]	; 0xe38
   17628:	orr	r1, lr, r6, lsr #7
   1762c:	str	r1, [sp, #3652]	; 0xe44
   17630:	lsl	r1, r6, #25
   17634:	str	r1, [sp, #56]	; 0x38
   17638:	orr	r1, r0, r3, lsl #31
   1763c:	lsr	r0, r2, #8
   17640:	str	r1, [sp, #3656]	; 0xe48
   17644:	orr	r1, r0, r3, lsl #24
   17648:	mov	r6, r4
   1764c:	mov	r7, r5
   17650:	str	r1, [sp, #3664]	; 0xe50
   17654:	ldrd	r4, [sp, #160]	; 0xa0
   17658:	ldrd	r0, [sp, #32]
   1765c:	ldr	ip, [sp, #544]	; 0x220
   17660:	add	lr, sp, #3632	; 0xe30
   17664:	orr	ip, ip, r3, lsl #25
   17668:	str	ip, [sp, #544]	; 0x220
   1766c:	orr	r4, r4, r0
   17670:	ldr	r0, [sp, #56]	; 0x38
   17674:	orr	r5, r5, r1
   17678:	orr	r1, r0, r1, lsr #7
   1767c:	str	r1, [sp, #3648]	; 0xe40
   17680:	add	r1, sp, #3616	; 0xe20
   17684:	add	r1, r1, #8
   17688:	lsr	ip, r3, #1
   1768c:	ldrd	r0, [r1]
   17690:	ldrd	r2, [sp, #48]	; 0x30
   17694:	add	lr, lr, #8
   17698:	eor	r1, r1, r7
   1769c:	mov	r7, r1
   176a0:	add	r1, sp, #3632	; 0xe30
   176a4:	adds	r2, r2, sl
   176a8:	eor	r0, r0, r6
   176ac:	adc	r3, r3, fp
   176b0:	mov	r6, r0
   176b4:	ldrd	sl, [lr]
   176b8:	ldrd	r0, [r1]
   176bc:	adds	r2, r2, r6
   176c0:	adc	r3, r3, r7
   176c4:	eor	r0, r0, sl
   176c8:	eor	r1, r1, fp
   176cc:	ldrd	sl, [sp, #96]	; 0x60
   176d0:	ldrd	r6, [sp, #32]
   176d4:	and	r5, r5, r9
   176d8:	lsr	lr, fp, #7
   176dc:	orr	ip, ip, sl, lsl #31
   176e0:	str	lr, [sp, #548]	; 0x224
   176e4:	ldr	lr, [sp, #80]	; 0x50
   176e8:	str	ip, [sp, #3660]	; 0xe4c
   176ec:	lsr	ip, fp, #8
   176f0:	orr	ip, ip, sl, lsl #24
   176f4:	ldrd	sl, [sp, #160]	; 0xa0
   176f8:	lsr	lr, lr, #6
   176fc:	str	lr, [sp, #552]	; 0x228
   17700:	add	lr, sp, #3648	; 0xe40
   17704:	and	sl, sl, r6
   17708:	and	fp, fp, r7
   1770c:	mov	r6, sl
   17710:	mov	r7, fp
   17714:	ldrd	sl, [lr]
   17718:	orr	r5, r5, r7
   1771c:	ldr	r7, [sp, #552]	; 0x228
   17720:	eor	sl, sl, r0
   17724:	eor	fp, fp, r1
   17728:	mov	r0, sl
   1772c:	mov	r1, fp
   17730:	ldrd	sl, [sp, #80]	; 0x50
   17734:	and	r4, r4, r8
   17738:	orr	r4, r4, r6
   1773c:	orr	r7, r7, fp, lsl #26
   17740:	str	r7, [sp, #552]	; 0x228
   17744:	ldrd	r6, [sp, #208]	; 0xd0
   17748:	str	ip, [sp, #3668]	; 0xe54
   1774c:	ldr	ip, [sp, #80]	; 0x50
   17750:	adds	r6, r6, r2
   17754:	adc	r7, r7, r3
   17758:	lsr	ip, ip, #19
   1775c:	adds	r4, r4, r0
   17760:	adc	r5, r5, r1
   17764:	lsl	lr, fp, #3
   17768:	orr	ip, ip, fp, lsl #13
   1776c:	add	r1, sp, #3648	; 0xe40
   17770:	str	ip, [sp, #3672]	; 0xe58
   17774:	strd	r6, [sp, #120]	; 0x78
   17778:	orr	ip, lr, sl, lsr #29
   1777c:	add	r1, r1, #8
   17780:	add	r6, sp, #3664	; 0xe50
   17784:	str	ip, [sp, #3684]	; 0xe64
   17788:	lsl	ip, sl, #3
   1778c:	ldrd	r6, [r6]
   17790:	ldrd	r0, [r1]
   17794:	orr	ip, ip, fp, lsr #29
   17798:	str	ip, [sp, #3680]	; 0xe60
   1779c:	add	ip, sp, #544	; 0x220
   177a0:	eor	r0, r0, r6
   177a4:	eor	r1, r1, r7
   177a8:	ldrd	r6, [ip]
   177ac:	lsr	ip, fp, #6
   177b0:	lsr	lr, fp, #19
   177b4:	eor	r6, r6, r0
   177b8:	mov	r0, r6
   177bc:	eor	r7, r7, r1
   177c0:	adds	r6, r4, r2
   177c4:	mov	r1, r7
   177c8:	adc	r7, r5, r3
   177cc:	add	r3, sp, #3664	; 0xe50
   177d0:	str	ip, [sp, #556]	; 0x22c
   177d4:	add	r3, r3, #8
   177d8:	add	ip, sp, #3680	; 0xe60
   177dc:	orr	lr, lr, sl, lsl #13
   177e0:	ldrd	r4, [ip]
   177e4:	str	lr, [sp, #3676]	; 0xe5c
   177e8:	ldrd	r2, [r3]
   177ec:	strd	r6, [sp, #56]	; 0x38
   177f0:	eor	r2, r2, r4
   177f4:	eor	r3, r3, r5
   177f8:	mov	r6, r2
   177fc:	mov	r7, r3
   17800:	ldrd	r2, [sp, #88]	; 0x58
   17804:	ldrd	sl, [sp, #120]	; 0x78
   17808:	add	r5, pc, #856	; 0x358
   1780c:	ldrd	r4, [r5]
   17810:	adds	r2, r2, r0
   17814:	adc	r3, r3, r1
   17818:	mov	r1, r3
   1781c:	add	r3, sp, #552	; 0x228
   17820:	mov	r0, r2
   17824:	ldrd	r2, [r3]
   17828:	lsr	ip, sl, #14
   1782c:	lsr	lr, sl, #18
   17830:	eor	r2, r2, r6
   17834:	eor	r3, r3, r7
   17838:	mov	r6, r2
   1783c:	mov	r7, r3
   17840:	ldrd	r2, [sp, #136]	; 0x88
   17844:	adds	r2, r2, r0
   17848:	adc	r3, r3, r1
   1784c:	mov	r0, r2
   17850:	mov	r1, r3
   17854:	orr	r3, ip, fp, lsl #18
   17858:	adds	sl, r0, r6
   1785c:	str	r3, [sp, #3688]	; 0xe68
   17860:	orr	r3, lr, fp, lsl #14
   17864:	lsr	r2, fp, #14
   17868:	str	r3, [sp, #3696]	; 0xe70
   1786c:	lsr	r3, fp, #18
   17870:	adc	fp, r1, r7
   17874:	ldrd	r6, [sp, #56]	; 0x38
   17878:	ldr	r1, [sp, #124]	; 0x7c
   1787c:	strd	sl, [sp, #168]	; 0xa8
   17880:	lsr	ip, r6, #28
   17884:	lsl	r0, r1, #23
   17888:	lsl	r1, r7, #30
   1788c:	ldrd	r6, [sp, #120]	; 0x78
   17890:	adds	sl, sl, r4
   17894:	adc	fp, fp, r5
   17898:	orr	lr, r2, r6, lsl #18
   1789c:	str	lr, [sp, #3692]	; 0xe6c
   178a0:	ldr	lr, [sp, #120]	; 0x78
   178a4:	orr	r3, r3, r6, lsl #14
   178a8:	str	r3, [sp, #3700]	; 0xe74
   178ac:	orr	lr, r0, lr, lsr #9
   178b0:	str	lr, [sp, #3708]	; 0xe7c
   178b4:	ldr	lr, [sp, #60]	; 0x3c
   178b8:	ldrd	r6, [sp, #200]	; 0xc8
   178bc:	ldrd	r2, [sp, #176]	; 0xb0
   178c0:	orr	ip, ip, lr, lsl #4
   178c4:	mov	r4, sl
   178c8:	mov	r5, fp
   178cc:	ldrd	sl, [sp, #120]	; 0x78
   178d0:	str	ip, [sp, #3712]	; 0xe80
   178d4:	ldr	ip, [sp, #56]	; 0x38
   178d8:	eor	r2, r2, r6
   178dc:	eor	r3, r3, r7
   178e0:	and	sl, sl, r2
   178e4:	and	fp, fp, r3
   178e8:	orr	r1, r1, ip, lsr #2
   178ec:	mov	r2, sl
   178f0:	mov	r3, fp
   178f4:	ldr	r0, [sp, #120]	; 0x78
   178f8:	ldrd	sl, [sp, #56]	; 0x38
   178fc:	str	r1, [sp, #3724]	; 0xe8c
   17900:	lsr	r1, lr, #28
   17904:	ldr	lr, [sp, #124]	; 0x7c
   17908:	lsl	r0, r0, #23
   1790c:	lsl	ip, sl, #30
   17910:	orr	lr, r0, lr, lsr #9
   17914:	orr	ip, ip, fp, lsr #2
   17918:	lsl	r0, fp, #25
   1791c:	str	ip, [sp, #3720]	; 0xe88
   17920:	orr	ip, r0, sl, lsr #7
   17924:	orr	r1, r1, sl, lsl #4
   17928:	str	ip, [sp, #3732]	; 0xe94
   1792c:	add	r0, sp, #3680	; 0xe60
   17930:	lsl	ip, sl, #25
   17934:	ldrd	sl, [sp, #216]	; 0xd8
   17938:	add	r0, r0, #8
   1793c:	eor	r6, r6, r2
   17940:	eor	r7, r7, r3
   17944:	adds	sl, sl, r4
   17948:	mov	r2, r6
   1794c:	mov	r3, r7
   17950:	ldrd	r6, [r0]
   17954:	add	r0, sp, #3696	; 0xe70
   17958:	adc	fp, fp, r5
   1795c:	mov	r4, sl
   17960:	mov	r5, fp
   17964:	ldrd	sl, [r0]
   17968:	str	r1, [sp, #3716]	; 0xe84
   1796c:	ldr	r1, [sp, #152]	; 0x98
   17970:	eor	r6, r6, sl
   17974:	eor	r7, r7, fp
   17978:	str	lr, [sp, #3704]	; 0xe78
   1797c:	ldrd	sl, [sp, #152]	; 0x98
   17980:	add	lr, sp, #3696	; 0xe70
   17984:	add	lr, lr, #8
   17988:	adds	r2, r2, r4
   1798c:	lsr	r1, r1, #1
   17990:	adc	r3, r3, r5
   17994:	orr	r1, r1, fp, lsl #31
   17998:	ldrd	r4, [lr]
   1799c:	str	r1, [sp, #3736]	; 0xe98
   179a0:	lsr	r1, sl, #8
   179a4:	orr	r1, r1, fp, lsl #24
   179a8:	add	lr, sp, #3712	; 0xe80
   179ac:	str	r1, [sp, #3744]	; 0xea0
   179b0:	eor	r4, r4, r6
   179b4:	lsr	r1, sl, #7
   179b8:	eor	r5, r5, r7
   179bc:	ldrd	sl, [sp, #56]	; 0x38
   179c0:	str	r1, [sp, #560]	; 0x230
   179c4:	mov	r6, r4
   179c8:	ldrd	r0, [sp, #32]
   179cc:	mov	r7, r5
   179d0:	ldrd	r4, [lr]
   179d4:	add	lr, sp, #3712	; 0xe80
   179d8:	add	lr, lr, #8
   179dc:	orr	r0, r0, sl
   179e0:	orr	r1, r1, fp
   179e4:	orr	ip, ip, fp, lsr #7
   179e8:	ldrd	sl, [lr]
   179ec:	str	ip, [sp, #3728]	; 0xe90
   179f0:	ldr	ip, [sp, #156]	; 0x9c
   179f4:	eor	r4, r4, sl
   179f8:	eor	r5, r5, fp
   179fc:	lsr	ip, ip, #1
   17a00:	strd	r4, [sp, #88]	; 0x58
   17a04:	ldrd	r4, [sp, #160]	; 0xa0
   17a08:	ldrd	sl, [sp, #144]	; 0x90
   17a0c:	and	r4, r4, r0
   17a10:	and	r5, r5, r1
   17a14:	mov	r0, r4
   17a18:	mov	r1, r5
   17a1c:	ldrd	r4, [sp, #152]	; 0x98
   17a20:	lsr	lr, sl, #6
   17a24:	orr	ip, ip, r4, lsl #31
   17a28:	str	ip, [sp, #3740]	; 0xe9c
   17a2c:	lsr	ip, r5, #8
   17a30:	orr	ip, ip, r4, lsl #24
   17a34:	str	ip, [sp, #3748]	; 0xea4
   17a38:	ldr	ip, [sp, #560]	; 0x230
   17a3c:	adds	r4, r2, r6
   17a40:	orr	ip, ip, r5, lsl #25
   17a44:	adc	r5, r3, r7
   17a48:	ldrd	r6, [sp, #56]	; 0x38
   17a4c:	strd	r4, [sp, #48]	; 0x30
   17a50:	ldrd	r4, [sp, #32]
   17a54:	str	ip, [sp, #560]	; 0x230
   17a58:	lsr	ip, sl, #19
   17a5c:	and	r4, r4, r6
   17a60:	and	r5, r5, r7
   17a64:	mov	r6, r4
   17a68:	mov	r7, r5
   17a6c:	orr	r6, r6, r0
   17a70:	orr	r7, r7, r1
   17a74:	lsl	r0, fp, #3
   17a78:	orr	r1, ip, fp, lsl #13
   17a7c:	str	r1, [sp, #3752]	; 0xea8
   17a80:	orr	r1, r0, sl, lsr #29
   17a84:	str	r1, [sp, #3764]	; 0xeb4
   17a88:	ldr	r1, [sp, #156]	; 0x9c
   17a8c:	add	r3, sp, #3728	; 0xe90
   17a90:	lsl	ip, sl, #3
   17a94:	lsr	r1, r1, #7
   17a98:	str	r1, [sp, #564]	; 0x234
   17a9c:	mov	r1, lr
   17aa0:	orr	r1, r1, fp, lsl #26
   17aa4:	str	r1, [sp, #568]	; 0x238
   17aa8:	ldrd	r0, [sp, #48]	; 0x30
   17aac:	ldrd	r4, [r3]
   17ab0:	ldrd	r2, [sp, #88]	; 0x58
   17ab4:	adds	r0, r0, r8
   17ab8:	adc	r1, r1, r9
   17abc:	eor	r3, r3, r5
   17ac0:	mov	r5, r3
   17ac4:	lsr	r3, fp, #19
   17ac8:	strd	r0, [sp, #208]	; 0xd0
   17acc:	orr	r1, r3, sl, lsl #13
   17ad0:	add	r3, sp, #3728	; 0xe90
   17ad4:	add	r3, r3, #8
   17ad8:	str	r1, [sp, #3756]	; 0xeac
   17adc:	ldrd	r0, [r3]
   17ae0:	add	r3, sp, #3744	; 0xea0
   17ae4:	mov	lr, fp
   17ae8:	eor	r2, r2, r4
   17aec:	ldrd	sl, [r3]
   17af0:	add	r3, sp, #560	; 0x230
   17af4:	adds	r6, r6, r2
   17af8:	adc	r7, r7, r5
   17afc:	orr	ip, ip, lr, lsr #29
   17b00:	ldrd	r4, [r3]
   17b04:	str	ip, [sp, #3760]	; 0xeb0
   17b08:	add	r3, sp, #3744	; 0xea0
   17b0c:	lsr	ip, lr, #6
   17b10:	eor	r0, r0, sl
   17b14:	eor	r1, r1, fp
   17b18:	str	ip, [sp, #572]	; 0x23c
   17b1c:	add	r3, r3, #8
   17b20:	add	ip, sp, #3760	; 0xeb0
   17b24:	eor	r4, r4, r0
   17b28:	eor	r5, r5, r1
   17b2c:	mov	r0, r4
   17b30:	mov	r1, r5
   17b34:	ldrd	r8, [sp, #48]	; 0x30
   17b38:	ldrd	r4, [ip]
   17b3c:	ldrd	r2, [r3]
   17b40:	add	ip, sp, #568	; 0x238
   17b44:	adds	r8, r8, r6
   17b48:	ldrd	sl, [ip]
   17b4c:	eor	r2, r2, r4
   17b50:	eor	r3, r3, r5
   17b54:	adc	r9, r9, r7
   17b58:	mov	r6, r2
   17b5c:	mov	r7, r3
   17b60:	ldrd	r2, [sp, #96]	; 0x60
   17b64:	b	17b78 <abort@plt+0x7698>
   17b68:	blhi	febf0ae8 <stderr@@GLIBC_2.4+0xfebbcaa0>
   17b6c:	strvs	r7, [sl, #-852]	; 0xfffffcac
   17b70:	lfmcc	f3, 3, [r7], #-672	; 0xfffffd60
   17b74:			; <UNDEFINED> instruction: 0x766a0abb
   17b78:	ldrd	r4, [sp, #208]	; 0xd0
   17b7c:	eor	sl, sl, r6
   17b80:	eor	fp, fp, r7
   17b84:	adds	r2, r2, r0
   17b88:	mov	r6, sl
   17b8c:	mov	r7, fp
   17b90:	ldrd	sl, [sp, #72]	; 0x48
   17b94:	adc	r3, r3, r1
   17b98:	mov	r0, r2
   17b9c:	mov	r1, r3
   17ba0:	lsr	r3, r4, #18
   17ba4:	adds	sl, sl, r0
   17ba8:	orr	r3, r3, r5, lsl #14
   17bac:	lsr	r2, r4, #14
   17bb0:	adc	fp, fp, r1
   17bb4:	str	r3, [sp, #3776]	; 0xec0
   17bb8:	lsr	r3, r5, #18
   17bbc:	adds	sl, sl, r6
   17bc0:	orr	ip, r2, r5, lsl #18
   17bc4:	orr	r3, r3, r4, lsl #14
   17bc8:	lsr	r2, r5, #14
   17bcc:	mov	r1, fp
   17bd0:	adc	fp, r1, r7
   17bd4:	orr	lr, r2, r4, lsl #18
   17bd8:	mov	r6, r4
   17bdc:	str	r3, [sp, #3780]	; 0xec4
   17be0:	lsl	r1, r5, #23
   17be4:	ldrd	r2, [sp, #176]	; 0xb0
   17be8:	ldrd	r4, [sp, #120]	; 0x78
   17bec:	orr	r1, r1, r6, lsr #9
   17bf0:	str	r1, [sp, #3788]	; 0xecc
   17bf4:	eor	r4, r4, r2
   17bf8:	eor	r5, r5, r3
   17bfc:	mov	r2, r4
   17c00:	mov	r3, r5
   17c04:	sub	r5, pc, #156	; 0x9c
   17c08:	ldrd	r4, [r5]
   17c0c:	lsl	r1, r8, #30
   17c10:	orr	r1, r1, r9, lsr #2
   17c14:	adds	r4, r4, sl
   17c18:	adc	r5, r5, fp
   17c1c:	strd	sl, [sp, #192]	; 0xc0
   17c20:	ldrd	sl, [sp, #208]	; 0xd0
   17c24:	str	ip, [sp, #3768]	; 0xeb8
   17c28:	lsr	r0, r8, #28
   17c2c:	lsl	ip, r9, #30
   17c30:	str	r1, [sp, #3800]	; 0xed8
   17c34:	ldr	r1, [sp, #104]	; 0x68
   17c38:	str	lr, [sp, #3772]	; 0xebc
   17c3c:	orr	ip, ip, r8, lsr #2
   17c40:	orr	lr, r0, r9, lsl #4
   17c44:	lsr	r0, r9, #28
   17c48:	str	lr, [sp, #3792]	; 0xed0
   17c4c:	str	ip, [sp, #3804]	; 0xedc
   17c50:	orr	lr, r0, r8, lsl #4
   17c54:	lsl	ip, sl, #23
   17c58:	lsl	r0, r9, #25
   17c5c:	str	lr, [sp, #3796]	; 0xed4
   17c60:	lsr	lr, r1, #1
   17c64:	orr	r1, ip, fp, lsr #9
   17c68:	mov	r6, sl
   17c6c:	mov	r7, fp
   17c70:	str	r1, [sp, #3784]	; 0xec8
   17c74:	orr	r1, r0, r8, lsr #7
   17c78:	and	r6, r6, r2
   17c7c:	and	r7, r7, r3
   17c80:	str	r1, [sp, #3812]	; 0xee4
   17c84:	ldrd	r0, [sp, #176]	; 0xb0
   17c88:	mov	r2, r6
   17c8c:	mov	r3, r7
   17c90:	ldrd	r6, [sp, #200]	; 0xc8
   17c94:	eor	r1, r1, r3
   17c98:	mov	r3, r1
   17c9c:	adds	r6, r6, r4
   17ca0:	add	r1, sp, #3760	; 0xeb0
   17ca4:	mov	r4, r6
   17ca8:	add	r1, r1, #8
   17cac:	add	r6, sp, #3776	; 0xec0
   17cb0:	adc	r7, r7, r5
   17cb4:	eor	r0, r0, r2
   17cb8:	mov	r5, r7
   17cbc:	mov	r2, r0
   17cc0:	ldrd	r6, [r6]
   17cc4:	ldrd	r0, [r1]
   17cc8:	lsl	ip, r8, #25
   17ccc:	orr	ip, ip, r9, lsr #7
   17cd0:	eor	r0, r0, r6
   17cd4:	eor	r1, r1, r7
   17cd8:	strd	r0, [sp, #88]	; 0x58
   17cdc:	ldrd	r6, [sp, #104]	; 0x68
   17ce0:	adds	r0, r2, r4
   17ce4:	adc	r1, r3, r5
   17ce8:	add	r3, sp, #3776	; 0xec0
   17cec:	orr	lr, lr, r7, lsl #31
   17cf0:	add	r3, r3, #8
   17cf4:	str	lr, [sp, #3816]	; 0xee8
   17cf8:	lsr	lr, r6, #8
   17cfc:	strd	r0, [sp, #48]	; 0x30
   17d00:	ldrd	r2, [r3]
   17d04:	ldrd	r0, [sp, #88]	; 0x58
   17d08:	orr	lr, lr, r7, lsl #24
   17d0c:	str	lr, [sp, #3824]	; 0xef0
   17d10:	lsr	lr, r6, #7
   17d14:	str	lr, [sp, #576]	; 0x240
   17d18:	add	lr, sp, #3792	; 0xed0
   17d1c:	eor	r1, r1, r3
   17d20:	add	lr, lr, #8
   17d24:	add	r3, sp, #3792	; 0xed0
   17d28:	ldrd	r4, [lr]
   17d2c:	eor	r0, r0, r2
   17d30:	ldrd	r2, [r3]
   17d34:	mov	fp, r7
   17d38:	mov	sl, r6
   17d3c:	eor	r2, r2, r4
   17d40:	eor	r3, r3, r5
   17d44:	ldrd	r6, [sp, #56]	; 0x38
   17d48:	strd	r2, [sp, #88]	; 0x58
   17d4c:	ldrd	r2, [sp, #32]
   17d50:	orr	r7, r7, r9
   17d54:	str	ip, [sp, #3808]	; 0xee0
   17d58:	and	r3, r3, r7
   17d5c:	lsr	ip, fp, #1
   17d60:	mov	r7, r3
   17d64:	orr	r3, ip, sl, lsl #31
   17d68:	lsr	ip, fp, #8
   17d6c:	str	r3, [sp, #3820]	; 0xeec
   17d70:	orr	r3, ip, sl, lsl #24
   17d74:	str	r3, [sp, #3828]	; 0xef4
   17d78:	ldr	r3, [sp, #576]	; 0x240
   17d7c:	orr	r6, r6, r8
   17d80:	orr	r3, r3, fp, lsl #25
   17d84:	ldrd	sl, [sp, #168]	; 0xa8
   17d88:	and	r2, r2, r6
   17d8c:	str	r3, [sp, #576]	; 0x240
   17d90:	lsr	r3, sl, #6
   17d94:	str	r3, [sp, #584]	; 0x248
   17d98:	mov	r6, r2
   17d9c:	ldrd	r2, [sp, #48]	; 0x30
   17da0:	lsr	ip, sl, #19
   17da4:	orr	ip, ip, fp, lsl #13
   17da8:	adds	r2, r2, r0
   17dac:	adc	r3, r3, r1
   17db0:	ldrd	r0, [sp, #56]	; 0x38
   17db4:	str	ip, [sp, #3832]	; 0xef8
   17db8:	lsl	ip, sl, #3
   17dbc:	and	r0, r0, r8
   17dc0:	and	r1, r1, r9
   17dc4:	orr	ip, ip, fp, lsr #29
   17dc8:	strd	r0, [sp, #48]	; 0x30
   17dcc:	add	r1, sp, #3808	; 0xee0
   17dd0:	lsr	lr, fp, #19
   17dd4:	ldrd	r4, [r1]
   17dd8:	ldrd	r0, [sp, #88]	; 0x58
   17ddc:	orr	lr, lr, sl, lsl #13
   17de0:	eor	r0, r0, r4
   17de4:	eor	r1, r1, r5
   17de8:	mov	r4, r0
   17dec:	mov	r5, r1
   17df0:	ldrd	r0, [sp, #48]	; 0x30
   17df4:	orr	r1, r1, r7
   17df8:	mov	r7, r1
   17dfc:	lsl	r1, fp, #3
   17e00:	orr	r1, r1, sl, lsr #29
   17e04:	str	r1, [sp, #3844]	; 0xf04
   17e08:	ldr	r1, [sp, #108]	; 0x6c
   17e0c:	orr	r0, r0, r6
   17e10:	mov	r6, r0
   17e14:	lsr	r1, r1, #7
   17e18:	str	r1, [sp, #580]	; 0x244
   17e1c:	ldr	r1, [sp, #584]	; 0x248
   17e20:	orr	r1, r1, fp, lsl #26
   17e24:	str	r1, [sp, #584]	; 0x248
   17e28:	ldrd	r0, [sp, #160]	; 0xa0
   17e2c:	adds	r0, r0, r2
   17e30:	adc	r1, r1, r3
   17e34:	adds	r4, r4, r6
   17e38:	strd	r0, [sp, #96]	; 0x60
   17e3c:	add	r1, sp, #3808	; 0xee0
   17e40:	add	r1, r1, #8
   17e44:	add	r6, sp, #3824	; 0xef0
   17e48:	adc	r5, r5, r7
   17e4c:	ldrd	r0, [r1]
   17e50:	ldrd	r6, [r6]
   17e54:	str	ip, [sp, #3840]	; 0xf00
   17e58:	add	ip, sp, #576	; 0x240
   17e5c:	eor	r0, r0, r6
   17e60:	eor	r1, r1, r7
   17e64:	ldrd	r6, [ip]
   17e68:	lsr	ip, fp, #6
   17e6c:	str	ip, [sp, #588]	; 0x24c
   17e70:	eor	r6, r6, r0
   17e74:	mov	r0, r6
   17e78:	eor	r7, r7, r1
   17e7c:	adds	r6, r4, r2
   17e80:	mov	r1, r7
   17e84:	adc	r7, r5, r3
   17e88:	add	r3, sp, #3824	; 0xef0
   17e8c:	add	ip, sp, #3840	; 0xf00
   17e90:	add	r3, r3, #8
   17e94:	ldrd	sl, [ip]
   17e98:	str	lr, [sp, #3836]	; 0xefc
   17e9c:	ldrd	r2, [r3]
   17ea0:	add	ip, sp, #584	; 0x248
   17ea4:	strd	r6, [sp, #88]	; 0x58
   17ea8:	eor	r2, r2, sl
   17eac:	eor	r3, r3, fp
   17eb0:	ldrd	sl, [ip]
   17eb4:	mov	r4, r2
   17eb8:	mov	r5, r3
   17ebc:	ldrd	r2, [sp, #152]	; 0x98
   17ec0:	eor	sl, sl, r4
   17ec4:	eor	fp, fp, r5
   17ec8:	mov	r4, sl
   17ecc:	mov	r5, fp
   17ed0:	ldrd	sl, [sp, #40]	; 0x28
   17ed4:	adds	r2, r2, r0
   17ed8:	ldrd	r6, [sp, #96]	; 0x60
   17edc:	adc	r3, r3, r1
   17ee0:	mov	r0, r2
   17ee4:	mov	r1, r3
   17ee8:	adds	sl, sl, r0
   17eec:	adc	fp, fp, r1
   17ef0:	lsr	r3, r6, #18
   17ef4:	adds	sl, sl, r4
   17ef8:	mov	r1, fp
   17efc:	adc	fp, r1, r5
   17f00:	orr	r3, r3, r7, lsl #14
   17f04:	ldrd	r4, [sp, #88]	; 0x58
   17f08:	lsr	r2, r6, #14
   17f0c:	str	r3, [sp, #3856]	; 0xf10
   17f10:	lsr	r3, r7, #18
   17f14:	orr	ip, r2, r7, lsl #18
   17f18:	orr	r3, r3, r6, lsl #14
   17f1c:	lsr	r2, r7, #14
   17f20:	strd	r4, [sp, #48]	; 0x30
   17f24:	orr	lr, r2, r6, lsl #18
   17f28:	str	ip, [sp, #3848]	; 0xf08
   17f2c:	str	r3, [sp, #3860]	; 0xf14
   17f30:	lsr	ip, r4, #28
   17f34:	ldrd	r2, [sp, #208]	; 0xd0
   17f38:	ldrd	r4, [sp, #120]	; 0x78
   17f3c:	ldr	r1, [sp, #52]	; 0x34
   17f40:	str	lr, [sp, #3852]	; 0xf0c
   17f44:	eor	r4, r4, r2
   17f48:	eor	r5, r5, r3
   17f4c:	mov	r2, r4
   17f50:	mov	r3, r5
   17f54:	ldrd	r4, [sp, #48]	; 0x30
   17f58:	lsl	r0, r1, #30
   17f5c:	lsl	r1, r7, #23
   17f60:	orr	ip, ip, r5, lsl #4
   17f64:	str	ip, [sp, #3872]	; 0xf20
   17f68:	orr	ip, r0, r4, lsr #2
   17f6c:	lsr	lr, r5, #28
   17f70:	str	ip, [sp, #3884]	; 0xf2c
   17f74:	lsl	ip, r4, #30
   17f78:	add	r5, pc, #872	; 0x368
   17f7c:	ldrd	r4, [r5]
   17f80:	orr	r1, r1, r6, lsr #9
   17f84:	strd	sl, [sp, #152]	; 0x98
   17f88:	adds	r4, r4, sl
   17f8c:	mov	r0, r4
   17f90:	mov	r4, r6
   17f94:	adc	r5, r5, fp
   17f98:	and	r4, r4, r2
   17f9c:	mov	r2, r4
   17fa0:	mov	fp, r7
   17fa4:	lsl	r4, r6, #23
   17fa8:	str	r1, [sp, #3868]	; 0xf1c
   17fac:	mov	r1, r5
   17fb0:	mov	r5, r7
   17fb4:	ldrd	r6, [sp, #88]	; 0x58
   17fb8:	and	r5, r5, r3
   17fbc:	mov	r3, r5
   17fc0:	orr	ip, ip, r7, lsr #2
   17fc4:	str	ip, [sp, #3880]	; 0xf28
   17fc8:	ldr	ip, [sp, #8]
   17fcc:	orr	lr, lr, r6, lsl #4
   17fd0:	lsl	r5, r7, #25
   17fd4:	str	lr, [sp, #3876]	; 0xf24
   17fd8:	lsr	lr, ip, #1
   17fdc:	orr	ip, r4, fp, lsr #9
   17fe0:	str	ip, [sp, #3864]	; 0xf18
   17fe4:	orr	ip, r5, r6, lsr #7
   17fe8:	str	ip, [sp, #3892]	; 0xf34
   17fec:	mov	r5, r7
   17ff0:	mov	r4, r6
   17ff4:	lsl	ip, r6, #25
   17ff8:	ldrd	r6, [sp, #176]	; 0xb0
   17ffc:	add	sl, sp, #3856	; 0xf10
   18000:	orr	r4, r4, r8
   18004:	adds	r6, r6, r0
   18008:	adc	r7, r7, r1
   1800c:	mov	r0, r6
   18010:	mov	r1, r7
   18014:	ldrd	r6, [sp, #120]	; 0x78
   18018:	ldrd	sl, [sl]
   1801c:	eor	r6, r6, r2
   18020:	mov	r2, r6
   18024:	add	r6, sp, #3840	; 0xf00
   18028:	add	r6, r6, #8
   1802c:	eor	r7, r7, r3
   18030:	mov	r3, r7
   18034:	ldrd	r6, [r6]
   18038:	adds	r2, r2, r0
   1803c:	adc	r3, r3, r1
   18040:	eor	r7, r7, fp
   18044:	ldr	fp, [sp, #12]
   18048:	eor	r6, r6, sl
   1804c:	add	r1, sp, #3856	; 0xf10
   18050:	orr	lr, lr, fp, lsl #31
   18054:	ldrd	sl, [sp, #8]
   18058:	str	lr, [sp, #3896]	; 0xf38
   1805c:	add	r1, r1, #8
   18060:	lsr	lr, sl, #8
   18064:	orr	lr, lr, fp, lsl #24
   18068:	str	lr, [sp, #3904]	; 0xf40
   1806c:	ldr	lr, [sp, #8]
   18070:	ldrd	r0, [r1]
   18074:	mov	fp, r5
   18078:	lsr	lr, lr, #7
   1807c:	str	lr, [sp, #592]	; 0x250
   18080:	eor	r1, r1, r7
   18084:	add	lr, sp, #3872	; 0xf20
   18088:	mov	r7, r1
   1808c:	add	lr, lr, #8
   18090:	add	r1, sp, #3872	; 0xf20
   18094:	eor	r0, r0, r6
   18098:	orr	ip, ip, fp, lsr #7
   1809c:	mov	r6, r0
   180a0:	ldrd	sl, [lr]
   180a4:	ldrd	r0, [r1]
   180a8:	orr	r5, r5, r9
   180ac:	str	ip, [sp, #3888]	; 0xf30
   180b0:	eor	r0, r0, sl
   180b4:	eor	r1, r1, fp
   180b8:	ldrd	sl, [sp, #56]	; 0x38
   180bc:	ldr	ip, [sp, #12]
   180c0:	adds	r2, r2, r6
   180c4:	and	sl, sl, r4
   180c8:	and	fp, fp, r5
   180cc:	mov	r4, sl
   180d0:	mov	r5, fp
   180d4:	ldrd	sl, [sp, #8]
   180d8:	lsr	ip, ip, #1
   180dc:	adc	r3, r3, r7
   180e0:	orr	ip, ip, sl, lsl #31
   180e4:	str	ip, [sp, #3900]	; 0xf3c
   180e8:	lsr	ip, fp, #8
   180ec:	orr	ip, ip, sl, lsl #24
   180f0:	str	ip, [sp, #3908]	; 0xf44
   180f4:	ldr	ip, [sp, #592]	; 0x250
   180f8:	ldrd	r6, [sp, #88]	; 0x58
   180fc:	orr	ip, ip, fp, lsl #25
   18100:	ldrd	sl, [sp, #192]	; 0xc0
   18104:	and	r6, r6, r8
   18108:	and	r7, r7, r9
   1810c:	lsr	lr, sl, #6
   18110:	str	lr, [sp, #600]	; 0x258
   18114:	add	lr, sp, #3888	; 0xf30
   18118:	strd	r6, [sp, #48]	; 0x30
   1811c:	ldrd	r6, [lr]
   18120:	str	ip, [sp, #592]	; 0x250
   18124:	lsr	ip, sl, #19
   18128:	eor	r6, r6, r0
   1812c:	eor	r7, r7, r1
   18130:	mov	r0, r6
   18134:	mov	r1, r7
   18138:	ldrd	r6, [sp, #48]	; 0x30
   1813c:	orr	ip, ip, fp, lsl #13
   18140:	str	ip, [sp, #3912]	; 0xf48
   18144:	orr	r7, r7, r5
   18148:	mov	r5, r7
   1814c:	ldr	r7, [sp, #12]
   18150:	orr	r6, r6, r4
   18154:	mov	r4, r6
   18158:	lsr	r7, r7, #7
   1815c:	str	r7, [sp, #596]	; 0x254
   18160:	ldr	r7, [sp, #600]	; 0x258
   18164:	lsl	r6, fp, #3
   18168:	orr	ip, r6, sl, lsr #29
   1816c:	orr	r7, r7, fp, lsl #26
   18170:	str	ip, [sp, #3924]	; 0xf54
   18174:	str	r7, [sp, #600]	; 0x258
   18178:	ldrd	r6, [sp, #32]
   1817c:	lsl	ip, sl, #3
   18180:	orr	ip, ip, fp, lsr #29
   18184:	adds	r6, r6, r2
   18188:	adc	r7, r7, r3
   1818c:	adds	r4, r4, r0
   18190:	adc	r5, r5, r1
   18194:	add	r1, sp, #3888	; 0xf30
   18198:	strd	r6, [sp, #176]	; 0xb0
   1819c:	add	r1, r1, #8
   181a0:	add	r6, sp, #3904	; 0xf40
   181a4:	ldrd	r0, [r1]
   181a8:	ldrd	r6, [r6]
   181ac:	str	ip, [sp, #3920]	; 0xf50
   181b0:	add	ip, sp, #592	; 0x250
   181b4:	eor	r0, r0, r6
   181b8:	eor	r1, r1, r7
   181bc:	ldrd	r6, [ip]
   181c0:	lsr	ip, fp, #6
   181c4:	str	ip, [sp, #604]	; 0x25c
   181c8:	eor	r6, r6, r0
   181cc:	mov	r0, r6
   181d0:	eor	r7, r7, r1
   181d4:	adds	r6, r4, r2
   181d8:	mov	r1, r7
   181dc:	adc	r7, r5, r3
   181e0:	add	r3, sp, #3904	; 0xf40
   181e4:	lsr	lr, fp, #19
   181e8:	add	ip, sp, #3920	; 0xf50
   181ec:	add	r3, r3, #8
   181f0:	orr	lr, lr, sl, lsl #13
   181f4:	ldrd	r4, [ip]
   181f8:	str	lr, [sp, #3916]	; 0xf4c
   181fc:	ldrd	r2, [r3]
   18200:	ldrd	sl, [sp, #176]	; 0xb0
   18204:	add	ip, sp, #600	; 0x258
   18208:	eor	r2, r2, r4
   1820c:	eor	r3, r3, r5
   18210:	strd	r6, [sp, #48]	; 0x30
   18214:	mov	r6, r2
   18218:	mov	r7, r3
   1821c:	lsr	r2, sl, #14
   18220:	lsr	r3, sl, #18
   18224:	ldrd	sl, [ip]
   18228:	ldrd	r4, [sp, #104]	; 0x68
   1822c:	eor	sl, sl, r6
   18230:	eor	fp, fp, r7
   18234:	mov	r6, sl
   18238:	mov	r7, fp
   1823c:	ldrd	sl, [sp, #24]
   18240:	adds	r4, r4, r0
   18244:	adc	r5, r5, r1
   18248:	mov	r0, r4
   1824c:	adds	sl, sl, r0
   18250:	mov	r1, r5
   18254:	adc	fp, fp, r1
   18258:	mov	r0, sl
   1825c:	mov	r1, fp
   18260:	ldrd	sl, [sp, #176]	; 0xb0
   18264:	adds	sl, r0, r6
   18268:	add	r5, pc, #128	; 0x80
   1826c:	ldrd	r4, [r5]
   18270:	orr	r3, r3, fp, lsl #14
   18274:	orr	ip, r2, fp, lsl #18
   18278:	str	r3, [sp, #3936]	; 0xf60
   1827c:	lsr	r2, fp, #14
   18280:	lsr	r3, fp, #18
   18284:	adc	fp, r1, r7
   18288:	ldrd	r6, [sp, #48]	; 0x30
   1828c:	str	ip, [sp, #3928]	; 0xf58
   18290:	lsr	r0, r6, #28
   18294:	lsl	ip, r7, #30
   18298:	ldrd	r6, [sp, #176]	; 0xb0
   1829c:	str	r0, [sp, #32]
   182a0:	orr	r1, r2, r6, lsl #18
   182a4:	orr	r3, r3, r6, lsl #14
   182a8:	str	r1, [sp, #3932]	; 0xf5c
   182ac:	str	r3, [sp, #3940]	; 0xf64
   182b0:	ldrd	r0, [sp, #208]	; 0xd0
   182b4:	ldrd	r2, [sp, #96]	; 0x60
   182b8:	lsl	lr, r7, #23
   182bc:	eor	r1, r1, r3
   182c0:	mov	r3, r1
   182c4:	eor	r0, r0, r2
   182c8:	ldr	r1, [sp, #52]	; 0x34
   182cc:	mov	r2, r0
   182d0:	ldr	r0, [sp, #32]
   182d4:	orr	r1, r0, r1, lsl #4
   182d8:	str	r1, [sp, #3952]	; 0xf70
   182dc:	ldr	r1, [sp, #52]	; 0x34
   182e0:	lsr	r0, r1, #28
   182e4:	b	182f8 <abort@plt+0x7e18>
   182e8:	strbmi	sl, [sp, r6, ror #29]!
   182ec:	bichi	ip, r2, lr, lsr #18
   182f0:	strne	r3, [r2], #1339	; 0x53b
   182f4:	rsbsls	r2, r2, #34048	; 0x8500
   182f8:	ldr	r1, [sp, #48]	; 0x30
   182fc:	orr	r1, ip, r1, lsr #2
   18300:	str	r1, [sp, #3964]	; 0xf7c
   18304:	orr	r1, lr, r6, lsr #9
   18308:	str	r1, [sp, #3948]	; 0xf6c
   1830c:	ldr	r1, [sp, #48]	; 0x30
   18310:	strd	sl, [sp, #160]	; 0xa0
   18314:	adds	sl, sl, r4
   18318:	adc	fp, fp, r5
   1831c:	mov	r4, sl
   18320:	mov	sl, r6
   18324:	mov	r5, fp
   18328:	mov	fp, r7
   1832c:	and	r7, r7, r3
   18330:	mov	r3, r7
   18334:	lsl	ip, sl, #23
   18338:	mov	r7, fp
   1833c:	ldrd	sl, [sp, #48]	; 0x30
   18340:	and	r6, r6, r2
   18344:	mov	r2, r6
   18348:	orr	lr, r0, sl, lsl #4
   1834c:	orr	ip, ip, r7, lsr #9
   18350:	lsl	r0, fp, #25
   18354:	ldrd	r6, [sp, #208]	; 0xd0
   18358:	str	ip, [sp, #3944]	; 0xf68
   1835c:	lsl	r1, r1, #30
   18360:	orr	ip, r0, sl, lsr #7
   18364:	add	r0, sp, #3920	; 0xf50
   18368:	orr	r1, r1, fp, lsr #2
   1836c:	str	ip, [sp, #3972]	; 0xf84
   18370:	add	r0, r0, #8
   18374:	lsl	ip, sl, #25
   18378:	ldrd	sl, [sp, #120]	; 0x78
   1837c:	eor	r6, r6, r2
   18380:	eor	r7, r7, r3
   18384:	mov	r2, r6
   18388:	mov	r3, r7
   1838c:	ldrd	r6, [r0]
   18390:	add	r0, sp, #3936	; 0xf60
   18394:	adds	sl, sl, r4
   18398:	adc	fp, fp, r5
   1839c:	ldrd	r4, [r0]
   183a0:	str	r1, [sp, #3960]	; 0xf78
   183a4:	ldr	r1, [sp, #16]
   183a8:	eor	r6, r6, r4
   183ac:	eor	r7, r7, r5
   183b0:	ldrd	r4, [sp, #16]
   183b4:	lsr	r1, r1, #1
   183b8:	str	lr, [sp, #3956]	; 0xf74
   183bc:	orr	r1, r1, r5, lsl #31
   183c0:	str	r1, [sp, #3976]	; 0xf88
   183c4:	lsr	r1, r4, #8
   183c8:	orr	r1, r1, r5, lsl #24
   183cc:	str	r1, [sp, #3984]	; 0xf90
   183d0:	lsr	r1, r4, #7
   183d4:	str	r1, [sp, #608]	; 0x260
   183d8:	ldrd	r4, [sp, #48]	; 0x30
   183dc:	ldrd	r0, [sp, #88]	; 0x58
   183e0:	add	lr, sp, #3936	; 0xf60
   183e4:	add	lr, lr, #8
   183e8:	orr	ip, ip, r5, lsr #7
   183ec:	orr	r0, r0, r4
   183f0:	orr	r1, r1, r5
   183f4:	ldrd	r4, [lr]
   183f8:	add	lr, sp, #3952	; 0xf70
   183fc:	adds	r2, r2, sl
   18400:	eor	r4, r4, r6
   18404:	eor	r5, r5, r7
   18408:	mov	r6, r4
   1840c:	mov	r7, r5
   18410:	ldrd	r4, [lr]
   18414:	add	lr, sp, #3952	; 0xf70
   18418:	add	lr, lr, #8
   1841c:	adc	r3, r3, fp
   18420:	ldrd	sl, [lr]
   18424:	str	ip, [sp, #3968]	; 0xf80
   18428:	ldr	ip, [sp, #20]
   1842c:	eor	r4, r4, sl
   18430:	eor	r5, r5, fp
   18434:	ldrd	sl, [sp, #16]
   18438:	lsr	ip, ip, #1
   1843c:	and	r0, r0, r8
   18440:	orr	ip, ip, sl, lsl #31
   18444:	str	ip, [sp, #3980]	; 0xf8c
   18448:	lsr	ip, fp, #8
   1844c:	orr	ip, ip, sl, lsl #24
   18450:	str	ip, [sp, #3988]	; 0xf94
   18454:	ldr	ip, [sp, #608]	; 0x260
   18458:	and	r1, r1, r9
   1845c:	orr	ip, ip, fp, lsl #25
   18460:	ldrd	sl, [sp, #152]	; 0x98
   18464:	str	ip, [sp, #608]	; 0x260
   18468:	lsr	lr, sl, #6
   1846c:	lsr	ip, sl, #19
   18470:	adds	sl, r2, r6
   18474:	adc	fp, r3, r7
   18478:	str	lr, [sp, #616]	; 0x268
   1847c:	ldrd	r6, [sp, #88]	; 0x58
   18480:	strd	sl, [sp, #32]
   18484:	ldrd	sl, [sp, #48]	; 0x30
   18488:	add	r3, sp, #3968	; 0xf80
   1848c:	and	r6, r6, sl
   18490:	and	r7, r7, fp
   18494:	ldrd	sl, [r3]
   18498:	ldr	r3, [sp, #20]
   1849c:	orr	r0, r0, r6
   184a0:	eor	sl, sl, r4
   184a4:	eor	fp, fp, r5
   184a8:	mov	r4, sl
   184ac:	mov	r5, fp
   184b0:	ldrd	sl, [sp, #152]	; 0x98
   184b4:	lsr	r3, r3, #7
   184b8:	str	r3, [sp, #612]	; 0x264
   184bc:	lsl	r6, fp, #3
   184c0:	orr	r3, ip, fp, lsl #13
   184c4:	str	r3, [sp, #3992]	; 0xf98
   184c8:	orr	r3, r6, sl, lsr #29
   184cc:	str	r3, [sp, #4004]	; 0xfa4
   184d0:	ldr	r3, [sp, #616]	; 0x268
   184d4:	orr	r1, r1, r7
   184d8:	orr	r3, r3, fp, lsl #26
   184dc:	mov	r7, fp
   184e0:	lsr	lr, fp, #19
   184e4:	lsl	ip, sl, #3
   184e8:	mov	r6, sl
   184ec:	str	r3, [sp, #616]	; 0x268
   184f0:	ldrd	sl, [sp, #56]	; 0x38
   184f4:	ldrd	r2, [sp, #32]
   184f8:	adds	r2, r2, sl
   184fc:	adc	r3, r3, fp
   18500:	mov	fp, r3
   18504:	add	r3, sp, #3968	; 0xf80
   18508:	add	r3, r3, #8
   1850c:	adds	r4, r4, r0
   18510:	adc	r5, r5, r1
   18514:	ldrd	r0, [r3]
   18518:	add	r3, sp, #3984	; 0xf90
   1851c:	mov	sl, r2
   18520:	ldrd	r2, [r3]
   18524:	eor	r1, r1, r3
   18528:	add	r3, sp, #608	; 0x260
   1852c:	eor	r0, r0, r2
   18530:	ldrd	r2, [r3]
   18534:	eor	r3, r3, r1
   18538:	mov	r1, r3
   1853c:	orr	r3, lr, r6, lsl #13
   18540:	str	r3, [sp, #3996]	; 0xf9c
   18544:	orr	r3, ip, r7, lsr #29
   18548:	str	r3, [sp, #4000]	; 0xfa0
   1854c:	eor	r2, r2, r0
   18550:	lsr	r3, r7, #6
   18554:	mov	r0, r2
   18558:	str	r3, [sp, #620]	; 0x26c
   1855c:	ldrd	r2, [sp, #32]
   18560:	add	ip, sp, #4000	; 0xfa0
   18564:	adds	r2, r2, r4
   18568:	adc	r3, r3, r5
   1856c:	mov	r7, r3
   18570:	add	r3, sp, #3984	; 0xf90
   18574:	add	r3, r3, #8
   18578:	ldrd	r4, [ip]
   1857c:	mov	r6, r2
   18580:	ldrd	r2, [r3]
   18584:	add	ip, sp, #616	; 0x268
   18588:	strd	r6, [sp, #32]
   1858c:	eor	r2, r2, r4
   18590:	eor	r3, r3, r5
   18594:	ldrd	r4, [sp, #8]
   18598:	mov	r6, r2
   1859c:	mov	r7, r3
   185a0:	adds	r4, r4, r0
   185a4:	adc	r5, r5, r1
   185a8:	mov	r0, r4
   185ac:	mov	r1, r5
   185b0:	ldrd	r4, [sp, #184]	; 0xb8
   185b4:	lsr	r3, sl, #18
   185b8:	orr	r3, r3, fp, lsl #14
   185bc:	adds	r4, r4, r0
   185c0:	adc	r5, r5, r1
   185c4:	mov	r0, r4
   185c8:	mov	r1, r5
   185cc:	ldrd	r4, [ip]
   185d0:	lsr	r2, sl, #14
   185d4:	str	r3, [sp, #4016]	; 0xfb0
   185d8:	eor	r4, r4, r6
   185dc:	adds	r4, r0, r4
   185e0:	eor	r5, r5, r7
   185e4:	adc	r5, r1, r5
   185e8:	mov	r6, r4
   185ec:	mov	r7, r5
   185f0:	ldrd	r4, [sp, #32]
   185f4:	lsr	r3, fp, #18
   185f8:	orr	ip, r2, fp, lsl #18
   185fc:	orr	r3, r3, sl, lsl #14
   18600:	lsr	r2, fp, #14
   18604:	orr	lr, r2, sl, lsl #18
   18608:	str	ip, [sp, #4008]	; 0xfa8
   1860c:	lsl	r1, r5, #30
   18610:	lsr	ip, r4, #28
   18614:	str	r3, [sp, #4020]	; 0xfb4
   18618:	ldrd	r4, [sp, #176]	; 0xb0
   1861c:	ldrd	r2, [sp, #96]	; 0x60
   18620:	lsl	r0, fp, #23
   18624:	str	lr, [sp, #4012]	; 0xfac
   18628:	eor	r4, r4, r2
   1862c:	orr	lr, r0, sl, lsr #9
   18630:	eor	r5, r5, r3
   18634:	mov	r2, r4
   18638:	mov	r3, r5
   1863c:	str	lr, [sp, #4028]	; 0xfbc
   18640:	ldrd	r4, [sp, #32]
   18644:	strd	r6, [sp, #8]
   18648:	lsl	r0, sl, #23
   1864c:	orr	r1, r1, r4, lsr #2
   18650:	orr	ip, ip, r5, lsl #4
   18654:	str	r1, [sp, #4044]	; 0xfcc
   18658:	mov	r4, r6
   1865c:	lsr	r1, r5, #28
   18660:	mov	r5, r7
   18664:	add	r7, pc, #836	; 0x344
   18668:	ldrd	r6, [r7]
   1866c:	str	ip, [sp, #4032]	; 0xfc0
   18670:	orr	lr, r0, fp, lsr #9
   18674:	adds	r6, r6, r4
   18678:	adc	r7, r7, r5
   1867c:	mov	r4, r6
   18680:	mov	r5, r7
   18684:	ldrd	r6, [sp, #32]
   18688:	and	r3, r3, fp
   1868c:	and	r2, r2, sl
   18690:	orr	r1, r1, r6, lsl #4
   18694:	str	r1, [sp, #4036]	; 0xfc4
   18698:	ldr	r1, [sp, #36]	; 0x24
   1869c:	lsl	ip, r6, #30
   186a0:	lsl	r0, r7, #25
   186a4:	orr	r1, ip, r1, lsr #2
   186a8:	str	r1, [sp, #4040]	; 0xfc8
   186ac:	ldr	r1, [sp, #32]
   186b0:	ldrd	r6, [sp, #128]	; 0x80
   186b4:	str	lr, [sp, #4024]	; 0xfb8
   186b8:	orr	r1, r0, r1, lsr #7
   186bc:	str	r1, [sp, #4052]	; 0xfd4
   186c0:	ldr	r1, [sp, #32]
   186c4:	lsr	lr, r6, #1
   186c8:	lsl	ip, r1, #25
   186cc:	ldrd	r0, [sp, #208]	; 0xd0
   186d0:	adds	r0, r0, r4
   186d4:	adc	r1, r1, r5
   186d8:	mov	r4, r0
   186dc:	mov	r5, r1
   186e0:	ldrd	r0, [sp, #96]	; 0x60
   186e4:	eor	r1, r1, r3
   186e8:	add	r3, sp, #4000	; 0xfa0
   186ec:	eor	r0, r0, r2
   186f0:	add	r3, r3, #8
   186f4:	strd	r0, [sp, #56]	; 0x38
   186f8:	ldrd	r0, [r3]
   186fc:	add	r3, sp, #4016	; 0xfb0
   18700:	ldrd	r2, [r3]
   18704:	eor	r0, r0, r2
   18708:	eor	r1, r1, r3
   1870c:	orr	r3, lr, r7, lsl #31
   18710:	strd	r0, [sp, #104]	; 0x68
   18714:	lsr	lr, r6, #8
   18718:	ldrd	r0, [sp, #32]
   1871c:	str	r3, [sp, #4056]	; 0xfd8
   18720:	orr	r3, lr, r7, lsl #24
   18724:	str	r3, [sp, #4064]	; 0xfe0
   18728:	lsr	r3, r6, #7
   1872c:	str	r3, [sp, #624]	; 0x270
   18730:	orr	r3, ip, r1, lsr #7
   18734:	str	r3, [sp, #4048]	; 0xfd0
   18738:	ldr	r3, [sp, #132]	; 0x84
   1873c:	ldrd	r6, [sp, #48]	; 0x30
   18740:	lsr	ip, r3, #1
   18744:	ldrd	r2, [sp, #56]	; 0x38
   18748:	orr	r6, r6, r0
   1874c:	orr	r7, r7, r1
   18750:	adds	r2, r2, r4
   18754:	adc	r3, r3, r5
   18758:	ldrd	r4, [sp, #104]	; 0x68
   1875c:	strd	r2, [sp, #56]	; 0x38
   18760:	add	r3, sp, #4016	; 0xfb0
   18764:	add	r3, r3, #8
   18768:	ldrd	r0, [r3]
   1876c:	add	r3, sp, #4032	; 0xfc0
   18770:	eor	r4, r4, r0
   18774:	eor	r5, r5, r1
   18778:	mov	r0, r4
   1877c:	mov	r1, r5
   18780:	ldrd	r4, [r3]
   18784:	add	r3, sp, #4032	; 0xfc0
   18788:	add	r3, r3, #8
   1878c:	ldrd	r2, [r3]
   18790:	eor	r4, r4, r2
   18794:	eor	r5, r5, r3
   18798:	strd	r4, [sp, #120]	; 0x78
   1879c:	ldrd	r4, [sp, #88]	; 0x58
   187a0:	and	r4, r4, r6
   187a4:	and	r5, r5, r7
   187a8:	mov	r6, r4
   187ac:	mov	r7, r5
   187b0:	ldrd	r4, [sp, #128]	; 0x80
   187b4:	orr	r3, ip, r4, lsl #31
   187b8:	lsr	ip, r5, #8
   187bc:	str	r3, [sp, #4060]	; 0xfdc
   187c0:	orr	r3, ip, r4, lsl #24
   187c4:	str	r3, [sp, #4068]	; 0xfe4
   187c8:	ldr	r3, [sp, #624]	; 0x270
   187cc:	orr	r3, r3, r5, lsl #25
   187d0:	ldrd	r4, [sp, #160]	; 0xa0
   187d4:	str	r3, [sp, #624]	; 0x270
   187d8:	lsr	r3, r4, #6
   187dc:	str	r3, [sp, #632]	; 0x278
   187e0:	ldrd	r2, [sp, #56]	; 0x38
   187e4:	lsr	ip, r4, #19
   187e8:	ldrd	r4, [sp, #32]
   187ec:	adds	r2, r2, r0
   187f0:	adc	r3, r3, r1
   187f4:	ldrd	r0, [sp, #48]	; 0x30
   187f8:	strd	r2, [sp, #104]	; 0x68
   187fc:	add	r3, sp, #4048	; 0xfd0
   18800:	and	r0, r0, r4
   18804:	and	r1, r1, r5
   18808:	ldrd	r4, [r3]
   1880c:	ldrd	r2, [sp, #120]	; 0x78
   18810:	orr	r7, r7, r1
   18814:	orr	r6, r6, r0
   18818:	eor	r2, r2, r4
   1881c:	eor	r3, r3, r5
   18820:	mov	r4, r2
   18824:	mov	r5, r3
   18828:	strd	r4, [sp, #120]	; 0x78
   1882c:	ldrd	r4, [sp, #160]	; 0xa0
   18830:	orr	ip, ip, r5, lsl #13
   18834:	str	ip, [sp, #4072]	; 0xfe8
   18838:	ldr	ip, [sp, #132]	; 0x84
   1883c:	lsl	r1, r5, #3
   18840:	orr	r1, r1, r4, lsr #29
   18844:	lsr	ip, ip, #7
   18848:	str	ip, [sp, #628]	; 0x274
   1884c:	ldr	ip, [sp, #632]	; 0x278
   18850:	lsr	r2, r5, #19
   18854:	mov	r0, r4
   18858:	lsl	r3, r4, #3
   1885c:	orr	ip, ip, r5, lsl #26
   18860:	str	r1, [sp, #4084]	; 0xff4
   18864:	mov	r1, r5
   18868:	ldrd	r4, [sp, #104]	; 0x68
   1886c:	str	ip, [sp, #632]	; 0x278
   18870:	add	ip, sp, #4048	; 0xfd0
   18874:	adds	r4, r4, r8
   18878:	adc	r5, r5, r9
   1887c:	add	ip, ip, #8
   18880:	strd	r4, [sp, #56]	; 0x38
   18884:	ldrd	r4, [sp, #120]	; 0x78
   18888:	ldrd	r8, [ip]
   1888c:	add	ip, sp, #4064	; 0xfe0
   18890:	adds	r4, r4, r6
   18894:	adc	r5, r5, r7
   18898:	mov	r6, r4
   1889c:	mov	r7, r5
   188a0:	ldrd	r4, [ip]
   188a4:	orr	ip, r2, r0, lsl #13
   188a8:	str	ip, [sp, #4076]	; 0xfec
   188ac:	orr	ip, r3, r1, lsr #29
   188b0:	add	r3, sp, #624	; 0x270
   188b4:	eor	r8, r8, r4
   188b8:	eor	r9, r9, r5
   188bc:	mov	r4, r8
   188c0:	mov	r5, r9
   188c4:	ldrd	r8, [r3]
   188c8:	ldrd	r2, [sp, #104]	; 0x68
   188cc:	lsr	r1, r1, #6
   188d0:	eor	r9, r9, r5
   188d4:	adds	r2, r2, r6
   188d8:	adc	r3, r3, r7
   188dc:	mov	r5, r9
   188e0:	mov	r9, r3
   188e4:	add	r3, sp, #4064	; 0xfe0
   188e8:	str	r1, [sp, #636]	; 0x27c
   188ec:	add	r3, r3, #8
   188f0:	add	r1, sp, #4080	; 0xff0
   188f4:	eor	r8, r8, r4
   188f8:	mov	r4, r8
   188fc:	str	ip, [sp, #4080]	; 0xff0
   18900:	mov	r8, r2
   18904:	ldrd	r2, [r3]
   18908:	ldrd	r0, [r1]
   1890c:	add	ip, sp, #4096	; 0x1000
   18910:	eor	r2, r2, r0
   18914:	eor	r3, r3, r1
   18918:	mov	r6, r2
   1891c:	mov	r7, r3
   18920:	ldrd	r2, [sp, #16]
   18924:	ldrd	r0, [sp, #56]	; 0x38
   18928:	add	r1, sp, #632	; 0x278
   1892c:	adds	r2, r2, r4
   18930:	adc	r3, r3, r5
   18934:	mov	r4, r2
   18938:	mov	r5, r3
   1893c:	lsr	r2, r0, #14
   18940:	lsr	r3, r0, #18
   18944:	ldrd	r0, [r1]
   18948:	eor	r0, r0, r6
   1894c:	eor	r1, r1, r7
   18950:	mov	r6, r0
   18954:	mov	r7, r1
   18958:	ldrd	r0, [sp, #80]	; 0x50
   1895c:	adds	r0, r0, r4
   18960:	adc	r1, r1, r5
   18964:	mov	r5, r1
   18968:	ldr	r1, [sp, #60]	; 0x3c
   1896c:	mov	r4, r0
   18970:	orr	r1, r2, r1, lsl #18
   18974:	str	r1, [sp, #4088]	; 0xff8
   18978:	ldrd	r0, [sp, #56]	; 0x38
   1897c:	adds	r0, r4, r6
   18980:	lsr	r4, r8, #28
   18984:	orr	r3, r3, r1, lsl #14
   18988:	str	r3, [ip]
   1898c:	lsr	r2, r1, #14
   18990:	lsr	r3, r1, #18
   18994:	adc	r1, r5, r7
   18998:	ldrd	r6, [sp, #56]	; 0x38
   1899c:	lsl	ip, r9, #30
   189a0:	orr	ip, ip, r8, lsr #2
   189a4:	orr	r5, r2, r6, lsl #18
   189a8:	str	r5, [sp, #4092]	; 0xffc
   189ac:	b	189c0 <abort@plt+0x84e0>
   189b0:	ldclmi	3, cr0, [r1], #400	; 0x190
   189b4:	adcsge	lr, pc, #10551296	; 0xa10000
   189b8:	mcrrlt	0, 0, r3, r2, cr1
   189bc:	ldmdage	sl, {r0, r1, r3, r6, r9, sl, sp, lr}
   189c0:	ldr	r5, [sp, #56]	; 0x38
   189c4:	lsl	lr, r7, #23
   189c8:	orr	r3, r3, r6, lsl #14
   189cc:	orr	lr, lr, r5, lsr #9
   189d0:	add	r5, sp, #4096	; 0x1000
   189d4:	add	r5, r5, #12
   189d8:	str	lr, [r5]
   189dc:	orr	r5, r4, r9, lsl #4
   189e0:	add	r4, sp, #4096	; 0x1000
   189e4:	add	r4, r4, #16
   189e8:	str	r5, [r4]
   189ec:	add	r4, sp, #4096	; 0x1000
   189f0:	add	r4, r4, #28
   189f4:	str	ip, [r4]
   189f8:	sub	r5, pc, #72	; 0x48
   189fc:	ldrd	r4, [r5]
   18a00:	ldrd	r6, [sp, #176]	; 0xb0
   18a04:	add	r2, sp, #4096	; 0x1000
   18a08:	adds	r4, r4, r0
   18a0c:	adc	r5, r5, r1
   18a10:	add	r2, r2, #4
   18a14:	strd	r0, [sp, #104]	; 0x68
   18a18:	mov	r0, r4
   18a1c:	mov	r1, r5
   18a20:	ldrd	r4, [sp, #56]	; 0x38
   18a24:	str	r3, [r2]
   18a28:	mov	r3, r7
   18a2c:	eor	r3, r3, fp
   18a30:	ldr	lr, [sp, #56]	; 0x38
   18a34:	and	r5, r5, r3
   18a38:	mov	r3, r5
   18a3c:	ldr	r5, [sp, #60]	; 0x3c
   18a40:	lsl	lr, lr, #23
   18a44:	lsr	ip, r9, #28
   18a48:	orr	lr, lr, r5, lsr #9
   18a4c:	add	r5, sp, #4096	; 0x1000
   18a50:	add	r5, r5, #8
   18a54:	str	lr, [r5]
   18a58:	add	lr, sp, #4096	; 0x1000
   18a5c:	add	lr, lr, #20
   18a60:	orr	ip, ip, r8, lsl #4
   18a64:	mov	r2, r6
   18a68:	eor	r2, r2, sl
   18a6c:	str	ip, [lr]
   18a70:	ldr	ip, [sp, #112]	; 0x70
   18a74:	and	r4, r4, r2
   18a78:	mov	r2, r4
   18a7c:	lsl	r4, r8, #30
   18a80:	lsr	lr, ip, #1
   18a84:	orr	ip, r4, r9, lsr #2
   18a88:	add	r4, sp, #4096	; 0x1000
   18a8c:	add	r4, r4, #24
   18a90:	str	ip, [r4]
   18a94:	add	r4, sp, #4096	; 0x1000
   18a98:	lsl	r5, r9, #25
   18a9c:	add	r4, r4, #36	; 0x24
   18aa0:	orr	ip, r5, r8, lsr #7
   18aa4:	str	ip, [r4]
   18aa8:	ldrd	r4, [sp, #96]	; 0x60
   18aac:	lsl	ip, r8, #25
   18ab0:	str	ip, [sp, #16]
   18ab4:	add	ip, sp, #4080	; 0xff0
   18ab8:	adds	r4, r4, r0
   18abc:	add	ip, ip, #8
   18ac0:	adc	r5, r5, r1
   18ac4:	mov	r0, r4
   18ac8:	mov	r1, r5
   18acc:	mov	r4, r6
   18ad0:	mov	r5, r7
   18ad4:	ldrd	r6, [ip]
   18ad8:	add	ip, sp, #4096	; 0x1000
   18adc:	eor	r4, r4, r2
   18ae0:	eor	r5, r5, r3
   18ae4:	mov	r2, r4
   18ae8:	mov	r3, r5
   18aec:	ldrd	r4, [ip]
   18af0:	add	ip, sp, #4096	; 0x1000
   18af4:	add	ip, ip, #40	; 0x28
   18af8:	eor	r6, r6, r4
   18afc:	eor	r7, r7, r5
   18b00:	strd	r6, [sp, #96]	; 0x60
   18b04:	ldrd	r4, [sp, #112]	; 0x70
   18b08:	adds	r6, r2, r0
   18b0c:	orr	lr, lr, r5, lsl #31
   18b10:	str	lr, [ip]
   18b14:	lsr	lr, r4, #8
   18b18:	orr	ip, lr, r5, lsl #24
   18b1c:	add	lr, sp, #4096	; 0x1000
   18b20:	add	lr, lr, #48	; 0x30
   18b24:	str	ip, [lr]
   18b28:	ldr	lr, [sp, #16]
   18b2c:	lsr	ip, r4, #7
   18b30:	str	ip, [sp, #640]	; 0x280
   18b34:	orr	ip, lr, r9, lsr #7
   18b38:	add	lr, sp, #4096	; 0x1000
   18b3c:	mov	r7, r5
   18b40:	add	lr, lr, #32
   18b44:	str	ip, [lr]
   18b48:	lsr	ip, r7, #1
   18b4c:	adc	r7, r3, r1
   18b50:	add	r3, sp, #4096	; 0x1000
   18b54:	add	r3, r3, #8
   18b58:	ldrd	r0, [sp, #96]	; 0x60
   18b5c:	ldrd	r2, [r3]
   18b60:	strd	r6, [sp, #16]
   18b64:	ldrd	r4, [sp, #32]
   18b68:	eor	r1, r1, r3
   18b6c:	mov	r7, r1
   18b70:	add	r3, sp, #4096	; 0x1000
   18b74:	add	r1, sp, #4096	; 0x1000
   18b78:	add	r3, r3, #16
   18b7c:	add	r1, r1, #24
   18b80:	eor	r0, r0, r2
   18b84:	mov	r6, r0
   18b88:	ldrd	r2, [r3]
   18b8c:	ldrd	r0, [r1]
   18b90:	orr	r4, r4, r8
   18b94:	orr	r5, r5, r9
   18b98:	eor	r2, r2, r0
   18b9c:	eor	r3, r3, r1
   18ba0:	ldrd	r0, [sp, #112]	; 0x70
   18ba4:	strd	r2, [sp, #96]	; 0x60
   18ba8:	ldrd	r2, [sp, #48]	; 0x30
   18bac:	and	r2, r2, r4
   18bb0:	mov	r4, r2
   18bb4:	add	r2, sp, #4096	; 0x1000
   18bb8:	and	r3, r3, r5
   18bbc:	add	r2, r2, #44	; 0x2c
   18bc0:	mov	r5, r3
   18bc4:	orr	r3, ip, r0, lsl #31
   18bc8:	str	r3, [r2]
   18bcc:	add	r2, sp, #4096	; 0x1000
   18bd0:	lsr	ip, r1, #8
   18bd4:	add	r2, r2, #52	; 0x34
   18bd8:	orr	r3, ip, r0, lsl #24
   18bdc:	str	r3, [r2]
   18be0:	ldr	r3, [sp, #640]	; 0x280
   18be4:	orr	r3, r3, r1, lsl #25
   18be8:	ldrd	r0, [sp, #8]
   18bec:	str	r3, [sp, #640]	; 0x280
   18bf0:	lsr	r3, r0, #6
   18bf4:	str	r3, [sp, #648]	; 0x288
   18bf8:	lsr	ip, r0, #19
   18bfc:	ldrd	r2, [sp, #16]
   18c00:	ldrd	r0, [sp, #32]
   18c04:	strd	r8, [sp, #16]
   18c08:	adds	r2, r2, r6
   18c0c:	and	r0, r0, r8
   18c10:	and	r1, r1, r9
   18c14:	adc	r3, r3, r7
   18c18:	mov	r6, r0
   18c1c:	mov	r7, r1
   18c20:	ldrd	r8, [sp, #96]	; 0x60
   18c24:	ldrd	r0, [lr]
   18c28:	orr	r4, r4, r6
   18c2c:	orr	r5, r5, r7
   18c30:	eor	r8, r8, r0
   18c34:	ldrd	r6, [sp, #8]
   18c38:	mov	r0, r8
   18c3c:	add	r8, sp, #4096	; 0x1000
   18c40:	add	r8, r8, #56	; 0x38
   18c44:	lsl	lr, r7, #3
   18c48:	orr	ip, ip, r7, lsl #13
   18c4c:	str	ip, [r8]
   18c50:	orr	ip, lr, r6, lsr #29
   18c54:	add	lr, sp, #4160	; 0x1040
   18c58:	add	lr, lr, #4
   18c5c:	eor	r9, r9, r1
   18c60:	str	ip, [lr]
   18c64:	ldr	ip, [sp, #116]	; 0x74
   18c68:	mov	r1, r9
   18c6c:	ldr	r9, [sp, #648]	; 0x288
   18c70:	lsr	lr, r7, #19
   18c74:	lsr	ip, ip, #7
   18c78:	orr	r7, r9, r7, lsl #26
   18c7c:	str	ip, [sp, #644]	; 0x284
   18c80:	str	r7, [sp, #648]	; 0x288
   18c84:	lsl	ip, r6, #3
   18c88:	ldrd	r6, [sp, #88]	; 0x58
   18c8c:	adds	r6, r6, r2
   18c90:	adc	r7, r7, r3
   18c94:	adds	r4, r4, r0
   18c98:	strd	r6, [sp, #200]	; 0xc8
   18c9c:	adc	r5, r5, r1
   18ca0:	add	r6, sp, #4096	; 0x1000
   18ca4:	add	r1, sp, #4096	; 0x1000
   18ca8:	add	r6, r6, #48	; 0x30
   18cac:	add	r1, r1, #40	; 0x28
   18cb0:	ldrd	r8, [r6]
   18cb4:	ldrd	r0, [r1]
   18cb8:	ldrd	r6, [sp, #8]
   18cbc:	eor	r0, r0, r8
   18cc0:	add	r8, sp, #4096	; 0x1000
   18cc4:	add	r8, r8, #60	; 0x3c
   18cc8:	orr	lr, lr, r6, lsl #13
   18ccc:	str	lr, [r8]
   18cd0:	add	lr, sp, #4160	; 0x1040
   18cd4:	orr	ip, ip, r7, lsr #29
   18cd8:	str	ip, [lr]
   18cdc:	add	ip, sp, #640	; 0x280
   18ce0:	adds	r6, r4, r2
   18ce4:	eor	r1, r1, r9
   18ce8:	ldrd	r8, [ip]
   18cec:	lsr	ip, r7, #6
   18cf0:	adc	r7, r5, r3
   18cf4:	add	r3, sp, #4096	; 0x1000
   18cf8:	add	r3, r3, #56	; 0x38
   18cfc:	eor	r8, r8, r0
   18d00:	eor	r9, r9, r1
   18d04:	mov	r0, r8
   18d08:	mov	r1, r9
   18d0c:	ldrd	r8, [r3]
   18d10:	ldrd	r2, [lr]
   18d14:	strd	r6, [sp, #96]	; 0x60
   18d18:	str	ip, [sp, #652]	; 0x28c
   18d1c:	eor	r8, r8, r2
   18d20:	eor	r9, r9, r3
   18d24:	ldrd	r2, [sp, #128]	; 0x80
   18d28:	mov	r6, r8
   18d2c:	mov	r7, r9
   18d30:	ldrd	r8, [sp, #200]	; 0xc8
   18d34:	adds	r2, r2, r0
   18d38:	add	ip, sp, #648	; 0x288
   18d3c:	adc	r3, r3, r1
   18d40:	mov	r0, r2
   18d44:	mov	r1, r3
   18d48:	lsr	r2, r8, #14
   18d4c:	lsr	r3, r8, #18
   18d50:	ldrd	r8, [ip]
   18d54:	add	r5, pc, #876	; 0x36c
   18d58:	ldrd	r4, [r5]
   18d5c:	eor	r8, r8, r6
   18d60:	eor	r9, r9, r7
   18d64:	ldrd	r6, [sp, #144]	; 0x90
   18d68:	strd	r8, [sp, #88]	; 0x58
   18d6c:	ldrd	r8, [sp, #200]	; 0xc8
   18d70:	adds	r6, r6, r0
   18d74:	adc	r7, r7, r1
   18d78:	mov	r0, r6
   18d7c:	mov	r1, r7
   18d80:	ldrd	r6, [sp, #88]	; 0x58
   18d84:	orr	ip, r2, r9, lsl #18
   18d88:	add	r2, sp, #4160	; 0x1040
   18d8c:	adds	r6, r6, r0
   18d90:	adc	r7, r7, r1
   18d94:	add	r2, r2, #8
   18d98:	strd	r6, [sp, #88]	; 0x58
   18d9c:	mov	r6, r8
   18da0:	str	ip, [r2]
   18da4:	lsr	r2, r9, #14
   18da8:	orr	lr, r2, r6, lsl #18
   18dac:	add	r2, sp, #4160	; 0x1040
   18db0:	add	ip, sp, #4160	; 0x1040
   18db4:	add	r2, r2, #12
   18db8:	add	ip, ip, #16
   18dbc:	str	lr, [r2]
   18dc0:	orr	r3, r3, r9, lsl #14
   18dc4:	add	r2, sp, #4160	; 0x1040
   18dc8:	str	r3, [ip]
   18dcc:	add	r2, r2, #20
   18dd0:	lsr	r3, r9, #18
   18dd4:	orr	r3, r3, r6, lsl #14
   18dd8:	str	r3, [r2]
   18ddc:	ldrd	r2, [sp, #56]	; 0x38
   18de0:	mov	r7, r9
   18de4:	lsl	r0, r9, #23
   18de8:	eor	r2, r2, sl
   18dec:	eor	r3, r3, fp
   18df0:	ldrd	r8, [sp, #96]	; 0x60
   18df4:	strd	r2, [sp, #120]	; 0x78
   18df8:	add	r2, sp, #4160	; 0x1040
   18dfc:	add	r2, r2, #28
   18e00:	orr	r3, r0, r6, lsr #9
   18e04:	str	r3, [r2]
   18e08:	add	r2, sp, #4160	; 0x1040
   18e0c:	lsr	ip, r8, #28
   18e10:	add	r2, r2, #32
   18e14:	orr	r3, ip, r9, lsl #4
   18e18:	str	r3, [r2]
   18e1c:	add	r2, sp, #4160	; 0x1040
   18e20:	lsl	r1, r9, #30
   18e24:	add	r2, r2, #44	; 0x2c
   18e28:	orr	r3, r1, r8, lsr #2
   18e2c:	str	r3, [r2]
   18e30:	ldrd	r2, [sp, #88]	; 0x58
   18e34:	lsr	r1, r9, #28
   18e38:	mov	r9, r7
   18e3c:	adds	r2, r2, r4
   18e40:	adc	r3, r3, r5
   18e44:	lsl	r0, r6, #23
   18e48:	mov	r4, r2
   18e4c:	mov	r5, r3
   18e50:	ldrd	r2, [sp, #120]	; 0x78
   18e54:	orr	lr, r0, r9, lsr #9
   18e58:	add	r0, sp, #4160	; 0x1040
   18e5c:	add	r0, r0, #24
   18e60:	and	r2, r2, r6
   18e64:	and	r3, r3, r7
   18e68:	ldrd	r6, [sp, #96]	; 0x60
   18e6c:	str	lr, [r0]
   18e70:	add	lr, sp, #4160	; 0x1040
   18e74:	add	lr, lr, #36	; 0x24
   18e78:	orr	r1, r1, r6, lsl #4
   18e7c:	str	r1, [lr]
   18e80:	add	lr, sp, #4160	; 0x1040
   18e84:	lsl	ip, r6, #30
   18e88:	add	lr, lr, #40	; 0x28
   18e8c:	lsl	r0, r7, #25
   18e90:	orr	ip, ip, r7, lsr #2
   18e94:	str	ip, [lr]
   18e98:	orr	ip, r0, r6, lsr #7
   18e9c:	add	r0, sp, #4160	; 0x1040
   18ea0:	add	r0, r0, #52	; 0x34
   18ea4:	str	ip, [r0]
   18ea8:	add	r0, sp, #4160	; 0x1040
   18eac:	lsl	ip, r6, #25
   18eb0:	add	r0, r0, #8
   18eb4:	ldrd	r6, [sp, #176]	; 0xb0
   18eb8:	ldrd	r8, [r0]
   18ebc:	add	r0, sp, #4160	; 0x1040
   18ec0:	adds	r6, r6, r4
   18ec4:	add	r0, r0, #16
   18ec8:	adc	r7, r7, r5
   18ecc:	mov	r4, r6
   18ed0:	mov	r5, r7
   18ed4:	ldrd	r6, [r0]
   18ed8:	ldr	r1, [sp, #64]	; 0x40
   18edc:	add	r0, sp, #4160	; 0x1040
   18ee0:	eor	r8, r8, r6
   18ee4:	eor	r9, r9, r7
   18ee8:	mov	r6, r8
   18eec:	mov	r7, r9
   18ef0:	ldrd	r8, [sp, #64]	; 0x40
   18ef4:	ldr	lr, [sp, #100]	; 0x64
   18ef8:	add	r0, r0, #56	; 0x38
   18efc:	lsr	r1, r1, #1
   18f00:	orr	r1, r1, r9, lsl #31
   18f04:	str	r1, [r0]
   18f08:	lsr	r1, r8, #8
   18f0c:	add	r0, sp, #4224	; 0x1080
   18f10:	orr	r1, r1, r9, lsl #24
   18f14:	orr	ip, ip, lr, lsr #7
   18f18:	add	lr, sp, #4160	; 0x1040
   18f1c:	str	r1, [r0]
   18f20:	add	lr, lr, #48	; 0x30
   18f24:	lsr	r1, r8, #7
   18f28:	str	r1, [sp, #656]	; 0x290
   18f2c:	ldrd	r8, [sp, #16]
   18f30:	ldrd	r0, [sp, #96]	; 0x60
   18f34:	str	ip, [lr]
   18f38:	add	lr, sp, #4160	; 0x1040
   18f3c:	add	lr, lr, #24
   18f40:	orr	r8, r8, r0
   18f44:	orr	r9, r9, r1
   18f48:	mov	r0, r8
   18f4c:	mov	r1, r9
   18f50:	ldrd	r8, [lr]
   18f54:	add	lr, sp, #4160	; 0x1040
   18f58:	add	lr, lr, #32
   18f5c:	eor	r8, r8, r6
   18f60:	eor	r9, r9, r7
   18f64:	mov	r6, r8
   18f68:	mov	r7, r9
   18f6c:	ldrd	r8, [lr]
   18f70:	add	lr, sp, #4160	; 0x1040
   18f74:	eor	r2, r2, sl
   18f78:	add	lr, lr, #40	; 0x28
   18f7c:	adds	r2, r2, r4
   18f80:	eor	r3, r3, fp
   18f84:	adc	r3, r3, r5
   18f88:	ldrd	r4, [lr]
   18f8c:	ldr	ip, [sp, #68]	; 0x44
   18f90:	add	lr, sp, #4160	; 0x1040
   18f94:	eor	r8, r8, r4
   18f98:	eor	r9, r9, r5
   18f9c:	mov	r4, r8
   18fa0:	mov	r5, r9
   18fa4:	ldrd	r8, [sp, #32]
   18fa8:	add	lr, lr, #60	; 0x3c
   18fac:	lsr	ip, ip, #1
   18fb0:	and	r8, r8, r0
   18fb4:	and	r9, r9, r1
   18fb8:	mov	r0, r8
   18fbc:	mov	r1, r9
   18fc0:	ldrd	r8, [sp, #64]	; 0x40
   18fc4:	adds	r2, r2, r6
   18fc8:	adc	r3, r3, r7
   18fcc:	orr	ip, ip, r8, lsl #31
   18fd0:	str	ip, [lr]
   18fd4:	add	lr, sp, #4224	; 0x1080
   18fd8:	lsr	ip, r9, #8
   18fdc:	add	lr, lr, #4
   18fe0:	orr	ip, ip, r8, lsl #24
   18fe4:	str	ip, [lr]
   18fe8:	ldr	ip, [sp, #656]	; 0x290
   18fec:	ldrd	r6, [sp, #96]	; 0x60
   18ff0:	orr	ip, ip, r9, lsl #25
   18ff4:	ldrd	r8, [sp, #104]	; 0x68
   18ff8:	str	ip, [sp, #656]	; 0x290
   18ffc:	lsr	lr, r8, #6
   19000:	lsr	ip, r8, #19
   19004:	ldrd	r8, [sp, #16]
   19008:	str	lr, [sp, #664]	; 0x298
   1900c:	add	lr, sp, #4160	; 0x1040
   19010:	add	lr, lr, #48	; 0x30
   19014:	and	r8, r8, r6
   19018:	and	r9, r9, r7
   1901c:	mov	r6, r8
   19020:	mov	r7, r9
   19024:	ldrd	r8, [lr]
   19028:	orr	r6, r6, r0
   1902c:	add	r0, sp, #4224	; 0x1080
   19030:	eor	r8, r8, r4
   19034:	eor	r9, r9, r5
   19038:	add	r0, r0, #8
   1903c:	strd	r8, [sp, #120]	; 0x78
   19040:	ldrd	r4, [sp, #104]	; 0x68
   19044:	orr	r7, r7, r1
   19048:	ldr	lr, [sp, #68]	; 0x44
   1904c:	orr	ip, ip, r5, lsl #13
   19050:	str	ip, [r0]
   19054:	add	r0, sp, #4224	; 0x1080
   19058:	lsl	r1, r5, #3
   1905c:	add	r0, r0, #20
   19060:	orr	r1, r1, r4, lsr #29
   19064:	str	r1, [r0]
   19068:	add	r1, sp, #4160	; 0x1040
   1906c:	add	ip, sp, #4224	; 0x1080
   19070:	add	r1, r1, #56	; 0x38
   19074:	ldrd	r8, [ip]
   19078:	ldrd	r0, [r1]
   1907c:	ldr	ip, [sp, #664]	; 0x298
   19080:	lsr	lr, lr, #7
   19084:	eor	r0, r0, r8
   19088:	eor	r1, r1, r9
   1908c:	mov	r8, r4
   19090:	mov	r9, r5
   19094:	orr	ip, ip, r5, lsl #26
   19098:	ldrd	r4, [sp, #48]	; 0x30
   1909c:	str	ip, [sp, #664]	; 0x298
   190a0:	lsl	ip, r8, #3
   190a4:	adds	r4, r4, r2
   190a8:	adc	r5, r5, r3
   190ac:	str	lr, [sp, #660]	; 0x294
   190b0:	strd	r4, [sp, #216]	; 0xd8
   190b4:	ldrd	r4, [sp, #120]	; 0x78
   190b8:	lsr	lr, r9, #19
   190bc:	adds	r4, r4, r6
   190c0:	mov	r6, r4
   190c4:	b	190d8 <abort@plt+0x8bf8>
   190c8:	smlalsle	r9, r8, r1, r7
   190cc:	subgt	r8, fp, #112, 22	; 0x1c000
   190d0:			; <UNDEFINED> instruction: 0x0654be30
   190d4:	strbgt	r5, [ip, -r3, lsr #3]!
   190d8:	mov	r4, r8
   190dc:	add	r8, sp, #656	; 0x290
   190e0:	adc	r5, r5, r7
   190e4:	mov	r7, r5
   190e8:	mov	r5, r9
   190ec:	ldrd	r8, [r8]
   190f0:	orr	lr, lr, r4, lsl #13
   190f4:	orr	ip, ip, r5, lsr #29
   190f8:	eor	r8, r8, r0
   190fc:	mov	r0, r8
   19100:	add	r8, sp, #4224	; 0x1080
   19104:	add	r8, r8, #12
   19108:	str	lr, [r8]
   1910c:	add	lr, sp, #4224	; 0x1080
   19110:	add	lr, lr, #16
   19114:	adds	r4, r6, r2
   19118:	str	ip, [lr]
   1911c:	lsr	ip, r5, #6
   19120:	adc	r5, r7, r3
   19124:	ldrd	r2, [sp, #112]	; 0x70
   19128:	eor	r9, r9, r1
   1912c:	mov	r1, r9
   19130:	adds	r2, r2, r0
   19134:	adc	r3, r3, r1
   19138:	add	r1, sp, #4224	; 0x1080
   1913c:	add	r1, r1, #8
   19140:	ldrd	r8, [lr]
   19144:	ldrd	r0, [r1]
   19148:	str	ip, [sp, #668]	; 0x29c
   1914c:	strd	r4, [sp, #120]	; 0x78
   19150:	eor	r0, r0, r8
   19154:	eor	r1, r1, r9
   19158:	mov	r6, r0
   1915c:	mov	r7, r1
   19160:	ldrd	r0, [sp, #168]	; 0xa8
   19164:	ldrd	r8, [sp, #216]	; 0xd8
   19168:	adds	r0, r0, r2
   1916c:	adc	r1, r1, r3
   19170:	mov	r3, r1
   19174:	add	r1, sp, #664	; 0x298
   19178:	mov	r2, r0
   1917c:	ldrd	r0, [r1]
   19180:	lsr	ip, r8, #14
   19184:	lsr	lr, r8, #18
   19188:	eor	r0, r0, r6
   1918c:	mov	r6, r0
   19190:	add	r0, sp, #4224	; 0x1080
   19194:	eor	r1, r1, r7
   19198:	add	r0, r0, #24
   1919c:	mov	r7, r1
   191a0:	orr	r1, ip, r9, lsl #18
   191a4:	str	r1, [r0]
   191a8:	lsr	r0, r9, #14
   191ac:	str	r0, [sp, #48]	; 0x30
   191b0:	add	r0, sp, #4224	; 0x1080
   191b4:	add	r0, r0, #32
   191b8:	orr	r1, lr, r9, lsl #14
   191bc:	str	r1, [r0]
   191c0:	adds	r0, r2, r6
   191c4:	adc	r1, r3, r7
   191c8:	add	r2, sp, #4224	; 0x1080
   191cc:	strd	r0, [sp, #112]	; 0x70
   191d0:	ldr	r0, [sp, #48]	; 0x30
   191d4:	lsr	lr, r9, #18
   191d8:	orr	r7, r0, r8, lsl #18
   191dc:	add	r0, sp, #4224	; 0x1080
   191e0:	add	r0, r0, #28
   191e4:	str	r7, [r0]
   191e8:	add	r0, sp, #4224	; 0x1080
   191ec:	lsl	r6, r9, #23
   191f0:	add	r2, r2, #36	; 0x24
   191f4:	add	r0, r0, #44	; 0x2c
   191f8:	orr	r3, lr, r8, lsl #14
   191fc:	orr	lr, r6, r8, lsr #9
   19200:	mov	r7, r9
   19204:	lsr	ip, r4, #28
   19208:	lsl	r1, r5, #30
   1920c:	str	r3, [r2]
   19210:	ldrd	r4, [sp, #56]	; 0x38
   19214:	ldrd	r2, [sp, #200]	; 0xc8
   19218:	mov	r6, r8
   1921c:	str	lr, [r0]
   19220:	lsl	lr, r8, #23
   19224:	ldrd	r8, [sp, #120]	; 0x78
   19228:	add	r0, sp, #4224	; 0x1080
   1922c:	add	r0, r0, #48	; 0x30
   19230:	orr	ip, ip, r9, lsl #4
   19234:	str	ip, [r0]
   19238:	add	r0, sp, #4224	; 0x1080
   1923c:	add	r0, r0, #60	; 0x3c
   19240:	orr	r1, r1, r8, lsr #2
   19244:	str	r1, [r0]
   19248:	eor	r4, r4, r2
   1924c:	lsr	r0, r9, #28
   19250:	eor	r5, r5, r3
   19254:	mov	r2, r4
   19258:	mov	r3, r5
   1925c:	str	r0, [sp, #128]	; 0x80
   19260:	sub	r5, pc, #408	; 0x198
   19264:	ldrd	r4, [r5]
   19268:	ldrd	r0, [sp, #112]	; 0x70
   1926c:	str	lr, [sp, #48]	; 0x30
   19270:	mov	r9, r7
   19274:	adds	r4, r4, r0
   19278:	ldr	lr, [sp, #48]	; 0x30
   1927c:	add	r0, sp, #4224	; 0x1080
   19280:	and	r6, r6, r2
   19284:	and	r7, r7, r3
   19288:	add	r0, r0, #40	; 0x28
   1928c:	adc	r5, r5, r1
   19290:	mov	r2, r6
   19294:	orr	r1, lr, r9, lsr #9
   19298:	mov	r3, r7
   1929c:	ldrd	r6, [sp, #120]	; 0x78
   192a0:	str	r1, [r0]
   192a4:	ldr	r0, [sp, #128]	; 0x80
   192a8:	lsl	ip, r6, #30
   192ac:	orr	r1, r0, r6, lsl #4
   192b0:	add	r0, sp, #4224	; 0x1080
   192b4:	add	r0, r0, #52	; 0x34
   192b8:	str	r1, [r0]
   192bc:	ldr	r1, [sp, #136]	; 0x88
   192c0:	lsl	lr, r7, #25
   192c4:	adds	sl, sl, r4
   192c8:	lsr	r0, r1, #1
   192cc:	orr	r1, ip, r7, lsr #2
   192d0:	add	ip, sp, #4224	; 0x1080
   192d4:	add	ip, ip, #56	; 0x38
   192d8:	str	r1, [ip]
   192dc:	add	ip, sp, #4288	; 0x10c0
   192e0:	add	ip, ip, #4
   192e4:	orr	r1, lr, r6, lsr #7
   192e8:	str	r1, [ip]
   192ec:	add	r1, sp, #4224	; 0x1080
   192f0:	add	r1, r1, #24
   192f4:	adc	fp, fp, r5
   192f8:	ldrd	r4, [sp, #56]	; 0x38
   192fc:	ldrd	r8, [r1]
   19300:	add	r1, sp, #4224	; 0x1080
   19304:	add	r1, r1, #32
   19308:	eor	r4, r4, r2
   1930c:	eor	r5, r5, r3
   19310:	mov	r2, r4
   19314:	mov	r3, r5
   19318:	ldrd	r4, [r1]
   1931c:	lsl	ip, r6, #25
   19320:	add	lr, sp, #4224	; 0x1080
   19324:	eor	r8, r8, r4
   19328:	eor	r9, r9, r5
   1932c:	mov	r6, r8
   19330:	mov	r7, r9
   19334:	ldrd	r8, [sp, #136]	; 0x88
   19338:	ldrd	r4, [sp, #96]	; 0x60
   1933c:	adds	r2, r2, sl
   19340:	orr	r1, r0, r9, lsl #31
   19344:	add	r0, sp, #4288	; 0x10c0
   19348:	add	r0, r0, #8
   1934c:	str	r1, [r0]
   19350:	lsr	r0, r8, #8
   19354:	orr	r1, r0, r9, lsl #24
   19358:	add	r0, sp, #4288	; 0x10c0
   1935c:	add	r0, r0, #16
   19360:	str	r1, [r0]
   19364:	lsr	r1, r8, #7
   19368:	str	r1, [sp, #672]	; 0x2a0
   1936c:	ldrd	r0, [sp, #120]	; 0x78
   19370:	add	lr, lr, #56	; 0x38
   19374:	adc	r3, r3, fp
   19378:	orr	r4, r4, r0
   1937c:	add	r0, sp, #4288	; 0x10c0
   19380:	orr	r5, r5, r1
   19384:	orr	r1, ip, r1, lsr #7
   19388:	str	r1, [r0]
   1938c:	add	r1, sp, #4224	; 0x1080
   19390:	add	r1, r1, #40	; 0x28
   19394:	ldrd	sl, [sp, #136]	; 0x88
   19398:	ldrd	r0, [r1]
   1939c:	lsr	ip, r9, #1
   193a0:	ldrd	r8, [lr]
   193a4:	add	lr, sp, #4288	; 0x10c0
   193a8:	add	lr, lr, #12
   193ac:	orr	ip, ip, sl, lsl #31
   193b0:	eor	r1, r1, r7
   193b4:	str	ip, [lr]
   193b8:	mov	r7, r1
   193bc:	add	lr, sp, #4288	; 0x10c0
   193c0:	add	r1, sp, #4224	; 0x1080
   193c4:	lsr	ip, fp, #8
   193c8:	add	lr, lr, #20
   193cc:	add	r1, r1, #48	; 0x30
   193d0:	orr	ip, ip, sl, lsl #24
   193d4:	eor	r0, r0, r6
   193d8:	mov	r6, r0
   193dc:	str	ip, [lr]
   193e0:	ldrd	r0, [r1]
   193e4:	ldr	ip, [sp, #672]	; 0x2a0
   193e8:	adds	r2, r2, r6
   193ec:	orr	ip, ip, fp, lsl #25
   193f0:	eor	r0, r0, r8
   193f4:	eor	r1, r1, r9
   193f8:	ldrd	r8, [sp, #16]
   193fc:	str	ip, [sp, #672]	; 0x2a0
   19400:	ldrd	sl, [sp, #88]	; 0x58
   19404:	and	r8, r8, r4
   19408:	and	r9, r9, r5
   1940c:	lsr	lr, sl, #6
   19410:	str	lr, [sp, #680]	; 0x2a8
   19414:	add	lr, sp, #4288	; 0x10c0
   19418:	adc	r3, r3, r7
   1941c:	mov	r4, r8
   19420:	ldrd	r6, [sp, #96]	; 0x60
   19424:	mov	r5, r9
   19428:	lsr	ip, sl, #19
   1942c:	ldrd	r8, [lr]
   19430:	ldrd	sl, [sp, #120]	; 0x78
   19434:	eor	r9, r9, r1
   19438:	and	r6, r6, sl
   1943c:	and	r7, r7, fp
   19440:	ldrd	sl, [sp, #88]	; 0x58
   19444:	orr	r4, r4, r6
   19448:	mov	r1, r9
   1944c:	add	r6, sp, #4288	; 0x10c0
   19450:	ldr	r9, [sp, #680]	; 0x2a8
   19454:	add	r6, r6, #24
   19458:	lsl	lr, fp, #3
   1945c:	orr	ip, ip, fp, lsl #13
   19460:	orr	r9, r9, fp, lsl #26
   19464:	eor	r8, r8, r0
   19468:	str	ip, [r6]
   1946c:	str	r9, [sp, #680]	; 0x2a8
   19470:	orr	ip, lr, sl, lsr #29
   19474:	mov	r0, r8
   19478:	add	lr, sp, #4288	; 0x10c0
   1947c:	ldrd	r8, [sp, #32]
   19480:	add	lr, lr, #36	; 0x24
   19484:	str	ip, [lr]
   19488:	adds	r8, r8, r2
   1948c:	ldr	ip, [sp, #140]	; 0x8c
   19490:	adc	r9, r9, r3
   19494:	adds	r0, r0, r4
   19498:	add	r4, sp, #4288	; 0x10c0
   1949c:	add	r4, r4, #8
   194a0:	lsr	ip, ip, #7
   194a4:	orr	r5, r5, r7
   194a8:	mov	r6, sl
   194ac:	mov	r7, fp
   194b0:	str	ip, [sp, #676]	; 0x2a4
   194b4:	lsr	lr, fp, #19
   194b8:	lsl	ip, sl, #3
   194bc:	mov	fp, r9
   194c0:	mov	sl, r8
   194c4:	ldrd	r8, [r4]
   194c8:	add	r4, sp, #4288	; 0x10c0
   194cc:	add	r4, r4, #16
   194d0:	adc	r1, r1, r5
   194d4:	ldrd	r4, [r4]
   194d8:	orr	lr, lr, r6, lsl #13
   194dc:	orr	ip, ip, r7, lsr #29
   194e0:	eor	r8, r8, r4
   194e4:	mov	r4, r8
   194e8:	add	r8, sp, #4288	; 0x10c0
   194ec:	add	r8, r8, #28
   194f0:	str	lr, [r8]
   194f4:	add	lr, sp, #4288	; 0x10c0
   194f8:	add	lr, lr, #32
   194fc:	str	ip, [lr]
   19500:	add	ip, sp, #672	; 0x2a0
   19504:	eor	r9, r9, r5
   19508:	mov	r5, r9
   1950c:	ldrd	r8, [ip]
   19510:	lsr	ip, r7, #6
   19514:	str	ip, [sp, #684]	; 0x2ac
   19518:	eor	r8, r8, r4
   1951c:	mov	r4, r8
   19520:	eor	r9, r9, r5
   19524:	adds	r8, r0, r2
   19528:	mov	r5, r9
   1952c:	adc	r9, r1, r3
   19530:	add	r3, sp, #4288	; 0x10c0
   19534:	add	r3, r3, #24
   19538:	ldrd	r0, [r3]
   1953c:	ldrd	r2, [lr]
   19540:	add	ip, sp, #680	; 0x2a8
   19544:	eor	r0, r0, r2
   19548:	eor	r1, r1, r3
   1954c:	ldrd	r2, [sp, #64]	; 0x40
   19550:	ldrd	r6, [ip]
   19554:	adds	r2, r2, r4
   19558:	mov	r4, r2
   1955c:	lsr	r2, sl, #14
   19560:	orr	ip, r2, fp, lsl #18
   19564:	add	r2, sp, #4288	; 0x10c0
   19568:	eor	r6, r6, r0
   1956c:	eor	r7, r7, r1
   19570:	add	r2, r2, #40	; 0x28
   19574:	mov	r0, r6
   19578:	mov	r1, r7
   1957c:	ldrd	r6, [sp, #192]	; 0xc0
   19580:	str	ip, [r2]
   19584:	lsr	r2, fp, #14
   19588:	orr	lr, r2, sl, lsl #18
   1958c:	adc	r3, r3, r5
   19590:	add	r2, sp, #4288	; 0x10c0
   19594:	mov	r5, r3
   19598:	adds	r6, r6, r4
   1959c:	add	r2, r2, #44	; 0x2c
   195a0:	adc	r7, r7, r5
   195a4:	adds	r6, r6, r0
   195a8:	lsl	r0, fp, #23
   195ac:	str	lr, [r2]
   195b0:	add	ip, sp, #4288	; 0x10c0
   195b4:	orr	lr, r0, sl, lsr #9
   195b8:	add	r0, sp, #4288	; 0x10c0
   195bc:	lsr	r3, sl, #18
   195c0:	add	ip, ip, #48	; 0x30
   195c4:	add	r0, r0, #60	; 0x3c
   195c8:	orr	r3, r3, fp, lsl #14
   195cc:	str	r3, [ip]
   195d0:	str	lr, [r0]
   195d4:	lsr	ip, r8, #28
   195d8:	add	lr, sp, #4352	; 0x1100
   195dc:	lsl	r0, sl, #23
   195e0:	orr	ip, ip, r9, lsl #4
   195e4:	str	ip, [lr]
   195e8:	add	r2, sp, #4288	; 0x10c0
   195ec:	orr	lr, r0, fp, lsr #9
   195f0:	add	ip, sp, #4352	; 0x1100
   195f4:	add	r0, sp, #4288	; 0x10c0
   195f8:	adc	r7, r7, r1
   195fc:	lsr	r3, fp, #18
   19600:	lsl	r1, r9, #30
   19604:	add	r2, r2, #52	; 0x34
   19608:	add	ip, ip, #12
   1960c:	add	r0, r0, #56	; 0x38
   19610:	orr	r3, r3, sl, lsl #14
   19614:	orr	r1, r1, r8, lsr #2
   19618:	mov	r4, r6
   1961c:	mov	r5, r7
   19620:	str	r3, [r2]
   19624:	ldrd	r6, [sp, #216]	; 0xd8
   19628:	ldrd	r2, [sp, #200]	; 0xc8
   1962c:	str	r1, [ip]
   19630:	str	lr, [r0]
   19634:	add	r0, sp, #4352	; 0x1100
   19638:	lsr	r1, r9, #28
   1963c:	add	r0, r0, #4
   19640:	orr	r1, r1, r8, lsl #4
   19644:	str	r1, [r0]
   19648:	ldr	r1, [sp, #72]	; 0x48
   1964c:	lsl	ip, r8, #30
   19650:	eor	r2, r2, r6
   19654:	eor	r3, r3, r7
   19658:	add	r7, pc, #872	; 0x368
   1965c:	ldrd	r6, [r7]
   19660:	lsr	r0, r1, #1
   19664:	orr	r1, ip, r9, lsr #2
   19668:	add	ip, sp, #4352	; 0x1100
   1966c:	add	ip, ip, #8
   19670:	adds	r6, r6, r4
   19674:	str	r1, [ip]
   19678:	adc	r7, r7, r5
   1967c:	strd	r4, [sp, #176]	; 0xb0
   19680:	add	ip, sp, #4352	; 0x1100
   19684:	ldrd	r4, [sp, #200]	; 0xc8
   19688:	lsl	lr, r9, #25
   1968c:	add	ip, ip, #20
   19690:	orr	r1, lr, r8, lsr #7
   19694:	and	r3, r3, fp
   19698:	str	r1, [ip]
   1969c:	and	r2, r2, sl
   196a0:	eor	r5, r5, r3
   196a4:	add	ip, sp, #4288	; 0x10c0
   196a8:	add	r3, sp, #4288	; 0x10c0
   196ac:	eor	r4, r4, r2
   196b0:	add	ip, ip, #48	; 0x30
   196b4:	add	r3, r3, #40	; 0x28
   196b8:	strd	r4, [sp, #32]
   196bc:	ldrd	r2, [r3]
   196c0:	ldrd	r4, [ip]
   196c4:	strd	r8, [sp, #208]	; 0xd0
   196c8:	lsl	r1, r8, #25
   196cc:	ldrd	r8, [sp, #56]	; 0x38
   196d0:	eor	r2, r2, r4
   196d4:	eor	r3, r3, r5
   196d8:	ldrd	r4, [sp, #72]	; 0x48
   196dc:	adds	r8, r8, r6
   196e0:	mov	r6, r2
   196e4:	add	r2, sp, #4352	; 0x1100
   196e8:	add	r2, r2, #24
   196ec:	adc	r9, r9, r7
   196f0:	mov	r7, r3
   196f4:	orr	r3, r0, r5, lsl #31
   196f8:	str	r3, [r2]
   196fc:	add	r2, sp, #4352	; 0x1100
   19700:	lsr	r0, r4, #8
   19704:	add	r2, r2, #32
   19708:	orr	r3, r0, r5, lsl #24
   1970c:	str	r3, [r2]
   19710:	lsr	r3, r4, #7
   19714:	str	r3, [sp, #688]	; 0x2b0
   19718:	ldrd	r4, [sp, #120]	; 0x78
   1971c:	ldrd	r2, [sp, #208]	; 0xd0
   19720:	add	lr, sp, #4352	; 0x1100
   19724:	add	lr, lr, #8
   19728:	orr	r4, r4, r2
   1972c:	add	r2, sp, #4352	; 0x1100
   19730:	orr	r5, r5, r3
   19734:	add	r2, r2, #16
   19738:	orr	r3, r1, r3, lsr #7
   1973c:	add	r1, sp, #4288	; 0x10c0
   19740:	add	r1, r1, #56	; 0x38
   19744:	str	r3, [r2]
   19748:	ldr	r3, [sp, #76]	; 0x4c
   1974c:	ldrd	r0, [r1]
   19750:	lsr	ip, r3, #1
   19754:	ldrd	r2, [sp, #32]
   19758:	eor	r1, r1, r7
   1975c:	mov	r7, r1
   19760:	add	r1, sp, #4352	; 0x1100
   19764:	adds	r2, r2, r8
   19768:	eor	r0, r0, r6
   1976c:	adc	r3, r3, r9
   19770:	mov	r6, r0
   19774:	ldrd	r8, [lr]
   19778:	ldrd	r0, [r1]
   1977c:	add	lr, sp, #4352	; 0x1100
   19780:	add	lr, lr, #28
   19784:	eor	r0, r0, r8
   19788:	eor	r1, r1, r9
   1978c:	ldrd	r8, [sp, #96]	; 0x60
   19790:	and	r8, r8, r4
   19794:	and	r9, r9, r5
   19798:	mov	r4, r8
   1979c:	mov	r5, r9
   197a0:	ldrd	r8, [sp, #72]	; 0x48
   197a4:	orr	ip, ip, r8, lsl #31
   197a8:	str	ip, [lr]
   197ac:	add	lr, sp, #4352	; 0x1100
   197b0:	lsr	ip, r9, #8
   197b4:	add	lr, lr, #36	; 0x24
   197b8:	orr	ip, ip, r8, lsl #24
   197bc:	str	ip, [lr]
   197c0:	ldr	ip, [sp, #688]	; 0x2b0
   197c4:	orr	ip, ip, r9, lsl #25
   197c8:	ldrd	r8, [sp, #112]	; 0x70
   197cc:	str	ip, [sp, #688]	; 0x2b0
   197d0:	lsr	lr, r8, #6
   197d4:	lsr	ip, r8, #19
   197d8:	adds	r8, r2, r6
   197dc:	adc	r9, r3, r7
   197e0:	str	lr, [sp, #696]	; 0x2b8
   197e4:	strd	r8, [sp, #32]
   197e8:	ldrd	r6, [sp, #208]	; 0xd0
   197ec:	ldrd	r8, [sp, #120]	; 0x78
   197f0:	add	r3, sp, #4352	; 0x1100
   197f4:	add	r3, r3, #16
   197f8:	and	r8, r8, r6
   197fc:	and	r9, r9, r7
   19800:	mov	r6, r8
   19804:	mov	r7, r9
   19808:	orr	r4, r4, r6
   1980c:	orr	r5, r5, r7
   19810:	ldrd	r6, [sp, #112]	; 0x70
   19814:	add	r2, sp, #4352	; 0x1100
   19818:	add	r2, r2, #40	; 0x28
   1981c:	ldrd	r8, [r3]
   19820:	orr	r3, ip, r7, lsl #13
   19824:	str	r3, [r2]
   19828:	add	r2, sp, #4352	; 0x1100
   1982c:	lsl	lr, r7, #3
   19830:	add	r2, r2, #52	; 0x34
   19834:	orr	r3, lr, r6, lsr #29
   19838:	str	r3, [r2]
   1983c:	ldr	r3, [sp, #76]	; 0x4c
   19840:	eor	r8, r8, r0
   19844:	eor	r9, r9, r1
   19848:	lsr	r3, r3, #7
   1984c:	str	r3, [sp, #692]	; 0x2b4
   19850:	ldr	r3, [sp, #696]	; 0x2b8
   19854:	mov	r0, r8
   19858:	orr	r3, r3, r7, lsl #26
   1985c:	mov	r1, r9
   19860:	str	r3, [sp, #696]	; 0x2b8
   19864:	ldrd	r8, [sp, #16]
   19868:	ldrd	r2, [sp, #32]
   1986c:	lsr	lr, r7, #19
   19870:	lsl	ip, r6, #3
   19874:	adds	r2, r2, r8
   19878:	adc	r3, r3, r9
   1987c:	mov	r9, r3
   19880:	add	r3, sp, #4352	; 0x1100
   19884:	add	r3, r3, #24
   19888:	adds	r4, r4, r0
   1988c:	adc	r5, r5, r1
   19890:	ldrd	r0, [r3]
   19894:	add	r3, sp, #4352	; 0x1100
   19898:	add	r3, r3, #32
   1989c:	mov	r8, r2
   198a0:	ldrd	r2, [r3]
   198a4:	eor	r0, r0, r2
   198a8:	add	r2, sp, #4352	; 0x1100
   198ac:	add	r2, r2, #44	; 0x2c
   198b0:	eor	r1, r1, r3
   198b4:	orr	r3, lr, r6, lsl #13
   198b8:	str	r3, [r2]
   198bc:	add	r2, sp, #4352	; 0x1100
   198c0:	add	r2, r2, #48	; 0x30
   198c4:	orr	r3, ip, r7, lsr #29
   198c8:	str	r3, [r2]
   198cc:	add	r3, sp, #688	; 0x2b0
   198d0:	add	ip, sp, #4352	; 0x1100
   198d4:	ldrd	r2, [r3]
   198d8:	add	ip, ip, #48	; 0x30
   198dc:	lsr	lr, r9, #14
   198e0:	eor	r3, r3, r1
   198e4:	mov	r1, r3
   198e8:	eor	r2, r2, r0
   198ec:	lsr	r3, r7, #6
   198f0:	mov	r0, r2
   198f4:	str	r3, [sp, #700]	; 0x2bc
   198f8:	ldrd	r2, [sp, #32]
   198fc:	adds	r2, r2, r4
   19900:	adc	r3, r3, r5
   19904:	mov	r7, r3
   19908:	add	r3, sp, #4352	; 0x1100
   1990c:	add	r3, r3, #40	; 0x28
   19910:	ldrd	r4, [ip]
   19914:	mov	r6, r2
   19918:	ldrd	r2, [r3]
   1991c:	strd	r6, [sp, #16]
   19920:	lsr	ip, r8, #14
   19924:	eor	r2, r2, r4
   19928:	eor	r3, r3, r5
   1992c:	mov	r6, r2
   19930:	mov	r7, r3
   19934:	ldrd	r2, [sp, #136]	; 0x88
   19938:	add	r5, pc, #144	; 0x90
   1993c:	ldrd	r4, [r5]
   19940:	adds	r2, r2, r0
   19944:	adc	r3, r3, r1
   19948:	mov	r1, r3
   1994c:	lsr	r3, r8, #18
   19950:	str	r3, [sp, #32]
   19954:	add	r3, sp, #696	; 0x2b8
   19958:	mov	r0, r2
   1995c:	ldrd	r2, [r3]
   19960:	eor	r2, r2, r6
   19964:	eor	r3, r3, r7
   19968:	mov	r6, r2
   1996c:	mov	r7, r3
   19970:	ldrd	r2, [sp, #152]	; 0x98
   19974:	adds	r2, r2, r0
   19978:	mov	r0, r2
   1997c:	add	r2, sp, #4352	; 0x1100
   19980:	adc	r3, r3, r1
   19984:	add	r2, r2, #56	; 0x38
   19988:	mov	r1, r3
   1998c:	orr	r3, ip, r9, lsl #18
   19990:	str	r3, [r2]
   19994:	ldr	r3, [sp, #32]
   19998:	add	r2, sp, #4416	; 0x1140
   1999c:	orr	r3, r3, r9, lsl #14
   199a0:	str	r3, [r2]
   199a4:	adds	r2, r0, r6
   199a8:	lsr	r3, r9, #18
   199ac:	str	r3, [sp, #32]
   199b0:	adc	r3, r1, r7
   199b4:	mov	r6, r2
   199b8:	mov	r7, r3
   199bc:	ldrd	r2, [sp, #16]
   199c0:	b	199d8 <abort@plt+0x94f8>
   199c4:	nop			; (mov r0, r0)
   199c8:	usatle	r5, #15, r8, lsl #4
   199cc:	orrsle	lr, r2, r9, lsl r8
   199d0:	strbpl	sl, [r5, #-2320]!	; 0xfffff6f0
   199d4:	ldrle	r0, [r9], r4, lsr #12
   199d8:	lsl	r0, r9, #23
   199dc:	lsr	ip, r2, #28
   199e0:	lsl	r1, r3, #30
   199e4:	add	r2, sp, #4352	; 0x1100
   199e8:	orr	r3, lr, r8, lsl #18
   199ec:	orr	lr, r0, r8, lsr #9
   199f0:	add	r0, sp, #4416	; 0x1140
   199f4:	add	r2, r2, #60	; 0x3c
   199f8:	add	r0, r0, #12
   199fc:	str	r3, [r2]
   19a00:	ldr	r3, [sp, #32]
   19a04:	str	lr, [r0]
   19a08:	ldr	lr, [sp, #20]
   19a0c:	strd	r6, [sp, #128]	; 0x80
   19a10:	adds	r6, r6, r4
   19a14:	adc	r7, r7, r5
   19a18:	orr	ip, ip, lr, lsl #4
   19a1c:	mov	r4, r6
   19a20:	mov	r5, r7
   19a24:	add	lr, sp, #4416	; 0x1140
   19a28:	ldrd	r6, [sp, #40]	; 0x28
   19a2c:	add	lr, lr, #16
   19a30:	lsl	r0, r8, #23
   19a34:	str	ip, [lr]
   19a38:	ldr	ip, [sp, #16]
   19a3c:	lsr	lr, r6, #7
   19a40:	str	lr, [sp, #704]	; 0x2c0
   19a44:	orr	lr, r0, r9, lsr #9
   19a48:	add	r0, sp, #4416	; 0x1140
   19a4c:	add	r0, r0, #8
   19a50:	orr	r1, r1, ip, lsr #2
   19a54:	add	ip, sp, #4416	; 0x1140
   19a58:	str	lr, [r0]
   19a5c:	add	ip, ip, #28
   19a60:	ldr	lr, [sp, #20]
   19a64:	str	r1, [ip]
   19a68:	ldr	r1, [sp, #20]
   19a6c:	lsl	r0, lr, #25
   19a70:	ldr	lr, [sp, #16]
   19a74:	lsr	r1, r1, #28
   19a78:	ldr	ip, [sp, #16]
   19a7c:	orr	r1, r1, lr, lsl #4
   19a80:	add	lr, sp, #4416	; 0x1140
   19a84:	add	lr, lr, #20
   19a88:	str	r1, [lr]
   19a8c:	lsr	r1, r6, #1
   19a90:	ldrd	r6, [sp, #16]
   19a94:	add	lr, sp, #4416	; 0x1140
   19a98:	add	lr, lr, #24
   19a9c:	lsl	ip, ip, #30
   19aa0:	orr	ip, ip, r7, lsr #2
   19aa4:	str	ip, [lr]
   19aa8:	orr	ip, r0, r6, lsr #7
   19aac:	add	r0, sp, #4416	; 0x1140
   19ab0:	add	r0, r0, #36	; 0x24
   19ab4:	add	r2, sp, #4416	; 0x1140
   19ab8:	str	ip, [r0]
   19abc:	lsl	ip, r6, #25
   19ac0:	ldrd	r6, [sp, #200]	; 0xc8
   19ac4:	add	r2, r2, #4
   19ac8:	orr	r3, r3, r8, lsl #14
   19acc:	str	r3, [r2]
   19ad0:	adds	r6, r6, r4
   19ad4:	ldrd	r2, [sp, #216]	; 0xd8
   19ad8:	adc	r7, r7, r5
   19adc:	mov	r4, r6
   19ae0:	mov	r5, r7
   19ae4:	ldrd	r6, [sp, #216]	; 0xd8
   19ae8:	eor	r3, r3, fp
   19aec:	and	r3, r3, r9
   19af0:	eor	r2, r2, sl
   19af4:	and	r2, r2, r8
   19af8:	eor	r7, r7, r3
   19afc:	add	r3, sp, #4352	; 0x1100
   19b00:	eor	r6, r6, r2
   19b04:	add	r0, sp, #4416	; 0x1140
   19b08:	add	r3, r3, #56	; 0x38
   19b0c:	strd	r6, [sp, #32]
   19b10:	ldrd	r2, [r3]
   19b14:	ldrd	r6, [r0]
   19b18:	eor	r3, r3, r7
   19b1c:	mov	r7, r3
   19b20:	eor	r2, r2, r6
   19b24:	ldr	r3, [sp, #44]	; 0x2c
   19b28:	mov	r6, r2
   19b2c:	add	r2, sp, #4416	; 0x1140
   19b30:	add	r2, r2, #40	; 0x28
   19b34:	orr	r3, r1, r3, lsl #31
   19b38:	str	r3, [r2]
   19b3c:	ldr	r3, [sp, #40]	; 0x28
   19b40:	add	r2, sp, #4416	; 0x1140
   19b44:	add	r2, r2, #48	; 0x30
   19b48:	lsr	r1, r3, #8
   19b4c:	ldr	r3, [sp, #44]	; 0x2c
   19b50:	orr	r3, r1, r3, lsl #24
   19b54:	str	r3, [r2]
   19b58:	ldrd	r0, [sp, #208]	; 0xd0
   19b5c:	ldrd	r2, [sp, #16]
   19b60:	orr	r0, r0, r2
   19b64:	add	r2, sp, #4416	; 0x1140
   19b68:	orr	r1, r1, r3
   19b6c:	add	r2, r2, #32
   19b70:	orr	r3, ip, r3, lsr #7
   19b74:	strd	r0, [sp, #48]	; 0x30
   19b78:	str	r3, [r2]
   19b7c:	ldrd	r2, [sp, #32]
   19b80:	ldr	r1, [sp, #44]	; 0x2c
   19b84:	ldr	lr, [sp, #704]	; 0x2c0
   19b88:	adds	r2, r2, r4
   19b8c:	adc	r3, r3, r5
   19b90:	orr	lr, lr, r1, lsl #25
   19b94:	strd	r2, [sp, #32]
   19b98:	add	r3, sp, #4416	; 0x1140
   19b9c:	add	r3, r3, #8
   19ba0:	str	lr, [sp, #704]	; 0x2c0
   19ba4:	ldrd	r2, [r3]
   19ba8:	add	lr, sp, #4416	; 0x1140
   19bac:	add	lr, lr, #24
   19bb0:	eor	r3, r3, r7
   19bb4:	mov	r7, r3
   19bb8:	add	r3, sp, #4416	; 0x1140
   19bbc:	add	r3, r3, #16
   19bc0:	eor	r2, r2, r6
   19bc4:	ldrd	r4, [lr]
   19bc8:	mov	r6, r2
   19bcc:	ldrd	r2, [r3]
   19bd0:	ldrd	r0, [sp, #40]	; 0x28
   19bd4:	eor	r2, r2, r4
   19bd8:	eor	r3, r3, r5
   19bdc:	ldrd	r4, [sp, #48]	; 0x30
   19be0:	strd	r2, [sp, #56]	; 0x38
   19be4:	ldrd	r2, [sp, #120]	; 0x78
   19be8:	lsr	ip, r1, #1
   19bec:	and	r4, r4, r2
   19bf0:	and	r5, r5, r3
   19bf4:	mov	r2, r4
   19bf8:	mov	r3, r5
   19bfc:	mov	r5, r1
   19c00:	strd	r2, [sp, #64]	; 0x40
   19c04:	add	r2, sp, #4416	; 0x1140
   19c08:	add	r2, r2, #44	; 0x2c
   19c0c:	orr	r3, ip, r0, lsl #31
   19c10:	str	r3, [r2]
   19c14:	add	r2, sp, #4416	; 0x1140
   19c18:	lsr	ip, r1, #8
   19c1c:	add	r2, r2, #52	; 0x34
   19c20:	orr	r3, ip, r0, lsl #24
   19c24:	str	r3, [r2]
   19c28:	ldrd	r2, [sp, #176]	; 0xb0
   19c2c:	lsr	r1, r5, #7
   19c30:	str	r1, [sp, #708]	; 0x2c4
   19c34:	mov	r5, r3
   19c38:	lsr	r3, r2, #6
   19c3c:	mov	r4, r2
   19c40:	lsr	ip, r2, #19
   19c44:	str	r3, [sp, #712]	; 0x2c8
   19c48:	ldrd	r2, [sp, #32]
   19c4c:	ldrd	r0, [sp, #16]
   19c50:	orr	ip, ip, r5, lsl #13
   19c54:	adds	r2, r2, r6
   19c58:	adc	r3, r3, r7
   19c5c:	ldrd	r6, [sp, #208]	; 0xd0
   19c60:	strd	r2, [sp, #48]	; 0x30
   19c64:	add	r3, sp, #4416	; 0x1140
   19c68:	add	r3, r3, #32
   19c6c:	and	r6, r6, r0
   19c70:	and	r7, r7, r1
   19c74:	ldrd	r0, [r3]
   19c78:	ldrd	r2, [sp, #56]	; 0x38
   19c7c:	eor	r2, r2, r0
   19c80:	eor	r3, r3, r1
   19c84:	mov	r0, r2
   19c88:	mov	r1, r3
   19c8c:	mov	r2, r4
   19c90:	strd	r0, [sp, #56]	; 0x38
   19c94:	ldrd	r0, [sp, #64]	; 0x40
   19c98:	mov	r3, r5
   19c9c:	orr	r0, r0, r6
   19ca0:	mov	r6, r0
   19ca4:	add	r0, sp, #4416	; 0x1140
   19ca8:	add	r0, r0, #56	; 0x38
   19cac:	orr	r1, r1, r7
   19cb0:	str	ip, [r0]
   19cb4:	add	r0, sp, #4480	; 0x1180
   19cb8:	mov	r7, r1
   19cbc:	add	r0, r0, #4
   19cc0:	lsl	r1, r5, #3
   19cc4:	orr	r1, r1, r4, lsr #29
   19cc8:	str	r1, [r0]
   19ccc:	add	ip, sp, #4416	; 0x1140
   19cd0:	add	r1, sp, #4416	; 0x1140
   19cd4:	add	ip, ip, #48	; 0x30
   19cd8:	add	r1, r1, #40	; 0x28
   19cdc:	ldrd	r4, [ip]
   19ce0:	ldrd	r0, [r1]
   19ce4:	lsr	lr, r3, #19
   19ce8:	orr	lr, lr, r2, lsl #13
   19cec:	eor	r0, r0, r4
   19cf0:	eor	r1, r1, r5
   19cf4:	strd	r0, [sp, #64]	; 0x40
   19cf8:	ldr	ip, [sp, #712]	; 0x2c8
   19cfc:	ldrd	r4, [sp, #96]	; 0x60
   19d00:	ldrd	r0, [sp, #48]	; 0x30
   19d04:	orr	ip, ip, r3, lsl #26
   19d08:	str	ip, [sp, #712]	; 0x2c8
   19d0c:	adds	r0, r0, r4
   19d10:	adc	r1, r1, r5
   19d14:	mov	r4, r0
   19d18:	mov	r5, r1
   19d1c:	add	r1, sp, #704	; 0x2c0
   19d20:	strd	r4, [sp, #32]
   19d24:	ldrd	r4, [sp, #56]	; 0x38
   19d28:	lsl	ip, r2, #3
   19d2c:	adds	r4, r4, r6
   19d30:	adc	r5, r5, r7
   19d34:	mov	r6, r4
   19d38:	mov	r7, r5
   19d3c:	ldrd	r4, [r1]
   19d40:	ldrd	r0, [sp, #64]	; 0x40
   19d44:	eor	r1, r1, r5
   19d48:	mov	r5, r1
   19d4c:	eor	r0, r0, r4
   19d50:	add	r1, sp, #4416	; 0x1140
   19d54:	mov	r4, r0
   19d58:	add	r1, r1, #60	; 0x3c
   19d5c:	strd	r4, [sp, #56]	; 0x38
   19d60:	str	lr, [r1]
   19d64:	mov	r5, r3
   19d68:	orr	r1, ip, r3, lsr #29
   19d6c:	add	r3, sp, #4480	; 0x1180
   19d70:	add	ip, sp, #4480	; 0x1180
   19d74:	str	r1, [r3]
   19d78:	ldrd	r2, [sp, #48]	; 0x30
   19d7c:	lsr	r1, r5, #6
   19d80:	str	r1, [sp, #716]	; 0x2cc
   19d84:	adds	r2, r2, r6
   19d88:	adc	r3, r3, r7
   19d8c:	ldrd	r0, [sp, #56]	; 0x38
   19d90:	mov	r4, r2
   19d94:	mov	r5, r3
   19d98:	ldrd	r2, [sp, #72]	; 0x48
   19d9c:	strd	r4, [sp, #64]	; 0x40
   19da0:	ldrd	r4, [ip]
   19da4:	adds	r0, r0, r2
   19da8:	adc	r1, r1, r3
   19dac:	mov	r3, r1
   19db0:	add	r1, sp, #4416	; 0x1140
   19db4:	add	r1, r1, #56	; 0x38
   19db8:	mov	r2, r0
   19dbc:	ldrd	r0, [r1]
   19dc0:	eor	r1, r1, r5
   19dc4:	mov	r7, r1
   19dc8:	ldr	r1, [sp, #32]
   19dcc:	eor	r0, r0, r4
   19dd0:	mov	r6, r0
   19dd4:	lsr	ip, r1, #14
   19dd8:	lsr	lr, r1, #18
   19ddc:	ldrd	r0, [sp, #160]	; 0xa0
   19de0:	add	r5, pc, #872	; 0x368
   19de4:	ldrd	r4, [r5]
   19de8:	adds	r0, r0, r2
   19dec:	adc	r1, r1, r3
   19df0:	mov	r3, r1
   19df4:	add	r1, sp, #712	; 0x2c8
   19df8:	mov	r2, r0
   19dfc:	ldrd	r0, [r1]
   19e00:	eor	r1, r1, r7
   19e04:	mov	r7, r1
   19e08:	eor	r0, r0, r6
   19e0c:	ldr	r1, [sp, #36]	; 0x24
   19e10:	mov	r6, r0
   19e14:	add	r0, sp, #4480	; 0x1180
   19e18:	add	r0, r0, #8
   19e1c:	orr	r1, ip, r1, lsl #18
   19e20:	str	r1, [r0]
   19e24:	ldr	r1, [sp, #36]	; 0x24
   19e28:	lsr	r0, r1, #14
   19e2c:	str	r0, [sp, #56]	; 0x38
   19e30:	add	r0, sp, #4480	; 0x1180
   19e34:	add	r0, r0, #16
   19e38:	orr	r1, lr, r1, lsl #14
   19e3c:	str	r1, [r0]
   19e40:	ldr	r1, [sp, #36]	; 0x24
   19e44:	adds	r0, r2, r6
   19e48:	lsr	lr, r1, #18
   19e4c:	adc	r1, r3, r7
   19e50:	ldrd	r2, [sp, #32]
   19e54:	strd	r0, [sp, #48]	; 0x30
   19e58:	ldr	r0, [sp, #56]	; 0x38
   19e5c:	lsl	r6, r3, #23
   19e60:	orr	r7, r0, r2, lsl #18
   19e64:	orr	r3, lr, r2, lsl #14
   19e68:	ldr	r1, [sp, #64]	; 0x40
   19e6c:	add	r0, sp, #4480	; 0x1180
   19e70:	add	r2, sp, #4480	; 0x1180
   19e74:	add	r0, r0, #12
   19e78:	add	r2, r2, #20
   19e7c:	lsr	ip, r1, #28
   19e80:	ldr	r1, [sp, #68]	; 0x44
   19e84:	str	r7, [r0]
   19e88:	str	r3, [r2]
   19e8c:	eor	r2, sl, r8
   19e90:	eor	r3, fp, r9
   19e94:	lsl	r1, r1, #30
   19e98:	strd	r2, [sp, #56]	; 0x38
   19e9c:	ldr	r3, [sp, #32]
   19ea0:	add	r2, sp, #4480	; 0x1180
   19ea4:	add	r2, r2, #28
   19ea8:	orr	r3, r6, r3, lsr #9
   19eac:	str	r3, [r2]
   19eb0:	ldr	r3, [sp, #68]	; 0x44
   19eb4:	add	r2, sp, #4480	; 0x1180
   19eb8:	add	r2, r2, #32
   19ebc:	orr	r3, ip, r3, lsl #4
   19ec0:	str	r3, [r2]
   19ec4:	ldr	r3, [sp, #64]	; 0x40
   19ec8:	add	r2, sp, #4480	; 0x1180
   19ecc:	add	r2, r2, #44	; 0x2c
   19ed0:	orr	r3, r1, r3, lsr #2
   19ed4:	str	r3, [r2]
   19ed8:	ldr	r3, [sp, #68]	; 0x44
   19edc:	ldr	lr, [sp, #24]
   19ee0:	ldrd	r6, [sp, #32]
   19ee4:	lsr	r1, r3, #28
   19ee8:	ldrd	r2, [sp, #48]	; 0x30
   19eec:	lsr	lr, lr, #7
   19ef0:	str	lr, [sp, #720]	; 0x2d0
   19ef4:	adds	r2, r2, r4
   19ef8:	ldr	lr, [sp, #36]	; 0x24
   19efc:	adc	r3, r3, r5
   19f00:	lsl	r0, r6, #23
   19f04:	mov	r4, r2
   19f08:	mov	r5, r3
   19f0c:	ldrd	r2, [sp, #56]	; 0x38
   19f10:	orr	lr, r0, lr, lsr #9
   19f14:	add	r0, sp, #4480	; 0x1180
   19f18:	add	r0, r0, #24
   19f1c:	and	r2, r2, r6
   19f20:	and	r3, r3, r7
   19f24:	ldrd	r6, [sp, #64]	; 0x40
   19f28:	str	lr, [r0]
   19f2c:	add	lr, sp, #4480	; 0x1180
   19f30:	add	lr, lr, #36	; 0x24
   19f34:	orr	r1, r1, r6, lsl #4
   19f38:	str	r1, [lr]
   19f3c:	ldr	r1, [sp, #24]
   19f40:	lsl	ip, r6, #30
   19f44:	lsl	r0, r7, #25
   19f48:	lsr	lr, r1, #1
   19f4c:	orr	r1, ip, r7, lsr #2
   19f50:	add	ip, sp, #4480	; 0x1180
   19f54:	add	ip, ip, #40	; 0x28
   19f58:	str	r1, [ip]
   19f5c:	orr	r1, r0, r6, lsr #7
   19f60:	add	r0, sp, #4480	; 0x1180
   19f64:	add	r0, r0, #52	; 0x34
   19f68:	str	r1, [r0]
   19f6c:	ldrd	r0, [sp, #216]	; 0xd8
   19f70:	lsl	ip, r6, #25
   19f74:	adds	r0, r0, r4
   19f78:	adc	r1, r1, r5
   19f7c:	eor	r4, r2, sl
   19f80:	eor	r5, r3, fp
   19f84:	add	r3, sp, #4480	; 0x1180
   19f88:	strd	r4, [sp, #56]	; 0x38
   19f8c:	add	r4, sp, #4480	; 0x1180
   19f90:	add	r3, r3, #8
   19f94:	add	r4, r4, #16
   19f98:	ldrd	r2, [r3]
   19f9c:	ldrd	r4, [r4]
   19fa0:	eor	r2, r2, r4
   19fa4:	eor	r3, r3, r5
   19fa8:	ldrd	r4, [sp, #24]
   19fac:	mov	r6, r2
   19fb0:	add	r2, sp, #4480	; 0x1180
   19fb4:	add	r2, r2, #56	; 0x38
   19fb8:	mov	r7, r3
   19fbc:	orr	r3, lr, r5, lsl #31
   19fc0:	str	r3, [r2]
   19fc4:	lsr	lr, r4, #8
   19fc8:	add	r2, sp, #4544	; 0x11c0
   19fcc:	orr	r3, lr, r5, lsl #24
   19fd0:	str	r3, [r2]
   19fd4:	ldrd	r4, [sp, #64]	; 0x40
   19fd8:	ldrd	r2, [sp, #16]
   19fdc:	ldr	lr, [sp, #28]
   19fe0:	orr	r3, r3, r5
   19fe4:	mov	r5, r3
   19fe8:	ldr	r3, [sp, #720]	; 0x2d0
   19fec:	orr	r2, r2, r4
   19ff0:	orr	r3, r3, lr, lsl #25
   19ff4:	str	r3, [sp, #720]	; 0x2d0
   19ff8:	ldr	r3, [sp, #68]	; 0x44
   19ffc:	mov	r4, r2
   1a000:	add	r2, sp, #4480	; 0x1180
   1a004:	add	r2, r2, #48	; 0x30
   1a008:	orr	r3, ip, r3, lsr #7
   1a00c:	str	r3, [r2]
   1a010:	ldrd	r2, [sp, #56]	; 0x38
   1a014:	lsr	ip, lr, #1
   1a018:	adds	r2, r2, r0
   1a01c:	adc	r3, r3, r1
   1a020:	strd	r2, [sp, #56]	; 0x38
   1a024:	add	r3, sp, #4480	; 0x1180
   1a028:	add	r3, r3, #24
   1a02c:	ldrd	r0, [r3]
   1a030:	add	r3, sp, #4480	; 0x1180
   1a034:	add	r3, r3, #32
   1a038:	eor	r0, r0, r6
   1a03c:	eor	r1, r1, r7
   1a040:	mov	r6, r0
   1a044:	mov	r7, r1
   1a048:	ldrd	r0, [r3]
   1a04c:	add	r3, sp, #4480	; 0x1180
   1a050:	add	r3, r3, #40	; 0x28
   1a054:	ldrd	r2, [r3]
   1a058:	eor	r0, r0, r2
   1a05c:	eor	r1, r1, r3
   1a060:	ldrd	r2, [sp, #208]	; 0xd0
   1a064:	strd	r0, [sp, #72]	; 0x48
   1a068:	ldrd	r0, [sp, #24]
   1a06c:	and	r2, r2, r4
   1a070:	and	r3, r3, r5
   1a074:	mov	r5, r1
   1a078:	strd	r2, [sp, #96]	; 0x60
   1a07c:	add	r2, sp, #4480	; 0x1180
   1a080:	add	r2, r2, #60	; 0x3c
   1a084:	orr	r3, ip, r0, lsl #31
   1a088:	str	r3, [r2]
   1a08c:	lsr	ip, r1, #8
   1a090:	add	r2, sp, #4544	; 0x11c0
   1a094:	orr	r3, ip, r0, lsl #24
   1a098:	add	r2, r2, #4
   1a09c:	ldrd	r0, [sp, #128]	; 0x80
   1a0a0:	str	r3, [r2]
   1a0a4:	lsr	r3, r5, #7
   1a0a8:	str	r3, [sp, #724]	; 0x2d4
   1a0ac:	lsr	r3, r0, #6
   1a0b0:	str	r3, [sp, #728]	; 0x2d8
   1a0b4:	ldrd	r2, [sp, #56]	; 0x38
   1a0b8:	lsr	ip, r0, #19
   1a0bc:	ldrd	r0, [sp, #16]
   1a0c0:	adds	r2, r2, r6
   1a0c4:	adc	r3, r3, r7
   1a0c8:	ldrd	r6, [sp, #64]	; 0x40
   1a0cc:	strd	r2, [sp, #56]	; 0x38
   1a0d0:	add	r3, sp, #4480	; 0x1180
   1a0d4:	add	r3, r3, #48	; 0x30
   1a0d8:	and	r0, r0, r6
   1a0dc:	and	r1, r1, r7
   1a0e0:	mov	r6, r0
   1a0e4:	mov	r7, r1
   1a0e8:	ldrd	r4, [sp, #96]	; 0x60
   1a0ec:	ldrd	r0, [r3]
   1a0f0:	ldrd	r2, [sp, #72]	; 0x48
   1a0f4:	orr	r4, r4, r6
   1a0f8:	orr	r5, r5, r7
   1a0fc:	eor	r3, r3, r1
   1a100:	ldrd	r6, [sp, #128]	; 0x80
   1a104:	mov	r1, r3
   1a108:	add	r3, sp, #4544	; 0x11c0
   1a10c:	add	r3, r3, #8
   1a110:	orr	ip, ip, r7, lsl #13
   1a114:	eor	r2, r2, r0
   1a118:	str	ip, [r3]
   1a11c:	mov	r0, r2
   1a120:	add	r3, sp, #4544	; 0x11c0
   1a124:	lsl	lr, r7, #3
   1a128:	add	r3, r3, #20
   1a12c:	strd	r0, [sp, #72]	; 0x48
   1a130:	orr	r1, lr, r6, lsr #29
   1a134:	str	r1, [r3]
   1a138:	ldr	r1, [sp, #728]	; 0x2d8
   1a13c:	mov	r3, r7
   1a140:	orr	r1, r1, r7, lsl #26
   1a144:	mov	r2, r6
   1a148:	lsr	lr, r7, #19
   1a14c:	b	1a160 <abort@plt+0x9c80>
   1a150:	ldrbpl	r2, [r1, -sl, lsr #32]!
   1a154:	vst3.32	{d3,d5,d7}, [lr], r5
   1a158:	adcscc	sp, fp, #184, 2	; 0x2e
   1a15c:	rsbne	sl, sl, r0, ror r0
   1a160:	lsl	ip, r6, #3
   1a164:	str	r1, [sp, #728]	; 0x2d8
   1a168:	ldrd	r6, [sp, #120]	; 0x78
   1a16c:	ldrd	r0, [sp, #56]	; 0x38
   1a170:	orr	ip, ip, r3, lsr #29
   1a174:	orr	lr, lr, r2, lsl #13
   1a178:	adds	r0, r0, r6
   1a17c:	adc	r1, r1, r7
   1a180:	mov	r6, r0
   1a184:	mov	r7, r1
   1a188:	strd	r6, [sp, #120]	; 0x78
   1a18c:	ldrd	r0, [sp, #72]	; 0x48
   1a190:	mov	r7, r3
   1a194:	add	r3, sp, #4544	; 0x11c0
   1a198:	adds	r0, r0, r4
   1a19c:	adc	r1, r1, r5
   1a1a0:	add	r4, sp, #4544	; 0x11c0
   1a1a4:	strd	r0, [sp, #72]	; 0x48
   1a1a8:	add	r1, sp, #4480	; 0x1180
   1a1ac:	add	r1, r1, #56	; 0x38
   1a1b0:	ldrd	r4, [r4]
   1a1b4:	ldrd	r0, [r1]
   1a1b8:	add	r3, r3, #16
   1a1bc:	str	ip, [r3]
   1a1c0:	eor	r0, r0, r4
   1a1c4:	add	r4, sp, #4544	; 0x11c0
   1a1c8:	add	r4, r4, #12
   1a1cc:	add	r3, sp, #720	; 0x2d0
   1a1d0:	str	lr, [r4]
   1a1d4:	eor	r1, r1, r5
   1a1d8:	ldrd	r4, [r3]
   1a1dc:	ldrd	r2, [sp, #56]	; 0x38
   1a1e0:	lsr	ip, r7, #6
   1a1e4:	eor	r4, r4, r0
   1a1e8:	eor	r5, r5, r1
   1a1ec:	mov	r0, r4
   1a1f0:	mov	r1, r5
   1a1f4:	ldrd	r4, [sp, #72]	; 0x48
   1a1f8:	str	ip, [sp, #732]	; 0x2dc
   1a1fc:	add	ip, sp, #4544	; 0x11c0
   1a200:	adds	r2, r2, r4
   1a204:	adc	r3, r3, r5
   1a208:	mov	r7, r3
   1a20c:	add	r3, sp, #4544	; 0x11c0
   1a210:	add	ip, ip, #16
   1a214:	add	r3, r3, #8
   1a218:	ldrd	r4, [ip]
   1a21c:	mov	r6, r2
   1a220:	ldrd	r2, [r3]
   1a224:	strd	r6, [sp, #72]	; 0x48
   1a228:	eor	r3, r3, r5
   1a22c:	mov	r7, r3
   1a230:	ldr	r3, [sp, #120]	; 0x78
   1a234:	eor	r2, r2, r4
   1a238:	mov	r6, r2
   1a23c:	lsr	ip, r3, #14
   1a240:	lsr	r2, r3, #18
   1a244:	add	r3, sp, #728	; 0x2d8
   1a248:	ldrd	r4, [sp, #40]	; 0x28
   1a24c:	str	r2, [sp, #40]	; 0x28
   1a250:	ldrd	r2, [r3]
   1a254:	adds	r4, r4, r0
   1a258:	adc	r5, r5, r1
   1a25c:	eor	r2, r2, r6
   1a260:	eor	r3, r3, r7
   1a264:	mov	r6, r2
   1a268:	mov	r7, r3
   1a26c:	ldrd	r2, [sp, #8]
   1a270:	mov	r0, r4
   1a274:	mov	r1, r5
   1a278:	adds	r2, r2, r0
   1a27c:	adc	r3, r3, r1
   1a280:	mov	r1, r3
   1a284:	ldr	r3, [sp, #124]	; 0x7c
   1a288:	mov	r0, r2
   1a28c:	add	r2, sp, #4544	; 0x11c0
   1a290:	add	r2, r2, #24
   1a294:	orr	r3, ip, r3, lsl #18
   1a298:	str	r3, [r2]
   1a29c:	ldr	r3, [sp, #124]	; 0x7c
   1a2a0:	ldr	r2, [sp, #40]	; 0x28
   1a2a4:	sub	r5, pc, #340	; 0x154
   1a2a8:	ldrd	r4, [r5]
   1a2ac:	lsr	lr, r3, #14
   1a2b0:	orr	r3, r2, r3, lsl #14
   1a2b4:	add	r2, sp, #4544	; 0x11c0
   1a2b8:	add	r2, r2, #32
   1a2bc:	str	r3, [r2]
   1a2c0:	ldr	r3, [sp, #124]	; 0x7c
   1a2c4:	lsr	r2, r3, #18
   1a2c8:	str	r2, [sp, #40]	; 0x28
   1a2cc:	adds	r2, r0, r6
   1a2d0:	adc	r3, r1, r7
   1a2d4:	ldrd	r6, [sp, #120]	; 0x78
   1a2d8:	strd	r2, [sp, #96]	; 0x60
   1a2dc:	ldr	r3, [sp, #72]	; 0x48
   1a2e0:	add	r2, sp, #4544	; 0x11c0
   1a2e4:	add	r2, r2, #28
   1a2e8:	lsr	ip, r3, #28
   1a2ec:	ldr	r3, [sp, #76]	; 0x4c
   1a2f0:	lsl	r0, r7, #23
   1a2f4:	lsl	r1, r3, #30
   1a2f8:	orr	r3, lr, r6, lsl #18
   1a2fc:	str	r3, [r2]
   1a300:	ldr	r2, [sp, #40]	; 0x28
   1a304:	orr	lr, r0, r6, lsr #9
   1a308:	orr	r3, r2, r6, lsl #14
   1a30c:	add	r0, sp, #4544	; 0x11c0
   1a310:	add	r2, sp, #4544	; 0x11c0
   1a314:	add	r2, r2, #36	; 0x24
   1a318:	add	r0, r0, #44	; 0x2c
   1a31c:	str	r3, [r2]
   1a320:	ldrd	r2, [sp, #32]
   1a324:	str	lr, [r0]
   1a328:	lsl	lr, r6, #23
   1a32c:	str	lr, [sp, #40]	; 0x28
   1a330:	ldr	lr, [sp, #76]	; 0x4c
   1a334:	add	r0, sp, #4544	; 0x11c0
   1a338:	add	r0, r0, #48	; 0x30
   1a33c:	orr	ip, ip, lr, lsl #4
   1a340:	str	ip, [r0]
   1a344:	ldr	ip, [sp, #72]	; 0x48
   1a348:	add	r0, sp, #4544	; 0x11c0
   1a34c:	add	r0, r0, #60	; 0x3c
   1a350:	orr	r1, r1, ip, lsr #2
   1a354:	str	r1, [r0]
   1a358:	lsr	r1, lr, #28
   1a35c:	str	r1, [sp, #56]	; 0x38
   1a360:	ldrd	r0, [sp, #96]	; 0x60
   1a364:	ldr	lr, [sp, #40]	; 0x28
   1a368:	eor	r2, r2, r8
   1a36c:	adds	r0, r0, r4
   1a370:	adc	r1, r1, r5
   1a374:	mov	r5, r1
   1a378:	ldr	r1, [sp, #184]	; 0xb8
   1a37c:	eor	r3, r3, r9
   1a380:	mov	r4, r0
   1a384:	lsr	r1, r1, #7
   1a388:	str	r1, [sp, #736]	; 0x2e0
   1a38c:	ldr	r1, [sp, #124]	; 0x7c
   1a390:	add	r0, sp, #4544	; 0x11c0
   1a394:	and	r6, r6, r2
   1a398:	and	r7, r7, r3
   1a39c:	add	r0, r0, #40	; 0x28
   1a3a0:	mov	r2, r6
   1a3a4:	mov	r3, r7
   1a3a8:	orr	r1, lr, r1, lsr #9
   1a3ac:	ldrd	r6, [sp, #72]	; 0x48
   1a3b0:	str	r1, [r0]
   1a3b4:	ldr	r0, [sp, #56]	; 0x38
   1a3b8:	adds	sl, sl, r4
   1a3bc:	orr	r1, r0, r6, lsl #4
   1a3c0:	adc	fp, fp, r5
   1a3c4:	add	r0, sp, #4544	; 0x11c0
   1a3c8:	eor	r5, r3, r9
   1a3cc:	add	r3, sp, #4544	; 0x11c0
   1a3d0:	eor	r4, r2, r8
   1a3d4:	add	r0, r0, #52	; 0x34
   1a3d8:	add	r3, r3, #24
   1a3dc:	str	r1, [r0]
   1a3e0:	strd	r4, [sp, #40]	; 0x28
   1a3e4:	ldr	r1, [sp, #184]	; 0xb8
   1a3e8:	ldrd	r4, [r3]
   1a3ec:	add	r3, sp, #4544	; 0x11c0
   1a3f0:	add	r3, r3, #32
   1a3f4:	lsl	ip, r6, #30
   1a3f8:	ldrd	r2, [r3]
   1a3fc:	lsr	r0, r1, #1
   1a400:	orr	r1, ip, r7, lsr #2
   1a404:	add	ip, sp, #4544	; 0x11c0
   1a408:	add	ip, ip, #56	; 0x38
   1a40c:	eor	r4, r4, r2
   1a410:	str	r1, [ip]
   1a414:	eor	r5, r5, r3
   1a418:	add	ip, sp, #4608	; 0x1200
   1a41c:	ldrd	r2, [sp, #184]	; 0xb8
   1a420:	lsl	lr, r7, #25
   1a424:	add	ip, ip, #4
   1a428:	orr	r1, lr, r6, lsr #7
   1a42c:	str	r1, [ip]
   1a430:	orr	r1, r0, r3, lsl #31
   1a434:	add	r0, sp, #4608	; 0x1200
   1a438:	add	r0, r0, #8
   1a43c:	str	r1, [r0]
   1a440:	lsr	r0, r2, #8
   1a444:	orr	r1, r0, r3, lsl #24
   1a448:	add	r0, sp, #4608	; 0x1200
   1a44c:	lsl	ip, r6, #25
   1a450:	add	r0, r0, #16
   1a454:	str	ip, [sp, #56]	; 0x38
   1a458:	ldr	ip, [sp, #736]	; 0x2e0
   1a45c:	mov	r6, r4
   1a460:	mov	r7, r5
   1a464:	str	r1, [r0]
   1a468:	ldrd	r4, [sp, #64]	; 0x40
   1a46c:	ldrd	r0, [sp, #72]	; 0x48
   1a470:	orr	ip, ip, r3, lsl #25
   1a474:	str	ip, [sp, #736]	; 0x2e0
   1a478:	ldr	ip, [sp, #56]	; 0x38
   1a47c:	orr	r4, r4, r0
   1a480:	add	r0, sp, #4608	; 0x1200
   1a484:	orr	r5, r5, r1
   1a488:	orr	r1, ip, r1, lsr #7
   1a48c:	str	r1, [r0]
   1a490:	lsr	ip, r3, #1
   1a494:	ldrd	r2, [sp, #40]	; 0x28
   1a498:	add	r1, sp, #4544	; 0x11c0
   1a49c:	add	r1, r1, #40	; 0x28
   1a4a0:	adds	r2, r2, sl
   1a4a4:	adc	r3, r3, fp
   1a4a8:	ldrd	sl, [r1]
   1a4ac:	add	r1, sp, #4544	; 0x11c0
   1a4b0:	add	r1, r1, #48	; 0x30
   1a4b4:	eor	sl, sl, r6
   1a4b8:	eor	fp, fp, r7
   1a4bc:	mov	r6, sl
   1a4c0:	mov	r7, fp
   1a4c4:	ldrd	sl, [r1]
   1a4c8:	add	r1, sp, #4544	; 0x11c0
   1a4cc:	add	r1, r1, #56	; 0x38
   1a4d0:	add	lr, sp, #4608	; 0x1200
   1a4d4:	ldrd	r0, [r1]
   1a4d8:	add	lr, lr, #12
   1a4dc:	eor	sl, sl, r0
   1a4e0:	eor	fp, fp, r1
   1a4e4:	mov	r0, sl
   1a4e8:	mov	r1, fp
   1a4ec:	ldrd	sl, [sp, #16]
   1a4f0:	and	sl, sl, r4
   1a4f4:	and	fp, fp, r5
   1a4f8:	mov	r4, sl
   1a4fc:	mov	r5, fp
   1a500:	ldrd	sl, [sp, #184]	; 0xb8
   1a504:	orr	ip, ip, sl, lsl #31
   1a508:	str	ip, [lr]
   1a50c:	add	lr, sp, #4608	; 0x1200
   1a510:	lsr	ip, fp, #8
   1a514:	add	lr, lr, #20
   1a518:	orr	ip, ip, sl, lsl #24
   1a51c:	adds	sl, r2, r6
   1a520:	str	ip, [lr]
   1a524:	lsr	lr, fp, #7
   1a528:	adc	fp, r3, r7
   1a52c:	ldrd	r6, [sp, #64]	; 0x40
   1a530:	strd	sl, [sp, #40]	; 0x28
   1a534:	ldrd	sl, [sp, #72]	; 0x48
   1a538:	ldr	ip, [sp, #48]	; 0x30
   1a53c:	str	lr, [sp, #740]	; 0x2e4
   1a540:	and	r6, r6, sl
   1a544:	and	r7, r7, fp
   1a548:	orr	r4, r4, r6
   1a54c:	orr	r5, r5, r7
   1a550:	ldrd	r6, [sp, #48]	; 0x30
   1a554:	ldr	lr, [sp, #48]	; 0x30
   1a558:	add	r3, sp, #4608	; 0x1200
   1a55c:	add	r2, sp, #4608	; 0x1200
   1a560:	lsr	ip, ip, #19
   1a564:	add	r2, r2, #24
   1a568:	ldrd	sl, [r3]
   1a56c:	orr	r3, ip, r7, lsl #13
   1a570:	str	r3, [r2]
   1a574:	lsr	lr, lr, #6
   1a578:	add	r2, sp, #4608	; 0x1200
   1a57c:	str	lr, [sp, #744]	; 0x2e8
   1a580:	add	r2, r2, #36	; 0x24
   1a584:	lsl	lr, r7, #3
   1a588:	orr	r3, lr, r6, lsr #29
   1a58c:	str	r3, [r2]
   1a590:	ldr	r3, [sp, #744]	; 0x2e8
   1a594:	eor	sl, sl, r0
   1a598:	orr	r3, r3, r7, lsl #26
   1a59c:	eor	fp, fp, r1
   1a5a0:	mov	r0, sl
   1a5a4:	mov	r1, fp
   1a5a8:	str	r3, [sp, #744]	; 0x2e8
   1a5ac:	ldrd	sl, [sp, #208]	; 0xd0
   1a5b0:	ldrd	r2, [sp, #40]	; 0x28
   1a5b4:	lsr	lr, r7, #19
   1a5b8:	lsl	ip, r6, #3
   1a5bc:	adds	r2, r2, sl
   1a5c0:	adc	r3, r3, fp
   1a5c4:	mov	fp, r3
   1a5c8:	add	r3, sp, #4608	; 0x1200
   1a5cc:	add	r3, r3, #8
   1a5d0:	adds	r0, r0, r4
   1a5d4:	adc	r1, r1, r5
   1a5d8:	ldrd	r4, [r3]
   1a5dc:	add	r3, sp, #4608	; 0x1200
   1a5e0:	add	r3, r3, #16
   1a5e4:	mov	sl, r2
   1a5e8:	ldrd	r2, [r3]
   1a5ec:	eor	r4, r4, r2
   1a5f0:	add	r2, sp, #4608	; 0x1200
   1a5f4:	add	r2, r2, #28
   1a5f8:	eor	r5, r5, r3
   1a5fc:	orr	r3, lr, r6, lsl #13
   1a600:	str	r3, [r2]
   1a604:	add	r2, sp, #4608	; 0x1200
   1a608:	add	r2, r2, #32
   1a60c:	orr	r3, ip, r7, lsr #29
   1a610:	str	r3, [r2]
   1a614:	add	r3, sp, #736	; 0x2e0
   1a618:	add	ip, sp, #744	; 0x2e8
   1a61c:	ldrd	r2, [r3]
   1a620:	eor	r3, r3, r5
   1a624:	mov	r5, r3
   1a628:	eor	r2, r2, r4
   1a62c:	lsr	r3, r7, #6
   1a630:	mov	r4, r2
   1a634:	str	r3, [sp, #748]	; 0x2ec
   1a638:	ldrd	r2, [sp, #40]	; 0x28
   1a63c:	adds	r2, r2, r0
   1a640:	adc	r3, r3, r1
   1a644:	mov	r7, r3
   1a648:	add	r3, sp, #4608	; 0x1200
   1a64c:	add	r3, r3, #24
   1a650:	ldrd	r0, [r3]
   1a654:	add	r3, sp, #4608	; 0x1200
   1a658:	mov	r6, r2
   1a65c:	add	r3, r3, #32
   1a660:	strd	r6, [sp, #40]	; 0x28
   1a664:	ldrd	r2, [r3]
   1a668:	ldrd	r6, [ip]
   1a66c:	eor	r0, r0, r2
   1a670:	eor	r1, r1, r3
   1a674:	ldrd	r2, [sp, #24]
   1a678:	eor	r6, r6, r0
   1a67c:	eor	r7, r7, r1
   1a680:	adds	r2, r2, r4
   1a684:	mov	r4, r2
   1a688:	lsr	r2, sl, #14
   1a68c:	orr	ip, r2, fp, lsl #18
   1a690:	add	r2, sp, #4608	; 0x1200
   1a694:	add	r2, r2, #40	; 0x28
   1a698:	mov	r0, r6
   1a69c:	str	ip, [r2]
   1a6a0:	mov	r1, r7
   1a6a4:	lsr	r2, fp, #14
   1a6a8:	ldrd	r6, [sp, #104]	; 0x68
   1a6ac:	orr	lr, r2, sl, lsl #18
   1a6b0:	add	r2, sp, #4608	; 0x1200
   1a6b4:	adc	r3, r3, r5
   1a6b8:	add	ip, sp, #4608	; 0x1200
   1a6bc:	add	r2, r2, #44	; 0x2c
   1a6c0:	mov	r5, r3
   1a6c4:	adds	r6, r6, r4
   1a6c8:	lsr	r3, sl, #18
   1a6cc:	add	ip, ip, #48	; 0x30
   1a6d0:	str	lr, [r2]
   1a6d4:	adc	r7, r7, r5
   1a6d8:	orr	r3, r3, fp, lsl #14
   1a6dc:	ldrd	r4, [sp, #40]	; 0x28
   1a6e0:	add	r2, sp, #4608	; 0x1200
   1a6e4:	str	r3, [ip]
   1a6e8:	add	r2, r2, #52	; 0x34
   1a6ec:	lsr	r3, fp, #18
   1a6f0:	adds	r6, r6, r0
   1a6f4:	orr	r3, r3, sl, lsl #14
   1a6f8:	adc	r7, r7, r1
   1a6fc:	str	r3, [r2]
   1a700:	lsr	ip, r4, #28
   1a704:	ldrd	r2, [sp, #32]
   1a708:	lsl	r1, r5, #30
   1a70c:	ldrd	r4, [sp, #120]	; 0x78
   1a710:	lsl	r0, fp, #23
   1a714:	orr	lr, r0, sl, lsr #9
   1a718:	add	r0, sp, #4608	; 0x1200
   1a71c:	eor	r2, r2, r4
   1a720:	eor	r3, r3, r5
   1a724:	add	r0, r0, #60	; 0x3c
   1a728:	ldrd	r4, [sp, #40]	; 0x28
   1a72c:	str	lr, [r0]
   1a730:	add	lr, sp, #4672	; 0x1240
   1a734:	orr	ip, ip, r5, lsl #4
   1a738:	str	ip, [lr]
   1a73c:	add	ip, sp, #4672	; 0x1240
   1a740:	add	ip, ip, #12
   1a744:	orr	r1, r1, r4, lsr #2
   1a748:	str	r1, [ip]
   1a74c:	mov	r4, r6
   1a750:	lsr	r1, r5, #28
   1a754:	strd	r6, [sp, #24]
   1a758:	mov	r5, r7
   1a75c:	add	r7, pc, #860	; 0x35c
   1a760:	ldrd	r6, [r7]
   1a764:	lsl	r0, sl, #23
   1a768:	ldr	ip, [sp, #40]	; 0x28
   1a76c:	adds	r6, r6, r4
   1a770:	adc	r7, r7, r5
   1a774:	ldrd	r4, [sp, #80]	; 0x50
   1a778:	lsl	ip, ip, #30
   1a77c:	and	r2, r2, sl
   1a780:	lsr	lr, r4, #7
   1a784:	str	lr, [sp, #752]	; 0x2f0
   1a788:	orr	lr, r0, fp, lsr #9
   1a78c:	add	r0, sp, #4608	; 0x1200
   1a790:	add	r0, r0, #56	; 0x38
   1a794:	str	lr, [r0]
   1a798:	ldr	r0, [sp, #40]	; 0x28
   1a79c:	ldr	lr, [sp, #44]	; 0x2c
   1a7a0:	and	r3, r3, fp
   1a7a4:	orr	r1, r1, r0, lsl #4
   1a7a8:	add	r0, sp, #4672	; 0x1240
   1a7ac:	add	r0, r0, #4
   1a7b0:	str	r1, [r0]
   1a7b4:	lsr	r0, r4, #1
   1a7b8:	ldrd	r4, [sp, #40]	; 0x28
   1a7bc:	lsl	lr, lr, #25
   1a7c0:	orr	r1, ip, r5, lsr #2
   1a7c4:	add	ip, sp, #4672	; 0x1240
   1a7c8:	add	ip, ip, #8
   1a7cc:	str	r1, [ip]
   1a7d0:	add	ip, sp, #4672	; 0x1240
   1a7d4:	add	ip, ip, #20
   1a7d8:	orr	r1, lr, r4, lsr #7
   1a7dc:	str	r1, [ip]
   1a7e0:	lsl	r1, r4, #25
   1a7e4:	adds	r4, r8, r6
   1a7e8:	adc	r5, r9, r7
   1a7ec:	add	ip, sp, #4608	; 0x1200
   1a7f0:	strd	r4, [sp, #56]	; 0x38
   1a7f4:	ldrd	r4, [sp, #32]
   1a7f8:	add	ip, ip, #40	; 0x28
   1a7fc:	ldrd	r8, [ip]
   1a800:	eor	r4, r4, r2
   1a804:	eor	r5, r5, r3
   1a808:	mov	r2, r4
   1a80c:	mov	r3, r5
   1a810:	add	ip, sp, #4608	; 0x1200
   1a814:	ldrd	r4, [sp, #80]	; 0x50
   1a818:	add	ip, ip, #48	; 0x30
   1a81c:	ldrd	r6, [ip]
   1a820:	orr	ip, r0, r5, lsl #31
   1a824:	add	r0, sp, #4672	; 0x1240
   1a828:	add	r0, r0, #24
   1a82c:	str	ip, [r0]
   1a830:	lsr	r0, r4, #8
   1a834:	orr	ip, r0, r5, lsl #24
   1a838:	add	r0, sp, #4672	; 0x1240
   1a83c:	add	r0, r0, #32
   1a840:	eor	r8, r8, r6
   1a844:	eor	r9, r9, r7
   1a848:	str	ip, [r0]
   1a84c:	mov	r6, r8
   1a850:	mov	r7, r9
   1a854:	ldrd	r4, [sp, #72]	; 0x48
   1a858:	ldrd	r8, [sp, #40]	; 0x28
   1a85c:	add	r0, sp, #4672	; 0x1240
   1a860:	add	r0, r0, #16
   1a864:	orr	r4, r4, r8
   1a868:	orr	r5, r5, r9
   1a86c:	orr	r1, r1, r9, lsr #7
   1a870:	ldrd	r8, [sp, #56]	; 0x38
   1a874:	str	r1, [r0]
   1a878:	add	r1, sp, #4608	; 0x1200
   1a87c:	adds	r8, r8, r2
   1a880:	add	r1, r1, #56	; 0x38
   1a884:	adc	r9, r9, r3
   1a888:	mov	r2, r8
   1a88c:	mov	r3, r9
   1a890:	ldrd	r8, [r1]
   1a894:	add	r1, sp, #4672	; 0x1240
   1a898:	ldr	lr, [sp, #84]	; 0x54
   1a89c:	eor	r8, r8, r6
   1a8a0:	eor	r9, r9, r7
   1a8a4:	mov	r6, r8
   1a8a8:	mov	r7, r9
   1a8ac:	ldrd	r8, [r1]
   1a8b0:	add	r1, sp, #4672	; 0x1240
   1a8b4:	add	r1, r1, #8
   1a8b8:	ldr	ip, [sp, #752]	; 0x2f0
   1a8bc:	ldrd	r0, [r1]
   1a8c0:	orr	ip, ip, lr, lsl #25
   1a8c4:	str	ip, [sp, #752]	; 0x2f0
   1a8c8:	eor	r8, r8, r0
   1a8cc:	eor	r9, r9, r1
   1a8d0:	add	r1, sp, #4672	; 0x1240
   1a8d4:	strd	r8, [sp, #136]	; 0x88
   1a8d8:	ldrd	r8, [sp, #64]	; 0x40
   1a8dc:	lsr	ip, lr, #1
   1a8e0:	add	r1, r1, #28
   1a8e4:	and	r8, r8, r4
   1a8e8:	and	r9, r9, r5
   1a8ec:	mov	r4, r8
   1a8f0:	mov	r5, r9
   1a8f4:	ldrd	r8, [sp, #80]	; 0x50
   1a8f8:	orr	ip, ip, r8, lsl #31
   1a8fc:	str	ip, [r1]
   1a900:	add	r1, sp, #4672	; 0x1240
   1a904:	lsr	ip, r9, #8
   1a908:	add	r1, r1, #36	; 0x24
   1a90c:	orr	ip, ip, r8, lsl #24
   1a910:	str	ip, [r1]
   1a914:	ldrd	r0, [sp, #96]	; 0x60
   1a918:	lsr	lr, r9, #7
   1a91c:	str	lr, [sp, #756]	; 0x2f4
   1a920:	mov	r8, r0
   1a924:	lsr	ip, r0, #19
   1a928:	lsr	lr, r0, #6
   1a92c:	adds	r0, r2, r6
   1a930:	mov	r9, r1
   1a934:	adc	r1, r3, r7
   1a938:	ldrd	r2, [sp, #40]	; 0x28
   1a93c:	ldrd	r6, [sp, #72]	; 0x48
   1a940:	strd	r0, [sp, #56]	; 0x38
   1a944:	ldrd	r0, [sp, #136]	; 0x88
   1a948:	and	r7, r7, r3
   1a94c:	add	r3, sp, #4672	; 0x1240
   1a950:	add	r3, r3, #16
   1a954:	and	r6, r6, r2
   1a958:	ldrd	r2, [r3]
   1a95c:	str	lr, [sp, #760]	; 0x2f8
   1a960:	lsl	lr, r9, #3
   1a964:	eor	r0, r0, r2
   1a968:	add	r2, sp, #4672	; 0x1240
   1a96c:	add	r2, r2, #40	; 0x28
   1a970:	eor	r1, r1, r3
   1a974:	orr	r3, ip, r9, lsl #13
   1a978:	str	r3, [r2]
   1a97c:	add	r2, sp, #4672	; 0x1240
   1a980:	add	r2, r2, #52	; 0x34
   1a984:	orr	r3, lr, r8, lsr #29
   1a988:	str	r3, [r2]
   1a98c:	ldr	r3, [sp, #760]	; 0x2f8
   1a990:	orr	r4, r4, r6
   1a994:	orr	r3, r3, r9, lsl #26
   1a998:	orr	r5, r5, r7
   1a99c:	mov	r6, r8
   1a9a0:	mov	r7, r9
   1a9a4:	lsr	lr, r9, #19
   1a9a8:	lsl	ip, r8, #3
   1a9ac:	str	r3, [sp, #760]	; 0x2f8
   1a9b0:	ldrd	r8, [sp, #16]
   1a9b4:	ldrd	r2, [sp, #56]	; 0x38
   1a9b8:	adds	r2, r2, r8
   1a9bc:	adc	r3, r3, r9
   1a9c0:	mov	r9, r3
   1a9c4:	add	r3, sp, #4672	; 0x1240
   1a9c8:	mov	r8, r2
   1a9cc:	add	r3, r3, #24
   1a9d0:	strd	r8, [sp, #200]	; 0xc8
   1a9d4:	ldrd	r8, [r3]
   1a9d8:	add	r3, sp, #4672	; 0x1240
   1a9dc:	add	r3, r3, #32
   1a9e0:	adds	r0, r0, r4
   1a9e4:	ldrd	r2, [r3]
   1a9e8:	adc	r1, r1, r5
   1a9ec:	eor	r8, r8, r2
   1a9f0:	add	r2, sp, #4672	; 0x1240
   1a9f4:	add	r2, r2, #44	; 0x2c
   1a9f8:	eor	r9, r9, r3
   1a9fc:	orr	r3, lr, r6, lsl #13
   1aa00:	str	r3, [r2]
   1aa04:	add	r2, sp, #4672	; 0x1240
   1aa08:	add	r2, r2, #48	; 0x30
   1aa0c:	orr	r3, ip, r7, lsr #29
   1aa10:	str	r3, [r2]
   1aa14:	add	r3, sp, #752	; 0x2f0
   1aa18:	mov	r4, r8
   1aa1c:	mov	r5, r9
   1aa20:	ldrd	r8, [r3]
   1aa24:	lsr	r3, r7, #6
   1aa28:	str	r3, [sp, #764]	; 0x2fc
   1aa2c:	ldrd	r2, [sp, #56]	; 0x38
   1aa30:	eor	r8, r8, r4
   1aa34:	eor	r9, r9, r5
   1aa38:	adds	r2, r2, r0
   1aa3c:	adc	r3, r3, r1
   1aa40:	mov	r7, r3
   1aa44:	add	r3, sp, #4672	; 0x1240
   1aa48:	add	r3, r3, #40	; 0x28
   1aa4c:	mov	r4, r8
   1aa50:	mov	r5, r9
   1aa54:	ldrd	r8, [r3]
   1aa58:	add	r3, sp, #4672	; 0x1240
   1aa5c:	add	r3, r3, #48	; 0x30
   1aa60:	ldrd	r0, [r3]
   1aa64:	mov	r6, r2
   1aa68:	eor	r8, r8, r0
   1aa6c:	eor	r9, r9, r1
   1aa70:	ldrd	r0, [sp, #184]	; 0xb8
   1aa74:	strd	r6, [sp, #208]	; 0xd0
   1aa78:	mov	r6, r8
   1aa7c:	adds	r0, r0, r4
   1aa80:	mov	r7, r9
   1aa84:	adc	r1, r1, r5
   1aa88:	ldrd	r8, [sp, #200]	; 0xc8
   1aa8c:	mov	r5, r1
   1aa90:	add	r1, sp, #760	; 0x2f8
   1aa94:	lsr	r2, r8, #14
   1aa98:	lsr	r3, r8, #18
   1aa9c:	ldrd	r8, [r1]
   1aaa0:	mov	r4, r0
   1aaa4:	ldrd	r0, [sp, #88]	; 0x58
   1aaa8:	eor	r8, r8, r6
   1aaac:	eor	r9, r9, r7
   1aab0:	mov	r6, r8
   1aab4:	mov	r7, r9
   1aab8:	ldrd	r8, [sp, #200]	; 0xc8
   1aabc:	b	1aad0 <abort@plt+0xa5f0>
   1aac0:	ldmlt	r2, {r3, r6, r7, ip, lr, pc}^
   1aac4:	stmibne	r4!, {r1, r2, r4, r8, lr, pc}
   1aac8:	cmppl	r1, r3, asr fp
   1aacc:	cdpne	12, 3, cr6, cr7, cr8, {0}
   1aad0:	adds	r0, r0, r4
   1aad4:	adc	r1, r1, r5
   1aad8:	mov	r5, r1
   1aadc:	orr	r1, r2, r9, lsl #18
   1aae0:	add	r2, sp, #4672	; 0x1240
   1aae4:	add	r2, r2, #56	; 0x38
   1aae8:	str	r1, [r2]
   1aaec:	add	r1, sp, #4736	; 0x1280
   1aaf0:	adds	r0, r0, r6
   1aaf4:	lsr	r2, r9, #14
   1aaf8:	orr	r3, r3, r9, lsl #14
   1aafc:	str	r3, [r1]
   1ab00:	adc	r1, r5, r7
   1ab04:	orr	r5, r2, r8, lsl #18
   1ab08:	add	r2, sp, #4672	; 0x1240
   1ab0c:	add	r2, r2, #60	; 0x3c
   1ab10:	ldrd	r6, [sp, #208]	; 0xd0
   1ab14:	str	r5, [r2]
   1ab18:	add	r5, sp, #4736	; 0x1280
   1ab1c:	lsl	lr, r9, #23
   1ab20:	add	r5, r5, #12
   1ab24:	lsr	r4, r6, #28
   1ab28:	orr	lr, lr, r8, lsr #9
   1ab2c:	str	lr, [r5]
   1ab30:	orr	r5, r4, r7, lsl #4
   1ab34:	add	r4, sp, #4736	; 0x1280
   1ab38:	add	r4, r4, #16
   1ab3c:	str	r5, [r4]
   1ab40:	add	r4, sp, #4736	; 0x1280
   1ab44:	lsl	ip, r7, #30
   1ab48:	add	r4, r4, #28
   1ab4c:	orr	ip, ip, r6, lsr #2
   1ab50:	str	ip, [r4]
   1ab54:	add	r2, sp, #4736	; 0x1280
   1ab58:	sub	r5, pc, #152	; 0x98
   1ab5c:	ldrd	r4, [r5]
   1ab60:	lsr	r3, r9, #18
   1ab64:	add	r2, r2, #4
   1ab68:	orr	r3, r3, r8, lsl #14
   1ab6c:	adds	r4, r4, r0
   1ab70:	str	r3, [r2]
   1ab74:	ldrd	r2, [sp, #120]	; 0x78
   1ab78:	adc	r5, r5, r1
   1ab7c:	strd	r0, [sp, #56]	; 0x38
   1ab80:	lsl	lr, r8, #23
   1ab84:	mov	r0, r4
   1ab88:	mov	r1, r5
   1ab8c:	mov	r4, r8
   1ab90:	mov	r5, r9
   1ab94:	ldrd	r8, [sp, #144]	; 0x90
   1ab98:	eor	r3, r3, fp
   1ab9c:	and	r5, r5, r3
   1aba0:	mov	r3, r5
   1aba4:	lsr	r5, r8, #7
   1aba8:	str	r5, [sp, #768]	; 0x300
   1abac:	ldr	r5, [sp, #204]	; 0xcc
   1abb0:	eor	r2, r2, sl
   1abb4:	lsr	ip, r7, #28
   1abb8:	orr	lr, lr, r5, lsr #9
   1abbc:	add	r5, sp, #4736	; 0x1280
   1abc0:	add	r5, r5, #8
   1abc4:	str	lr, [r5]
   1abc8:	add	lr, sp, #4736	; 0x1280
   1abcc:	and	r4, r4, r2
   1abd0:	add	lr, lr, #20
   1abd4:	mov	r2, r4
   1abd8:	orr	ip, ip, r6, lsl #4
   1abdc:	lsl	r4, r6, #30
   1abe0:	str	ip, [lr]
   1abe4:	orr	ip, r4, r7, lsr #2
   1abe8:	add	r4, sp, #4736	; 0x1280
   1abec:	add	r4, r4, #24
   1abf0:	str	ip, [r4]
   1abf4:	add	r4, sp, #4736	; 0x1280
   1abf8:	lsl	r5, r7, #25
   1abfc:	add	r4, r4, #36	; 0x24
   1ac00:	orr	ip, r5, r6, lsr #7
   1ac04:	str	ip, [r4]
   1ac08:	ldrd	r4, [sp, #32]
   1ac0c:	lsr	lr, r8, #1
   1ac10:	lsl	ip, r6, #25
   1ac14:	adds	r4, r4, r0
   1ac18:	adc	r5, r5, r1
   1ac1c:	mov	r0, r4
   1ac20:	mov	r1, r5
   1ac24:	ldrd	r4, [sp, #120]	; 0x78
   1ac28:	eor	r4, r4, r2
   1ac2c:	mov	r2, r4
   1ac30:	add	r4, sp, #4672	; 0x1240
   1ac34:	add	r4, r4, #56	; 0x38
   1ac38:	ldrd	r8, [r4]
   1ac3c:	add	r4, sp, #4736	; 0x1280
   1ac40:	eor	r5, r5, r3
   1ac44:	mov	r3, r5
   1ac48:	ldrd	r4, [r4]
   1ac4c:	eor	r8, r8, r4
   1ac50:	eor	r9, r9, r5
   1ac54:	ldrd	r4, [sp, #144]	; 0x90
   1ac58:	mov	r6, r8
   1ac5c:	add	r8, sp, #4736	; 0x1280
   1ac60:	add	r8, r8, #40	; 0x28
   1ac64:	orr	lr, lr, r5, lsl #31
   1ac68:	str	lr, [r8]
   1ac6c:	lsr	lr, r4, #8
   1ac70:	add	r4, sp, #4736	; 0x1280
   1ac74:	add	r4, r4, #48	; 0x30
   1ac78:	orr	lr, lr, r5, lsl #24
   1ac7c:	mov	r7, r9
   1ac80:	str	lr, [r4]
   1ac84:	ldrd	r8, [sp, #40]	; 0x28
   1ac88:	ldrd	r4, [sp, #208]	; 0xd0
   1ac8c:	ldr	lr, [sp, #768]	; 0x300
   1ac90:	orr	r9, r9, r5
   1ac94:	mov	r5, r9
   1ac98:	ldr	r9, [sp, #148]	; 0x94
   1ac9c:	orr	r8, r8, r4
   1aca0:	mov	r4, r8
   1aca4:	orr	lr, lr, r9, lsl #25
   1aca8:	str	lr, [sp, #768]	; 0x300
   1acac:	ldr	lr, [sp, #212]	; 0xd4
   1acb0:	adds	r8, r2, r0
   1acb4:	orr	ip, ip, lr, lsr #7
   1acb8:	add	lr, sp, #4736	; 0x1280
   1acbc:	add	lr, lr, #32
   1acc0:	str	ip, [lr]
   1acc4:	lsr	ip, r9, #1
   1acc8:	adc	r9, r3, r1
   1accc:	add	r3, sp, #4736	; 0x1280
   1acd0:	add	r3, r3, #8
   1acd4:	strd	r8, [sp, #16]
   1acd8:	ldrd	r8, [r3]
   1acdc:	add	r3, sp, #4736	; 0x1280
   1ace0:	add	r3, r3, #16
   1ace4:	eor	r8, r8, r6
   1ace8:	eor	r9, r9, r7
   1acec:	mov	r6, r8
   1acf0:	mov	r7, r9
   1acf4:	ldrd	r8, [r3]
   1acf8:	add	r3, sp, #4736	; 0x1280
   1acfc:	add	r3, r3, #24
   1ad00:	ldrd	r0, [sp, #72]	; 0x48
   1ad04:	ldrd	r2, [r3]
   1ad08:	and	r0, r0, r4
   1ad0c:	eor	r8, r8, r2
   1ad10:	eor	r9, r9, r3
   1ad14:	ldrd	r2, [sp, #144]	; 0x90
   1ad18:	mov	r4, r0
   1ad1c:	add	r0, sp, #4736	; 0x1280
   1ad20:	and	r1, r1, r5
   1ad24:	add	r0, r0, #44	; 0x2c
   1ad28:	mov	r5, r1
   1ad2c:	orr	r1, ip, r2, lsl #31
   1ad30:	str	r1, [r0]
   1ad34:	add	r0, sp, #4736	; 0x1280
   1ad38:	lsr	ip, r3, #8
   1ad3c:	add	r0, r0, #52	; 0x34
   1ad40:	orr	r1, ip, r2, lsl #24
   1ad44:	str	r1, [r0]
   1ad48:	ldrd	r0, [sp, #24]
   1ad4c:	lsr	r3, r3, #7
   1ad50:	str	r3, [sp, #772]	; 0x304
   1ad54:	lsr	r3, r0, #6
   1ad58:	str	r3, [sp, #776]	; 0x308
   1ad5c:	ldrd	r2, [sp, #16]
   1ad60:	strd	r8, [sp, #32]
   1ad64:	ldrd	r8, [sp, #40]	; 0x28
   1ad68:	adds	r2, r2, r6
   1ad6c:	adc	r3, r3, r7
   1ad70:	ldrd	r6, [sp, #208]	; 0xd0
   1ad74:	lsr	ip, r0, #19
   1ad78:	ldrd	r0, [sp, #32]
   1ad7c:	and	r8, r8, r6
   1ad80:	and	r9, r9, r7
   1ad84:	mov	r6, r8
   1ad88:	mov	r7, r9
   1ad8c:	ldrd	r8, [lr]
   1ad90:	orr	r4, r4, r6
   1ad94:	orr	r5, r5, r7
   1ad98:	ldrd	r6, [sp, #24]
   1ad9c:	eor	r0, r0, r8
   1ada0:	add	r8, sp, #4736	; 0x1280
   1ada4:	add	r8, r8, #56	; 0x38
   1ada8:	lsl	lr, r7, #3
   1adac:	orr	ip, ip, r7, lsl #13
   1adb0:	str	ip, [r8]
   1adb4:	orr	ip, lr, r6, lsr #29
   1adb8:	add	lr, sp, #4800	; 0x12c0
   1adbc:	eor	r1, r1, r9
   1adc0:	add	lr, lr, #4
   1adc4:	ldr	r9, [sp, #776]	; 0x308
   1adc8:	str	ip, [lr]
   1adcc:	lsr	lr, r7, #19
   1add0:	orr	r7, r9, r7, lsl #26
   1add4:	str	r7, [sp, #776]	; 0x308
   1add8:	lsl	ip, r6, #3
   1addc:	ldrd	r6, [sp, #64]	; 0x40
   1ade0:	adds	r6, r6, r2
   1ade4:	adc	r7, r7, r3
   1ade8:	adds	r0, r0, r4
   1adec:	add	r4, sp, #4736	; 0x1280
   1adf0:	add	r4, r4, #40	; 0x28
   1adf4:	ldrd	r8, [r4]
   1adf8:	add	r4, sp, #4736	; 0x1280
   1adfc:	add	r4, r4, #48	; 0x30
   1ae00:	adc	r1, r1, r5
   1ae04:	ldrd	r4, [r4]
   1ae08:	strd	r6, [sp, #64]	; 0x40
   1ae0c:	ldrd	r6, [sp, #24]
   1ae10:	eor	r8, r8, r4
   1ae14:	mov	r4, r8
   1ae18:	add	r8, sp, #4736	; 0x1280
   1ae1c:	add	r8, r8, #60	; 0x3c
   1ae20:	orr	lr, lr, r6, lsl #13
   1ae24:	str	lr, [r8]
   1ae28:	add	lr, sp, #4800	; 0x12c0
   1ae2c:	orr	ip, ip, r7, lsr #29
   1ae30:	str	ip, [lr]
   1ae34:	add	ip, sp, #768	; 0x300
   1ae38:	eor	r9, r9, r5
   1ae3c:	adds	r6, r0, r2
   1ae40:	mov	r5, r9
   1ae44:	ldrd	r8, [ip]
   1ae48:	lsr	ip, r7, #6
   1ae4c:	adc	r7, r1, r3
   1ae50:	add	r3, sp, #4736	; 0x1280
   1ae54:	add	r3, r3, #56	; 0x38
   1ae58:	eor	r8, r8, r4
   1ae5c:	eor	r9, r9, r5
   1ae60:	mov	r4, r8
   1ae64:	mov	r5, r9
   1ae68:	ldrd	r8, [r3]
   1ae6c:	ldrd	r2, [lr]
   1ae70:	strd	r6, [sp, #16]
   1ae74:	str	ip, [sp, #780]	; 0x30c
   1ae78:	eor	r8, r8, r2
   1ae7c:	eor	r9, r9, r3
   1ae80:	ldrd	r2, [sp, #80]	; 0x50
   1ae84:	mov	r6, r8
   1ae88:	mov	r7, r9
   1ae8c:	adds	r2, r2, r4
   1ae90:	ldrd	r8, [sp, #64]	; 0x40
   1ae94:	adc	r3, r3, r5
   1ae98:	mov	r5, r3
   1ae9c:	add	r3, sp, #776	; 0x308
   1aea0:	lsr	ip, r8, #14
   1aea4:	lsr	lr, r8, #18
   1aea8:	ldrd	r8, [r3]
   1aeac:	mov	r4, r2
   1aeb0:	ldrd	r2, [sp, #112]	; 0x70
   1aeb4:	eor	r8, r8, r6
   1aeb8:	eor	r9, r9, r7
   1aebc:	mov	r6, r8
   1aec0:	mov	r7, r9
   1aec4:	ldrd	r8, [sp, #64]	; 0x40
   1aec8:	adds	r2, r2, r4
   1aecc:	adc	r3, r3, r5
   1aed0:	mov	r4, r2
   1aed4:	add	r2, sp, #4800	; 0x12c0
   1aed8:	mov	r5, r3
   1aedc:	add	r2, r2, #8
   1aee0:	orr	r3, ip, r9, lsl #18
   1aee4:	add	ip, sp, #4800	; 0x12c0
   1aee8:	add	ip, ip, #16
   1aeec:	str	r3, [r2]
   1aef0:	adds	r8, r4, r6
   1aef4:	orr	r3, lr, r9, lsl #14
   1aef8:	lsr	r2, r9, #14
   1aefc:	str	r3, [ip]
   1af00:	lsr	r3, r9, #18
   1af04:	adc	r9, r5, r7
   1af08:	ldrd	r6, [sp, #64]	; 0x40
   1af0c:	ldr	ip, [sp, #16]
   1af10:	add	r1, pc, #872	; 0x368
   1af14:	ldrd	r0, [r1]
   1af18:	orr	r5, r2, r6, lsl #18
   1af1c:	add	r2, sp, #4800	; 0x12c0
   1af20:	add	r2, r2, #12
   1af24:	str	r5, [r2]
   1af28:	add	r5, sp, #4800	; 0x12c0
   1af2c:	lsl	lr, r7, #23
   1af30:	add	r5, r5, #28
   1af34:	orr	lr, lr, r6, lsr #9
   1af38:	str	lr, [r5]
   1af3c:	lsl	r5, r6, #23
   1af40:	str	r5, [sp, #32]
   1af44:	ldr	r5, [sp, #20]
   1af48:	add	lr, sp, #4800	; 0x12c0
   1af4c:	lsr	r4, ip, #28
   1af50:	add	r2, sp, #4800	; 0x12c0
   1af54:	add	lr, lr, #32
   1af58:	ldr	ip, [sp, #20]
   1af5c:	add	r2, r2, #20
   1af60:	orr	r5, r4, r5, lsl #4
   1af64:	str	r5, [lr]
   1af68:	orr	r3, r3, r6, lsl #14
   1af6c:	ldrd	r4, [sp, #16]
   1af70:	str	r3, [r2]
   1af74:	add	lr, sp, #4800	; 0x12c0
   1af78:	ldrd	r2, [sp, #200]	; 0xc8
   1af7c:	strd	r8, [sp, #136]	; 0x88
   1af80:	add	lr, lr, #44	; 0x2c
   1af84:	adds	r8, r8, r0
   1af88:	lsl	ip, ip, #30
   1af8c:	orr	ip, ip, r4, lsr #2
   1af90:	adc	r9, r9, r1
   1af94:	eor	r3, r3, fp
   1af98:	mov	r0, r8
   1af9c:	mov	r1, r9
   1afa0:	str	ip, [lr]
   1afa4:	ldr	lr, [sp, #16]
   1afa8:	lsr	ip, r5, #28
   1afac:	ldrd	r8, [sp, #168]	; 0xa8
   1afb0:	mov	r5, r7
   1afb4:	eor	r2, r2, sl
   1afb8:	mov	r4, r6
   1afbc:	and	r5, r5, r3
   1afc0:	mov	r3, r5
   1afc4:	and	r4, r4, r2
   1afc8:	ldr	r5, [sp, #32]
   1afcc:	mov	r2, r4
   1afd0:	lsl	r4, lr, #30
   1afd4:	lsr	lr, r8, #7
   1afd8:	str	lr, [sp, #784]	; 0x310
   1afdc:	orr	lr, r5, r7, lsr #9
   1afe0:	add	r5, sp, #4800	; 0x12c0
   1afe4:	add	r5, r5, #24
   1afe8:	ldrd	r6, [sp, #16]
   1afec:	str	lr, [r5]
   1aff0:	add	lr, sp, #4800	; 0x12c0
   1aff4:	add	lr, lr, #36	; 0x24
   1aff8:	orr	ip, ip, r6, lsl #4
   1affc:	str	ip, [lr]
   1b000:	orr	ip, r4, r7, lsr #2
   1b004:	add	r4, sp, #4800	; 0x12c0
   1b008:	add	r4, r4, #40	; 0x28
   1b00c:	str	ip, [r4]
   1b010:	add	r4, sp, #4800	; 0x12c0
   1b014:	lsl	r5, r7, #25
   1b018:	add	r4, r4, #52	; 0x34
   1b01c:	orr	ip, r5, r6, lsr #7
   1b020:	str	ip, [r4]
   1b024:	ldrd	r4, [sp, #120]	; 0x78
   1b028:	lsr	lr, r8, #1
   1b02c:	lsl	ip, r6, #25
   1b030:	adds	r4, r4, r0
   1b034:	adc	r5, r5, r1
   1b038:	mov	r1, r5
   1b03c:	eor	r5, r3, fp
   1b040:	add	r3, sp, #4800	; 0x12c0
   1b044:	add	r3, r3, #8
   1b048:	ldrd	r8, [r3]
   1b04c:	add	r3, sp, #4800	; 0x12c0
   1b050:	mov	r0, r4
   1b054:	add	r3, r3, #16
   1b058:	eor	r4, r2, sl
   1b05c:	add	r2, sp, #4800	; 0x12c0
   1b060:	strd	r4, [sp, #32]
   1b064:	ldrd	r4, [r3]
   1b068:	add	r2, r2, #56	; 0x38
   1b06c:	eor	r8, r8, r4
   1b070:	eor	r9, r9, r5
   1b074:	mov	r6, r8
   1b078:	mov	r7, r9
   1b07c:	ldrd	r8, [sp, #168]	; 0xa8
   1b080:	ldrd	r4, [sp, #208]	; 0xd0
   1b084:	orr	r3, lr, r9, lsl #31
   1b088:	str	r3, [r2]
   1b08c:	lsr	lr, r8, #8
   1b090:	add	r2, sp, #4864	; 0x1300
   1b094:	orr	r3, lr, r9, lsl #24
   1b098:	str	r3, [r2]
   1b09c:	ldrd	r2, [sp, #16]
   1b0a0:	add	lr, sp, #4800	; 0x12c0
   1b0a4:	add	lr, lr, #60	; 0x3c
   1b0a8:	orr	r4, r4, r2
   1b0ac:	add	r2, sp, #4800	; 0x12c0
   1b0b0:	add	r2, r2, #48	; 0x30
   1b0b4:	orr	r5, r5, r3
   1b0b8:	orr	r3, ip, r3, lsr #7
   1b0bc:	str	r3, [r2]
   1b0c0:	ldrd	r2, [sp, #32]
   1b0c4:	lsr	ip, r9, #1
   1b0c8:	adds	r2, r2, r0
   1b0cc:	adc	r3, r3, r1
   1b0d0:	add	r1, sp, #4800	; 0x12c0
   1b0d4:	add	r1, r1, #24
   1b0d8:	ldrd	r8, [r1]
   1b0dc:	add	r1, sp, #4800	; 0x12c0
   1b0e0:	add	r1, r1, #32
   1b0e4:	eor	r8, r8, r6
   1b0e8:	eor	r9, r9, r7
   1b0ec:	mov	r6, r8
   1b0f0:	mov	r7, r9
   1b0f4:	ldrd	r8, [r1]
   1b0f8:	add	r1, sp, #4800	; 0x12c0
   1b0fc:	add	r1, r1, #40	; 0x28
   1b100:	adds	r2, r2, r6
   1b104:	ldrd	r0, [r1]
   1b108:	adc	r3, r3, r7
   1b10c:	eor	r8, r8, r0
   1b110:	eor	r9, r9, r1
   1b114:	ldrd	r0, [sp, #168]	; 0xa8
   1b118:	strd	r8, [sp, #32]
   1b11c:	ldrd	r8, [sp, #40]	; 0x28
   1b120:	orr	ip, ip, r0, lsl #31
   1b124:	str	ip, [lr]
   1b128:	add	lr, sp, #4864	; 0x1300
   1b12c:	lsr	ip, r1, #8
   1b130:	add	lr, lr, #4
   1b134:	orr	ip, ip, r0, lsl #24
   1b138:	str	ip, [lr]
   1b13c:	ldr	ip, [sp, #784]	; 0x310
   1b140:	and	r8, r8, r4
   1b144:	orr	r1, ip, r1, lsl #25
   1b148:	str	r1, [sp, #784]	; 0x310
   1b14c:	ldrd	r0, [sp, #56]	; 0x38
   1b150:	and	r9, r9, r5
   1b154:	mov	r4, r8
   1b158:	lsr	r1, r0, #6
   1b15c:	lsr	ip, r0, #19
   1b160:	str	r1, [sp, #792]	; 0x318
   1b164:	ldrd	r6, [sp, #208]	; 0xd0
   1b168:	ldrd	r0, [sp, #16]
   1b16c:	mov	r5, r9
   1b170:	and	r7, r7, r1
   1b174:	add	r1, sp, #4800	; 0x12c0
   1b178:	add	r1, r1, #48	; 0x30
   1b17c:	and	r6, r6, r0
   1b180:	ldrd	r8, [r1]
   1b184:	ldrd	r0, [sp, #32]
   1b188:	orr	r4, r4, r6
   1b18c:	orr	r5, r5, r7
   1b190:	ldrd	r6, [sp, #56]	; 0x38
   1b194:	eor	r0, r0, r8
   1b198:	add	r8, sp, #4864	; 0x1300
   1b19c:	add	r8, r8, #8
   1b1a0:	lsl	lr, r7, #3
   1b1a4:	orr	ip, ip, r7, lsl #13
   1b1a8:	str	ip, [r8]
   1b1ac:	orr	ip, lr, r6, lsr #29
   1b1b0:	add	lr, sp, #4864	; 0x1300
   1b1b4:	add	lr, lr, #20
   1b1b8:	str	ip, [lr]
   1b1bc:	ldr	ip, [sp, #172]	; 0xac
   1b1c0:	eor	r1, r1, r9
   1b1c4:	ldr	r9, [sp, #792]	; 0x318
   1b1c8:	lsr	lr, r7, #19
   1b1cc:	lsr	ip, ip, #7
   1b1d0:	orr	r7, r9, r7, lsl #26
   1b1d4:	str	ip, [sp, #788]	; 0x314
   1b1d8:	str	r7, [sp, #792]	; 0x318
   1b1dc:	lsl	ip, r6, #3
   1b1e0:	ldrd	r6, [sp, #72]	; 0x48
   1b1e4:	adds	r6, r6, r2
   1b1e8:	adc	r7, r7, r3
   1b1ec:	adds	r0, r0, r4
   1b1f0:	add	r4, sp, #4800	; 0x12c0
   1b1f4:	add	r4, r4, #56	; 0x38
   1b1f8:	ldrd	r8, [r4]
   1b1fc:	add	r4, sp, #4864	; 0x1300
   1b200:	adc	r1, r1, r5
   1b204:	ldrd	r4, [r4]
   1b208:	strd	r6, [sp, #80]	; 0x50
   1b20c:	eor	r8, r8, r4
   1b210:	eor	r9, r9, r5
   1b214:	ldrd	r4, [sp, #56]	; 0x38
   1b218:	mov	r6, r8
   1b21c:	add	r8, sp, #4864	; 0x1300
   1b220:	add	r8, r8, #12
   1b224:	orr	lr, lr, r4, lsl #13
   1b228:	str	lr, [r8]
   1b22c:	add	lr, sp, #4864	; 0x1300
   1b230:	add	lr, lr, #16
   1b234:	orr	ip, ip, r5, lsr #29
   1b238:	str	ip, [lr]
   1b23c:	add	ip, sp, #784	; 0x310
   1b240:	adds	r4, r0, r2
   1b244:	mov	r7, r9
   1b248:	ldrd	r8, [ip]
   1b24c:	lsr	ip, r5, #6
   1b250:	adc	r5, r1, r3
   1b254:	add	r3, sp, #4864	; 0x1300
   1b258:	add	r3, r3, #8
   1b25c:	eor	r8, r8, r6
   1b260:	eor	r9, r9, r7
   1b264:	ldrd	r0, [r3]
   1b268:	mov	r6, r8
   1b26c:	mov	r7, r9
   1b270:	ldrd	r8, [lr]
   1b274:	ldrd	r2, [sp, #144]	; 0x90
   1b278:	str	ip, [sp, #796]	; 0x31c
   1b27c:	b	1b290 <abort@plt+0xadb0>
   1b280:	svcle	0x008eeb99
   1b284:	strbcs	r7, [r8, -ip, asr #14]
   1b288:	orrs	r4, fp, r8, lsr #17
   1b28c:	ldrtcc	fp, [r0], #3253	; 0xcb5
   1b290:	eor	r0, r0, r8
   1b294:	eor	r1, r1, r9
   1b298:	ldrd	r8, [sp, #80]	; 0x50
   1b29c:	adds	r2, r2, r6
   1b2a0:	add	ip, sp, #792	; 0x318
   1b2a4:	adc	r3, r3, r7
   1b2a8:	mov	r6, r2
   1b2ac:	mov	r7, r3
   1b2b0:	lsr	r2, r8, #14
   1b2b4:	lsr	r3, r8, #18
   1b2b8:	ldrd	r8, [ip]
   1b2bc:	strd	r4, [sp, #120]	; 0x78
   1b2c0:	eor	r8, r8, r0
   1b2c4:	eor	r9, r9, r1
   1b2c8:	ldrd	r0, [sp, #176]	; 0xb0
   1b2cc:	mov	r4, r8
   1b2d0:	mov	r5, r9
   1b2d4:	ldrd	r8, [sp, #80]	; 0x50
   1b2d8:	adds	r0, r0, r6
   1b2dc:	adc	r1, r1, r7
   1b2e0:	mov	r7, r1
   1b2e4:	orr	r1, r2, r9, lsl #18
   1b2e8:	add	r2, sp, #4864	; 0x1300
   1b2ec:	mov	r6, r0
   1b2f0:	add	r2, r2, #24
   1b2f4:	adds	r4, r4, r6
   1b2f8:	mov	r0, r8
   1b2fc:	str	r1, [r2]
   1b300:	mov	r8, r4
   1b304:	add	r1, sp, #4864	; 0x1300
   1b308:	mov	r4, r0
   1b30c:	adc	r5, r5, r7
   1b310:	lsr	r2, r9, #14
   1b314:	ldrd	r6, [sp, #120]	; 0x78
   1b318:	add	r1, r1, #32
   1b31c:	orr	lr, r2, r4, lsl #18
   1b320:	orr	r3, r3, r9, lsl #14
   1b324:	add	r2, sp, #4864	; 0x1300
   1b328:	str	r3, [r1]
   1b32c:	add	r2, r2, #28
   1b330:	mov	r1, r9
   1b334:	strd	r6, [sp, #32]
   1b338:	lsl	r0, r1, #23
   1b33c:	ldr	r1, [sp, #36]	; 0x24
   1b340:	str	lr, [r2]
   1b344:	add	r2, sp, #4864	; 0x1300
   1b348:	lsr	r3, r9, #18
   1b34c:	add	r2, r2, #36	; 0x24
   1b350:	orr	r3, r3, r4, lsl #14
   1b354:	str	r3, [r2]
   1b358:	lsr	ip, r6, #28
   1b35c:	ldrd	r2, [sp, #64]	; 0x40
   1b360:	ldrd	r6, [sp, #200]	; 0xc8
   1b364:	orr	lr, r0, r4, lsr #9
   1b368:	add	r0, sp, #4864	; 0x1300
   1b36c:	eor	r6, r6, r2
   1b370:	eor	r7, r7, r3
   1b374:	add	r0, r0, #44	; 0x2c
   1b378:	mov	r2, r6
   1b37c:	mov	r3, r7
   1b380:	ldrd	r6, [sp, #32]
   1b384:	str	lr, [r0]
   1b388:	add	r0, sp, #4864	; 0x1300
   1b38c:	add	r0, r0, #48	; 0x30
   1b390:	orr	ip, ip, r7, lsl #4
   1b394:	str	ip, [r0]
   1b398:	add	r0, sp, #4864	; 0x1300
   1b39c:	add	r0, r0, #60	; 0x3c
   1b3a0:	lsl	r1, r1, #30
   1b3a4:	orr	r1, r1, r6, lsr #2
   1b3a8:	str	r1, [r0]
   1b3ac:	lsr	r0, r7, #28
   1b3b0:	str	r0, [sp, #32]
   1b3b4:	sub	r1, pc, #308	; 0x134
   1b3b8:	ldrd	r0, [r1]
   1b3bc:	mov	r9, r5
   1b3c0:	lsl	lr, r4, #23
   1b3c4:	adds	r0, r0, r8
   1b3c8:	strd	r8, [sp, #72]	; 0x48
   1b3cc:	ldrd	r8, [sp, #80]	; 0x50
   1b3d0:	mov	r4, r0
   1b3d4:	str	lr, [sp, #120]	; 0x78
   1b3d8:	mov	r0, r8
   1b3dc:	adc	r1, r1, r5
   1b3e0:	and	r0, r0, r2
   1b3e4:	ldr	lr, [sp, #120]	; 0x78
   1b3e8:	mov	r5, r1
   1b3ec:	mov	r2, r0
   1b3f0:	mov	r1, r9
   1b3f4:	add	r0, sp, #4864	; 0x1300
   1b3f8:	and	r1, r1, r3
   1b3fc:	add	r0, r0, #40	; 0x28
   1b400:	mov	r3, r1
   1b404:	orr	r1, lr, r9, lsr #9
   1b408:	str	r1, [r0]
   1b40c:	ldr	r0, [sp, #32]
   1b410:	lsl	ip, r6, #30
   1b414:	orr	r1, r0, r6, lsl #4
   1b418:	add	r0, sp, #4864	; 0x1300
   1b41c:	add	r0, r0, #52	; 0x34
   1b420:	str	r1, [r0]
   1b424:	ldr	r1, [sp, #192]	; 0xc0
   1b428:	lsl	lr, r7, #25
   1b42c:	mov	r8, r6
   1b430:	lsr	r0, r1, #1
   1b434:	orr	r1, ip, r7, lsr #2
   1b438:	add	ip, sp, #4864	; 0x1300
   1b43c:	add	ip, ip, #56	; 0x38
   1b440:	str	r1, [ip]
   1b444:	add	ip, sp, #4928	; 0x1340
   1b448:	add	ip, ip, #4
   1b44c:	orr	r1, lr, r6, lsr #7
   1b450:	str	r1, [ip]
   1b454:	add	ip, sp, #4864	; 0x1300
   1b458:	lsl	r1, r6, #25
   1b45c:	add	ip, ip, #24
   1b460:	adds	r6, sl, r4
   1b464:	mov	r9, r7
   1b468:	adc	r7, fp, r5
   1b46c:	ldrd	r4, [sp, #200]	; 0xc8
   1b470:	ldrd	sl, [ip]
   1b474:	add	ip, sp, #4864	; 0x1300
   1b478:	add	ip, ip, #32
   1b47c:	eor	r4, r4, r2
   1b480:	eor	r5, r5, r3
   1b484:	mov	r2, r4
   1b488:	mov	r3, r5
   1b48c:	ldrd	r4, [ip]
   1b490:	strd	r6, [sp, #32]
   1b494:	orr	r1, r1, r9, lsr #7
   1b498:	eor	sl, sl, r4
   1b49c:	eor	fp, fp, r5
   1b4a0:	mov	r6, sl
   1b4a4:	mov	r7, fp
   1b4a8:	ldrd	sl, [sp, #192]	; 0xc0
   1b4ac:	strd	r8, [sp, #120]	; 0x78
   1b4b0:	add	lr, sp, #4928	; 0x1340
   1b4b4:	orr	ip, r0, fp, lsl #31
   1b4b8:	add	r0, sp, #4928	; 0x1340
   1b4bc:	add	r0, r0, #8
   1b4c0:	str	ip, [r0]
   1b4c4:	lsr	r0, sl, #8
   1b4c8:	orr	ip, r0, fp, lsl #24
   1b4cc:	add	r0, sp, #4928	; 0x1340
   1b4d0:	add	r0, r0, #16
   1b4d4:	str	ip, [r0]
   1b4d8:	lsr	ip, sl, #7
   1b4dc:	ldrd	sl, [sp, #16]
   1b4e0:	add	r0, sp, #4928	; 0x1340
   1b4e4:	str	ip, [sp, #800]	; 0x320
   1b4e8:	orr	sl, sl, r8
   1b4ec:	orr	fp, fp, r9
   1b4f0:	str	r1, [r0]
   1b4f4:	ldrd	r8, [sp, #192]	; 0xc0
   1b4f8:	ldrd	r0, [sp, #32]
   1b4fc:	mov	r4, sl
   1b500:	mov	r5, fp
   1b504:	adds	r0, r0, r2
   1b508:	adc	r1, r1, r3
   1b50c:	mov	r3, r1
   1b510:	add	r1, sp, #4864	; 0x1300
   1b514:	add	r1, r1, #40	; 0x28
   1b518:	ldrd	sl, [r1]
   1b51c:	add	r1, sp, #4864	; 0x1300
   1b520:	add	r1, r1, #48	; 0x30
   1b524:	eor	sl, sl, r6
   1b528:	eor	fp, fp, r7
   1b52c:	mov	r6, sl
   1b530:	mov	r7, fp
   1b534:	ldrd	sl, [r1]
   1b538:	add	r1, sp, #4864	; 0x1300
   1b53c:	lsr	ip, r9, #1
   1b540:	add	lr, lr, #12
   1b544:	add	r1, r1, #56	; 0x38
   1b548:	orr	ip, ip, r8, lsl #31
   1b54c:	str	ip, [lr]
   1b550:	mov	r2, r0
   1b554:	add	lr, sp, #4928	; 0x1340
   1b558:	ldrd	r0, [r1]
   1b55c:	lsr	ip, r9, #8
   1b560:	add	lr, lr, #20
   1b564:	orr	ip, ip, r8, lsl #24
   1b568:	str	ip, [lr]
   1b56c:	eor	sl, sl, r0
   1b570:	ldr	ip, [sp, #800]	; 0x320
   1b574:	eor	fp, fp, r1
   1b578:	mov	r0, sl
   1b57c:	mov	r1, fp
   1b580:	ldrd	sl, [sp, #208]	; 0xd0
   1b584:	orr	ip, ip, r9, lsl #25
   1b588:	ldrd	r8, [sp, #136]	; 0x88
   1b58c:	adds	r2, r2, r6
   1b590:	and	sl, sl, r4
   1b594:	and	fp, fp, r5
   1b598:	adc	r3, r3, r7
   1b59c:	lsr	lr, r8, #6
   1b5a0:	ldrd	r6, [sp, #16]
   1b5a4:	mov	r4, sl
   1b5a8:	mov	r5, fp
   1b5ac:	ldrd	sl, [sp, #120]	; 0x78
   1b5b0:	str	lr, [sp, #808]	; 0x328
   1b5b4:	add	lr, sp, #4928	; 0x1340
   1b5b8:	and	r6, r6, sl
   1b5bc:	and	r7, r7, fp
   1b5c0:	ldrd	sl, [lr]
   1b5c4:	orr	r4, r4, r6
   1b5c8:	add	r6, sp, #4928	; 0x1340
   1b5cc:	eor	sl, sl, r0
   1b5d0:	eor	fp, fp, r1
   1b5d4:	mov	r0, sl
   1b5d8:	mov	r1, fp
   1b5dc:	ldrd	sl, [sp, #40]	; 0x28
   1b5e0:	str	ip, [sp, #800]	; 0x320
   1b5e4:	add	r6, r6, #24
   1b5e8:	adds	sl, sl, r2
   1b5ec:	adc	fp, fp, r3
   1b5f0:	adds	r0, r0, r4
   1b5f4:	add	r4, sp, #4928	; 0x1340
   1b5f8:	add	r4, r4, #8
   1b5fc:	strd	sl, [sp, #40]	; 0x28
   1b600:	ldrd	sl, [r4]
   1b604:	add	r4, sp, #4928	; 0x1340
   1b608:	lsr	ip, r8, #19
   1b60c:	add	r4, r4, #16
   1b610:	orr	r5, r5, r7
   1b614:	lsl	lr, r9, #3
   1b618:	orr	ip, ip, r9, lsl #13
   1b61c:	str	ip, [r6]
   1b620:	adc	r1, r1, r5
   1b624:	orr	ip, lr, r8, lsr #29
   1b628:	ldrd	r4, [r4]
   1b62c:	add	lr, sp, #4928	; 0x1340
   1b630:	add	lr, lr, #36	; 0x24
   1b634:	eor	sl, sl, r4
   1b638:	str	ip, [lr]
   1b63c:	add	r4, sp, #4928	; 0x1340
   1b640:	ldr	ip, [sp, #196]	; 0xc4
   1b644:	lsr	lr, r9, #19
   1b648:	add	r4, r4, #28
   1b64c:	orr	lr, lr, r8, lsl #13
   1b650:	str	lr, [r4]
   1b654:	lsr	ip, ip, #7
   1b658:	add	lr, sp, #4928	; 0x1340
   1b65c:	str	ip, [sp, #804]	; 0x324
   1b660:	add	lr, lr, #32
   1b664:	lsl	ip, r8, #3
   1b668:	ldr	r7, [sp, #808]	; 0x328
   1b66c:	orr	ip, ip, r9, lsr #29
   1b670:	str	ip, [lr]
   1b674:	add	ip, sp, #800	; 0x320
   1b678:	orr	r7, r7, r9, lsl #26
   1b67c:	eor	fp, fp, r5
   1b680:	mov	r6, sl
   1b684:	str	r7, [sp, #808]	; 0x328
   1b688:	mov	r7, fp
   1b68c:	ldrd	sl, [ip]
   1b690:	ldrd	r4, [sp, #168]	; 0xa8
   1b694:	adds	r8, r0, r2
   1b698:	eor	sl, sl, r6
   1b69c:	mov	r6, sl
   1b6a0:	lsr	ip, r9, #6
   1b6a4:	eor	fp, fp, r7
   1b6a8:	adc	r9, r1, r3
   1b6ac:	add	r3, sp, #4928	; 0x1340
   1b6b0:	adds	r4, r4, r6
   1b6b4:	mov	r7, fp
   1b6b8:	add	r3, r3, #24
   1b6bc:	adc	r5, r5, r7
   1b6c0:	ldrd	r0, [r3]
   1b6c4:	mov	r6, r4
   1b6c8:	ldrd	r2, [lr]
   1b6cc:	mov	r7, r5
   1b6d0:	ldrd	r4, [sp, #40]	; 0x28
   1b6d4:	str	ip, [sp, #812]	; 0x32c
   1b6d8:	add	ip, sp, #808	; 0x328
   1b6dc:	mov	sl, r8
   1b6e0:	mov	fp, r9
   1b6e4:	eor	r0, r0, r2
   1b6e8:	ldrd	r8, [ip]
   1b6ec:	eor	r1, r1, r3
   1b6f0:	lsr	r2, r4, #14
   1b6f4:	lsr	r3, r4, #18
   1b6f8:	ldrd	r4, [sp, #128]	; 0x80
   1b6fc:	eor	r8, r8, r0
   1b700:	eor	r9, r9, r1
   1b704:	adds	r4, r4, r6
   1b708:	adc	r5, r5, r7
   1b70c:	mov	r6, r4
   1b710:	mov	r7, r5
   1b714:	ldrd	r4, [sp, #40]	; 0x28
   1b718:	adds	r8, r6, r8
   1b71c:	adc	r9, r7, r9
   1b720:	orr	ip, r2, r5, lsl #18
   1b724:	add	r2, sp, #4928	; 0x1340
   1b728:	add	r2, r2, #40	; 0x28
   1b72c:	str	ip, [r2]
   1b730:	lsr	r2, r5, #14
   1b734:	orr	lr, r2, r4, lsl #18
   1b738:	add	ip, sp, #4928	; 0x1340
   1b73c:	add	r2, sp, #4928	; 0x1340
   1b740:	add	ip, ip, #48	; 0x30
   1b744:	add	r2, r2, #44	; 0x2c
   1b748:	orr	r3, r3, r5, lsl #14
   1b74c:	str	lr, [r2]
   1b750:	str	r3, [ip]
   1b754:	ldrd	r6, [sp, #64]	; 0x40
   1b758:	lsr	r3, r5, #18
   1b75c:	add	r2, sp, #4928	; 0x1340
   1b760:	lsl	r0, r5, #23
   1b764:	orr	r3, r3, r4, lsl #14
   1b768:	add	r2, r2, #52	; 0x34
   1b76c:	ldrd	r4, [sp, #80]	; 0x50
   1b770:	str	r3, [r2]
   1b774:	mov	r2, r6
   1b778:	mov	r3, r7
   1b77c:	eor	r2, r2, r4
   1b780:	eor	r3, r3, r5
   1b784:	ldrd	r4, [sp, #40]	; 0x28
   1b788:	lsr	ip, sl, #28
   1b78c:	orr	ip, ip, fp, lsl #4
   1b790:	orr	lr, r0, r4, lsr #9
   1b794:	add	r0, sp, #4928	; 0x1340
   1b798:	add	r0, r0, #60	; 0x3c
   1b79c:	str	lr, [r0]
   1b7a0:	add	lr, sp, #4992	; 0x1380
   1b7a4:	lsl	r0, r4, #23
   1b7a8:	str	ip, [lr]
   1b7ac:	ldr	lr, [sp, #44]	; 0x2c
   1b7b0:	add	ip, sp, #4992	; 0x1380
   1b7b4:	lsl	r1, fp, #30
   1b7b8:	orr	lr, r0, lr, lsr #9
   1b7bc:	add	r0, sp, #4928	; 0x1340
   1b7c0:	add	r0, r0, #56	; 0x38
   1b7c4:	add	ip, ip, #12
   1b7c8:	str	lr, [r0]
   1b7cc:	orr	r1, r1, sl, lsr #2
   1b7d0:	add	r5, pc, #888	; 0x378
   1b7d4:	ldrd	r4, [r5]
   1b7d8:	add	lr, sp, #4992	; 0x1380
   1b7dc:	str	r1, [ip]
   1b7e0:	add	lr, lr, #4
   1b7e4:	lsr	r1, fp, #28
   1b7e8:	orr	r1, r1, sl, lsl #4
   1b7ec:	adds	r4, r4, r8
   1b7f0:	str	r1, [lr]
   1b7f4:	add	lr, sp, #4992	; 0x1380
   1b7f8:	adc	r5, r5, r9
   1b7fc:	strd	r8, [sp, #184]	; 0xb8
   1b800:	lsl	ip, sl, #30
   1b804:	ldrd	r8, [sp, #40]	; 0x28
   1b808:	add	lr, lr, #8
   1b80c:	lsl	r0, fp, #25
   1b810:	orr	ip, ip, fp, lsr #2
   1b814:	str	ip, [lr]
   1b818:	orr	ip, r0, sl, lsr #7
   1b81c:	add	r0, sp, #4992	; 0x1380
   1b820:	and	r8, r8, r2
   1b824:	and	r9, r9, r3
   1b828:	add	r0, r0, #20
   1b82c:	mov	r2, r8
   1b830:	mov	r3, r9
   1b834:	ldrd	r8, [sp, #200]	; 0xc8
   1b838:	str	ip, [r0]
   1b83c:	eor	r7, r7, r3
   1b840:	add	r0, sp, #4928	; 0x1340
   1b844:	add	r3, sp, #4928	; 0x1340
   1b848:	add	r0, r0, #48	; 0x30
   1b84c:	add	r3, r3, #40	; 0x28
   1b850:	adds	r8, r8, r4
   1b854:	adc	r9, r9, r5
   1b858:	eor	r6, r6, r2
   1b85c:	ldrd	r4, [r0]
   1b860:	ldrd	r2, [r3]
   1b864:	ldr	r1, [sp, #152]	; 0x98
   1b868:	strd	r6, [sp, #32]
   1b86c:	eor	r2, r2, r4
   1b870:	eor	r3, r3, r5
   1b874:	ldrd	r4, [sp, #152]	; 0x98
   1b878:	mov	r6, r2
   1b87c:	add	r2, sp, #4992	; 0x1380
   1b880:	lsr	r1, r1, #1
   1b884:	add	r2, r2, #24
   1b888:	mov	r7, r3
   1b88c:	orr	r3, r1, r5, lsl #31
   1b890:	str	r3, [r2]
   1b894:	add	r2, sp, #4992	; 0x1380
   1b898:	lsr	r1, r4, #8
   1b89c:	add	r2, r2, #32
   1b8a0:	orr	r3, r1, r5, lsl #24
   1b8a4:	str	r3, [r2]
   1b8a8:	add	r2, sp, #4992	; 0x1380
   1b8ac:	lsl	ip, sl, #25
   1b8b0:	lsr	r3, r4, #7
   1b8b4:	add	r2, r2, #16
   1b8b8:	str	r3, [sp, #816]	; 0x330
   1b8bc:	orr	r3, ip, fp, lsr #7
   1b8c0:	str	r3, [r2]
   1b8c4:	ldrd	r2, [sp, #32]
   1b8c8:	add	lr, sp, #4928	; 0x1340
   1b8cc:	add	lr, lr, #56	; 0x38
   1b8d0:	adds	r2, r2, r8
   1b8d4:	ldrd	r0, [sp, #120]	; 0x78
   1b8d8:	adc	r3, r3, r9
   1b8dc:	ldrd	r8, [lr]
   1b8e0:	add	lr, sp, #4992	; 0x1380
   1b8e4:	lsr	ip, r5, #1
   1b8e8:	ldrd	r4, [lr]
   1b8ec:	add	lr, sp, #4992	; 0x1380
   1b8f0:	add	lr, lr, #8
   1b8f4:	eor	r8, r8, r6
   1b8f8:	eor	r9, r9, r7
   1b8fc:	mov	r6, r8
   1b900:	mov	r7, r9
   1b904:	ldrd	r8, [lr]
   1b908:	orr	r0, r0, sl
   1b90c:	orr	r1, r1, fp
   1b910:	eor	r4, r4, r8
   1b914:	eor	r5, r5, r9
   1b918:	ldrd	r8, [sp, #16]
   1b91c:	add	lr, sp, #4992	; 0x1380
   1b920:	add	lr, lr, #28
   1b924:	and	r8, r8, r0
   1b928:	and	r9, r9, r1
   1b92c:	mov	r0, r8
   1b930:	mov	r1, r9
   1b934:	ldrd	r8, [sp, #152]	; 0x98
   1b938:	adds	r2, r2, r6
   1b93c:	adc	r3, r3, r7
   1b940:	orr	ip, ip, r8, lsl #31
   1b944:	str	ip, [lr]
   1b948:	add	lr, sp, #4992	; 0x1380
   1b94c:	lsr	ip, r9, #8
   1b950:	add	lr, lr, #36	; 0x24
   1b954:	orr	ip, ip, r8, lsl #24
   1b958:	str	ip, [lr]
   1b95c:	ldr	ip, [sp, #816]	; 0x330
   1b960:	strd	sl, [sp, #216]	; 0xd8
   1b964:	orr	ip, ip, r9, lsl #25
   1b968:	ldrd	r8, [sp, #72]	; 0x48
   1b96c:	str	ip, [sp, #816]	; 0x330
   1b970:	lsr	lr, r8, #6
   1b974:	lsr	ip, r8, #19
   1b978:	ldrd	r8, [sp, #120]	; 0x78
   1b97c:	str	lr, [sp, #824]	; 0x338
   1b980:	add	lr, sp, #4992	; 0x1380
   1b984:	add	lr, lr, #16
   1b988:	and	r8, r8, sl
   1b98c:	and	r9, r9, fp
   1b990:	mov	r6, r8
   1b994:	ldrd	sl, [sp, #72]	; 0x48
   1b998:	mov	r7, r9
   1b99c:	ldrd	r8, [lr]
   1b9a0:	ldr	lr, [sp, #156]	; 0x9c
   1b9a4:	orr	r7, r7, r1
   1b9a8:	eor	r8, r8, r4
   1b9ac:	orr	r1, ip, fp, lsl #13
   1b9b0:	eor	r9, r9, r5
   1b9b4:	add	ip, sp, #4992	; 0x1380
   1b9b8:	lsr	lr, lr, #7
   1b9bc:	mov	r4, r8
   1b9c0:	mov	r5, r9
   1b9c4:	str	lr, [sp, #820]	; 0x334
   1b9c8:	ldrd	r8, [sp, #208]	; 0xd0
   1b9cc:	ldr	lr, [sp, #824]	; 0x338
   1b9d0:	add	ip, ip, #40	; 0x28
   1b9d4:	orr	r6, r6, r0
   1b9d8:	lsl	r0, fp, #3
   1b9dc:	str	r1, [ip]
   1b9e0:	orr	lr, lr, fp, lsl #26
   1b9e4:	orr	ip, r0, sl, lsr #29
   1b9e8:	add	r0, sp, #4992	; 0x1380
   1b9ec:	adds	r8, r8, r2
   1b9f0:	add	r0, r0, #52	; 0x34
   1b9f4:	str	lr, [sp, #824]	; 0x338
   1b9f8:	add	lr, sp, #4992	; 0x1380
   1b9fc:	adc	r9, r9, r3
   1ba00:	add	lr, lr, #32
   1ba04:	str	ip, [r0]
   1ba08:	lsr	r1, fp, #19
   1ba0c:	add	r0, sp, #4992	; 0x1380
   1ba10:	strd	r8, [sp, #200]	; 0xc8
   1ba14:	orr	r1, r1, sl, lsl #13
   1ba18:	mov	r9, fp
   1ba1c:	lsl	ip, sl, #3
   1ba20:	add	r0, r0, #44	; 0x2c
   1ba24:	ldrd	sl, [lr]
   1ba28:	add	lr, sp, #4992	; 0x1380
   1ba2c:	add	lr, lr, #48	; 0x30
   1ba30:	str	r1, [r0]
   1ba34:	orr	ip, ip, r9, lsr #29
   1ba38:	add	r1, sp, #4992	; 0x1380
   1ba3c:	adds	r6, r6, r4
   1ba40:	str	ip, [lr]
   1ba44:	add	r1, r1, #24
   1ba48:	add	ip, sp, #816	; 0x330
   1ba4c:	adc	r7, r7, r5
   1ba50:	adds	r8, r6, r2
   1ba54:	ldrd	r4, [ip]
   1ba58:	ldrd	r0, [r1]
   1ba5c:	lsr	ip, r9, #6
   1ba60:	adc	r9, r7, r3
   1ba64:	add	r3, sp, #4992	; 0x1380
   1ba68:	add	r3, r3, #40	; 0x28
   1ba6c:	eor	r0, r0, sl
   1ba70:	eor	r1, r1, fp
   1ba74:	ldrd	r2, [r3]
   1ba78:	ldrd	sl, [lr]
   1ba7c:	eor	r4, r4, r0
   1ba80:	eor	r5, r5, r1
   1ba84:	mov	r0, r4
   1ba88:	mov	r1, r5
   1ba8c:	eor	r2, r2, sl
   1ba90:	eor	r3, r3, fp
   1ba94:	ldrd	r4, [sp, #192]	; 0xc0
   1ba98:	str	ip, [sp, #828]	; 0x33c
   1ba9c:	ldrd	sl, [sp, #200]	; 0xc8
   1baa0:	mov	r7, r3
   1baa4:	add	r3, sp, #824	; 0x338
   1baa8:	mov	r6, r2
   1baac:	lsr	r2, sl, #18
   1bab0:	str	r2, [sp, #32]
   1bab4:	ldrd	r2, [r3]
   1bab8:	adds	r4, r4, r0
   1babc:	mov	r0, r4
   1bac0:	eor	r2, r2, r6
   1bac4:	eor	r3, r3, r7
   1bac8:	mov	r6, r2
   1bacc:	mov	r7, r3
   1bad0:	ldrd	r2, [sp, #48]	; 0x30
   1bad4:	adc	r5, r5, r1
   1bad8:	mov	r1, r5
   1badc:	adds	r2, r2, r0
   1bae0:	mov	r0, r2
   1bae4:	add	r2, sp, #4992	; 0x1380
   1bae8:	lsr	ip, sl, #14
   1baec:	adc	r3, r3, r1
   1baf0:	add	r2, r2, #56	; 0x38
   1baf4:	mov	r1, r3
   1baf8:	orr	r3, ip, fp, lsl #18
   1bafc:	str	r3, [r2]
   1bb00:	ldr	r2, [sp, #32]
   1bb04:	lsr	lr, fp, #14
   1bb08:	orr	r3, r2, fp, lsl #14
   1bb0c:	add	r2, sp, #5056	; 0x13c0
   1bb10:	lsl	ip, r9, #30
   1bb14:	str	r3, [r2]
   1bb18:	lsr	r2, fp, #18
   1bb1c:	str	r2, [sp, #144]	; 0x90
   1bb20:	adds	r2, r0, r6
   1bb24:	adc	r3, r1, r7
   1bb28:	mov	r6, sl
   1bb2c:	strd	r2, [sp, #32]
   1bb30:	add	r2, sp, #4992	; 0x1380
   1bb34:	add	r2, r2, #60	; 0x3c
   1bb38:	orr	r3, lr, sl, lsl #18
   1bb3c:	str	r3, [r2]
   1bb40:	ldr	r2, [sp, #144]	; 0x90
   1bb44:	mov	r7, fp
   1bb48:	b	1bb60 <abort@plt+0xb680>
   1bb4c:	nop			; (mov r0, r0)
   1bb50:	strbgt	r5, [r9, #2659]	; 0xa63
   1bb54:	ldmdbcc	ip, {r0, r1, r4, r5, r7, sl, fp}
   1bb58:	movt	r8, #6859	; 0x1acb
   1bb5c:	vfnmami.f32	s21, s16, s20
   1bb60:	orr	r3, r2, sl, lsl #14
   1bb64:	add	r2, sp, #5056	; 0x13c0
   1bb68:	add	r2, r2, #4
   1bb6c:	lsl	r1, fp, #23
   1bb70:	str	r3, [r2]
   1bb74:	ldrd	sl, [sp, #40]	; 0x28
   1bb78:	ldrd	r2, [sp, #80]	; 0x50
   1bb7c:	lsr	r0, r8, #28
   1bb80:	sub	r5, pc, #48	; 0x30
   1bb84:	ldrd	r4, [r5]
   1bb88:	eor	sl, sl, r2
   1bb8c:	eor	fp, fp, r3
   1bb90:	mov	r2, sl
   1bb94:	mov	r3, fp
   1bb98:	strd	r2, [sp, #144]	; 0x90
   1bb9c:	add	r2, sp, #5056	; 0x13c0
   1bba0:	orr	r3, r0, r9, lsl #4
   1bba4:	add	r2, r2, #16
   1bba8:	lsr	r0, r9, #28
   1bbac:	orr	lr, r0, r8, lsl #4
   1bbb0:	add	r0, sp, #5056	; 0x13c0
   1bbb4:	str	r3, [r2]
   1bbb8:	add	r0, r0, #20
   1bbbc:	add	r2, sp, #5056	; 0x13c0
   1bbc0:	add	r2, r2, #28
   1bbc4:	orr	r3, ip, r8, lsr #2
   1bbc8:	str	lr, [r0]
   1bbcc:	add	lr, sp, #5056	; 0x13c0
   1bbd0:	str	r3, [r2]
   1bbd4:	add	lr, lr, #24
   1bbd8:	orr	r3, r1, r6, lsr #9
   1bbdc:	lsl	r1, r8, #30
   1bbe0:	orr	r1, r1, r9, lsr #2
   1bbe4:	add	r2, sp, #5056	; 0x13c0
   1bbe8:	str	r1, [lr]
   1bbec:	add	r2, r2, #12
   1bbf0:	ldr	r1, [sp, #160]	; 0xa0
   1bbf4:	lsl	ip, r6, #23
   1bbf8:	str	r3, [r2]
   1bbfc:	ldrd	r2, [sp, #32]
   1bc00:	lsr	lr, r1, #1
   1bc04:	orr	r1, ip, r7, lsr #9
   1bc08:	add	ip, sp, #5056	; 0x13c0
   1bc0c:	add	ip, ip, #8
   1bc10:	adds	r2, r2, r4
   1bc14:	lsl	r0, r9, #25
   1bc18:	adc	r3, r3, r5
   1bc1c:	str	r1, [ip]
   1bc20:	orr	r1, r0, r8, lsr #7
   1bc24:	add	r0, sp, #5056	; 0x13c0
   1bc28:	mov	r4, r2
   1bc2c:	mov	r5, r3
   1bc30:	add	r0, r0, #36	; 0x24
   1bc34:	ldrd	r2, [sp, #144]	; 0x90
   1bc38:	str	r1, [r0]
   1bc3c:	ldrd	r0, [sp, #80]	; 0x50
   1bc40:	and	r2, r2, r6
   1bc44:	and	r3, r3, r7
   1bc48:	ldrd	r6, [sp, #64]	; 0x40
   1bc4c:	eor	r1, r1, r3
   1bc50:	mov	r3, r1
   1bc54:	adds	r6, r6, r4
   1bc58:	add	r1, sp, #4992	; 0x1380
   1bc5c:	mov	r4, r6
   1bc60:	add	r1, r1, #56	; 0x38
   1bc64:	add	r6, sp, #5056	; 0x13c0
   1bc68:	eor	r0, r0, r2
   1bc6c:	ldrd	sl, [r6]
   1bc70:	mov	r2, r0
   1bc74:	ldrd	r0, [r1]
   1bc78:	adc	r7, r7, r5
   1bc7c:	mov	r5, r7
   1bc80:	ldrd	r6, [sp, #160]	; 0xa0
   1bc84:	eor	r0, r0, sl
   1bc88:	add	sl, sp, #5056	; 0x13c0
   1bc8c:	add	sl, sl, #40	; 0x28
   1bc90:	orr	lr, lr, r7, lsl #31
   1bc94:	str	lr, [sl]
   1bc98:	add	sl, sp, #5056	; 0x13c0
   1bc9c:	lsr	lr, r6, #8
   1bca0:	add	sl, sl, #48	; 0x30
   1bca4:	orr	lr, lr, r7, lsl #24
   1bca8:	str	lr, [sl]
   1bcac:	lsr	lr, r6, #7
   1bcb0:	str	lr, [sp, #832]	; 0x340
   1bcb4:	add	lr, sp, #5056	; 0x13c0
   1bcb8:	lsl	ip, r8, #25
   1bcbc:	add	lr, lr, #32
   1bcc0:	orr	ip, ip, r9, lsr #7
   1bcc4:	str	ip, [lr]
   1bcc8:	add	lr, sp, #5056	; 0x13c0
   1bccc:	add	lr, lr, #8
   1bcd0:	adds	r2, r2, r4
   1bcd4:	adc	r3, r3, r5
   1bcd8:	ldrd	r4, [lr]
   1bcdc:	add	lr, sp, #5056	; 0x13c0
   1bce0:	eor	r1, r1, fp
   1bce4:	add	lr, lr, #16
   1bce8:	eor	r4, r4, r0
   1bcec:	eor	r5, r5, r1
   1bcf0:	mov	r0, r4
   1bcf4:	mov	r1, r5
   1bcf8:	ldrd	r4, [lr]
   1bcfc:	add	lr, sp, #5056	; 0x13c0
   1bd00:	mov	fp, r7
   1bd04:	add	lr, lr, #24
   1bd08:	lsr	ip, fp, #1
   1bd0c:	ldrd	sl, [lr]
   1bd10:	ldrd	r6, [sp, #216]	; 0xd8
   1bd14:	add	lr, sp, #5056	; 0x13c0
   1bd18:	eor	r4, r4, sl
   1bd1c:	eor	r5, r5, fp
   1bd20:	orr	r6, r6, r8
   1bd24:	strd	r4, [sp, #64]	; 0x40
   1bd28:	ldrd	r4, [sp, #120]	; 0x78
   1bd2c:	orr	r7, r7, r9
   1bd30:	add	lr, lr, #44	; 0x2c
   1bd34:	and	r4, r4, r6
   1bd38:	and	r5, r5, r7
   1bd3c:	mov	r6, r4
   1bd40:	mov	r7, r5
   1bd44:	ldrd	r4, [sp, #160]	; 0xa0
   1bd48:	ldrd	sl, [sp, #184]	; 0xb8
   1bd4c:	orr	ip, ip, r4, lsl #31
   1bd50:	str	ip, [lr]
   1bd54:	add	lr, sp, #5056	; 0x13c0
   1bd58:	lsr	ip, r5, #8
   1bd5c:	add	lr, lr, #52	; 0x34
   1bd60:	orr	ip, ip, r4, lsl #24
   1bd64:	str	ip, [lr]
   1bd68:	ldr	ip, [sp, #832]	; 0x340
   1bd6c:	adds	r4, r2, r0
   1bd70:	orr	ip, ip, r5, lsl #25
   1bd74:	adc	r5, r3, r1
   1bd78:	add	r3, sp, #5056	; 0x13c0
   1bd7c:	add	r3, r3, #32
   1bd80:	strd	r4, [sp, #144]	; 0x90
   1bd84:	ldrd	r4, [r3]
   1bd88:	ldrd	r2, [sp, #64]	; 0x40
   1bd8c:	ldrd	r0, [sp, #216]	; 0xd8
   1bd90:	str	ip, [sp, #832]	; 0x340
   1bd94:	eor	r3, r3, r5
   1bd98:	mov	r5, r3
   1bd9c:	add	r3, sp, #5056	; 0x13c0
   1bda0:	and	r1, r1, r9
   1bda4:	lsr	ip, sl, #19
   1bda8:	add	r3, r3, #56	; 0x38
   1bdac:	orr	ip, ip, fp, lsl #13
   1bdb0:	eor	r2, r2, r4
   1bdb4:	orr	r7, r7, r1
   1bdb8:	lsl	r1, fp, #3
   1bdbc:	str	ip, [r3]
   1bdc0:	lsr	lr, sl, #6
   1bdc4:	mov	r4, r2
   1bdc8:	orr	r1, r1, sl, lsr #29
   1bdcc:	mov	r2, sl
   1bdd0:	lsl	ip, sl, #3
   1bdd4:	ldr	sl, [sp, #164]	; 0xa4
   1bdd8:	str	lr, [sp, #840]	; 0x348
   1bddc:	add	r3, sp, #5120	; 0x1400
   1bde0:	lsr	sl, sl, #7
   1bde4:	str	sl, [sp, #836]	; 0x344
   1bde8:	add	r3, r3, #4
   1bdec:	ldr	sl, [sp, #840]	; 0x348
   1bdf0:	str	r1, [r3]
   1bdf4:	and	r0, r0, r8
   1bdf8:	orr	r1, sl, fp, lsl #26
   1bdfc:	mov	r3, fp
   1be00:	orr	r6, r6, r0
   1be04:	lsr	lr, fp, #19
   1be08:	str	r1, [sp, #840]	; 0x348
   1be0c:	ldrd	sl, [sp, #144]	; 0x90
   1be10:	ldrd	r0, [sp, #16]
   1be14:	orr	lr, lr, r2, lsl #13
   1be18:	orr	ip, ip, r3, lsr #29
   1be1c:	adds	sl, sl, r0
   1be20:	adc	fp, fp, r1
   1be24:	mov	r0, sl
   1be28:	mov	r1, fp
   1be2c:	adds	r6, r6, r4
   1be30:	strd	r0, [sp, #64]	; 0x40
   1be34:	add	r1, sp, #5056	; 0x13c0
   1be38:	add	r1, r1, #40	; 0x28
   1be3c:	adc	r7, r7, r5
   1be40:	ldrd	r4, [r1]
   1be44:	add	r1, sp, #5056	; 0x13c0
   1be48:	add	r1, r1, #48	; 0x30
   1be4c:	ldrd	sl, [r1]
   1be50:	add	r1, sp, #5056	; 0x13c0
   1be54:	add	r1, r1, #60	; 0x3c
   1be58:	str	lr, [r1]
   1be5c:	mov	r1, r3
   1be60:	add	r3, sp, #5120	; 0x1400
   1be64:	lsr	r1, r1, #6
   1be68:	str	ip, [r3]
   1be6c:	add	r3, sp, #832	; 0x340
   1be70:	eor	r4, r4, sl
   1be74:	eor	r5, r5, fp
   1be78:	ldrd	sl, [r3]
   1be7c:	str	r1, [sp, #844]	; 0x34c
   1be80:	ldrd	r2, [sp, #144]	; 0x90
   1be84:	eor	sl, sl, r4
   1be88:	eor	fp, fp, r5
   1be8c:	adds	r2, r2, r6
   1be90:	adc	r3, r3, r7
   1be94:	mov	r1, r3
   1be98:	add	r3, sp, #5056	; 0x13c0
   1be9c:	add	r3, r3, #56	; 0x38
   1bea0:	mov	r4, sl
   1bea4:	mov	r5, fp
   1bea8:	ldrd	sl, [r3]
   1beac:	add	r3, sp, #5120	; 0x1400
   1beb0:	mov	r0, r2
   1beb4:	ldrd	r2, [r3]
   1beb8:	strd	r0, [sp, #192]	; 0xc0
   1bebc:	add	r1, sp, #840	; 0x348
   1bec0:	eor	sl, sl, r2
   1bec4:	eor	fp, fp, r3
   1bec8:	ldrd	r2, [sp, #152]	; 0x98
   1becc:	mov	r6, sl
   1bed0:	mov	r7, fp
   1bed4:	ldrd	sl, [sp, #64]	; 0x40
   1bed8:	adds	r2, r2, r4
   1bedc:	adc	r3, r3, r5
   1bee0:	mov	r4, r2
   1bee4:	mov	r5, r3
   1bee8:	lsr	r2, sl, #14
   1beec:	lsr	r3, sl, #18
   1bef0:	ldrd	sl, [r1]
   1bef4:	ldrd	r0, [sp, #96]	; 0x60
   1bef8:	eor	sl, sl, r6
   1befc:	eor	fp, fp, r7
   1bf00:	mov	r6, sl
   1bf04:	mov	r7, fp
   1bf08:	ldrd	sl, [sp, #64]	; 0x40
   1bf0c:	adds	r0, r0, r4
   1bf10:	adc	r1, r1, r5
   1bf14:	mov	r5, r1
   1bf18:	orr	r1, r2, fp, lsl #18
   1bf1c:	add	r2, sp, #5120	; 0x1400
   1bf20:	add	r2, r2, #8
   1bf24:	str	r1, [r2]
   1bf28:	add	r1, sp, #5120	; 0x1400
   1bf2c:	add	r1, r1, #16
   1bf30:	adds	r0, r0, r6
   1bf34:	lsr	r2, fp, #14
   1bf38:	orr	r3, r3, fp, lsl #14
   1bf3c:	str	r3, [r1]
   1bf40:	adc	r1, r5, r7
   1bf44:	orr	r5, r2, sl, lsl #18
   1bf48:	add	r2, sp, #5120	; 0x1400
   1bf4c:	add	r2, r2, #12
   1bf50:	str	r5, [r2]
   1bf54:	add	r2, sp, #5120	; 0x1400
   1bf58:	lsr	r3, fp, #18
   1bf5c:	add	r2, r2, #20
   1bf60:	orr	r3, r3, sl, lsl #14
   1bf64:	str	r3, [r2]
   1bf68:	ldrd	r4, [sp, #40]	; 0x28
   1bf6c:	ldrd	r2, [sp, #200]	; 0xc8
   1bf70:	ldrd	r6, [sp, #192]	; 0xc0
   1bf74:	strd	r0, [sp, #168]	; 0xa8
   1bf78:	eor	r4, r4, r2
   1bf7c:	mov	r2, r4
   1bf80:	add	r4, sp, #5120	; 0x1400
   1bf84:	lsl	ip, r7, #30
   1bf88:	lsr	lr, r6, #28
   1bf8c:	add	r4, r4, #32
   1bf90:	str	ip, [sp, #16]
   1bf94:	orr	lr, lr, r7, lsl #4
   1bf98:	str	lr, [r4]
   1bf9c:	ldr	r4, [sp, #16]
   1bfa0:	eor	r5, r5, r3
   1bfa4:	mov	r3, r5
   1bfa8:	orr	r5, r4, r6, lsr #2
   1bfac:	add	r4, sp, #5120	; 0x1400
   1bfb0:	add	r4, r4, #44	; 0x2c
   1bfb4:	lsl	ip, fp, #23
   1bfb8:	str	r5, [r4]
   1bfbc:	orr	ip, ip, sl, lsr #9
   1bfc0:	mov	r4, sl
   1bfc4:	add	sl, sp, #5120	; 0x1400
   1bfc8:	add	sl, sl, #28
   1bfcc:	mov	r5, fp
   1bfd0:	str	ip, [sl]
   1bfd4:	add	fp, pc, #892	; 0x37c
   1bfd8:	ldrd	sl, [fp]
   1bfdc:	lsr	lr, r7, #28
   1bfe0:	orr	lr, lr, r6, lsl #4
   1bfe4:	adds	sl, sl, r0
   1bfe8:	adc	fp, fp, r1
   1bfec:	mov	r1, fp
   1bff0:	mov	fp, r5
   1bff4:	and	r5, r5, r3
   1bff8:	mov	r3, r5
   1bffc:	add	r5, sp, #5120	; 0x1400
   1c000:	add	r5, r5, #36	; 0x24
   1c004:	str	lr, [r5]
   1c008:	add	lr, sp, #5120	; 0x1400
   1c00c:	lsl	ip, r6, #30
   1c010:	add	lr, lr, #40	; 0x28
   1c014:	orr	ip, ip, r7, lsr #2
   1c018:	mov	r0, sl
   1c01c:	str	ip, [lr]
   1c020:	mov	sl, r4
   1c024:	ldr	ip, [sp, #8]
   1c028:	and	r4, r4, r2
   1c02c:	mov	r2, r4
   1c030:	lsl	r4, sl, #23
   1c034:	lsr	lr, ip, #1
   1c038:	orr	ip, r4, fp, lsr #9
   1c03c:	add	r4, sp, #5120	; 0x1400
   1c040:	add	r4, r4, #24
   1c044:	str	ip, [r4]
   1c048:	add	r4, sp, #5120	; 0x1400
   1c04c:	lsl	r5, r7, #25
   1c050:	add	r4, r4, #52	; 0x34
   1c054:	orr	ip, r5, r6, lsr #7
   1c058:	str	ip, [r4]
   1c05c:	mov	r5, r7
   1c060:	mov	r4, r6
   1c064:	lsl	ip, r6, #25
   1c068:	ldrd	r6, [sp, #80]	; 0x50
   1c06c:	orr	r4, r4, r8
   1c070:	adds	r6, r6, r0
   1c074:	adc	r7, r7, r1
   1c078:	mov	r0, r6
   1c07c:	mov	r1, r7
   1c080:	ldrd	r6, [sp, #40]	; 0x28
   1c084:	eor	r6, r6, r2
   1c088:	mov	r2, r6
   1c08c:	add	r6, sp, #5120	; 0x1400
   1c090:	add	r6, r6, #8
   1c094:	ldrd	sl, [r6]
   1c098:	add	r6, sp, #5120	; 0x1400
   1c09c:	add	r6, r6, #16
   1c0a0:	eor	r7, r7, r3
   1c0a4:	mov	r3, r7
   1c0a8:	ldrd	r6, [r6]
   1c0ac:	adds	r2, r2, r0
   1c0b0:	adc	r3, r3, r1
   1c0b4:	eor	fp, fp, r7
   1c0b8:	mov	r7, fp
   1c0bc:	eor	sl, sl, r6
   1c0c0:	ldr	fp, [sp, #12]
   1c0c4:	mov	r6, sl
   1c0c8:	add	sl, sp, #5120	; 0x1400
   1c0cc:	add	sl, sl, #56	; 0x38
   1c0d0:	orr	lr, lr, fp, lsl #31
   1c0d4:	str	lr, [sl]
   1c0d8:	ldrd	sl, [sp, #8]
   1c0dc:	add	r1, sp, #5120	; 0x1400
   1c0e0:	add	r1, r1, #24
   1c0e4:	lsr	lr, sl, #8
   1c0e8:	orr	lr, lr, fp, lsl #24
   1c0ec:	add	sl, sp, #5184	; 0x1440
   1c0f0:	mov	fp, r5
   1c0f4:	str	lr, [sl]
   1c0f8:	orr	ip, ip, fp, lsr #7
   1c0fc:	ldrd	sl, [r1]
   1c100:	add	r1, sp, #5120	; 0x1400
   1c104:	add	r1, r1, #32
   1c108:	eor	sl, sl, r6
   1c10c:	eor	fp, fp, r7
   1c110:	mov	r6, sl
   1c114:	mov	r7, fp
   1c118:	ldrd	sl, [r1]
   1c11c:	add	r1, sp, #5120	; 0x1400
   1c120:	add	r1, r1, #40	; 0x28
   1c124:	ldr	lr, [sp, #8]
   1c128:	ldrd	r0, [r1]
   1c12c:	orr	r5, r5, r9
   1c130:	lsr	lr, lr, #7
   1c134:	eor	sl, sl, r0
   1c138:	eor	fp, fp, r1
   1c13c:	str	lr, [sp, #848]	; 0x350
   1c140:	mov	r0, sl
   1c144:	mov	r1, fp
   1c148:	add	lr, sp, #5120	; 0x1400
   1c14c:	ldrd	sl, [sp, #216]	; 0xd8
   1c150:	add	lr, lr, #48	; 0x30
   1c154:	str	ip, [lr]
   1c158:	and	sl, sl, r4
   1c15c:	ldr	ip, [sp, #12]
   1c160:	and	fp, fp, r5
   1c164:	mov	r4, sl
   1c168:	mov	r5, fp
   1c16c:	ldrd	sl, [sp, #8]
   1c170:	add	lr, sp, #5120	; 0x1400
   1c174:	add	lr, lr, #60	; 0x3c
   1c178:	lsr	ip, ip, #1
   1c17c:	orr	ip, ip, sl, lsl #31
   1c180:	str	ip, [lr]
   1c184:	add	lr, sp, #5184	; 0x1440
   1c188:	lsr	ip, fp, #8
   1c18c:	add	lr, lr, #4
   1c190:	orr	ip, ip, sl, lsl #24
   1c194:	str	ip, [lr]
   1c198:	ldr	ip, [sp, #848]	; 0x350
   1c19c:	adds	r2, r2, r6
   1c1a0:	orr	ip, ip, fp, lsl #25
   1c1a4:	ldrd	sl, [sp, #32]
   1c1a8:	str	ip, [sp, #848]	; 0x350
   1c1ac:	adc	r3, r3, r7
   1c1b0:	lsr	lr, sl, #6
   1c1b4:	str	lr, [sp, #856]	; 0x358
   1c1b8:	add	lr, sp, #5120	; 0x1400
   1c1bc:	add	lr, lr, #48	; 0x30
   1c1c0:	lsr	ip, sl, #19
   1c1c4:	ldrd	sl, [lr]
   1c1c8:	ldrd	r6, [sp, #192]	; 0xc0
   1c1cc:	add	lr, sp, #5184	; 0x1440
   1c1d0:	eor	sl, sl, r0
   1c1d4:	eor	fp, fp, r1
   1c1d8:	mov	r0, sl
   1c1dc:	mov	r1, fp
   1c1e0:	ldrd	sl, [sp, #32]
   1c1e4:	add	lr, lr, #8
   1c1e8:	and	r6, r6, r8
   1c1ec:	and	r7, r7, r9
   1c1f0:	orr	ip, ip, fp, lsl #13
   1c1f4:	orr	r4, r4, r6
   1c1f8:	orr	r5, r5, r7
   1c1fc:	lsl	r6, fp, #3
   1c200:	str	ip, [lr]
   1c204:	mov	r7, fp
   1c208:	lsr	lr, fp, #19
   1c20c:	ldr	fp, [sp, #12]
   1c210:	orr	ip, r6, sl, lsr #29
   1c214:	add	r6, sp, #5184	; 0x1440
   1c218:	lsr	fp, fp, #7
   1c21c:	str	fp, [sp, #852]	; 0x354
   1c220:	ldr	fp, [sp, #856]	; 0x358
   1c224:	add	r6, r6, #20
   1c228:	orr	r7, fp, r7, lsl #26
   1c22c:	str	ip, [r6]
   1c230:	str	r7, [sp, #856]	; 0x358
   1c234:	ldrd	r6, [sp, #120]	; 0x78
   1c238:	lsl	ip, sl, #3
   1c23c:	adds	r6, r6, r2
   1c240:	adc	r7, r7, r3
   1c244:	adds	r0, r0, r4
   1c248:	add	r4, sp, #5120	; 0x1400
   1c24c:	add	r4, r4, #56	; 0x38
   1c250:	ldrd	sl, [r4]
   1c254:	add	r4, sp, #5184	; 0x1440
   1c258:	adc	r1, r1, r5
   1c25c:	ldrd	r4, [r4]
   1c260:	strd	r6, [sp, #144]	; 0x90
   1c264:	eor	sl, sl, r4
   1c268:	eor	fp, fp, r5
   1c26c:	ldrd	r4, [sp, #32]
   1c270:	mov	r6, sl
   1c274:	add	sl, sp, #5184	; 0x1440
   1c278:	add	sl, sl, #12
   1c27c:	orr	lr, lr, r4, lsl #13
   1c280:	str	lr, [sl]
   1c284:	add	lr, sp, #5184	; 0x1440
   1c288:	add	lr, lr, #16
   1c28c:	orr	ip, ip, r5, lsr #29
   1c290:	str	ip, [lr]
   1c294:	add	ip, sp, #848	; 0x350
   1c298:	adds	r4, r0, r2
   1c29c:	mov	r7, fp
   1c2a0:	ldrd	sl, [ip]
   1c2a4:	lsr	ip, r5, #6
   1c2a8:	adc	r5, r1, r3
   1c2ac:	add	r3, sp, #5184	; 0x1440
   1c2b0:	add	r3, r3, #8
   1c2b4:	eor	sl, sl, r6
   1c2b8:	eor	fp, fp, r7
   1c2bc:	mov	r6, sl
   1c2c0:	mov	r7, fp
   1c2c4:	ldrd	sl, [r3]
   1c2c8:	ldrd	r2, [lr]
   1c2cc:	str	ip, [sp, #860]	; 0x35c
   1c2d0:	add	ip, sp, #856	; 0x358
   1c2d4:	eor	sl, sl, r2
   1c2d8:	eor	fp, fp, r3
   1c2dc:	ldrd	r2, [sp, #160]	; 0xa0
   1c2e0:	mov	r0, sl
   1c2e4:	mov	r1, fp
   1c2e8:	ldrd	sl, [sp, #144]	; 0x90
   1c2ec:	adds	r2, r2, r6
   1c2f0:	adc	r3, r3, r7
   1c2f4:	mov	r6, r2
   1c2f8:	mov	r7, r3
   1c2fc:	lsr	r2, sl, #14
   1c300:	lsr	r3, sl, #18
   1c304:	ldrd	sl, [ip]
   1c308:	strd	r4, [sp, #152]	; 0x98
   1c30c:	ldrd	r4, [sp, #24]
   1c310:	eor	sl, sl, r0
   1c314:	eor	fp, fp, r1
   1c318:	mov	r0, sl
   1c31c:	mov	r1, fp
   1c320:	ldrd	sl, [sp, #144]	; 0x90
   1c324:	adds	r4, r4, r6
   1c328:	adc	r5, r5, r7
   1c32c:	orr	ip, r2, fp, lsl #18
   1c330:	add	r2, sp, #5184	; 0x1440
   1c334:	ldrd	r6, [sp, #144]	; 0x90
   1c338:	add	r2, r2, #24
   1c33c:	str	ip, [r2]
   1c340:	lsr	r2, fp, #14
   1c344:	orr	lr, r2, r6, lsl #18
   1c348:	add	r2, sp, #5184	; 0x1440
   1c34c:	add	ip, sp, #5184	; 0x1440
   1c350:	add	r2, r2, #28
   1c354:	b	1c368 <abort@plt+0xbe88>
   1c358:			; <UNDEFINED> instruction: 0x7763e373
   1c35c:	blpl	fe74eca0 <stderr@@GLIBC_2.4+0xfe71ac58>
   1c360:	ldrtle	fp, [r2], r3, lsr #17
   1c364:	stmdavs	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}
   1c368:	add	ip, ip, #32
   1c36c:	adds	r4, r4, r0
   1c370:	str	lr, [r2]
   1c374:	orr	r3, r3, fp, lsl #14
   1c378:	add	r2, sp, #5184	; 0x1440
   1c37c:	adc	r5, r5, r1
   1c380:	str	r3, [ip]
   1c384:	add	r2, r2, #36	; 0x24
   1c388:	lsr	r3, fp, #18
   1c38c:	orr	r3, r3, r6, lsl #14
   1c390:	strd	r4, [sp, #80]	; 0x50
   1c394:	str	r3, [r2]
   1c398:	ldrd	r4, [sp, #64]	; 0x40
   1c39c:	ldrd	r2, [sp, #200]	; 0xc8
   1c3a0:	ldrd	sl, [sp, #152]	; 0x98
   1c3a4:	lsl	r1, r7, #23
   1c3a8:	eor	r2, r2, r4
   1c3ac:	eor	r3, r3, r5
   1c3b0:	lsr	r0, sl, #28
   1c3b4:	strd	r2, [sp, #16]
   1c3b8:	add	r3, sp, #5184	; 0x1440
   1c3bc:	add	r3, r3, #48	; 0x30
   1c3c0:	orr	lr, r0, fp, lsl #4
   1c3c4:	str	lr, [r3]
   1c3c8:	add	r3, sp, #5184	; 0x1440
   1c3cc:	lsl	ip, fp, #30
   1c3d0:	add	r3, r3, #60	; 0x3c
   1c3d4:	orr	ip, ip, sl, lsr #2
   1c3d8:	str	ip, [r3]
   1c3dc:	add	r3, sp, #5184	; 0x1440
   1c3e0:	add	r3, r3, #44	; 0x2c
   1c3e4:	orr	r1, r1, r6, lsr #9
   1c3e8:	ldrd	r4, [sp, #80]	; 0x50
   1c3ec:	lsr	r0, fp, #28
   1c3f0:	str	r1, [r3]
   1c3f4:	sub	r3, pc, #156	; 0x9c
   1c3f8:	ldrd	r2, [r3]
   1c3fc:	orr	lr, r0, sl, lsl #4
   1c400:	add	r0, sp, #5184	; 0x1440
   1c404:	add	r0, r0, #52	; 0x34
   1c408:	adds	r2, r2, r4
   1c40c:	str	lr, [r0]
   1c410:	adc	r3, r3, r5
   1c414:	add	lr, sp, #5184	; 0x1440
   1c418:	mov	r4, r2
   1c41c:	mov	r5, r3
   1c420:	lsl	r1, sl, #30
   1c424:	add	lr, lr, #56	; 0x38
   1c428:	orr	r1, r1, fp, lsr #2
   1c42c:	str	r1, [lr]
   1c430:	strd	r4, [sp, #120]	; 0x78
   1c434:	add	lr, sp, #5184	; 0x1440
   1c438:	mov	r5, r7
   1c43c:	lsl	ip, r6, #23
   1c440:	add	lr, lr, #40	; 0x28
   1c444:	lsl	r0, fp, #25
   1c448:	orr	ip, ip, r5, lsr #9
   1c44c:	ldrd	r2, [sp, #16]
   1c450:	str	ip, [lr]
   1c454:	orr	ip, r0, sl, lsr #7
   1c458:	add	r0, sp, #5248	; 0x1480
   1c45c:	add	r0, r0, #4
   1c460:	and	r2, r2, r6
   1c464:	and	r3, r3, r7
   1c468:	str	ip, [r0]
   1c46c:	ldr	r1, [sp, #104]	; 0x68
   1c470:	lsl	ip, sl, #25
   1c474:	ldrd	sl, [sp, #40]	; 0x28
   1c478:	ldrd	r6, [sp, #120]	; 0x78
   1c47c:	add	r0, sp, #5184	; 0x1440
   1c480:	add	r0, r0, #24
   1c484:	adds	sl, sl, r6
   1c488:	ldrd	r4, [sp, #200]	; 0xc8
   1c48c:	adc	fp, fp, r7
   1c490:	ldrd	r6, [r0]
   1c494:	add	r0, sp, #5184	; 0x1440
   1c498:	add	r0, r0, #32
   1c49c:	eor	r4, r4, r2
   1c4a0:	eor	r5, r5, r3
   1c4a4:	mov	r2, r4
   1c4a8:	mov	r3, r5
   1c4ac:	ldrd	r4, [r0]
   1c4b0:	add	r0, sp, #5248	; 0x1480
   1c4b4:	add	r0, r0, #8
   1c4b8:	eor	r6, r6, r4
   1c4bc:	eor	r7, r7, r5
   1c4c0:	ldrd	r4, [sp, #104]	; 0x68
   1c4c4:	lsr	r1, r1, #1
   1c4c8:	add	lr, sp, #5248	; 0x1480
   1c4cc:	orr	r1, r1, r5, lsl #31
   1c4d0:	str	r1, [r0]
   1c4d4:	add	r0, sp, #5248	; 0x1480
   1c4d8:	lsr	r1, r4, #8
   1c4dc:	add	r0, r0, #16
   1c4e0:	orr	r1, r1, r5, lsl #24
   1c4e4:	str	r1, [r0]
   1c4e8:	lsr	r1, r4, #7
   1c4ec:	ldrd	r4, [sp, #152]	; 0x98
   1c4f0:	adds	r2, r2, sl
   1c4f4:	adc	r3, r3, fp
   1c4f8:	orr	ip, ip, r5, lsr #7
   1c4fc:	str	ip, [lr]
   1c500:	add	lr, sp, #5184	; 0x1440
   1c504:	add	lr, lr, #40	; 0x28
   1c508:	ldrd	sl, [lr]
   1c50c:	add	lr, sp, #5184	; 0x1440
   1c510:	add	lr, lr, #48	; 0x30
   1c514:	eor	sl, sl, r6
   1c518:	eor	fp, fp, r7
   1c51c:	str	r1, [sp, #864]	; 0x360
   1c520:	mov	r6, sl
   1c524:	ldrd	r0, [sp, #192]	; 0xc0
   1c528:	mov	r7, fp
   1c52c:	ldrd	sl, [lr]
   1c530:	add	lr, sp, #5184	; 0x1440
   1c534:	add	lr, lr, #56	; 0x38
   1c538:	orr	r0, r0, r4
   1c53c:	orr	r1, r1, r5
   1c540:	ldrd	r4, [lr]
   1c544:	ldr	ip, [sp, #108]	; 0x6c
   1c548:	add	lr, sp, #5248	; 0x1480
   1c54c:	eor	sl, sl, r4
   1c550:	eor	fp, fp, r5
   1c554:	mov	r4, sl
   1c558:	mov	r5, fp
   1c55c:	ldrd	sl, [sp, #104]	; 0x68
   1c560:	add	lr, lr, #12
   1c564:	lsr	ip, ip, #1
   1c568:	orr	ip, ip, sl, lsl #31
   1c56c:	str	ip, [lr]
   1c570:	add	lr, sp, #5248	; 0x1480
   1c574:	lsr	ip, fp, #8
   1c578:	add	lr, lr, #20
   1c57c:	orr	ip, ip, sl, lsl #24
   1c580:	str	ip, [lr]
   1c584:	ldr	ip, [sp, #864]	; 0x360
   1c588:	adds	r2, r2, r6
   1c58c:	orr	ip, ip, fp, lsl #25
   1c590:	ldrd	sl, [sp, #168]	; 0xa8
   1c594:	adc	r3, r3, r7
   1c598:	str	ip, [sp, #864]	; 0x360
   1c59c:	lsr	lr, sl, #6
   1c5a0:	ldrd	r6, [sp, #192]	; 0xc0
   1c5a4:	lsr	ip, sl, #19
   1c5a8:	ldrd	sl, [sp, #152]	; 0x98
   1c5ac:	str	lr, [sp, #872]	; 0x368
   1c5b0:	add	lr, sp, #5248	; 0x1480
   1c5b4:	and	r6, r6, sl
   1c5b8:	and	r7, r7, fp
   1c5bc:	ldrd	sl, [lr]
   1c5c0:	and	r0, r0, r8
   1c5c4:	and	r1, r1, r9
   1c5c8:	eor	sl, sl, r4
   1c5cc:	eor	fp, fp, r5
   1c5d0:	mov	r4, sl
   1c5d4:	mov	r5, fp
   1c5d8:	orr	sl, r0, r6
   1c5dc:	orr	fp, r1, r7
   1c5e0:	add	r1, sp, #5248	; 0x1480
   1c5e4:	strd	sl, [sp, #40]	; 0x28
   1c5e8:	ldrd	sl, [sp, #168]	; 0xa8
   1c5ec:	add	r1, r1, #24
   1c5f0:	ldr	lr, [sp, #108]	; 0x6c
   1c5f4:	orr	ip, ip, fp, lsl #13
   1c5f8:	str	ip, [r1]
   1c5fc:	add	r1, sp, #5248	; 0x1480
   1c600:	lsl	r6, fp, #3
   1c604:	add	r1, r1, #36	; 0x24
   1c608:	orr	ip, r6, sl, lsr #29
   1c60c:	str	ip, [r1]
   1c610:	ldr	r1, [sp, #872]	; 0x368
   1c614:	lsr	lr, lr, #7
   1c618:	mov	r7, fp
   1c61c:	str	lr, [sp, #868]	; 0x364
   1c620:	lsr	lr, fp, #19
   1c624:	orr	fp, r1, fp, lsl #26
   1c628:	str	fp, [sp, #872]	; 0x368
   1c62c:	mov	r6, sl
   1c630:	lsl	ip, sl, #3
   1c634:	ldrd	sl, [sp, #216]	; 0xd8
   1c638:	ldrd	r0, [sp, #40]	; 0x28
   1c63c:	orr	lr, lr, r6, lsl #13
   1c640:	adds	sl, sl, r2
   1c644:	adc	fp, fp, r3
   1c648:	adds	r0, r0, r4
   1c64c:	adc	r1, r1, r5
   1c650:	mov	r5, r1
   1c654:	add	r1, sp, #5248	; 0x1480
   1c658:	add	r1, r1, #8
   1c65c:	strd	sl, [sp, #16]
   1c660:	ldrd	sl, [r1]
   1c664:	add	r1, sp, #5248	; 0x1480
   1c668:	add	r1, r1, #16
   1c66c:	mov	r4, r0
   1c670:	ldrd	r0, [r1]
   1c674:	adds	r6, r4, r2
   1c678:	orr	ip, ip, r7, lsr #29
   1c67c:	eor	sl, sl, r0
   1c680:	mov	r0, sl
   1c684:	add	sl, sp, #864	; 0x360
   1c688:	eor	fp, fp, r1
   1c68c:	mov	r1, fp
   1c690:	ldrd	sl, [sl]
   1c694:	eor	sl, sl, r0
   1c698:	mov	r0, sl
   1c69c:	add	sl, sp, #5248	; 0x1480
   1c6a0:	add	sl, sl, #28
   1c6a4:	str	lr, [sl]
   1c6a8:	add	lr, sp, #5248	; 0x1480
   1c6ac:	add	lr, lr, #32
   1c6b0:	str	ip, [lr]
   1c6b4:	lsr	ip, r7, #6
   1c6b8:	adc	r7, r5, r3
   1c6bc:	add	r3, sp, #5248	; 0x1480
   1c6c0:	add	r3, r3, #24
   1c6c4:	eor	fp, fp, r1
   1c6c8:	mov	sl, r6
   1c6cc:	mov	r1, fp
   1c6d0:	ldrd	r2, [r3]
   1c6d4:	mov	fp, r7
   1c6d8:	ldrd	r6, [lr]
   1c6dc:	str	ip, [sp, #876]	; 0x36c
   1c6e0:	ldr	lr, [sp, #20]
   1c6e4:	eor	r2, r2, r6
   1c6e8:	eor	r3, r3, r7
   1c6ec:	mov	r6, r2
   1c6f0:	mov	r7, r3
   1c6f4:	ldrd	r2, [sp, #8]
   1c6f8:	add	r5, pc, #872	; 0x368
   1c6fc:	ldrd	r4, [r5]
   1c700:	adds	r2, r2, r0
   1c704:	adc	r3, r3, r1
   1c708:	mov	r0, r2
   1c70c:	mov	r1, r3
   1c710:	ldrd	r2, [sp, #16]
   1c714:	lsr	r3, r2, #18
   1c718:	str	r3, [sp, #8]
   1c71c:	lsr	ip, r2, #14
   1c720:	ldrd	r2, [sp, #56]	; 0x38
   1c724:	adds	r2, r2, r0
   1c728:	adc	r3, r3, r1
   1c72c:	mov	r1, r3
   1c730:	add	r3, sp, #872	; 0x368
   1c734:	mov	r0, r2
   1c738:	ldrd	r2, [r3]
   1c73c:	eor	r2, r2, r6
   1c740:	mov	r6, r2
   1c744:	add	r2, sp, #5248	; 0x1480
   1c748:	eor	r3, r3, r7
   1c74c:	add	r2, r2, #40	; 0x28
   1c750:	mov	r7, r3
   1c754:	orr	r3, ip, lr, lsl #18
   1c758:	str	r3, [r2]
   1c75c:	ldrd	r2, [sp, #16]
   1c760:	ldr	ip, [sp, #8]
   1c764:	add	r2, sp, #5248	; 0x1480
   1c768:	add	r2, r2, #48	; 0x30
   1c76c:	lsr	lr, r3, #14
   1c770:	orr	r3, ip, r3, lsl #14
   1c774:	str	r3, [r2]
   1c778:	ldr	r3, [sp, #20]
   1c77c:	adds	r2, r0, r6
   1c780:	lsr	ip, sl, #28
   1c784:	lsr	r3, r3, #18
   1c788:	str	r3, [sp, #8]
   1c78c:	adc	r3, r1, r7
   1c790:	ldrd	r6, [sp, #16]
   1c794:	strd	r2, [sp, #40]	; 0x28
   1c798:	add	r2, sp, #5248	; 0x1480
   1c79c:	add	r2, r2, #44	; 0x2c
   1c7a0:	orr	r3, lr, r6, lsl #18
   1c7a4:	str	r3, [r2]
   1c7a8:	ldr	lr, [sp, #8]
   1c7ac:	add	r2, sp, #5248	; 0x1480
   1c7b0:	add	r2, r2, #52	; 0x34
   1c7b4:	orr	r3, lr, r6, lsl #14
   1c7b8:	lsl	r0, r7, #23
   1c7bc:	str	r3, [r2]
   1c7c0:	ldrd	r6, [sp, #64]	; 0x40
   1c7c4:	ldrd	r2, [sp, #144]	; 0x90
   1c7c8:	lsl	r1, fp, #30
   1c7cc:	strd	r6, [sp, #8]
   1c7d0:	eor	r3, r3, r7
   1c7d4:	eor	r2, r2, r6
   1c7d8:	mov	r7, r3
   1c7dc:	ldr	r3, [sp, #16]
   1c7e0:	mov	r6, r2
   1c7e4:	add	r2, sp, #5248	; 0x1480
   1c7e8:	add	r2, r2, #60	; 0x3c
   1c7ec:	orr	r3, r0, r3, lsr #9
   1c7f0:	str	r3, [r2]
   1c7f4:	ldr	r3, [sp, #16]
   1c7f8:	add	r2, sp, #5312	; 0x14c0
   1c7fc:	strd	sl, [sp, #160]	; 0xa0
   1c800:	lsl	r0, r3, #23
   1c804:	orr	r3, ip, fp, lsl #4
   1c808:	str	r3, [r2]
   1c80c:	add	r2, sp, #5312	; 0x14c0
   1c810:	add	r2, r2, #12
   1c814:	orr	r3, r1, sl, lsr #2
   1c818:	str	r3, [r2]
   1c81c:	ldrd	r2, [sp, #40]	; 0x28
   1c820:	lsr	r1, fp, #28
   1c824:	orr	r1, r1, sl, lsl #4
   1c828:	adds	r2, r2, r4
   1c82c:	adc	r3, r3, r5
   1c830:	ldrd	r4, [sp, #16]
   1c834:	lsl	ip, sl, #30
   1c838:	strd	r2, [sp, #64]	; 0x40
   1c83c:	orr	lr, r0, r5, lsr #9
   1c840:	add	r0, sp, #5248	; 0x1480
   1c844:	add	r0, r0, #56	; 0x38
   1c848:	str	lr, [r0]
   1c84c:	add	lr, sp, #5312	; 0x14c0
   1c850:	add	lr, lr, #4
   1c854:	str	r1, [lr]
   1c858:	ldr	r1, [sp, #88]	; 0x58
   1c85c:	lsl	r0, fp, #25
   1c860:	and	r6, r6, r4
   1c864:	lsr	lr, r1, #1
   1c868:	orr	r1, ip, fp, lsr #2
   1c86c:	add	ip, sp, #5312	; 0x14c0
   1c870:	add	ip, ip, #8
   1c874:	str	r1, [ip]
   1c878:	orr	r1, r0, sl, lsr #7
   1c87c:	add	r0, sp, #5312	; 0x14c0
   1c880:	add	r0, r0, #20
   1c884:	and	r7, r7, r5
   1c888:	str	r1, [r0]
   1c88c:	ldrd	r4, [sp, #64]	; 0x40
   1c890:	ldrd	r0, [sp, #200]	; 0xc8
   1c894:	mov	r2, r6
   1c898:	mov	r3, r7
   1c89c:	ldrd	r6, [sp, #8]
   1c8a0:	adds	r4, r4, r0
   1c8a4:	adc	r5, r5, r1
   1c8a8:	mov	r1, r7
   1c8ac:	eor	r1, r1, r3
   1c8b0:	strd	r6, [sp, #64]	; 0x40
   1c8b4:	mov	r0, r6
   1c8b8:	mov	r3, r1
   1c8bc:	add	r6, sp, #5248	; 0x1480
   1c8c0:	add	r1, sp, #5248	; 0x1480
   1c8c4:	add	r1, r1, #40	; 0x28
   1c8c8:	add	r6, r6, #48	; 0x30
   1c8cc:	eor	r0, r0, r2
   1c8d0:	ldrd	r6, [r6]
   1c8d4:	mov	r2, r0
   1c8d8:	ldrd	r0, [r1]
   1c8dc:	lsl	ip, sl, #25
   1c8e0:	adds	r2, r2, r4
   1c8e4:	eor	r0, r0, r6
   1c8e8:	eor	r1, r1, r7
   1c8ec:	ldrd	r6, [sp, #88]	; 0x58
   1c8f0:	strd	r0, [sp, #8]
   1c8f4:	add	r0, sp, #5312	; 0x14c0
   1c8f8:	add	r0, r0, #24
   1c8fc:	orr	r1, lr, r7, lsl #31
   1c900:	str	r1, [r0]
   1c904:	add	r0, sp, #5312	; 0x14c0
   1c908:	lsr	lr, r6, #8
   1c90c:	add	r0, r0, #32
   1c910:	orr	r1, lr, r7, lsl #24
   1c914:	str	r1, [r0]
   1c918:	add	r0, sp, #5312	; 0x14c0
   1c91c:	lsr	r1, r6, #7
   1c920:	add	r0, r0, #16
   1c924:	str	r1, [sp, #880]	; 0x370
   1c928:	orr	r1, ip, fp, lsr #7
   1c92c:	str	r1, [r0]
   1c930:	ldr	r1, [sp, #92]	; 0x5c
   1c934:	ldrd	r6, [sp, #152]	; 0x98
   1c938:	add	lr, sp, #5312	; 0x14c0
   1c93c:	lsr	ip, r1, #1
   1c940:	add	r1, sp, #5248	; 0x1480
   1c944:	add	r1, r1, #56	; 0x38
   1c948:	orr	r6, r6, sl
   1c94c:	ldrd	r0, [r1]
   1c950:	orr	r7, r7, fp
   1c954:	ldrd	sl, [sp, #8]
   1c958:	adc	r3, r3, r5
   1c95c:	ldrd	r4, [lr]
   1c960:	add	lr, sp, #5312	; 0x14c0
   1c964:	add	lr, lr, #8
   1c968:	eor	sl, sl, r0
   1c96c:	eor	fp, fp, r1
   1c970:	mov	r0, sl
   1c974:	mov	r1, fp
   1c978:	ldrd	sl, [lr]
   1c97c:	add	lr, sp, #5312	; 0x14c0
   1c980:	add	lr, lr, #28
   1c984:	eor	r4, r4, sl
   1c988:	eor	r5, r5, fp
   1c98c:	mov	sl, r4
   1c990:	mov	fp, r5
   1c994:	ldrd	r4, [sp, #192]	; 0xc0
   1c998:	adds	r2, r2, r0
   1c99c:	adc	r3, r3, r1
   1c9a0:	and	r4, r4, r6
   1c9a4:	and	r5, r5, r7
   1c9a8:	mov	r6, r4
   1c9ac:	mov	r7, r5
   1c9b0:	ldrd	r4, [sp, #88]	; 0x58
   1c9b4:	adds	r8, r8, r2
   1c9b8:	adc	r9, r9, r3
   1c9bc:	orr	ip, ip, r4, lsl #31
   1c9c0:	str	ip, [lr]
   1c9c4:	add	lr, sp, #5312	; 0x14c0
   1c9c8:	lsr	ip, r5, #8
   1c9cc:	add	lr, lr, #36	; 0x24
   1c9d0:	orr	ip, ip, r4, lsl #24
   1c9d4:	str	ip, [lr]
   1c9d8:	ldr	ip, [sp, #880]	; 0x370
   1c9dc:	ldrd	r0, [sp, #152]	; 0x98
   1c9e0:	orr	ip, ip, r5, lsl #25
   1c9e4:	ldrd	r4, [sp, #80]	; 0x50
   1c9e8:	str	ip, [sp, #880]	; 0x370
   1c9ec:	strd	r4, [sp, #8]
   1c9f0:	ldr	lr, [sp, #8]
   1c9f4:	lsr	ip, r4, #19
   1c9f8:	ldrd	r4, [sp, #160]	; 0xa0
   1c9fc:	lsr	lr, lr, #6
   1ca00:	str	lr, [sp, #888]	; 0x378
   1ca04:	add	lr, sp, #5312	; 0x14c0
   1ca08:	add	lr, lr, #16
   1ca0c:	and	r0, r0, r4
   1ca10:	and	r1, r1, r5
   1ca14:	ldrd	r4, [lr]
   1ca18:	orr	r6, r6, r0
   1ca1c:	add	r0, sp, #5312	; 0x14c0
   1ca20:	eor	sl, sl, r4
   1ca24:	eor	fp, fp, r5
   1ca28:	mov	r4, sl
   1ca2c:	mov	r5, fp
   1ca30:	ldrd	sl, [sp, #8]
   1ca34:	add	r0, r0, #40	; 0x28
   1ca38:	orr	r7, r7, r1
   1ca3c:	orr	ip, ip, fp, lsl #13
   1ca40:	str	ip, [r0]
   1ca44:	ldr	ip, [sp, #888]	; 0x378
   1ca48:	add	r0, sp, #5312	; 0x14c0
   1ca4c:	orr	ip, ip, fp, lsl #26
   1ca50:	str	ip, [sp, #888]	; 0x378
   1ca54:	lsl	r1, fp, #3
   1ca58:	add	r0, r0, #52	; 0x34
   1ca5c:	add	ip, sp, #5312	; 0x14c0
   1ca60:	orr	r1, r1, sl, lsr #29
   1ca64:	b	1ca78 <abort@plt+0xc598>
   1ca68:	sfmpl	f3, 3, [pc, #1008]!	; 1ce60 <abort@plt+0xc980>
   1ca6c:	strvc	r8, [pc], #750	; 1ca74 <abort@plt+0xc594>
   1ca70:	tstmi	r7, #96, 30	; 0x180
   1ca74:	stmiavc	r5!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}
   1ca78:	add	ip, ip, #24
   1ca7c:	str	r1, [r0]
   1ca80:	adds	r4, r4, r6
   1ca84:	ldr	r1, [sp, #92]	; 0x5c
   1ca88:	adc	r5, r5, r7
   1ca8c:	ldrd	r6, [ip]
   1ca90:	add	ip, sp, #5312	; 0x14c0
   1ca94:	add	ip, ip, #32
   1ca98:	lsr	r1, r1, #7
   1ca9c:	lsr	r0, fp, #19
   1caa0:	str	r1, [sp, #884]	; 0x374
   1caa4:	lsl	r1, sl, #3
   1caa8:	ldrd	sl, [ip]
   1caac:	lsl	lr, r9, #23
   1cab0:	orr	lr, lr, r8, lsr #9
   1cab4:	eor	r6, r6, sl
   1cab8:	eor	r7, r7, fp
   1cabc:	ldrd	sl, [sp, #80]	; 0x50
   1cac0:	orr	ip, r0, sl, lsl #13
   1cac4:	add	r0, sp, #5312	; 0x14c0
   1cac8:	add	r0, r0, #44	; 0x2c
   1cacc:	str	ip, [r0]
   1cad0:	add	r0, sp, #5312	; 0x14c0
   1cad4:	add	r0, r0, #48	; 0x30
   1cad8:	orr	r1, r1, fp, lsr #29
   1cadc:	str	r1, [r0]
   1cae0:	add	r1, sp, #880	; 0x370
   1cae4:	ldrd	r0, [r1]
   1cae8:	eor	r0, r0, r6
   1caec:	eor	r1, r1, r7
   1caf0:	mov	r6, r0
   1caf4:	mov	r7, r1
   1caf8:	adds	r0, r4, r2
   1cafc:	lsr	r1, fp, #6
   1cb00:	str	r1, [sp, #892]	; 0x37c
   1cb04:	adc	r1, r5, r3
   1cb08:	add	r3, sp, #5312	; 0x14c0
   1cb0c:	add	r3, r3, #40	; 0x28
   1cb10:	strd	r0, [sp, #8]
   1cb14:	ldrd	r0, [r3]
   1cb18:	add	r3, sp, #5312	; 0x14c0
   1cb1c:	add	r3, r3, #48	; 0x30
   1cb20:	ldrd	sl, [r3]
   1cb24:	ldrd	r2, [sp, #104]	; 0x68
   1cb28:	eor	r1, r1, fp
   1cb2c:	mov	r5, r1
   1cb30:	add	r1, sp, #888	; 0x378
   1cb34:	eor	r0, r0, sl
   1cb38:	ldrd	sl, [r1]
   1cb3c:	adds	r2, r2, r6
   1cb40:	adc	r3, r3, r7
   1cb44:	eor	fp, fp, r5
   1cb48:	ldrd	r4, [sp, #136]	; 0x88
   1cb4c:	mov	r6, r2
   1cb50:	lsr	r2, r8, #14
   1cb54:	orr	ip, r2, r9, lsl #18
   1cb58:	mov	r7, r3
   1cb5c:	eor	sl, sl, r0
   1cb60:	adds	r4, r4, r6
   1cb64:	add	r2, sp, #5312	; 0x14c0
   1cb68:	adc	r5, r5, r7
   1cb6c:	add	r2, r2, #56	; 0x38
   1cb70:	adds	r4, r4, sl
   1cb74:	adc	r5, r5, fp
   1cb78:	lsr	r3, r8, #18
   1cb7c:	add	r1, sp, #5376	; 0x1500
   1cb80:	str	ip, [r2]
   1cb84:	orr	r3, r3, r9, lsl #14
   1cb88:	lsr	r2, r9, #14
   1cb8c:	str	r3, [r1]
   1cb90:	strd	r4, [sp, #104]	; 0x68
   1cb94:	orr	r5, r2, r8, lsl #18
   1cb98:	add	r2, sp, #5312	; 0x14c0
   1cb9c:	add	r2, r2, #60	; 0x3c
   1cba0:	ldrd	r6, [sp, #144]	; 0x90
   1cba4:	ldrd	r0, [sp, #16]
   1cba8:	str	r5, [r2]
   1cbac:	add	r2, sp, #5376	; 0x1500
   1cbb0:	lsr	r3, r9, #18
   1cbb4:	add	r2, r2, #4
   1cbb8:	orr	r3, r3, r8, lsl #14
   1cbbc:	eor	r1, r1, r7
   1cbc0:	str	r3, [r2]
   1cbc4:	mov	r3, r1
   1cbc8:	add	r1, sp, #5376	; 0x1500
   1cbcc:	ldrd	sl, [sp, #8]
   1cbd0:	add	r1, r1, #12
   1cbd4:	str	lr, [r1]
   1cbd8:	add	r1, sp, #5376	; 0x1500
   1cbdc:	lsr	r4, sl, #28
   1cbe0:	add	r1, r1, #16
   1cbe4:	orr	r5, r4, fp, lsl #4
   1cbe8:	str	r5, [r1]
   1cbec:	add	r1, sp, #5376	; 0x1500
   1cbf0:	mov	r5, fp
   1cbf4:	lsl	ip, fp, #30
   1cbf8:	add	r1, r1, #28
   1cbfc:	eor	r0, r0, r6
   1cc00:	orr	ip, ip, sl, lsr #2
   1cc04:	mov	r4, sl
   1cc08:	mov	sl, r4
   1cc0c:	str	ip, [r1]
   1cc10:	mov	fp, r5
   1cc14:	mov	r2, r0
   1cc18:	lsr	ip, r5, #28
   1cc1c:	sub	r1, pc, #436	; 0x1b4
   1cc20:	ldrd	r0, [r1]
   1cc24:	ldrd	r4, [sp, #104]	; 0x68
   1cc28:	lsl	lr, r8, #23
   1cc2c:	orr	lr, lr, r9, lsr #9
   1cc30:	adds	r0, r0, r4
   1cc34:	adc	r1, r1, r5
   1cc38:	add	r5, sp, #5376	; 0x1500
   1cc3c:	add	r5, r5, #8
   1cc40:	str	lr, [r5]
   1cc44:	add	lr, sp, #5376	; 0x1500
   1cc48:	add	lr, lr, #20
   1cc4c:	orr	ip, ip, sl, lsl #4
   1cc50:	str	ip, [lr]
   1cc54:	ldr	ip, [sp, #112]	; 0x70
   1cc58:	lsl	r4, sl, #30
   1cc5c:	lsl	r5, fp, #25
   1cc60:	lsr	lr, ip, #1
   1cc64:	orr	ip, r4, fp, lsr #2
   1cc68:	add	r4, sp, #5376	; 0x1500
   1cc6c:	add	r4, r4, #24
   1cc70:	str	ip, [r4]
   1cc74:	add	r4, sp, #5376	; 0x1500
   1cc78:	add	r4, r4, #36	; 0x24
   1cc7c:	orr	ip, r5, sl, lsr #7
   1cc80:	str	ip, [r4]
   1cc84:	ldrd	r4, [sp, #64]	; 0x40
   1cc88:	lsl	ip, sl, #25
   1cc8c:	and	r2, r2, r8
   1cc90:	adds	r4, r4, r0
   1cc94:	adc	r5, r5, r1
   1cc98:	and	r3, r3, r9
   1cc9c:	str	ip, [sp, #120]	; 0x78
   1cca0:	mov	r0, r4
   1cca4:	mov	r1, r5
   1cca8:	mov	r4, r6
   1ccac:	mov	r5, r7
   1ccb0:	add	ip, sp, #5312	; 0x14c0
   1ccb4:	eor	r4, r4, r2
   1ccb8:	eor	r5, r5, r3
   1ccbc:	add	ip, ip, #56	; 0x38
   1ccc0:	mov	r2, r4
   1ccc4:	mov	r3, r5
   1ccc8:	ldrd	r4, [sp, #112]	; 0x70
   1cccc:	ldrd	sl, [ip]
   1ccd0:	add	ip, sp, #5376	; 0x1500
   1ccd4:	ldrd	r6, [ip]
   1ccd8:	orr	ip, lr, r5, lsl #31
   1ccdc:	add	lr, sp, #5376	; 0x1500
   1cce0:	add	lr, lr, #40	; 0x28
   1cce4:	str	ip, [lr]
   1cce8:	lsr	lr, r4, #8
   1ccec:	orr	ip, lr, r5, lsl #24
   1ccf0:	eor	sl, sl, r6
   1ccf4:	eor	fp, fp, r7
   1ccf8:	add	lr, sp, #5376	; 0x1500
   1ccfc:	add	lr, lr, #48	; 0x30
   1cd00:	strd	sl, [sp, #64]	; 0x40
   1cd04:	ldrd	sl, [sp, #8]
   1cd08:	str	ip, [lr]
   1cd0c:	ldr	lr, [sp, #120]	; 0x78
   1cd10:	lsr	ip, r4, #7
   1cd14:	str	ip, [sp, #896]	; 0x380
   1cd18:	orr	ip, lr, fp, lsr #7
   1cd1c:	add	lr, sp, #5376	; 0x1500
   1cd20:	mov	r7, r5
   1cd24:	add	lr, lr, #32
   1cd28:	adds	r6, r2, r0
   1cd2c:	str	ip, [lr]
   1cd30:	lsr	ip, r7, #1
   1cd34:	adc	r7, r3, r1
   1cd38:	add	r3, sp, #5376	; 0x1500
   1cd3c:	add	r3, r3, #8
   1cd40:	ldrd	r0, [sp, #64]	; 0x40
   1cd44:	ldrd	r2, [r3]
   1cd48:	strd	r6, [sp, #8]
   1cd4c:	ldrd	r4, [sp, #160]	; 0xa0
   1cd50:	eor	r1, r1, r3
   1cd54:	mov	r7, r1
   1cd58:	add	r3, sp, #5376	; 0x1500
   1cd5c:	add	r1, sp, #5376	; 0x1500
   1cd60:	add	r3, r3, #16
   1cd64:	add	r1, r1, #24
   1cd68:	eor	r0, r0, r2
   1cd6c:	mov	r6, r0
   1cd70:	ldrd	r2, [r3]
   1cd74:	ldrd	r0, [r1]
   1cd78:	orr	r4, r4, sl
   1cd7c:	orr	r5, r5, fp
   1cd80:	eor	r2, r2, r0
   1cd84:	eor	r3, r3, r1
   1cd88:	strd	r2, [sp, #64]	; 0x40
   1cd8c:	ldrd	r2, [sp, #152]	; 0x98
   1cd90:	ldrd	r0, [sp, #112]	; 0x70
   1cd94:	and	r2, r2, r4
   1cd98:	mov	r4, r2
   1cd9c:	add	r2, sp, #5376	; 0x1500
   1cda0:	and	r3, r3, r5
   1cda4:	add	r2, r2, #44	; 0x2c
   1cda8:	mov	r5, r3
   1cdac:	orr	r3, ip, r0, lsl #31
   1cdb0:	str	r3, [r2]
   1cdb4:	add	r2, sp, #5376	; 0x1500
   1cdb8:	lsr	ip, r1, #8
   1cdbc:	add	r2, r2, #52	; 0x34
   1cdc0:	orr	r3, ip, r0, lsl #24
   1cdc4:	str	r3, [r2]
   1cdc8:	ldr	r3, [sp, #896]	; 0x380
   1cdcc:	orr	r3, r3, r1, lsl #25
   1cdd0:	str	r3, [sp, #896]	; 0x380
   1cdd4:	ldrd	r2, [sp, #40]	; 0x28
   1cdd8:	ldrd	r0, [sp, #160]	; 0xa0
   1cddc:	lsr	r3, r2, #6
   1cde0:	str	r3, [sp, #904]	; 0x388
   1cde4:	lsr	ip, r2, #19
   1cde8:	ldrd	r2, [sp, #8]
   1cdec:	and	r0, r0, sl
   1cdf0:	and	r1, r1, fp
   1cdf4:	adds	r2, r2, r6
   1cdf8:	adc	r3, r3, r7
   1cdfc:	mov	r6, r0
   1ce00:	mov	r7, r1
   1ce04:	strd	sl, [sp, #8]
   1ce08:	ldrd	r0, [lr]
   1ce0c:	ldrd	sl, [sp, #64]	; 0x40
   1ce10:	orr	r4, r4, r6
   1ce14:	orr	r5, r5, r7
   1ce18:	eor	sl, sl, r0
   1ce1c:	ldrd	r6, [sp, #40]	; 0x28
   1ce20:	mov	r0, sl
   1ce24:	add	sl, sp, #5376	; 0x1500
   1ce28:	add	sl, sl, #56	; 0x38
   1ce2c:	lsl	lr, r7, #3
   1ce30:	orr	ip, ip, r7, lsl #13
   1ce34:	str	ip, [sl]
   1ce38:	orr	ip, lr, r6, lsr #29
   1ce3c:	add	lr, sp, #5440	; 0x1540
   1ce40:	add	lr, lr, #4
   1ce44:	eor	fp, fp, r1
   1ce48:	str	ip, [lr]
   1ce4c:	ldr	ip, [sp, #116]	; 0x74
   1ce50:	mov	r1, fp
   1ce54:	ldr	fp, [sp, #904]	; 0x388
   1ce58:	lsr	lr, r7, #19
   1ce5c:	lsr	ip, ip, #7
   1ce60:	orr	r7, fp, r7, lsl #26
   1ce64:	str	ip, [sp, #900]	; 0x384
   1ce68:	str	r7, [sp, #904]	; 0x388
   1ce6c:	lsl	ip, r6, #3
   1ce70:	ldrd	r6, [sp, #192]	; 0xc0
   1ce74:	adds	r6, r6, r2
   1ce78:	adc	r7, r7, r3
   1ce7c:	adds	r0, r0, r4
   1ce80:	add	r4, sp, #5376	; 0x1500
   1ce84:	add	r4, r4, #40	; 0x28
   1ce88:	strd	r6, [sp, #192]	; 0xc0
   1ce8c:	ldrd	r6, [r4]
   1ce90:	add	r4, sp, #5376	; 0x1500
   1ce94:	add	r4, r4, #48	; 0x30
   1ce98:	ldrd	sl, [r4]
   1ce9c:	adc	r1, r1, r5
   1cea0:	ldrd	r4, [sp, #40]	; 0x28
   1cea4:	eor	r6, r6, sl
   1cea8:	add	sl, sp, #5376	; 0x1500
   1ceac:	add	sl, sl, #60	; 0x3c
   1ceb0:	orr	lr, lr, r4, lsl #13
   1ceb4:	str	lr, [sl]
   1ceb8:	add	lr, sp, #5440	; 0x1540
   1cebc:	orr	ip, ip, r5, lsr #29
   1cec0:	str	ip, [lr]
   1cec4:	add	ip, sp, #896	; 0x380
   1cec8:	adds	r4, r0, r2
   1cecc:	eor	r7, r7, fp
   1ced0:	ldrd	sl, [ip]
   1ced4:	lsr	ip, r5, #6
   1ced8:	adc	r5, r1, r3
   1cedc:	add	r3, sp, #5376	; 0x1500
   1cee0:	add	r3, r3, #56	; 0x38
   1cee4:	eor	sl, sl, r6
   1cee8:	eor	fp, fp, r7
   1ceec:	mov	r6, sl
   1cef0:	mov	r7, fp
   1cef4:	ldrd	sl, [r3]
   1cef8:	ldrd	r2, [lr]
   1cefc:	str	ip, [sp, #908]	; 0x38c
   1cf00:	strd	r4, [sp, #64]	; 0x40
   1cf04:	eor	sl, sl, r2
   1cf08:	eor	fp, fp, r3
   1cf0c:	ldrd	r2, [sp, #88]	; 0x58
   1cf10:	mov	r0, sl
   1cf14:	mov	r1, fp
   1cf18:	ldrd	sl, [sp, #192]	; 0xc0
   1cf1c:	adds	r2, r2, r6
   1cf20:	add	ip, sp, #904	; 0x388
   1cf24:	adc	r3, r3, r7
   1cf28:	mov	r6, r2
   1cf2c:	mov	r7, r3
   1cf30:	lsr	r2, sl, #14
   1cf34:	lsr	r3, sl, #18
   1cf38:	ldrd	sl, [ip]
   1cf3c:	add	r5, pc, #876	; 0x36c
   1cf40:	ldrd	r4, [r5]
   1cf44:	eor	sl, sl, r0
   1cf48:	eor	fp, fp, r1
   1cf4c:	ldrd	r0, [sp, #72]	; 0x48
   1cf50:	strd	sl, [sp, #88]	; 0x58
   1cf54:	ldrd	sl, [sp, #192]	; 0xc0
   1cf58:	adds	r0, r0, r6
   1cf5c:	adc	r1, r1, r7
   1cf60:	mov	r7, r1
   1cf64:	orr	r1, r2, fp, lsl #18
   1cf68:	add	r2, sp, #5440	; 0x1540
   1cf6c:	add	r2, r2, #8
   1cf70:	str	r1, [r2]
   1cf74:	add	r1, sp, #5440	; 0x1540
   1cf78:	add	r1, r1, #16
   1cf7c:	orr	r3, r3, fp, lsl #14
   1cf80:	str	r3, [r1]
   1cf84:	mov	r6, r0
   1cf88:	ldrd	r0, [sp, #88]	; 0x58
   1cf8c:	lsr	r2, fp, #14
   1cf90:	lsr	r3, fp, #18
   1cf94:	adds	r0, r0, r6
   1cf98:	mov	r6, sl
   1cf9c:	adc	r1, r1, r7
   1cfa0:	orr	lr, r2, r6, lsl #18
   1cfa4:	add	r2, sp, #5440	; 0x1540
   1cfa8:	add	r2, r2, #12
   1cfac:	str	lr, [r2]
   1cfb0:	add	r2, sp, #5440	; 0x1540
   1cfb4:	add	r2, r2, #20
   1cfb8:	orr	r3, r3, r6, lsl #14
   1cfbc:	str	r3, [r2]
   1cfc0:	ldrd	r2, [sp, #16]
   1cfc4:	strd	r0, [sp, #120]	; 0x78
   1cfc8:	mov	r7, fp
   1cfcc:	eor	r2, r2, r8
   1cfd0:	eor	r3, r3, r9
   1cfd4:	lsl	r0, fp, #23
   1cfd8:	strd	r2, [sp, #88]	; 0x58
   1cfdc:	add	r2, sp, #5440	; 0x1540
   1cfe0:	ldrd	sl, [sp, #64]	; 0x40
   1cfe4:	add	r2, r2, #28
   1cfe8:	orr	r3, r0, r6, lsr #9
   1cfec:	str	r3, [r2]
   1cff0:	add	r2, sp, #5440	; 0x1540
   1cff4:	lsr	ip, sl, #28
   1cff8:	add	r2, r2, #32
   1cffc:	orr	r3, ip, fp, lsl #4
   1d000:	str	r3, [r2]
   1d004:	add	r2, sp, #5440	; 0x1540
   1d008:	lsl	r1, fp, #30
   1d00c:	add	r2, r2, #44	; 0x2c
   1d010:	orr	r3, r1, sl, lsr #2
   1d014:	str	r3, [r2]
   1d018:	ldrd	r2, [sp, #120]	; 0x78
   1d01c:	lsr	r1, fp, #28
   1d020:	mov	fp, r7
   1d024:	adds	r2, r2, r4
   1d028:	adc	r3, r3, r5
   1d02c:	lsl	r0, r6, #23
   1d030:	mov	r4, r2
   1d034:	mov	r5, r3
   1d038:	ldrd	r2, [sp, #88]	; 0x58
   1d03c:	orr	lr, r0, fp, lsr #9
   1d040:	add	r0, sp, #5440	; 0x1540
   1d044:	add	r0, r0, #24
   1d048:	and	r2, r2, r6
   1d04c:	and	r3, r3, r7
   1d050:	ldrd	r6, [sp, #64]	; 0x40
   1d054:	str	lr, [r0]
   1d058:	add	lr, sp, #5440	; 0x1540
   1d05c:	add	lr, lr, #36	; 0x24
   1d060:	orr	r1, r1, r6, lsl #4
   1d064:	str	r1, [lr]
   1d068:	add	lr, sp, #5440	; 0x1540
   1d06c:	lsl	ip, r6, #30
   1d070:	add	lr, lr, #40	; 0x28
   1d074:	lsl	r0, r7, #25
   1d078:	orr	ip, ip, r7, lsr #2
   1d07c:	str	ip, [lr]
   1d080:	orr	ip, r0, r6, lsr #7
   1d084:	add	r0, sp, #5440	; 0x1540
   1d088:	add	r0, r0, #52	; 0x34
   1d08c:	str	ip, [r0]
   1d090:	lsl	ip, r6, #25
   1d094:	ldrd	r6, [sp, #144]	; 0x90
   1d098:	add	r0, sp, #5440	; 0x1540
   1d09c:	add	r0, r0, #8
   1d0a0:	adds	r6, r6, r4
   1d0a4:	adc	r7, r7, r5
   1d0a8:	mov	r4, r6
   1d0ac:	mov	r5, r7
   1d0b0:	ldrd	r6, [sp, #16]
   1d0b4:	ldrd	sl, [r0]
   1d0b8:	add	r0, sp, #5440	; 0x1540
   1d0bc:	add	r0, r0, #16
   1d0c0:	eor	r6, r6, r2
   1d0c4:	eor	r7, r7, r3
   1d0c8:	mov	r2, r6
   1d0cc:	mov	r3, r7
   1d0d0:	ldrd	r6, [r0]
   1d0d4:	ldr	r1, [sp, #176]	; 0xb0
   1d0d8:	add	r0, sp, #5440	; 0x1540
   1d0dc:	eor	sl, sl, r6
   1d0e0:	eor	fp, fp, r7
   1d0e4:	mov	r6, sl
   1d0e8:	mov	r7, fp
   1d0ec:	ldrd	sl, [sp, #176]	; 0xb0
   1d0f0:	add	r0, r0, #56	; 0x38
   1d0f4:	lsr	r1, r1, #1
   1d0f8:	orr	r1, r1, fp, lsl #31
   1d0fc:	str	r1, [r0]
   1d100:	lsr	r1, sl, #8
   1d104:	add	r0, sp, #5504	; 0x1580
   1d108:	orr	r1, r1, fp, lsl #24
   1d10c:	str	r1, [r0]
   1d110:	ldr	lr, [sp, #68]	; 0x44
   1d114:	lsr	r1, sl, #7
   1d118:	str	r1, [sp, #912]	; 0x390
   1d11c:	orr	ip, ip, lr, lsr #7
   1d120:	add	lr, sp, #5440	; 0x1540
   1d124:	add	lr, lr, #48	; 0x30
   1d128:	ldrd	r0, [sp, #64]	; 0x40
   1d12c:	ldrd	sl, [sp, #8]
   1d130:	str	ip, [lr]
   1d134:	add	lr, sp, #5440	; 0x1540
   1d138:	add	lr, lr, #24
   1d13c:	orr	sl, sl, r0
   1d140:	orr	fp, fp, r1
   1d144:	mov	r0, sl
   1d148:	mov	r1, fp
   1d14c:	ldrd	sl, [lr]
   1d150:	add	lr, sp, #5440	; 0x1540
   1d154:	add	lr, lr, #32
   1d158:	eor	sl, sl, r6
   1d15c:	eor	fp, fp, r7
   1d160:	mov	r6, sl
   1d164:	mov	r7, fp
   1d168:	ldrd	sl, [lr]
   1d16c:	add	lr, sp, #5440	; 0x1540
   1d170:	add	lr, lr, #40	; 0x28
   1d174:	adds	r2, r2, r4
   1d178:	adc	r3, r3, r5
   1d17c:	ldrd	r4, [lr]
   1d180:	ldr	ip, [sp, #180]	; 0xb4
   1d184:	add	lr, sp, #5440	; 0x1540
   1d188:	eor	sl, sl, r4
   1d18c:	eor	fp, fp, r5
   1d190:	mov	r4, sl
   1d194:	mov	r5, fp
   1d198:	ldrd	sl, [sp, #160]	; 0xa0
   1d19c:	add	lr, lr, #60	; 0x3c
   1d1a0:	lsr	ip, ip, #1
   1d1a4:	and	sl, sl, r0
   1d1a8:	and	fp, fp, r1
   1d1ac:	mov	r0, sl
   1d1b0:	mov	r1, fp
   1d1b4:	ldrd	sl, [sp, #176]	; 0xb0
   1d1b8:	adds	r2, r2, r6
   1d1bc:	adc	r3, r3, r7
   1d1c0:	orr	ip, ip, sl, lsl #31
   1d1c4:	str	ip, [lr]
   1d1c8:	add	lr, sp, #5504	; 0x1580
   1d1cc:	lsr	ip, fp, #8
   1d1d0:	add	lr, lr, #4
   1d1d4:	orr	ip, ip, sl, lsl #24
   1d1d8:	str	ip, [lr]
   1d1dc:	ldr	ip, [sp, #912]	; 0x390
   1d1e0:	ldrd	r6, [sp, #64]	; 0x40
   1d1e4:	orr	ip, ip, fp, lsl #25
   1d1e8:	ldrd	sl, [sp, #104]	; 0x68
   1d1ec:	str	ip, [sp, #912]	; 0x390
   1d1f0:	lsr	lr, sl, #6
   1d1f4:	lsr	ip, sl, #19
   1d1f8:	ldrd	sl, [sp, #8]
   1d1fc:	str	lr, [sp, #920]	; 0x398
   1d200:	add	lr, sp, #5440	; 0x1540
   1d204:	add	lr, lr, #48	; 0x30
   1d208:	and	sl, sl, r6
   1d20c:	and	fp, fp, r7
   1d210:	mov	r6, sl
   1d214:	mov	r7, fp
   1d218:	ldrd	sl, [lr]
   1d21c:	orr	r6, r6, r0
   1d220:	add	r0, sp, #5504	; 0x1580
   1d224:	eor	sl, sl, r4
   1d228:	eor	fp, fp, r5
   1d22c:	ldrd	r4, [sp, #104]	; 0x68
   1d230:	add	r0, r0, #8
   1d234:	orr	r7, r7, r1
   1d238:	orr	ip, ip, r5, lsl #13
   1d23c:	str	ip, [r0]
   1d240:	add	r0, sp, #5504	; 0x1580
   1d244:	lsl	r1, r5, #3
   1d248:	add	r0, r0, #20
   1d24c:	orr	r1, r1, r4, lsr #29
   1d250:	str	r1, [r0]
   1d254:	add	r1, sp, #5440	; 0x1540
   1d258:	add	ip, sp, #5504	; 0x1580
   1d25c:	add	r1, r1, #56	; 0x38
   1d260:	strd	sl, [sp, #88]	; 0x58
   1d264:	ldrd	r0, [r1]
   1d268:	ldrd	sl, [ip]
   1d26c:	ldr	ip, [sp, #920]	; 0x398
   1d270:	ldr	lr, [sp, #180]	; 0xb4
   1d274:	eor	r0, r0, sl
   1d278:	eor	r1, r1, fp
   1d27c:	mov	sl, r4
   1d280:	mov	fp, r5
   1d284:	orr	ip, ip, r5, lsl #26
   1d288:	ldrd	r4, [sp, #152]	; 0x98
   1d28c:	lsr	lr, lr, #7
   1d290:	str	lr, [sp, #916]	; 0x394
   1d294:	adds	r4, r4, r2
   1d298:	adc	r5, r5, r3
   1d29c:	str	ip, [sp, #920]	; 0x398
   1d2a0:	strd	r4, [sp, #200]	; 0xc8
   1d2a4:	ldrd	r4, [sp, #88]	; 0x58
   1d2a8:	b	1d2c0 <abort@plt+0xcde0>
   1d2ac:	nop			; (mov r0, r0)
   1d2b0:	mvnsge	sl, r2, ror fp
   1d2b4:	strbhi	r7, [r8], #2068	; 0x814
   1d2b8:	bne	192ba70 <stderr@@GLIBC_2.4+0x18f7a28>
   1d2bc:	sfmhi	f0, 2, [r7], {8}
   1d2c0:	lsl	ip, sl, #3
   1d2c4:	lsr	lr, fp, #19
   1d2c8:	adds	r4, r4, r6
   1d2cc:	mov	r6, r4
   1d2d0:	mov	r4, sl
   1d2d4:	add	sl, sp, #912	; 0x390
   1d2d8:	adc	r5, r5, r7
   1d2dc:	mov	r7, r5
   1d2e0:	mov	r5, fp
   1d2e4:	ldrd	sl, [sl]
   1d2e8:	orr	lr, lr, r4, lsl #13
   1d2ec:	orr	ip, ip, r5, lsr #29
   1d2f0:	eor	sl, sl, r0
   1d2f4:	mov	r0, sl
   1d2f8:	add	sl, sp, #5504	; 0x1580
   1d2fc:	add	sl, sl, #12
   1d300:	str	lr, [sl]
   1d304:	add	lr, sp, #5504	; 0x1580
   1d308:	add	lr, lr, #16
   1d30c:	adds	r4, r6, r2
   1d310:	str	ip, [lr]
   1d314:	lsr	ip, r5, #6
   1d318:	adc	r5, r7, r3
   1d31c:	ldrd	r2, [sp, #112]	; 0x70
   1d320:	eor	fp, fp, r1
   1d324:	mov	r1, fp
   1d328:	adds	r2, r2, r0
   1d32c:	adc	r3, r3, r1
   1d330:	add	r1, sp, #5504	; 0x1580
   1d334:	add	r1, r1, #8
   1d338:	ldrd	sl, [lr]
   1d33c:	ldrd	r0, [r1]
   1d340:	str	ip, [sp, #924]	; 0x39c
   1d344:	strd	r4, [sp, #144]	; 0x90
   1d348:	eor	r0, r0, sl
   1d34c:	eor	r1, r1, fp
   1d350:	mov	r6, r0
   1d354:	mov	r7, r1
   1d358:	ldrd	r0, [sp, #184]	; 0xb8
   1d35c:	ldrd	sl, [sp, #200]	; 0xc8
   1d360:	sub	r5, pc, #176	; 0xb0
   1d364:	ldrd	r4, [r5]
   1d368:	adds	r0, r0, r2
   1d36c:	adc	r1, r1, r3
   1d370:	mov	r3, r1
   1d374:	add	r1, sp, #920	; 0x398
   1d378:	mov	r2, r0
   1d37c:	ldrd	r0, [r1]
   1d380:	lsr	ip, sl, #14
   1d384:	lsr	lr, sl, #18
   1d388:	eor	r0, r0, r6
   1d38c:	mov	r6, r0
   1d390:	add	r0, sp, #5504	; 0x1580
   1d394:	eor	r1, r1, r7
   1d398:	add	r0, r0, #24
   1d39c:	mov	r7, r1
   1d3a0:	orr	r1, ip, fp, lsl #18
   1d3a4:	str	r1, [r0]
   1d3a8:	lsr	r0, fp, #14
   1d3ac:	str	r0, [sp, #112]	; 0x70
   1d3b0:	add	r0, sp, #5504	; 0x1580
   1d3b4:	add	r0, r0, #32
   1d3b8:	orr	r1, lr, fp, lsl #14
   1d3bc:	str	r1, [r0]
   1d3c0:	adds	r0, r2, r6
   1d3c4:	adc	r1, r3, r7
   1d3c8:	mov	r2, sl
   1d3cc:	strd	r0, [sp, #88]	; 0x58
   1d3d0:	ldr	r0, [sp, #112]	; 0x70
   1d3d4:	lsr	lr, fp, #18
   1d3d8:	orr	r7, r0, r2, lsl #18
   1d3dc:	mov	r3, fp
   1d3e0:	lsl	r6, fp, #23
   1d3e4:	add	r0, sp, #5504	; 0x1580
   1d3e8:	ldrd	sl, [sp, #144]	; 0x90
   1d3ec:	add	r0, r0, #28
   1d3f0:	str	r7, [r0]
   1d3f4:	lsr	ip, sl, #28
   1d3f8:	add	r0, sp, #5504	; 0x1580
   1d3fc:	mov	sl, r2
   1d400:	add	r0, r0, #44	; 0x2c
   1d404:	lsl	r1, fp, #30
   1d408:	mov	fp, r3
   1d40c:	orr	r3, lr, r2, lsl #14
   1d410:	orr	lr, r6, sl, lsr #9
   1d414:	str	lr, [r0]
   1d418:	mov	r6, sl
   1d41c:	lsl	lr, sl, #23
   1d420:	mov	r7, fp
   1d424:	ldrd	sl, [sp, #144]	; 0x90
   1d428:	add	r0, sp, #5504	; 0x1580
   1d42c:	add	r2, sp, #5504	; 0x1580
   1d430:	add	r0, r0, #48	; 0x30
   1d434:	orr	ip, ip, fp, lsl #4
   1d438:	add	r2, r2, #36	; 0x24
   1d43c:	str	ip, [r0]
   1d440:	add	r0, sp, #5504	; 0x1580
   1d444:	str	r3, [r2]
   1d448:	add	r0, r0, #60	; 0x3c
   1d44c:	ldrd	r2, [sp, #192]	; 0xc0
   1d450:	orr	r1, r1, sl, lsr #2
   1d454:	str	r1, [r0]
   1d458:	lsr	r0, fp, #28
   1d45c:	eor	r2, r2, r8
   1d460:	eor	r3, r3, r9
   1d464:	str	r0, [sp, #144]	; 0x90
   1d468:	ldrd	r0, [sp, #88]	; 0x58
   1d46c:	and	r6, r6, r2
   1d470:	and	r7, r7, r3
   1d474:	mov	r2, r6
   1d478:	mov	r3, r7
   1d47c:	mov	r6, sl
   1d480:	mov	r7, fp
   1d484:	lsl	ip, sl, #30
   1d488:	ldrd	sl, [sp, #128]	; 0x80
   1d48c:	adds	r0, r0, r4
   1d490:	adc	r1, r1, r5
   1d494:	mov	r5, r1
   1d498:	lsr	r1, sl, #7
   1d49c:	str	lr, [sp, #112]	; 0x70
   1d4a0:	str	r1, [sp, #928]	; 0x3a0
   1d4a4:	ldr	r1, [sp, #204]	; 0xcc
   1d4a8:	mov	r4, r0
   1d4ac:	ldr	lr, [sp, #112]	; 0x70
   1d4b0:	add	r0, sp, #5504	; 0x1580
   1d4b4:	add	r0, r0, #40	; 0x28
   1d4b8:	orr	r1, lr, r1, lsr #9
   1d4bc:	str	r1, [r0]
   1d4c0:	ldr	r0, [sp, #144]	; 0x90
   1d4c4:	lsl	lr, r7, #25
   1d4c8:	orr	r1, r0, r6, lsl #4
   1d4cc:	add	r0, sp, #5504	; 0x1580
   1d4d0:	add	r0, r0, #52	; 0x34
   1d4d4:	str	r1, [r0]
   1d4d8:	orr	r1, ip, r7, lsr #2
   1d4dc:	add	ip, sp, #5504	; 0x1580
   1d4e0:	add	ip, ip, #56	; 0x38
   1d4e4:	str	r1, [ip]
   1d4e8:	add	ip, sp, #5568	; 0x15c0
   1d4ec:	add	ip, ip, #4
   1d4f0:	orr	r1, lr, r6, lsr #7
   1d4f4:	lsr	r0, sl, #1
   1d4f8:	str	r1, [ip]
   1d4fc:	ldrd	sl, [sp, #16]
   1d500:	lsl	r1, r6, #25
   1d504:	strd	r6, [sp, #144]	; 0x90
   1d508:	str	r1, [sp, #112]	; 0x70
   1d50c:	eor	r7, r3, r9
   1d510:	add	r1, sp, #5504	; 0x1580
   1d514:	add	r3, sp, #5504	; 0x1580
   1d518:	add	r1, r1, #32
   1d51c:	add	r3, r3, #24
   1d520:	adds	sl, sl, r4
   1d524:	adc	fp, fp, r5
   1d528:	eor	r6, r2, r8
   1d52c:	ldrd	r4, [r1]
   1d530:	ldrd	r2, [r3]
   1d534:	strd	r6, [sp, #16]
   1d538:	ldr	ip, [sp, #928]	; 0x3a0
   1d53c:	eor	r2, r2, r4
   1d540:	eor	r3, r3, r5
   1d544:	mov	r6, r2
   1d548:	mov	r7, r3
   1d54c:	ldrd	r2, [sp, #128]	; 0x80
   1d550:	ldrd	r4, [sp, #64]	; 0x40
   1d554:	add	lr, sp, #5504	; 0x1580
   1d558:	orr	r1, r0, r3, lsl #31
   1d55c:	add	r0, sp, #5568	; 0x15c0
   1d560:	add	r0, r0, #8
   1d564:	str	r1, [r0]
   1d568:	lsr	r0, r2, #8
   1d56c:	orr	r1, r0, r3, lsl #24
   1d570:	add	r0, sp, #5568	; 0x15c0
   1d574:	add	r0, r0, #16
   1d578:	str	r1, [r0]
   1d57c:	ldrd	r0, [sp, #144]	; 0x90
   1d580:	orr	ip, ip, r3, lsl #25
   1d584:	str	ip, [sp, #928]	; 0x3a0
   1d588:	orr	r4, r4, r0
   1d58c:	ldr	r0, [sp, #112]	; 0x70
   1d590:	orr	r5, r5, r1
   1d594:	orr	r1, r0, r1, lsr #7
   1d598:	add	r0, sp, #5568	; 0x15c0
   1d59c:	lsr	ip, r3, #1
   1d5a0:	ldrd	r2, [sp, #16]
   1d5a4:	str	r1, [r0]
   1d5a8:	add	r1, sp, #5504	; 0x1580
   1d5ac:	add	r1, r1, #40	; 0x28
   1d5b0:	adds	r2, r2, sl
   1d5b4:	adc	r3, r3, fp
   1d5b8:	ldrd	sl, [r1]
   1d5bc:	add	r1, sp, #5504	; 0x1580
   1d5c0:	add	lr, lr, #56	; 0x38
   1d5c4:	add	r1, r1, #48	; 0x30
   1d5c8:	eor	sl, sl, r6
   1d5cc:	eor	fp, fp, r7
   1d5d0:	mov	r6, sl
   1d5d4:	mov	r7, fp
   1d5d8:	ldrd	r0, [r1]
   1d5dc:	ldrd	sl, [lr]
   1d5e0:	add	lr, sp, #5568	; 0x15c0
   1d5e4:	add	lr, lr, #12
   1d5e8:	eor	r0, r0, sl
   1d5ec:	eor	r1, r1, fp
   1d5f0:	ldrd	sl, [sp, #8]
   1d5f4:	and	sl, sl, r4
   1d5f8:	and	fp, fp, r5
   1d5fc:	mov	r4, sl
   1d600:	mov	r5, fp
   1d604:	ldrd	sl, [sp, #128]	; 0x80
   1d608:	orr	ip, ip, sl, lsl #31
   1d60c:	str	ip, [lr]
   1d610:	add	lr, sp, #5568	; 0x15c0
   1d614:	lsr	ip, fp, #8
   1d618:	add	lr, lr, #20
   1d61c:	orr	ip, ip, sl, lsl #24
   1d620:	str	ip, [lr]
   1d624:	lsr	lr, fp, #7
   1d628:	str	lr, [sp, #932]	; 0x3a4
   1d62c:	ldr	lr, [sp, #120]	; 0x78
   1d630:	adds	sl, r2, r6
   1d634:	adc	fp, r3, r7
   1d638:	lsr	lr, lr, #6
   1d63c:	ldr	ip, [sp, #120]	; 0x78
   1d640:	str	lr, [sp, #936]	; 0x3a8
   1d644:	strd	sl, [sp, #16]
   1d648:	ldrd	sl, [sp, #64]	; 0x40
   1d64c:	ldrd	r6, [sp, #144]	; 0x90
   1d650:	add	r3, sp, #5568	; 0x15c0
   1d654:	add	r2, sp, #5568	; 0x15c0
   1d658:	and	sl, sl, r6
   1d65c:	and	fp, fp, r7
   1d660:	mov	r6, sl
   1d664:	mov	r7, fp
   1d668:	orr	r4, r4, r6
   1d66c:	orr	r5, r5, r7
   1d670:	ldrd	r6, [sp, #120]	; 0x78
   1d674:	lsr	ip, ip, #19
   1d678:	add	r2, r2, #24
   1d67c:	ldrd	sl, [r3]
   1d680:	orr	r3, ip, r7, lsl #13
   1d684:	str	r3, [r2]
   1d688:	add	r2, sp, #5568	; 0x15c0
   1d68c:	lsl	lr, r7, #3
   1d690:	add	r2, r2, #36	; 0x24
   1d694:	orr	r3, lr, r6, lsr #29
   1d698:	str	r3, [r2]
   1d69c:	ldr	r3, [sp, #936]	; 0x3a8
   1d6a0:	eor	sl, sl, r0
   1d6a4:	orr	r3, r3, r7, lsl #26
   1d6a8:	eor	fp, fp, r1
   1d6ac:	mov	r0, sl
   1d6b0:	mov	r1, fp
   1d6b4:	str	r3, [sp, #936]	; 0x3a8
   1d6b8:	ldrd	sl, [sp, #160]	; 0xa0
   1d6bc:	ldrd	r2, [sp, #16]
   1d6c0:	lsr	lr, r7, #19
   1d6c4:	lsl	ip, r6, #3
   1d6c8:	adds	r2, r2, sl
   1d6cc:	adc	r3, r3, fp
   1d6d0:	mov	fp, r3
   1d6d4:	add	r3, sp, #5568	; 0x15c0
   1d6d8:	add	r3, r3, #8
   1d6dc:	adds	r4, r4, r0
   1d6e0:	adc	r5, r5, r1
   1d6e4:	ldrd	r0, [r3]
   1d6e8:	add	r3, sp, #5568	; 0x15c0
   1d6ec:	add	r3, r3, #16
   1d6f0:	mov	sl, r2
   1d6f4:	ldrd	r2, [r3]
   1d6f8:	eor	r0, r0, r2
   1d6fc:	add	r2, sp, #5568	; 0x15c0
   1d700:	add	r2, r2, #28
   1d704:	eor	r1, r1, r3
   1d708:	orr	r3, lr, r6, lsl #13
   1d70c:	str	r3, [r2]
   1d710:	add	r2, sp, #5568	; 0x15c0
   1d714:	add	r2, r2, #32
   1d718:	orr	r3, ip, r7, lsr #29
   1d71c:	str	r3, [r2]
   1d720:	add	r3, sp, #928	; 0x3a0
   1d724:	add	ip, sp, #5568	; 0x15c0
   1d728:	ldrd	r2, [r3]
   1d72c:	add	ip, ip, #32
   1d730:	eor	r3, r3, r1
   1d734:	mov	r1, r3
   1d738:	eor	r2, r2, r0
   1d73c:	lsr	r3, r7, #6
   1d740:	mov	r0, r2
   1d744:	str	r3, [sp, #940]	; 0x3ac
   1d748:	ldrd	r2, [sp, #16]
   1d74c:	adds	r2, r2, r4
   1d750:	adc	r3, r3, r5
   1d754:	mov	r7, r3
   1d758:	add	r3, sp, #5568	; 0x15c0
   1d75c:	add	r3, r3, #24
   1d760:	ldrd	r4, [ip]
   1d764:	mov	r6, r2
   1d768:	ldrd	r2, [r3]
   1d76c:	add	ip, sp, #936	; 0x3a8
   1d770:	strd	r6, [sp, #16]
   1d774:	eor	r2, r2, r4
   1d778:	eor	r3, r3, r5
   1d77c:	ldrd	r4, [sp, #176]	; 0xb0
   1d780:	mov	r6, r2
   1d784:	lsr	r2, sl, #14
   1d788:	adds	r4, r4, r0
   1d78c:	adc	r5, r5, r1
   1d790:	mov	r0, r4
   1d794:	mov	r1, r5
   1d798:	ldrd	r4, [ip]
   1d79c:	mov	r7, r3
   1d7a0:	orr	ip, r2, fp, lsl #18
   1d7a4:	add	r2, sp, #5568	; 0x15c0
   1d7a8:	eor	r4, r4, r6
   1d7ac:	eor	r5, r5, r7
   1d7b0:	add	r2, r2, #40	; 0x28
   1d7b4:	mov	r6, r4
   1d7b8:	mov	r7, r5
   1d7bc:	ldrd	r4, [sp, #32]
   1d7c0:	str	ip, [r2]
   1d7c4:	lsr	r2, fp, #14
   1d7c8:	orr	lr, r2, sl, lsl #18
   1d7cc:	add	r2, sp, #5568	; 0x15c0
   1d7d0:	adds	r4, r4, r0
   1d7d4:	add	ip, sp, #5568	; 0x15c0
   1d7d8:	add	r2, r2, #44	; 0x2c
   1d7dc:	adc	r5, r5, r1
   1d7e0:	lsr	r3, sl, #18
   1d7e4:	adds	r4, r4, r6
   1d7e8:	add	ip, ip, #48	; 0x30
   1d7ec:	adc	r5, r5, r7
   1d7f0:	str	lr, [r2]
   1d7f4:	ldrd	r6, [sp, #16]
   1d7f8:	orr	r3, r3, fp, lsl #14
   1d7fc:	add	r2, sp, #5568	; 0x15c0
   1d800:	str	r3, [ip]
   1d804:	add	r2, r2, #52	; 0x34
   1d808:	lsr	r3, fp, #18
   1d80c:	orr	r3, r3, sl, lsl #14
   1d810:	lsr	ip, r6, #28
   1d814:	lsl	r1, r7, #30
   1d818:	str	r3, [r2]
   1d81c:	ldrd	r6, [sp, #200]	; 0xc8
   1d820:	ldrd	r2, [sp, #192]	; 0xc0
   1d824:	lsl	r0, fp, #23
   1d828:	orr	lr, r0, sl, lsr #9
   1d82c:	add	r0, sp, #5568	; 0x15c0
   1d830:	eor	r2, r2, r6
   1d834:	eor	r3, r3, r7
   1d838:	add	r0, r0, #60	; 0x3c
   1d83c:	ldrd	r6, [sp, #16]
   1d840:	str	lr, [r0]
   1d844:	add	lr, sp, #5632	; 0x1600
   1d848:	orr	ip, ip, r7, lsl #4
   1d84c:	str	ip, [lr]
   1d850:	add	ip, sp, #5632	; 0x1600
   1d854:	add	ip, ip, #12
   1d858:	orr	r1, r1, r6, lsr #2
   1d85c:	str	r1, [ip]
   1d860:	mov	r6, r4
   1d864:	lsr	r1, r7, #28
   1d868:	strd	r4, [sp, #152]	; 0x98
   1d86c:	mov	r7, r5
   1d870:	add	r5, pc, #872	; 0x368
   1d874:	ldrd	r4, [r5]
   1d878:	lsl	r0, sl, #23
   1d87c:	ldr	ip, [sp, #16]
   1d880:	adds	r4, r4, r6
   1d884:	adc	r5, r5, r7
   1d888:	ldrd	r6, [sp, #48]	; 0x30
   1d88c:	lsl	ip, ip, #30
   1d890:	and	r2, r2, sl
   1d894:	lsr	lr, r6, #7
   1d898:	str	lr, [sp, #944]	; 0x3b0
   1d89c:	orr	lr, r0, fp, lsr #9
   1d8a0:	add	r0, sp, #5568	; 0x15c0
   1d8a4:	add	r0, r0, #56	; 0x38
   1d8a8:	str	lr, [r0]
   1d8ac:	ldr	r0, [sp, #16]
   1d8b0:	ldr	lr, [sp, #20]
   1d8b4:	and	r3, r3, fp
   1d8b8:	orr	r1, r1, r0, lsl #4
   1d8bc:	add	r0, sp, #5632	; 0x1600
   1d8c0:	add	r0, r0, #4
   1d8c4:	str	r1, [r0]
   1d8c8:	lsr	r0, r6, #1
   1d8cc:	ldrd	r6, [sp, #16]
   1d8d0:	lsl	lr, lr, #25
   1d8d4:	orr	r1, ip, r7, lsr #2
   1d8d8:	add	ip, sp, #5632	; 0x1600
   1d8dc:	add	ip, ip, #8
   1d8e0:	str	r1, [ip]
   1d8e4:	add	ip, sp, #5632	; 0x1600
   1d8e8:	add	ip, ip, #20
   1d8ec:	orr	r1, lr, r6, lsr #7
   1d8f0:	str	r1, [ip]
   1d8f4:	lsl	r1, r6, #25
   1d8f8:	adds	r6, r8, r4
   1d8fc:	adc	r7, r9, r5
   1d900:	ldrd	r4, [sp, #192]	; 0xc0
   1d904:	add	ip, sp, #5568	; 0x15c0
   1d908:	add	ip, ip, #40	; 0x28
   1d90c:	eor	r4, r4, r2
   1d910:	eor	r5, r5, r3
   1d914:	ldrd	r8, [ip]
   1d918:	mov	r2, r4
   1d91c:	mov	r3, r5
   1d920:	add	ip, sp, #5568	; 0x15c0
   1d924:	ldrd	r4, [sp, #48]	; 0x30
   1d928:	add	ip, ip, #48	; 0x30
   1d92c:	strd	r6, [sp, #112]	; 0x70
   1d930:	ldrd	r6, [ip]
   1d934:	orr	ip, r0, r5, lsl #31
   1d938:	add	r0, sp, #5632	; 0x1600
   1d93c:	add	r0, r0, #24
   1d940:	str	ip, [r0]
   1d944:	lsr	r0, r4, #8
   1d948:	orr	ip, r0, r5, lsl #24
   1d94c:	add	r0, sp, #5632	; 0x1600
   1d950:	eor	r8, r8, r6
   1d954:	eor	r9, r9, r7
   1d958:	add	r0, r0, #32
   1d95c:	mov	r6, r8
   1d960:	mov	r7, r9
   1d964:	ldrd	r8, [sp, #16]
   1d968:	str	ip, [r0]
   1d96c:	add	r0, sp, #5632	; 0x1600
   1d970:	add	r0, r0, #16
   1d974:	orr	r1, r1, r9, lsr #7
   1d978:	str	r1, [r0]
   1d97c:	ldrd	r0, [sp, #112]	; 0x70
   1d980:	ldr	lr, [sp, #52]	; 0x34
   1d984:	ldr	ip, [sp, #944]	; 0x3b0
   1d988:	adds	r0, r0, r2
   1d98c:	adc	r1, r1, r3
   1d990:	mov	r3, r1
   1d994:	add	r1, sp, #5568	; 0x15c0
   1d998:	add	r1, r1, #56	; 0x38
   1d99c:	mov	r2, r0
   1d9a0:	ldrd	r0, [r1]
   1d9a4:	orr	ip, ip, lr, lsl #25
   1d9a8:	ldrd	r4, [sp, #144]	; 0x90
   1d9ac:	str	ip, [sp, #944]	; 0x3b0
   1d9b0:	eor	r1, r1, r7
   1d9b4:	lsr	ip, lr, #1
   1d9b8:	add	lr, sp, #5632	; 0x1600
   1d9bc:	mov	r7, r1
   1d9c0:	add	lr, lr, #8
   1d9c4:	add	r1, sp, #5632	; 0x1600
   1d9c8:	eor	r0, r0, r6
   1d9cc:	orr	r4, r4, r8
   1d9d0:	orr	r5, r5, r9
   1d9d4:	mov	r6, r0
   1d9d8:	ldrd	r8, [lr]
   1d9dc:	ldrd	r0, [r1]
   1d9e0:	add	lr, sp, #5632	; 0x1600
   1d9e4:	add	lr, lr, #28
   1d9e8:	eor	r0, r0, r8
   1d9ec:	eor	r1, r1, r9
   1d9f0:	ldrd	r8, [sp, #64]	; 0x40
   1d9f4:	adds	r2, r2, r6
   1d9f8:	adc	r3, r3, r7
   1d9fc:	and	r8, r8, r4
   1da00:	and	r9, r9, r5
   1da04:	mov	r4, r8
   1da08:	mov	r5, r9
   1da0c:	ldrd	r8, [sp, #48]	; 0x30
   1da10:	orr	ip, ip, r8, lsl #31
   1da14:	str	ip, [lr]
   1da18:	add	lr, sp, #5632	; 0x1600
   1da1c:	lsr	ip, r9, #8
   1da20:	add	lr, lr, #36	; 0x24
   1da24:	orr	ip, ip, r8, lsl #24
   1da28:	str	ip, [lr]
   1da2c:	lsr	lr, r9, #7
   1da30:	str	lr, [sp, #948]	; 0x3b4
   1da34:	ldr	lr, [sp, #88]	; 0x58
   1da38:	ldrd	r6, [sp, #16]
   1da3c:	ldrd	r8, [sp, #144]	; 0x90
   1da40:	lsr	lr, lr, #6
   1da44:	str	lr, [sp, #952]	; 0x3b8
   1da48:	add	lr, sp, #5632	; 0x1600
   1da4c:	add	lr, lr, #16
   1da50:	and	r8, r8, r6
   1da54:	and	r9, r9, r7
   1da58:	mov	r6, r8
   1da5c:	mov	r7, r9
   1da60:	ldrd	r8, [lr]
   1da64:	ldr	ip, [sp, #88]	; 0x58
   1da68:	orr	r4, r4, r6
   1da6c:	eor	r8, r8, r0
   1da70:	eor	r9, r9, r1
   1da74:	mov	r0, r8
   1da78:	mov	r1, r9
   1da7c:	ldrd	r8, [sp, #88]	; 0x58
   1da80:	add	r6, sp, #5632	; 0x1600
   1da84:	add	r6, r6, #40	; 0x28
   1da88:	lsr	ip, ip, #19
   1da8c:	lsl	lr, r9, #3
   1da90:	orr	ip, ip, r9, lsl #13
   1da94:	str	ip, [r6]
   1da98:	orr	ip, lr, r8, lsr #29
   1da9c:	add	lr, sp, #5632	; 0x1600
   1daa0:	orr	r5, r5, r7
   1daa4:	add	lr, lr, #52	; 0x34
   1daa8:	ldr	r7, [sp, #952]	; 0x3b8
   1daac:	str	ip, [lr]
   1dab0:	orr	r7, r7, r9, lsl #26
   1dab4:	lsr	lr, r9, #19
   1dab8:	lsl	ip, r8, #3
   1dabc:	ldrd	r8, [sp, #8]
   1dac0:	str	r7, [sp, #952]	; 0x3b8
   1dac4:	adds	r8, r8, r2
   1dac8:	adc	r9, r9, r3
   1dacc:	adds	r6, r0, r4
   1dad0:	adc	r7, r1, r5
   1dad4:	add	r1, sp, #5632	; 0x1600
   1dad8:	add	r1, r1, #24
   1dadc:	strd	r6, [sp, #8]
   1dae0:	ldrd	r6, [r1]
   1dae4:	add	r1, sp, #5632	; 0x1600
   1dae8:	add	r1, r1, #32
   1daec:	ldrd	r4, [sp, #88]	; 0x58
   1daf0:	ldrd	r0, [r1]
   1daf4:	eor	r6, r6, r0
   1daf8:	add	r0, sp, #5632	; 0x1600
   1dafc:	add	r0, r0, #44	; 0x2c
   1db00:	eor	r7, r7, r1
   1db04:	orr	r1, lr, r4, lsl #13
   1db08:	str	r1, [r0]
   1db0c:	add	r0, sp, #5632	; 0x1600
   1db10:	add	r0, r0, #48	; 0x30
   1db14:	orr	r1, ip, r5, lsr #29
   1db18:	str	r1, [r0]
   1db1c:	add	r1, sp, #944	; 0x3b0
   1db20:	lsr	ip, r8, #14
   1db24:	ldrd	r0, [r1]
   1db28:	lsr	lr, r8, #18
   1db2c:	eor	r1, r1, r7
   1db30:	mov	r7, r1
   1db34:	eor	r0, r0, r6
   1db38:	lsr	r1, r5, #6
   1db3c:	mov	r6, r0
   1db40:	str	r1, [sp, #956]	; 0x3bc
   1db44:	ldrd	r0, [sp, #8]
   1db48:	adds	r0, r0, r2
   1db4c:	adc	r1, r1, r3
   1db50:	add	r3, sp, #5632	; 0x1600
   1db54:	add	r3, r3, #40	; 0x28
   1db58:	mov	r4, r0
   1db5c:	mov	r5, r1
   1db60:	ldrd	r0, [r3]
   1db64:	add	r3, sp, #5632	; 0x1600
   1db68:	add	r3, r3, #48	; 0x30
   1db6c:	strd	r4, [sp, #8]
   1db70:	ldrd	r2, [r3]
   1db74:	add	r5, pc, #108	; 0x6c
   1db78:	ldrd	r4, [r5]
   1db7c:	eor	r0, r0, r2
   1db80:	eor	r1, r1, r3
   1db84:	ldrd	r2, [sp, #128]	; 0x80
   1db88:	adds	r2, r2, r6
   1db8c:	adc	r3, r3, r7
   1db90:	mov	r7, r3
   1db94:	add	r3, sp, #952	; 0x3b8
   1db98:	mov	r6, r2
   1db9c:	ldrd	r2, [r3]
   1dba0:	eor	r2, r2, r0
   1dba4:	eor	r3, r3, r1
   1dba8:	ldrd	r0, [sp, #168]	; 0xa8
   1dbac:	strd	r2, [sp, #112]	; 0x70
   1dbb0:	add	r2, sp, #5632	; 0x1600
   1dbb4:	adds	r0, r0, r6
   1dbb8:	adc	r1, r1, r7
   1dbbc:	add	r2, r2, #56	; 0x38
   1dbc0:	orr	r3, ip, r9, lsl #18
   1dbc4:	mov	r7, r1
   1dbc8:	add	r1, sp, #5696	; 0x1640
   1dbcc:	str	r3, [r2]
   1dbd0:	orr	r3, lr, r9, lsl #14
   1dbd4:	mov	r6, r0
   1dbd8:	str	r3, [r1]
   1dbdc:	b	1dbf0 <abort@plt+0xd710>
   1dbe0:	cmncs	r3, #40, 28	; 0x280
   1dbe4:	ldrshtls	pc, [lr], sl	; <UNPREDICTABLE>
   1dbe8:	cdple	13, 8, cr11, cr2, cr9, {7}
   1dbec:	ldrbge	r6, [r0], #-3307	; 0xfffff315
   1dbf0:	ldrd	r0, [sp, #112]	; 0x70
   1dbf4:	lsr	r2, r9, #14
   1dbf8:	orr	lr, r2, r8, lsl #18
   1dbfc:	add	r2, sp, #5632	; 0x1600
   1dc00:	adds	r0, r0, r6
   1dc04:	add	r2, r2, #60	; 0x3c
   1dc08:	adc	r1, r1, r7
   1dc0c:	mov	r6, r0
   1dc10:	lsl	r0, r9, #23
   1dc14:	mov	r7, r1
   1dc18:	ldr	r1, [sp, #8]
   1dc1c:	str	lr, [r2]
   1dc20:	orr	lr, r0, r8, lsr #9
   1dc24:	add	r0, sp, #5696	; 0x1640
   1dc28:	add	r0, r0, #12
   1dc2c:	str	lr, [r0]
   1dc30:	ldr	lr, [sp, #12]
   1dc34:	strd	r6, [sp, #160]	; 0xa0
   1dc38:	adds	r6, r6, r4
   1dc3c:	adc	r7, r7, r5
   1dc40:	lsr	ip, r1, #28
   1dc44:	orr	ip, ip, lr, lsl #4
   1dc48:	mov	r4, r6
   1dc4c:	mov	r5, r7
   1dc50:	add	lr, sp, #5696	; 0x1640
   1dc54:	ldrd	r6, [sp, #96]	; 0x60
   1dc58:	add	lr, lr, #16
   1dc5c:	ldr	r1, [sp, #12]
   1dc60:	str	ip, [lr]
   1dc64:	lsl	r0, r8, #23
   1dc68:	ldr	ip, [sp, #8]
   1dc6c:	lsr	lr, r6, #7
   1dc70:	str	lr, [sp, #960]	; 0x3c0
   1dc74:	orr	lr, r0, r9, lsr #9
   1dc78:	add	r0, sp, #5696	; 0x1640
   1dc7c:	add	r0, r0, #8
   1dc80:	lsl	r1, r1, #30
   1dc84:	orr	r1, r1, ip, lsr #2
   1dc88:	add	ip, sp, #5696	; 0x1640
   1dc8c:	str	lr, [r0]
   1dc90:	add	ip, ip, #28
   1dc94:	ldr	lr, [sp, #12]
   1dc98:	str	r1, [ip]
   1dc9c:	ldr	r1, [sp, #12]
   1dca0:	lsl	r0, lr, #25
   1dca4:	ldr	lr, [sp, #8]
   1dca8:	lsr	r1, r1, #28
   1dcac:	ldr	ip, [sp, #8]
   1dcb0:	orr	r1, r1, lr, lsl #4
   1dcb4:	add	lr, sp, #5696	; 0x1640
   1dcb8:	add	lr, lr, #20
   1dcbc:	str	r1, [lr]
   1dcc0:	lsr	r1, r6, #1
   1dcc4:	ldrd	r6, [sp, #8]
   1dcc8:	add	lr, sp, #5696	; 0x1640
   1dccc:	add	lr, lr, #24
   1dcd0:	lsl	ip, ip, #30
   1dcd4:	orr	ip, ip, r7, lsr #2
   1dcd8:	str	ip, [lr]
   1dcdc:	orr	ip, r0, r6, lsr #7
   1dce0:	add	r0, sp, #5696	; 0x1640
   1dce4:	add	r0, r0, #36	; 0x24
   1dce8:	add	r2, sp, #5696	; 0x1640
   1dcec:	str	ip, [r0]
   1dcf0:	lsl	ip, r6, #25
   1dcf4:	ldrd	r6, [sp, #192]	; 0xc0
   1dcf8:	lsr	r3, r9, #18
   1dcfc:	add	r2, r2, #4
   1dd00:	orr	r3, r3, r8, lsl #14
   1dd04:	str	r3, [r2]
   1dd08:	adds	r6, r6, r4
   1dd0c:	ldrd	r2, [sp, #200]	; 0xc8
   1dd10:	adc	r7, r7, r5
   1dd14:	mov	r4, r6
   1dd18:	mov	r5, r7
   1dd1c:	ldrd	r6, [sp, #200]	; 0xc8
   1dd20:	eor	r3, r3, fp
   1dd24:	and	r3, r3, r9
   1dd28:	eor	r2, r2, sl
   1dd2c:	and	r2, r2, r8
   1dd30:	eor	r7, r7, r3
   1dd34:	add	r3, sp, #5632	; 0x1600
   1dd38:	eor	r6, r6, r2
   1dd3c:	add	r0, sp, #5696	; 0x1640
   1dd40:	add	r3, r3, #56	; 0x38
   1dd44:	strd	r6, [sp, #112]	; 0x70
   1dd48:	ldrd	r2, [r3]
   1dd4c:	ldrd	r6, [r0]
   1dd50:	eor	r3, r3, r7
   1dd54:	mov	r7, r3
   1dd58:	eor	r2, r2, r6
   1dd5c:	ldr	r3, [sp, #100]	; 0x64
   1dd60:	mov	r6, r2
   1dd64:	add	r2, sp, #5696	; 0x1640
   1dd68:	add	r2, r2, #40	; 0x28
   1dd6c:	orr	r3, r1, r3, lsl #31
   1dd70:	str	r3, [r2]
   1dd74:	ldr	r3, [sp, #96]	; 0x60
   1dd78:	add	r2, sp, #5696	; 0x1640
   1dd7c:	add	r2, r2, #48	; 0x30
   1dd80:	lsr	r1, r3, #8
   1dd84:	ldr	r3, [sp, #100]	; 0x64
   1dd88:	orr	r3, r1, r3, lsl #24
   1dd8c:	str	r3, [r2]
   1dd90:	ldrd	r0, [sp, #16]
   1dd94:	ldrd	r2, [sp, #8]
   1dd98:	ldr	lr, [sp, #960]	; 0x3c0
   1dd9c:	orr	r0, r0, r2
   1dda0:	add	r2, sp, #5696	; 0x1640
   1dda4:	add	r2, r2, #32
   1dda8:	orr	r1, r1, r3
   1ddac:	orr	r3, ip, r3, lsr #7
   1ddb0:	str	r3, [r2]
   1ddb4:	ldrd	r2, [sp, #112]	; 0x70
   1ddb8:	strd	r0, [sp, #176]	; 0xb0
   1ddbc:	ldr	r1, [sp, #100]	; 0x64
   1ddc0:	adds	r2, r2, r4
   1ddc4:	adc	r3, r3, r5
   1ddc8:	orr	lr, lr, r1, lsl #25
   1ddcc:	strd	r2, [sp, #112]	; 0x70
   1ddd0:	add	r3, sp, #5696	; 0x1640
   1ddd4:	add	r3, r3, #8
   1ddd8:	lsr	ip, r1, #1
   1dddc:	ldrd	r2, [r3]
   1dde0:	add	r1, sp, #5696	; 0x1640
   1dde4:	add	r1, r1, #24
   1dde8:	eor	r3, r3, r7
   1ddec:	mov	r7, r3
   1ddf0:	add	r3, sp, #5696	; 0x1640
   1ddf4:	add	r3, r3, #16
   1ddf8:	eor	r2, r2, r6
   1ddfc:	ldrd	r4, [r1]
   1de00:	mov	r6, r2
   1de04:	ldrd	r2, [r3]
   1de08:	ldrd	r0, [sp, #176]	; 0xb0
   1de0c:	str	lr, [sp, #960]	; 0x3c0
   1de10:	eor	r2, r2, r4
   1de14:	eor	r3, r3, r5
   1de18:	ldrd	r4, [sp, #96]	; 0x60
   1de1c:	strd	r2, [sp, #128]	; 0x80
   1de20:	ldrd	r2, [sp, #144]	; 0x90
   1de24:	lsr	lr, r5, #7
   1de28:	str	lr, [sp, #964]	; 0x3c4
   1de2c:	and	r0, r0, r2
   1de30:	and	r1, r1, r3
   1de34:	mov	r2, r0
   1de38:	mov	r3, r1
   1de3c:	ldrd	r0, [sp, #128]	; 0x80
   1de40:	strd	r2, [sp, #192]	; 0xc0
   1de44:	add	r2, sp, #5696	; 0x1640
   1de48:	add	r2, r2, #44	; 0x2c
   1de4c:	orr	r3, ip, r4, lsl #31
   1de50:	str	r3, [r2]
   1de54:	add	r2, sp, #5696	; 0x1640
   1de58:	lsr	ip, r5, #8
   1de5c:	add	r2, r2, #52	; 0x34
   1de60:	orr	r3, ip, r4, lsl #24
   1de64:	str	r3, [r2]
   1de68:	ldrd	r2, [sp, #152]	; 0x98
   1de6c:	mov	r5, r3
   1de70:	lsr	r3, r2, #6
   1de74:	lsr	ip, r2, #19
   1de78:	mov	r4, r2
   1de7c:	str	r3, [sp, #968]	; 0x3c8
   1de80:	ldrd	r2, [sp, #112]	; 0x70
   1de84:	adds	r2, r2, r6
   1de88:	adc	r3, r3, r7
   1de8c:	ldrd	r6, [sp, #16]
   1de90:	strd	r2, [sp, #112]	; 0x70
   1de94:	ldrd	r2, [sp, #8]
   1de98:	and	r7, r7, r3
   1de9c:	add	r3, sp, #5696	; 0x1640
   1dea0:	add	r3, r3, #32
   1dea4:	and	r6, r6, r2
   1dea8:	ldrd	r2, [r3]
   1deac:	eor	r0, r0, r2
   1deb0:	eor	r1, r1, r3
   1deb4:	mov	r2, r0
   1deb8:	mov	r3, r1
   1debc:	lsl	r1, r5, #3
   1dec0:	strd	r2, [sp, #176]	; 0xb0
   1dec4:	ldrd	r2, [sp, #192]	; 0xc0
   1dec8:	orr	r2, r2, r6
   1decc:	mov	r6, r2
   1ded0:	add	r2, sp, #5696	; 0x1640
   1ded4:	orr	r3, r3, r7
   1ded8:	add	r2, r2, #56	; 0x38
   1dedc:	mov	r7, r3
   1dee0:	orr	r3, ip, r5, lsl #13
   1dee4:	str	r3, [r2]
   1dee8:	add	r2, sp, #5760	; 0x1680
   1deec:	add	r2, r2, #4
   1def0:	orr	r3, r1, r4, lsr #29
   1def4:	str	r3, [r2]
   1def8:	add	r3, sp, #5696	; 0x1640
   1defc:	add	r3, r3, #40	; 0x28
   1df00:	ldrd	r0, [r3]
   1df04:	add	r3, sp, #5696	; 0x1640
   1df08:	add	r3, r3, #48	; 0x30
   1df0c:	ldrd	r2, [r3]
   1df10:	eor	r1, r1, r3
   1df14:	ldr	r3, [sp, #968]	; 0x3c8
   1df18:	eor	r0, r0, r2
   1df1c:	orr	r3, r3, r5, lsl #26
   1df20:	str	r3, [sp, #968]	; 0x3c8
   1df24:	ldrd	r4, [sp, #64]	; 0x40
   1df28:	ldrd	r2, [sp, #112]	; 0x70
   1df2c:	adds	r2, r2, r4
   1df30:	adc	r3, r3, r5
   1df34:	mov	r4, r2
   1df38:	mov	r5, r3
   1df3c:	add	r3, sp, #960	; 0x3c0
   1df40:	strd	r4, [sp, #128]	; 0x80
   1df44:	ldrd	r4, [sp, #176]	; 0xb0
   1df48:	ldrd	r2, [r3]
   1df4c:	adds	r4, r4, r6
   1df50:	adc	r5, r5, r7
   1df54:	mov	r6, r4
   1df58:	mov	r7, r5
   1df5c:	ldrd	r4, [sp, #152]	; 0x98
   1df60:	eor	r2, r2, r0
   1df64:	mov	r0, r2
   1df68:	add	r2, sp, #5696	; 0x1640
   1df6c:	lsr	lr, r5, #19
   1df70:	eor	r3, r3, r1
   1df74:	add	r2, r2, #60	; 0x3c
   1df78:	mov	r1, r3
   1df7c:	orr	r3, lr, r4, lsl #13
   1df80:	str	r3, [r2]
   1df84:	lsl	ip, r4, #3
   1df88:	add	r2, sp, #5760	; 0x1680
   1df8c:	orr	r3, ip, r5, lsr #29
   1df90:	str	r3, [r2]
   1df94:	lsr	r3, r5, #6
   1df98:	str	r3, [sp, #972]	; 0x3cc
   1df9c:	ldrd	r2, [sp, #112]	; 0x70
   1dfa0:	add	ip, sp, #5760	; 0x1680
   1dfa4:	adds	r2, r2, r6
   1dfa8:	adc	r3, r3, r7
   1dfac:	mov	r4, r2
   1dfb0:	mov	r5, r3
   1dfb4:	ldrd	r2, [sp, #48]	; 0x30
   1dfb8:	ldrd	r6, [ip]
   1dfbc:	strd	r4, [sp, #64]	; 0x40
   1dfc0:	adds	r2, r2, r0
   1dfc4:	adc	r3, r3, r1
   1dfc8:	add	r1, sp, #5696	; 0x1640
   1dfcc:	add	r1, r1, #56	; 0x38
   1dfd0:	ldrd	r0, [r1]
   1dfd4:	eor	r0, r0, r6
   1dfd8:	eor	r1, r1, r7
   1dfdc:	ldrd	r6, [sp, #128]	; 0x80
   1dfe0:	mov	r4, r0
   1dfe4:	mov	r5, r1
   1dfe8:	lsr	r0, r6, #14
   1dfec:	lsr	r1, r6, #18
   1dff0:	ldrd	r6, [sp, #80]	; 0x50
   1dff4:	adds	r6, r6, r2
   1dff8:	adc	r7, r7, r3
   1dffc:	add	r3, sp, #968	; 0x3c8
   1e000:	strd	r6, [sp, #48]	; 0x30
   1e004:	ldrd	r6, [r3]
   1e008:	mov	r2, r4
   1e00c:	mov	r3, r5
   1e010:	eor	r2, r2, r6
   1e014:	eor	r3, r3, r7
   1e018:	mov	r6, r2
   1e01c:	mov	r7, r3
   1e020:	ldrd	r2, [sp, #128]	; 0x80
   1e024:	orr	ip, r0, r3, lsl #18
   1e028:	add	r0, sp, #5760	; 0x1680
   1e02c:	add	r0, r0, #8
   1e030:	str	ip, [r0]
   1e034:	lsr	r0, r3, #14
   1e038:	str	r0, [sp, #112]	; 0x70
   1e03c:	add	r0, sp, #5760	; 0x1680
   1e040:	add	r0, r0, #16
   1e044:	orr	r1, r1, r3, lsl #14
   1e048:	str	r1, [r0]
   1e04c:	ldrd	r0, [sp, #48]	; 0x30
   1e050:	lsr	lr, r3, #18
   1e054:	adds	r0, r0, r6
   1e058:	mov	r4, r0
   1e05c:	ldr	r0, [sp, #112]	; 0x70
   1e060:	adc	r1, r1, r7
   1e064:	lsl	r6, r3, #23
   1e068:	orr	r7, r0, r2, lsl #18
   1e06c:	orr	r3, lr, r2, lsl #14
   1e070:	add	r2, sp, #5760	; 0x1680
   1e074:	add	r2, r2, #20
   1e078:	mov	r5, r1
   1e07c:	add	r0, sp, #5760	; 0x1680
   1e080:	ldr	r1, [sp, #64]	; 0x40
   1e084:	str	r3, [r2]
   1e088:	add	r0, r0, #12
   1e08c:	eor	r2, sl, r8
   1e090:	eor	r3, fp, r9
   1e094:	lsr	ip, r1, #28
   1e098:	str	r7, [r0]
   1e09c:	ldr	r1, [sp, #68]	; 0x44
   1e0a0:	strd	r2, [sp, #48]	; 0x30
   1e0a4:	ldr	r3, [sp, #128]	; 0x80
   1e0a8:	add	r2, sp, #5760	; 0x1680
   1e0ac:	add	r2, r2, #28
   1e0b0:	orr	r3, r6, r3, lsr #9
   1e0b4:	str	r3, [r2]
   1e0b8:	ldr	r3, [sp, #68]	; 0x44
   1e0bc:	add	r2, sp, #5760	; 0x1680
   1e0c0:	add	r2, r2, #32
   1e0c4:	orr	r3, ip, r3, lsl #4
   1e0c8:	str	r3, [r2]
   1e0cc:	ldr	r3, [sp, #64]	; 0x40
   1e0d0:	add	r2, sp, #5760	; 0x1680
   1e0d4:	lsl	r1, r1, #30
   1e0d8:	add	r2, r2, #44	; 0x2c
   1e0dc:	orr	r3, r1, r3, lsr #2
   1e0e0:	str	r3, [r2]
   1e0e4:	ldr	r3, [sp, #68]	; 0x44
   1e0e8:	ldr	lr, [sp, #24]
   1e0ec:	mov	r2, r4
   1e0f0:	lsr	r1, r3, #28
   1e0f4:	strd	r4, [sp, #176]	; 0xb0
   1e0f8:	mov	r3, r5
   1e0fc:	add	r5, pc, #844	; 0x34c
   1e100:	ldrd	r4, [r5]
   1e104:	ldrd	r6, [sp, #128]	; 0x80
   1e108:	lsr	lr, lr, #7
   1e10c:	str	lr, [sp, #976]	; 0x3d0
   1e110:	ldr	lr, [sp, #132]	; 0x84
   1e114:	adds	r4, r4, r2
   1e118:	adc	r5, r5, r3
   1e11c:	lsl	r0, r6, #23
   1e120:	ldrd	r2, [sp, #48]	; 0x30
   1e124:	orr	lr, r0, lr, lsr #9
   1e128:	add	r0, sp, #5760	; 0x1680
   1e12c:	add	r0, r0, #24
   1e130:	and	r2, r2, r6
   1e134:	and	r3, r3, r7
   1e138:	ldrd	r6, [sp, #64]	; 0x40
   1e13c:	str	lr, [r0]
   1e140:	add	lr, sp, #5760	; 0x1680
   1e144:	add	lr, lr, #36	; 0x24
   1e148:	orr	r1, r1, r6, lsl #4
   1e14c:	str	r1, [lr]
   1e150:	ldr	r1, [sp, #24]
   1e154:	lsl	ip, r6, #30
   1e158:	lsl	r0, r7, #25
   1e15c:	lsr	lr, r1, #1
   1e160:	orr	r1, ip, r7, lsr #2
   1e164:	add	ip, sp, #5760	; 0x1680
   1e168:	add	ip, ip, #40	; 0x28
   1e16c:	str	r1, [ip]
   1e170:	orr	r1, r0, r6, lsr #7
   1e174:	add	r0, sp, #5760	; 0x1680
   1e178:	add	r0, r0, #52	; 0x34
   1e17c:	str	r1, [r0]
   1e180:	ldrd	r0, [sp, #200]	; 0xc8
   1e184:	lsl	ip, r6, #25
   1e188:	eor	r2, r2, sl
   1e18c:	adds	r0, r0, r4
   1e190:	adc	r1, r1, r5
   1e194:	add	r4, sp, #5760	; 0x1680
   1e198:	strd	r0, [sp, #48]	; 0x30
   1e19c:	add	r1, sp, #5760	; 0x1680
   1e1a0:	add	r4, r4, #16
   1e1a4:	add	r1, r1, #8
   1e1a8:	ldrd	r6, [r4]
   1e1ac:	ldrd	r0, [r1]
   1e1b0:	ldrd	r4, [sp, #24]
   1e1b4:	eor	r3, r3, fp
   1e1b8:	eor	r0, r0, r6
   1e1bc:	mov	r6, r0
   1e1c0:	add	r0, sp, #5760	; 0x1680
   1e1c4:	eor	r1, r1, r7
   1e1c8:	add	r0, r0, #56	; 0x38
   1e1cc:	mov	r7, r1
   1e1d0:	orr	r1, lr, r5, lsl #31
   1e1d4:	str	r1, [r0]
   1e1d8:	lsr	lr, r4, #8
   1e1dc:	add	r0, sp, #5824	; 0x16c0
   1e1e0:	orr	r1, lr, r5, lsl #24
   1e1e4:	str	r1, [r0]
   1e1e8:	ldrd	r4, [sp, #64]	; 0x40
   1e1ec:	ldrd	r0, [sp, #8]
   1e1f0:	ldr	lr, [sp, #28]
   1e1f4:	orr	r1, r1, r5
   1e1f8:	mov	r5, r1
   1e1fc:	ldr	r1, [sp, #976]	; 0x3d0
   1e200:	orr	r0, r0, r4
   1e204:	orr	r1, r1, lr, lsl #25
   1e208:	str	r1, [sp, #976]	; 0x3d0
   1e20c:	ldr	r1, [sp, #68]	; 0x44
   1e210:	mov	r4, r0
   1e214:	add	r0, sp, #5760	; 0x1680
   1e218:	add	r0, r0, #48	; 0x30
   1e21c:	orr	r1, ip, r1, lsr #7
   1e220:	str	r1, [r0]
   1e224:	ldrd	r0, [sp, #48]	; 0x30
   1e228:	lsr	ip, lr, #1
   1e22c:	adds	r0, r0, r2
   1e230:	adc	r1, r1, r3
   1e234:	add	r3, sp, #5760	; 0x1680
   1e238:	add	r3, r3, #24
   1e23c:	strd	r0, [sp, #48]	; 0x30
   1e240:	ldrd	r0, [r3]
   1e244:	add	r3, sp, #5760	; 0x1680
   1e248:	add	r3, r3, #32
   1e24c:	eor	r0, r0, r6
   1e250:	eor	r1, r1, r7
   1e254:	mov	r6, r0
   1e258:	mov	r7, r1
   1e25c:	ldrd	r0, [r3]
   1e260:	add	r3, sp, #5760	; 0x1680
   1e264:	add	r3, r3, #40	; 0x28
   1e268:	ldrd	r2, [r3]
   1e26c:	eor	r0, r0, r2
   1e270:	eor	r1, r1, r3
   1e274:	add	r2, sp, #5760	; 0x1680
   1e278:	strd	r0, [sp, #112]	; 0x70
   1e27c:	ldrd	r0, [sp, #16]
   1e280:	add	r2, r2, #60	; 0x3c
   1e284:	and	r0, r0, r4
   1e288:	and	r1, r1, r5
   1e28c:	mov	r4, r0
   1e290:	mov	r5, r1
   1e294:	ldrd	r0, [sp, #24]
   1e298:	orr	r3, ip, r0, lsl #31
   1e29c:	str	r3, [r2]
   1e2a0:	lsr	ip, r1, #8
   1e2a4:	add	r2, sp, #5824	; 0x16c0
   1e2a8:	orr	r3, ip, r0, lsl #24
   1e2ac:	add	r2, r2, #4
   1e2b0:	ldrd	r0, [sp, #160]	; 0xa0
   1e2b4:	str	r3, [r2]
   1e2b8:	lsr	r3, lr, #7
   1e2bc:	str	r3, [sp, #980]	; 0x3d4
   1e2c0:	lsr	r3, r0, #6
   1e2c4:	str	r3, [sp, #984]	; 0x3d8
   1e2c8:	ldrd	r2, [sp, #48]	; 0x30
   1e2cc:	lsr	ip, r0, #19
   1e2d0:	ldrd	r0, [sp, #8]
   1e2d4:	adds	r2, r2, r6
   1e2d8:	adc	r3, r3, r7
   1e2dc:	ldrd	r6, [sp, #64]	; 0x40
   1e2e0:	strd	r2, [sp, #48]	; 0x30
   1e2e4:	add	r3, sp, #5760	; 0x1680
   1e2e8:	add	r3, r3, #48	; 0x30
   1e2ec:	and	r0, r0, r6
   1e2f0:	and	r1, r1, r7
   1e2f4:	mov	r6, r0
   1e2f8:	mov	r7, r1
   1e2fc:	ldrd	r0, [r3]
   1e300:	ldrd	r2, [sp, #112]	; 0x70
   1e304:	orr	r4, r4, r6
   1e308:	orr	r5, r5, r7
   1e30c:	eor	r3, r3, r1
   1e310:	ldrd	r6, [sp, #160]	; 0xa0
   1e314:	mov	r1, r3
   1e318:	add	r3, sp, #5824	; 0x16c0
   1e31c:	add	r3, r3, #8
   1e320:	orr	ip, ip, r7, lsl #13
   1e324:	eor	r2, r2, r0
   1e328:	str	ip, [r3]
   1e32c:	mov	r0, r2
   1e330:	add	r3, sp, #5824	; 0x16c0
   1e334:	lsl	lr, r7, #3
   1e338:	add	r3, r3, #20
   1e33c:	strd	r0, [sp, #192]	; 0xc0
   1e340:	orr	r1, lr, r6, lsr #29
   1e344:	str	r1, [r3]
   1e348:	ldr	r1, [sp, #984]	; 0x3d8
   1e34c:	mov	r3, r7
   1e350:	orr	r1, r1, r7, lsl #26
   1e354:	lsr	lr, r7, #19
   1e358:	mov	r2, r6
   1e35c:	lsl	ip, r6, #3
   1e360:	str	r1, [sp, #984]	; 0x3d8
   1e364:	ldrd	r6, [sp, #144]	; 0x90
   1e368:	ldrd	r0, [sp, #48]	; 0x30
   1e36c:	adds	r0, r0, r6
   1e370:	adc	r1, r1, r7
   1e374:	mov	r6, r0
   1e378:	mov	r7, r1
   1e37c:	ldrd	r0, [sp, #192]	; 0xc0
   1e380:	strd	r6, [sp, #112]	; 0x70
   1e384:	adds	r0, r0, r4
   1e388:	adc	r1, r1, r5
   1e38c:	mov	r5, r3
   1e390:	strd	r0, [sp, #144]	; 0x90
   1e394:	add	r1, sp, #5760	; 0x1680
   1e398:	add	r1, r1, #56	; 0x38
   1e39c:	ldrd	r6, [r1]
   1e3a0:	add	r1, sp, #5824	; 0x16c0
   1e3a4:	ldrd	r0, [r1]
   1e3a8:	eor	r6, r6, r0
   1e3ac:	add	r0, sp, #5824	; 0x16c0
   1e3b0:	add	r0, r0, #12
   1e3b4:	eor	r7, r7, r1
   1e3b8:	orr	r1, lr, r2, lsl #13
   1e3bc:	str	r1, [r0]
   1e3c0:	orr	r1, ip, r3, lsr #29
   1e3c4:	add	r3, sp, #5824	; 0x16c0
   1e3c8:	add	r3, r3, #16
   1e3cc:	str	r1, [r3]
   1e3d0:	add	r3, sp, #976	; 0x3d0
   1e3d4:	ldrd	r0, [r3]
   1e3d8:	ldrd	r2, [sp, #48]	; 0x30
   1e3dc:	eor	r1, r1, r7
   1e3e0:	mov	r7, r1
   1e3e4:	eor	r0, r0, r6
   1e3e8:	lsr	r1, r5, #6
   1e3ec:	mov	r6, r0
   1e3f0:	str	r1, [sp, #988]	; 0x3dc
   1e3f4:	ldrd	r0, [sp, #144]	; 0x90
   1e3f8:	adds	r2, r2, r0
   1e3fc:	adc	r3, r3, r1
   1e400:	mov	r5, r3
   1e404:	add	r1, sp, #5824	; 0x16c0
   1e408:	add	r3, sp, #5824	; 0x16c0
   1e40c:	add	r3, r3, #8
   1e410:	add	r1, r1, #16
   1e414:	mov	r4, r2
   1e418:	ldrd	r0, [r1]
   1e41c:	ldrd	r2, [r3]
   1e420:	strd	r4, [sp, #48]	; 0x30
   1e424:	add	r5, pc, #44	; 0x2c
   1e428:	ldrd	r4, [r5]
   1e42c:	eor	r2, r2, r0
   1e430:	eor	r3, r3, r1
   1e434:	mov	r0, r2
   1e438:	mov	r1, r3
   1e43c:	ldrd	r2, [sp, #96]	; 0x60
   1e440:	adds	r2, r2, r6
   1e444:	adc	r3, r3, r7
   1e448:	mov	r7, r3
   1e44c:	b	1e460 <abort@plt+0xdf80>
   1e450:	sbclt	r7, r6, #344064	; 0x54000
   1e454:	mrclt	3, 7, sl, cr9, cr7, {7}
   1e458:	cmn	r2, #-1409286144	; 0xac000000
   1e45c:			; <UNDEFINED> instruction: 0xc67178f2
   1e460:	ldr	r3, [sp, #112]	; 0x70
   1e464:	mov	r6, r2
   1e468:	lsr	ip, r3, #14
   1e46c:	lsr	r2, r3, #18
   1e470:	add	r3, sp, #984	; 0x3d8
   1e474:	str	r2, [sp, #96]	; 0x60
   1e478:	ldrd	r2, [r3]
   1e47c:	eor	r2, r2, r0
   1e480:	eor	r3, r3, r1
   1e484:	mov	r0, r2
   1e488:	mov	r1, r3
   1e48c:	ldrd	r2, [sp, #40]	; 0x28
   1e490:	adds	r2, r2, r6
   1e494:	adc	r3, r3, r7
   1e498:	mov	r7, r3
   1e49c:	ldr	r3, [sp, #116]	; 0x74
   1e4a0:	mov	r6, r2
   1e4a4:	add	r2, sp, #5824	; 0x16c0
   1e4a8:	add	r2, r2, #24
   1e4ac:	orr	r3, ip, r3, lsl #18
   1e4b0:	str	r3, [r2]
   1e4b4:	ldr	r3, [sp, #116]	; 0x74
   1e4b8:	ldr	r2, [sp, #96]	; 0x60
   1e4bc:	lsr	lr, r3, #14
   1e4c0:	orr	r3, r2, r3, lsl #14
   1e4c4:	add	r2, sp, #5824	; 0x16c0
   1e4c8:	add	r2, r2, #32
   1e4cc:	str	r3, [r2]
   1e4d0:	ldr	r3, [sp, #116]	; 0x74
   1e4d4:	lsr	r2, r3, #18
   1e4d8:	str	r2, [sp, #144]	; 0x90
   1e4dc:	adds	r2, r6, r0
   1e4e0:	adc	r3, r7, r1
   1e4e4:	ldrd	r6, [sp, #112]	; 0x70
   1e4e8:	strd	r2, [sp, #96]	; 0x60
   1e4ec:	ldr	r3, [sp, #48]	; 0x30
   1e4f0:	lsl	r0, r7, #23
   1e4f4:	add	r2, sp, #5824	; 0x16c0
   1e4f8:	lsr	ip, r3, #28
   1e4fc:	ldr	r3, [sp, #52]	; 0x34
   1e500:	add	r2, r2, #28
   1e504:	lsl	r1, r3, #30
   1e508:	orr	r3, lr, r6, lsl #18
   1e50c:	orr	lr, r0, r6, lsr #9
   1e510:	add	r0, sp, #5824	; 0x16c0
   1e514:	add	r0, r0, #44	; 0x2c
   1e518:	str	r3, [r2]
   1e51c:	str	lr, [r0]
   1e520:	ldr	r2, [sp, #144]	; 0x90
   1e524:	lsl	lr, r6, #23
   1e528:	str	lr, [sp, #144]	; 0x90
   1e52c:	ldr	lr, [sp, #52]	; 0x34
   1e530:	orr	r3, r2, r6, lsl #14
   1e534:	add	r0, sp, #5824	; 0x16c0
   1e538:	add	r2, sp, #5824	; 0x16c0
   1e53c:	add	r2, r2, #36	; 0x24
   1e540:	add	r0, r0, #48	; 0x30
   1e544:	orr	ip, ip, lr, lsl #4
   1e548:	str	r3, [r2]
   1e54c:	str	ip, [r0]
   1e550:	ldrd	r2, [sp, #128]	; 0x80
   1e554:	ldr	ip, [sp, #48]	; 0x30
   1e558:	add	r0, sp, #5824	; 0x16c0
   1e55c:	add	r0, r0, #60	; 0x3c
   1e560:	orr	r1, r1, ip, lsr #2
   1e564:	str	r1, [r0]
   1e568:	lsr	r0, lr, #28
   1e56c:	str	r0, [sp, #192]	; 0xc0
   1e570:	ldrd	r0, [sp, #96]	; 0x60
   1e574:	eor	r2, r2, r8
   1e578:	eor	r3, r3, r9
   1e57c:	adds	r0, r0, r4
   1e580:	adc	r1, r1, r5
   1e584:	mov	r5, r1
   1e588:	ldr	r1, [sp, #116]	; 0x74
   1e58c:	mov	r4, r0
   1e590:	ldr	lr, [sp, #144]	; 0x90
   1e594:	add	r0, sp, #5824	; 0x16c0
   1e598:	and	r6, r6, r2
   1e59c:	and	r7, r7, r3
   1e5a0:	add	r0, r0, #40	; 0x28
   1e5a4:	orr	r1, lr, r1, lsr #9
   1e5a8:	mov	r2, r6
   1e5ac:	mov	r3, r7
   1e5b0:	ldrd	r6, [sp, #48]	; 0x30
   1e5b4:	str	r1, [r0]
   1e5b8:	ldr	r0, [sp, #192]	; 0xc0
   1e5bc:	lsl	ip, r6, #30
   1e5c0:	orr	r1, r0, r6, lsl #4
   1e5c4:	add	r0, sp, #5824	; 0x16c0
   1e5c8:	add	r0, r0, #52	; 0x34
   1e5cc:	str	r1, [r0]
   1e5d0:	ldr	r1, [sp, #56]	; 0x38
   1e5d4:	lsl	lr, r7, #25
   1e5d8:	adds	sl, sl, r4
   1e5dc:	lsr	r0, r1, #1
   1e5e0:	orr	r1, ip, r7, lsr #2
   1e5e4:	add	ip, sp, #5824	; 0x16c0
   1e5e8:	add	ip, ip, #56	; 0x38
   1e5ec:	str	r1, [ip]
   1e5f0:	add	ip, sp, #5888	; 0x1700
   1e5f4:	add	ip, ip, #4
   1e5f8:	orr	r1, lr, r6, lsr #7
   1e5fc:	str	r1, [ip]
   1e600:	add	r1, sp, #5824	; 0x16c0
   1e604:	add	r1, r1, #24
   1e608:	lsl	ip, r6, #25
   1e60c:	ldrd	r6, [r1]
   1e610:	add	r1, sp, #5824	; 0x16c0
   1e614:	add	r1, r1, #32
   1e618:	adc	fp, fp, r5
   1e61c:	ldrd	r4, [r1]
   1e620:	eor	r2, r2, r8
   1e624:	adds	r2, r2, sl
   1e628:	eor	r6, r6, r4
   1e62c:	eor	r7, r7, r5
   1e630:	ldrd	r4, [sp, #56]	; 0x38
   1e634:	eor	r3, r3, r9
   1e638:	adc	r3, r3, fp
   1e63c:	orr	r1, r0, r5, lsl #31
   1e640:	add	r0, sp, #5888	; 0x1700
   1e644:	add	r0, r0, #8
   1e648:	str	r1, [r0]
   1e64c:	lsr	r0, r4, #8
   1e650:	orr	r1, r0, r5, lsl #24
   1e654:	add	r0, sp, #5888	; 0x1700
   1e658:	add	r0, r0, #16
   1e65c:	str	r1, [r0]
   1e660:	lsr	r1, r4, #7
   1e664:	str	r1, [sp, #992]	; 0x3e0
   1e668:	ldrd	r4, [sp, #64]	; 0x40
   1e66c:	ldrd	r0, [sp, #48]	; 0x30
   1e670:	add	lr, sp, #5888	; 0x1700
   1e674:	add	lr, lr, #12
   1e678:	orr	r4, r4, r0
   1e67c:	add	r0, sp, #5888	; 0x1700
   1e680:	orr	r5, r5, r1
   1e684:	orr	r1, ip, r1, lsr #7
   1e688:	str	r1, [r0]
   1e68c:	ldr	r1, [sp, #60]	; 0x3c
   1e690:	lsr	ip, r1, #1
   1e694:	add	r1, sp, #5824	; 0x16c0
   1e698:	add	r1, r1, #40	; 0x28
   1e69c:	ldrd	sl, [r1]
   1e6a0:	add	r1, sp, #5824	; 0x16c0
   1e6a4:	add	r1, r1, #48	; 0x30
   1e6a8:	eor	sl, sl, r6
   1e6ac:	eor	fp, fp, r7
   1e6b0:	mov	r6, sl
   1e6b4:	mov	r7, fp
   1e6b8:	ldrd	sl, [r1]
   1e6bc:	add	r1, sp, #5824	; 0x16c0
   1e6c0:	add	r1, r1, #56	; 0x38
   1e6c4:	adds	r2, r2, r6
   1e6c8:	ldrd	r0, [r1]
   1e6cc:	adc	r3, r3, r7
   1e6d0:	eor	sl, sl, r0
   1e6d4:	eor	fp, fp, r1
   1e6d8:	mov	r0, sl
   1e6dc:	mov	r1, fp
   1e6e0:	ldrd	sl, [sp, #8]
   1e6e4:	and	sl, sl, r4
   1e6e8:	and	fp, fp, r5
   1e6ec:	mov	r4, sl
   1e6f0:	mov	r5, fp
   1e6f4:	ldrd	sl, [sp, #56]	; 0x38
   1e6f8:	orr	ip, ip, sl, lsl #31
   1e6fc:	str	ip, [lr]
   1e700:	add	lr, sp, #5888	; 0x1700
   1e704:	lsr	ip, fp, #8
   1e708:	add	lr, lr, #20
   1e70c:	orr	ip, ip, sl, lsl #24
   1e710:	str	ip, [lr]
   1e714:	ldr	ip, [sp, #992]	; 0x3e0
   1e718:	orr	ip, ip, fp, lsl #25
   1e71c:	str	ip, [sp, #992]	; 0x3e0
   1e720:	ldrd	sl, [sp, #176]	; 0xb0
   1e724:	ldrd	r6, [sp, #48]	; 0x30
   1e728:	lsr	lr, sl, #6
   1e72c:	lsr	ip, sl, #19
   1e730:	ldrd	sl, [sp, #64]	; 0x40
   1e734:	str	lr, [sp, #1000]	; 0x3e8
   1e738:	add	lr, sp, #5888	; 0x1700
   1e73c:	and	sl, sl, r6
   1e740:	and	fp, fp, r7
   1e744:	mov	r6, sl
   1e748:	mov	r7, fp
   1e74c:	ldrd	sl, [lr]
   1e750:	orr	r4, r4, r6
   1e754:	orr	r5, r5, r7
   1e758:	eor	sl, sl, r0
   1e75c:	eor	fp, fp, r1
   1e760:	mov	r0, sl
   1e764:	mov	r1, fp
   1e768:	ldrd	sl, [sp, #176]	; 0xb0
   1e76c:	ldr	r7, [sp, #1000]	; 0x3e8
   1e770:	add	r6, sp, #5888	; 0x1700
   1e774:	add	r6, r6, #24
   1e778:	orr	ip, ip, fp, lsl #13
   1e77c:	orr	r7, r7, fp, lsl #26
   1e780:	str	ip, [r6]
   1e784:	str	r7, [sp, #1000]	; 0x3e8
   1e788:	ldrd	r6, [sp, #16]
   1e78c:	lsl	lr, fp, #3
   1e790:	orr	ip, lr, sl, lsr #29
   1e794:	adds	r6, r6, r2
   1e798:	adc	r7, r7, r3
   1e79c:	adds	r4, r4, r0
   1e7a0:	strd	r6, [sp, #16]
   1e7a4:	adc	r5, r5, r1
   1e7a8:	add	r6, sp, #5888	; 0x1700
   1e7ac:	add	r1, sp, #5888	; 0x1700
   1e7b0:	add	r1, r1, #8
   1e7b4:	add	r6, r6, #16
   1e7b8:	ldrd	r0, [r1]
   1e7bc:	ldrd	r6, [r6]
   1e7c0:	add	lr, sp, #5888	; 0x1700
   1e7c4:	add	lr, lr, #36	; 0x24
   1e7c8:	eor	r0, r0, r6
   1e7cc:	str	ip, [lr]
   1e7d0:	add	r6, sp, #5888	; 0x1700
   1e7d4:	ldr	ip, [sp, #60]	; 0x3c
   1e7d8:	lsr	lr, fp, #19
   1e7dc:	add	r6, r6, #28
   1e7e0:	orr	lr, lr, sl, lsl #13
   1e7e4:	str	lr, [r6]
   1e7e8:	lsr	ip, ip, #7
   1e7ec:	add	lr, sp, #5888	; 0x1700
   1e7f0:	str	ip, [sp, #996]	; 0x3e4
   1e7f4:	add	lr, lr, #32
   1e7f8:	lsl	ip, sl, #3
   1e7fc:	orr	ip, ip, fp, lsr #29
   1e800:	str	ip, [lr]
   1e804:	add	ip, sp, #992	; 0x3e0
   1e808:	eor	r1, r1, r7
   1e80c:	ldrd	r6, [ip]
   1e810:	lsr	ip, fp, #6
   1e814:	str	ip, [sp, #1004]	; 0x3ec
   1e818:	eor	r6, r6, r0
   1e81c:	mov	r0, r6
   1e820:	eor	r7, r7, r1
   1e824:	adds	r6, r4, r2
   1e828:	mov	r1, r7
   1e82c:	adc	r7, r5, r3
   1e830:	ldrd	r4, [sp, #24]
   1e834:	add	r3, sp, #5888	; 0x1700
   1e838:	add	r3, r3, #24
   1e83c:	adds	r4, r4, r0
   1e840:	mov	sl, r6
   1e844:	mov	fp, r7
   1e848:	ldrd	r2, [r3]
   1e84c:	ldrd	r6, [lr]
   1e850:	adc	r5, r5, r1
   1e854:	mov	r0, r4
   1e858:	mov	r1, r5
   1e85c:	ldrd	r4, [sp, #16]
   1e860:	add	ip, sp, #1000	; 0x3e8
   1e864:	eor	r2, r2, r6
   1e868:	eor	r3, r3, r7
   1e86c:	mov	r6, r2
   1e870:	mov	r7, r3
   1e874:	lsr	r2, r4, #14
   1e878:	lsr	r3, r4, #18
   1e87c:	ldrd	r4, [ip]
   1e880:	eor	r4, r4, r6
   1e884:	eor	r5, r5, r7
   1e888:	mov	r6, r4
   1e88c:	mov	r7, r5
   1e890:	ldrd	r4, [sp, #104]	; 0x68
   1e894:	adds	r4, r4, r0
   1e898:	adc	r5, r5, r1
   1e89c:	mov	r0, r4
   1e8a0:	mov	r1, r5
   1e8a4:	ldrd	r4, [sp, #16]
   1e8a8:	adds	r4, r0, r6
   1e8ac:	orr	ip, r2, r5, lsl #18
   1e8b0:	add	r2, sp, #5888	; 0x1700
   1e8b4:	add	r2, r2, #40	; 0x28
   1e8b8:	str	ip, [r2]
   1e8bc:	add	ip, sp, #5888	; 0x1700
   1e8c0:	add	ip, ip, #48	; 0x30
   1e8c4:	orr	r3, r3, r5, lsl #14
   1e8c8:	lsr	r2, r5, #14
   1e8cc:	str	r3, [ip]
   1e8d0:	lsr	r3, r5, #18
   1e8d4:	adc	r5, r1, r7
   1e8d8:	ldrd	r6, [sp, #16]
   1e8dc:	add	r1, sp, #7168	; 0x1c00
   1e8e0:	add	r1, r1, #48	; 0x30
   1e8e4:	orr	lr, r2, r6, lsl #18
   1e8e8:	add	r2, sp, #5888	; 0x1700
   1e8ec:	add	r2, r2, #44	; 0x2c
   1e8f0:	str	lr, [r2]
   1e8f4:	add	r2, sp, #5888	; 0x1700
   1e8f8:	add	r2, r2, #52	; 0x34
   1e8fc:	orr	r3, r3, r6, lsl #14
   1e900:	strd	r4, [r1]
   1e904:	str	r3, [r2]
   1e908:	ldrd	r2, [sp, #128]	; 0x80
   1e90c:	ldrd	r4, [sp, #112]	; 0x70
   1e910:	lsl	r0, r7, #23
   1e914:	strd	r2, [sp, #24]
   1e918:	eor	r2, r2, r4
   1e91c:	eor	r3, r3, r5
   1e920:	orr	lr, r0, r6, lsr #9
   1e924:	strd	r2, [sp, #16]
   1e928:	add	r3, sp, #5888	; 0x1700
   1e92c:	add	r3, r3, #60	; 0x3c
   1e930:	lsr	ip, sl, #28
   1e934:	str	lr, [r3]
   1e938:	add	r3, sp, #5952	; 0x1740
   1e93c:	orr	ip, ip, fp, lsl #4
   1e940:	str	ip, [r3]
   1e944:	add	r3, sp, #5952	; 0x1740
   1e948:	lsl	r1, fp, #30
   1e94c:	add	r3, r3, #12
   1e950:	orr	r1, r1, sl, lsr #2
   1e954:	str	r1, [r3]
   1e958:	add	r3, sp, #7168	; 0x1c00
   1e95c:	add	r3, r3, #48	; 0x30
   1e960:	ldrd	r4, [r3]
   1e964:	add	r3, pc, #868	; 0x364
   1e968:	ldrd	r2, [r3]
   1e96c:	lsl	r0, r6, #23
   1e970:	lsr	r1, fp, #28
   1e974:	adds	r2, r2, r4
   1e978:	adc	r3, r3, r5
   1e97c:	mov	r4, r2
   1e980:	mov	r5, r3
   1e984:	lsl	ip, sl, #30
   1e988:	strd	r4, [sp, #128]	; 0x80
   1e98c:	ldrd	r4, [sp, #136]	; 0x88
   1e990:	orr	r1, r1, sl, lsl #4
   1e994:	ldrd	r2, [sp, #16]
   1e998:	lsr	lr, r4, #7
   1e99c:	str	lr, [sp, #1008]	; 0x3f0
   1e9a0:	orr	lr, r0, r7, lsr #9
   1e9a4:	add	r0, sp, #5888	; 0x1700
   1e9a8:	add	r0, r0, #56	; 0x38
   1e9ac:	str	lr, [r0]
   1e9b0:	add	r0, sp, #5952	; 0x1740
   1e9b4:	add	r0, r0, #4
   1e9b8:	str	r1, [r0]
   1e9bc:	orr	r1, ip, fp, lsr #2
   1e9c0:	add	ip, sp, #5952	; 0x1740
   1e9c4:	add	ip, ip, #8
   1e9c8:	lsr	r0, r4, #1
   1e9cc:	str	r1, [ip]
   1e9d0:	ldrd	r4, [sp, #24]
   1e9d4:	add	ip, sp, #5952	; 0x1740
   1e9d8:	and	r2, r2, r6
   1e9dc:	and	r3, r3, r7
   1e9e0:	lsl	lr, fp, #25
   1e9e4:	strd	r6, [sp, #16]
   1e9e8:	add	ip, ip, #20
   1e9ec:	ldrd	r6, [sp, #128]	; 0x80
   1e9f0:	orr	r1, lr, sl, lsr #7
   1e9f4:	str	r1, [ip]
   1e9f8:	strd	r4, [sp, #128]	; 0x80
   1e9fc:	add	ip, sp, #5888	; 0x1700
   1ea00:	eor	r5, r5, r3
   1ea04:	add	r3, sp, #5888	; 0x1700
   1ea08:	adds	r6, r6, r8
   1ea0c:	add	ip, ip, #48	; 0x30
   1ea10:	add	r3, r3, #40	; 0x28
   1ea14:	adc	r7, r7, r9
   1ea18:	mov	r8, r6
   1ea1c:	mov	r9, r7
   1ea20:	eor	r4, r4, r2
   1ea24:	ldrd	r6, [ip]
   1ea28:	ldrd	r2, [r3]
   1ea2c:	strd	r4, [sp, #24]
   1ea30:	lsl	r1, sl, #25
   1ea34:	eor	r2, r2, r6
   1ea38:	eor	r3, r3, r7
   1ea3c:	mov	r6, r2
   1ea40:	mov	r7, r3
   1ea44:	ldrd	r2, [sp, #136]	; 0x88
   1ea48:	add	lr, sp, #5952	; 0x1740
   1ea4c:	add	lr, lr, #8
   1ea50:	orr	ip, r0, r3, lsl #31
   1ea54:	add	r0, sp, #5952	; 0x1740
   1ea58:	add	r0, r0, #24
   1ea5c:	str	ip, [r0]
   1ea60:	lsr	r0, r2, #8
   1ea64:	add	r2, sp, #5952	; 0x1740
   1ea68:	add	r2, r2, #32
   1ea6c:	orr	r3, r0, r3, lsl #24
   1ea70:	str	r3, [r2]
   1ea74:	ldrd	r2, [sp, #48]	; 0x30
   1ea78:	orr	r2, r2, sl
   1ea7c:	orr	r3, r3, fp
   1ea80:	mov	r4, r2
   1ea84:	add	r2, sp, #5952	; 0x1740
   1ea88:	mov	r5, r3
   1ea8c:	add	r2, r2, #16
   1ea90:	orr	r3, r1, fp, lsr #7
   1ea94:	add	r1, sp, #5888	; 0x1700
   1ea98:	add	r1, r1, #56	; 0x38
   1ea9c:	str	r3, [r2]
   1eaa0:	ldr	r3, [sp, #140]	; 0x8c
   1eaa4:	ldrd	r0, [r1]
   1eaa8:	lsr	ip, r3, #1
   1eaac:	ldrd	r2, [sp, #24]
   1eab0:	eor	r1, r1, r7
   1eab4:	mov	r7, r1
   1eab8:	add	r1, sp, #5952	; 0x1740
   1eabc:	adds	r2, r2, r8
   1eac0:	eor	r0, r0, r6
   1eac4:	adc	r3, r3, r9
   1eac8:	mov	r6, r0
   1eacc:	ldrd	r0, [r1]
   1ead0:	ldrd	r8, [lr]
   1ead4:	add	lr, sp, #5952	; 0x1740
   1ead8:	add	lr, lr, #28
   1eadc:	eor	r0, r0, r8
   1eae0:	eor	r1, r1, r9
   1eae4:	ldrd	r8, [sp, #64]	; 0x40
   1eae8:	adds	r2, r2, r6
   1eaec:	adc	r3, r3, r7
   1eaf0:	and	r8, r8, r4
   1eaf4:	and	r9, r9, r5
   1eaf8:	mov	r4, r8
   1eafc:	mov	r5, r9
   1eb00:	ldrd	r8, [sp, #136]	; 0x88
   1eb04:	ldrd	r6, [sp, #48]	; 0x30
   1eb08:	strd	sl, [sp, #144]	; 0x90
   1eb0c:	orr	ip, ip, r8, lsl #31
   1eb10:	str	ip, [lr]
   1eb14:	add	lr, sp, #5952	; 0x1740
   1eb18:	lsr	ip, r9, #8
   1eb1c:	add	lr, lr, #36	; 0x24
   1eb20:	orr	ip, ip, r8, lsl #24
   1eb24:	str	ip, [lr]
   1eb28:	ldr	ip, [sp, #1008]	; 0x3f0
   1eb2c:	and	r6, r6, sl
   1eb30:	orr	ip, ip, r9, lsl #25
   1eb34:	ldrd	r8, [sp, #96]	; 0x60
   1eb38:	and	r7, r7, fp
   1eb3c:	str	ip, [sp, #1008]	; 0x3f0
   1eb40:	lsr	lr, r8, #6
   1eb44:	str	lr, [sp, #1016]	; 0x3f8
   1eb48:	add	lr, sp, #5952	; 0x1740
   1eb4c:	add	lr, lr, #16
   1eb50:	ldrd	sl, [lr]
   1eb54:	lsr	ip, r8, #19
   1eb58:	ldrd	r8, [sp, #8]
   1eb5c:	eor	sl, sl, r0
   1eb60:	eor	fp, fp, r1
   1eb64:	adds	r8, r8, r2
   1eb68:	orr	r4, r4, r6
   1eb6c:	mov	r0, sl
   1eb70:	mov	r1, fp
   1eb74:	ldrd	sl, [sp, #96]	; 0x60
   1eb78:	adc	r9, r9, r3
   1eb7c:	add	r6, sp, #5952	; 0x1740
   1eb80:	adds	r0, r0, r4
   1eb84:	add	r4, sp, #5952	; 0x1740
   1eb88:	add	r6, r6, #40	; 0x28
   1eb8c:	add	r4, r4, #24
   1eb90:	lsl	lr, fp, #3
   1eb94:	orr	ip, ip, fp, lsl #13
   1eb98:	str	ip, [r6]
   1eb9c:	orr	r5, r5, r7
   1eba0:	orr	ip, lr, sl, lsr #29
   1eba4:	ldr	r7, [sp, #1016]	; 0x3f8
   1eba8:	strd	r8, [sp, #8]
   1ebac:	add	lr, sp, #5952	; 0x1740
   1ebb0:	ldrd	r8, [r4]
   1ebb4:	add	r4, sp, #5952	; 0x1740
   1ebb8:	add	lr, lr, #52	; 0x34
   1ebbc:	add	r4, r4, #32
   1ebc0:	orr	r7, r7, fp, lsl #26
   1ebc4:	str	ip, [lr]
   1ebc8:	str	r7, [sp, #1016]	; 0x3f8
   1ebcc:	ldr	ip, [sp, #140]	; 0x8c
   1ebd0:	ldrd	r6, [r4]
   1ebd4:	add	r4, sp, #5952	; 0x1740
   1ebd8:	lsr	lr, fp, #19
   1ebdc:	add	r4, r4, #44	; 0x2c
   1ebe0:	orr	lr, lr, sl, lsl #13
   1ebe4:	str	lr, [r4]
   1ebe8:	lsr	ip, ip, #7
   1ebec:	add	lr, sp, #5952	; 0x1740
   1ebf0:	str	ip, [sp, #1012]	; 0x3f4
   1ebf4:	add	lr, lr, #48	; 0x30
   1ebf8:	lsl	ip, sl, #3
   1ebfc:	orr	ip, ip, fp, lsr #29
   1ec00:	str	ip, [lr]
   1ec04:	add	ip, sp, #1008	; 0x3f0
   1ec08:	eor	r8, r8, r6
   1ec0c:	eor	r9, r9, r7
   1ec10:	mov	r6, r8
   1ec14:	mov	r7, r9
   1ec18:	ldrd	r8, [ip]
   1ec1c:	adc	r1, r1, r5
   1ec20:	lsr	ip, fp, #6
   1ec24:	eor	r8, r8, r6
   1ec28:	mov	r6, r8
   1ec2c:	eor	r9, r9, r7
   1ec30:	adds	r8, r0, r2
   1ec34:	mov	r7, r9
   1ec38:	adc	r9, r1, r3
   1ec3c:	add	r3, sp, #5952	; 0x1740
   1ec40:	add	r3, r3, #40	; 0x28
   1ec44:	ldrd	r0, [lr]
   1ec48:	ldrd	r2, [r3]
   1ec4c:	ldrd	sl, [sp, #8]
   1ec50:	str	ip, [sp, #1020]	; 0x3fc
   1ec54:	add	ip, sp, #1016	; 0x3f8
   1ec58:	eor	r2, r2, r0
   1ec5c:	eor	r3, r3, r1
   1ec60:	mov	r4, r2
   1ec64:	mov	r5, r3
   1ec68:	lsr	r2, sl, #14
   1ec6c:	lsr	r3, sl, #18
   1ec70:	ldrd	sl, [ip]
   1ec74:	ldrd	r0, [sp, #56]	; 0x38
   1ec78:	eor	sl, sl, r4
   1ec7c:	eor	fp, fp, r5
   1ec80:	mov	r4, sl
   1ec84:	mov	r5, fp
   1ec88:	ldrd	sl, [sp, #120]	; 0x78
   1ec8c:	adds	r0, r0, r6
   1ec90:	adc	r1, r1, r7
   1ec94:	mov	r6, r0
   1ec98:	adds	sl, sl, r6
   1ec9c:	mov	r7, r1
   1eca0:	adc	fp, fp, r7
   1eca4:	mov	r6, sl
   1eca8:	mov	r7, fp
   1ecac:	ldrd	sl, [sp, #8]
   1ecb0:	adds	sl, r6, r4
   1ecb4:	lsr	r4, r8, #28
   1ecb8:	orr	ip, r2, fp, lsl #18
   1ecbc:	add	r2, sp, #5952	; 0x1740
   1ecc0:	add	r2, r2, #56	; 0x38
   1ecc4:	str	ip, [r2]
   1ecc8:	add	ip, sp, #6016	; 0x1780
   1eccc:	b	1ece0 <abort@plt+0xe800>
   1ecd0:	b	9b7348 <stderr@@GLIBC_2.4+0x983300>
   1ecd4:	bgt	9ee814 <stderr@@GLIBC_2.4+0x9ba7cc>
   1ecd8:	biccs	ip, r0, r7, lsl #4
   1ecdc:	orrle	fp, r6, r7, asr #17
   1ece0:	orr	r3, r3, fp, lsl #14
   1ece4:	str	r3, [ip]
   1ece8:	add	ip, sp, #7168	; 0x1c00
   1ecec:	lsr	r2, fp, #14
   1ecf0:	lsr	r3, fp, #18
   1ecf4:	add	ip, ip, #56	; 0x38
   1ecf8:	adc	fp, r7, r5
   1ecfc:	ldrd	r6, [sp, #112]	; 0x70
   1ed00:	strd	sl, [ip]
   1ed04:	ldrd	sl, [sp, #8]
   1ed08:	lsl	ip, r9, #30
   1ed0c:	orr	ip, ip, r8, lsr #2
   1ed10:	orr	r5, r2, sl, lsl #18
   1ed14:	add	r2, sp, #5952	; 0x1740
   1ed18:	add	r2, r2, #60	; 0x3c
   1ed1c:	orr	r3, r3, sl, lsl #14
   1ed20:	lsl	lr, fp, #23
   1ed24:	ldrd	sl, [sp, #16]
   1ed28:	str	r5, [r2]
   1ed2c:	add	r2, sp, #6016	; 0x1780
   1ed30:	add	r2, r2, #4
   1ed34:	eor	sl, sl, r6
   1ed38:	eor	fp, fp, r7
   1ed3c:	str	r3, [r2]
   1ed40:	mov	r2, sl
   1ed44:	mov	r3, fp
   1ed48:	ldrd	sl, [sp, #8]
   1ed4c:	add	r5, sp, #6016	; 0x1780
   1ed50:	add	r5, r5, #12
   1ed54:	orr	lr, lr, sl, lsr #9
   1ed58:	str	lr, [r5]
   1ed5c:	orr	r5, r4, r9, lsl #4
   1ed60:	add	r4, sp, #6016	; 0x1780
   1ed64:	add	r4, r4, #16
   1ed68:	str	r5, [r4]
   1ed6c:	add	r4, sp, #6016	; 0x1780
   1ed70:	add	r4, r4, #28
   1ed74:	str	ip, [r4]
   1ed78:	add	r4, sp, #7168	; 0x1c00
   1ed7c:	add	r4, r4, #56	; 0x38
   1ed80:	sub	r1, pc, #176	; 0xb0
   1ed84:	ldrd	r0, [r1]
   1ed88:	lsl	lr, sl, #23
   1ed8c:	ldrd	sl, [r4]
   1ed90:	lsr	ip, r9, #28
   1ed94:	orr	ip, ip, r8, lsl #4
   1ed98:	adds	sl, sl, r0
   1ed9c:	adc	fp, fp, r1
   1eda0:	mov	r0, sl
   1eda4:	mov	r1, fp
   1eda8:	ldrd	sl, [sp, #8]
   1edac:	strd	r8, [sp, #56]	; 0x38
   1edb0:	mov	r5, fp
   1edb4:	and	r5, r5, r3
   1edb8:	mov	r3, r5
   1edbc:	add	r5, sp, #6016	; 0x1780
   1edc0:	add	r5, r5, #8
   1edc4:	orr	lr, lr, fp, lsr #9
   1edc8:	str	lr, [r5]
   1edcc:	add	lr, sp, #6016	; 0x1780
   1edd0:	add	lr, lr, #20
   1edd4:	mov	r4, sl
   1edd8:	str	ip, [lr]
   1eddc:	ldr	ip, [sp, #72]	; 0x48
   1ede0:	and	r4, r4, r2
   1ede4:	mov	r2, r4
   1ede8:	lsl	r4, r8, #30
   1edec:	lsr	lr, ip, #1
   1edf0:	orr	ip, r4, r9, lsr #2
   1edf4:	add	r4, sp, #6016	; 0x1780
   1edf8:	add	r4, r4, #24
   1edfc:	str	ip, [r4]
   1ee00:	add	r4, sp, #6016	; 0x1780
   1ee04:	lsl	r5, r9, #25
   1ee08:	add	r4, r4, #36	; 0x24
   1ee0c:	orr	ip, r5, r8, lsr #7
   1ee10:	str	ip, [r4]
   1ee14:	ldrd	r4, [sp, #128]	; 0x80
   1ee18:	lsl	ip, r8, #25
   1ee1c:	orr	ip, ip, r9, lsr #7
   1ee20:	adds	r4, r4, r0
   1ee24:	mov	r0, r4
   1ee28:	mov	r4, r6
   1ee2c:	eor	r4, r4, r2
   1ee30:	mov	r2, r4
   1ee34:	add	r4, sp, #5952	; 0x1740
   1ee38:	add	r4, r4, #56	; 0x38
   1ee3c:	ldrd	sl, [r4]
   1ee40:	add	r4, sp, #6016	; 0x1780
   1ee44:	adc	r5, r5, r1
   1ee48:	mov	r1, r5
   1ee4c:	mov	r5, r7
   1ee50:	ldrd	r6, [r4]
   1ee54:	eor	r5, r5, r3
   1ee58:	mov	r3, r5
   1ee5c:	eor	sl, sl, r6
   1ee60:	ldrd	r4, [sp, #72]	; 0x48
   1ee64:	mov	r6, sl
   1ee68:	add	sl, sp, #6016	; 0x1780
   1ee6c:	add	sl, sl, #40	; 0x28
   1ee70:	orr	lr, lr, r5, lsl #31
   1ee74:	str	lr, [sl]
   1ee78:	add	sl, sp, #6016	; 0x1780
   1ee7c:	lsr	lr, r4, #8
   1ee80:	add	sl, sl, #48	; 0x30
   1ee84:	orr	lr, lr, r5, lsl #24
   1ee88:	str	lr, [sl]
   1ee8c:	adds	r2, r2, r0
   1ee90:	lsr	lr, r4, #7
   1ee94:	adc	r3, r3, r1
   1ee98:	str	lr, [sp, #1024]	; 0x400
   1ee9c:	add	r1, sp, #6016	; 0x1780
   1eea0:	add	lr, sp, #6016	; 0x1780
   1eea4:	add	lr, lr, #32
   1eea8:	add	r1, r1, #8
   1eeac:	eor	fp, fp, r7
   1eeb0:	mov	r7, fp
   1eeb4:	str	ip, [lr]
   1eeb8:	ldrd	sl, [sp, #144]	; 0x90
   1eebc:	ldr	ip, [sp, #76]	; 0x4c
   1eec0:	ldrd	r0, [r1]
   1eec4:	add	lr, sp, #6016	; 0x1780
   1eec8:	add	lr, lr, #24
   1eecc:	eor	r1, r1, r7
   1eed0:	mov	r7, r1
   1eed4:	add	r1, sp, #6016	; 0x1780
   1eed8:	add	r1, r1, #16
   1eedc:	eor	r0, r0, r6
   1eee0:	orr	r4, sl, r8
   1eee4:	orr	r5, fp, r9
   1eee8:	mov	r6, r0
   1eeec:	ldrd	r8, [lr]
   1eef0:	ldrd	r0, [r1]
   1eef4:	add	lr, sp, #6016	; 0x1780
   1eef8:	add	lr, lr, #44	; 0x2c
   1eefc:	eor	r0, r0, r8
   1ef00:	eor	r1, r1, r9
   1ef04:	ldrd	r8, [sp, #48]	; 0x30
   1ef08:	lsr	ip, ip, #1
   1ef0c:	adds	r2, r2, r6
   1ef10:	and	r8, r8, r4
   1ef14:	and	r9, r9, r5
   1ef18:	mov	r4, r8
   1ef1c:	mov	r5, r9
   1ef20:	ldrd	r8, [sp, #72]	; 0x48
   1ef24:	mov	r6, sl
   1ef28:	adc	r3, r3, r7
   1ef2c:	orr	ip, ip, r8, lsl #31
   1ef30:	str	ip, [lr]
   1ef34:	add	lr, sp, #6016	; 0x1780
   1ef38:	lsr	ip, r9, #8
   1ef3c:	add	lr, lr, #52	; 0x34
   1ef40:	orr	ip, ip, r8, lsl #24
   1ef44:	str	ip, [lr]
   1ef48:	ldr	ip, [sp, #1024]	; 0x400
   1ef4c:	add	lr, sp, #7168	; 0x1c00
   1ef50:	orr	ip, ip, r9, lsl #25
   1ef54:	ldrd	r8, [sp, #56]	; 0x38
   1ef58:	add	lr, lr, #48	; 0x30
   1ef5c:	str	ip, [sp, #1024]	; 0x400
   1ef60:	ldr	lr, [lr]
   1ef64:	and	r6, r6, r8
   1ef68:	add	ip, sp, #7168	; 0x1c00
   1ef6c:	orr	r4, r4, r6
   1ef70:	add	ip, ip, #48	; 0x30
   1ef74:	add	r6, sp, #7168	; 0x1c00
   1ef78:	mov	r7, fp
   1ef7c:	add	r6, r6, #52	; 0x34
   1ef80:	and	r7, r7, r9
   1ef84:	ldr	ip, [ip]
   1ef88:	lsr	lr, lr, #6
   1ef8c:	str	lr, [sp, #1032]	; 0x408
   1ef90:	orr	r5, r5, r7
   1ef94:	add	lr, sp, #6016	; 0x1780
   1ef98:	ldr	r7, [r6]
   1ef9c:	add	lr, lr, #32
   1efa0:	add	r6, sp, #6016	; 0x1780
   1efa4:	add	r6, r6, #56	; 0x38
   1efa8:	lsr	ip, ip, #19
   1efac:	ldrd	sl, [lr]
   1efb0:	orr	ip, ip, r7, lsl #13
   1efb4:	add	lr, sp, #7168	; 0x1c00
   1efb8:	str	ip, [r6]
   1efbc:	add	lr, lr, #52	; 0x34
   1efc0:	add	ip, sp, #7168	; 0x1c00
   1efc4:	add	ip, ip, #48	; 0x30
   1efc8:	ldr	lr, [lr]
   1efcc:	ldr	ip, [ip]
   1efd0:	add	r6, sp, #7168	; 0x1c00
   1efd4:	lsl	lr, lr, #3
   1efd8:	orr	ip, lr, ip, lsr #29
   1efdc:	add	r6, r6, #52	; 0x34
   1efe0:	add	lr, sp, #6080	; 0x17c0
   1efe4:	eor	fp, fp, r1
   1efe8:	add	lr, lr, #4
   1efec:	mov	r1, fp
   1eff0:	ldr	fp, [r6]
   1eff4:	str	ip, [lr]
   1eff8:	lsr	lr, r7, #19
   1effc:	ldr	r7, [sp, #1032]	; 0x408
   1f000:	eor	sl, sl, r0
   1f004:	orr	r7, r7, fp, lsl #26
   1f008:	str	r7, [sp, #1032]	; 0x408
   1f00c:	ldrd	r6, [sp, #64]	; 0x40
   1f010:	strd	r8, [sp, #128]	; 0x80
   1f014:	ldr	ip, [sp, #76]	; 0x4c
   1f018:	adds	r6, r6, r2
   1f01c:	adc	r7, r7, r3
   1f020:	adds	r0, sl, r4
   1f024:	add	r4, sp, #6016	; 0x1780
   1f028:	add	r4, r4, #40	; 0x28
   1f02c:	ldrd	sl, [r4]
   1f030:	add	r4, sp, #6016	; 0x1780
   1f034:	add	r4, r4, #48	; 0x30
   1f038:	mov	r9, r7
   1f03c:	mov	r8, r6
   1f040:	ldrd	r6, [r4]
   1f044:	add	r4, sp, #7168	; 0x1c00
   1f048:	add	r4, r4, #48	; 0x30
   1f04c:	adc	r1, r1, r5
   1f050:	ldr	r5, [r4]
   1f054:	add	r4, sp, #6016	; 0x1780
   1f058:	lsr	ip, ip, #7
   1f05c:	add	r4, r4, #60	; 0x3c
   1f060:	orr	lr, lr, r5, lsl #13
   1f064:	str	ip, [sp, #1028]	; 0x404
   1f068:	add	ip, sp, #7168	; 0x1c00
   1f06c:	str	lr, [r4]
   1f070:	add	ip, ip, #48	; 0x30
   1f074:	add	lr, sp, #7168	; 0x1c00
   1f078:	add	lr, lr, #52	; 0x34
   1f07c:	ldr	ip, [ip]
   1f080:	ldr	lr, [lr]
   1f084:	adds	r4, r0, r2
   1f088:	lsl	ip, ip, #3
   1f08c:	orr	ip, ip, lr, lsr #29
   1f090:	add	lr, sp, #6080	; 0x17c0
   1f094:	eor	sl, sl, r6
   1f098:	str	ip, [lr]
   1f09c:	add	ip, sp, #1024	; 0x400
   1f0a0:	eor	fp, fp, r7
   1f0a4:	adc	r5, r1, r3
   1f0a8:	mov	r6, sl
   1f0ac:	mov	r7, fp
   1f0b0:	add	r3, sp, #6016	; 0x1780
   1f0b4:	ldrd	sl, [ip]
   1f0b8:	add	ip, sp, #7168	; 0x1c00
   1f0bc:	add	r3, r3, #56	; 0x38
   1f0c0:	add	ip, ip, #52	; 0x34
   1f0c4:	ldrd	r0, [r3]
   1f0c8:	ldr	ip, [ip]
   1f0cc:	ldrd	r2, [lr]
   1f0d0:	eor	sl, sl, r6
   1f0d4:	lsr	ip, ip, #6
   1f0d8:	eor	r0, r0, r2
   1f0dc:	eor	r1, r1, r3
   1f0e0:	ldrd	r2, [sp, #136]	; 0x88
   1f0e4:	str	ip, [sp, #1036]	; 0x40c
   1f0e8:	add	ip, sp, #1024	; 0x400
   1f0ec:	add	ip, ip, #8
   1f0f0:	adds	r2, r2, sl
   1f0f4:	eor	fp, fp, r7
   1f0f8:	adc	r3, r3, fp
   1f0fc:	ldrd	sl, [ip]
   1f100:	strd	r4, [sp, #24]
   1f104:	mov	r4, r0
   1f108:	mov	r5, r1
   1f10c:	mov	r6, r2
   1f110:	eor	sl, sl, r4
   1f114:	lsr	r2, r8, #14
   1f118:	eor	fp, fp, r5
   1f11c:	orr	ip, r2, r9, lsl #18
   1f120:	mov	r4, sl
   1f124:	mov	r5, fp
   1f128:	add	r2, sp, #6080	; 0x17c0
   1f12c:	ldrd	sl, [sp, #88]	; 0x58
   1f130:	add	r2, r2, #8
   1f134:	mov	r7, r3
   1f138:	str	ip, [r2]
   1f13c:	adds	sl, sl, r6
   1f140:	add	ip, sp, #6080	; 0x17c0
   1f144:	adc	fp, fp, r7
   1f148:	lsr	r3, r8, #18
   1f14c:	add	ip, ip, #16
   1f150:	adds	sl, sl, r4
   1f154:	lsr	r2, r9, #14
   1f158:	orr	r3, r3, r9, lsl #14
   1f15c:	mov	r7, fp
   1f160:	str	r3, [ip]
   1f164:	adc	fp, r7, r5
   1f168:	add	ip, sp, #7232	; 0x1c40
   1f16c:	orr	r5, r2, r8, lsl #18
   1f170:	add	r2, sp, #6080	; 0x17c0
   1f174:	add	r2, r2, #12
   1f178:	strd	sl, [ip]
   1f17c:	ldrd	sl, [sp, #24]
   1f180:	mov	r6, r8
   1f184:	str	r5, [r2]
   1f188:	add	r5, sp, #6080	; 0x17c0
   1f18c:	lsl	lr, r9, #23
   1f190:	add	r5, r5, #28
   1f194:	lsr	r4, sl, #28
   1f198:	orr	lr, lr, r6, lsr #9
   1f19c:	str	lr, [r5]
   1f1a0:	orr	r5, r4, fp, lsl #4
   1f1a4:	add	r4, sp, #6080	; 0x17c0
   1f1a8:	add	r4, r4, #32
   1f1ac:	add	r2, sp, #6080	; 0x17c0
   1f1b0:	str	r5, [r4]
   1f1b4:	lsr	r3, r9, #18
   1f1b8:	add	r2, r2, #20
   1f1bc:	add	r4, sp, #6080	; 0x17c0
   1f1c0:	orr	r3, r3, r8, lsl #14
   1f1c4:	lsl	ip, fp, #30
   1f1c8:	add	r4, r4, #44	; 0x2c
   1f1cc:	mov	r7, r9
   1f1d0:	str	r3, [r2]
   1f1d4:	ldrd	r8, [sp, #8]
   1f1d8:	ldrd	r2, [sp, #16]
   1f1dc:	orr	ip, ip, sl, lsr #2
   1f1e0:	str	ip, [r4]
   1f1e4:	add	r4, sp, #7232	; 0x1c40
   1f1e8:	add	r1, pc, #920	; 0x398
   1f1ec:	ldrd	r0, [r1]
   1f1f0:	eor	r2, r2, r8
   1f1f4:	eor	r3, r3, r9
   1f1f8:	mov	r8, sl
   1f1fc:	mov	r9, fp
   1f200:	mov	r5, r7
   1f204:	ldrd	sl, [r4]
   1f208:	lsl	lr, r6, #23
   1f20c:	and	r5, r5, r3
   1f210:	mov	r3, r5
   1f214:	orr	lr, lr, r7, lsr #9
   1f218:	mov	r4, r6
   1f21c:	strd	r6, [sp, #64]	; 0x40
   1f220:	add	r5, sp, #6080	; 0x17c0
   1f224:	ldrd	r6, [sp, #112]	; 0x70
   1f228:	adds	sl, sl, r0
   1f22c:	add	r5, r5, #24
   1f230:	adc	fp, fp, r1
   1f234:	mov	r0, sl
   1f238:	adds	r6, r6, r0
   1f23c:	mov	r1, fp
   1f240:	str	lr, [r5]
   1f244:	add	lr, sp, #6080	; 0x17c0
   1f248:	mov	fp, r9
   1f24c:	adc	r7, r7, r1
   1f250:	lsr	ip, r9, #28
   1f254:	and	r4, r4, r2
   1f258:	add	lr, lr, #36	; 0x24
   1f25c:	mov	r2, r4
   1f260:	orr	ip, ip, r8, lsl #4
   1f264:	lsl	r4, r8, #30
   1f268:	mov	r0, r6
   1f26c:	mov	r1, r7
   1f270:	ldrd	r6, [sp, #16]
   1f274:	str	ip, [lr]
   1f278:	orr	ip, r4, fp, lsr #2
   1f27c:	add	r4, sp, #6080	; 0x17c0
   1f280:	add	r4, r4, #40	; 0x28
   1f284:	eor	r6, r6, r2
   1f288:	mov	sl, r8
   1f28c:	str	ip, [r4]
   1f290:	mov	r2, r6
   1f294:	add	r4, sp, #6080	; 0x17c0
   1f298:	add	r6, sp, #6080	; 0x17c0
   1f29c:	lsl	r5, r9, #25
   1f2a0:	add	r4, r4, #52	; 0x34
   1f2a4:	add	r6, r6, #8
   1f2a8:	orr	ip, r5, sl, lsr #7
   1f2ac:	str	ip, [r4]
   1f2b0:	mov	r5, fp
   1f2b4:	mov	r4, sl
   1f2b8:	lsl	ip, sl, #25
   1f2bc:	ldrd	sl, [r6]
   1f2c0:	add	r6, sp, #6080	; 0x17c0
   1f2c4:	add	r6, r6, #16
   1f2c8:	eor	r7, r7, r3
   1f2cc:	mov	r3, r7
   1f2d0:	ldrd	r6, [r6]
   1f2d4:	ldrd	r8, [sp, #184]	; 0xb8
   1f2d8:	adds	r2, r2, r0
   1f2dc:	eor	sl, sl, r6
   1f2e0:	mov	r6, sl
   1f2e4:	add	sl, sp, #6080	; 0x17c0
   1f2e8:	lsr	lr, r8, #1
   1f2ec:	add	sl, sl, #56	; 0x38
   1f2f0:	orr	lr, lr, r9, lsl #31
   1f2f4:	str	lr, [sl]
   1f2f8:	adc	r3, r3, r1
   1f2fc:	lsr	lr, r8, #8
   1f300:	add	sl, sp, #6144	; 0x1800
   1f304:	add	r1, sp, #6080	; 0x17c0
   1f308:	orr	lr, lr, r9, lsl #24
   1f30c:	add	r1, r1, #24
   1f310:	str	lr, [sl]
   1f314:	eor	fp, fp, r7
   1f318:	lsr	lr, r8, #7
   1f31c:	str	lr, [sp, #1040]	; 0x410
   1f320:	mov	r7, fp
   1f324:	ldrd	r8, [sp, #128]	; 0x80
   1f328:	mov	fp, r5
   1f32c:	ldrd	r0, [r1]
   1f330:	add	lr, sp, #6080	; 0x17c0
   1f334:	add	lr, lr, #48	; 0x30
   1f338:	orr	ip, ip, fp, lsr #7
   1f33c:	str	ip, [lr]
   1f340:	orr	r8, r8, r4
   1f344:	orr	r9, r9, r5
   1f348:	eor	r1, r1, r7
   1f34c:	add	lr, sp, #6080	; 0x17c0
   1f350:	mov	r4, r8
   1f354:	mov	r5, r9
   1f358:	mov	r7, r1
   1f35c:	ldrd	r8, [sp, #184]	; 0xb8
   1f360:	add	lr, lr, #40	; 0x28
   1f364:	add	r1, sp, #6080	; 0x17c0
   1f368:	add	r1, r1, #32
   1f36c:	ldrd	sl, [lr]
   1f370:	eor	r0, r0, r6
   1f374:	add	lr, sp, #6080	; 0x17c0
   1f378:	mov	r6, r0
   1f37c:	lsr	ip, r9, #1
   1f380:	ldrd	r0, [r1]
   1f384:	add	lr, lr, #60	; 0x3c
   1f388:	orr	ip, ip, r8, lsl #31
   1f38c:	str	ip, [lr]
   1f390:	add	lr, sp, #6144	; 0x1800
   1f394:	eor	r0, r0, sl
   1f398:	eor	r1, r1, fp
   1f39c:	lsr	ip, r9, #8
   1f3a0:	ldrd	sl, [sp, #144]	; 0x90
   1f3a4:	add	lr, lr, #4
   1f3a8:	orr	ip, ip, r8, lsl #24
   1f3ac:	str	ip, [lr]
   1f3b0:	ldr	ip, [sp, #1040]	; 0x410
   1f3b4:	adds	r2, r2, r6
   1f3b8:	and	fp, fp, r5
   1f3bc:	adc	r3, r3, r7
   1f3c0:	orr	ip, ip, r9, lsl #25
   1f3c4:	ldrd	r6, [sp, #24]
   1f3c8:	mov	r5, fp
   1f3cc:	mov	fp, r9
   1f3d0:	ldrd	r8, [sp, #56]	; 0x38
   1f3d4:	add	lr, sp, #7168	; 0x1c00
   1f3d8:	add	lr, lr, #56	; 0x38
   1f3dc:	and	sl, sl, r4
   1f3e0:	and	r8, r8, r6
   1f3e4:	ldr	lr, [lr]
   1f3e8:	mov	r6, r8
   1f3ec:	mov	r4, sl
   1f3f0:	str	ip, [sp, #1040]	; 0x410
   1f3f4:	add	ip, sp, #7168	; 0x1c00
   1f3f8:	orr	r4, r4, r6
   1f3fc:	add	ip, ip, #56	; 0x38
   1f400:	add	r6, sp, #7168	; 0x1c00
   1f404:	and	r9, r9, r7
   1f408:	add	r6, r6, #60	; 0x3c
   1f40c:	mov	r7, r9
   1f410:	ldr	ip, [ip]
   1f414:	lsr	lr, lr, #6
   1f418:	str	lr, [sp, #1048]	; 0x418
   1f41c:	orr	r5, r5, r7
   1f420:	add	lr, sp, #6080	; 0x17c0
   1f424:	ldr	r7, [r6]
   1f428:	add	lr, lr, #48	; 0x30
   1f42c:	add	r6, sp, #6144	; 0x1800
   1f430:	add	r6, r6, #8
   1f434:	lsr	ip, ip, #19
   1f438:	ldrd	r8, [lr]
   1f43c:	orr	ip, ip, r7, lsl #13
   1f440:	add	lr, sp, #7168	; 0x1c00
   1f444:	str	ip, [r6]
   1f448:	add	lr, lr, #60	; 0x3c
   1f44c:	add	ip, sp, #7168	; 0x1c00
   1f450:	add	ip, ip, #56	; 0x38
   1f454:	ldr	lr, [lr]
   1f458:	ldr	ip, [ip]
   1f45c:	add	r6, sp, #7168	; 0x1c00
   1f460:	lsl	lr, lr, #3
   1f464:	orr	ip, lr, ip, lsr #29
   1f468:	add	r6, r6, #60	; 0x3c
   1f46c:	add	lr, sp, #6144	; 0x1800
   1f470:	eor	r9, r9, r1
   1f474:	add	lr, lr, #20
   1f478:	mov	r1, r9
   1f47c:	ldr	r9, [r6]
   1f480:	str	ip, [lr]
   1f484:	lsr	lr, r7, #19
   1f488:	ldr	r7, [sp, #1048]	; 0x418
   1f48c:	eor	r8, r8, r0
   1f490:	mov	r0, r8
   1f494:	orr	r7, r7, r9, lsl #26
   1f498:	ldrd	r8, [sp, #48]	; 0x30
   1f49c:	add	r6, sp, #6144	; 0x1800
   1f4a0:	lsr	ip, fp, #7
   1f4a4:	adds	r8, r8, r2
   1f4a8:	adc	r9, r9, r3
   1f4ac:	mov	fp, r9
   1f4b0:	mov	sl, r8
   1f4b4:	ldrd	r8, [r6]
   1f4b8:	add	r6, sp, #7168	; 0x1c00
   1f4bc:	add	r6, r6, #56	; 0x38
   1f4c0:	adds	r4, r4, r0
   1f4c4:	str	r7, [sp, #1048]	; 0x418
   1f4c8:	ldr	r7, [r6]
   1f4cc:	adc	r5, r5, r1
   1f4d0:	str	ip, [sp, #1044]	; 0x414
   1f4d4:	add	r6, sp, #6144	; 0x1800
   1f4d8:	add	ip, sp, #7168	; 0x1c00
   1f4dc:	add	r1, sp, #6080	; 0x17c0
   1f4e0:	add	r6, r6, #12
   1f4e4:	add	ip, ip, #56	; 0x38
   1f4e8:	add	r1, r1, #56	; 0x38
   1f4ec:	orr	lr, lr, r7, lsl #13
   1f4f0:	ldrd	r0, [r1]
   1f4f4:	ldr	ip, [ip]
   1f4f8:	str	lr, [r6]
   1f4fc:	add	lr, sp, #7168	; 0x1c00
   1f500:	add	lr, lr, #60	; 0x3c
   1f504:	lsl	ip, ip, #3
   1f508:	ldr	lr, [lr]
   1f50c:	adds	r6, r4, r2
   1f510:	eor	r0, r0, r8
   1f514:	orr	ip, ip, lr, lsr #29
   1f518:	add	lr, sp, #6144	; 0x1800
   1f51c:	add	lr, lr, #16
   1f520:	str	ip, [lr]
   1f524:	add	ip, sp, #1040	; 0x410
   1f528:	eor	r1, r1, r9
   1f52c:	ldrd	r8, [ip]
   1f530:	adc	r7, r5, r3
   1f534:	add	r3, sp, #6144	; 0x1800
   1f538:	add	r3, r3, #8
   1f53c:	eor	r8, r8, r0
   1f540:	eor	r9, r9, r1
   1f544:	mov	r0, r8
   1f548:	mov	r1, r9
   1f54c:	mov	r8, r6
   1f550:	mov	r9, r7
   1f554:	ldrd	r2, [r3]
   1f558:	ldrd	r6, [lr]
   1f55c:	add	ip, sp, #7168	; 0x1c00
   1f560:	add	ip, ip, #60	; 0x3c
   1f564:	eor	r2, r2, r6
   1f568:	eor	r3, r3, r7
   1f56c:	mov	r6, r2
   1f570:	mov	r7, r3
   1f574:	ldrd	r2, [sp, #72]	; 0x48
   1f578:	ldr	ip, [ip]
   1f57c:	lsr	lr, fp, #14
   1f580:	b	1f598 <abort@plt+0xf0b8>
   1f584:	nop			; (mov r0, r0)
   1f588:			; <UNDEFINED> instruction: 0xcde0eb1e
   1f58c:	b	ff6becec <stderr@@GLIBC_2.4+0xff68aca4>
   1f590:	mcr	1, 3, sp, cr14, cr8, {3}
   1f594:			; <UNDEFINED> instruction: 0xf57d4f7f
   1f598:	adds	r2, r2, r0
   1f59c:	adc	r3, r3, r1
   1f5a0:	mov	r1, r3
   1f5a4:	add	r3, sp, #1040	; 0x410
   1f5a8:	add	r3, r3, #8
   1f5ac:	mov	r0, r2
   1f5b0:	lsr	ip, ip, #6
   1f5b4:	lsr	r2, sl, #18
   1f5b8:	str	r2, [sp, #48]	; 0x30
   1f5bc:	str	ip, [sp, #1052]	; 0x41c
   1f5c0:	ldrd	r2, [r3]
   1f5c4:	lsr	ip, sl, #14
   1f5c8:	sub	r5, pc, #64	; 0x40
   1f5cc:	ldrd	r4, [r5]
   1f5d0:	eor	r2, r2, r6
   1f5d4:	eor	r3, r3, r7
   1f5d8:	mov	r6, r2
   1f5dc:	mov	r7, r3
   1f5e0:	ldrd	r2, [sp, #152]	; 0x98
   1f5e4:	adds	r2, r2, r0
   1f5e8:	mov	r0, r2
   1f5ec:	add	r2, sp, #6144	; 0x1800
   1f5f0:	adc	r3, r3, r1
   1f5f4:	add	r2, r2, #24
   1f5f8:	mov	r1, r3
   1f5fc:	orr	r3, ip, fp, lsl #18
   1f600:	str	r3, [r2]
   1f604:	ldr	r2, [sp, #48]	; 0x30
   1f608:	lsr	ip, r8, #28
   1f60c:	orr	r3, r2, fp, lsl #14
   1f610:	add	r2, sp, #6144	; 0x1800
   1f614:	add	r2, r2, #32
   1f618:	str	r3, [r2]
   1f61c:	lsr	r2, fp, #18
   1f620:	str	r2, [sp, #48]	; 0x30
   1f624:	adds	r2, r0, r6
   1f628:	adc	r3, r1, r7
   1f62c:	add	r1, sp, #7232	; 0x1c40
   1f630:	mov	r6, sl
   1f634:	add	r1, r1, #8
   1f638:	lsl	r0, fp, #23
   1f63c:	strd	r2, [r1]
   1f640:	orr	r3, lr, sl, lsl #18
   1f644:	add	r2, sp, #6144	; 0x1800
   1f648:	orr	lr, r0, r6, lsr #9
   1f64c:	add	r0, sp, #6144	; 0x1800
   1f650:	add	r2, r2, #28
   1f654:	add	r0, r0, #44	; 0x2c
   1f658:	str	r3, [r2]
   1f65c:	str	lr, [r0]
   1f660:	ldr	r2, [sp, #48]	; 0x30
   1f664:	add	lr, sp, #6144	; 0x1800
   1f668:	mov	r7, fp
   1f66c:	add	lr, lr, #48	; 0x30
   1f670:	orr	r3, r2, sl, lsl #14
   1f674:	lsl	r0, r6, #23
   1f678:	orr	ip, ip, r9, lsl #4
   1f67c:	add	r2, sp, #6144	; 0x1800
   1f680:	str	ip, [lr]
   1f684:	add	r2, r2, #36	; 0x24
   1f688:	orr	lr, r0, r7, lsr #9
   1f68c:	add	ip, sp, #6144	; 0x1800
   1f690:	add	r0, sp, #6144	; 0x1800
   1f694:	lsl	r1, r9, #30
   1f698:	add	ip, ip, #60	; 0x3c
   1f69c:	add	r0, r0, #40	; 0x28
   1f6a0:	ldrd	sl, [sp, #8]
   1f6a4:	orr	r1, r1, r8, lsr #2
   1f6a8:	str	r3, [r2]
   1f6ac:	ldrd	r2, [sp, #64]	; 0x40
   1f6b0:	str	r1, [ip]
   1f6b4:	str	lr, [r0]
   1f6b8:	add	ip, sp, #7232	; 0x1c40
   1f6bc:	add	r0, sp, #6144	; 0x1800
   1f6c0:	lsr	r1, r9, #28
   1f6c4:	add	ip, ip, #8
   1f6c8:	add	r0, r0, #52	; 0x34
   1f6cc:	orr	r1, r1, r8, lsl #4
   1f6d0:	eor	sl, sl, r2
   1f6d4:	eor	fp, fp, r3
   1f6d8:	mov	r2, sl
   1f6dc:	mov	r3, fp
   1f6e0:	str	r1, [r0]
   1f6e4:	ldrd	sl, [ip]
   1f6e8:	ldr	r1, [sp, #32]
   1f6ec:	lsl	ip, r8, #30
   1f6f0:	adds	sl, sl, r4
   1f6f4:	lsr	r0, r1, #1
   1f6f8:	orr	r1, ip, r9, lsr #2
   1f6fc:	add	ip, sp, #6144	; 0x1800
   1f700:	adc	fp, fp, r5
   1f704:	add	ip, ip, #56	; 0x38
   1f708:	mov	r4, sl
   1f70c:	mov	r5, fp
   1f710:	mov	sl, r6
   1f714:	mov	fp, r7
   1f718:	str	r1, [ip]
   1f71c:	and	sl, sl, r2
   1f720:	and	fp, fp, r3
   1f724:	add	ip, sp, #6208	; 0x1840
   1f728:	mov	r2, sl
   1f72c:	mov	r3, fp
   1f730:	lsl	lr, r9, #25
   1f734:	ldrd	sl, [sp, #16]
   1f738:	add	ip, ip, #4
   1f73c:	orr	r1, lr, r8, lsr #7
   1f740:	str	r1, [ip]
   1f744:	add	ip, sp, #6144	; 0x1800
   1f748:	adds	sl, sl, r4
   1f74c:	add	ip, ip, #24
   1f750:	adc	fp, fp, r5
   1f754:	strd	r6, [sp, #48]	; 0x30
   1f758:	ldrd	r4, [sp, #8]
   1f75c:	ldrd	r6, [ip]
   1f760:	add	ip, sp, #6144	; 0x1800
   1f764:	add	ip, ip, #32
   1f768:	eor	r4, r4, r2
   1f76c:	eor	r5, r5, r3
   1f770:	mov	r2, r4
   1f774:	mov	r3, r5
   1f778:	ldrd	r4, [ip]
   1f77c:	lsl	r1, r8, #25
   1f780:	orr	r1, r1, r9, lsr #7
   1f784:	eor	r6, r6, r4
   1f788:	eor	r7, r7, r5
   1f78c:	ldrd	r4, [sp, #32]
   1f790:	add	lr, sp, #6144	; 0x1800
   1f794:	add	lr, lr, #56	; 0x38
   1f798:	orr	ip, r0, r5, lsl #31
   1f79c:	add	r0, sp, #6208	; 0x1840
   1f7a0:	add	r0, r0, #8
   1f7a4:	str	ip, [r0]
   1f7a8:	lsr	r0, r4, #8
   1f7ac:	orr	ip, r0, r5, lsl #24
   1f7b0:	add	r0, sp, #6208	; 0x1840
   1f7b4:	add	r0, r0, #16
   1f7b8:	str	ip, [r0]
   1f7bc:	add	r0, sp, #6208	; 0x1840
   1f7c0:	lsr	ip, r4, #7
   1f7c4:	str	r1, [r0]
   1f7c8:	ldr	r1, [sp, #36]	; 0x24
   1f7cc:	str	ip, [sp, #1056]	; 0x420
   1f7d0:	adds	r2, r2, sl
   1f7d4:	lsr	ip, r1, #1
   1f7d8:	add	r1, sp, #6144	; 0x1800
   1f7dc:	add	r1, r1, #40	; 0x28
   1f7e0:	adc	r3, r3, fp
   1f7e4:	ldrd	r0, [r1]
   1f7e8:	ldrd	sl, [lr]
   1f7ec:	ldrd	r4, [sp, #24]
   1f7f0:	eor	r1, r1, r7
   1f7f4:	mov	r7, r1
   1f7f8:	add	r1, sp, #6144	; 0x1800
   1f7fc:	add	r1, r1, #48	; 0x30
   1f800:	eor	r0, r0, r6
   1f804:	mov	r6, r0
   1f808:	ldrd	r0, [r1]
   1f80c:	orr	r4, r4, r8
   1f810:	orr	r5, r5, r9
   1f814:	eor	r0, r0, sl
   1f818:	eor	r1, r1, fp
   1f81c:	ldrd	sl, [sp, #56]	; 0x38
   1f820:	add	lr, sp, #6208	; 0x1840
   1f824:	add	lr, lr, #12
   1f828:	and	sl, sl, r4
   1f82c:	and	fp, fp, r5
   1f830:	mov	r4, sl
   1f834:	mov	r5, fp
   1f838:	ldrd	sl, [sp, #32]
   1f83c:	adds	r2, r2, r6
   1f840:	adc	r3, r3, r7
   1f844:	orr	ip, ip, sl, lsl #31
   1f848:	str	ip, [lr]
   1f84c:	add	lr, sp, #6208	; 0x1840
   1f850:	lsr	ip, fp, #8
   1f854:	add	lr, lr, #20
   1f858:	orr	ip, ip, sl, lsl #24
   1f85c:	ldrd	r6, [sp, #24]
   1f860:	str	ip, [lr]
   1f864:	ldr	ip, [sp, #1056]	; 0x420
   1f868:	add	lr, sp, #7232	; 0x1c40
   1f86c:	orr	ip, ip, fp, lsl #25
   1f870:	ldr	lr, [lr]
   1f874:	and	r6, r6, r8
   1f878:	str	ip, [sp, #1056]	; 0x420
   1f87c:	orr	r4, r4, r6
   1f880:	add	ip, sp, #7232	; 0x1c40
   1f884:	add	r6, sp, #7232	; 0x1c40
   1f888:	add	r6, r6, #4
   1f88c:	and	r7, r7, r9
   1f890:	ldr	ip, [ip]
   1f894:	lsr	lr, lr, #6
   1f898:	str	lr, [sp, #1064]	; 0x428
   1f89c:	orr	r5, r5, r7
   1f8a0:	add	lr, sp, #6208	; 0x1840
   1f8a4:	ldr	r7, [r6]
   1f8a8:	add	r6, sp, #6208	; 0x1840
   1f8ac:	strd	r8, [sp, #72]	; 0x48
   1f8b0:	add	r6, r6, #24
   1f8b4:	ldrd	r8, [lr]
   1f8b8:	lsr	ip, ip, #19
   1f8bc:	add	lr, sp, #7232	; 0x1c40
   1f8c0:	orr	ip, ip, r7, lsl #13
   1f8c4:	add	lr, lr, #4
   1f8c8:	str	ip, [r6]
   1f8cc:	add	ip, sp, #7232	; 0x1c40
   1f8d0:	ldr	lr, [lr]
   1f8d4:	ldr	ip, [ip]
   1f8d8:	add	r6, sp, #7232	; 0x1c40
   1f8dc:	lsl	lr, lr, #3
   1f8e0:	orr	ip, lr, ip, lsr #29
   1f8e4:	add	lr, sp, #6208	; 0x1840
   1f8e8:	add	lr, lr, #36	; 0x24
   1f8ec:	str	ip, [lr]
   1f8f0:	lsr	ip, fp, #7
   1f8f4:	str	ip, [sp, #1060]	; 0x424
   1f8f8:	add	ip, sp, #7232	; 0x1c40
   1f8fc:	lsr	lr, r7, #19
   1f900:	ldr	ip, [ip]
   1f904:	ldr	r7, [sp, #1064]	; 0x428
   1f908:	ldrd	sl, [sp, #144]	; 0x90
   1f90c:	eor	r8, r8, r0
   1f910:	eor	r9, r9, r1
   1f914:	adds	sl, sl, r2
   1f918:	add	r6, r6, #4
   1f91c:	adc	fp, fp, r3
   1f920:	mov	r1, r9
   1f924:	adds	r4, r4, r8
   1f928:	ldr	r9, [r6]
   1f92c:	adc	r5, r5, r1
   1f930:	add	r8, sp, #6208	; 0x1840
   1f934:	add	r1, sp, #6208	; 0x1840
   1f938:	add	r1, r1, #8
   1f93c:	add	r8, r8, #16
   1f940:	ldrd	r0, [r1]
   1f944:	orr	r7, r7, r9, lsl #26
   1f948:	ldrd	r8, [r8]
   1f94c:	lsl	ip, ip, #3
   1f950:	mov	r6, sl
   1f954:	eor	r0, r0, r8
   1f958:	add	r8, sp, #7232	; 0x1c40
   1f95c:	eor	r1, r1, r9
   1f960:	ldr	r9, [r8]
   1f964:	add	r8, sp, #6208	; 0x1840
   1f968:	add	r8, r8, #28
   1f96c:	orr	lr, lr, r9, lsl #13
   1f970:	str	lr, [r8]
   1f974:	add	lr, sp, #7232	; 0x1c40
   1f978:	add	lr, lr, #4
   1f97c:	adds	sl, r4, r2
   1f980:	ldr	lr, [lr]
   1f984:	str	r7, [sp, #1064]	; 0x428
   1f988:	mov	r7, fp
   1f98c:	orr	ip, ip, lr, lsr #29
   1f990:	add	lr, sp, #6208	; 0x1840
   1f994:	add	lr, lr, #32
   1f998:	str	ip, [lr]
   1f99c:	add	ip, sp, #1056	; 0x420
   1f9a0:	adc	fp, r5, r3
   1f9a4:	ldrd	r8, [ip]
   1f9a8:	add	r3, sp, #6208	; 0x1840
   1f9ac:	add	r3, r3, #24
   1f9b0:	eor	r8, r8, r0
   1f9b4:	eor	r9, r9, r1
   1f9b8:	add	ip, sp, #7232	; 0x1c40
   1f9bc:	mov	r0, r8
   1f9c0:	mov	r1, r9
   1f9c4:	ldrd	r2, [r3]
   1f9c8:	ldrd	r8, [lr]
   1f9cc:	add	ip, ip, #4
   1f9d0:	lsr	lr, r6, #14
   1f9d4:	ldr	ip, [ip]
   1f9d8:	eor	r2, r2, r8
   1f9dc:	add	r8, sp, #1056	; 0x420
   1f9e0:	add	r8, r8, #8
   1f9e4:	lsr	ip, ip, #6
   1f9e8:	str	ip, [sp, #1068]	; 0x42c
   1f9ec:	eor	r3, r3, r9
   1f9f0:	ldrd	r8, [r8]
   1f9f4:	mov	r4, r2
   1f9f8:	mov	r5, r3
   1f9fc:	ldrd	r2, [sp, #184]	; 0xb8
   1fa00:	eor	r8, r8, r4
   1fa04:	eor	r9, r9, r5
   1fa08:	mov	r4, r8
   1fa0c:	mov	r5, r9
   1fa10:	ldrd	r8, [sp, #160]	; 0xa0
   1fa14:	adds	r2, r2, r0
   1fa18:	mov	r0, r2
   1fa1c:	adc	r3, r3, r1
   1fa20:	adds	r8, r8, r0
   1fa24:	mov	r0, r8
   1fa28:	add	r8, sp, #6208	; 0x1840
   1fa2c:	add	r8, r8, #40	; 0x28
   1fa30:	orr	lr, lr, r7, lsl #18
   1fa34:	str	lr, [r8]
   1fa38:	add	r8, sp, #6208	; 0x1840
   1fa3c:	mov	r1, r3
   1fa40:	lsr	ip, r6, #18
   1fa44:	add	r8, r8, #48	; 0x30
   1fa48:	adc	r9, r9, r1
   1fa4c:	orr	ip, ip, r7, lsl #14
   1fa50:	strd	r6, [sp, #16]
   1fa54:	str	ip, [r8]
   1fa58:	mov	r1, r9
   1fa5c:	adds	r8, r0, r4
   1fa60:	adc	r9, r1, r5
   1fa64:	ldrd	r4, [sp, #16]
   1fa68:	lsr	r6, r7, #18
   1fa6c:	lsr	lr, r7, #14
   1fa70:	add	r7, sp, #6208	; 0x1840
   1fa74:	add	r7, r7, #44	; 0x2c
   1fa78:	orr	lr, lr, r4, lsl #18
   1fa7c:	str	lr, [r7]
   1fa80:	orr	lr, r6, r4, lsl #14
   1fa84:	ldrd	r6, [sp, #16]
   1fa88:	add	r4, sp, #6208	; 0x1840
   1fa8c:	add	r4, r4, #52	; 0x34
   1fa90:	lsl	r0, r5, #23
   1fa94:	str	lr, [r4]
   1fa98:	orr	lr, r0, r6, lsr #9
   1fa9c:	add	r0, sp, #6208	; 0x1840
   1faa0:	add	r0, r0, #60	; 0x3c
   1faa4:	add	r1, sp, #7232	; 0x1c40
   1faa8:	str	lr, [r0]
   1faac:	lsr	ip, sl, #28
   1fab0:	add	lr, sp, #6272	; 0x1880
   1fab4:	orr	ip, ip, fp, lsl #4
   1fab8:	add	r1, r1, #16
   1fabc:	str	ip, [lr]
   1fac0:	add	ip, sp, #6272	; 0x1880
   1fac4:	strd	r8, [r1]
   1fac8:	add	ip, ip, #12
   1facc:	lsl	r1, fp, #30
   1fad0:	orr	r1, r1, sl, lsr #2
   1fad4:	ldrd	r8, [sp, #48]	; 0x30
   1fad8:	str	r1, [ip]
   1fadc:	ldrd	r4, [sp, #64]	; 0x40
   1fae0:	add	ip, sp, #7232	; 0x1c40
   1fae4:	add	ip, ip, #16
   1fae8:	add	r3, pc, #904	; 0x388
   1faec:	ldrd	r2, [r3]
   1faf0:	eor	r4, r4, r8
   1faf4:	eor	r5, r5, r9
   1faf8:	ldrd	r8, [ip]
   1fafc:	lsl	r0, r6, #23
   1fb00:	lsr	r1, fp, #28
   1fb04:	adds	r8, r8, r2
   1fb08:	adc	r9, r9, r3
   1fb0c:	mov	r3, r9
   1fb10:	mov	r9, r7
   1fb14:	lsl	ip, sl, #30
   1fb18:	orr	lr, r0, r9, lsr #9
   1fb1c:	add	r0, sp, #6208	; 0x1840
   1fb20:	add	r0, r0, #56	; 0x38
   1fb24:	str	lr, [r0]
   1fb28:	add	lr, sp, #6272	; 0x1880
   1fb2c:	add	lr, lr, #4
   1fb30:	orr	r1, r1, sl, lsl #4
   1fb34:	str	r1, [lr]
   1fb38:	orr	r1, ip, fp, lsr #2
   1fb3c:	add	ip, sp, #6272	; 0x1880
   1fb40:	add	ip, ip, #8
   1fb44:	lsl	r0, fp, #25
   1fb48:	str	r1, [ip]
   1fb4c:	orr	r1, r0, sl, lsr #7
   1fb50:	add	r0, sp, #6272	; 0x1880
   1fb54:	add	r0, r0, #20
   1fb58:	mov	r2, r8
   1fb5c:	str	r1, [r0]
   1fb60:	ldrd	r8, [sp, #8]
   1fb64:	ldrd	r0, [sp, #64]	; 0x40
   1fb68:	and	r7, r7, r5
   1fb6c:	adds	r8, r8, r2
   1fb70:	eor	r1, r1, r7
   1fb74:	add	lr, sp, #6272	; 0x1880
   1fb78:	adc	r9, r9, r3
   1fb7c:	mov	r5, r1
   1fb80:	lsl	ip, sl, #25
   1fb84:	add	lr, lr, #16
   1fb88:	add	r3, sp, #6208	; 0x1840
   1fb8c:	add	r1, sp, #6208	; 0x1840
   1fb90:	and	r6, r6, r4
   1fb94:	orr	ip, ip, fp, lsr #7
   1fb98:	add	r3, r3, #40	; 0x28
   1fb9c:	add	r1, r1, #48	; 0x30
   1fba0:	str	ip, [lr]
   1fba4:	eor	r0, r0, r6
   1fba8:	add	lr, sp, #6208	; 0x1840
   1fbac:	mov	r4, r0
   1fbb0:	ldrd	r2, [r3]
   1fbb4:	ldrd	r0, [r1]
   1fbb8:	add	lr, lr, #56	; 0x38
   1fbbc:	adds	r8, r8, r4
   1fbc0:	adc	r9, r9, r5
   1fbc4:	ldrd	r4, [lr]
   1fbc8:	eor	r2, r2, r0
   1fbcc:	eor	r3, r3, r1
   1fbd0:	mov	r0, r2
   1fbd4:	mov	r1, r3
   1fbd8:	add	lr, sp, #6272	; 0x1880
   1fbdc:	eor	r4, r4, r0
   1fbe0:	eor	r5, r5, r1
   1fbe4:	mov	r0, r4
   1fbe8:	mov	r1, r5
   1fbec:	ldrd	r4, [lr]
   1fbf0:	add	lr, sp, #6272	; 0x1880
   1fbf4:	add	lr, lr, #8
   1fbf8:	ldrd	r6, [lr]
   1fbfc:	ldrd	r2, [sp, #72]	; 0x48
   1fc00:	ldr	ip, [sp, #168]	; 0xa8
   1fc04:	eor	r4, r4, r6
   1fc08:	eor	r5, r5, r7
   1fc0c:	ldrd	r6, [sp, #24]
   1fc10:	orr	r2, r2, sl
   1fc14:	orr	r3, r3, fp
   1fc18:	and	r6, r6, r2
   1fc1c:	and	r7, r7, r3
   1fc20:	add	r2, sp, #6272	; 0x1880
   1fc24:	strd	r6, [sp, #8]
   1fc28:	ldrd	r6, [sp, #168]	; 0xa8
   1fc2c:	lsr	ip, ip, #1
   1fc30:	add	r2, r2, #24
   1fc34:	orr	r3, ip, r7, lsl #31
   1fc38:	str	r3, [r2]
   1fc3c:	add	r2, sp, #6272	; 0x1880
   1fc40:	lsr	ip, r6, #8
   1fc44:	add	r2, r2, #32
   1fc48:	orr	r3, ip, r7, lsl #24
   1fc4c:	str	r3, [r2]
   1fc50:	lsr	r3, r6, #7
   1fc54:	str	r3, [sp, #1072]	; 0x430
   1fc58:	add	r3, sp, #6272	; 0x1880
   1fc5c:	add	r3, r3, #16
   1fc60:	adds	r8, r8, r0
   1fc64:	ldrd	r2, [r3]
   1fc68:	adc	r9, r9, r1
   1fc6c:	ldrd	r0, [sp, #72]	; 0x48
   1fc70:	eor	r2, r2, r4
   1fc74:	eor	r3, r3, r5
   1fc78:	mov	r4, r2
   1fc7c:	mov	r5, r3
   1fc80:	ldrd	r2, [sp, #8]
   1fc84:	and	r0, r0, sl
   1fc88:	lsr	ip, r7, #1
   1fc8c:	orr	r2, r2, r0
   1fc90:	add	r0, sp, #6272	; 0x1880
   1fc94:	add	r0, r0, #28
   1fc98:	orr	ip, ip, r6, lsl #31
   1fc9c:	str	ip, [r0]
   1fca0:	add	r0, sp, #7232	; 0x1c40
   1fca4:	add	r0, r0, #8
   1fca8:	ldr	ip, [r0]
   1fcac:	and	r1, r1, fp
   1fcb0:	orr	r3, r3, r1
   1fcb4:	lsr	r0, ip, #19
   1fcb8:	add	ip, sp, #6272	; 0x1880
   1fcbc:	lsr	r1, r7, #8
   1fcc0:	add	ip, ip, #36	; 0x24
   1fcc4:	orr	r1, r1, r6, lsl #24
   1fcc8:	str	r1, [ip]
   1fccc:	ldr	ip, [sp, #1072]	; 0x430
   1fcd0:	add	r1, sp, #7232	; 0x1c40
   1fcd4:	orr	ip, ip, r7, lsl #25
   1fcd8:	str	ip, [sp, #1072]	; 0x430
   1fcdc:	add	ip, sp, #7232	; 0x1c40
   1fce0:	add	ip, ip, #8
   1fce4:	ldrd	r6, [sp, #56]	; 0x38
   1fce8:	ldr	ip, [ip]
   1fcec:	add	r1, r1, #12
   1fcf0:	adds	r6, r6, r8
   1fcf4:	lsr	ip, ip, #6
   1fcf8:	str	ip, [sp, #1080]	; 0x438
   1fcfc:	add	ip, sp, #7232	; 0x1c40
   1fd00:	adc	r7, r7, r9
   1fd04:	add	ip, ip, #12
   1fd08:	ldr	r1, [r1]
   1fd0c:	strd	r6, [sp, #8]
   1fd10:	ldr	ip, [ip]
   1fd14:	adds	r4, r4, r2
   1fd18:	adc	r5, r5, r3
   1fd1c:	orr	ip, r0, ip, lsl #13
   1fd20:	add	r0, sp, #6272	; 0x1880
   1fd24:	add	r0, r0, #40	; 0x28
   1fd28:	add	r3, sp, #7232	; 0x1c40
   1fd2c:	str	ip, [r0]
   1fd30:	add	ip, sp, #6272	; 0x1880
   1fd34:	add	ip, ip, #32
   1fd38:	add	r3, r3, #12
   1fd3c:	ldrd	r6, [ip]
   1fd40:	ldr	r3, [r3]
   1fd44:	ldr	ip, [sp, #172]	; 0xac
   1fd48:	add	lr, sp, #7232	; 0x1c40
   1fd4c:	add	lr, lr, #12
   1fd50:	lsr	r0, r3, #19
   1fd54:	ldr	lr, [lr]
   1fd58:	lsr	ip, ip, #7
   1fd5c:	add	r3, sp, #7232	; 0x1c40
   1fd60:	str	ip, [sp, #1076]	; 0x434
   1fd64:	add	r3, r3, #8
   1fd68:	ldr	ip, [sp, #1080]	; 0x438
   1fd6c:	ldr	r3, [r3]
   1fd70:	orr	ip, ip, lr, lsl #26
   1fd74:	str	ip, [sp, #1080]	; 0x438
   1fd78:	add	r2, sp, #6272	; 0x1880
   1fd7c:	add	ip, sp, #7232	; 0x1c40
   1fd80:	lsl	r1, r1, #3
   1fd84:	add	r2, r2, #52	; 0x34
   1fd88:	add	ip, ip, #8
   1fd8c:	orr	r3, r1, r3, lsr #29
   1fd90:	str	r3, [r2]
   1fd94:	ldr	ip, [ip]
   1fd98:	add	r3, sp, #7232	; 0x1c40
   1fd9c:	add	r3, r3, #8
   1fda0:	orr	ip, r0, ip, lsl #13
   1fda4:	ldr	r3, [r3]
   1fda8:	add	r0, sp, #6272	; 0x1880
   1fdac:	add	r0, r0, #44	; 0x2c
   1fdb0:	lsl	r1, r3, #3
   1fdb4:	str	ip, [r0]
   1fdb8:	add	r3, sp, #6272	; 0x1880
   1fdbc:	add	r0, sp, #6272	; 0x1880
   1fdc0:	add	r0, r0, #48	; 0x30
   1fdc4:	add	r3, r3, #24
   1fdc8:	orr	r1, r1, lr, lsr #29
   1fdcc:	str	r1, [r0]
   1fdd0:	ldrd	r2, [r3]
   1fdd4:	add	r1, sp, #1072	; 0x430
   1fdd8:	add	ip, sp, #6272	; 0x1880
   1fddc:	ldrd	r0, [r1]
   1fde0:	eor	r2, r2, r6
   1fde4:	adds	r6, r4, r8
   1fde8:	eor	r3, r3, r7
   1fdec:	adc	r7, r5, r9
   1fdf0:	ldrd	r4, [sp, #32]
   1fdf4:	eor	r0, r0, r2
   1fdf8:	mov	r2, r0
   1fdfc:	eor	r1, r1, r3
   1fe00:	adds	r4, r4, r2
   1fe04:	mov	r3, r1
   1fe08:	adc	r5, r5, r3
   1fe0c:	mov	r2, r4
   1fe10:	mov	r3, r5
   1fe14:	ldrd	r4, [sp, #8]
   1fe18:	lsr	r1, lr, #6
   1fe1c:	add	ip, ip, #48	; 0x30
   1fe20:	str	r1, [sp, #1084]	; 0x43c
   1fe24:	add	r1, sp, #6272	; 0x1880
   1fe28:	mov	r8, r6
   1fe2c:	mov	r9, r7
   1fe30:	lsr	lr, r4, #14
   1fe34:	ldrd	r6, [ip]
   1fe38:	add	r1, r1, #40	; 0x28
   1fe3c:	lsr	ip, r4, #18
   1fe40:	add	r4, sp, #1072	; 0x430
   1fe44:	add	r4, r4, #8
   1fe48:	ldrd	r0, [r1]
   1fe4c:	ldrd	r4, [r4]
   1fe50:	strd	r8, [sp, #56]	; 0x38
   1fe54:	eor	r0, r0, r6
   1fe58:	eor	r1, r1, r7
   1fe5c:	eor	r4, r4, r0
   1fe60:	eor	r5, r5, r1
   1fe64:	mov	r0, r4
   1fe68:	mov	r1, r5
   1fe6c:	ldrd	r4, [sp, #176]	; 0xb0
   1fe70:	b	1fe88 <abort@plt+0xf9a8>
   1fe74:	nop			; (mov r0, r0)
   1fe78:	andsvc	r6, r7, #744	; 0x2e8
   1fe7c:	ldrbteq	r6, [r0], sl, lsr #15
   1fe80:	sbcge	r9, r8, #10878976	; 0xa60000
   1fe84:	beq	18ff5a0 <stderr@@GLIBC_2.4+0x18cb558>
   1fe88:	sub	r7, pc, #16
   1fe8c:	ldrd	r6, [r7]
   1fe90:	adds	r4, r4, r2
   1fe94:	adc	r5, r5, r3
   1fe98:	mov	r3, r5
   1fe9c:	ldr	r5, [sp, #12]
   1fea0:	mov	r2, r4
   1fea4:	lsr	r4, r8, #28
   1fea8:	orr	lr, lr, r5, lsl #18
   1feac:	add	r5, sp, #6272	; 0x1880
   1feb0:	add	r5, r5, #56	; 0x38
   1feb4:	str	lr, [r5]
   1feb8:	ldr	r5, [sp, #12]
   1febc:	ldr	lr, [sp, #12]
   1fec0:	orr	ip, ip, r5, lsl #14
   1fec4:	add	r5, sp, #6336	; 0x18c0
   1fec8:	lsr	lr, lr, #14
   1fecc:	str	ip, [r5]
   1fed0:	orr	r5, r4, r9, lsl #4
   1fed4:	add	r4, sp, #6336	; 0x18c0
   1fed8:	lsl	ip, r9, #30
   1fedc:	add	r4, r4, #16
   1fee0:	orr	ip, ip, r8, lsr #2
   1fee4:	adds	r8, r2, r0
   1fee8:	adc	r9, r3, r1
   1feec:	str	r5, [r4]
   1fef0:	add	r3, sp, #7232	; 0x1c40
   1fef4:	add	r4, sp, #6336	; 0x18c0
   1fef8:	add	r4, r4, #28
   1fefc:	add	r3, r3, #24
   1ff00:	str	ip, [r4]
   1ff04:	ldrd	r4, [sp, #8]
   1ff08:	strd	r8, [r3]
   1ff0c:	ldrd	r8, [sp, #56]	; 0x38
   1ff10:	orr	r1, lr, r4, lsl #18
   1ff14:	lsr	ip, r5, #18
   1ff18:	lsl	r2, r8, #30
   1ff1c:	str	r2, [sp, #32]
   1ff20:	add	r2, sp, #6272	; 0x1880
   1ff24:	add	r2, r2, #60	; 0x3c
   1ff28:	str	r1, [r2]
   1ff2c:	add	r2, sp, #6336	; 0x18c0
   1ff30:	add	r2, r2, #4
   1ff34:	orr	ip, ip, r4, lsl #14
   1ff38:	str	ip, [r2]
   1ff3c:	add	r2, sp, #6336	; 0x18c0
   1ff40:	lsr	r3, r9, #28
   1ff44:	add	r2, r2, #20
   1ff48:	orr	r3, r3, r8, lsl #4
   1ff4c:	lsl	r0, r5, #23
   1ff50:	str	r3, [r2]
   1ff54:	ldrd	r4, [sp, #48]	; 0x30
   1ff58:	ldrd	r2, [sp, #16]
   1ff5c:	ldr	lr, [sp, #32]
   1ff60:	lsl	r1, r9, #25
   1ff64:	orr	ip, lr, r9, lsr #2
   1ff68:	eor	r2, r2, r4
   1ff6c:	eor	r3, r3, r5
   1ff70:	add	lr, sp, #6336	; 0x18c0
   1ff74:	ldrd	r4, [sp, #8]
   1ff78:	add	lr, lr, #24
   1ff7c:	str	ip, [lr]
   1ff80:	orr	ip, r0, r4, lsr #9
   1ff84:	add	r0, sp, #6336	; 0x18c0
   1ff88:	add	r0, r0, #12
   1ff8c:	ldr	lr, [sp, #12]
   1ff90:	str	ip, [r0]
   1ff94:	add	ip, sp, #6336	; 0x18c0
   1ff98:	lsl	r0, r4, #23
   1ff9c:	add	ip, ip, #36	; 0x24
   1ffa0:	orr	r1, r1, r8, lsr #7
   1ffa4:	orr	lr, r0, lr, lsr #9
   1ffa8:	add	r0, sp, #6336	; 0x18c0
   1ffac:	str	r1, [ip]
   1ffb0:	add	r0, r0, #8
   1ffb4:	add	ip, sp, #7232	; 0x1c40
   1ffb8:	add	ip, ip, #24
   1ffbc:	str	lr, [r0]
   1ffc0:	mov	r5, r9
   1ffc4:	add	r0, sp, #6336	; 0x18c0
   1ffc8:	mov	r4, r8
   1ffcc:	lsl	r1, r8, #25
   1ffd0:	add	r0, r0, #32
   1ffd4:	ldrd	r8, [ip]
   1ffd8:	orr	r1, r1, r5, lsr #7
   1ffdc:	str	r1, [r0]
   1ffe0:	ldrd	r0, [sp, #64]	; 0x40
   1ffe4:	adds	r8, r8, r6
   1ffe8:	adc	r9, r9, r7
   1ffec:	mov	r6, r8
   1fff0:	adds	r0, r0, r6
   1fff4:	mov	r7, r9
   1fff8:	adc	r1, r1, r7
   1fffc:	ldrd	r8, [sp, #8]
   20000:	mov	r6, r0
   20004:	mov	r7, r1
   20008:	ldrd	r0, [sp, #48]	; 0x30
   2000c:	and	r9, r9, r3
   20010:	and	r8, r8, r2
   20014:	eor	r1, r1, r9
   20018:	mov	r3, r1
   2001c:	add	r1, sp, #6272	; 0x1880
   20020:	add	lr, sp, #6336	; 0x18c0
   20024:	add	r1, r1, #56	; 0x38
   20028:	eor	r0, r0, r8
   2002c:	mov	r2, r0
   20030:	ldrd	r8, [lr]
   20034:	ldrd	r0, [r1]
   20038:	orr	r4, r4, sl
   2003c:	orr	r5, r5, fp
   20040:	eor	r0, r0, r8
   20044:	eor	r1, r1, r9
   20048:	ldrd	r8, [sp, #72]	; 0x48
   2004c:	ldr	ip, [sp, #80]	; 0x50
   20050:	add	lr, sp, #6336	; 0x18c0
   20054:	and	r8, r8, r4
   20058:	and	r9, r9, r5
   2005c:	mov	r4, r8
   20060:	mov	r5, r9
   20064:	ldrd	r8, [sp, #80]	; 0x50
   20068:	add	lr, lr, #40	; 0x28
   2006c:	lsr	ip, ip, #1
   20070:	orr	ip, ip, r9, lsl #31
   20074:	str	ip, [lr]
   20078:	add	lr, sp, #6336	; 0x18c0
   2007c:	lsr	ip, r8, #8
   20080:	add	lr, lr, #48	; 0x30
   20084:	orr	ip, ip, r9, lsl #24
   20088:	str	ip, [lr]
   2008c:	add	lr, sp, #6336	; 0x18c0
   20090:	add	lr, lr, #16
   20094:	lsr	ip, r8, #7
   20098:	str	ip, [sp, #1088]	; 0x440
   2009c:	lsr	ip, r9, #1
   200a0:	ldrd	r8, [lr]
   200a4:	add	lr, sp, #6336	; 0x18c0
   200a8:	add	lr, lr, #24
   200ac:	adds	r2, r2, r6
   200b0:	adc	r3, r3, r7
   200b4:	ldrd	r6, [lr]
   200b8:	add	lr, sp, #6336	; 0x18c0
   200bc:	add	lr, lr, #8
   200c0:	eor	r8, r8, r6
   200c4:	eor	r9, r9, r7
   200c8:	ldrd	r6, [lr]
   200cc:	add	lr, sp, #6336	; 0x18c0
   200d0:	add	lr, lr, #32
   200d4:	eor	r6, r6, r0
   200d8:	eor	r7, r7, r1
   200dc:	mov	r0, r6
   200e0:	mov	r1, r7
   200e4:	ldrd	r6, [lr]
   200e8:	add	lr, sp, #6336	; 0x18c0
   200ec:	add	lr, lr, #44	; 0x2c
   200f0:	eor	r6, r6, r8
   200f4:	eor	r7, r7, r9
   200f8:	mov	r8, r6
   200fc:	mov	r9, r7
   20100:	ldrd	r6, [sp, #80]	; 0x50
   20104:	adds	r2, r2, r0
   20108:	add	r0, sp, #7232	; 0x1c40
   2010c:	orr	ip, ip, r6, lsl #31
   20110:	str	ip, [lr]
   20114:	add	lr, sp, #6336	; 0x18c0
   20118:	lsr	ip, r7, #8
   2011c:	add	lr, lr, #52	; 0x34
   20120:	orr	ip, ip, r6, lsl #24
   20124:	str	ip, [lr]
   20128:	ldr	ip, [sp, #1088]	; 0x440
   2012c:	add	lr, sp, #7232	; 0x1c40
   20130:	add	lr, lr, #16
   20134:	orr	ip, ip, r7, lsl #25
   20138:	str	ip, [sp, #1088]	; 0x440
   2013c:	ldr	lr, [lr]
   20140:	add	ip, sp, #7232	; 0x1c40
   20144:	add	ip, ip, #16
   20148:	add	r0, r0, #20
   2014c:	ldr	ip, [ip]
   20150:	lsr	lr, lr, #6
   20154:	str	lr, [sp, #1096]	; 0x448
   20158:	ldr	lr, [r0]
   2015c:	add	r0, sp, #6336	; 0x18c0
   20160:	add	r0, r0, #56	; 0x38
   20164:	lsr	ip, ip, #19
   20168:	adc	r3, r3, r1
   2016c:	orr	ip, ip, lr, lsl #13
   20170:	add	r1, sp, #7232	; 0x1c40
   20174:	str	ip, [r0]
   20178:	add	r1, r1, #20
   2017c:	add	r0, sp, #7232	; 0x1c40
   20180:	add	r0, r0, #16
   20184:	ldr	r1, [r1]
   20188:	ldrd	r6, [sp, #56]	; 0x38
   2018c:	lsr	ip, lr, #19
   20190:	ldr	lr, [r0]
   20194:	add	r0, sp, #6400	; 0x1900
   20198:	add	r0, r0, #4
   2019c:	lsl	r1, r1, #3
   201a0:	and	r6, r6, sl
   201a4:	orr	r1, r1, lr, lsr #29
   201a8:	str	r1, [r0]
   201ac:	orr	r4, r4, r6
   201b0:	add	r1, sp, #6336	; 0x18c0
   201b4:	add	r6, sp, #6336	; 0x18c0
   201b8:	and	r7, r7, fp
   201bc:	add	r6, r6, #48	; 0x30
   201c0:	add	r1, r1, #40	; 0x28
   201c4:	adds	r4, r4, r8
   201c8:	orr	r5, r5, r7
   201cc:	adc	r5, r5, r9
   201d0:	ldrd	r0, [r1]
   201d4:	ldrd	r8, [r6]
   201d8:	ldr	r7, [sp, #84]	; 0x54
   201dc:	add	r6, sp, #7232	; 0x1c40
   201e0:	add	r6, r6, #20
   201e4:	eor	r1, r1, r9
   201e8:	lsr	r7, r7, #7
   201ec:	ldr	r9, [r6]
   201f0:	str	r7, [sp, #1092]	; 0x444
   201f4:	ldr	r7, [sp, #1096]	; 0x448
   201f8:	eor	r0, r0, r8
   201fc:	orr	r7, r7, r9, lsl #26
   20200:	str	r7, [sp, #1096]	; 0x448
   20204:	ldrd	r6, [sp, #24]
   20208:	lsl	lr, lr, #3
   2020c:	adds	r6, r6, r2
   20210:	mov	r8, r6
   20214:	adc	r7, r7, r3
   20218:	adds	r6, r4, r2
   2021c:	mov	r9, r7
   20220:	adc	r7, r5, r3
   20224:	add	r3, sp, #7232	; 0x1c40
   20228:	add	r3, r3, #16
   2022c:	add	r2, sp, #6336	; 0x18c0
   20230:	ldr	r3, [r3]
   20234:	add	r2, r2, #60	; 0x3c
   20238:	strd	r6, [sp, #24]
   2023c:	orr	r3, ip, r3, lsl #13
   20240:	str	r3, [r2]
   20244:	add	r3, sp, #7232	; 0x1c40
   20248:	add	r3, r3, #20
   2024c:	add	r2, sp, #6400	; 0x1900
   20250:	ldr	r3, [r3]
   20254:	add	ip, sp, #1088	; 0x440
   20258:	add	ip, ip, #8
   2025c:	orr	r3, lr, r3, lsr #29
   20260:	str	r3, [r2]
   20264:	add	r3, sp, #1088	; 0x440
   20268:	ldrd	r2, [r3]
   2026c:	eor	r3, r3, r1
   20270:	add	r1, sp, #7232	; 0x1c40
   20274:	add	r1, r1, #20
   20278:	eor	r2, r2, r0
   2027c:	ldr	r1, [r1]
   20280:	lsr	r1, r1, #6
   20284:	str	r1, [sp, #1100]	; 0x44c
   20288:	add	r1, sp, #6336	; 0x18c0
   2028c:	add	r1, r1, #56	; 0x38
   20290:	ldrd	r6, [r1]
   20294:	add	r1, sp, #6400	; 0x1900
   20298:	ldrd	r0, [r1]
   2029c:	strd	r8, [sp, #64]	; 0x40
   202a0:	eor	r6, r6, r0
   202a4:	eor	r7, r7, r1
   202a8:	ldrd	r0, [sp, #168]	; 0xa8
   202ac:	mov	r4, r6
   202b0:	mov	r5, r7
   202b4:	ldrd	r6, [ip]
   202b8:	adds	r0, r0, r2
   202bc:	mov	r2, r0
   202c0:	eor	r6, r6, r4
   202c4:	lsr	r0, r8, #14
   202c8:	eor	r7, r7, r5
   202cc:	orr	lr, r0, r9, lsl #18
   202d0:	mov	r4, r6
   202d4:	mov	r5, r7
   202d8:	add	r0, sp, #6400	; 0x1900
   202dc:	ldrd	r6, [sp, #96]	; 0x60
   202e0:	add	r0, r0, #8
   202e4:	adc	r1, r1, r3
   202e8:	str	lr, [r0]
   202ec:	adds	r6, r6, r2
   202f0:	mov	r3, r1
   202f4:	add	r0, sp, #6400	; 0x1900
   202f8:	adc	r7, r7, r3
   202fc:	lsr	r1, r8, #18
   20300:	ldr	ip, [sp, #24]
   20304:	add	r0, r0, #16
   20308:	mov	r2, r6
   2030c:	mov	r3, r7
   20310:	orr	r1, r1, r9, lsl #14
   20314:	ldrd	r6, [sp, #24]
   20318:	str	r1, [r0]
   2031c:	add	r0, sp, #6400	; 0x1900
   20320:	add	r0, r0, #32
   20324:	lsr	ip, ip, #28
   20328:	adds	r6, r2, r4
   2032c:	orr	ip, ip, r7, lsl #4
   20330:	str	ip, [r0]
   20334:	lsl	r1, r7, #30
   20338:	ldr	ip, [sp, #24]
   2033c:	adc	r7, r3, r5
   20340:	add	r3, sp, #7232	; 0x1c40
   20344:	add	r0, sp, #6400	; 0x1900
   20348:	add	r3, r3, #32
   2034c:	add	r0, r0, #44	; 0x2c
   20350:	add	r2, sp, #6400	; 0x1900
   20354:	strd	r6, [r3]
   20358:	lsr	lr, r9, #14
   2035c:	ldrd	r6, [sp, #24]
   20360:	orr	r1, r1, ip, lsr #2
   20364:	add	r2, r2, #12
   20368:	str	r1, [r0]
   2036c:	orr	r1, lr, r8, lsl #18
   20370:	str	r1, [r2]
   20374:	add	r2, sp, #6400	; 0x1900
   20378:	lsl	r0, r9, #23
   2037c:	lsr	ip, r9, #18
   20380:	add	r2, r2, #20
   20384:	mov	r9, r7
   20388:	lsl	r4, r6, #30
   2038c:	orr	ip, ip, r8, lsl #14
   20390:	str	ip, [r2]
   20394:	add	lr, sp, #6400	; 0x1900
   20398:	orr	ip, r4, r9, lsr #2
   2039c:	ldrd	r4, [sp, #64]	; 0x40
   203a0:	add	lr, lr, #40	; 0x28
   203a4:	str	ip, [lr]
   203a8:	orr	ip, r0, r4, lsr #9
   203ac:	add	r0, sp, #6400	; 0x1900
   203b0:	add	r0, r0, #28
   203b4:	mov	r8, r6
   203b8:	str	ip, [r0]
   203bc:	add	r2, sp, #6400	; 0x1900
   203c0:	add	ip, sp, #6400	; 0x1900
   203c4:	lsr	r3, r7, #28
   203c8:	lsl	r1, r7, #25
   203cc:	add	r2, r2, #36	; 0x24
   203d0:	add	ip, ip, #52	; 0x34
   203d4:	orr	r3, r3, r6, lsl #4
   203d8:	orr	r1, r1, r8, lsr #7
   203dc:	ldrd	r6, [sp, #8]
   203e0:	str	r1, [ip]
   203e4:	str	r3, [r2]
   203e8:	add	ip, sp, #7232	; 0x1c40
   203ec:	ldrd	r2, [sp, #16]
   203f0:	add	ip, ip, #32
   203f4:	lsl	r1, r8, #25
   203f8:	strd	r2, [sp, #32]
   203fc:	add	r9, pc, #892	; 0x37c
   20400:	ldrd	r8, [r9]
   20404:	eor	r2, r2, r6
   20408:	eor	r3, r3, r7
   2040c:	ldrd	r6, [ip]
   20410:	lsl	r0, r4, #23
   20414:	and	r4, r4, r2
   20418:	adds	r8, r8, r6
   2041c:	adc	r9, r9, r7
   20420:	mov	r7, r9
   20424:	mov	r9, r5
   20428:	mov	r6, r8
   2042c:	orr	lr, r0, r9, lsr #9
   20430:	add	r0, sp, #6400	; 0x1900
   20434:	add	r0, r0, #24
   20438:	ldrd	r8, [sp, #24]
   2043c:	str	lr, [r0]
   20440:	add	r0, sp, #6400	; 0x1900
   20444:	add	r0, r0, #48	; 0x30
   20448:	orr	r1, r1, r9, lsr #7
   2044c:	str	r1, [r0]
   20450:	ldrd	r0, [sp, #48]	; 0x30
   20454:	and	r5, r5, r3
   20458:	mov	r3, r5
   2045c:	adds	r0, r0, r6
   20460:	adc	r1, r1, r7
   20464:	mov	r6, r0
   20468:	mov	r7, r1
   2046c:	ldrd	r0, [sp, #32]
   20470:	mov	r2, r4
   20474:	add	lr, sp, #6400	; 0x1900
   20478:	eor	r1, r1, r3
   2047c:	ldrd	r4, [sp, #56]	; 0x38
   20480:	mov	r3, r1
   20484:	add	r1, sp, #6400	; 0x1900
   20488:	add	lr, lr, #16
   2048c:	add	r1, r1, #8
   20490:	eor	r0, r0, r2
   20494:	mov	r2, r0
   20498:	ldr	ip, [sp, #40]	; 0x28
   2049c:	orr	r4, r4, r8
   204a0:	ldrd	r0, [r1]
   204a4:	orr	r5, r5, r9
   204a8:	ldrd	r8, [lr]
   204ac:	add	lr, sp, #6400	; 0x1900
   204b0:	add	lr, lr, #56	; 0x38
   204b4:	eor	r0, r0, r8
   204b8:	eor	r1, r1, r9
   204bc:	ldrd	r8, [sp, #40]	; 0x28
   204c0:	lsr	ip, ip, #1
   204c4:	and	r4, r4, sl
   204c8:	orr	ip, ip, r9, lsl #31
   204cc:	str	ip, [lr]
   204d0:	lsr	ip, r8, #8
   204d4:	add	lr, sp, #6464	; 0x1940
   204d8:	orr	ip, ip, r9, lsl #24
   204dc:	str	ip, [lr]
   204e0:	lsr	ip, r8, #7
   204e4:	adds	r8, r2, r6
   204e8:	str	ip, [sp, #1104]	; 0x450
   204ec:	add	lr, sp, #6400	; 0x1900
   204f0:	lsr	ip, r9, #1
   204f4:	adc	r9, r3, r7
   204f8:	add	r3, sp, #6400	; 0x1900
   204fc:	add	lr, lr, #40	; 0x28
   20500:	add	r3, r3, #32
   20504:	ldrd	r6, [lr]
   20508:	ldrd	r2, [r3]
   2050c:	strd	r8, [sp, #32]
   20510:	add	lr, sp, #6400	; 0x1900
   20514:	eor	r3, r3, r7
   20518:	mov	r9, r3
   2051c:	add	r3, sp, #6400	; 0x1900
   20520:	add	r3, r3, #24
   20524:	eor	r2, r2, r6
   20528:	mov	r8, r2
   2052c:	ldrd	r2, [r3]
   20530:	add	lr, lr, #60	; 0x3c
   20534:	ldrd	r6, [sp, #56]	; 0x38
   20538:	eor	r3, r3, r1
   2053c:	mov	r1, r3
   20540:	add	r3, sp, #6400	; 0x1900
   20544:	add	r3, r3, #48	; 0x30
   20548:	eor	r2, r2, r0
   2054c:	mov	r0, r2
   20550:	ldrd	r2, [r3]
   20554:	and	r5, r5, fp
   20558:	eor	r2, r2, r8
   2055c:	eor	r3, r3, r9
   20560:	mov	r8, r2
   20564:	mov	r9, r3
   20568:	ldrd	r2, [sp, #40]	; 0x28
   2056c:	orr	ip, ip, r2, lsl #31
   20570:	str	ip, [lr]
   20574:	add	lr, sp, #6464	; 0x1940
   20578:	lsr	ip, r3, #8
   2057c:	add	lr, lr, #4
   20580:	orr	ip, ip, r2, lsl #24
   20584:	str	ip, [lr]
   20588:	ldr	ip, [sp, #1104]	; 0x450
   2058c:	orr	r3, ip, r3, lsl #25
   20590:	str	r3, [sp, #1104]	; 0x450
   20594:	ldrd	r2, [sp, #24]
   20598:	and	r7, r7, r3
   2059c:	add	r3, sp, #7232	; 0x1c40
   205a0:	add	r3, r3, #24
   205a4:	and	r6, r6, r2
   205a8:	ldr	r3, [r3]
   205ac:	orr	r4, r4, r6
   205b0:	add	r6, sp, #6464	; 0x1940
   205b4:	lsr	ip, r3, #19
   205b8:	add	r3, sp, #7232	; 0x1c40
   205bc:	add	r3, r3, #24
   205c0:	orr	r5, r5, r7
   205c4:	ldr	r3, [r3]
   205c8:	ldr	r7, [sp, #44]	; 0x2c
   205cc:	lsr	r3, r3, #6
   205d0:	str	r3, [sp, #1112]	; 0x458
   205d4:	ldrd	r2, [sp, #32]
   205d8:	lsr	r7, r7, #7
   205dc:	str	r7, [sp, #1108]	; 0x454
   205e0:	adds	r2, r2, r0
   205e4:	add	r0, sp, #7232	; 0x1c40
   205e8:	add	r0, r0, #28
   205ec:	ldr	lr, [r0]
   205f0:	add	r0, sp, #6464	; 0x1940
   205f4:	add	r0, r0, #8
   205f8:	adc	r3, r3, r1
   205fc:	orr	ip, ip, lr, lsl #13
   20600:	add	r1, sp, #7232	; 0x1c40
   20604:	str	ip, [r0]
   20608:	add	r1, r1, #28
   2060c:	add	r0, sp, #7232	; 0x1c40
   20610:	add	r0, r0, #24
   20614:	ldr	r1, [r1]
   20618:	lsr	ip, lr, #19
   2061c:	ldr	lr, [r0]
   20620:	add	r0, sp, #6464	; 0x1940
   20624:	add	r0, r0, #20
   20628:	lsl	r1, r1, #3
   2062c:	orr	r1, r1, lr, lsr #29
   20630:	str	r1, [r0]
   20634:	add	r1, sp, #6400	; 0x1900
   20638:	add	r1, r1, #56	; 0x38
   2063c:	adds	r4, r4, r8
   20640:	adc	r5, r5, r9
   20644:	ldrd	r0, [r1]
   20648:	ldrd	r8, [r6]
   2064c:	add	r6, sp, #7232	; 0x1c40
   20650:	add	r6, r6, #28
   20654:	eor	r1, r1, r9
   20658:	ldr	r7, [sp, #1112]	; 0x458
   2065c:	ldr	r9, [r6]
   20660:	eor	r0, r0, r8
   20664:	lsl	lr, lr, #3
   20668:	orr	r7, r7, r9, lsl #26
   2066c:	ldrd	r8, [sp, #72]	; 0x48
   20670:	str	r7, [sp, #1112]	; 0x458
   20674:	adds	r8, r8, r2
   20678:	adc	r9, r9, r3
   2067c:	adds	r6, r4, r2
   20680:	adc	r7, r5, r3
   20684:	add	r3, sp, #7232	; 0x1c40
   20688:	add	r3, r3, #24
   2068c:	add	r2, sp, #6464	; 0x1940
   20690:	ldr	r3, [r3]
   20694:	add	r2, r2, #12
   20698:	strd	r6, [sp, #48]	; 0x30
   2069c:	orr	r3, ip, r3, lsl #13
   206a0:	str	r3, [r2]
   206a4:	add	r3, sp, #7232	; 0x1c40
   206a8:	add	r3, r3, #28
   206ac:	add	r2, sp, #6464	; 0x1940
   206b0:	ldr	r3, [r3]
   206b4:	add	r2, r2, #16
   206b8:	add	ip, sp, #6464	; 0x1940
   206bc:	orr	r3, lr, r3, lsr #29
   206c0:	str	r3, [r2]
   206c4:	add	r3, sp, #1104	; 0x450
   206c8:	add	ip, ip, #16
   206cc:	ldrd	r2, [r3]
   206d0:	ldrd	r6, [ip]
   206d4:	eor	r3, r3, r1
   206d8:	add	r1, sp, #7232	; 0x1c40
   206dc:	add	r1, r1, #28
   206e0:	eor	r2, r2, r0
   206e4:	ldr	r1, [r1]
   206e8:	lsr	r1, r1, #6
   206ec:	str	r1, [sp, #1116]	; 0x45c
   206f0:	add	r1, sp, #6464	; 0x1940
   206f4:	add	r1, r1, #8
   206f8:	ldrd	r0, [r1]
   206fc:	eor	r0, r0, r6
   20700:	eor	r1, r1, r7
   20704:	mov	r4, r0
   20708:	mov	r5, r1
   2070c:	ldrd	r0, [sp, #80]	; 0x50
   20710:	adds	r0, r0, r2
   20714:	adc	r1, r1, r3
   20718:	add	r3, sp, #1104	; 0x450
   2071c:	add	r3, r3, #8
   20720:	mov	r6, r0
   20724:	ldrd	r2, [r3]
   20728:	lsr	r0, r8, #14
   2072c:	orr	lr, r0, r9, lsl #18
   20730:	eor	r2, r2, r4
   20734:	eor	r3, r3, r5
   20738:	add	r0, sp, #6464	; 0x1940
   2073c:	strd	r2, [sp, #32]
   20740:	add	r3, sp, #7168	; 0x1c00
   20744:	add	r3, r3, #48	; 0x30
   20748:	add	r0, r0, #24
   2074c:	ldrd	r2, [r3]
   20750:	str	lr, [r0]
   20754:	mov	r7, r1
   20758:	adds	r4, r6, r2
   2075c:	lsr	r0, r9, #14
   20760:	adc	r5, r7, r3
   20764:	mov	r7, r0
   20768:	add	r0, sp, #6464	; 0x1940
   2076c:	mov	r2, r4
   20770:	mov	r3, r5
   20774:	lsr	r1, r8, #18
   20778:	ldrd	r4, [sp, #48]	; 0x30
   2077c:	b	20790 <abort@plt+0x102b0>
   20780:	cdplt	13, 15, cr0, cr9, cr14, {5}
   20784:	teqne	pc, r4, lsl #16
   20788:	tstne	ip, #7077888	; 0x6c0000
   2078c:	blne	1c63468 <stderr@@GLIBC_2.4+0x1c2f420>
   20790:	add	r0, r0, #32
   20794:	orr	r1, r1, r9, lsl #14
   20798:	str	r1, [r0]
   2079c:	add	r0, sp, #6464	; 0x1940
   207a0:	lsr	ip, r4, #28
   207a4:	add	r0, r0, #48	; 0x30
   207a8:	orr	ip, ip, r5, lsl #4
   207ac:	str	ip, [r0]
   207b0:	add	r0, sp, #6464	; 0x1940
   207b4:	lsl	r1, r5, #30
   207b8:	add	r0, r0, #60	; 0x3c
   207bc:	orr	r1, r1, r4, lsr #2
   207c0:	str	r1, [r0]
   207c4:	lsr	r0, r9, #18
   207c8:	mov	r6, r0
   207cc:	ldrd	r0, [sp, #32]
   207d0:	lsr	lr, r5, #28
   207d4:	lsl	ip, r4, #30
   207d8:	adds	r0, r0, r2
   207dc:	adc	r1, r1, r3
   207e0:	add	r3, sp, #7232	; 0x1c40
   207e4:	add	r3, r3, #40	; 0x28
   207e8:	strd	r0, [r3]
   207ec:	add	r1, sp, #6464	; 0x1940
   207f0:	add	r1, r1, #28
   207f4:	add	r0, sp, #6464	; 0x1940
   207f8:	orr	r3, r7, r8, lsl #18
   207fc:	add	r0, r0, #36	; 0x24
   20800:	str	r3, [r1]
   20804:	orr	r1, r6, r8, lsl #14
   20808:	str	r1, [r0]
   2080c:	mov	r7, r5
   20810:	orr	r1, lr, r4, lsl #4
   20814:	add	lr, sp, #6464	; 0x1940
   20818:	add	lr, lr, #56	; 0x38
   2081c:	lsl	r2, r9, #23
   20820:	orr	ip, ip, r7, lsr #2
   20824:	str	ip, [lr]
   20828:	orr	ip, r2, r8, lsr #9
   2082c:	add	r2, sp, #6464	; 0x1940
   20830:	add	r2, r2, #44	; 0x2c
   20834:	mov	r6, r4
   20838:	str	ip, [r2]
   2083c:	add	r0, sp, #6464	; 0x1940
   20840:	add	ip, sp, #6528	; 0x1980
   20844:	lsl	r3, r5, #25
   20848:	add	r0, r0, #52	; 0x34
   2084c:	add	ip, ip, #4
   20850:	orr	r3, r3, r6, lsr #7
   20854:	ldrd	r4, [sp, #8]
   20858:	str	r3, [ip]
   2085c:	str	r1, [r0]
   20860:	add	ip, sp, #7232	; 0x1c40
   20864:	ldrd	r0, [sp, #64]	; 0x40
   20868:	add	ip, ip, #40	; 0x28
   2086c:	lsl	r3, r6, #25
   20870:	eor	r0, r0, r4
   20874:	eor	r1, r1, r5
   20878:	sub	r7, pc, #248	; 0xf8
   2087c:	ldrd	r6, [r7]
   20880:	ldrd	r4, [ip]
   20884:	lsl	r2, r8, #23
   20888:	orr	lr, r2, r9, lsr #9
   2088c:	adds	r6, r6, r4
   20890:	add	r2, sp, #6464	; 0x1940
   20894:	adc	r7, r7, r5
   20898:	mov	r4, r8
   2089c:	mov	r5, r9
   208a0:	strd	r8, [sp, #72]	; 0x48
   208a4:	add	r2, r2, #40	; 0x28
   208a8:	ldrd	r8, [sp, #48]	; 0x30
   208ac:	str	lr, [r2]
   208b0:	add	r2, sp, #6528	; 0x1980
   208b4:	orr	r3, r3, r9, lsr #7
   208b8:	str	r3, [r2]
   208bc:	ldrd	r2, [sp, #24]
   208c0:	add	lr, sp, #6464	; 0x1940
   208c4:	and	r4, r4, r0
   208c8:	orr	r2, r2, r8
   208cc:	orr	r3, r3, r9
   208d0:	ldrd	r8, [sp, #16]
   208d4:	and	r5, r5, r1
   208d8:	add	lr, lr, #24
   208dc:	adds	r8, r8, r6
   208e0:	adc	r9, r9, r7
   208e4:	mov	r6, r8
   208e8:	mov	r7, r9
   208ec:	ldrd	r8, [sp, #8]
   208f0:	ldr	ip, [sp, #104]	; 0x68
   208f4:	eor	r8, r8, r4
   208f8:	eor	r9, r9, r5
   208fc:	mov	r0, r8
   20900:	mov	r1, r9
   20904:	ldrd	r8, [lr]
   20908:	add	lr, sp, #6464	; 0x1940
   2090c:	add	lr, lr, #32
   20910:	ldrd	r4, [lr]
   20914:	add	lr, sp, #6528	; 0x1980
   20918:	add	lr, lr, #8
   2091c:	eor	r8, r8, r4
   20920:	eor	r9, r9, r5
   20924:	mov	r4, r8
   20928:	mov	r5, r9
   2092c:	ldrd	r8, [sp, #56]	; 0x38
   20930:	lsr	ip, ip, #1
   20934:	adds	r0, r0, r6
   20938:	and	r8, r8, r2
   2093c:	and	r9, r9, r3
   20940:	mov	r2, r8
   20944:	mov	r3, r9
   20948:	ldrd	r8, [sp, #104]	; 0x68
   2094c:	adc	r1, r1, r7
   20950:	orr	ip, ip, r9, lsl #31
   20954:	str	ip, [lr]
   20958:	add	lr, sp, #6528	; 0x1980
   2095c:	lsr	ip, r8, #8
   20960:	add	lr, lr, #16
   20964:	orr	ip, ip, r9, lsl #24
   20968:	str	ip, [lr]
   2096c:	add	lr, sp, #6464	; 0x1940
   20970:	add	lr, lr, #48	; 0x30
   20974:	lsr	ip, r8, #7
   20978:	str	ip, [sp, #1120]	; 0x460
   2097c:	lsr	ip, r9, #1
   20980:	ldrd	r8, [lr]
   20984:	add	lr, sp, #6464	; 0x1940
   20988:	add	lr, lr, #56	; 0x38
   2098c:	ldrd	r6, [lr]
   20990:	add	lr, sp, #6464	; 0x1940
   20994:	add	lr, lr, #40	; 0x28
   20998:	eor	r8, r8, r6
   2099c:	eor	r9, r9, r7
   209a0:	ldrd	r6, [lr]
   209a4:	add	lr, sp, #6528	; 0x1980
   209a8:	eor	r6, r6, r4
   209ac:	eor	r7, r7, r5
   209b0:	mov	r4, r6
   209b4:	mov	r5, r7
   209b8:	ldrd	r6, [lr]
   209bc:	add	lr, sp, #6528	; 0x1980
   209c0:	add	lr, lr, #12
   209c4:	eor	r6, r6, r8
   209c8:	eor	r7, r7, r9
   209cc:	ldrd	r8, [sp, #48]	; 0x30
   209d0:	strd	r6, [sp, #16]
   209d4:	ldrd	r6, [sp, #104]	; 0x68
   209d8:	adds	r0, r0, r4
   209dc:	adc	r1, r1, r5
   209e0:	orr	ip, ip, r6, lsl #31
   209e4:	str	ip, [lr]
   209e8:	add	lr, sp, #6528	; 0x1980
   209ec:	lsr	ip, r7, #8
   209f0:	add	lr, lr, #20
   209f4:	orr	ip, ip, r6, lsl #24
   209f8:	str	ip, [lr]
   209fc:	add	lr, sp, #7232	; 0x1c40
   20a00:	add	lr, lr, #32
   20a04:	ldr	ip, [sp, #1120]	; 0x460
   20a08:	ldr	lr, [lr]
   20a0c:	orr	ip, ip, r7, lsl #25
   20a10:	str	ip, [sp, #1120]	; 0x460
   20a14:	lsr	lr, lr, #6
   20a18:	str	lr, [sp, #1128]	; 0x468
   20a1c:	add	ip, sp, #7232	; 0x1c40
   20a20:	add	lr, sp, #7232	; 0x1c40
   20a24:	ldrd	r6, [sp, #24]
   20a28:	add	ip, ip, #32
   20a2c:	add	lr, lr, #36	; 0x24
   20a30:	ldr	ip, [ip]
   20a34:	ldr	lr, [lr]
   20a38:	ldrd	r4, [sp, #16]
   20a3c:	and	r6, r6, r8
   20a40:	orr	r2, r2, r6
   20a44:	adds	r4, r4, r2
   20a48:	mov	r2, r4
   20a4c:	add	r4, sp, #6528	; 0x1980
   20a50:	add	r4, r4, #8
   20a54:	and	r7, r7, r9
   20a58:	ldrd	r8, [r4]
   20a5c:	add	r4, sp, #6528	; 0x1980
   20a60:	add	r4, r4, #16
   20a64:	orr	r3, r3, r7
   20a68:	ldrd	r6, [r4]
   20a6c:	lsr	ip, ip, #19
   20a70:	lsl	lr, lr, #3
   20a74:	eor	r9, r9, r7
   20a78:	ldr	r7, [sp, #108]	; 0x6c
   20a7c:	eor	r8, r8, r6
   20a80:	add	r6, sp, #7232	; 0x1c40
   20a84:	add	r6, r6, #36	; 0x24
   20a88:	lsr	r7, r7, #7
   20a8c:	str	r7, [sp, #1124]	; 0x464
   20a90:	ldr	r7, [r6]
   20a94:	add	r6, sp, #6528	; 0x1980
   20a98:	add	r6, r6, #24
   20a9c:	orr	ip, ip, r7, lsl #13
   20aa0:	str	ip, [r6]
   20aa4:	add	r6, sp, #7232	; 0x1c40
   20aa8:	add	r6, r6, #32
   20aac:	lsr	ip, r7, #19
   20ab0:	ldr	r7, [r6]
   20ab4:	add	r6, sp, #6528	; 0x1980
   20ab8:	add	r6, r6, #36	; 0x24
   20abc:	orr	lr, lr, r7, lsr #29
   20ac0:	str	lr, [r6]
   20ac4:	add	r6, sp, #7232	; 0x1c40
   20ac8:	add	r6, r6, #36	; 0x24
   20acc:	adc	r5, r5, r3
   20ad0:	mov	r3, r5
   20ad4:	mov	r5, r9
   20ad8:	ldr	r9, [r6]
   20adc:	lsl	lr, r7, #3
   20ae0:	ldr	r7, [sp, #1128]	; 0x468
   20ae4:	adds	r6, sl, r0
   20ae8:	orr	r7, r7, r9, lsl #26
   20aec:	mov	r4, r8
   20af0:	str	r7, [sp, #1128]	; 0x468
   20af4:	adc	r7, fp, r1
   20af8:	adds	r8, r2, r0
   20afc:	adc	r9, r3, r1
   20b00:	add	r1, sp, #7232	; 0x1c40
   20b04:	add	r1, r1, #32
   20b08:	add	r0, sp, #6528	; 0x1980
   20b0c:	ldr	r1, [r1]
   20b10:	add	r0, r0, #28
   20b14:	add	r3, sp, #1120	; 0x460
   20b18:	orr	r1, ip, r1, lsl #13
   20b1c:	str	r1, [r0]
   20b20:	add	r1, sp, #7232	; 0x1c40
   20b24:	add	r1, r1, #36	; 0x24
   20b28:	add	r0, sp, #6528	; 0x1980
   20b2c:	ldr	r1, [r1]
   20b30:	add	r0, r0, #32
   20b34:	ldrd	r2, [r3]
   20b38:	orr	r1, lr, r1, lsr #29
   20b3c:	str	r1, [r0]
   20b40:	add	r1, sp, #7232	; 0x1c40
   20b44:	add	r1, r1, #36	; 0x24
   20b48:	eor	r2, r2, r4
   20b4c:	ldr	r1, [r1]
   20b50:	eor	r3, r3, r5
   20b54:	add	ip, sp, #6528	; 0x1980
   20b58:	lsr	r1, r1, #6
   20b5c:	str	r1, [sp, #1132]	; 0x46c
   20b60:	ldrd	r0, [sp, #40]	; 0x28
   20b64:	add	ip, ip, #32
   20b68:	mov	sl, r8
   20b6c:	adds	r0, r0, r2
   20b70:	adc	r1, r1, r3
   20b74:	mov	r3, r1
   20b78:	add	r1, sp, #6528	; 0x1980
   20b7c:	add	r1, r1, #24
   20b80:	mov	fp, r9
   20b84:	strd	r6, [sp, #32]
   20b88:	ldrd	r8, [ip]
   20b8c:	mov	r2, r0
   20b90:	lsr	lr, r6, #14
   20b94:	ldrd	r0, [r1]
   20b98:	lsr	ip, r6, #18
   20b9c:	add	r6, sp, #7168	; 0x1c00
   20ba0:	add	r6, r6, #56	; 0x38
   20ba4:	eor	r0, r0, r8
   20ba8:	eor	r1, r1, r9
   20bac:	ldrd	r8, [r6]
   20bb0:	add	r6, sp, #1120	; 0x460
   20bb4:	add	r6, r6, #8
   20bb8:	adds	r8, r8, r2
   20bbc:	adc	r9, r9, r3
   20bc0:	mov	r2, r8
   20bc4:	mov	r3, r9
   20bc8:	ldrd	r8, [r6]
   20bcc:	mov	r4, r0
   20bd0:	mov	r5, r1
   20bd4:	eor	r8, r8, r4
   20bd8:	eor	r9, r9, r5
   20bdc:	mov	r4, r8
   20be0:	mov	r5, r9
   20be4:	ldrd	r8, [sp, #32]
   20be8:	add	r7, sp, #6528	; 0x1980
   20bec:	add	r7, r7, #40	; 0x28
   20bf0:	orr	lr, lr, r9, lsl #18
   20bf4:	str	lr, [r7]
   20bf8:	add	r7, sp, #6528	; 0x1980
   20bfc:	add	r7, r7, #48	; 0x30
   20c00:	lsr	r6, sl, #28
   20c04:	orr	ip, ip, r9, lsl #14
   20c08:	str	ip, [r7]
   20c0c:	orr	ip, r6, fp, lsl #4
   20c10:	add	r6, sp, #6592	; 0x19c0
   20c14:	lsl	lr, fp, #30
   20c18:	str	ip, [r6]
   20c1c:	orr	ip, lr, sl, lsr #2
   20c20:	add	lr, sp, #6592	; 0x19c0
   20c24:	add	lr, lr, #12
   20c28:	adds	r8, r2, r4
   20c2c:	lsr	r6, r9, #14
   20c30:	str	ip, [lr]
   20c34:	lsr	lr, r9, #18
   20c38:	adc	r9, r3, r5
   20c3c:	add	r3, sp, #7232	; 0x1c40
   20c40:	add	r3, r3, #48	; 0x30
   20c44:	strd	r8, [r3]
   20c48:	ldrd	r8, [sp, #32]
   20c4c:	add	r5, sp, #6528	; 0x1980
   20c50:	add	r5, r5, #44	; 0x2c
   20c54:	orr	r3, r6, r8, lsl #18
   20c58:	str	r3, [r5]
   20c5c:	add	r5, sp, #6528	; 0x1980
   20c60:	add	r5, r5, #52	; 0x34
   20c64:	lsr	r4, fp, #28
   20c68:	orr	lr, lr, r8, lsl #14
   20c6c:	str	lr, [r5]
   20c70:	orr	lr, r4, sl, lsl #4
   20c74:	add	r4, sp, #6592	; 0x19c0
   20c78:	add	r4, r4, #4
   20c7c:	str	lr, [r4]
   20c80:	ldrd	r4, [sp, #64]	; 0x40
   20c84:	ldrd	r6, [sp, #72]	; 0x48
   20c88:	lsl	r2, r9, #23
   20c8c:	mov	r8, r4
   20c90:	mov	r9, r5
   20c94:	eor	r8, r8, r6
   20c98:	eor	r9, r9, r7
   20c9c:	add	lr, sp, #6592	; 0x19c0
   20ca0:	ldrd	r6, [sp, #32]
   20ca4:	lsl	ip, sl, #30
   20ca8:	add	lr, lr, #8
   20cac:	orr	ip, ip, fp, lsr #2
   20cb0:	str	ip, [lr]
   20cb4:	orr	ip, r2, r6, lsr #9
   20cb8:	add	r2, sp, #6528	; 0x1980
   20cbc:	add	r2, r2, #60	; 0x3c
   20cc0:	str	ip, [r2]
   20cc4:	add	ip, sp, #6592	; 0x19c0
   20cc8:	lsl	r3, fp, #25
   20ccc:	add	ip, ip, #20
   20cd0:	orr	r3, r3, sl, lsr #7
   20cd4:	str	r3, [ip]
   20cd8:	add	ip, sp, #7232	; 0x1c40
   20cdc:	add	ip, ip, #48	; 0x30
   20ce0:	add	r1, pc, #904	; 0x388
   20ce4:	ldrd	r0, [r1]
   20ce8:	lsl	r2, r6, #23
   20cec:	ldrd	r6, [ip]
   20cf0:	ldr	ip, [sp, #36]	; 0x24
   20cf4:	lsl	r3, sl, #25
   20cf8:	adds	r6, r6, r0
   20cfc:	adc	r7, r7, r1
   20d00:	mov	r0, r6
   20d04:	mov	r1, r7
   20d08:	orr	ip, r2, ip, lsr #9
   20d0c:	ldrd	r6, [sp, #32]
   20d10:	add	r2, sp, #6528	; 0x1980
   20d14:	add	r2, r2, #56	; 0x38
   20d18:	and	r6, r6, r8
   20d1c:	str	ip, [r2]
   20d20:	and	r7, r7, r9
   20d24:	add	r2, sp, #6592	; 0x19c0
   20d28:	mov	r8, r6
   20d2c:	mov	r9, r7
   20d30:	add	r2, r2, #16
   20d34:	ldrd	r6, [sp, #120]	; 0x78
   20d38:	orr	r3, r3, fp, lsr #7
   20d3c:	str	r3, [r2]
   20d40:	ldrd	r2, [sp, #8]
   20d44:	lsr	lr, r6, #1
   20d48:	lsr	ip, r6, #8
   20d4c:	ldrd	r6, [sp, #48]	; 0x30
   20d50:	adds	r2, r2, r0
   20d54:	adc	r3, r3, r1
   20d58:	orr	r6, r6, sl
   20d5c:	orr	r7, r7, fp
   20d60:	mov	r0, r2
   20d64:	mov	r1, r3
   20d68:	mov	r2, r6
   20d6c:	mov	r3, r7
   20d70:	ldrd	r6, [sp, #24]
   20d74:	eor	r4, r4, r8
   20d78:	adds	r8, r4, r0
   20d7c:	and	r6, r6, r2
   20d80:	and	r7, r7, r3
   20d84:	add	r2, sp, #6592	; 0x19c0
   20d88:	strd	r6, [sp, #8]
   20d8c:	ldrd	r6, [sp, #120]	; 0x78
   20d90:	add	r2, r2, #24
   20d94:	eor	r5, r5, r9
   20d98:	orr	r3, lr, r7, lsl #31
   20d9c:	str	r3, [r2]
   20da0:	add	r2, sp, #6592	; 0x19c0
   20da4:	add	r2, r2, #32
   20da8:	orr	r3, ip, r7, lsl #24
   20dac:	str	r3, [r2]
   20db0:	lsr	r3, r6, #7
   20db4:	adc	r9, r5, r1
   20db8:	str	r3, [sp, #1136]	; 0x470
   20dbc:	add	r1, sp, #6528	; 0x1980
   20dc0:	add	r3, sp, #6528	; 0x1980
   20dc4:	add	r3, r3, #40	; 0x28
   20dc8:	add	r1, r1, #48	; 0x30
   20dcc:	ldrd	r2, [r3]
   20dd0:	ldrd	r0, [r1]
   20dd4:	lsr	lr, r7, #1
   20dd8:	lsr	ip, r7, #8
   20ddc:	eor	r3, r3, r1
   20de0:	mov	r1, r3
   20de4:	add	r3, sp, #6528	; 0x1980
   20de8:	add	r3, r3, #56	; 0x38
   20dec:	eor	r2, r2, r0
   20df0:	mov	r0, r2
   20df4:	ldrd	r2, [r3]
   20df8:	eor	r2, r2, r0
   20dfc:	mov	r0, r2
   20e00:	add	r2, sp, #6592	; 0x19c0
   20e04:	eor	r3, r3, r1
   20e08:	add	r2, r2, #28
   20e0c:	mov	r1, r3
   20e10:	orr	r3, lr, r6, lsl #31
   20e14:	add	lr, sp, #6592	; 0x19c0
   20e18:	str	r3, [r2]
   20e1c:	add	lr, lr, #8
   20e20:	add	r3, sp, #6592	; 0x19c0
   20e24:	ldrd	r4, [lr]
   20e28:	ldrd	r2, [r3]
   20e2c:	adds	r0, r0, r8
   20e30:	adc	r1, r1, r9
   20e34:	eor	r3, r3, r5
   20e38:	mov	r5, r3
   20e3c:	add	r3, sp, #6592	; 0x19c0
   20e40:	add	r3, r3, #16
   20e44:	eor	r2, r2, r4
   20e48:	mov	r4, r2
   20e4c:	ldrd	r2, [r3]
   20e50:	add	lr, sp, #7232	; 0x1c40
   20e54:	add	lr, lr, #40	; 0x28
   20e58:	eor	r2, r2, r4
   20e5c:	mov	r4, r2
   20e60:	add	r2, sp, #6592	; 0x19c0
   20e64:	eor	r3, r3, r5
   20e68:	add	r2, r2, #36	; 0x24
   20e6c:	mov	r5, r3
   20e70:	orr	r3, ip, r6, lsl #24
   20e74:	str	r3, [r2]
   20e78:	ldr	r3, [sp, #1136]	; 0x470
   20e7c:	add	ip, sp, #7232	; 0x1c40
   20e80:	orr	r3, r3, r7, lsl #25
   20e84:	str	r3, [sp, #1136]	; 0x470
   20e88:	ldrd	r2, [sp, #48]	; 0x30
   20e8c:	add	ip, ip, #40	; 0x28
   20e90:	ldr	lr, [lr]
   20e94:	and	r2, r2, sl
   20e98:	and	r3, r3, fp
   20e9c:	mov	r6, r2
   20ea0:	mov	r7, r3
   20ea4:	ldrd	r2, [sp, #8]
   20ea8:	ldr	ip, [ip]
   20eac:	lsr	lr, lr, #6
   20eb0:	orr	r2, r2, r6
   20eb4:	adds	r2, r2, r4
   20eb8:	add	r4, sp, #6592	; 0x19c0
   20ebc:	add	r4, r4, #24
   20ec0:	ldrd	r8, [r4]
   20ec4:	add	r4, sp, #6592	; 0x19c0
   20ec8:	orr	r3, r3, r7
   20ecc:	add	r4, r4, #32
   20ed0:	adc	r3, r3, r5
   20ed4:	ldr	r5, [sp, #124]	; 0x7c
   20ed8:	ldrd	r6, [r4]
   20edc:	add	r4, sp, #7232	; 0x1c40
   20ee0:	add	r4, r4, #44	; 0x2c
   20ee4:	lsr	r5, r5, #7
   20ee8:	str	r5, [sp, #1140]	; 0x474
   20eec:	ldr	r5, [r4]
   20ef0:	add	r4, sp, #6592	; 0x19c0
   20ef4:	add	r4, r4, #40	; 0x28
   20ef8:	lsr	ip, ip, #19
   20efc:	str	lr, [sp, #1144]	; 0x478
   20f00:	orr	ip, ip, r5, lsl #13
   20f04:	add	lr, sp, #7232	; 0x1c40
   20f08:	str	ip, [r4]
   20f0c:	add	lr, lr, #44	; 0x2c
   20f10:	add	r4, sp, #7232	; 0x1c40
   20f14:	add	r4, r4, #40	; 0x28
   20f18:	ldr	lr, [lr]
   20f1c:	lsr	ip, r5, #19
   20f20:	ldr	r5, [r4]
   20f24:	add	r4, sp, #6592	; 0x19c0
   20f28:	add	r4, r4, #52	; 0x34
   20f2c:	lsl	lr, lr, #3
   20f30:	orr	lr, lr, r5, lsr #29
   20f34:	str	lr, [r4]
   20f38:	add	r4, sp, #7232	; 0x1c40
   20f3c:	add	r4, r4, #44	; 0x2c
   20f40:	eor	r9, r9, r7
   20f44:	ldr	r7, [r4]
   20f48:	lsl	lr, r5, #3
   20f4c:	ldr	r5, [sp, #1144]	; 0x478
   20f50:	eor	r8, r8, r6
   20f54:	orr	r5, r5, r7, lsl #26
   20f58:	ldrd	r6, [sp, #56]	; 0x38
   20f5c:	str	r5, [sp, #1144]	; 0x478
   20f60:	adds	r6, r6, r0
   20f64:	adc	r7, r7, r1
   20f68:	adds	r4, r2, r0
   20f6c:	adc	r5, r3, r1
   20f70:	add	r1, sp, #7232	; 0x1c40
   20f74:	add	r1, r1, #40	; 0x28
   20f78:	add	r0, sp, #6592	; 0x19c0
   20f7c:	ldr	r1, [r1]
   20f80:	add	r0, r0, #44	; 0x2c
   20f84:	add	r3, sp, #1136	; 0x470
   20f88:	orr	r1, ip, r1, lsl #13
   20f8c:	str	r1, [r0]
   20f90:	add	r1, sp, #7232	; 0x1c40
   20f94:	add	r1, r1, #44	; 0x2c
   20f98:	add	r0, sp, #6592	; 0x19c0
   20f9c:	ldr	r1, [r1]
   20fa0:	add	r0, r0, #48	; 0x30
   20fa4:	ldrd	r2, [r3]
   20fa8:	orr	r1, lr, r1, lsr #29
   20fac:	str	r1, [r0]
   20fb0:	add	r1, sp, #7232	; 0x1c40
   20fb4:	add	r1, r1, #44	; 0x2c
   20fb8:	eor	r2, r2, r8
   20fbc:	ldr	r1, [r1]
   20fc0:	eor	r3, r3, r9
   20fc4:	add	ip, sp, #6592	; 0x19c0
   20fc8:	lsr	r1, r1, #6
   20fcc:	str	r1, [sp, #1148]	; 0x47c
   20fd0:	ldrd	r0, [sp, #104]	; 0x68
   20fd4:	add	ip, ip, #48	; 0x30
   20fd8:	ldrd	r8, [ip]
   20fdc:	adds	r0, r0, r2
   20fe0:	adc	r1, r1, r3
   20fe4:	mov	r3, r1
   20fe8:	add	r1, sp, #6592	; 0x19c0
   20fec:	add	r1, r1, #40	; 0x28
   20ff0:	mov	r2, r0
   20ff4:	ldrd	r0, [r1]
   20ff8:	strd	r4, [sp, #16]
   20ffc:	lsr	lr, r6, #14
   21000:	eor	r1, r1, r9
   21004:	mov	r5, r1
   21008:	add	r1, sp, #7232	; 0x1c40
   2100c:	mov	r9, r7
   21010:	eor	r0, r0, r8
   21014:	lsr	ip, r6, #18
   21018:	mov	r8, r6
   2101c:	ldrd	r6, [r1]
   21020:	add	r1, sp, #1136	; 0x470
   21024:	add	r1, r1, #8
   21028:	adds	r6, r6, r2
   2102c:	adc	r7, r7, r3
   21030:	mov	r2, r6
   21034:	mov	r3, r7
   21038:	ldrd	r6, [r1]
   2103c:	ldr	r1, [sp, #16]
   21040:	eor	r6, r6, r0
   21044:	add	r0, sp, #6592	; 0x19c0
   21048:	add	r0, r0, #56	; 0x38
   2104c:	mov	r4, r6
   21050:	lsr	r6, r1, #28
   21054:	orr	r1, lr, r9, lsl #18
   21058:	str	r1, [r0]
   2105c:	ldr	r1, [sp, #20]
   21060:	add	r0, sp, #6656	; 0x1a00
   21064:	eor	r7, r7, r5
   21068:	lsl	lr, r1, #30
   2106c:	b	21080 <abort@plt+0x10ba0>
   21070:	movwcs	r7, #19844	; 0x4d84
   21074:	ldmcs	fp, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
   21078:	smullmi	r2, r7, r3, r4
   2107c:	sbccc	sl, sl, #125952	; 0x1ec00
   21080:	orr	r1, ip, r9, lsl #14
   21084:	str	r1, [r0]
   21088:	ldr	r1, [sp, #20]
   2108c:	add	r0, sp, #6656	; 0x1a00
   21090:	add	r0, r0, #16
   21094:	orr	r1, r6, r1, lsl #4
   21098:	str	r1, [r0]
   2109c:	ldr	r1, [sp, #16]
   210a0:	add	r0, sp, #6656	; 0x1a00
   210a4:	add	r0, r0, #28
   210a8:	orr	r1, lr, r1, lsr #2
   210ac:	str	r1, [r0]
   210b0:	adds	r0, r2, r4
   210b4:	adc	r1, r3, r7
   210b8:	add	r3, sp, #7232	; 0x1c40
   210bc:	add	r3, r3, #56	; 0x38
   210c0:	strd	r0, [r3]
   210c4:	ldrd	r2, [sp, #16]
   210c8:	add	r5, sp, #6592	; 0x19c0
   210cc:	lsr	r6, r9, #14
   210d0:	mov	r1, r3
   210d4:	add	r5, r5, #60	; 0x3c
   210d8:	add	r0, sp, #6656	; 0x1a00
   210dc:	lsr	lr, r9, #18
   210e0:	lsr	r4, r3, #28
   210e4:	add	r0, r0, #4
   210e8:	orr	r3, r6, r8, lsl #18
   210ec:	str	r3, [r5]
   210f0:	lsl	r3, r1, #25
   210f4:	orr	r1, lr, r8, lsl #14
   210f8:	str	r1, [r0]
   210fc:	ldr	r1, [sp, #16]
   21100:	mov	r6, r8
   21104:	mov	r7, r9
   21108:	lsl	ip, r2, #30
   2110c:	orr	r1, r4, r1, lsl #4
   21110:	lsl	r2, r9, #23
   21114:	ldrd	r4, [sp, #32]
   21118:	ldrd	r8, [sp, #72]	; 0x48
   2111c:	add	r0, sp, #6656	; 0x1a00
   21120:	add	r0, r0, #20
   21124:	eor	r4, r4, r8
   21128:	eor	r5, r5, r9
   2112c:	mov	r8, r4
   21130:	mov	r9, r5
   21134:	ldrd	r4, [sp, #16]
   21138:	str	r1, [r0]
   2113c:	add	r0, sp, #6656	; 0x1a00
   21140:	add	r0, r0, #24
   21144:	orr	r1, ip, r5, lsr #2
   21148:	str	r1, [r0]
   2114c:	orr	r1, r2, r6, lsr #9
   21150:	add	r2, sp, #6656	; 0x1a00
   21154:	add	r2, r2, #12
   21158:	str	r1, [r2]
   2115c:	add	r1, sp, #6656	; 0x1a00
   21160:	add	r1, r1, #36	; 0x24
   21164:	orr	r3, r3, r4, lsr #7
   21168:	str	r3, [r1]
   2116c:	add	r1, sp, #7232	; 0x1c40
   21170:	add	r1, r1, #56	; 0x38
   21174:	lsl	r3, r4, #25
   21178:	ldrd	r4, [r1]
   2117c:	sub	r1, pc, #268	; 0x10c
   21180:	ldrd	r0, [r1]
   21184:	lsl	r2, r6, #23
   21188:	strd	r6, [sp, #80]	; 0x50
   2118c:	adds	r0, r0, r4
   21190:	adc	r1, r1, r5
   21194:	mov	r4, r6
   21198:	mov	r5, r7
   2119c:	and	r4, r4, r8
   211a0:	and	r5, r5, r9
   211a4:	mov	r8, r4
   211a8:	mov	r9, r5
   211ac:	ldrd	r4, [sp, #88]	; 0x58
   211b0:	lsr	ip, r4, #7
   211b4:	str	ip, [sp, #1152]	; 0x480
   211b8:	orr	ip, r2, r7, lsr #9
   211bc:	add	r2, sp, #6656	; 0x1a00
   211c0:	add	r2, r2, #8
   211c4:	lsr	lr, r4, #1
   211c8:	str	ip, [r2]
   211cc:	lsr	ip, r4, #8
   211d0:	ldrd	r4, [sp, #64]	; 0x40
   211d4:	ldrd	r6, [sp, #16]
   211d8:	add	r2, sp, #6656	; 0x1a00
   211dc:	adds	r4, r4, r0
   211e0:	adc	r5, r5, r1
   211e4:	mov	r0, r4
   211e8:	mov	r1, r5
   211ec:	ldrd	r4, [sp, #72]	; 0x48
   211f0:	add	r2, r2, #32
   211f4:	orr	r3, r3, r7, lsr #7
   211f8:	eor	r4, r4, r8
   211fc:	eor	r5, r5, r9
   21200:	mov	r8, r4
   21204:	mov	r9, r5
   21208:	ldrd	r4, [sp, #48]	; 0x30
   2120c:	str	r3, [r2]
   21210:	orr	r2, sl, r6
   21214:	orr	r3, fp, r7
   21218:	and	r4, r4, r2
   2121c:	and	r5, r5, r3
   21220:	add	r2, sp, #6656	; 0x1a00
   21224:	strd	r4, [sp, #56]	; 0x38
   21228:	ldrd	r4, [sp, #88]	; 0x58
   2122c:	add	r2, r2, #40	; 0x28
   21230:	orr	r3, lr, r5, lsl #31
   21234:	str	r3, [r2]
   21238:	add	r2, sp, #6656	; 0x1a00
   2123c:	add	r2, r2, #48	; 0x30
   21240:	orr	r3, ip, r5, lsl #24
   21244:	str	r3, [r2]
   21248:	ldr	r3, [sp, #1152]	; 0x480
   2124c:	adds	r2, r8, r0
   21250:	orr	r3, r3, r5, lsl #25
   21254:	str	r3, [sp, #1152]	; 0x480
   21258:	adc	r3, r9, r1
   2125c:	lsr	lr, r5, #1
   21260:	strd	r2, [sp, #40]	; 0x28
   21264:	add	r3, sp, #6592	; 0x19c0
   21268:	add	r3, r3, #56	; 0x38
   2126c:	ldrd	r0, [r3]
   21270:	add	r3, sp, #6656	; 0x1a00
   21274:	add	r2, sp, #6656	; 0x1a00
   21278:	ldrd	r8, [r3]
   2127c:	add	r3, sp, #6656	; 0x1a00
   21280:	add	r3, r3, #8
   21284:	add	r2, r2, #44	; 0x2c
   21288:	eor	r0, r0, r8
   2128c:	eor	r1, r1, r9
   21290:	ldrd	r8, [r3]
   21294:	orr	r3, lr, r4, lsl #31
   21298:	str	r3, [r2]
   2129c:	add	r3, sp, #6656	; 0x1a00
   212a0:	add	r3, r3, #16
   212a4:	eor	r8, r8, r0
   212a8:	eor	r9, r9, r1
   212ac:	lsr	ip, r5, #8
   212b0:	mov	r0, r8
   212b4:	mov	r1, r9
   212b8:	mov	r8, r4
   212bc:	mov	r9, r5
   212c0:	ldrd	r4, [r3]
   212c4:	add	r3, sp, #6656	; 0x1a00
   212c8:	add	r3, r3, #24
   212cc:	strd	sl, [sp, #8]
   212d0:	ldrd	r2, [r3]
   212d4:	and	sl, sl, r6
   212d8:	and	fp, fp, r7
   212dc:	eor	r5, r5, r3
   212e0:	add	r3, sp, #6656	; 0x1a00
   212e4:	add	r3, r3, #32
   212e8:	eor	r4, r4, r2
   212ec:	ldrd	r2, [r3]
   212f0:	ldrd	r6, [sp, #40]	; 0x28
   212f4:	lsr	lr, r9, #7
   212f8:	eor	r2, r2, r4
   212fc:	mov	r4, r2
   21300:	add	r2, sp, #6656	; 0x1a00
   21304:	eor	r3, r3, r5
   21308:	add	r2, r2, #52	; 0x34
   2130c:	mov	r5, r3
   21310:	orr	r3, ip, r8, lsl #24
   21314:	str	r3, [r2]
   21318:	ldrd	r2, [sp, #56]	; 0x38
   2131c:	adds	r6, r6, r0
   21320:	adc	r7, r7, r1
   21324:	orr	r2, r2, sl
   21328:	adds	r2, r2, r4
   2132c:	add	r4, sp, #6656	; 0x1a00
   21330:	add	r4, r4, #40	; 0x28
   21334:	ldrd	r8, [r4]
   21338:	add	r4, sp, #6656	; 0x1a00
   2133c:	add	r4, r4, #48	; 0x30
   21340:	str	lr, [sp, #1156]	; 0x484
   21344:	add	ip, sp, #7232	; 0x1c40
   21348:	add	lr, sp, #7232	; 0x1c40
   2134c:	orr	r3, r3, fp
   21350:	add	ip, ip, #48	; 0x30
   21354:	ldrd	sl, [r4]
   21358:	add	lr, lr, #48	; 0x30
   2135c:	add	r4, sp, #7232	; 0x1c40
   21360:	add	r4, r4, #52	; 0x34
   21364:	ldr	ip, [ip]
   21368:	ldr	lr, [lr]
   2136c:	adc	r3, r3, r5
   21370:	ldr	r5, [r4]
   21374:	add	r4, sp, #6656	; 0x1a00
   21378:	lsr	lr, lr, #6
   2137c:	add	r4, r4, #56	; 0x38
   21380:	lsr	ip, ip, #19
   21384:	str	lr, [sp, #1160]	; 0x488
   21388:	orr	ip, ip, r5, lsl #13
   2138c:	add	lr, sp, #7232	; 0x1c40
   21390:	str	ip, [r4]
   21394:	add	lr, lr, #52	; 0x34
   21398:	add	r4, sp, #7232	; 0x1c40
   2139c:	add	r4, r4, #48	; 0x30
   213a0:	ldr	lr, [lr]
   213a4:	lsr	ip, r5, #19
   213a8:	ldr	r5, [r4]
   213ac:	add	r4, sp, #6720	; 0x1a40
   213b0:	add	r4, r4, #4
   213b4:	lsl	lr, lr, #3
   213b8:	orr	lr, lr, r5, lsr #29
   213bc:	str	lr, [r4]
   213c0:	add	r4, sp, #7232	; 0x1c40
   213c4:	add	r4, r4, #52	; 0x34
   213c8:	mov	r1, r7
   213cc:	ldr	r7, [r4]
   213d0:	lsl	lr, r5, #3
   213d4:	ldr	r5, [sp, #1160]	; 0x488
   213d8:	eor	r8, r8, sl
   213dc:	orr	r5, r5, r7, lsl #26
   213e0:	str	r5, [sp, #1160]	; 0x488
   213e4:	ldrd	r4, [sp, #24]
   213e8:	eor	r9, r9, fp
   213ec:	add	r0, sp, #6656	; 0x1a00
   213f0:	adds	r4, r4, r6
   213f4:	mov	sl, r4
   213f8:	adc	r5, r5, r1
   213fc:	adds	r4, r2, r6
   21400:	mov	fp, r5
   21404:	adc	r5, r3, r1
   21408:	add	r1, sp, #7232	; 0x1c40
   2140c:	add	r1, r1, #48	; 0x30
   21410:	add	r0, r0, #60	; 0x3c
   21414:	ldr	r1, [r1]
   21418:	add	r3, sp, #1152	; 0x480
   2141c:	mov	r7, r5
   21420:	orr	r1, ip, r1, lsl #13
   21424:	str	r1, [r0]
   21428:	add	r1, sp, #7232	; 0x1c40
   2142c:	add	r1, r1, #52	; 0x34
   21430:	ldrd	r2, [r3]
   21434:	ldr	r1, [r1]
   21438:	add	r0, sp, #6720	; 0x1a40
   2143c:	eor	r2, r2, r8
   21440:	orr	r1, lr, r1, lsr #29
   21444:	str	r1, [r0]
   21448:	add	r1, sp, #7232	; 0x1c40
   2144c:	add	r1, r1, #52	; 0x34
   21450:	eor	r3, r3, r9
   21454:	ldr	r1, [r1]
   21458:	add	ip, sp, #6720	; 0x1a40
   2145c:	lsr	lr, sl, #14
   21460:	lsr	r1, r1, #6
   21464:	str	r1, [sp, #1164]	; 0x48c
   21468:	ldrd	r0, [sp, #120]	; 0x78
   2146c:	ldrd	r8, [ip]
   21470:	lsr	ip, sl, #18
   21474:	adds	r0, r0, r2
   21478:	adc	r1, r1, r3
   2147c:	mov	r3, r1
   21480:	add	r1, sp, #6656	; 0x1a00
   21484:	add	r1, r1, #56	; 0x38
   21488:	mov	r2, r0
   2148c:	ldrd	r0, [r1]
   21490:	mov	r6, r4
   21494:	eor	r1, r1, r9
   21498:	mov	r5, r1
   2149c:	add	r1, sp, #7232	; 0x1c40
   214a0:	add	r1, r1, #8
   214a4:	mov	r9, fp
   214a8:	eor	r0, r0, r8
   214ac:	mov	r8, sl
   214b0:	ldrd	sl, [r1]
   214b4:	add	r1, sp, #1152	; 0x480
   214b8:	add	r1, r1, #8
   214bc:	adds	sl, sl, r2
   214c0:	adc	fp, fp, r3
   214c4:	mov	r2, sl
   214c8:	mov	r3, fp
   214cc:	ldrd	sl, [r1]
   214d0:	orr	r1, lr, r9, lsl #18
   214d4:	lsl	lr, r7, #30
   214d8:	eor	sl, sl, r0
   214dc:	add	r0, sp, #6720	; 0x1a40
   214e0:	add	r0, r0, #8
   214e4:	str	r1, [r0]
   214e8:	add	r0, sp, #6720	; 0x1a40
   214ec:	add	r0, r0, #16
   214f0:	orr	r1, ip, r9, lsl #14
   214f4:	str	r1, [r0]
   214f8:	add	r0, sp, #6720	; 0x1a40
   214fc:	mov	r4, sl
   21500:	add	r0, r0, #32
   21504:	mov	sl, r6
   21508:	lsr	r6, r6, #28
   2150c:	orr	r1, r6, r7, lsl #4
   21510:	str	r1, [r0]
   21514:	add	r0, sp, #6720	; 0x1a40
   21518:	add	r0, r0, #44	; 0x2c
   2151c:	orr	r1, lr, sl, lsr #2
   21520:	eor	fp, fp, r5
   21524:	str	r1, [r0]
   21528:	mov	r5, fp
   2152c:	adds	r0, r2, r4
   21530:	adc	r1, r3, r5
   21534:	add	r3, sp, #7296	; 0x1c80
   21538:	lsr	r6, r9, #14
   2153c:	strd	r0, [r3]
   21540:	add	r1, sp, #6720	; 0x1a40
   21544:	add	r1, r1, #12
   21548:	add	r0, sp, #6720	; 0x1a40
   2154c:	orr	r3, r6, r8, lsl #18
   21550:	lsr	lr, r9, #18
   21554:	add	r0, r0, #20
   21558:	str	r3, [r1]
   2155c:	orr	r1, lr, r8, lsl #14
   21560:	mov	r6, sl
   21564:	str	r1, [r0]
   21568:	add	r0, sp, #6720	; 0x1a40
   2156c:	lsr	r4, r7, #28
   21570:	add	r0, r0, #36	; 0x24
   21574:	orr	r1, r4, r6, lsl #4
   21578:	lsl	ip, sl, #30
   2157c:	lsl	r2, r9, #23
   21580:	mov	sl, r8
   21584:	mov	fp, r9
   21588:	str	r1, [r0]
   2158c:	ldrd	r8, [sp, #80]	; 0x50
   21590:	ldrd	r0, [sp, #32]
   21594:	lsl	r3, r7, #25
   21598:	orr	r3, r3, r6, lsr #7
   2159c:	eor	r0, r0, r8
   215a0:	mov	r8, r0
   215a4:	add	r0, sp, #6720	; 0x1a40
   215a8:	eor	r1, r1, r9
   215ac:	add	r0, r0, #40	; 0x28
   215b0:	mov	r9, r1
   215b4:	orr	r1, ip, r7, lsr #2
   215b8:	str	r1, [r0]
   215bc:	orr	r1, r2, sl, lsr #9
   215c0:	add	r2, sp, #6720	; 0x1a40
   215c4:	add	r2, r2, #28
   215c8:	str	r1, [r2]
   215cc:	add	r1, sp, #6720	; 0x1a40
   215d0:	add	r1, r1, #52	; 0x34
   215d4:	str	r3, [r1]
   215d8:	add	r1, sp, #7296	; 0x1c80
   215dc:	mov	r4, sl
   215e0:	mov	r5, fp
   215e4:	lsl	r2, sl, #23
   215e8:	ldrd	sl, [r1]
   215ec:	add	r1, pc, #908	; 0x38c
   215f0:	ldrd	r0, [r1]
   215f4:	lsl	r3, r6, #25
   215f8:	orr	r3, r3, r7, lsr #7
   215fc:	adds	r0, r0, sl
   21600:	adc	r1, r1, fp
   21604:	mov	sl, r4
   21608:	mov	fp, r5
   2160c:	and	r4, r4, r8
   21610:	and	r5, r5, r9
   21614:	mov	r8, r4
   21618:	mov	r9, r5
   2161c:	ldrd	r4, [sp, #152]	; 0x98
   21620:	mov	r5, r7
   21624:	strd	sl, [sp, #64]	; 0x40
   21628:	lsr	ip, r4, #7
   2162c:	str	ip, [sp, #1168]	; 0x490
   21630:	orr	ip, r2, fp, lsr #9
   21634:	add	r2, sp, #6720	; 0x1a40
   21638:	add	r2, r2, #24
   2163c:	str	ip, [r2]
   21640:	add	r2, sp, #6720	; 0x1a40
   21644:	add	r2, r2, #48	; 0x30
   21648:	str	r3, [r2]
   2164c:	ldrd	r2, [sp, #72]	; 0x48
   21650:	lsr	lr, r4, #1
   21654:	lsr	ip, r4, #8
   21658:	mov	r4, r6
   2165c:	ldrd	r6, [sp, #16]
   21660:	adds	r2, r2, r0
   21664:	adc	r3, r3, r1
   21668:	mov	r0, r2
   2166c:	mov	r1, r3
   21670:	orr	r2, r6, r4
   21674:	orr	r3, r7, r5
   21678:	strd	r4, [sp, #56]	; 0x38
   2167c:	ldrd	r4, [sp, #32]
   21680:	ldrd	sl, [sp, #8]
   21684:	eor	r4, r4, r8
   21688:	and	sl, sl, r2
   2168c:	and	fp, fp, r3
   21690:	add	r2, sp, #6720	; 0x1a40
   21694:	strd	sl, [sp, #24]
   21698:	ldrd	sl, [sp, #152]	; 0x98
   2169c:	add	r2, r2, #56	; 0x38
   216a0:	eor	r5, r5, r9
   216a4:	orr	r3, lr, fp, lsl #31
   216a8:	str	r3, [r2]
   216ac:	add	r2, sp, #6784	; 0x1a80
   216b0:	orr	r3, ip, fp, lsl #24
   216b4:	str	r3, [r2]
   216b8:	ldr	r3, [sp, #1168]	; 0x490
   216bc:	adds	r8, r4, r0
   216c0:	orr	r3, r3, fp, lsl #25
   216c4:	str	r3, [sp, #1168]	; 0x490
   216c8:	add	r3, sp, #6720	; 0x1a40
   216cc:	add	r3, r3, #8
   216d0:	mov	r9, r5
   216d4:	adc	r9, r9, r1
   216d8:	ldrd	r0, [r3]
   216dc:	add	r3, sp, #6720	; 0x1a40
   216e0:	add	r3, r3, #16
   216e4:	lsr	lr, fp, #1
   216e8:	ldrd	r2, [r3]
   216ec:	lsr	ip, fp, #8
   216f0:	eor	r1, r1, r3
   216f4:	add	r3, sp, #6720	; 0x1a40
   216f8:	eor	r0, r0, r2
   216fc:	add	r3, r3, #24
   21700:	add	r2, sp, #6720	; 0x1a40
   21704:	add	r2, r2, #60	; 0x3c
   21708:	ldrd	r4, [r3]
   2170c:	orr	r3, lr, sl, lsl #31
   21710:	str	r3, [r2]
   21714:	add	r3, sp, #6720	; 0x1a40
   21718:	add	r3, r3, #32
   2171c:	eor	r4, r4, r0
   21720:	eor	r5, r5, r1
   21724:	mov	r0, r4
   21728:	mov	r1, r5
   2172c:	ldrd	r4, [r3]
   21730:	add	r3, sp, #6720	; 0x1a40
   21734:	add	r3, r3, #40	; 0x28
   21738:	adds	r0, r0, r8
   2173c:	ldrd	r2, [r3]
   21740:	adc	r1, r1, r9
   21744:	ldr	lr, [sp, #156]	; 0x9c
   21748:	eor	r5, r5, r3
   2174c:	add	r3, sp, #6720	; 0x1a40
   21750:	add	r3, r3, #48	; 0x30
   21754:	eor	r4, r4, r2
   21758:	ldrd	r2, [r3]
   2175c:	lsr	lr, lr, #7
   21760:	str	lr, [sp, #1172]	; 0x494
   21764:	eor	r2, r2, r4
   21768:	mov	r4, r2
   2176c:	add	r2, sp, #6784	; 0x1a80
   21770:	eor	r3, r3, r5
   21774:	add	r2, r2, #4
   21778:	mov	r5, r3
   2177c:	orr	r3, ip, sl, lsl #24
   21780:	ldrd	sl, [sp, #56]	; 0x38
   21784:	str	r3, [r2]
   21788:	ldrd	r2, [sp, #24]
   2178c:	and	r6, r6, sl
   21790:	and	r7, r7, fp
   21794:	orr	r2, r2, r6
   21798:	adds	r2, r2, r4
   2179c:	add	r4, sp, #6720	; 0x1a40
   217a0:	add	r4, r4, #56	; 0x38
   217a4:	ldrd	r8, [r4]
   217a8:	add	r4, sp, #6784	; 0x1a80
   217ac:	add	ip, sp, #7232	; 0x1c40
   217b0:	add	lr, sp, #7232	; 0x1c40
   217b4:	orr	r3, r3, r7
   217b8:	add	ip, ip, #56	; 0x38
   217bc:	ldrd	r6, [r4]
   217c0:	add	lr, lr, #56	; 0x38
   217c4:	add	r4, sp, #7232	; 0x1c40
   217c8:	add	r4, r4, #60	; 0x3c
   217cc:	ldr	ip, [ip]
   217d0:	ldr	lr, [lr]
   217d4:	adc	r3, r3, r5
   217d8:	ldr	r5, [r4]
   217dc:	add	r4, sp, #6784	; 0x1a80
   217e0:	lsr	lr, lr, #6
   217e4:	add	r4, r4, #8
   217e8:	lsr	ip, ip, #19
   217ec:	str	lr, [sp, #1176]	; 0x498
   217f0:	orr	ip, ip, r5, lsl #13
   217f4:	add	lr, sp, #7232	; 0x1c40
   217f8:	str	ip, [r4]
   217fc:	add	lr, lr, #60	; 0x3c
   21800:	add	r4, sp, #7232	; 0x1c40
   21804:	add	r4, r4, #56	; 0x38
   21808:	ldr	lr, [lr]
   2180c:	lsr	ip, r5, #19
   21810:	ldr	r5, [r4]
   21814:	add	r4, sp, #6784	; 0x1a80
   21818:	add	r4, r4, #20
   2181c:	lsl	lr, lr, #3
   21820:	orr	lr, lr, r5, lsr #29
   21824:	str	lr, [r4]
   21828:	add	r4, sp, #7232	; 0x1c40
   2182c:	add	r4, r4, #60	; 0x3c
   21830:	eor	r9, r9, r7
   21834:	ldr	r7, [r4]
   21838:	lsl	lr, r5, #3
   2183c:	ldr	r5, [sp, #1176]	; 0x498
   21840:	eor	r8, r8, r6
   21844:	orr	r5, r5, r7, lsl #26
   21848:	str	r5, [sp, #1176]	; 0x498
   2184c:	ldrd	r6, [sp, #48]	; 0x30
   21850:	adds	r6, r6, r0
   21854:	adc	r7, r7, r1
   21858:	adds	r4, r2, r0
   2185c:	adc	r5, r3, r1
   21860:	add	r1, sp, #7232	; 0x1c40
   21864:	add	r1, r1, #56	; 0x38
   21868:	add	r0, sp, #6784	; 0x1a80
   2186c:	ldr	r1, [r1]
   21870:	add	r0, r0, #12
   21874:	add	r3, sp, #1168	; 0x490
   21878:	orr	r1, ip, r1, lsl #13
   2187c:	str	r1, [r0]
   21880:	add	r1, sp, #7232	; 0x1c40
   21884:	add	r1, r1, #60	; 0x3c
   21888:	add	r0, sp, #6784	; 0x1a80
   2188c:	ldr	r1, [r1]
   21890:	add	r0, r0, #16
   21894:	ldrd	r2, [r3]
   21898:	orr	r1, lr, r1, lsr #29
   2189c:	str	r1, [r0]
   218a0:	add	r1, sp, #7232	; 0x1c40
   218a4:	add	r1, r1, #60	; 0x3c
   218a8:	eor	r2, r2, r8
   218ac:	ldr	r1, [r1]
   218b0:	eor	r3, r3, r9
   218b4:	add	ip, sp, #6784	; 0x1a80
   218b8:	lsr	r1, r1, #6
   218bc:	str	r1, [sp, #1180]	; 0x49c
   218c0:	ldrd	r0, [sp, #88]	; 0x58
   218c4:	add	ip, ip, #16
   218c8:	ldrd	r8, [ip]
   218cc:	adds	r0, r0, r2
   218d0:	adc	r1, r1, r3
   218d4:	mov	r3, r1
   218d8:	add	r1, sp, #6784	; 0x1a80
   218dc:	add	r1, r1, #8
   218e0:	mov	r2, r0
   218e4:	ldrd	r0, [r1]
   218e8:	mov	fp, r7
   218ec:	mov	r7, r5
   218f0:	eor	r0, r0, r8
   218f4:	add	r8, sp, #7232	; 0x1c40
   218f8:	add	r8, r8, #16
   218fc:	eor	r1, r1, r9
   21900:	ldrd	r8, [r8]
   21904:	mov	r5, r1
   21908:	mov	sl, r6
   2190c:	adds	r8, r8, r2
   21910:	mov	r2, r8
   21914:	add	r8, sp, #1168	; 0x490
   21918:	add	r8, r8, #8
   2191c:	adc	r9, r9, r3
   21920:	mov	r3, r9
   21924:	ldrd	r8, [r8]
   21928:	lsr	lr, sl, #14
   2192c:	orr	lr, lr, fp, lsl #18
   21930:	eor	r9, r9, r5
   21934:	mov	r5, r9
   21938:	add	r9, sp, #6784	; 0x1a80
   2193c:	add	r9, r9, #24
   21940:	mov	r6, r4
   21944:	str	lr, [r9]
   21948:	mov	r4, r0
   2194c:	add	r9, sp, #6784	; 0x1a80
   21950:	lsr	ip, sl, #18
   21954:	eor	r8, r8, r4
   21958:	add	r9, r9, #32
   2195c:	mov	r4, r8
   21960:	orr	ip, ip, fp, lsl #14
   21964:	lsr	r8, r6, #28
   21968:	str	ip, [r9]
   2196c:	orr	ip, r8, r7, lsl #4
   21970:	add	r8, sp, #6784	; 0x1a80
   21974:	add	r8, r8, #48	; 0x30
   21978:	b	21990 <abort@plt+0x114b0>
   2197c:	nop			; (mov r0, r0)
   21980:	strbne	fp, [r9, #3772]	; 0xebc
   21984:	ldccc	14, cr11, [lr], {10}
   21988:	ldcls	13, cr0, [r0], {76}	; 0x4c
   2198c:	tstmi	sp, #196, 14	; 0x3100000
   21990:	lsl	lr, r7, #30
   21994:	str	ip, [r8]
   21998:	orr	ip, lr, r6, lsr #2
   2199c:	add	lr, sp, #6784	; 0x1a80
   219a0:	add	lr, lr, #60	; 0x3c
   219a4:	strd	sl, [sp, #40]	; 0x28
   219a8:	adds	sl, r2, r4
   219ac:	str	ip, [lr]
   219b0:	lsr	r8, fp, #14
   219b4:	lsr	lr, fp, #18
   219b8:	adc	fp, r3, r5
   219bc:	add	r3, sp, #7296	; 0x1c80
   219c0:	add	r3, r3, #8
   219c4:	strd	sl, [r3]
   219c8:	ldrd	sl, [sp, #40]	; 0x28
   219cc:	add	r5, sp, #6784	; 0x1a80
   219d0:	add	r5, r5, #28
   219d4:	orr	r3, r8, sl, lsl #18
   219d8:	str	r3, [r5]
   219dc:	add	r5, sp, #6784	; 0x1a80
   219e0:	add	r5, r5, #36	; 0x24
   219e4:	lsr	r4, r7, #28
   219e8:	orr	lr, lr, sl, lsl #14
   219ec:	str	lr, [r5]
   219f0:	orr	lr, r4, r6, lsl #4
   219f4:	add	r4, sp, #6784	; 0x1a80
   219f8:	add	r4, r4, #52	; 0x34
   219fc:	str	lr, [r4]
   21a00:	add	lr, sp, #6784	; 0x1a80
   21a04:	lsl	ip, r6, #30
   21a08:	add	lr, lr, #56	; 0x38
   21a0c:	lsl	r2, fp, #23
   21a10:	orr	ip, ip, r7, lsr #2
   21a14:	str	ip, [lr]
   21a18:	orr	ip, r2, sl, lsr #9
   21a1c:	add	r2, sp, #6784	; 0x1a80
   21a20:	add	r2, r2, #44	; 0x2c
   21a24:	str	ip, [r2]
   21a28:	add	r2, sp, #6848	; 0x1ac0
   21a2c:	lsl	r3, r7, #25
   21a30:	add	r2, r2, #4
   21a34:	orr	r3, r3, r6, lsr #7
   21a38:	str	r3, [r2]
   21a3c:	add	r3, sp, #7296	; 0x1c80
   21a40:	add	r3, r3, #8
   21a44:	sub	r1, pc, #196	; 0xc4
   21a48:	ldrd	r0, [r1]
   21a4c:	ldrd	r2, [r3]
   21a50:	ldrd	r4, [sp, #64]	; 0x40
   21a54:	ldrd	r8, [sp, #80]	; 0x50
   21a58:	adds	r2, r2, r0
   21a5c:	adc	r3, r3, r1
   21a60:	eor	r8, r8, r4
   21a64:	eor	r9, r9, r5
   21a68:	mov	r0, sl
   21a6c:	mov	r1, fp
   21a70:	and	r0, r0, r8
   21a74:	and	r1, r1, r9
   21a78:	mov	r8, r0
   21a7c:	mov	r9, r1
   21a80:	ldrd	r0, [sp, #160]	; 0xa0
   21a84:	lsl	r4, sl, #23
   21a88:	lsl	lr, r6, #25
   21a8c:	lsr	r5, r0, #7
   21a90:	str	r5, [sp, #1184]	; 0x4a0
   21a94:	orr	r5, r4, fp, lsr #9
   21a98:	add	r4, sp, #6784	; 0x1a80
   21a9c:	lsr	ip, r0, #1
   21aa0:	lsr	r1, r0, #8
   21aa4:	add	r4, r4, #40	; 0x28
   21aa8:	add	r0, sp, #6848	; 0x1ac0
   21aac:	orr	lr, lr, r7, lsr #7
   21ab0:	str	r5, [r4]
   21ab4:	str	lr, [r0]
   21ab8:	ldrd	sl, [sp, #32]
   21abc:	ldrd	r4, [sp, #80]	; 0x50
   21ac0:	adds	sl, sl, r2
   21ac4:	adc	fp, fp, r3
   21ac8:	eor	r4, r4, r8
   21acc:	ldrd	r2, [sp, #56]	; 0x38
   21ad0:	eor	r5, r5, r9
   21ad4:	mov	r8, r4
   21ad8:	mov	r9, r5
   21adc:	ldrd	r4, [sp, #16]
   21ae0:	orr	r2, r2, r6
   21ae4:	orr	r3, r3, r7
   21ae8:	and	r4, r4, r2
   21aec:	and	r5, r5, r3
   21af0:	add	r2, sp, #6848	; 0x1ac0
   21af4:	strd	r4, [sp, #32]
   21af8:	ldrd	r4, [sp, #160]	; 0xa0
   21afc:	add	r2, r2, #8
   21b00:	adds	r8, r8, sl
   21b04:	orr	r3, ip, r5, lsl #31
   21b08:	str	r3, [r2]
   21b0c:	add	r2, sp, #6848	; 0x1ac0
   21b10:	add	r2, r2, #16
   21b14:	orr	r3, r1, r5, lsl #24
   21b18:	str	r3, [r2]
   21b1c:	ldr	r3, [sp, #1184]	; 0x4a0
   21b20:	adc	r9, r9, fp
   21b24:	orr	r3, r3, r5, lsl #25
   21b28:	str	r3, [sp, #1184]	; 0x4a0
   21b2c:	add	r3, sp, #6784	; 0x1a80
   21b30:	add	r3, r3, #24
   21b34:	ldrd	r0, [r3]
   21b38:	add	r3, sp, #6784	; 0x1a80
   21b3c:	add	r3, r3, #32
   21b40:	lsr	lr, r5, #1
   21b44:	ldrd	r2, [r3]
   21b48:	lsr	ip, r5, #8
   21b4c:	eor	r1, r1, r3
   21b50:	add	r3, sp, #6784	; 0x1a80
   21b54:	add	r3, r3, #40	; 0x28
   21b58:	eor	r0, r0, r2
   21b5c:	add	r2, sp, #6848	; 0x1ac0
   21b60:	ldrd	sl, [r3]
   21b64:	add	r2, r2, #12
   21b68:	orr	r3, lr, r4, lsl #31
   21b6c:	str	r3, [r2]
   21b70:	add	r3, sp, #6784	; 0x1a80
   21b74:	eor	sl, sl, r0
   21b78:	eor	fp, fp, r1
   21b7c:	add	r3, r3, #48	; 0x30
   21b80:	strd	sl, [sp, #24]
   21b84:	mov	sl, r4
   21b88:	ldrd	r4, [r3]
   21b8c:	add	r3, sp, #6784	; 0x1a80
   21b90:	add	r3, r3, #56	; 0x38
   21b94:	ldrd	r0, [r3]
   21b98:	add	r3, sp, #6848	; 0x1ac0
   21b9c:	add	r2, sp, #6848	; 0x1ac0
   21ba0:	eor	r4, r4, r0
   21ba4:	eor	r5, r5, r1
   21ba8:	ldrd	r0, [r3]
   21bac:	orr	r3, ip, sl, lsl #24
   21bb0:	add	r2, r2, #20
   21bb4:	eor	r1, r1, r5
   21bb8:	mov	r5, r1
   21bbc:	add	r1, sp, #7296	; 0x1c80
   21bc0:	ldrd	sl, [sp, #56]	; 0x38
   21bc4:	ldr	r1, [r1]
   21bc8:	eor	r0, r0, r4
   21bcc:	mov	r4, r0
   21bd0:	lsr	ip, r1, #19
   21bd4:	ldr	r1, [sp, #164]	; 0xa4
   21bd8:	str	r3, [r2]
   21bdc:	ldrd	r2, [sp, #32]
   21be0:	lsr	r1, r1, #7
   21be4:	str	r1, [sp, #1188]	; 0x4a4
   21be8:	add	r1, sp, #7296	; 0x1c80
   21bec:	and	sl, sl, r6
   21bf0:	ldr	r1, [r1]
   21bf4:	orr	r2, r2, sl
   21bf8:	and	fp, fp, r7
   21bfc:	lsr	r1, r1, #6
   21c00:	str	r1, [sp, #1192]	; 0x4a8
   21c04:	ldrd	r0, [sp, #24]
   21c08:	orr	r3, r3, fp
   21c0c:	add	lr, sp, #7296	; 0x1c80
   21c10:	adds	r0, r0, r8
   21c14:	adc	r1, r1, r9
   21c18:	adds	r2, r2, r4
   21c1c:	add	r4, sp, #6848	; 0x1ac0
   21c20:	add	r4, r4, #8
   21c24:	ldrd	r8, [r4]
   21c28:	add	r4, sp, #6848	; 0x1ac0
   21c2c:	add	r4, r4, #16
   21c30:	adc	r3, r3, r5
   21c34:	ldrd	r4, [r4]
   21c38:	add	lr, lr, #4
   21c3c:	eor	r8, r8, r4
   21c40:	add	r4, sp, #7296	; 0x1c80
   21c44:	add	r4, r4, #4
   21c48:	eor	r9, r9, r5
   21c4c:	ldr	r5, [r4]
   21c50:	add	r4, sp, #6848	; 0x1ac0
   21c54:	add	r4, r4, #24
   21c58:	orr	ip, ip, r5, lsl #13
   21c5c:	str	ip, [r4]
   21c60:	add	r4, sp, #7296	; 0x1c80
   21c64:	ldr	lr, [lr]
   21c68:	lsr	ip, r5, #19
   21c6c:	ldr	r5, [r4]
   21c70:	add	r4, sp, #6848	; 0x1ac0
   21c74:	add	r4, r4, #36	; 0x24
   21c78:	lsl	lr, lr, #3
   21c7c:	orr	lr, lr, r5, lsr #29
   21c80:	str	lr, [r4]
   21c84:	add	r4, sp, #7296	; 0x1c80
   21c88:	add	r4, r4, #4
   21c8c:	ldr	fp, [r4]
   21c90:	lsl	lr, r5, #3
   21c94:	ldr	r5, [sp, #1192]	; 0x4a8
   21c98:	orr	r5, r5, fp, lsl #26
   21c9c:	ldrd	sl, [sp, #8]
   21ca0:	str	r5, [sp, #1192]	; 0x4a8
   21ca4:	adds	sl, sl, r0
   21ca8:	adc	fp, fp, r1
   21cac:	adds	r4, r2, r0
   21cb0:	adc	r5, r3, r1
   21cb4:	add	r1, sp, #7296	; 0x1c80
   21cb8:	add	r0, sp, #6848	; 0x1ac0
   21cbc:	ldr	r1, [r1]
   21cc0:	add	r0, r0, #28
   21cc4:	add	r3, sp, #1184	; 0x4a0
   21cc8:	orr	r1, ip, r1, lsl #13
   21ccc:	str	r1, [r0]
   21cd0:	add	r1, sp, #7296	; 0x1c80
   21cd4:	add	r1, r1, #4
   21cd8:	add	r0, sp, #6848	; 0x1ac0
   21cdc:	ldr	r1, [r1]
   21ce0:	add	r0, r0, #32
   21ce4:	ldrd	r2, [r3]
   21ce8:	orr	r1, lr, r1, lsr #29
   21cec:	str	r1, [r0]
   21cf0:	add	r1, sp, #7296	; 0x1c80
   21cf4:	add	r1, r1, #4
   21cf8:	eor	r2, r2, r8
   21cfc:	ldr	r1, [r1]
   21d00:	eor	r3, r3, r9
   21d04:	add	ip, sp, #6848	; 0x1ac0
   21d08:	lsr	r1, r1, #6
   21d0c:	str	r1, [sp, #1196]	; 0x4ac
   21d10:	ldrd	r0, [sp, #152]	; 0x98
   21d14:	add	ip, ip, #32
   21d18:	ldrd	r8, [ip]
   21d1c:	adds	r0, r0, r2
   21d20:	adc	r1, r1, r3
   21d24:	mov	r3, r1
   21d28:	add	r1, sp, #6848	; 0x1ac0
   21d2c:	add	r1, r1, #24
   21d30:	mov	r2, r0
   21d34:	ldrd	r0, [r1]
   21d38:	strd	r4, [sp, #8]
   21d3c:	lsr	lr, sl, #14
   21d40:	eor	r0, r0, r8
   21d44:	add	r8, sp, #7232	; 0x1c40
   21d48:	add	r8, r8, #24
   21d4c:	eor	r1, r1, r9
   21d50:	ldrd	r8, [r8]
   21d54:	mov	r5, r1
   21d58:	orr	lr, lr, fp, lsl #18
   21d5c:	adds	r8, r8, r2
   21d60:	mov	r2, r8
   21d64:	add	r8, sp, #1184	; 0x4a0
   21d68:	add	r8, r8, #8
   21d6c:	adc	r9, r9, r3
   21d70:	mov	r3, r9
   21d74:	ldrd	r8, [r8]
   21d78:	mov	r4, r0
   21d7c:	lsr	ip, sl, #18
   21d80:	eor	r9, r9, r5
   21d84:	mov	r5, r9
   21d88:	add	r9, sp, #6848	; 0x1ac0
   21d8c:	add	r9, r9, #40	; 0x28
   21d90:	str	lr, [r9]
   21d94:	add	r9, sp, #6848	; 0x1ac0
   21d98:	eor	r8, r8, r4
   21d9c:	add	r9, r9, #48	; 0x30
   21da0:	mov	r4, r8
   21da4:	orr	ip, ip, fp, lsl #14
   21da8:	ldr	r8, [sp, #8]
   21dac:	str	ip, [r9]
   21db0:	ldr	ip, [sp, #12]
   21db4:	lsr	r8, r8, #28
   21db8:	ldr	lr, [sp, #12]
   21dbc:	orr	ip, r8, ip, lsl #4
   21dc0:	add	r8, sp, #6912	; 0x1b00
   21dc4:	lsl	lr, lr, #30
   21dc8:	str	ip, [r8]
   21dcc:	ldr	ip, [sp, #8]
   21dd0:	strd	sl, [sp, #24]
   21dd4:	adds	sl, r2, r4
   21dd8:	orr	ip, lr, ip, lsr #2
   21ddc:	add	lr, sp, #6912	; 0x1b00
   21de0:	add	lr, lr, #12
   21de4:	lsr	r8, fp, #14
   21de8:	str	ip, [lr]
   21dec:	lsr	lr, fp, #18
   21df0:	adc	fp, r3, r5
   21df4:	add	r3, sp, #7296	; 0x1c80
   21df8:	add	r3, r3, #16
   21dfc:	strd	sl, [r3]
   21e00:	ldrd	sl, [sp, #8]
   21e04:	add	r5, sp, #6848	; 0x1ac0
   21e08:	add	r5, r5, #44	; 0x2c
   21e0c:	lsr	r4, fp, #28
   21e10:	lsl	ip, sl, #30
   21e14:	ldrd	sl, [sp, #24]
   21e18:	add	r1, pc, #912	; 0x390
   21e1c:	ldrd	r0, [r1]
   21e20:	orr	r3, r8, sl, lsl #18
   21e24:	str	r3, [r5]
   21e28:	ldrd	r8, [sp, #8]
   21e2c:	add	r5, sp, #6848	; 0x1ac0
   21e30:	add	r5, r5, #52	; 0x34
   21e34:	orr	lr, lr, sl, lsl #14
   21e38:	str	lr, [r5]
   21e3c:	orr	lr, r4, r8, lsl #4
   21e40:	add	r4, sp, #6912	; 0x1b00
   21e44:	add	r4, r4, #4
   21e48:	str	lr, [r4]
   21e4c:	ldr	lr, [sp, #12]
   21e50:	lsl	r2, fp, #23
   21e54:	ldrd	r4, [sp, #40]	; 0x28
   21e58:	orr	ip, ip, lr, lsr #2
   21e5c:	add	lr, sp, #6912	; 0x1b00
   21e60:	add	lr, lr, #8
   21e64:	lsl	r3, r9, #25
   21e68:	ldrd	r8, [sp, #64]	; 0x40
   21e6c:	str	ip, [lr]
   21e70:	orr	ip, r2, sl, lsr #9
   21e74:	add	r2, sp, #6848	; 0x1ac0
   21e78:	add	r2, r2, #60	; 0x3c
   21e7c:	eor	r4, r4, r8
   21e80:	eor	r5, r5, r9
   21e84:	str	ip, [r2]
   21e88:	mov	r8, r4
   21e8c:	mov	r9, r5
   21e90:	lsl	r2, sl, #23
   21e94:	mov	r4, sl
   21e98:	mov	r5, fp
   21e9c:	ldrd	sl, [sp, #8]
   21ea0:	add	ip, sp, #6912	; 0x1b00
   21ea4:	add	ip, ip, #20
   21ea8:	orr	r3, r3, sl, lsr #7
   21eac:	str	r3, [ip]
   21eb0:	add	ip, sp, #7296	; 0x1c80
   21eb4:	add	ip, ip, #16
   21eb8:	lsl	r3, sl, #25
   21ebc:	ldrd	sl, [ip]
   21ec0:	and	r4, r4, r8
   21ec4:	and	r5, r5, r9
   21ec8:	adds	sl, sl, r0
   21ecc:	adc	fp, fp, r1
   21ed0:	mov	r0, sl
   21ed4:	mov	r1, fp
   21ed8:	ldrd	sl, [sp, #176]	; 0xb0
   21edc:	mov	r8, r4
   21ee0:	mov	r9, r5
   21ee4:	lsr	ip, sl, #7
   21ee8:	str	ip, [sp, #1200]	; 0x4b0
   21eec:	ldr	ip, [sp, #28]
   21ef0:	ldrd	r4, [sp, #80]	; 0x50
   21ef4:	lsr	lr, sl, #1
   21ef8:	orr	ip, r2, ip, lsr #9
   21efc:	add	r2, sp, #6848	; 0x1ac0
   21f00:	add	r2, r2, #56	; 0x38
   21f04:	adds	r4, r4, r0
   21f08:	str	ip, [r2]
   21f0c:	ldr	r2, [sp, #12]
   21f10:	adc	r5, r5, r1
   21f14:	mov	r0, r4
   21f18:	mov	r1, r5
   21f1c:	ldrd	r4, [sp, #8]
   21f20:	orr	r3, r3, r2, lsr #7
   21f24:	add	r2, sp, #6912	; 0x1b00
   21f28:	add	r2, r2, #16
   21f2c:	orr	r4, r4, r6
   21f30:	orr	r5, r5, r7
   21f34:	str	r3, [r2]
   21f38:	mov	r2, r4
   21f3c:	mov	r3, r5
   21f40:	ldrd	r4, [sp, #64]	; 0x40
   21f44:	lsr	ip, sl, #8
   21f48:	eor	r4, r4, r8
   21f4c:	eor	r5, r5, r9
   21f50:	mov	r8, r4
   21f54:	mov	r9, r5
   21f58:	ldrd	r4, [sp, #56]	; 0x38
   21f5c:	adds	r8, r8, r0
   21f60:	adc	r9, r9, r1
   21f64:	and	r4, r4, r2
   21f68:	add	r2, sp, #6912	; 0x1b00
   21f6c:	add	r2, r2, #24
   21f70:	and	r5, r5, r3
   21f74:	orr	r3, lr, fp, lsl #31
   21f78:	str	r3, [r2]
   21f7c:	add	r2, sp, #6912	; 0x1b00
   21f80:	add	r2, r2, #32
   21f84:	orr	r3, ip, fp, lsl #24
   21f88:	str	r3, [r2]
   21f8c:	ldr	r3, [sp, #1200]	; 0x4b0
   21f90:	lsr	lr, fp, #1
   21f94:	orr	r3, r3, fp, lsl #25
   21f98:	str	r3, [sp, #1200]	; 0x4b0
   21f9c:	add	r3, sp, #6848	; 0x1ac0
   21fa0:	add	r3, r3, #40	; 0x28
   21fa4:	ldrd	r0, [r3]
   21fa8:	add	r3, sp, #6848	; 0x1ac0
   21fac:	add	r3, r3, #48	; 0x30
   21fb0:	lsr	ip, fp, #8
   21fb4:	ldrd	r2, [r3]
   21fb8:	strd	r4, [sp, #32]
   21fbc:	eor	r1, r1, r3
   21fc0:	add	r3, sp, #6848	; 0x1ac0
   21fc4:	add	r3, r3, #56	; 0x38
   21fc8:	eor	r0, r0, r2
   21fcc:	ldrd	r2, [r3]
   21fd0:	eor	r2, r2, r0
   21fd4:	mov	r0, r2
   21fd8:	add	r2, sp, #6912	; 0x1b00
   21fdc:	eor	r3, r3, r1
   21fe0:	add	r2, r2, #28
   21fe4:	mov	r1, r3
   21fe8:	orr	r3, lr, sl, lsl #31
   21fec:	add	lr, sp, #6912	; 0x1b00
   21ff0:	str	r3, [r2]
   21ff4:	add	lr, lr, #8
   21ff8:	add	r3, sp, #6912	; 0x1b00
   21ffc:	ldrd	sl, [lr]
   22000:	ldrd	r2, [r3]
   22004:	adds	r0, r0, r8
   22008:	adc	r1, r1, r9
   2200c:	eor	r3, r3, fp
   22010:	mov	r5, r3
   22014:	add	r3, sp, #6912	; 0x1b00
   22018:	add	r3, r3, #16
   2201c:	eor	r2, r2, sl
   22020:	mov	r4, r2
   22024:	ldrd	r2, [r3]
   22028:	ldrd	sl, [sp, #176]	; 0xb0
   2202c:	strd	r6, [sp, #48]	; 0x30
   22030:	eor	r2, r2, r4
   22034:	mov	r4, r2
   22038:	add	r2, sp, #6912	; 0x1b00
   2203c:	eor	r3, r3, r5
   22040:	add	r2, r2, #36	; 0x24
   22044:	mov	r5, r3
   22048:	orr	r3, ip, sl, lsl #24
   2204c:	str	r3, [r2]
   22050:	ldrd	r2, [sp, #8]
   22054:	lsr	lr, fp, #7
   22058:	str	lr, [sp, #1204]	; 0x4b4
   2205c:	and	r2, r2, r6
   22060:	and	r3, r3, r7
   22064:	mov	r6, r2
   22068:	mov	r7, r3
   2206c:	ldrd	r2, [sp, #32]
   22070:	add	ip, sp, #7296	; 0x1c80
   22074:	add	lr, sp, #7296	; 0x1c80
   22078:	orr	r2, r2, r6
   2207c:	add	r6, sp, #6912	; 0x1b00
   22080:	add	r6, r6, #32
   22084:	add	ip, ip, #8
   22088:	ldrd	r8, [r6]
   2208c:	add	lr, lr, #8
   22090:	add	r6, sp, #7296	; 0x1c80
   22094:	add	r6, r6, #12
   22098:	ldr	ip, [ip]
   2209c:	ldr	lr, [lr]
   220a0:	orr	r3, r3, r7
   220a4:	ldr	r7, [r6]
   220a8:	add	r6, sp, #6912	; 0x1b00
   220ac:	lsr	lr, lr, #6
   220b0:	add	r6, r6, #40	; 0x28
   220b4:	lsr	ip, ip, #19
   220b8:	str	lr, [sp, #1208]	; 0x4b8
   220bc:	orr	ip, ip, r7, lsl #13
   220c0:	add	lr, sp, #7296	; 0x1c80
   220c4:	str	ip, [r6]
   220c8:	add	lr, lr, #12
   220cc:	add	r6, sp, #7296	; 0x1c80
   220d0:	add	r6, r6, #8
   220d4:	ldr	lr, [lr]
   220d8:	adds	r4, r4, r2
   220dc:	lsr	ip, r7, #19
   220e0:	ldr	r7, [r6]
   220e4:	adc	r5, r5, r3
   220e8:	add	r6, sp, #6912	; 0x1b00
   220ec:	add	r3, sp, #6912	; 0x1b00
   220f0:	add	r6, r6, #52	; 0x34
   220f4:	lsl	lr, lr, #3
   220f8:	add	r3, r3, #24
   220fc:	orr	lr, lr, r7, lsr #29
   22100:	str	lr, [r6]
   22104:	ldrd	r2, [r3]
   22108:	add	r6, sp, #7296	; 0x1c80
   2210c:	add	r6, r6, #12
   22110:	eor	r3, r3, r9
   22114:	ldr	r9, [r6]
   22118:	lsl	lr, r7, #3
   2211c:	ldr	r7, [sp, #1208]	; 0x4b8
   22120:	eor	r2, r2, r8
   22124:	orr	r7, r7, r9, lsl #26
   22128:	ldrd	r8, [sp, #16]
   2212c:	str	r7, [sp, #1208]	; 0x4b8
   22130:	adds	r8, r8, r0
   22134:	mov	r6, r8
   22138:	adc	r9, r9, r1
   2213c:	adds	r8, r4, r0
   22140:	mov	r7, r9
   22144:	adc	r9, r5, r1
   22148:	add	r1, sp, #1200	; 0x4b0
   2214c:	mov	r5, r9
   22150:	ldrd	r0, [r1]
   22154:	mov	r4, r8
   22158:	add	r9, pc, #88	; 0x58
   2215c:	ldrd	r8, [r9]
   22160:	eor	r1, r1, r3
   22164:	mov	r3, r1
   22168:	add	r1, sp, #7296	; 0x1c80
   2216c:	add	r1, r1, #8
   22170:	eor	r0, r0, r2
   22174:	ldr	r1, [r1]
   22178:	mov	r2, r0
   2217c:	add	r0, sp, #6912	; 0x1b00
   22180:	add	r0, r0, #44	; 0x2c
   22184:	orr	r1, ip, r1, lsl #13
   22188:	str	r1, [r0]
   2218c:	add	r1, sp, #7296	; 0x1c80
   22190:	add	r1, r1, #12
   22194:	add	r0, sp, #6912	; 0x1b00
   22198:	ldr	r1, [r1]
   2219c:	add	r0, r0, #48	; 0x30
   221a0:	add	ip, sp, #6912	; 0x1b00
   221a4:	orr	r1, lr, r1, lsr #29
   221a8:	b	221c0 <abort@plt+0x11ce0>
   221ac:	nop			; (mov r0, r0)
   221b0:	blgt	fb2c90 <stderr@@GLIBC_2.4+0xf7ec48>
   221b4:	cfstrdmi	mvd13, [r5], {190}	; 0xbe
   221b8:	stc2l	14, cr7, [r5], #-168	; 0xffffff58
   221bc:	ldmdbpl	pc!, {r2, r3, r4, r7, r8, fp, sp}^	; <UNPREDICTABLE>
   221c0:	str	r1, [r0]
   221c4:	add	r1, sp, #7296	; 0x1c80
   221c8:	add	r1, r1, #12
   221cc:	add	ip, ip, #48	; 0x30
   221d0:	ldr	r1, [r1]
   221d4:	ldrd	sl, [ip]
   221d8:	lsr	lr, r6, #14
   221dc:	lsr	r1, r1, #6
   221e0:	str	r1, [sp, #1212]	; 0x4bc
   221e4:	ldrd	r0, [sp, #160]	; 0xa0
   221e8:	lsr	ip, r6, #18
   221ec:	adds	r0, r0, r2
   221f0:	adc	r1, r1, r3
   221f4:	mov	r3, r1
   221f8:	add	r1, sp, #6912	; 0x1b00
   221fc:	add	r1, r1, #40	; 0x28
   22200:	mov	r2, r0
   22204:	ldrd	r0, [r1]
   22208:	eor	r0, r0, sl
   2220c:	mov	sl, r6
   22210:	add	r6, sp, #7232	; 0x1c40
   22214:	add	r6, r6, #32
   22218:	eor	r1, r1, fp
   2221c:	mov	fp, r7
   22220:	ldrd	r6, [r6]
   22224:	orr	lr, lr, fp, lsl #18
   22228:	orr	ip, ip, fp, lsl #14
   2222c:	adds	r6, r6, r2
   22230:	mov	r2, r6
   22234:	add	r6, sp, #1200	; 0x4b0
   22238:	add	r6, r6, #8
   2223c:	adc	r7, r7, r3
   22240:	mov	r3, r7
   22244:	ldrd	r6, [r6]
   22248:	eor	r7, r7, r1
   2224c:	mov	r1, r7
   22250:	mov	r7, r5
   22254:	add	r5, sp, #6912	; 0x1b00
   22258:	add	r5, r5, #56	; 0x38
   2225c:	eor	r6, r6, r0
   22260:	str	lr, [r5]
   22264:	add	r5, sp, #6976	; 0x1b40
   22268:	mov	r0, r6
   2226c:	mov	r6, r4
   22270:	lsr	r4, r4, #28
   22274:	str	ip, [r5]
   22278:	orr	ip, r4, r7, lsl #4
   2227c:	add	r4, sp, #6976	; 0x1b40
   22280:	add	r4, r4, #16
   22284:	lsl	lr, r7, #30
   22288:	str	ip, [r4]
   2228c:	orr	ip, lr, r6, lsr #2
   22290:	add	lr, sp, #6976	; 0x1b40
   22294:	add	lr, lr, #28
   22298:	strd	r6, [sp, #16]
   2229c:	mov	r6, sl
   222a0:	adds	sl, r2, r0
   222a4:	add	r2, sp, #6912	; 0x1b00
   222a8:	str	ip, [lr]
   222ac:	mov	r7, fp
   222b0:	lsr	r4, fp, #14
   222b4:	lsr	lr, fp, #18
   222b8:	add	r2, r2, #60	; 0x3c
   222bc:	adc	fp, r3, r1
   222c0:	add	r3, sp, #7296	; 0x1c80
   222c4:	orr	r5, r4, r6, lsl #18
   222c8:	add	r3, r3, #24
   222cc:	str	r5, [r2]
   222d0:	add	r2, sp, #6976	; 0x1b40
   222d4:	strd	sl, [r3]
   222d8:	add	r2, r2, #4
   222dc:	ldrd	sl, [sp, #16]
   222e0:	orr	lr, lr, r6, lsl #14
   222e4:	str	lr, [r2]
   222e8:	add	lr, sp, #6976	; 0x1b40
   222ec:	lsl	ip, sl, #30
   222f0:	add	r2, sp, #6976	; 0x1b40
   222f4:	add	lr, lr, #24
   222f8:	orr	ip, ip, fp, lsr #2
   222fc:	lsr	r3, fp, #28
   22300:	add	r2, r2, #20
   22304:	mov	r4, r6
   22308:	str	ip, [lr]
   2230c:	orr	r3, r3, sl, lsl #4
   22310:	add	ip, sp, #6976	; 0x1b40
   22314:	mov	r5, r7
   22318:	lsl	r1, r7, #23
   2231c:	str	r3, [r2]
   22320:	ldrd	r6, [sp, #40]	; 0x28
   22324:	ldrd	r2, [sp, #24]
   22328:	add	ip, ip, #12
   2232c:	lsl	r0, fp, #25
   22330:	orr	r1, r1, r4, lsr #9
   22334:	str	r1, [ip]
   22338:	orr	ip, r0, sl, lsr #7
   2233c:	add	r0, sp, #6976	; 0x1b40
   22340:	eor	r6, r6, r2
   22344:	eor	r7, r7, r3
   22348:	add	r0, r0, #36	; 0x24
   2234c:	mov	r2, r6
   22350:	mov	r3, r7
   22354:	str	ip, [r0]
   22358:	mov	fp, r5
   2235c:	lsl	r1, r4, #23
   22360:	lsl	ip, sl, #25
   22364:	and	r5, r5, r3
   22368:	mov	sl, r4
   2236c:	and	r4, r4, r2
   22370:	mov	r2, r4
   22374:	mov	r3, r5
   22378:	ldrd	r4, [sp, #96]	; 0x60
   2237c:	add	r0, sp, #7296	; 0x1c80
   22380:	add	r0, r0, #24
   22384:	lsr	lr, r4, #7
   22388:	str	lr, [sp, #1216]	; 0x4c0
   2238c:	add	lr, sp, #6976	; 0x1b40
   22390:	add	lr, lr, #8
   22394:	ldrd	r6, [r0]
   22398:	orr	r1, r1, fp, lsr #9
   2239c:	str	r1, [lr]
   223a0:	lsr	r0, r4, #1
   223a4:	lsr	r1, r4, #8
   223a8:	ldrd	r4, [sp, #64]	; 0x40
   223ac:	adds	r6, r6, r8
   223b0:	adc	r7, r7, r9
   223b4:	adds	r4, r4, r6
   223b8:	adc	r5, r5, r7
   223bc:	strd	sl, [sp, #32]
   223c0:	ldrd	r6, [sp, #8]
   223c4:	ldrd	sl, [sp, #16]
   223c8:	mov	r8, r4
   223cc:	mov	r9, r5
   223d0:	orr	r6, r6, sl
   223d4:	orr	r7, r7, fp
   223d8:	mov	r4, r6
   223dc:	mov	r5, r7
   223e0:	ldrd	r6, [sp, #48]	; 0x30
   223e4:	add	lr, sp, #6976	; 0x1b40
   223e8:	add	lr, lr, #32
   223ec:	and	r6, r6, r4
   223f0:	and	r7, r7, r5
   223f4:	ldrd	r4, [sp, #96]	; 0x60
   223f8:	orr	ip, ip, fp, lsr #7
   223fc:	str	ip, [lr]
   22400:	orr	ip, r0, r5, lsl #31
   22404:	add	r0, sp, #6976	; 0x1b40
   22408:	add	r0, r0, #40	; 0x28
   2240c:	str	ip, [r0]
   22410:	add	ip, sp, #6976	; 0x1b40
   22414:	ldrd	sl, [sp, #40]	; 0x28
   22418:	add	ip, ip, #48	; 0x30
   2241c:	orr	r1, r1, r5, lsl #24
   22420:	str	r1, [ip]
   22424:	ldr	ip, [sp, #1216]	; 0x4c0
   22428:	eor	sl, sl, r2
   2242c:	adds	sl, r8, sl
   22430:	orr	ip, ip, r5, lsl #25
   22434:	eor	fp, fp, r3
   22438:	add	r3, sp, #6912	; 0x1b00
   2243c:	adc	fp, r9, fp
   22440:	str	ip, [sp, #1216]	; 0x4c0
   22444:	add	r3, r3, #56	; 0x38
   22448:	add	ip, sp, #6976	; 0x1b40
   2244c:	strd	sl, [sp, #64]	; 0x40
   22450:	ldrd	r8, [ip]
   22454:	ldrd	r2, [r3]
   22458:	add	ip, sp, #6976	; 0x1b40
   2245c:	add	ip, ip, #8
   22460:	lsr	r0, r5, #1
   22464:	eor	r2, r2, r8
   22468:	eor	r3, r3, r9
   2246c:	ldrd	r8, [ip]
   22470:	orr	ip, r0, r4, lsl #31
   22474:	add	r0, sp, #6976	; 0x1b40
   22478:	add	r0, r0, #44	; 0x2c
   2247c:	str	ip, [r0]
   22480:	add	r0, sp, #6976	; 0x1b40
   22484:	add	r0, r0, #16
   22488:	eor	r8, r8, r2
   2248c:	eor	r9, r9, r3
   22490:	mov	r2, r8
   22494:	mov	r3, r9
   22498:	ldrd	r8, [r0]
   2249c:	add	r0, sp, #6976	; 0x1b40
   224a0:	add	r0, r0, #24
   224a4:	ldrd	sl, [r0]
   224a8:	add	r0, sp, #6976	; 0x1b40
   224ac:	add	r0, r0, #32
   224b0:	eor	r8, r8, sl
   224b4:	eor	r9, r9, fp
   224b8:	mov	r4, r8
   224bc:	lsr	r1, r5, #8
   224c0:	mov	r5, r9
   224c4:	ldrd	r8, [r0]
   224c8:	add	r0, sp, #6976	; 0x1b40
   224cc:	add	r0, r0, #52	; 0x34
   224d0:	eor	r8, r8, r4
   224d4:	eor	r9, r9, r5
   224d8:	mov	r4, r8
   224dc:	mov	r5, r9
   224e0:	ldrd	r8, [sp, #96]	; 0x60
   224e4:	ldrd	sl, [sp, #8]
   224e8:	add	ip, sp, #7296	; 0x1c80
   224ec:	orr	r1, r1, r8, lsl #24
   224f0:	str	r1, [r0]
   224f4:	ldrd	r0, [sp, #16]
   224f8:	add	ip, ip, #16
   224fc:	lsr	lr, r9, #7
   22500:	and	fp, fp, r1
   22504:	add	r1, sp, #6976	; 0x1b40
   22508:	add	r1, r1, #48	; 0x30
   2250c:	and	sl, sl, r0
   22510:	orr	r6, r6, sl
   22514:	orr	r7, r7, fp
   22518:	ldrd	sl, [r1]
   2251c:	add	r1, sp, #7296	; 0x1c80
   22520:	add	r1, r1, #20
   22524:	ldr	ip, [ip]
   22528:	ldr	r1, [r1]
   2252c:	add	r0, sp, #6976	; 0x1b40
   22530:	lsr	ip, ip, #19
   22534:	add	r0, r0, #56	; 0x38
   22538:	orr	r1, ip, r1, lsl #13
   2253c:	str	r1, [r0]
   22540:	ldrd	r8, [sp, #64]	; 0x40
   22544:	add	r1, sp, #7296	; 0x1c80
   22548:	add	r1, r1, #20
   2254c:	adds	r8, r8, r2
   22550:	str	lr, [sp, #1220]	; 0x4c4
   22554:	ldr	r1, [r1]
   22558:	add	lr, sp, #7296	; 0x1c80
   2255c:	adc	r9, r9, r3
   22560:	add	lr, lr, #16
   22564:	add	r3, sp, #7296	; 0x1c80
   22568:	add	r3, r3, #20
   2256c:	lsr	r0, r1, #19
   22570:	ldr	lr, [lr]
   22574:	add	r1, sp, #7296	; 0x1c80
   22578:	ldr	r3, [r3]
   2257c:	add	r1, r1, #16
   22580:	lsr	lr, lr, #6
   22584:	ldr	r1, [r1]
   22588:	str	lr, [sp, #1224]	; 0x4c8
   2258c:	lsl	lr, r3, #3
   22590:	add	r3, sp, #6976	; 0x1b40
   22594:	add	r3, r3, #40	; 0x28
   22598:	orr	r1, lr, r1, lsr #29
   2259c:	add	lr, sp, #7296	; 0x1c80
   225a0:	ldrd	r2, [r3]
   225a4:	add	ip, sp, #7040	; 0x1b80
   225a8:	add	lr, lr, #20
   225ac:	add	ip, ip, #4
   225b0:	ldr	lr, [lr]
   225b4:	str	r1, [ip]
   225b8:	eor	r2, r2, sl
   225bc:	eor	r3, r3, fp
   225c0:	ldr	ip, [sp, #1224]	; 0x4c8
   225c4:	ldrd	sl, [sp, #56]	; 0x38
   225c8:	adds	r4, r4, r6
   225cc:	orr	ip, ip, lr, lsl #26
   225d0:	adc	r5, r5, r7
   225d4:	str	ip, [sp, #1224]	; 0x4c8
   225d8:	adds	sl, sl, r8
   225dc:	add	ip, sp, #1216	; 0x4c0
   225e0:	adc	fp, fp, r9
   225e4:	adds	r6, r4, r8
   225e8:	adc	r7, r5, r9
   225ec:	ldrd	r8, [ip]
   225f0:	add	ip, sp, #7296	; 0x1c80
   225f4:	add	ip, ip, #16
   225f8:	add	r1, sp, #7296	; 0x1c80
   225fc:	ldr	ip, [ip]
   22600:	add	r1, r1, #16
   22604:	add	r4, sp, #7232	; 0x1c40
   22608:	orr	ip, r0, ip, lsl #13
   2260c:	ldr	r1, [r1]
   22610:	add	r0, sp, #6976	; 0x1b40
   22614:	add	r0, r0, #60	; 0x3c
   22618:	lsl	r1, r1, #3
   2261c:	str	ip, [r0]
   22620:	add	r0, sp, #7040	; 0x1b80
   22624:	orr	r1, r1, lr, lsr #29
   22628:	str	r1, [r0]
   2262c:	lsr	r1, lr, #6
   22630:	str	r1, [sp, #1228]	; 0x4cc
   22634:	add	r4, r4, #40	; 0x28
   22638:	ldrd	r0, [sp, #176]	; 0xb0
   2263c:	ldrd	r4, [r4]
   22640:	eor	r8, r8, r2
   22644:	adds	r0, r0, r8
   22648:	eor	r9, r9, r3
   2264c:	adc	r1, r1, r9
   22650:	mov	r2, r0
   22654:	adds	r4, r4, r2
   22658:	mov	r3, r1
   2265c:	add	r1, sp, #6976	; 0x1b40
   22660:	mov	r2, r4
   22664:	add	ip, sp, #7040	; 0x1b80
   22668:	add	r1, r1, #56	; 0x38
   2266c:	add	r4, sp, #1216	; 0x4c0
   22670:	add	r4, r4, #8
   22674:	ldrd	r8, [ip]
   22678:	ldrd	r0, [r1]
   2267c:	adc	r5, r5, r3
   22680:	mov	r3, r5
   22684:	ldrd	r4, [r4]
   22688:	eor	r1, r1, r9
   2268c:	lsr	lr, sl, #14
   22690:	eor	r5, r5, r1
   22694:	mov	r1, r5
   22698:	add	r5, sp, #7040	; 0x1b80
   2269c:	add	r5, r5, #8
   226a0:	orr	lr, lr, fp, lsl #18
   226a4:	str	lr, [r5]
   226a8:	eor	r0, r0, r8
   226ac:	add	r5, sp, #7040	; 0x1b80
   226b0:	lsr	ip, sl, #18
   226b4:	eor	r4, r4, r0
   226b8:	add	r5, r5, #16
   226bc:	mov	r0, r4
   226c0:	orr	ip, ip, fp, lsl #14
   226c4:	lsr	r4, r6, #28
   226c8:	str	ip, [r5]
   226cc:	orr	ip, r4, r7, lsl #4
   226d0:	add	r4, sp, #7040	; 0x1b80
   226d4:	add	r4, r4, #32
   226d8:	adds	r8, r2, r0
   226dc:	lsl	lr, r7, #30
   226e0:	add	r2, sp, #7040	; 0x1b80
   226e4:	str	ip, [r4]
   226e8:	add	r2, r2, #12
   226ec:	orr	ip, lr, r6, lsr #2
   226f0:	lsr	r4, fp, #14
   226f4:	add	lr, sp, #7040	; 0x1b80
   226f8:	orr	r5, r4, sl, lsl #18
   226fc:	add	lr, lr, #44	; 0x2c
   22700:	str	r5, [r2]
   22704:	add	r2, sp, #7040	; 0x1b80
   22708:	str	ip, [lr]
   2270c:	add	r2, r2, #20
   22710:	lsr	lr, fp, #18
   22714:	orr	lr, lr, sl, lsl #14
   22718:	str	lr, [r2]
   2271c:	add	lr, sp, #7040	; 0x1b80
   22720:	lsl	ip, r6, #30
   22724:	add	lr, lr, #40	; 0x28
   22728:	orr	ip, ip, r7, lsr #2
   2272c:	str	ip, [lr]
   22730:	add	ip, sp, #7040	; 0x1b80
   22734:	adc	r9, r3, r1
   22738:	add	ip, ip, #28
   2273c:	lsl	r1, fp, #23
   22740:	lsl	r0, r7, #25
   22744:	orr	r1, r1, sl, lsr #9
   22748:	str	r1, [ip]
   2274c:	orr	ip, r0, r6, lsr #7
   22750:	add	r0, sp, #7040	; 0x1b80
   22754:	add	r0, r0, #52	; 0x34
   22758:	str	ip, [r0]
   2275c:	add	r0, sp, #7168	; 0x1c00
   22760:	add	r3, sp, #7296	; 0x1c80
   22764:	add	r0, r0, #48	; 0x30
   22768:	add	r3, r3, #32
   2276c:	ldr	lr, [r0]
   22770:	add	r2, sp, #7040	; 0x1b80
   22774:	strd	r8, [r3]
   22778:	add	r2, r2, #36	; 0x24
   2277c:	lsr	r3, r7, #28
   22780:	orr	r3, r3, r6, lsl #4
   22784:	ldrd	r4, [sp, #32]
   22788:	lsr	r0, lr, #1
   2278c:	str	r3, [r2]
   22790:	add	lr, sp, #7168	; 0x1c00
   22794:	ldrd	r2, [sp, #24]
   22798:	add	lr, lr, #48	; 0x30
   2279c:	lsl	r1, sl, #23
   227a0:	ldr	lr, [lr]
   227a4:	eor	r2, r2, r4
   227a8:	eor	r3, r3, r5
   227ac:	mov	r4, r8
   227b0:	mov	r5, r9
   227b4:	add	r9, pc, #916	; 0x394
   227b8:	ldrd	r8, [r9]
   227bc:	lsr	lr, lr, #7
   227c0:	str	lr, [sp, #1232]	; 0x4d0
   227c4:	adds	r8, r8, r4
   227c8:	adc	r9, r9, r5
   227cc:	add	lr, sp, #7040	; 0x1b80
   227d0:	mov	r5, fp
   227d4:	add	lr, lr, #24
   227d8:	orr	r1, r1, r5, lsr #9
   227dc:	str	r1, [lr]
   227e0:	add	lr, sp, #7040	; 0x1b80
   227e4:	lsl	ip, r6, #25
   227e8:	add	lr, lr, #48	; 0x30
   227ec:	mov	r4, sl
   227f0:	orr	ip, ip, r7, lsr #7
   227f4:	and	sl, sl, r2
   227f8:	and	fp, fp, r3
   227fc:	mov	r2, sl
   22800:	mov	r3, fp
   22804:	mov	sl, r4
   22808:	mov	fp, r5
   2280c:	mov	r4, r6
   22810:	mov	r5, r7
   22814:	str	ip, [lr]
   22818:	ldrd	r6, [sp, #40]	; 0x28
   2281c:	add	ip, sp, #7168	; 0x1c00
   22820:	add	ip, ip, #52	; 0x34
   22824:	adds	r6, r6, r8
   22828:	ldr	ip, [ip]
   2282c:	adc	r7, r7, r9
   22830:	mov	r8, r6
   22834:	mov	r9, r7
   22838:	ldrd	r6, [sp, #16]
   2283c:	orr	ip, r0, ip, lsl #31
   22840:	add	r0, sp, #7040	; 0x1b80
   22844:	add	r0, r0, #56	; 0x38
   22848:	orr	r6, r6, r4
   2284c:	orr	r7, r7, r5
   22850:	strd	r4, [sp, #40]	; 0x28
   22854:	ldrd	r4, [sp, #24]
   22858:	str	ip, [r0]
   2285c:	add	r1, sp, #7168	; 0x1c00
   22860:	add	r0, sp, #7168	; 0x1c00
   22864:	add	r0, r0, #52	; 0x34
   22868:	add	r1, r1, #48	; 0x30
   2286c:	eor	r4, r4, r2
   22870:	eor	r5, r5, r3
   22874:	mov	r2, r4
   22878:	mov	r3, r5
   2287c:	ldr	r1, [r1]
   22880:	ldrd	r4, [sp, #8]
   22884:	ldr	ip, [r0]
   22888:	add	lr, sp, #7168	; 0x1c00
   2288c:	lsr	r1, r1, #8
   22890:	lsr	r0, ip, #1
   22894:	add	ip, sp, #7168	; 0x1c00
   22898:	add	ip, ip, #52	; 0x34
   2289c:	add	lr, lr, #52	; 0x34
   228a0:	ldr	ip, [ip]
   228a4:	ldr	lr, [lr]
   228a8:	adds	r8, r8, r2
   228ac:	orr	r1, r1, ip, lsl #24
   228b0:	add	ip, sp, #7104	; 0x1bc0
   228b4:	adc	r9, r9, r3
   228b8:	str	r1, [ip]
   228bc:	ldr	ip, [sp, #1232]	; 0x4d0
   228c0:	add	r3, sp, #7040	; 0x1b80
   228c4:	orr	ip, ip, lr, lsl #25
   228c8:	str	ip, [sp, #1232]	; 0x4d0
   228cc:	add	ip, sp, #7040	; 0x1b80
   228d0:	add	ip, ip, #16
   228d4:	add	r3, r3, #8
   228d8:	and	r4, r4, r6
   228dc:	and	r5, r5, r7
   228e0:	ldrd	r2, [r3]
   228e4:	mov	r6, r4
   228e8:	mov	r7, r5
   228ec:	ldrd	r4, [ip]
   228f0:	add	ip, sp, #7040	; 0x1b80
   228f4:	add	ip, ip, #24
   228f8:	eor	r2, r2, r4
   228fc:	eor	r3, r3, r5
   22900:	ldrd	r4, [ip]
   22904:	add	r1, sp, #7168	; 0x1c00
   22908:	add	r1, r1, #52	; 0x34
   2290c:	eor	r5, r5, r3
   22910:	add	r3, sp, #7168	; 0x1c00
   22914:	add	r3, r3, #48	; 0x30
   22918:	eor	r4, r4, r2
   2291c:	ldr	r3, [r3]
   22920:	add	r2, sp, #7040	; 0x1b80
   22924:	add	r2, r2, #60	; 0x3c
   22928:	orr	r3, r0, r3, lsl #31
   2292c:	str	r3, [r2]
   22930:	add	r0, sp, #7040	; 0x1b80
   22934:	add	r3, sp, #7040	; 0x1b80
   22938:	add	r0, r0, #40	; 0x28
   2293c:	add	r3, r3, #32
   22940:	strd	r4, [sp, #56]	; 0x38
   22944:	ldrd	r2, [r3]
   22948:	ldrd	r4, [r0]
   2294c:	ldr	r1, [r1]
   22950:	eor	r3, r3, r5
   22954:	mov	r5, r3
   22958:	add	r3, sp, #7040	; 0x1b80
   2295c:	add	r3, r3, #48	; 0x30
   22960:	eor	r2, r2, r4
   22964:	mov	r4, r2
   22968:	ldrd	r2, [r3]
   2296c:	lsr	r1, r1, #8
   22970:	eor	r3, r3, r5
   22974:	mov	r5, r3
   22978:	add	r3, sp, #7168	; 0x1c00
   2297c:	add	r3, r3, #48	; 0x30
   22980:	eor	r2, r2, r4
   22984:	ldr	r3, [r3]
   22988:	mov	r4, r2
   2298c:	add	r2, sp, #7104	; 0x1bc0
   22990:	add	r2, r2, #4
   22994:	orr	r3, r1, r3, lsl #24
   22998:	str	r3, [r2]
   2299c:	ldrd	r0, [sp, #16]
   229a0:	ldrd	r2, [sp, #40]	; 0x28
   229a4:	and	r1, r1, r3
   229a8:	add	r3, sp, #7296	; 0x1c80
   229ac:	add	r3, r3, #24
   229b0:	and	r0, r0, r2
   229b4:	ldr	r3, [r3]
   229b8:	orr	r6, r6, r0
   229bc:	orr	r7, r7, r1
   229c0:	lsr	ip, r3, #19
   229c4:	lsr	r3, lr, #7
   229c8:	str	r3, [sp, #1236]	; 0x4d4
   229cc:	add	r3, sp, #7296	; 0x1c80
   229d0:	add	r3, r3, #24
   229d4:	ldrd	r0, [sp, #56]	; 0x38
   229d8:	ldr	r3, [r3]
   229dc:	adds	r0, r0, r8
   229e0:	adc	r1, r1, r9
   229e4:	lsr	r3, r3, #6
   229e8:	str	r3, [sp, #1240]	; 0x4d8
   229ec:	mov	r3, r1
   229f0:	add	r1, sp, #7296	; 0x1c80
   229f4:	add	r1, r1, #28
   229f8:	adds	r6, r6, r4
   229fc:	ldr	r1, [r1]
   22a00:	adc	r7, r7, r5
   22a04:	mov	r2, r0
   22a08:	lsl	r8, r1, #3
   22a0c:	add	r1, sp, #7040	; 0x1b80
   22a10:	add	r1, r1, #56	; 0x38
   22a14:	ldrd	r4, [r1]
   22a18:	add	r1, sp, #7104	; 0x1bc0
   22a1c:	ldrd	r0, [r1]
   22a20:	eor	r5, r5, r1
   22a24:	add	r1, sp, #7296	; 0x1c80
   22a28:	add	r1, r1, #28
   22a2c:	eor	r4, r4, r0
   22a30:	ldr	r1, [r1]
   22a34:	add	r0, sp, #7104	; 0x1bc0
   22a38:	add	r0, r0, #8
   22a3c:	orr	r1, ip, r1, lsl #13
   22a40:	str	r1, [r0]
   22a44:	add	r1, sp, #7296	; 0x1c80
   22a48:	add	r1, r1, #28
   22a4c:	add	r0, sp, #7104	; 0x1bc0
   22a50:	ldr	r1, [r1]
   22a54:	add	r0, r0, #20
   22a58:	lsr	lr, r1, #19
   22a5c:	add	r1, sp, #7296	; 0x1c80
   22a60:	add	r1, r1, #24
   22a64:	ldr	r1, [r1]
   22a68:	orr	r1, r8, r1, lsr #29
   22a6c:	str	r1, [r0]
   22a70:	add	r1, sp, #7296	; 0x1c80
   22a74:	add	r1, r1, #24
   22a78:	add	r0, sp, #7296	; 0x1c80
   22a7c:	ldr	r1, [r1]
   22a80:	add	r0, r0, #28
   22a84:	ldr	r9, [r0]
   22a88:	lsl	ip, r1, #3
   22a8c:	ldr	r1, [sp, #1240]	; 0x4d8
   22a90:	orr	r1, r1, r9, lsl #26
   22a94:	ldrd	r8, [sp, #48]	; 0x30
   22a98:	str	r1, [sp, #1240]	; 0x4d8
   22a9c:	adds	r8, r8, r2
   22aa0:	adc	r9, r9, r3
   22aa4:	adds	r2, r2, r6
   22aa8:	add	r6, sp, #1232	; 0x4d0
   22aac:	mov	r0, r8
   22ab0:	mov	r1, r9
   22ab4:	ldrd	r8, [r6]
   22ab8:	add	r6, sp, #7296	; 0x1c80
   22abc:	add	r6, r6, #24
   22ac0:	adc	r3, r3, r7
   22ac4:	ldr	r7, [r6]
   22ac8:	add	r6, sp, #7104	; 0x1bc0
   22acc:	add	r6, r6, #12
   22ad0:	orr	lr, lr, r7, lsl #13
   22ad4:	str	lr, [r6]
   22ad8:	add	lr, sp, #7296	; 0x1c80
   22adc:	add	lr, lr, #28
   22ae0:	ldrd	r6, [sp, #96]	; 0x60
   22ae4:	ldr	lr, [lr]
   22ae8:	eor	r8, r8, r4
   22aec:	adds	r6, r6, r8
   22af0:	orr	ip, ip, lr, lsr #29
   22af4:	add	lr, sp, #7104	; 0x1bc0
   22af8:	add	lr, lr, #16
   22afc:	str	ip, [lr]
   22b00:	add	ip, sp, #7296	; 0x1c80
   22b04:	add	ip, ip, #28
   22b08:	eor	r9, r9, r5
   22b0c:	ldr	ip, [ip]
   22b10:	adc	r7, r7, r9
   22b14:	mov	r4, r6
   22b18:	lsr	ip, ip, #6
   22b1c:	str	ip, [sp, #1244]	; 0x4dc
   22b20:	add	ip, sp, #7104	; 0x1bc0
   22b24:	add	ip, ip, #8
   22b28:	ldrd	r8, [lr]
   22b2c:	mov	r5, r7
   22b30:	ldrd	r6, [ip]
   22b34:	lsr	ip, r2, #28
   22b38:	str	ip, [sp, #48]	; 0x30
   22b3c:	eor	r6, r6, r8
   22b40:	add	r8, sp, #7232	; 0x1c40
   22b44:	add	r8, r8, #48	; 0x30
   22b48:	eor	r7, r7, r9
   22b4c:	b	22b60 <abort@plt+0x12680>
   22b50:	bcc	ff5e1708 <stderr@@GLIBC_2.4+0xff5ad6c0>
   22b54:	svcpl	0x00cb6fab
   22b58:	bmi	11f8bbc <stderr@@GLIBC_2.4+0x11c4b74>
   22b5c:	mcrrvs	9, 8, r1, r4, cr12	; <UNPREDICTABLE>
   22b60:	ldrd	r8, [r8]
   22b64:	lsl	ip, r3, #30
   22b68:	str	ip, [sp, #56]	; 0x38
   22b6c:	adds	r8, r8, r4
   22b70:	add	r4, sp, #1232	; 0x4d0
   22b74:	adc	r9, r9, r5
   22b78:	add	r4, r4, #8
   22b7c:	strd	r8, [sp]
   22b80:	ldrd	r8, [r4]
   22b84:	add	r4, sp, #7104	; 0x1bc0
   22b88:	add	r4, r4, #48	; 0x30
   22b8c:	eor	r9, r9, r7
   22b90:	ldr	r7, [sp, #48]	; 0x30
   22b94:	eor	r8, r8, r6
   22b98:	orr	r7, r7, r3, lsl #4
   22b9c:	str	r7, [r4]
   22ba0:	ldr	r6, [sp, #56]	; 0x38
   22ba4:	add	r4, sp, #7104	; 0x1bc0
   22ba8:	add	r4, r4, #60	; 0x3c
   22bac:	orr	r6, r6, r2, lsr #2
   22bb0:	str	r6, [r4]
   22bb4:	add	r4, sp, #7104	; 0x1bc0
   22bb8:	lsr	lr, r0, #14
   22bbc:	add	r4, r4, #24
   22bc0:	orr	lr, lr, r1, lsl #18
   22bc4:	str	lr, [r4]
   22bc8:	add	r4, sp, #7104	; 0x1bc0
   22bcc:	lsr	ip, r0, #18
   22bd0:	add	r4, r4, #32
   22bd4:	orr	ip, ip, r1, lsl #14
   22bd8:	str	ip, [r4]
   22bdc:	ldrd	r4, [sp]
   22be0:	strd	sl, [sp, #48]	; 0x30
   22be4:	lsr	r7, r3, #28
   22be8:	adds	r4, r4, r8
   22bec:	adc	r5, r5, r9
   22bf0:	mov	r8, r4
   22bf4:	mov	r9, r5
   22bf8:	lsl	r6, r2, #30
   22bfc:	strd	r8, [sp, #56]	; 0x38
   22c00:	ldrd	r8, [sp, #32]
   22c04:	orr	r7, r7, r2, lsl #4
   22c08:	lsr	lr, r1, #14
   22c0c:	eor	fp, fp, r9
   22c10:	add	r9, sp, #7104	; 0x1bc0
   22c14:	add	r9, r9, #52	; 0x34
   22c18:	str	r7, [r9]
   22c1c:	orr	r9, r6, r3, lsr #2
   22c20:	add	r6, sp, #7104	; 0x1bc0
   22c24:	add	r6, r6, #56	; 0x38
   22c28:	str	r9, [r6]
   22c2c:	add	r6, sp, #7104	; 0x1bc0
   22c30:	add	r6, r6, #28
   22c34:	orr	lr, lr, r0, lsl #18
   22c38:	str	lr, [r6]
   22c3c:	add	lr, sp, #7104	; 0x1bc0
   22c40:	lsr	ip, r1, #18
   22c44:	add	lr, lr, #36	; 0x24
   22c48:	eor	sl, sl, r8
   22c4c:	orr	ip, ip, r0, lsl #14
   22c50:	lsl	r8, r3, #25
   22c54:	str	ip, [lr]
   22c58:	orr	ip, r8, r2, lsr #7
   22c5c:	add	lr, sp, #7168	; 0x1c00
   22c60:	ldrd	r8, [sp, #32]
   22c64:	mov	r4, sl
   22c68:	add	lr, lr, #4
   22c6c:	add	r6, sp, #7104	; 0x1bc0
   22c70:	and	r4, r4, r0
   22c74:	lsl	r7, r1, #23
   22c78:	add	r6, r6, #44	; 0x2c
   22c7c:	str	ip, [lr]
   22c80:	eor	r8, r8, r4
   22c84:	orr	lr, r7, r0, lsr #9
   22c88:	lsl	ip, r2, #25
   22c8c:	add	r4, sp, #7168	; 0x1c00
   22c90:	str	lr, [r6]
   22c94:	orr	ip, ip, r3, lsr #7
   22c98:	lsl	lr, r0, #23
   22c9c:	str	ip, [r4]
   22ca0:	orr	ip, lr, r1, lsr #9
   22ca4:	add	lr, sp, #7104	; 0x1bc0
   22ca8:	add	lr, lr, #40	; 0x28
   22cac:	str	ip, [lr]
   22cb0:	add	ip, sp, #7104	; 0x1bc0
   22cb4:	mov	r5, fp
   22cb8:	add	ip, ip, #24
   22cbc:	and	r5, r5, r1
   22cc0:	eor	r9, r9, r5
   22cc4:	ldrd	r4, [ip]
   22cc8:	add	ip, sp, #7104	; 0x1bc0
   22ccc:	add	ip, ip, #32
   22cd0:	ldrd	sl, [sp, #40]	; 0x28
   22cd4:	strd	r8, [sp, #40]	; 0x28
   22cd8:	ldrd	r8, [ip]
   22cdc:	orr	r6, sl, r2
   22ce0:	orr	r7, fp, r3
   22ce4:	eor	r4, r4, r8
   22ce8:	eor	r5, r5, r9
   22cec:	mov	r8, r4
   22cf0:	mov	r9, r5
   22cf4:	ldrd	r4, [sp, #16]
   22cf8:	add	ip, sp, #7104	; 0x1bc0
   22cfc:	add	ip, ip, #48	; 0x30
   22d00:	and	r4, r4, r6
   22d04:	and	r5, r5, r7
   22d08:	mov	r6, r4
   22d0c:	mov	r7, r5
   22d10:	ldrd	r4, [lr]
   22d14:	add	lr, sp, #1264	; 0x4f0
   22d18:	eor	r4, r4, r8
   22d1c:	eor	r5, r5, r9
   22d20:	strd	r4, [sp, #64]	; 0x40
   22d24:	mov	r4, sl
   22d28:	mov	r5, fp
   22d2c:	and	r4, r4, r2
   22d30:	and	r5, r5, r3
   22d34:	orr	r8, r6, r4
   22d38:	orr	r9, r7, r5
   22d3c:	ldrd	r4, [ip]
   22d40:	add	ip, sp, #7104	; 0x1bc0
   22d44:	add	ip, ip, #56	; 0x38
   22d48:	ldrd	r6, [ip]
   22d4c:	add	ip, sp, #7168	; 0x1c00
   22d50:	eor	r4, r4, r6
   22d54:	eor	r5, r5, r7
   22d58:	ldrd	r6, [ip]
   22d5c:	add	ip, sp, #7168	; 0x1c00
   22d60:	add	ip, ip, #8
   22d64:	eor	r6, r6, r4
   22d68:	eor	r7, r7, r5
   22d6c:	mov	r4, r6
   22d70:	adds	r6, r8, r4
   22d74:	mov	r5, r7
   22d78:	adc	r7, r9, r5
   22d7c:	mov	r4, r6
   22d80:	mov	r5, r7
   22d84:	ldrd	r6, [ip]
   22d88:	ldr	ip, [sp, #1260]	; 0x4ec
   22d8c:	adds	r6, r6, r4
   22d90:	adc	r7, r7, r5
   22d94:	ldrd	r4, [lr]
   22d98:	strd	r6, [sp, #72]	; 0x48
   22d9c:	add	ip, ip, #128	; 0x80
   22da0:	adds	r6, sl, r4
   22da4:	adc	r7, fp, r5
   22da8:	ldrd	sl, [sp, #48]	; 0x30
   22dac:	strd	r6, [lr]
   22db0:	add	lr, sp, #7168	; 0x1c00
   22db4:	add	lr, lr, #24
   22db8:	ldrd	r4, [lr]
   22dbc:	ldrd	r6, [sp, #16]
   22dc0:	str	ip, [sp, #1260]	; 0x4ec
   22dc4:	adds	sl, sl, r4
   22dc8:	adc	fp, fp, r5
   22dcc:	strd	sl, [lr]
   22dd0:	add	lr, sp, #1264	; 0x4f0
   22dd4:	add	lr, lr, #8
   22dd8:	ldrd	r4, [lr]
   22ddc:	adds	r6, r6, r4
   22de0:	adc	r7, r7, r5
   22de4:	strd	r6, [lr]
   22de8:	add	lr, sp, #7168	; 0x1c00
   22dec:	add	lr, lr, #32
   22df0:	ldrd	r6, [sp, #32]
   22df4:	ldrd	r4, [lr]
   22df8:	adds	r6, r6, r4
   22dfc:	adc	r7, r7, r5
   22e00:	strd	r6, [lr]
   22e04:	add	lr, sp, #7168	; 0x1c00
   22e08:	add	lr, lr, #16
   22e0c:	ldrd	r4, [lr]
   22e10:	adds	r4, r4, r0
   22e14:	adc	r5, r5, r1
   22e18:	add	r1, sp, #1248	; 0x4e0
   22e1c:	strd	r4, [lr]
   22e20:	ldrd	r0, [r1]
   22e24:	add	lr, sp, #7296	; 0x1c80
   22e28:	add	lr, lr, #40	; 0x28
   22e2c:	adds	r0, r0, r2
   22e30:	adc	r1, r1, r3
   22e34:	add	r3, sp, #1248	; 0x4e0
   22e38:	ldrd	r8, [sp, #64]	; 0x40
   22e3c:	strd	r0, [r3]
   22e40:	sub	r3, pc, #752	; 0x2f0
   22e44:	ldrd	r2, [r3]
   22e48:	ldrd	r0, [sp, #56]	; 0x38
   22e4c:	strd	r0, [lr]
   22e50:	adds	r0, r0, r2
   22e54:	adc	r1, r1, r3
   22e58:	mov	r2, r0
   22e5c:	mov	r3, r1
   22e60:	ldrd	r0, [sp, #24]
   22e64:	adds	r0, r0, r2
   22e68:	adc	r1, r1, r3
   22e6c:	mov	r2, r0
   22e70:	mov	r3, r1
   22e74:	ldrd	r0, [sp, #40]	; 0x28
   22e78:	adds	r0, r0, r2
   22e7c:	adc	r1, r1, r3
   22e80:	adds	r8, r8, r0
   22e84:	adc	r9, r9, r1
   22e88:	add	r1, sp, #1280	; 0x500
   22e8c:	ldrd	r2, [sp, #8]
   22e90:	ldrd	r0, [r1]
   22e94:	adds	r2, r2, r8
   22e98:	adc	r3, r3, r9
   22e9c:	adds	r0, r0, r2
   22ea0:	adc	r1, r1, r3
   22ea4:	mov	r2, r0
   22ea8:	mov	r3, r1
   22eac:	ldrd	r0, [sp, #72]	; 0x48
   22eb0:	adds	r0, r0, r8
   22eb4:	adc	r1, r1, r9
   22eb8:	mov	r9, r1
   22ebc:	add	r1, sp, #7168	; 0x1c00
   22ec0:	mov	r8, r0
   22ec4:	add	r1, r1, #8
   22ec8:	strd	r8, [r1]
   22ecc:	add	r1, sp, #7168	; 0x1c00
   22ed0:	add	r1, r1, #40	; 0x28
   22ed4:	add	r0, sp, #1280	; 0x500
   22ed8:	ldr	r1, [r1]
   22edc:	strd	r2, [r0]
   22ee0:	cmp	r1, ip
   22ee4:	add	r1, sp, #7168	; 0x1c00
   22ee8:	add	r1, r1, #44	; 0x2c
   22eec:	strd	r8, [sp, #8]
   22ef0:	ldr	r1, [r1]
   22ef4:	add	r0, sp, #1264	; 0x4f0
   22ef8:	add	r0, r0, #8
   22efc:	strd	r8, [r1]
   22f00:	mov	r8, r2
   22f04:	mov	r9, r3
   22f08:	add	r3, sp, #1248	; 0x4e0
   22f0c:	strd	r8, [r1, #32]
   22f10:	ldrd	r8, [r3]
   22f14:	add	r3, sp, #1264	; 0x4f0
   22f18:	strd	sl, [r1, #48]	; 0x30
   22f1c:	strd	r8, [r1, #8]
   22f20:	ldrd	r2, [r3]
   22f24:	mov	r8, r4
   22f28:	mov	r9, r5
   22f2c:	ldrd	r4, [r0]
   22f30:	strd	r8, [r1, #40]	; 0x28
   22f34:	strd	r2, [r1, #16]
   22f38:	strd	r4, [r1, #24]
   22f3c:	strd	r6, [r1, #56]	; 0x38
   22f40:	add	r1, sp, #1280	; 0x500
   22f44:	strd	r8, [sp, #48]	; 0x30
   22f48:	ldrd	r0, [r1]
   22f4c:	strd	r2, [sp, #64]	; 0x40
   22f50:	mov	r8, r6
   22f54:	strd	r0, [sp, #24]
   22f58:	add	r1, sp, #1248	; 0x4e0
   22f5c:	mov	r9, r7
   22f60:	ldrd	r0, [r1]
   22f64:	strd	r0, [sp, #40]	; 0x28
   22f68:	strd	sl, [sp, #32]
   22f6c:	strd	r4, [sp, #16]
   22f70:	bhi	10be8 <abort@plt+0x708>
   22f74:	add	sp, sp, #7296	; 0x1c80
   22f78:	add	sp, sp, #52	; 0x34
   22f7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22f80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22f84:	mov	r4, r0
   22f88:	ldr	ip, [r0, #80]	; 0x50
   22f8c:	ldrd	r0, [r0, #64]	; 0x40
   22f90:	cmp	ip, #111	; 0x6f
   22f94:	mov	r3, #0
   22f98:	movhi	r5, #336	; 0x150
   22f9c:	movls	r5, #208	; 0xd0
   22fa0:	movhi	lr, #328	; 0x148
   22fa4:	movls	lr, #200	; 0xc8
   22fa8:	movhi	sl, #256	; 0x100
   22fac:	movls	sl, #128	; 0x80
   22fb0:	movhi	fp, #240	; 0xf0
   22fb4:	movls	fp, #112	; 0x70
   22fb8:	adds	r0, r0, ip
   22fbc:	adc	r1, r1, r3
   22fc0:	cmp	r3, r1
   22fc4:	cmpeq	ip, r0
   22fc8:	sub	sp, sp, #20
   22fcc:	strd	r0, [r4, #64]	; 0x40
   22fd0:	ldrd	r6, [r4, #72]	; 0x48
   22fd4:	bls	22fe4 <abort@plt+0x12b04>
   22fd8:	adds	r6, r6, #1
   22fdc:	adc	r7, r7, #0
   22fe0:	strd	r6, [r4, #72]	; 0x48
   22fe4:	lsl	r3, r7, #3
   22fe8:	lsr	r8, r1, #29
   22fec:	orr	r3, r3, r6, lsr #29
   22ff0:	lsl	r2, r6, #3
   22ff4:	mov	r9, #0
   22ff8:	orr	r2, r2, r8
   22ffc:	orr	r3, r3, r9
   23000:	add	r6, sp, #8
   23004:	rev	r2, r2
   23008:	rev	r3, r3
   2300c:	str	r2, [sp, #12]
   23010:	str	r3, [sp, #8]
   23014:	ldm	r6!, {r0, r1}
   23018:	add	r3, r4, lr
   2301c:	mov	r6, sp
   23020:	str	r0, [r4, lr]
   23024:	str	r1, [r3, #4]
   23028:	ldr	r3, [r4, #68]	; 0x44
   2302c:	ldr	r2, [r4, #64]	; 0x40
   23030:	add	lr, r4, r5
   23034:	lsl	r3, r3, #3
   23038:	orr	r3, r3, r2, lsr #29
   2303c:	lsl	r2, r2, #3
   23040:	rev	r3, r3
   23044:	rev	r2, r2
   23048:	str	r2, [sp, #4]
   2304c:	str	r3, [sp]
   23050:	ldm	r6!, {r0, r1}
   23054:	add	r6, r4, #88	; 0x58
   23058:	sub	r2, fp, ip
   2305c:	str	r0, [r4, r5]
   23060:	str	r1, [lr, #4]
   23064:	add	r0, r6, ip
   23068:	ldr	r1, [pc, #24]	; 23088 <abort@plt+0x12ba8>
   2306c:	bl	10468 <memcpy@plt>
   23070:	mov	r2, r4
   23074:	mov	r1, sl
   23078:	mov	r0, r6
   2307c:	add	sp, sp, #20
   23080:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23084:	b	10ad0 <abort@plt+0x5f0>
   23088:	andeq	r3, r2, r8, lsl r5
   2308c:	push	{r4, r5, r6, lr}
   23090:	mov	r5, r1
   23094:	mov	r4, r0
   23098:	bl	22f80 <abort@plt+0x12aa0>
   2309c:	mov	r1, r5
   230a0:	mov	r0, r4
   230a4:	pop	{r4, r5, r6, lr}
   230a8:	b	10a20 <abort@plt+0x540>
   230ac:	push	{r4, r5, r6, lr}
   230b0:	mov	r5, r1
   230b4:	mov	r4, r0
   230b8:	bl	22f80 <abort@plt+0x12aa0>
   230bc:	mov	r1, r5
   230c0:	mov	r0, r4
   230c4:	pop	{r4, r5, r6, lr}
   230c8:	b	10a78 <abort@plt+0x598>
   230cc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   230d0:	mov	r6, r2
   230d4:	ldr	r4, [r2, #80]	; 0x50
   230d8:	mov	sl, r0
   230dc:	cmp	r4, #0
   230e0:	mov	r8, r1
   230e4:	bne	231ac <abort@plt+0x12ccc>
   230e8:	cmp	r8, #127	; 0x7f
   230ec:	bls	2319c <abort@plt+0x12cbc>
   230f0:	tst	sl, #7
   230f4:	beq	23180 <abort@plt+0x12ca0>
   230f8:	cmp	r8, #128	; 0x80
   230fc:	add	r9, r6, #88	; 0x58
   23100:	beq	23158 <abort@plt+0x12c78>
   23104:	mov	r5, r8
   23108:	mov	r4, sl
   2310c:	mov	r7, #128	; 0x80
   23110:	mov	r1, r4
   23114:	mov	r2, r7
   23118:	mov	r0, r9
   2311c:	bl	10468 <memcpy@plt>
   23120:	sub	r5, r5, #128	; 0x80
   23124:	mov	r2, r6
   23128:	mov	r1, r7
   2312c:	bl	10ad0 <abort@plt+0x5f0>
   23130:	cmp	r5, #128	; 0x80
   23134:	add	r4, r4, #128	; 0x80
   23138:	bhi	23110 <abort@plt+0x12c30>
   2313c:	sub	r3, r8, #129	; 0x81
   23140:	bic	r2, r3, #127	; 0x7f
   23144:	mov	r3, r2
   23148:	sub	r8, r8, #128	; 0x80
   2314c:	add	r2, r2, #128	; 0x80
   23150:	sub	r8, r8, r3
   23154:	add	sl, sl, r2
   23158:	ldr	r4, [r6, #80]	; 0x50
   2315c:	mov	r1, sl
   23160:	add	r0, r9, r4
   23164:	mov	r2, r8
   23168:	add	r4, r4, r8
   2316c:	bl	10468 <memcpy@plt>
   23170:	cmp	r4, #127	; 0x7f
   23174:	bhi	231ec <abort@plt+0x12d0c>
   23178:	str	r4, [r6, #80]	; 0x50
   2317c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   23180:	bic	r4, r8, #127	; 0x7f
   23184:	mov	r0, sl
   23188:	mov	r1, r4
   2318c:	mov	r2, r6
   23190:	bl	10ad0 <abort@plt+0x5f0>
   23194:	and	r8, r8, #127	; 0x7f
   23198:	add	sl, sl, r4
   2319c:	cmp	r8, #0
   231a0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   231a4:	add	r9, r6, #88	; 0x58
   231a8:	b	23158 <abort@plt+0x12c78>
   231ac:	rsb	r5, r4, #256	; 0x100
   231b0:	cmp	r5, r1
   231b4:	movcs	r5, r1
   231b8:	add	r7, r2, #88	; 0x58
   231bc:	mov	r1, sl
   231c0:	mov	r2, r5
   231c4:	add	r0, r7, r4
   231c8:	bl	10468 <memcpy@plt>
   231cc:	ldr	r1, [r6, #80]	; 0x50
   231d0:	add	r1, r5, r1
   231d4:	cmp	r1, #128	; 0x80
   231d8:	str	r1, [r6, #80]	; 0x50
   231dc:	bhi	23218 <abort@plt+0x12d38>
   231e0:	add	sl, sl, r5
   231e4:	sub	r8, r8, r5
   231e8:	b	230e8 <abort@plt+0x12c08>
   231ec:	sub	r4, r4, #128	; 0x80
   231f0:	mov	r2, r6
   231f4:	mov	r1, #128	; 0x80
   231f8:	mov	r0, r9
   231fc:	bl	10ad0 <abort@plt+0x5f0>
   23200:	mov	r0, r9
   23204:	mov	r2, r4
   23208:	add	r1, r6, #216	; 0xd8
   2320c:	bl	10468 <memcpy@plt>
   23210:	str	r4, [r6, #80]	; 0x50
   23214:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   23218:	mov	r2, r6
   2321c:	mov	r0, r7
   23220:	bic	r1, r1, #127	; 0x7f
   23224:	bl	10ad0 <abort@plt+0x5f0>
   23228:	ldr	r2, [r6, #80]	; 0x50
   2322c:	add	r1, r4, r5
   23230:	and	r2, r2, #127	; 0x7f
   23234:	bic	r1, r1, #127	; 0x7f
   23238:	add	r1, r7, r1
   2323c:	mov	r0, r7
   23240:	str	r2, [r6, #80]	; 0x50
   23244:	bl	10468 <memcpy@plt>
   23248:	b	231e0 <abort@plt+0x12d00>
   2324c:	push	{r4, r5, r6, r8, r9, lr}
   23250:	sub	sp, sp, #344	; 0x158
   23254:	add	r5, pc, #156	; 0x9c
   23258:	ldrd	r4, [r5]
   2325c:	mov	r6, r2
   23260:	add	r3, pc, #152	; 0x98
   23264:	ldrd	r2, [r3]
   23268:	strd	r4, [sp]
   2326c:	add	r5, pc, #148	; 0x94
   23270:	ldrd	r4, [r5]
   23274:	strd	r2, [sp, #24]
   23278:	add	r3, pc, #144	; 0x90
   2327c:	ldrd	r2, [r3]
   23280:	strd	r4, [sp, #16]
   23284:	add	r5, pc, #140	; 0x8c
   23288:	ldrd	r4, [r5]
   2328c:	strd	r2, [sp, #40]	; 0x28
   23290:	add	r3, pc, #136	; 0x88
   23294:	ldrd	r2, [r3]
   23298:	strd	r4, [sp, #32]
   2329c:	add	r5, pc, #132	; 0x84
   232a0:	ldrd	r4, [r5]
   232a4:	add	r9, pc, #132	; 0x84
   232a8:	ldrd	r8, [r9]
   232ac:	strd	r2, [sp, #56]	; 0x38
   232b0:	strd	r4, [sp, #48]	; 0x30
   232b4:	mov	r4, #0
   232b8:	mov	r5, #0
   232bc:	mov	r3, #0
   232c0:	mov	r2, sp
   232c4:	str	r3, [sp, #80]	; 0x50
   232c8:	strd	r8, [sp, #8]
   232cc:	strd	r4, [sp, #72]	; 0x48
   232d0:	strd	r4, [sp, #64]	; 0x40
   232d4:	bl	230cc <abort@plt+0x12bec>
   232d8:	mov	r0, sp
   232dc:	bl	22f80 <abort@plt+0x12aa0>
   232e0:	mov	r1, r6
   232e4:	mov	r0, sp
   232e8:	bl	10a20 <abort@plt+0x540>
   232ec:	add	sp, sp, #344	; 0x158
   232f0:	pop	{r4, r5, r6, r8, r9, pc}
   232f4:	nop			; (mov r0, r0)
   232f8:	vtbl.8	d12, {d12-d13}, d8
   232fc:	bvs	29cca0 <stderr@@GLIBC_2.4+0x268c58>
   23300:	svcpl	0x001d36f1
   23304:	strbge	pc, [pc, #-1338]	; 22dd2 <abort@plt+0x128f2>	; <UNPREDICTABLE>
   23308:	vcmla.f32	d15, d4, d27[0], #90
   2330c:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   23310:	blcs	fbe394 <stderr@@GLIBC_2.4+0xf8a34c>
   23314:	blls	17d54c <stderr@@GLIBC_2.4+0x149504>
   23318:	sfmge	f0, 3, [r6, #836]!	; 0x344
   2331c:	tstpl	lr, pc, ror r2
   23320:	cmnne	lr, #1073741854	; 0x4000001e
   23324:	blpl	ff856790 <stderr@@GLIBC_2.4+0xff822748>
   23328:	blx	10928de <stderr@@GLIBC_2.4+0x105e896>
   2332c:	svcne	0x0083d9ab
   23330:	strbhi	sl, [sl], #1851	; 0x73b
   23334:	bllt	1a0ed50 <stderr@@GLIBC_2.4+0x19dad08>
   23338:	push	{r4, r5, r6, r8, r9, lr}
   2333c:	sub	sp, sp, #344	; 0x158
   23340:	add	r5, pc, #152	; 0x98
   23344:	ldrd	r4, [r5]
   23348:	mov	r6, r2
   2334c:	add	r3, pc, #148	; 0x94
   23350:	ldrd	r2, [r3]
   23354:	strd	r4, [sp]
   23358:	add	r5, pc, #144	; 0x90
   2335c:	ldrd	r4, [r5]
   23360:	strd	r2, [sp, #24]
   23364:	add	r3, pc, #140	; 0x8c
   23368:	ldrd	r2, [r3]
   2336c:	strd	r4, [sp, #16]
   23370:	add	r5, pc, #136	; 0x88
   23374:	ldrd	r4, [r5]
   23378:	strd	r2, [sp, #40]	; 0x28
   2337c:	add	r3, pc, #132	; 0x84
   23380:	ldrd	r2, [r3]
   23384:	strd	r4, [sp, #32]
   23388:	add	r5, pc, #128	; 0x80
   2338c:	ldrd	r4, [r5]
   23390:	add	r9, pc, #128	; 0x80
   23394:	ldrd	r8, [r9]
   23398:	strd	r2, [sp, #56]	; 0x38
   2339c:	strd	r4, [sp, #48]	; 0x30
   233a0:	mov	r4, #0
   233a4:	mov	r5, #0
   233a8:	mov	r3, #0
   233ac:	mov	r2, sp
   233b0:	str	r3, [sp, #80]	; 0x50
   233b4:	strd	r8, [sp, #8]
   233b8:	strd	r4, [sp, #72]	; 0x48
   233bc:	strd	r4, [sp, #64]	; 0x40
   233c0:	bl	230cc <abort@plt+0x12bec>
   233c4:	mov	r0, sp
   233c8:	bl	22f80 <abort@plt+0x12aa0>
   233cc:	mov	r1, r6
   233d0:	mov	r0, sp
   233d4:	bl	10a78 <abort@plt+0x598>
   233d8:	add	sp, sp, #344	; 0x158
   233dc:	pop	{r4, r5, r6, r8, r9, pc}
   233e0:	ldrdgt	r9, [r5, -r8]
   233e4:	blgt	fef0a960 <stderr@@GLIBC_2.4+0xfeed6918>
   233e8:			; <UNDEFINED> instruction: 0xf70e5939
   233ec:	strne	lr, [pc, #-3288]!	; 2271c <abort@plt+0x1223c>
   233f0:	rsbscc	sp, r0, r7, lsl sp
   233f4:	cmpls	r9, sl, asr r1
   233f8:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   233fc:			; <UNDEFINED> instruction: 0x8eb44a87
   23400:			; <UNDEFINED> instruction: 0xffc00b31
   23404:	ldrvs	r2, [r3, -r7, ror #12]!
   23408:	cdplt	15, 15, cr4, cr10, cr4, {5}
   2340c:			; <UNDEFINED> instruction: 0x47b5481d
   23410:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   23414:	blle	32ec50 <stderr@@GLIBC_2.4+0x2fac08>
   23418:	ldrbtcc	sp, [ip], -r7, lsl #10
   2341c:	addsvs	r2, sl, #688128	; 0xa8000
   23420:	cmp	r0, #0
   23424:	moveq	r0, #1
   23428:	cmp	r0, #0
   2342c:	blt	23434 <abort@plt+0x12f54>
   23430:	b	10480 <malloc@plt>
   23434:	push	{r4, lr}
   23438:	bl	104b0 <__errno_location@plt>
   2343c:	mov	r3, #12
   23440:	str	r3, [r0]
   23444:	mov	r0, #0
   23448:	pop	{r4, pc}
   2344c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   23450:	mov	r7, r0
   23454:	ldr	r6, [pc, #72]	; 234a4 <abort@plt+0x12fc4>
   23458:	ldr	r5, [pc, #72]	; 234a8 <abort@plt+0x12fc8>
   2345c:	add	r6, pc, r6
   23460:	add	r5, pc, r5
   23464:	sub	r6, r6, r5
   23468:	mov	r8, r1
   2346c:	mov	r9, r2
   23470:	bl	1043c <strtol@plt-0x20>
   23474:	asrs	r6, r6, #2
   23478:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   2347c:	mov	r4, #0
   23480:	add	r4, r4, #1
   23484:	ldr	r3, [r5], #4
   23488:	mov	r2, r9
   2348c:	mov	r1, r8
   23490:	mov	r0, r7
   23494:	blx	r3
   23498:	cmp	r6, r4
   2349c:	bne	23480 <abort@plt+0x12fa0>
   234a0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   234a4:	andeq	r0, r1, ip, lsr #21
   234a8:	andeq	r0, r1, r4, lsr #21
   234ac:	bx	lr

Disassembly of section .fini:

000234b0 <.fini>:
   234b0:	push	{r3, lr}
   234b4:	pop	{r3, pc}
