
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.701585                       # Number of seconds simulated
sim_ticks                                701584586500                       # Number of ticks simulated
final_tick                               1201913947000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 233593                       # Simulator instruction rate (inst/s)
host_op_rate                                   233593                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               54628309                       # Simulator tick rate (ticks/s)
host_mem_usage                                2332608                       # Number of bytes of host memory used
host_seconds                                 12842.88                       # Real time elapsed on the host
sim_insts                                  3000000001                       # Number of instructions simulated
sim_ops                                    3000000001                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        49024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     33870272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           33919296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        49024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     26320768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        26320768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       529223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              529989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        411262                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             411262                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        69876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     48276819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              48346695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        69876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            69876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        37516172                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37516172                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        37516172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        69876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     48276819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             85862867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      529989                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     411262                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    529989                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   411262                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   33919296                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                26320768                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             33919296                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             26320768                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                     37                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               32941                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               33096                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               32815                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               33588                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               33124                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               33225                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               33209                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               32578                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               33790                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               32970                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              32996                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              32981                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              33442                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              33047                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              32954                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              33196                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               25925                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               25677                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               25568                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               25732                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               25590                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               25780                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               25568                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               25208                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               25876                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               25483                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              25669                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              25752                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              26060                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              25804                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              25778                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              25792                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  701582158500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                529989                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               411262                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  521836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                   17692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   17881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   17881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   17881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   17881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   17881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   17881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   17881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   17881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   17881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  17881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  17881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  17881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  17881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  17881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       906429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     66.454502                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.674365                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    14.075613                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64          873414     96.36%     96.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128          32176      3.55%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192            505      0.06%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256            164      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320             75      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384             31      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448             16      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512             13      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576              7      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640              3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704              4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768              6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832              2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896              1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960              2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       906429                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   7339956250                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             30810090000                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 2649760000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat               20820373750                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     13850.23                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  39287.28                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                58137.51                       # Average memory access latency
system.mem_ctrls.avgRdBW                        48.35                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        37.52                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                48.35                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                37.52                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.67                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.04                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.92                       # Average write queue length over time
system.mem_ctrls.readRowHits                    33550                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1213                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  6.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.29                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     745372.02                       # Average gap between requests
system.membus.throughput                     85862867                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              491350                       # Transaction distribution
system.membus.trans_dist::ReadResp             491350                       # Transaction distribution
system.membus.trans_dist::Writeback            411262                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38639                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38639                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1471240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1471240                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     60240064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            60240064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               60240064                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          2115673500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2515615000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       591224476                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    492477686                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     36060881                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    306434690                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       288102384                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     94.017549                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        27446102                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       361847                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            612844538                       # DTB read hits
system.switch_cpus.dtb.read_misses            2538203                       # DTB read misses
system.switch_cpus.dtb.read_acv                     1                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        615382741                       # DTB read accesses
system.switch_cpus.dtb.write_hits           184473607                       # DTB write hits
system.switch_cpus.dtb.write_misses           2222213                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       186695820                       # DTB write accesses
system.switch_cpus.dtb.data_hits            797318145                       # DTB hits
system.switch_cpus.dtb.data_misses            4760416                       # DTB misses
system.switch_cpus.dtb.data_acv                     1                       # DTB access violations
system.switch_cpus.dtb.data_accesses        802078561                       # DTB accesses
system.switch_cpus.itb.fetch_hits           477891904                       # ITB hits
system.switch_cpus.itb.fetch_misses               249                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       477892153                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                   15                       # Number of system calls
system.switch_cpus.numCycles               1403169173                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    500702675                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             3294710027                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           591224476                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    315548486                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             625188943                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       157705426                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      123550749                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles           58                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         2818                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         477891904                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      15522182                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1369566007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.405660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.121026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        744377064     54.35%     54.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         56488125      4.12%     58.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         57928267      4.23%     62.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         37074166      2.71%     65.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        144063168     10.52%     75.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         33563180      2.45%     78.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         37292073      2.72%     81.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         26917852      1.97%     83.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        231862112     16.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1369566007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.421349                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.348049                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        531874362                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     115150246                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         593337651                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      10290277                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles      118913470                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     56008285                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       1289321                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     3171767938                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       2485903                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles      118913470                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        555485533                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        20972446                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     67581845                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         580289277                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      26323435                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     3072476412                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         94932                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          53089                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      19478212                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   2281038562                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3948493421                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   3931268591                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     17224830                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1500908499                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        780130043                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      3761681                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          225                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          78643896                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    691500991                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    206062086                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     10960049                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2650997                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2833160552                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded          363                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2518036225                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      8684239                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    814013154                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    506421110                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          288                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1369566007                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.838565                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.896777                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    498766327     36.42%     36.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    203514046     14.86%     51.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    219423966     16.02%     67.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    154918045     11.31%     78.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    148053304     10.81%     89.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     73403878      5.36%     94.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     52725638      3.85%     98.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     14752746      1.08%     99.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      4008057      0.29%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1369566007                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        12451855     27.04%     27.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     27.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     27.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     27.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     27.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     27.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     27.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     27.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     27.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     27.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     27.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     27.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     27.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     27.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     27.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     27.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     27.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     27.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     27.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     27.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     27.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     27.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     27.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     27.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     27.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     27.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     27.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     27.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       22575553     49.02%     76.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      11025877     23.94%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      1763554      0.07%      0.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1677047564     66.60%     66.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1048447      0.04%     66.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      4408897      0.18%     66.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            1      0.00%     66.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      2645359      0.11%     66.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     66.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       881769      0.04%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    640265181     25.43%     92.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    189975452      7.54%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2518036225                       # Type of FU issued
system.switch_cpus.iq.rate                   1.794535                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            46053285                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018289                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   6433277628                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   3633669568                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2398825937                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     27098349                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     13583243                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     13322990                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2548622280                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        13703676                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     14738471                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    203519527                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       390908                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        83134                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     47790385                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          133                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked         8535                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles      118913470                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        10267750                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        342390                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2875193603                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts     13920000                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     691500991                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    206062086                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          216                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          63033                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         32628                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        83134                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     23676602                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     18037168                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     41713770                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2460989329                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     615386996                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     57046892                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              42032688                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            802093940                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        425206143                       # Number of branches executed
system.switch_cpus.iew.exec_stores          186706944                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.753879                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2431079658                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2412148927                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1495900000                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1886069454                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.719072                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.793131                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    797626664                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           75                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     34853607                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1250652537                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.623254                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.390286                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    602986515     48.21%     48.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    264820631     21.17%     69.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    110996443      8.88%     78.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     46324157      3.70%     81.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     47522041      3.80%     85.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     42386044      3.39%     89.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     27469264      2.20%     91.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     27672160      2.21%     93.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     80475282      6.43%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1250652537                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2030127332                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2030127332                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              646253159                       # Number of memory references committed
system.switch_cpus.commit.loads             487981459                       # Number of loads committed
system.switch_cpus.commit.membars                  30                       # Number of memory barriers committed
system.switch_cpus.commit.branches          355694384                       # Number of branches committed
system.switch_cpus.commit.fp_insts           13226860                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1972407282                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     16638159                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      80475282                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3978907259                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5775240858                       # The number of ROB writes
system.switch_cpus.timesIdled                  327827                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                33603166                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.701585                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.701585                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.425345                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.425345                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       3195735471                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1827230982                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           8971700                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8817750                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         1764011                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         881828                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1               282                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               282                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008606                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008606                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                 1084112418                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  356860831                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         549557.304250                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         194706.282337                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          744263.586587                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                  52                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                  53                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 20848315.730769                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 6733223.226415                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.752347                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.247653                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            1759.194745                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1        14664                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2        14946                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1      1689272                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2      1721758                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1            0                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    525893                       # number of replacements
system.l2.tags.tagsinuse                 32273.705187                       # Cycle average of tags in use
system.l2.tags.total_refs                     3747545                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    558181                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.713853                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3276.253729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    84.566955                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 27483.370469                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         52.506092                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1377.007942                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.099983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.002581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.838726                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.042023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984915                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst       678099                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       884300                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1562399                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1630974                       # number of Writeback hits
system.l2.Writeback_hits::total               1630974                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       917682                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                917682                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        678099                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1801982                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2480081                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       678099                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1801982                       # number of overall hits
system.l2.overall_hits::total                 2480081                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          766                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       490584                       # number of ReadReq misses
system.l2.ReadReq_misses::total                491350                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        38639                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38639                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          766                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       529223                       # number of demand (read+write) misses
system.l2.demand_misses::total                 529989                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          766                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       529223                       # number of overall misses
system.l2.overall_misses::total                529989                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     68131000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  45691013750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     45759144750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   2801664250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2801664250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     68131000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  48492678000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      48560809000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     68131000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  48492678000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     48560809000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       678865                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      1374884                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2053749                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1630974                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1630974                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       956321                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            956321                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       678865                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2331205                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3010070                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       678865                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2331205                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3010070                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.001128                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.356818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.239245                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.040404                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.040404                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.001128                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.227017                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.176072                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.001128                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.227017                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.176072                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 88943.864230                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 93135.963974                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 93129.428615                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 72508.715288                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72508.715288                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 88943.864230                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 91629.951835                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91626.069598                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 88943.864230                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 91629.951835                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91626.069598                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               411262                       # number of writebacks
system.l2.writebacks::total                    411262                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          766                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       490584                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           491350                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        38639                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38639                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          766                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       529223                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            529989                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          766                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       529223                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           529989                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     59331000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  40052495250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  40111826250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   2357774750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2357774750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     59331000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  42410270000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  42469601000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     59331000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  42410270000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  42469601000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.001128                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.356818                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.239245                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.040404                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.040404                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.001128                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.227017                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.176072                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.001128                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.227017                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.176072                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 77455.613577                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 81642.481716                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 81635.954513                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 61020.594477                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61020.594477                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 77455.613577                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 80136.861021                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80132.985779                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 77455.613577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 80136.861021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80132.985779                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   423365652                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            2053749                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2053749                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1630974                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           956321                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          956321                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1357730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6293384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7651114                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     43447360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    253579456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          297026816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             297026816                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         3951496000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1018574070                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3627278250                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2403827893                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 12458641.986788                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  12458641.986788                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements            678850                       # number of replacements
system.cpu.icache.tags.tagsinuse          1010.358690                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1318445658                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            679862                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1939.284234                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   267.650677                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   742.708014                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.261378                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.725301                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.986678                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    477212420                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       477212420                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    477212420                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        477212420                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    477212420                       # number of overall hits
system.cpu.icache.overall_hits::total       477212420                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       679484                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        679484                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       679484                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         679484                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       679484                       # number of overall misses
system.cpu.icache.overall_misses::total        679484                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   3526225570                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3526225570                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   3526225570                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3526225570                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   3526225570                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3526225570                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    477891904                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    477891904                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    477891904                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    477891904                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    477891904                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    477891904                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.001422                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001422                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.001422                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001422                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.001422                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001422                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  5189.563801                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5189.563801                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  5189.563801                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5189.563801                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  5189.563801                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5189.563801                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           85                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          619                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          619                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          619                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          619                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          619                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          619                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       678865                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       678865                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       678865                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       678865                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       678865                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       678865                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   2139052430                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2139052430                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   2139052430                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2139052430                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   2139052430                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2139052430                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.001421                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001421                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.001421                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001421                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.001421                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001421                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  3150.924602                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  3150.924602                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  3150.924602                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  3150.924602                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  3150.924602                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  3150.924602                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           76                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            3                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.074219                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.002930                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1         1334298992                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2           69927005                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 15672108.198913                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 864108.000669                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  16536216.199582                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          378                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          378                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 3529891.513228                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 184992.076720                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.950202                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.049798                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      59.730612                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1         1134                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2         1134                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1         8903                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1        18691                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2        27594                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1       358344                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2       358344                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1    23.552910                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           2317970                       # number of replacements
system.cpu.dcache.tags.tagsinuse           949.125624                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           855577516                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2318918                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            368.955485                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   908.379467                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data    40.746157                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.887089                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.039791                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.926880                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    596035644                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       596035644                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    154924628                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      154924628                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data           27                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           27                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data           30                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           30                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    750960272                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        750960272                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    750960272                       # number of overall hits
system.cpu.dcache.overall_hits::total       750960272                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      2067041                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2067041                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      3347042                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3347042                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      5414083                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5414083                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      5414083                       # number of overall misses
system.cpu.dcache.overall_misses::total       5414083                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  88819175000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  88819175000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  27305400212                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27305400212                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       254250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       254250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 116124575212                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 116124575212                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 116124575212                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 116124575212                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    598102685                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    598102685                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    158271670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    158271670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    756374355                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    756374355                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    756374355                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    756374355                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.003456                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003456                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.021147                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021147                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.007158                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007158                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.007158                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007158                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 42969.237185                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42969.237185                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  8158.069188                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8158.069188                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        84750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        84750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 21448.613775                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21448.613775                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 21448.613775                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21448.613775                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        41032                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          181                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7238                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     5.668969                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    45.250000                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1630974                       # number of writebacks
system.cpu.dcache.writebacks::total           1630974                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       691882                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       691882                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      2390996                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2390996                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      3082878                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3082878                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      3082878                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3082878                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1375159                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1375159                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       956046                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       956046                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2331205                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2331205                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2331205                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2331205                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  48974760750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  48974760750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   5830943458                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5830943458                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  54805704208                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  54805704208                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  54805704208                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  54805704208                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002299                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002299                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.006041                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006041                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.003082                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003082                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.003082                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003082                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 35613.889557                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35613.889557                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  6099.019773                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  6099.019773                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 23509.603063                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23509.603063                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 23509.603063                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23509.603063                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
