{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "fb9e94d2",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Defaulting to user installation because normal site-packages is not writeable\n",
      "Collecting ipytest\n",
      "  Downloading ipytest-0.11.0-py3-none-any.whl (16 kB)\n",
      "Requirement already satisfied, skipping upgrade: ipython in /opt/conda/lib/python3.8/site-packages (from ipytest) (7.25.0)\n",
      "Requirement already satisfied, skipping upgrade: packaging in /opt/conda/lib/python3.8/site-packages (from ipytest) (21.0)\n",
      "Requirement already satisfied, skipping upgrade: pytest>=5.4 in /opt/conda/lib/python3.8/site-packages (from ipytest) (6.2.4)\n",
      "Requirement already satisfied, skipping upgrade: prompt-toolkit!=3.0.0,!=3.0.1,<3.1.0,>=2.0.0 in /opt/conda/lib/python3.8/site-packages (from ipython->ipytest) (3.0.8)\n",
      "Requirement already satisfied, skipping upgrade: pickleshare in /opt/conda/lib/python3.8/site-packages (from ipython->ipytest) (0.7.5)\n",
      "Requirement already satisfied, skipping upgrade: pygments in /opt/conda/lib/python3.8/site-packages (from ipython->ipytest) (2.4.1)\n",
      "Requirement already satisfied, skipping upgrade: matplotlib-inline in /opt/conda/lib/python3.8/site-packages (from ipython->ipytest) (0.1.2)\n",
      "Requirement already satisfied, skipping upgrade: jedi>=0.16 in /opt/conda/lib/python3.8/site-packages (from ipython->ipytest) (0.17.2)\n",
      "Requirement already satisfied, skipping upgrade: traitlets>=4.2 in /opt/conda/lib/python3.8/site-packages (from ipython->ipytest) (5.0.5)\n",
      "Requirement already satisfied, skipping upgrade: backcall in /opt/conda/lib/python3.8/site-packages (from ipython->ipytest) (0.2.0)\n",
      "Requirement already satisfied, skipping upgrade: pexpect>4.3; sys_platform != \"win32\" in /opt/conda/lib/python3.8/site-packages (from ipython->ipytest) (4.8.0)\n",
      "Requirement already satisfied, skipping upgrade: setuptools>=18.5 in /opt/conda/lib/python3.8/site-packages (from ipython->ipytest) (50.3.1.post20201107)\n",
      "Requirement already satisfied, skipping upgrade: decorator in /opt/conda/lib/python3.8/site-packages (from ipython->ipytest) (4.4.2)\n",
      "Requirement already satisfied, skipping upgrade: pyparsing>=2.0.2 in /opt/conda/lib/python3.8/site-packages (from packaging->ipytest) (2.4.7)\n",
      "Requirement already satisfied, skipping upgrade: iniconfig in /opt/conda/lib/python3.8/site-packages (from pytest>=5.4->ipytest) (1.1.1)\n",
      "Requirement already satisfied, skipping upgrade: attrs>=19.2.0 in /opt/conda/lib/python3.8/site-packages (from pytest>=5.4->ipytest) (19.3.0)\n",
      "Requirement already satisfied, skipping upgrade: py>=1.8.2 in /opt/conda/lib/python3.8/site-packages (from pytest>=5.4->ipytest) (1.10.0)\n",
      "Requirement already satisfied, skipping upgrade: pluggy<1.0.0a1,>=0.12 in /opt/conda/lib/python3.8/site-packages (from pytest>=5.4->ipytest) (0.13.1)\n",
      "Requirement already satisfied, skipping upgrade: toml in /opt/conda/lib/python3.8/site-packages (from pytest>=5.4->ipytest) (0.10.2)\n",
      "Requirement already satisfied, skipping upgrade: wcwidth in /opt/conda/lib/python3.8/site-packages (from prompt-toolkit!=3.0.0,!=3.0.1,<3.1.0,>=2.0.0->ipython->ipytest) (0.2.5)\n",
      "Requirement already satisfied, skipping upgrade: parso<0.8.0,>=0.7.0 in /opt/conda/lib/python3.8/site-packages (from jedi>=0.16->ipython->ipytest) (0.7.0)\n",
      "Requirement already satisfied, skipping upgrade: ipython-genutils in /opt/conda/lib/python3.8/site-packages (from traitlets>=4.2->ipython->ipytest) (0.2.0)\n",
      "Requirement already satisfied, skipping upgrade: ptyprocess>=0.5 in /opt/conda/lib/python3.8/site-packages (from pexpect>4.3; sys_platform != \"win32\"->ipython->ipytest) (0.7.0)\n",
      "Installing collected packages: ipytest\n",
      "Successfully installed ipytest-0.11.0\n"
     ]
    }
   ],
   "source": [
    "!pip3 install -U ipytest"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "9f2a9809",
   "metadata": {},
   "outputs": [],
   "source": [
    "import pytest\n",
    "import ipytest\n",
    "\n",
    "ipytest.autoconfig()\n",
    "ipytest.config.rewrite_asserts = True\n",
    "\n",
    "__file__ = 'test_fclayer.ipynb'\n",
    "\n",
    "import numpy as np\n",
    "from onnx import TensorProto, helper\n",
    "from finn.util.visualization import showSrc, showInNetron\n",
    "\n",
    "from finn.custom_op.registry import getCustomOp\n",
    "import finn.core.onnx_exec as oxe\n",
    "import finn.custom_op.general.xnorpopcount as xp\n",
    "from finn.analysis.fpgadataflow.hls_synth_res_estimation import hls_synth_res_estimation\n",
    "from finn.core.datatype import DataType\n",
    "from finn.core.modelwrapper import ModelWrapper\n",
    "from finn.custom_op.general.multithreshold import multithreshold\n",
    "from finn.transformation.fpgadataflow.prepare_ip import PrepareIP\n",
    "from finn.transformation.fpgadataflow.prepare_cppsim import PrepareCppSim\n",
    "from finn.transformation.fpgadataflow.compile_cppsim import CompileCppSim\n",
    "from finn.transformation.fpgadataflow.hlssynth_ip import HLSSynthIP\n",
    "from finn.transformation.fpgadataflow.set_exec_mode import SetExecMode\n",
    "from finn.transformation.general import GiveReadableTensorNames, GiveUniqueNodeNames\n",
    "from finn.transformation.fpgadataflow.prepare_rtlsim import PrepareRTLSim\n",
    "from finn.util.basic import calculate_signed_dot_prod_range, gen_finn_dt_tensor\n",
    "from finn.analysis.fpgadataflow.exp_cycles_per_layer import exp_cycles_per_layer\n",
    "from finn.analysis.fpgadataflow.dataflow_performance import dataflow_performance\n",
    "from finn.analysis.fpgadataflow.res_estimation import res_estimation\n",
    "\n",
    "from finn.transformation.fpgadataflow.insert_fifo import InsertFIFO\n",
    "from finn.util.basic import pynq_part_map\n",
    "from finn.transformation.fpgadataflow.make_zynq_proj import ZynqBuild\n",
    "from finn.analysis.fpgadataflow.post_synth_res import post_synth_res\n",
    "\n",
    "build_dir = \"/workspace/finn\" "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "67dd87c9",
   "metadata": {},
   "outputs": [],
   "source": [
    "def make_single_fclayer_modelwrapper(W, pe, simd, wdt, idt, odt, T=None, tdt=None):\n",
    "    mw = W.shape[0]\n",
    "    mh = W.shape[1]\n",
    "    assert mh % pe == 0\n",
    "    assert mw % simd == 0\n",
    "\n",
    "    # there are two ways to implement bipolar weights and inputs for\n",
    "    # StreamingFC:\n",
    "    # - specify their datatypes as such\n",
    "    # - specify their datatypes as BINARY as use binaryXnorMode\n",
    "    if wdt == DataType.BIPOLAR and idt == DataType.BIPOLAR:\n",
    "        # we'll internally convert weights/inputs to binary and specify the\n",
    "        # datatypes as such, and also set the binaryXnorMode attribute to 1\n",
    "        export_wdt = DataType.BINARY\n",
    "        export_idt = DataType.BINARY\n",
    "        binary_xnor_mode = 1\n",
    "    else:\n",
    "        export_wdt = wdt\n",
    "        export_idt = idt\n",
    "        binary_xnor_mode = 0\n",
    "\n",
    "    inp = helper.make_tensor_value_info(\"inp\", TensorProto.FLOAT, [1, mw])\n",
    "    outp = helper.make_tensor_value_info(\"outp\", TensorProto.FLOAT, [1, mh])\n",
    "    if T is not None:\n",
    "        no_act = 0\n",
    "        node_inp_list = [\"inp\", \"weights\", \"thresh\"]\n",
    "        if odt == DataType.BIPOLAR:\n",
    "            actval = 0\n",
    "        else:\n",
    "            actval = odt.min()\n",
    "    else:\n",
    "        # no thresholds\n",
    "        node_inp_list = [\"inp\", \"weights\"]\n",
    "        actval = 0\n",
    "        no_act = 1\n",
    "    FCLayer_node = helper.make_node(\n",
    "        \"StreamingFCLayer_Batch\",\n",
    "        node_inp_list,\n",
    "        [\"outp\"],\n",
    "        domain=\"finn.custom_op.fpgadataflow\",\n",
    "        backend=\"fpgadataflow\",\n",
    "        MW=mw,\n",
    "        MH=mh,\n",
    "        SIMD=simd,\n",
    "        PE=pe,\n",
    "        inputDataType=export_idt.name,\n",
    "        weightDataType=export_wdt.name,\n",
    "        outputDataType=odt.name,\n",
    "        ActVal=actval,\n",
    "        binaryXnorMode=binary_xnor_mode,\n",
    "        noActivation=no_act,\n",
    "    )\n",
    "    graph = helper.make_graph(\n",
    "        nodes=[FCLayer_node], name=\"fclayer_graph\", inputs=[inp], outputs=[outp]\n",
    "    )\n",
    "\n",
    "    model = helper.make_model(graph, producer_name=\"fclayer-model\")\n",
    "    model = ModelWrapper(model)\n",
    "\n",
    "    model.set_tensor_datatype(\"inp\", idt)\n",
    "    model.set_tensor_datatype(\"outp\", odt)\n",
    "    model.set_tensor_datatype(\"weights\", wdt)\n",
    "    if binary_xnor_mode:\n",
    "        # convert bipolar to binary\n",
    "        model.set_initializer(\"weights\", (W + 1) / 2)\n",
    "    else:\n",
    "        model.set_initializer(\"weights\", W)\n",
    "    if T is not None:\n",
    "        model.set_tensor_datatype(\"thresh\", tdt)\n",
    "        model.set_initializer(\"thresh\", T)\n",
    "    return model"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "07167918",
   "metadata": {},
   "outputs": [],
   "source": [
    "def prepare_inputs(input_tensor, idt, wdt):\n",
    "    if wdt == DataType.BIPOLAR and idt == DataType.BIPOLAR:\n",
    "        # convert bipolar to binary\n",
    "        return {\"inp\": (input_tensor + 1) / 2}\n",
    "    else:\n",
    "        return {\"inp\": input_tensor}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "a59620e9",
   "metadata": {},
   "outputs": [],
   "source": [
    "# mem_mode: const or decoupled\n",
    "@pytest.mark.parametrize(\"mem_mode\", [\"const\"])\n",
    "# activation: None or DataType\n",
    "@pytest.mark.parametrize(\"act\", [DataType.BIPOLAR, DataType.INT2, DataType.INT4])\n",
    "# weight datatype\n",
    "@pytest.mark.parametrize(\"wdt\", [DataType.BIPOLAR, DataType.INT2, DataType.INT4])\n",
    "# input datatype\n",
    "@pytest.mark.parametrize(\"idt\", [DataType.BIPOLAR, DataType.INT2, DataType.INT4])\n",
    "# neuron folding, -1 is maximum possible\n",
    "@pytest.mark.parametrize(\"nf\", [-1, 2, 1])\n",
    "# synapse folding, -1 is maximum possible\n",
    "@pytest.mark.parametrize(\"sf\", [-1, 2, 1])\n",
    "# HLS matrix width (input features)\n",
    "@pytest.mark.parametrize(\"mw\", [8])\n",
    "# HLS matrix height (output features)\n",
    "@pytest.mark.parametrize(\"mh\", [8])\n",
    "@pytest.mark.slow\n",
    "@pytest.mark.vivado\n",
    "def test_fpgadataflow_fclayer_cppsim(mem_mode, idt, wdt, act, nf, sf, mw, mh):\n",
    "    if nf == -1:\n",
    "        nf = mh\n",
    "    if sf == -1:\n",
    "        sf = mw\n",
    "    pe = mh // nf\n",
    "    simd = mw // sf\n",
    "    assert mh % pe == 0\n",
    "    assert mw % sf == 0\n",
    "    # generate weights\n",
    "    W = gen_finn_dt_tensor(wdt, (mw, mh))\n",
    "    # generate input data\n",
    "    x = gen_finn_dt_tensor(idt, (1, mw))\n",
    "    if act is None:\n",
    "        # no activation, produce accumulators\n",
    "        T = None\n",
    "        tdt = None\n",
    "        if wdt == DataType.BIPOLAR and idt == DataType.BIPOLAR:\n",
    "            odt = DataType.UINT32\n",
    "        else:\n",
    "            odt = DataType.INT32\n",
    "    else:\n",
    "        odt = act\n",
    "        (min, max) = calculate_signed_dot_prod_range(idt, wdt, mw)\n",
    "        n_steps = act.get_num_possible_values() - 1\n",
    "        T = np.random.randint(min, max - 1, (mh, n_steps)).astype(np.float32)\n",
    "        # provide non-decreasing thresholds\n",
    "        T = np.sort(T, axis=1)\n",
    "        # generate thresholds for activation\n",
    "        if wdt == DataType.BIPOLAR and idt == DataType.BIPOLAR:\n",
    "            tdt = DataType.UINT32\n",
    "            # bias thresholds to be positive\n",
    "            T = np.ceil((T + mw) / 2)\n",
    "            assert (T >= 0).all()\n",
    "        else:\n",
    "            tdt = DataType.INT32\n",
    "    model = make_single_fclayer_modelwrapper(W, pe, simd, wdt, idt, odt, T, tdt)\n",
    "    for node in model.graph.node:\n",
    "        # lookup op_type in registry of CustomOps\n",
    "        inst = getCustomOp(node)\n",
    "        inst.set_nodeattr(\"mem_mode\", mem_mode)\n",
    "    model = model.transform(SetExecMode(\"cppsim\"))\n",
    "    model = model.transform(PrepareCppSim())\n",
    "    model = model.transform(CompileCppSim())\n",
    "    # prepare input data\n",
    "    input_dict = prepare_inputs(x, idt, wdt)\n",
    "    if wdt == DataType.BIPOLAR and idt == DataType.BIPOLAR:\n",
    "        # convert inputs to binary and use xnorpopcountmatmul\n",
    "        y = xp.xnorpopcountmatmul((x + 1) / 2, (W + 1) / 2)\n",
    "    else:\n",
    "        y = np.matmul(x, W)\n",
    "    if T is not None:\n",
    "        y = multithreshold(y, T)\n",
    "        if act == DataType.BIPOLAR:\n",
    "            # binary to bipolar\n",
    "            y = 2 * y - 1\n",
    "        else:\n",
    "            # signed offset\n",
    "            y += act.min()\n",
    "    oshape = model.get_tensor_shape(\"outp\")\n",
    "    y_expected = y.reshape(oshape)\n",
    "    # execute model\n",
    "    y_produced = oxe.execute_onnx(model, input_dict)[\"outp\"]\n",
    "\n",
    "    y_produced = y_produced.reshape(y_expected.shape)\n",
    "\n",
    "    assert (y_produced == y_expected).all(), \"cppsim failed\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "394b2cb0",
   "metadata": {},
   "outputs": [],
   "source": [
    "%%ipytest\n",
    "\n",
    "# mem_mode: const or decoupled\n",
    "@pytest.mark.parametrize(\"mem_mode\", [\"const\"])\n",
    "# activation: None or DataType\n",
    "@pytest.mark.parametrize(\"act\", [DataType.BIPOLAR, DataType.INT2, DataType.INT4])\n",
    "# weight datatype\n",
    "@pytest.mark.parametrize(\"wdt\", [DataType.BIPOLAR, DataType.INT2, DataType.INT4])\n",
    "# input datatype\n",
    "@pytest.mark.parametrize(\"idt\", [DataType.BIPOLAR, DataType.INT2, DataType.INT4])\n",
    "# neuron folding, -1 is maximum possible\n",
    "@pytest.mark.parametrize(\"nf\", [-1, 2, 1])\n",
    "# synapse folding, -1 is maximum possible\n",
    "@pytest.mark.parametrize(\"sf\", [-1, 2, 1])\n",
    "# HLS matrix width (input features)\n",
    "@pytest.mark.parametrize(\"mw\", [8])\n",
    "# HLS matrix height (output features)\n",
    "@pytest.mark.parametrize(\"mh\", [8])\n",
    "@pytest.mark.slow\n",
    "@pytest.mark.vivado\n",
    "\n",
    "def test_fpgadataflow_fclayer_rtlsim(mem_mode, idt, wdt, act, nf, sf, mw, mh):\n",
    "    if nf == -1:\n",
    "        nf = mh\n",
    "    if sf == -1:\n",
    "        sf = mw\n",
    "    pe = mh // nf\n",
    "    simd = mw // sf\n",
    "    assert mh % pe == 0\n",
    "    assert mw % sf == 0\n",
    "    # generate weights\n",
    "    W = gen_finn_dt_tensor(wdt, (mw, mh))\n",
    "    # generate input data\n",
    "    x = gen_finn_dt_tensor(idt, (1, mw))\n",
    "    if act is None:\n",
    "        # no activation, produce accumulators\n",
    "        T = None\n",
    "        tdt = None\n",
    "        if wdt == DataType.BIPOLAR and idt == DataType.BIPOLAR:\n",
    "            odt = DataType.UINT32\n",
    "        else:\n",
    "            odt = DataType.INT32\n",
    "    else:\n",
    "        odt = act\n",
    "        (min, max) = calculate_signed_dot_prod_range(idt, wdt, mw)\n",
    "        n_steps = act.get_num_possible_values() - 1\n",
    "        T = np.random.randint(min, max - 1, (mh, n_steps)).astype(np.float32)\n",
    "        # provide non-decreasing thresholds\n",
    "        T = np.sort(T, axis=1)\n",
    "        # generate thresholds for activation\n",
    "        if wdt == DataType.BIPOLAR and idt == DataType.BIPOLAR:\n",
    "            tdt = DataType.UINT32\n",
    "            # bias thresholds to be positive\n",
    "            T = np.ceil((T + mw) / 2)\n",
    "            assert (T >= 0).all()\n",
    "        else:\n",
    "            tdt = DataType.INT32\n",
    "    model = make_single_fclayer_modelwrapper(W, pe, simd, wdt, idt, odt, T, tdt)\n",
    "    for node in model.graph.node:\n",
    "        # lookup op_type in registry of CustomOps\n",
    "        inst = getCustomOp(node)\n",
    "        inst.set_nodeattr(\"mem_mode\", mem_mode)\n",
    "\n",
    "    # prepare input data\n",
    "    input_dict = prepare_inputs(x, idt, wdt)\n",
    "    if wdt == DataType.BIPOLAR and idt == DataType.BIPOLAR:\n",
    "        # convert inputs to binary and use xnorpopcountmatmul\n",
    "        y = xp.xnorpopcountmatmul((x + 1) / 2, (W + 1) / 2)\n",
    "    else:\n",
    "        y = np.matmul(x, W)\n",
    "    if T is not None:\n",
    "        y = multithreshold(y, T)\n",
    "        if act == DataType.BIPOLAR:\n",
    "            # binary to bipolar\n",
    "            y = 2 * y - 1\n",
    "        else:\n",
    "            # signed offset\n",
    "            y += act.min()\n",
    "    oshape = model.get_tensor_shape(\"outp\")\n",
    "    y_expected = y.reshape(oshape)\n",
    "    # TODO split up into several dependent tests -- need to check how this\n",
    "    # works for parametrized tests...\n",
    "    model = model.transform(SetExecMode(\"rtlsim\"))\n",
    "    model = model.transform(GiveUniqueNodeNames())\n",
    "    model = model.transform(PrepareIP(\"xc7z020clg400-1\", 5))\n",
    "    model = model.transform(HLSSynthIP())\n",
    "    model = model.transform(PrepareRTLSim())\n",
    "    y_produced = oxe.execute_onnx(model, input_dict)[\"outp\"]\n",
    "    assert (y_produced.reshape(y_expected.shape) == y_expected).all(), \"rtlsim failed\"\n",
    "\n",
    "    hls_synt_res_est = model.analysis(hls_synth_res_estimation)\n",
    "    assert \"StreamingFCLayer_Batch_0\" in hls_synt_res_est\n",
    "\n",
    "    node = model.get_nodes_by_op_type(\"StreamingFCLayer_Batch\")[0]\n",
    "    inst = getCustomOp(node)\n",
    "    cycles_rtlsim = inst.get_nodeattr(\"cycles_rtlsim\")\n",
    "    exp_cycles_dict = model.analysis(exp_cycles_per_layer)\n",
    "    exp_cycles = exp_cycles_dict[node.name]\n",
    "    assert np.isclose(exp_cycles, cycles_rtlsim, atol=15)\n",
    "    assert exp_cycles != 0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "f01270a4",
   "metadata": {},
   "outputs": [],
   "source": [
    "def test_fpgadataflow_fclayer_synth(mem_mode, idt, wdt, act, nf, sf, mw, mh):\n",
    "    if nf == -1:\n",
    "        nf = mh\n",
    "    if sf == -1:\n",
    "        sf = mw\n",
    "    pe = mh // nf\n",
    "    simd = mw // sf\n",
    "    assert mh % pe == 0\n",
    "    assert mw % sf == 0\n",
    "    # generate weights\n",
    "    W = gen_finn_dt_tensor(wdt, (mw, mh))\n",
    "    # generate input data\n",
    "    x = gen_finn_dt_tensor(idt, (1, mw))\n",
    "    if act is None:\n",
    "        # no activation, produce accumulators\n",
    "        T = None\n",
    "        tdt = None\n",
    "        if wdt == DataType.BIPOLAR and idt == DataType.BIPOLAR:\n",
    "            odt = DataType.UINT32\n",
    "        else:\n",
    "            odt = DataType.INT32\n",
    "    else:\n",
    "        odt = act\n",
    "        (min, max) = calculate_signed_dot_prod_range(idt, wdt, mw)\n",
    "        n_steps = act.get_num_possible_values() - 1\n",
    "        T = np.random.randint(min, max - 1, (mh, n_steps)).astype(np.float32)\n",
    "        # provide non-decreasing thresholds\n",
    "        T = np.sort(T, axis=1)\n",
    "        # generate thresholds for activation\n",
    "        if wdt == DataType.BIPOLAR and idt == DataType.BIPOLAR:\n",
    "            tdt = DataType.UINT32\n",
    "            # bias thresholds to be positive\n",
    "            T = np.ceil((T + mw) / 2)\n",
    "            assert (T >= 0).all()\n",
    "        else:\n",
    "            tdt = DataType.INT32\n",
    "            \n",
    "    model = make_single_fclayer_modelwrapper(W, pe, simd, wdt, idt, odt, T, tdt)\n",
    "    for node in model.graph.node:\n",
    "        # lookup op_type in registry of CustomOps\n",
    "        inst = getCustomOp(node)\n",
    "        inst.set_nodeattr(\"mem_mode\", mem_mode)\n",
    "\n",
    "    # prepare input data\n",
    "    input_dict = prepare_inputs(x, idt, wdt)\n",
    "    if wdt == DataType.BIPOLAR and idt == DataType.BIPOLAR:\n",
    "        # convert inputs to binary and use xnorpopcountmatmul\n",
    "        y = xp.xnorpopcountmatmul((x + 1) / 2, (W + 1) / 2)\n",
    "    else:\n",
    "        y = np.matmul(x, W)\n",
    "    if T is not None:\n",
    "        y = multithreshold(y, T)\n",
    "        if act == DataType.BIPOLAR:\n",
    "            # binary to bipolar\n",
    "            y = 2 * y - 1\n",
    "        else:\n",
    "            # signed offset\n",
    "            y += act.min()\n",
    "    oshape = model.get_tensor_shape(\"outp\")\n",
    "    y_expected = y.reshape(oshape)\n",
    "    # TODO split up into several dependent tests -- need to check how this\n",
    "    # works for parametrized tests...\n",
    " \n",
    "    model = model.transform(SetExecMode(\"rtlsim\"))\n",
    "    model = model.transform(GiveUniqueNodeNames())\n",
    "    model = model.transform(PrepareIP(\"xc7z020clg400-1\", 10))\n",
    "    model = model.transform(HLSSynthIP())\n",
    "    model = model.transform(PrepareRTLSim())\n",
    "    y_produced = oxe.execute_onnx(model, input_dict)[\"outp\"]\n",
    "    assert (y_produced.reshape(y_expected.shape) == y_expected).all(), \"rtlsim failed\"\n",
    "    \n",
    "\n",
    "    node = model.get_nodes_by_op_type(\"StreamingFCLayer_Batch\")[0]   \n",
    "    inst = getCustomOp(node)\n",
    "    inst.set_nodeattr(\"inFIFODepth\", 8)\n",
    "    inst.set_nodeattr(\"outFIFODepth\", 8)\n",
    "    #print(inst.get_nodeattr_types())\n",
    "    #cycles_rtlsim = inst.get_nodeattr(\"cycles_rtlsim\")\n",
    "    \n",
    "\n",
    "    model.save(build_dir+\"/tfc_experiment.onnx\")\n",
    "    showInNetron(build_dir+\"/tfc_experiment.onnx\")\n",
    "    \n",
    "    #analysis\n",
    "    exp_cycles_dict = model.analysis(exp_cycles_per_layer)\n",
    "    exp_cycles = exp_cycles_dict[node.name]\n",
    "    assert exp_cycles != 0\n",
    "    print('Estimation of execution cycles is:', exp_cycles)\n",
    "    \n",
    "    res_util_dict = model.analysis(res_estimation)\n",
    "    #res = res_util_dict[node.name]\n",
    "    print('The Estimation of Resource Utilization is', res_util_dict)\n",
    "    \n",
    "       \n",
    "    hls_synt_res_est = model.analysis(hls_synth_res_estimation)\n",
    "    assert \"StreamingFCLayer_Batch_0\" in hls_synt_res_est\n",
    "    print('Estimation of HLS Synth is', hls_synt_res_est)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 255,
   "id": "666a2996",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:716: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:717: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:718: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:719: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:720: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.v:65: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.v:66: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1448: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1811: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_6_fu_815_p1' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1813: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_8_fu_842_p1' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1815: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_10_fu_869_p1' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1817: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_12_fu_896_p1' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1819: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_13_fu_923_p1' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1821: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_fu_728_p1' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1823: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_2_fu_761_p1' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1825: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_4_fu_788_p1' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1827: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_6_fu_815_p1' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1829: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_8_fu_842_p1' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1831: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_4_fu_788_p1' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1833: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_10_fu_869_p1' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1835: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_12_fu_896_p1' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1837: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_13_fu_923_p1' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1839: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_fu_728_p1' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1841: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_2_fu_761_p1' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1843: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_4_fu_788_p1' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1845: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_6_fu_815_p1' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1847: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_8_fu_842_p1' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1849: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_10_fu_869_p1' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1851: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_12_fu_896_p1' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1853: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_6_fu_815_p1' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1855: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_13_fu_923_p1' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1857: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_8_fu_842_p1' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1859: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_10_fu_869_p1' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1861: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_12_fu_896_p1' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1863: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_13_fu_923_p1' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1865: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_6_fu_927_p10' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1867: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_32_reg_3614' generates 3 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1869: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_fu_728_p1' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1871: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_2_fu_761_p1' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1873: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_4_fu_788_p1' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1875: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_2_fu_761_p1' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2027: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_11_fu_1022_p2' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2029: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_13_fu_1048_p2' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2031: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_15_fu_1186_p2' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2033: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_16_fu_1200_p2' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2035: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_17_fu_1214_p2' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2037: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_18_fu_1228_p2' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2039: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_19_fu_1242_p2' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2041: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_21_fu_1270_p2' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2043: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_23_fu_1409_p2' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2045: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_24_fu_1423_p2' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2047: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_fu_765_p2' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2049: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_25_fu_1437_p2' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2051: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_26_fu_1451_p2' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2053: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_27_fu_1465_p2' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2055: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_29_fu_1493_p2' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2057: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_fu_792_p2' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2059: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_2_fu_819_p2' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2061: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_3_fu_846_p2' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2063: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_5_fu_900_p2' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2065: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_7_fu_970_p2' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2067: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_8_fu_983_p2' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2069: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_9_fu_996_p2' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2071: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_10_fu_1009_p2' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2073: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'and_ln1352_fu_738_p2' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2075: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2077: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2079: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2081: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2083: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2085: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2087: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2089: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2091: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2093: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2095: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_20_fu_1256_p2' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2097: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_22_fu_1284_p2' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2099: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2101: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2103: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2105: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2107: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_28_fu_1479_p2' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2109: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_30_fu_1507_p2' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2111: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_6_fu_927_p2' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2113: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2115: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2117: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2119: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2121: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2123: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2125: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2127: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2129: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_12_fu_1035_p2' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2131: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_14_fu_1061_p2' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2133: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2135: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2137: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_4_fu_873_p2' generates 8 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2305: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_2557_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2307: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_2566_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2309: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_2575_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2311: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_2730_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2313: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_2739_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2315: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_2748_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2317: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_2757_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2319: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_2766_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2321: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_fu_2775_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2323: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_fu_2784_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2325: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_2476_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2327: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_fu_2793_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2329: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_2802_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2331: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_2811_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2333: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_2820_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2335: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_2829_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2337: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_30_fu_2974_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2339: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_31_fu_2983_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2341: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_32_fu_2992_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2343: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_33_fu_3001_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2345: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_34_fu_3010_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2347: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_2485_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2349: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_35_fu_3019_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2351: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_36_fu_3028_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2353: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_37_fu_3037_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2355: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_38_fu_3046_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2357: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_39_fu_3055_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2359: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_40_fu_3064_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2361: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_41_fu_3073_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2363: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_42_fu_3082_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2365: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_45_fu_3237_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2367: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_46_fu_3246_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2369: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_2494_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2371: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_47_fu_3255_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2373: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_48_fu_3264_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2375: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_49_fu_3273_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2377: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_50_fu_3282_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2379: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_51_fu_3291_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2381: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_52_fu_3300_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2383: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_53_fu_3309_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2385: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_54_fu_3318_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2387: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_55_fu_3327_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2389: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_56_fu_3336_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2391: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_2503_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2393: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_57_fu_3345_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2395: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_2512_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2397: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_2521_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2399: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_2530_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2401: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_2539_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2403: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_2548_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2405: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_2467_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2407: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'wgt_M_instance_0_V_reg_3579' generates 4 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2409: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_43_fu_2695_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2411: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_46_fu_2843_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2413: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_48_fu_2859_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2415: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_fu_2869_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2417: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_50_fu_2879_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2419: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_52_fu_2895_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2421: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_53_fu_2905_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2423: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_54_fu_2915_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2425: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_55_fu_2925_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2427: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_28_fu_2838_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2429: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_32_fu_2593_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2431: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_56_fu_2939_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2433: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_43_fu_3091_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2435: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_59_fu_3100_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2437: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_61_fu_3116_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2439: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_62_fu_3126_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2441: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_63_fu_3136_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2443: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_65_fu_3152_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2445: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_66_fu_3162_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2447: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_67_fu_3172_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2449: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_68_fu_3182_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2451: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_34_fu_2609_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2453: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_69_fu_3192_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2455: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_70_fu_3202_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2457: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_58_fu_3354_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2459: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_73_fu_3363_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2461: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_75_fu_3379_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2463: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_76_fu_3389_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2465: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_77_fu_3399_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2467: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_79_fu_3415_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2469: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_80_fu_3425_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2471: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_81_fu_3435_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2473: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_35_fu_2619_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2475: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_82_fu_3445_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2477: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_83_fu_3455_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2479: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_84_fu_3465_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2481: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_36_fu_2629_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2483: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_38_fu_2645_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2485: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_39_fu_2655_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2487: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_40_fu_2665_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2489: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_41_fu_2675_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2491: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_42_fu_2685_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:2493: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_14_fu_2584_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /home/chensun/workspace/bitfile/finn_dev_chensun/code_gen_ipgen_StreamingFCLayer_Batch_0_1g7zgblq/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.v:171: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/workspace/workspace/bitfile/finn_dev_chensun/pyverilator_StreamingFCLayer_Batch_0_34l8_27e'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /home/chensun/workspace/bitfile/finn_dev_chensun/pyverilator_StreamingFCLayer_Batch_0_34l8_27e/pyverilator_wrapper.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.cpp > VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLcls.o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__Trace.cpp VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__Syms.cpp VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__Trace__Slow.cpp > VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLsup.o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLsup.cpp\n",
      "      Archiving VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALL.a ...\n",
      "ar r VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALL.a VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLcls.o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLsup.o\n",
      "ranlib VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALL.a\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALL.a    -o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0 -lm -lstdc++  2>&1 | c++filt\n",
      "make: Leaving directory '/workspace/workspace/bitfile/finn_dev_chensun/pyverilator_StreamingFCLayer_Batch_0_34l8_27e'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ar: creating VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALL.a\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Stopping http://0.0.0.0:8081\n",
      "Serving '/workspace/finn/tfc_experiment.onnx' at http://0.0.0.0:8081\n",
      "Estimation of execution cycles is: 2\n",
      "The Estimation of Resource Utilization is {'StreamingFCLayer_Batch_0': {'BRAM_18K': 0, 'BRAM_efficiency': 1, 'LUT': 3301, 'URAM': 0, 'URAM_efficiency': 1, 'DSP': 0}}\n",
      "Estimation of HLS Synth is {'StreamingFCLayer_Batch_0': {'BRAM_18K': '0', 'FF': '658', 'LUT': '4215', 'DSP48E': '0', 'URAM': '0'}}\n"
     ]
    }
   ],
   "source": [
    "test_fpgadataflow_fclayer_synth('const', DataType.INT4, DataType.INT4, DataType.INT4, 2, 1, 8, 8)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 256,
   "id": "ad821023",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/workspace/finn-base/src/finn/transformation/infer_data_layouts.py:119: UserWarning: Assuming 2D input is NC\n",
      "  warnings.warn(\"Assuming 2D input is NC\")\n",
      "/workspace/finn/src/finn/transformation/fpgadataflow/floorplan.py:107: UserWarning: 3 nodes have no entry in the provided floorplan, SLR was set to -1\n",
      "  warnings.warn(\n",
      "/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFCLayer_Batch_0\n",
      "  warnings.warn(\"Using pre-existing code for %s\" % node.name)\n",
      "/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFCLayer_Batch_0\n",
      "  warnings.warn(\"Using pre-existing IP for %s\" % node.name)\n"
     ]
    }
   ],
   "source": [
    "model = ModelWrapper(build_dir + \"/tfc_experiment.onnx\")\n",
    "pynq_board = \"Pynq-Z1\"\n",
    "fpga_part = pynq_part_map[pynq_board]\n",
    "target_clk_ns = 10\n",
    "model = model.transform(ZynqBuild(platform = pynq_board, period_ns = target_clk_ns))\n",
    "model.save(build_dir+\"/tfc_synthesis.onnx\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "a7f34ba2",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Stopping http://0.0.0.0:8081\n",
      "Serving '/workspace/finn/tfc_synthesis.onnx' at http://0.0.0.0:8081\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "        <iframe\n",
       "            width=\"100%\"\n",
       "            height=\"400\"\n",
       "            src=\"http://localhost:8081/\"\n",
       "            frameborder=\"0\"\n",
       "            allowfullscreen\n",
       "        ></iframe>\n",
       "        "
      ],
      "text/plain": [
       "<IPython.lib.display.IFrame at 0x7fd0157baf40>"
      ]
     },
     "execution_count": 9,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "showInNetron(build_dir+\"/tfc_synthesis.onnx\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 257,
   "id": "c8f3b838",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Stopping http://0.0.0.0:8081\n",
      "Serving '/home/chensun/workspace/bitfile/finn_dev_chensun/dataflow_partition2_y3chvub6/df_model.onnx' at http://0.0.0.0:8081\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "        <iframe\n",
       "            width=\"100%\"\n",
       "            height=\"400\"\n",
       "            src=\"http://localhost:8081/\"\n",
       "            frameborder=\"0\"\n",
       "            allowfullscreen\n",
       "        ></iframe>\n",
       "        "
      ],
      "text/plain": [
       "<IPython.lib.display.IFrame at 0x7f8cf2719130>"
      ]
     },
     "execution_count": 257,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "model = ModelWrapper(build_dir + \"/tfc_synthesis.onnx\")\n",
    "sdp_node_middle = getCustomOp(model.graph.node[1])\n",
    "postsynth_layers = sdp_node_middle.get_nodeattr(\"model\")\n",
    "\n",
    "showInNetron(postsynth_layers)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "83314e64",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[key: \"floorplan_json\"\n",
       "value: \"/home/chensun/workspace/bitfile/finn_dev_chensun/vitis_floorplan_n6mu3yh3/floorplan.json\"\n",
       ", key: \"vivado_pynq_proj\"\n",
       "value: \"/home/chensun/workspace/bitfile/finn_dev_chensun/vivado_zynq_proj_723rk8sk\"\n",
       ", key: \"bitfile\"\n",
       "value: \"/home/chensun/workspace/bitfile/finn_dev_chensun/vivado_zynq_proj_723rk8sk/resizer.bit\"\n",
       ", key: \"hw_handoff\"\n",
       "value: \"/home/chensun/workspace/bitfile/finn_dev_chensun/vivado_zynq_proj_723rk8sk/resizer.hwh\"\n",
       ", key: \"vivado_synth_rpt\"\n",
       "value: \"/home/chensun/workspace/bitfile/finn_dev_chensun/vivado_zynq_proj_723rk8sk/synth_report.xml\"\n",
       ", key: \"platform\"\n",
       "value: \"zynq-iodma\"\n",
       ", key: \"pynq_driver_dir\"\n",
       "value: \"/home/chensun/workspace/bitfile/finn_dev_chensun/pynq_driver_3244cd2f\"\n",
       "]"
      ]
     },
     "execution_count": 11,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "#model = ModelWrapper(postsynth_layers)\n",
    "model.model.metadata_props"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 239,
   "id": "3dcba657",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Welcome to PYNQ Linux, based on Ubuntu 18.04 (GNU/Linux 4.19.0-xilinx-v2019.1 armv7l)\r\n",
      "\r\n",
      " * Super-optimized for small spaces - read how we shrank the memory\r\n",
      "   footprint of MicroK8s to make it the smallest full K8s around.\r\n",
      "\r\n",
      "   https://ubuntu.com/blog/microk8s-memory-optimisation\r\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "\n",
    "# set up the following values according to your own environment\n",
    "# FINN will use ssh to deploy and run the generated accelerator\n",
    "ip = os.getenv(\"PYNQ_IP\", \"192.168.31.175\")\n",
    "username = os.getenv(\"PYNQ_USERNAME\", \"xilinx\")\n",
    "password = os.getenv(\"PYNQ_PASSWORD\", \"xilinx\")\n",
    "port = os.getenv(\"PYNQ_PORT\", 22)\n",
    "target_dir = os.getenv(\"PYNQ_TARGET_DIR\", \"/home/xilinx/finn_tfc_end2end_example\")\n",
    "# set up ssh options to only allow publickey authentication\n",
    "options = \"-o PreferredAuthentications=publickey -o PasswordAuthentication=no\"\n",
    "\n",
    "# test access to PYNQ board\n",
    "! ssh {options} {username}@{ip} -p {port} cat /var/run/motd.dynamic"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 258,
   "id": "ed692582",
   "metadata": {},
   "outputs": [],
   "source": [
    "from finn.transformation.fpgadataflow.make_deployment import DeployToPYNQ\n",
    "\n",
    "model = model.transform(DeployToPYNQ(ip, port, username, password, target_dir))\n",
    "model.save(build_dir + \"/tfc_experiment_deploy_index18.onnx\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 174,
   "id": "a3e2336b",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'/home/xilinx/finn_dev_chensun/pynq_deployment_czstevg3'"
      ]
     },
     "execution_count": 174,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "target_dir_pynq = target_dir + \"/\" + model.get_metadata_prop(\"pynq_deployment_dir\").split(\"/\")[-1]\n",
    "target_dir_pynq"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 114,
   "id": "a216289e",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Post Synthesis Resource Utilization is {'(top)': {'LUT': 6742, 'SRL': 180, 'FF': 8287, 'BRAM_36K': 1, 'BRAM_18K': 1, 'DSP48': 0}, 'StreamingDataflowPartition_0_IODMA_0': {'LUT': 817, 'SRL': 34, 'FF': 1603, 'BRAM_36K': 1, 'BRAM_18K': 0, 'DSP48': 0}, 'StreamingDataflowPartition_1_StreamingFIFO_0': {'LUT': 19, 'SRL': 4, 'FF': 12, 'BRAM_36K': 0, 'BRAM_18K': 0, 'DSP48': 0}, 'StreamingDataflowPartition_1_StreamingFCLayer_Batch_0': {'LUT': 1473, 'SRL': 0, 'FF': 405, 'BRAM_36K': 0, 'BRAM_18K': 0, 'DSP48': 0}, 'StreamingDataflowPartition_1_StreamingFIFO_1': {'LUT': 35, 'SRL': 8, 'FF': 24, 'BRAM_36K': 0, 'BRAM_18K': 0, 'DSP48': 0}, 'StreamingDataflowPartition_2_IODMA_0': {'LUT': 878, 'SRL': 40, 'FF': 1765, 'BRAM_36K': 0, 'BRAM_18K': 1, 'DSP48': 0}}\n"
     ]
    }
   ],
   "source": [
    "model = ModelWrapper(build_dir + \"/tfc_synthesis.onnx\")\n",
    "synth_res = model.analysis(post_synth_res)\n",
    "print(\"Post Synthesis Resource Utilization is\",synth_res)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 260,
   "id": "50c78964",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "[sudo] password for xilinx: "
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Network metrics:\n",
      "runtime[ms]: 0.3085136413574219\n",
      "throughput[images/s]: 3241.3477588871715\n",
      "DRAM_in_bandwidth[Mb/s]: 0.012965391035548685\n",
      "DRAM_out_bandwidth[Mb/s]: 0.012965391035548685\n",
      "fclk[mhz]: 100.0\n",
      "batch_size: 1\n",
      "fold_input[ms]: 0.08559226989746094\n",
      "pack_input[ms]: 9.696245193481445\n",
      "copy_input_data_to_device[ms]: 1.6405582427978516\n",
      "copy_output_data_from_device[ms]: 0.5311965942382812\n",
      "unpack_output[ms]: 2.686023712158203\n",
      "unfold_output[ms]: 0.061511993408203125\n"
     ]
    }
   ],
   "source": [
    "from finn.core.throughput_test import throughput_test_remote\n",
    "\n",
    "res = throughput_test_remote(model, 1)\n",
    "print(\"Network metrics:\")\n",
    "for key in res:\n",
    "    print(str(key) + \": \" + str(res[key]))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 83,
   "id": "ce8ff9d2",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "We reach approximately 84% of the ideal performance.\n"
     ]
    }
   ],
   "source": [
    "II = 32\n",
    "# frequency in MHz\n",
    "f_MHz = 100\n",
    "# expected throughput in MFPS\n",
    "expected_throughput = f_MHz / II\n",
    "# measured throughput (FPS) from throughput test, converted to MFPS\n",
    "measured_throughput = res[\"throughput[images/s]\"] * 0.000001\n",
    "# peformance\n",
    "print(\"We reach approximately \" + str(round((measured_throughput / expected_throughput)*100)) + \"% of the ideal performance.\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "c13d5b6f",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
