
<html><head><title>Wildcard-Named Port Connections in AMS</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677669033" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Wildcard-Named Port Connections in AMS" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Digital Mixed-Signal," />
<meta name="prod_subfeature" content="SystemVerilog Mixed-Signal," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677669033" />
<meta name="NextFile" content="SystemVerilog_Assertions_on_real__wreal__and_electrical_Nets.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="SystemVerilog_Binding_on_SPICE.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Wildcard-Named Port Connections in AMS" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="SystemVerilog_Binding_on_SPICE.html" title="SystemVerilog_Binding_on_SPICE">SystemVerilog_Binding_on_SPICE</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="SystemVerilog_Assertions_on_real__wreal__and_electrical_Nets.html" title="SystemVerilog_Assertions_on_real__wreal__and_electrical_Nets">SystemVerilog_Assertions_on_re ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Wildcard-Named Port Connections in AMS</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="WildcardNamedPortConnectionsinAMS-1075213"></span><span class="confluence-anchor-link" id="WildcardNamedPortConnectionsinAMS-wildcardconstruct"></span><span style="letter-spacing: 0.0px;">In SystemVerilog,&#160;</span>you can use the wildcard-named port connections, which are represented using the dot-star notation (.*), to specify port connections in the mixed-signal flow. It provides a concise and powerful implicit port connection and avoids the top-level verbosity to explicitly detail the port connection for each instance.</p>

<p>Currently, the following are supported:</p>
<ul><li>Ports that are basic Verilog types, Verilog-AMS signals, or a combination of both</li></ul><ul><li>Ports that are of user-defined nettype (UDN). Currently, only those port connections where both the port expression and the formal port are UDNs that have structure as their user-defined type are supported.</li><li>Supported UDN-to-UDN connections include:</li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>explicit or implicit interconnects or wires coerced to UDNs</li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>scalars</li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>arrays</li></ul></li></ul><ul><li>Unsupported scenarios for all connections as explicitly named port connections</li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>Usage in mixed-signal context</li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>Complete list of port signals connected using a single<code>&#160;.*.</code></li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>Arrays and vectors</li></ul></li></ul>
<p>Wildcard-named port connections of UDNs with UDTs and UDRs are supported using explicit port connections.</p>

<p>The following do not support the .* wildcard construct:</p>
<ul><li>Complex SV data types including enum, union, class, and interface class</li></ul><ul><li>Generic wreals on SV side</li></ul><ul><li>SimVision</li></ul>
<p>Following is an example of wildcard-named port connections:</p>

<p><code>test.sv:</code><br /><code>`timescale 1ns/1ps</code><br /><code>module top;</code><br /><code>&#160; wire m,n;</code><br /><code>&#160; m_ams ams(.*);</code><br /><code>&#160; assign m = 1;</code><br /><code>endmodule</code><br /><code>module m_sv(input logic m, output logic n);</code><br /><code>endmodule</code></p>

<p><code>test.vams:</code><br /><code>`include &quot;disciplines.vams&quot;</code><br /><code>`timescale 1ns/1ps</code><br /><code>module m_ams(m,n);</code><br /><code>&#160; input m;</code><br /><code>&#160; wire m;</code><br /><code>&#160; output n;</code><br /><code>&#160; electrical n;</code><br /><code>m_sv sv(.m(m),.n(n));</code><br /><code>analog begin</code><br /><code>&#160; &#160;V(n) &lt;+ 1.8;</code><br /><code>end</code><br /><code>endmodule</code></p>

<p>The following example illustrates the use of arrays and vectors as port connections that are connected using wildcard-named port connection.</p>

<p><code>tb.sv:<br />module tb();<br />&#160;&#160;&#160;&#160;reg lll;<br />&#160;&#160;&#160;&#160;reg [3:0] mmm;<br />&#160;&#160;&#160;&#160;dut dut_inst(.*);<br />endmodule</code></p>

<p><code>dut.v:<br />module dut (lll, mmm);<br />&#160;&#160;&#160;&#160;input lll;<br />&#160;&#160;&#160;&#160;input [3:0] mmm;<br />&#160;&#160;&#160;&#160;spicex myspicex (.lll(lll),.mmm(mmm));<br />endmodule</code></p>

<p><code>spice.scs:<br />simulator lang=spectre<br />&#160;&#160;&#160;&#160;subckt spicex lll mmm_3 mmm_2 mmm_1 mmm_0<br />ends spicex</code></p>

<p><code>spice.v:<br />module spicex (input lll, input [3:0] mmm);<br />endmodule</code></p>

<p><code>amscf.scs:<br />simulator lang=spectre<br />include &quot;spice.scs&quot;<br />tran tran stop=1u<br />amsd{</code></p>

<p><code>portmap subckt=spicex porttype=name reffile=&quot;spice.v&quot;<br />&#160;&#160;&#160;&#160;config cell=spicex use=spice<br />&#160;&#160;&#160;&#160;ie vsup=1.8<br />}</code></p>

<p><code>xrun tb.sv dut.v spice.v amscf.scs -timescale 1ns/1ps</code></p>

<p>The following example illustrates how to connect a UDN port using wildcard-named port connection:</p>

<p><code>//Custom package</code></p>

<p><code>package myPkg;</code><br /><code>typedef struct{</code></p>

<p><code>&#160; &#160;real x;</code><br /><code>}myStruct;</code></p>

<p><code>function automatic myStruct res_myStruct(input myStruct driver[]);</code></p>

<p><code>&#160;foreach(driver[i])</code><br /><code>&#160; &#160; &#160; res_myStruct.x += driver[i].x;</code></p>

<p><code>endfunction</code><br /><code>nettype myStruct mySum with res_myStruct;</code><br /><code>endpackage&#160;</code></p>

<p><code>//import native packages</code></p>

<p><code>import cds_rnm_pkg::*;</code></p>

<p><code>import EE_pkg::*;</code></p>

<p><code>//import custom packages</code><br /><code>import myPkg::*;</code></p>

<p><code>//.* connected testbench</code><br /><code>module top;</code><br /><code>&#160; interconnect x,y;</code><br /><code>&#160; interconnect u,v;</code></p>

<p><code>&#160; test1 u0(.*);</code><br /><code>&#160; test2 u1(.*);&#160;</code></p>

<p><code>endmodule // top</code></p>

<p><code>//Module Definitions</code><br /><code>module test1(x,y,u,v);</code></p>

<p><code>&#160; input wreal1driver x;</code><br /><code>&#160; input mySum y;</code><br /><code>&#160; inout EEnet u;</code><br /><code>&#160; inout wire v;&#160;</code></p>

<p><code>endmodule // test&#160;</code></p>

<p><code>module test2(x,y,u,v);</code></p>

<p><code>&#160; output wreal1driver x;</code><br /><code>&#160; inout mySum y;</code><br /><code>&#160; inout EEnet u;</code><br /><code>&#160; inout wire v;</code></p>

<p><code>endmodule // test</code></p>
<h5 id="WildcardNamedPortConnectionsinAMS-RelatedTopic">Related Topic</h5><ul><li><a href="SystemVerilog_and_AMS_Extensions.html">SystemVerilog and AMS Extensions</a></li></ul>
<p><br /></p>

                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="SystemVerilog_Binding_on_SPICE.html" id="prev" title="SystemVerilog_Binding_on_SPICE">SystemVerilog_Binding_on_SPICE</a></em></b><b><em><a href="SystemVerilog_Assertions_on_real__wreal__and_electrical_Nets.html" id="nex" title="SystemVerilog_Assertions_on_real__wreal__and_electrical_Nets">SystemVerilog_Assertions_on_re ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>