#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Nov  6 22:10:11 2025
# Process ID: 40332
# Current directory: C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.runs/synth_1
# Command line: vivado.exe -log sorting_visualizer_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sorting_visualizer_top.tcl
# Log file: C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.runs/synth_1/sorting_visualizer_top.vds
# Journal file: C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sorting_visualizer_top.tcl -notrace
Command: synth_design -top sorting_visualizer_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12916 
WARNING: [Synth 8-992] frame_begin is already implicitly declared earlier [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/sorting_visualizer_top.v:329]
WARNING: [Synth 8-992] sending_pixels is already implicitly declared earlier [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/sorting_visualizer_top.v:329]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 369.730 ; gain = 112.633
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sorting_visualizer_top' [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/sorting_visualizer_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'Clock_Generator' [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Clock_Generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Clock_Generator' (2#1) [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Clock_Generator.v:23]
INFO: [Synth 8-6157] synthesizing module 'Button_Debouncer' [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Button_Debouncer.v:23]
	Parameter DEBOUNCE_CYCLES bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Button_Debouncer' (3#1) [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Button_Debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Main_FSM' [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Main_FSM.v:23]
	Parameter STATE_EDU_WELCOME bound to: 3'b000 
	Parameter STATE_EDU_SORTING bound to: 3'b001 
	Parameter STATE_TUT_WELCOME bound to: 3'b010 
	Parameter STATE_TUT_INPUT bound to: 3'b011 
	Parameter STATE_TUT_READY bound to: 3'b100 
	Parameter STATE_TUT_SORTING bound to: 3'b101 
	Parameter STATE_TUT_GAME_OVER bound to: 3'b110 
	Parameter STATE_TUT_VICTORY bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Main_FSM.v:119]
INFO: [Synth 8-6155] done synthesizing module 'Main_FSM' (4#1) [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Main_FSM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Sort_Engine' [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Sort_Engine.v:23]
	Parameter HISTORY_DEPTH bound to: 32 - type: integer 
	Parameter SWAP_DELAY_CYCLES bound to: 25'b1011111010111100001000000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Sort_Engine.v:185]
WARNING: [Synth 8-6014] Unused sequential element temp_val1_reg was removed.  [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Sort_Engine.v:178]
WARNING: [Synth 8-6014] Unused sequential element temp_val2_reg was removed.  [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Sort_Engine.v:179]
INFO: [Synth 8-6155] done synthesizing module 'Sort_Engine' (5#1) [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Sort_Engine.v:23]
INFO: [Synth 8-6157] synthesizing module 'Tutorial_Input_Engine' [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Tutorial_Input_Engine.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Tutorial_Input_Engine.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Tutorial_Input_Engine.v:77]
INFO: [Synth 8-6155] done synthesizing module 'Tutorial_Input_Engine' (6#1) [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Tutorial_Input_Engine.v:23]
INFO: [Synth 8-6157] synthesizing module 'Tutorial_Sort_Engine' [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Tutorial_Sort_Engine.v:23]
	Parameter WAIT_DIRECTION bound to: 3'b000 
	Parameter SHOW_COMPARISON bound to: 3'b001 
	Parameter WAIT_DECISION bound to: 3'b010 
	Parameter ANIMATE_SWAP bound to: 3'b011 
	Parameter SHOW_MISTAKE bound to: 3'b100 
	Parameter CHECK_ADVANCE bound to: 3'b101 
	Parameter VICTORY bound to: 3'b110 
	Parameter GAME_OVER bound to: 3'b111 
	Parameter SWAP_DELAY_CYCLES bound to: 27'b000111001001110000111000000 
	Parameter MISTAKE_DELAY_CYCLES bound to: 27'b010111110101111000010000000 
INFO: [Synth 8-226] default block is never used [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Tutorial_Sort_Engine.v:164]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Tutorial_Sort_Engine.v:248]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Tutorial_Sort_Engine.v:279]
WARNING: [Synth 8-6014] Unused sequential element temp_value_reg was removed.  [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Tutorial_Sort_Engine.v:246]
INFO: [Synth 8-6155] done synthesizing module 'Tutorial_Sort_Engine' (7#1) [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Tutorial_Sort_Engine.v:23]
INFO: [Synth 8-6157] synthesizing module 'Oled_Renderer' [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Oled_Renderer.v:23]
	Parameter COLOR_BLACK bound to: 16'b0000000000000000 
	Parameter COLOR_WHITE bound to: 16'b1111111111111111 
	Parameter COLOR_RED bound to: 16'b1111100000000000 
	Parameter COLOR_BLUE bound to: 16'b0000000000011111 
	Parameter COLOR_YELLOW bound to: 16'b1111111111100000 
	Parameter COLOR_GREEN bound to: 16'b0000011111100000 
	Parameter COLOR_BROWN bound to: 16'b1010000101000101 
	Parameter COLOR_GREEN2 bound to: 16'b0000011011000000 
	Parameter STATE_EDU_WELCOME bound to: 3'b000 
	Parameter STATE_EDU_SORTING bound to: 3'b001 
	Parameter STATE_TUT_WELCOME bound to: 3'b010 
	Parameter STATE_TUT_INPUT bound to: 3'b011 
	Parameter STATE_TUT_READY bound to: 3'b100 
	Parameter STATE_TUT_SORTING bound to: 3'b101 
	Parameter STATE_TUT_GAME_OVER bound to: 3'b110 
	Parameter STATE_TUT_VICTORY bound to: 3'b111 
	Parameter RENDER_IDLE bound to: 1'b0 
	Parameter RENDER_ACTIVE bound to: 1'b1 
	Parameter CLOUD_WIDTH bound to: 24 - type: integer 
	Parameter CLOUD_SPACING bound to: 30 - type: integer 
	Parameter SCREEN_WIDTH bound to: 96 - type: integer 
	Parameter WRAP_WIDTH bound to: 120 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Font_ROM_4x6' [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Font_ROM_4x6.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Font_ROM_4x6' (8#1) [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Font_ROM_4x6.v:7]
INFO: [Synth 8-6157] synthesizing module 'Font_ROM_5x7_Bold' [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Font_ROM_5x7_Bold.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Font_ROM_5x7_Bold' (9#1) [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Font_ROM_5x7_Bold.v:8]
INFO: [Synth 8-226] default block is never used [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Oled_Renderer.v:169]
INFO: [Synth 8-226] default block is never used [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Oled_Renderer.v:406]
INFO: [Synth 8-226] default block is never used [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Oled_Renderer.v:487]
INFO: [Synth 8-226] default block is never used [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Oled_Renderer.v:983]
INFO: [Synth 8-226] default block is never used [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Oled_Renderer.v:983]
INFO: [Synth 8-226] default block is never used [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Oled_Renderer.v:983]
INFO: [Synth 8-226] default block is never used [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Oled_Renderer.v:710]
INFO: [Synth 8-226] default block is never used [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Oled_Renderer.v:809]
INFO: [Synth 8-226] default block is never used [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Oled_Renderer.v:939]
WARNING: [Synth 8-6014] Unused sequential element cloud_x_offset_reg was removed.  [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Oled_Renderer.v:108]
WARNING: [Synth 8-6014] Unused sequential element tree_anim_frame_reg was removed.  [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Oled_Renderer.v:108]
WARNING: [Synth 8-6014] Unused sequential element p1_in_cloud_reg was removed.  [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Oled_Renderer.v:772]
WARNING: [Synth 8-6014] Unused sequential element p1_in_tree_reg was removed.  [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Oled_Renderer.v:773]
WARNING: [Synth 8-6014] Unused sequential element p1_tree_color_reg was removed.  [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Oled_Renderer.v:774]
WARNING: [Synth 8-6014] Unused sequential element p1_tut_box_highlight_reg was removed.  [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Oled_Renderer.v:784]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Renderer' (10#1) [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Oled_Renderer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Frame_Buffer' [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Frame_Buffer.v:35]
INFO: [Synth 8-6155] done synthesizing module 'Frame_Buffer' (11#1) [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Frame_Buffer.v:35]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Oled_Display.v:123]
INFO: [Synth 8-226] default block is never used [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Oled_Display.v:198]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Oled_Display.v:346]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (12#1) [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Oled_Display.v:36]
INFO: [Synth 8-226] default block is never used [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/sorting_visualizer_top.v:376]
INFO: [Synth 8-6155] done synthesizing module 'sorting_visualizer_top' (13#1) [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/sorting_visualizer_top.v:23]
WARNING: [Synth 8-3917] design sorting_visualizer_top has port dp driven by constant 1
WARNING: [Synth 8-3917] design sorting_visualizer_top has port JC[2] driven by constant 0
WARNING: [Synth 8-3331] design Oled_Renderer has unconnected port ce_30hz
WARNING: [Synth 8-3331] design Oled_Renderer has unconnected port sending_pixels
WARNING: [Synth 8-3331] design Oled_Renderer has unconnected port is_at_start_flag
WARNING: [Synth 8-3331] design sorting_visualizer_top has unconnected port led[15]
WARNING: [Synth 8-3331] design sorting_visualizer_top has unconnected port led[13]
WARNING: [Synth 8-3331] design sorting_visualizer_top has unconnected port led[12]
WARNING: [Synth 8-3331] design sorting_visualizer_top has unconnected port led[11]
WARNING: [Synth 8-3331] design sorting_visualizer_top has unconnected port led[9]
WARNING: [Synth 8-3331] design sorting_visualizer_top has unconnected port led[8]
WARNING: [Synth 8-3331] design sorting_visualizer_top has unconnected port led[7]
WARNING: [Synth 8-3331] design sorting_visualizer_top has unconnected port led[6]
WARNING: [Synth 8-3331] design sorting_visualizer_top has unconnected port led[5]
WARNING: [Synth 8-3331] design sorting_visualizer_top has unconnected port led[4]
WARNING: [Synth 8-3331] design sorting_visualizer_top has unconnected port led[3]
WARNING: [Synth 8-3331] design sorting_visualizer_top has unconnected port led[2]
WARNING: [Synth 8-3331] design sorting_visualizer_top has unconnected port led[1]
WARNING: [Synth 8-3331] design sorting_visualizer_top has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 474.379 ; gain = 217.281
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 474.379 ; gain = 217.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 474.379 ; gain = 217.281
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sorting_visualizer_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sorting_visualizer_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 805.918 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 805.961 ; gain = 548.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 805.961 ; gain = 548.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 805.961 ; gain = 548.863
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ce_1mhz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ce_30hz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "ce_2hz" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "btn_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btn_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.srcs/sources_1/new/Sort_Engine.v:81]
INFO: [Synth 8-5544] ROM "red_line_pos" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_index" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "is_at_start_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "history_array_0_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "history_array_0_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "history_array_0_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "history_array_0_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "history_array_0_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "history_array_0_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "history_array_0_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "history_array_0_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "history_array_0_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "history_array_0_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "history_array_0_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "history_array_0_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "history_array_0_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "history_array_0_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "history_array_0_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "history_array_0_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "history_array_0_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "history_array_0_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "history_array_0_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "history_array_0_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "history_array_0_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "history_array_0_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "history_array_0_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "history_array_0_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "history_array_0_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "history_array_0_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "history_array_0_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "history_array_0_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "history_array_0_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "history_array_0_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "history_array_0_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Tutorial_Sort_Engine'
INFO: [Synth 8-5544] ROM "current_position" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_victory" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_game_over" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sorted_boundary" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "char_code_4x6_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "char_code_4x6_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "char_code_4x6_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "char_code_4x6_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "char_code_4x6_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "char_code_4x6_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "char_code_4x6_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "char_code_4x6_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "char_code_4x6_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "char_code_4x6_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "char_code_4x6_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "char_code_4x6_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "char_code_4x6_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "char_code_4x6_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "char_code_4x6_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "char_code_4x6_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "char_code_4x6_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "p_1_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "char_code_4x6_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "char_code_4x6_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "char_code_4x6_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "char_code_4x6_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "char_code_4x6_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "char_code_4x6_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "char_code_4x6_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "char_code_4x6_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "char_code_4x6_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "char_code_4x6_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "char_code_4x6_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "char_code_4x6_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "char_code_4x6_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "char_code_4x6_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "char_code_4x6_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "char_code_4x6_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "char_code_4x6_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "p_1_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_row_val6" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_row_val7" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_row_val6" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "box_color_val2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "box_color_val0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "box_color_val1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digit_pattern_comb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digit_pattern_comb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digit_pattern_comb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          WAIT_DIRECTION |                              000 |                              000
         SHOW_COMPARISON |                              001 |                              001
           WAIT_DECISION |                              010 |                              010
            ANIMATE_SWAP |                              011 |                              011
           CHECK_ADVANCE |                              100 |                              101
                 VICTORY |                              101 |                              110
            SHOW_MISTAKE |                              110 |                              100
               GAME_OVER |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Tutorial_Sort_Engine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 805.961 ; gain = 548.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 15    
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 5     
	   2 Input     17 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 29    
	   3 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 10    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               13 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 453   
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 79    
+---RAMs : 
	              96K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	   8 Input     35 Bit        Muxes := 2     
	   7 Input     35 Bit        Muxes := 1     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   8 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 10    
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 19    
	   4 Input     16 Bit        Muxes := 1     
	  11 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 2     
	  10 Input      7 Bit        Muxes := 3     
	  16 Input      7 Bit        Muxes := 4     
	  12 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 2     
	  11 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 5     
	   9 Input      7 Bit        Muxes := 3     
	   7 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	  32 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 31    
	  35 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 23    
	  32 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 45    
	  53 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 114   
	   8 Input      3 Bit        Muxes := 7     
	   6 Input      3 Bit        Muxes := 13    
	   7 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 121   
	   8 Input      1 Bit        Muxes := 40    
	   6 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 6     
	  12 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sorting_visualizer_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module Clock_Generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Button_Debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Main_FSM 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 17    
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 3     
Module Sort_Engine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 429   
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 14    
	   6 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 59    
	   6 Input      1 Bit        Muxes := 6     
Module Tutorial_Input_Engine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 14    
+---Registers : 
	                3 Bit    Registers := 7     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 6     
Module Tutorial_Sort_Engine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 5     
+---Registers : 
	               27 Bit    Registers := 1     
	                3 Bit    Registers := 14    
	                1 Bit    Registers := 5     
+---Muxes : 
	   8 Input     27 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 26    
	   6 Input      3 Bit        Muxes := 8     
	   8 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	  12 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 19    
Module Font_ROM_4x6 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      4 Bit        Muxes := 45    
	  53 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 5     
Module Font_ROM_5x7_Bold 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      5 Bit        Muxes := 31    
	  35 Input      5 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
Module Oled_Renderer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 13    
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 8     
	   3 Input      3 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   8 Input     35 Bit        Muxes := 2     
	   7 Input     35 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	  11 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 14    
	  13 Input     16 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 2     
	  10 Input      7 Bit        Muxes := 3     
	  16 Input      7 Bit        Muxes := 4     
	  12 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 2     
	  11 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	   9 Input      7 Bit        Muxes := 3     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 21    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 36    
	   7 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 9     
Module Frame_Buffer 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              96K Bit         RAMs := 1     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ce_1mhz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ce_30hz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "ce_2hz" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "btn_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btn_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btn_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btn_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btn_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btn_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btn_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btn_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btn_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btn_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design sorting_visualizer_top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design sorting_visualizer_top has port dp driven by constant 1
WARNING: [Synth 8-3917] design sorting_visualizer_top has port JC[2] driven by constant 0
WARNING: [Synth 8-3331] design Oled_Renderer has unconnected port ce_30hz
WARNING: [Synth 8-3331] design Oled_Renderer has unconnected port sending_pixels
WARNING: [Synth 8-3331] design Oled_Renderer has unconnected port is_at_start_flag
WARNING: [Synth 8-3331] design sorting_visualizer_top has unconnected port led[15]
WARNING: [Synth 8-3331] design sorting_visualizer_top has unconnected port led[13]
WARNING: [Synth 8-3331] design sorting_visualizer_top has unconnected port led[12]
WARNING: [Synth 8-3331] design sorting_visualizer_top has unconnected port led[11]
WARNING: [Synth 8-3331] design sorting_visualizer_top has unconnected port led[9]
WARNING: [Synth 8-3331] design sorting_visualizer_top has unconnected port led[8]
WARNING: [Synth 8-3331] design sorting_visualizer_top has unconnected port led[7]
WARNING: [Synth 8-3331] design sorting_visualizer_top has unconnected port led[6]
WARNING: [Synth 8-3331] design sorting_visualizer_top has unconnected port led[5]
WARNING: [Synth 8-3331] design sorting_visualizer_top has unconnected port led[4]
WARNING: [Synth 8-3331] design sorting_visualizer_top has unconnected port led[3]
WARNING: [Synth 8-3331] design sorting_visualizer_top has unconnected port led[2]
WARNING: [Synth 8-3331] design sorting_visualizer_top has unconnected port led[1]
WARNING: [Synth 8-3331] design sorting_visualizer_top has unconnected port led[0]
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM frame_buffer/buffer_memory_reg to conserve power
INFO: [Synth 8-3886] merging instance 'renderer/p1_title_color_reg[0]' (FD) to 'renderer/p1_title_color_reg[1]'
INFO: [Synth 8-3886] merging instance 'renderer/p1_box_color_reg[0]' (FD) to 'renderer/p1_box_color_reg[1]'
INFO: [Synth 8-3886] merging instance 'renderer/p1_title_color_reg[1]' (FD) to 'renderer/p1_title_color_reg[2]'
INFO: [Synth 8-3886] merging instance 'renderer/p1_box_color_reg[1]' (FD) to 'renderer/p1_box_color_reg[2]'
INFO: [Synth 8-3886] merging instance 'renderer/p1_title_color_reg[2]' (FD) to 'renderer/p1_title_color_reg[3]'
INFO: [Synth 8-3886] merging instance 'renderer/p1_box_color_reg[2]' (FD) to 'renderer/p1_box_color_reg[3]'
INFO: [Synth 8-3886] merging instance 'renderer/p1_title_color_reg[3]' (FD) to 'renderer/p1_title_color_reg[4]'
INFO: [Synth 8-3886] merging instance 'renderer/p1_box_color_reg[3]' (FD) to 'renderer/p1_box_color_reg[4]'
INFO: [Synth 8-3886] merging instance 'renderer/p1_title_color_reg[5]' (FD) to 'renderer/p1_title_color_reg[6]'
INFO: [Synth 8-3886] merging instance 'renderer/p1_box_color_reg[5]' (FD) to 'renderer/p1_box_color_reg[6]'
INFO: [Synth 8-3886] merging instance 'renderer/p1_title_color_reg[6]' (FD) to 'renderer/p1_title_color_reg[7]'
INFO: [Synth 8-3886] merging instance 'renderer/p1_box_color_reg[6]' (FD) to 'renderer/p1_box_color_reg[7]'
INFO: [Synth 8-3886] merging instance 'renderer/p1_title_color_reg[7]' (FD) to 'renderer/p1_title_color_reg[8]'
INFO: [Synth 8-3886] merging instance 'renderer/p1_box_color_reg[7]' (FD) to 'renderer/p1_box_color_reg[8]'
INFO: [Synth 8-3886] merging instance 'renderer/p1_title_color_reg[8]' (FD) to 'renderer/p1_title_color_reg[9]'
INFO: [Synth 8-3886] merging instance 'renderer/p1_box_color_reg[8]' (FD) to 'renderer/p1_box_color_reg[9]'
INFO: [Synth 8-3886] merging instance 'renderer/p1_title_color_reg[9]' (FD) to 'renderer/p1_title_color_reg[10]'
INFO: [Synth 8-3886] merging instance 'renderer/p1_box_color_reg[9]' (FD) to 'renderer/p1_box_color_reg[10]'
INFO: [Synth 8-3886] merging instance 'renderer/p1_title_color_reg[11]' (FD) to 'renderer/p1_title_color_reg[12]'
INFO: [Synth 8-3886] merging instance 'renderer/p1_box_color_reg[11]' (FD) to 'renderer/p1_box_color_reg[12]'
INFO: [Synth 8-3886] merging instance 'renderer/p1_title_color_reg[12]' (FD) to 'renderer/p1_title_color_reg[13]'
INFO: [Synth 8-3886] merging instance 'renderer/p1_box_color_reg[12]' (FD) to 'renderer/p1_box_color_reg[13]'
INFO: [Synth 8-3886] merging instance 'renderer/p1_title_color_reg[13]' (FD) to 'renderer/p1_title_color_reg[14]'
INFO: [Synth 8-3886] merging instance 'renderer/p1_box_color_reg[13]' (FD) to 'renderer/p1_box_color_reg[14]'
INFO: [Synth 8-3886] merging instance 'renderer/p1_title_color_reg[14]' (FD) to 'renderer/p1_title_color_reg[15]'
INFO: [Synth 8-3886] merging instance 'renderer/p1_box_color_reg[14]' (FD) to 'renderer/p1_box_color_reg[15]'
INFO: [Synth 8-3886] merging instance 'renderer/p2_fb_wr_data_reg[0]' (FDR) to 'renderer/p2_fb_wr_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'renderer/p2_fb_wr_data_reg[1]' (FDR) to 'renderer/p2_fb_wr_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'renderer/p2_fb_wr_data_reg[2]' (FDR) to 'renderer/p2_fb_wr_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'renderer/p2_fb_wr_data_reg[3]' (FDR) to 'renderer/p2_fb_wr_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'renderer/fb_wr_data_reg[0]' (FDE) to 'renderer/fb_wr_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'renderer/fb_wr_data_reg[1]' (FDE) to 'renderer/fb_wr_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'renderer/fb_wr_data_reg[2]' (FDE) to 'renderer/fb_wr_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'renderer/fb_wr_data_reg[3]' (FDE) to 'renderer/fb_wr_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'renderer/p2_fb_wr_data_reg[5]' (FDR) to 'renderer/p2_fb_wr_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'renderer/p2_fb_wr_data_reg[6]' (FDR) to 'renderer/p2_fb_wr_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'renderer/p2_fb_wr_data_reg[7]' (FDR) to 'renderer/p2_fb_wr_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'renderer/fb_wr_data_reg[5]' (FDE) to 'renderer/fb_wr_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'renderer/fb_wr_data_reg[6]' (FDE) to 'renderer/fb_wr_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'renderer/fb_wr_data_reg[7]' (FDE) to 'renderer/fb_wr_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'renderer/p2_fb_wr_data_reg[8]' (FDR) to 'renderer/p2_fb_wr_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'renderer/p2_fb_wr_data_reg[9]' (FDR) to 'renderer/p2_fb_wr_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'renderer/p2_fb_wr_data_reg[11]' (FDR) to 'renderer/p2_fb_wr_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'renderer/fb_wr_data_reg[8]' (FDE) to 'renderer/fb_wr_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'renderer/fb_wr_data_reg[9]' (FDE) to 'renderer/fb_wr_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'renderer/fb_wr_data_reg[11]' (FDE) to 'renderer/fb_wr_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'renderer/p2_fb_wr_data_reg[12]' (FDR) to 'renderer/p2_fb_wr_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'renderer/p2_fb_wr_data_reg[13]' (FDR) to 'renderer/p2_fb_wr_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'renderer/p2_fb_wr_data_reg[14]' (FDR) to 'renderer/p2_fb_wr_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'renderer/fb_wr_data_reg[12]' (FDE) to 'renderer/fb_wr_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'renderer/fb_wr_data_reg[13]' (FDE) to 'renderer/fb_wr_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'renderer/fb_wr_data_reg[14]' (FDE) to 'renderer/fb_wr_data_reg[15]'
WARNING: [Synth 8-3332] Sequential element (clk_gen/counter_1mhz_reg[6]) is unused and will be removed from module sorting_visualizer_top.
WARNING: [Synth 8-3332] Sequential element (clk_gen/counter_1mhz_reg[5]) is unused and will be removed from module sorting_visualizer_top.
WARNING: [Synth 8-3332] Sequential element (clk_gen/counter_1mhz_reg[4]) is unused and will be removed from module sorting_visualizer_top.
WARNING: [Synth 8-3332] Sequential element (clk_gen/counter_1mhz_reg[3]) is unused and will be removed from module sorting_visualizer_top.
WARNING: [Synth 8-3332] Sequential element (clk_gen/counter_1mhz_reg[2]) is unused and will be removed from module sorting_visualizer_top.
WARNING: [Synth 8-3332] Sequential element (clk_gen/counter_1mhz_reg[1]) is unused and will be removed from module sorting_visualizer_top.
WARNING: [Synth 8-3332] Sequential element (clk_gen/counter_1mhz_reg[0]) is unused and will be removed from module sorting_visualizer_top.
WARNING: [Synth 8-3332] Sequential element (clk_gen/ce_1mhz_reg) is unused and will be removed from module sorting_visualizer_top.
WARNING: [Synth 8-3332] Sequential element (clk_gen/counter_30hz_reg[21]) is unused and will be removed from module sorting_visualizer_top.
WARNING: [Synth 8-3332] Sequential element (clk_gen/counter_30hz_reg[20]) is unused and will be removed from module sorting_visualizer_top.
WARNING: [Synth 8-3332] Sequential element (clk_gen/counter_30hz_reg[19]) is unused and will be removed from module sorting_visualizer_top.
WARNING: [Synth 8-3332] Sequential element (clk_gen/counter_30hz_reg[18]) is unused and will be removed from module sorting_visualizer_top.
WARNING: [Synth 8-3332] Sequential element (clk_gen/counter_30hz_reg[17]) is unused and will be removed from module sorting_visualizer_top.
WARNING: [Synth 8-3332] Sequential element (clk_gen/counter_30hz_reg[16]) is unused and will be removed from module sorting_visualizer_top.
WARNING: [Synth 8-3332] Sequential element (clk_gen/counter_30hz_reg[15]) is unused and will be removed from module sorting_visualizer_top.
WARNING: [Synth 8-3332] Sequential element (clk_gen/counter_30hz_reg[14]) is unused and will be removed from module sorting_visualizer_top.
WARNING: [Synth 8-3332] Sequential element (clk_gen/counter_30hz_reg[13]) is unused and will be removed from module sorting_visualizer_top.
WARNING: [Synth 8-3332] Sequential element (clk_gen/counter_30hz_reg[12]) is unused and will be removed from module sorting_visualizer_top.
WARNING: [Synth 8-3332] Sequential element (clk_gen/counter_30hz_reg[11]) is unused and will be removed from module sorting_visualizer_top.
WARNING: [Synth 8-3332] Sequential element (clk_gen/counter_30hz_reg[10]) is unused and will be removed from module sorting_visualizer_top.
WARNING: [Synth 8-3332] Sequential element (clk_gen/counter_30hz_reg[9]) is unused and will be removed from module sorting_visualizer_top.
WARNING: [Synth 8-3332] Sequential element (clk_gen/counter_30hz_reg[8]) is unused and will be removed from module sorting_visualizer_top.
WARNING: [Synth 8-3332] Sequential element (clk_gen/counter_30hz_reg[7]) is unused and will be removed from module sorting_visualizer_top.
WARNING: [Synth 8-3332] Sequential element (clk_gen/counter_30hz_reg[6]) is unused and will be removed from module sorting_visualizer_top.
WARNING: [Synth 8-3332] Sequential element (clk_gen/counter_30hz_reg[5]) is unused and will be removed from module sorting_visualizer_top.
WARNING: [Synth 8-3332] Sequential element (clk_gen/counter_30hz_reg[4]) is unused and will be removed from module sorting_visualizer_top.
WARNING: [Synth 8-3332] Sequential element (clk_gen/counter_30hz_reg[3]) is unused and will be removed from module sorting_visualizer_top.
WARNING: [Synth 8-3332] Sequential element (clk_gen/counter_30hz_reg[2]) is unused and will be removed from module sorting_visualizer_top.
WARNING: [Synth 8-3332] Sequential element (clk_gen/counter_30hz_reg[1]) is unused and will be removed from module sorting_visualizer_top.
WARNING: [Synth 8-3332] Sequential element (clk_gen/counter_30hz_reg[0]) is unused and will be removed from module sorting_visualizer_top.
WARNING: [Synth 8-3332] Sequential element (clk_gen/ce_30hz_reg) is unused and will be removed from module sorting_visualizer_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 819.727 ; gain = 562.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------+-------------------+---------------+----------------+
|Module Name   | RTL Object        | Depth x Width | Implemented As | 
+--------------+-------------------+---------------+----------------+
|Oled_Renderer | char_code_4x6_reg | 32x7          | LUT            | 
|Oled_Renderer | char_code_4x6_reg | 32x7          | LUT            | 
|Oled_Renderer | char_code_4x6_reg | 32x7          | LUT            | 
|Oled_Renderer | char_code_4x6_reg | 32x7          | LUT            | 
|Oled_Renderer | char_code_4x6_reg | 32x7          | LUT            | 
|Oled_Renderer | char_code_4x6_reg | 32x7          | LUT            | 
+--------------+-------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+--------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Frame_Buffer: | buffer_memory_reg | 8 K x 16(READ_FIRST)   | W |   | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+--------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_526/frame_buffer/buffer_memory_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_526/frame_buffer/buffer_memory_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_526/frame_buffer/buffer_memory_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_526/frame_buffer/buffer_memory_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 819.727 ; gain = 562.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 967.824 ; gain = 710.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Frame_Buffer: | buffer_memory_reg | 8 K x 16(READ_FIRST)   | W |   | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+--------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance frame_buffer/buffer_memory_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance frame_buffer/buffer_memory_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance frame_buffer/buffer_memory_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance frame_buffer/buffer_memory_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 997.270 ; gain = 740.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 997.270 ; gain = 740.172
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 997.270 ; gain = 740.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 997.270 ; gain = 740.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 997.270 ; gain = 740.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 997.270 ; gain = 740.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 997.270 ; gain = 740.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |  1376|
|3     |LUT1     |   226|
|4     |LUT2     |  1832|
|5     |LUT3     |  1692|
|6     |LUT4     |  1071|
|7     |LUT5     |  1400|
|8     |LUT6     |  2747|
|9     |MUXF7    |   223|
|10    |MUXF8    |    36|
|11    |RAMB36E1 |     4|
|12    |FDRE     |  1989|
|13    |FDRE_1   |    31|
|14    |FDSE     |    40|
|15    |FDSE_1   |     1|
|16    |IBUF     |     8|
|17    |OBUF     |    22|
|18    |OBUFT    |    14|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------+----------------------+------+
|      |Instance               |Module                |Cells |
+------+-----------------------+----------------------+------+
|1     |top                    |                      | 12714|
|2     |  clk_div              |clock_divider         |    52|
|3     |  clk_gen              |Clock_Generator       |    68|
|4     |  debounce_C           |Button_Debouncer      |    75|
|5     |  debounce_D           |Button_Debouncer_0    |    75|
|6     |  debounce_L           |Button_Debouncer_1    |    76|
|7     |  debounce_R           |Button_Debouncer_2    |    76|
|8     |  debounce_U           |Button_Debouncer_3    |    73|
|9     |  frame_buffer         |Frame_Buffer          |     4|
|10    |  main_fsm             |Main_FSM              |    40|
|11    |  oled_display         |Oled_Display          |   336|
|12    |  renderer             |Oled_Renderer         |  8370|
|13    |  seg_clk_div          |clock_divider_4       |    51|
|14    |  sort_engine          |Sort_Engine           |  2061|
|15    |  tut_engine           |Tutorial_Input_Engine |    53|
|16    |  tutorial_sort_engine |Tutorial_Sort_Engine  |   257|
+------+-----------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 997.270 ; gain = 740.172
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 51 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:00:58 . Memory (MB): peak = 997.270 ; gain = 408.590
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 997.270 ; gain = 740.172
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1679 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  FDRE_1 => FDRE (inverted pins: C): 31 instances
  FDSE_1 => FDSE (inverted pins: C): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
241 Infos, 82 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 997.270 ; gain = 753.207
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/rajan/OneDrive/Desktop/Y2S1/Insertion_Sort_FP/Insertion_Sort_FP.runs/synth_1/sorting_visualizer_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sorting_visualizer_top_utilization_synth.rpt -pb sorting_visualizer_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 997.270 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 22:11:27 2025...
