<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <link rel="stylesheet" type="text/css" href="style.css" />
  </head>
  <body lang="en">
    <section id="main">
      <header id="title">
        <h1>Yuyang Yan</h1>
        <span class="subtitle">Senior at Fudan University</span>
      </header>

      <section class="main-block concise">
        <h2>
          <i class="fa fa-graduation-cap"></i> Education
        </h2>
        <section class="blocks">
          <div class="date">
            <span>2018</span><span>Now</span>
          </div>
          <div class="decorator">
          </div>
          <div class="details">
            <header>
              <h3>B.E. in Microelectronic Science and Engineering</h3>
              <span class="place">Fudan University</span>
              <span class="location">Shanghai, China</span>
            </header>
            <div>GPA:3.54/4.0 <br> Planned graduation in Jun.2022</div>
          </div>
        </section>
      </section>

      <section class="main-block">
        <h2>
          <i class="fa fa-folder-open"></i> Selected Projects
        </h2>

        <section class="blocks">
          <div class="date">
            <span>2021 </span>
          </div>
          <div class="decorator">
          </div>
          <div class="details">
            <header>
              <h3>The Realization of Automatic Analog Integrated Circuit Placement and Routing on Cadence Virtuoso</h3>
              <span class="place">Advisor: Professor <b>Fan Yang</b> , Fudan University</span>
              <span class="location">Shanghai, China</span>
            </header>
            <div>
              <ul>
                <li>Completed the layout algorithm with hierarchical binary tree structure and fast simulated annealing algorithm</li>
                <li>Packaged the C++ code into a Python library through pybind11 to combine the placement part into main python workflow</li>
                <li>Applied the program on a typical low noise amplifier(LNA) to generate placement and routing on Cadence Virtuoso</li>
                <li>Co-authored thesis "Layout-aware Analog Circuit Synthesis via
                  Multi-fidelity Bayesian Optimization" submitted to 2022 Design Automation Conference(DAC) (Under Review)</li>
              </ul>
            </div>
          </div>
        </section>

        <section class="blocks">
          <div class="date">
            <span>2020</span><span>2021</span>
          </div>
          <div class="decorator">
          </div>
          <div class="details">
            <header>
              <h3>Research on Improvement of Gate Characteristics of Medium and High Voltage NMOSFET Based on 28nm High-K Process</h3>
              <span class="place">Advisor: Professor <b>Yulong Jiang</b>, Fudan University</span>
              <span class="location">Shanghai, China</span>
            </header>
            <div>
              <ul>
                <li>Realized a simple application that could measure the interface-state density corresponding to a set of given data using MATLAB</li>
                <li>Measured the high and low frequency C-V curve of 28nm high-k NMOSFET through school-enterprise cooperation</li>
                <li>Converted the MATLAB program into an online tool website with HTML and JavaScript and deployed it on Github</li>
                <li>Co-authored thesis “Improvement of Gate Characteristics of 
                  Medium and High Voltage NMOSFET Based on 28nm High-K Process” submitted to IEEE Electronic Device Letter(EDL) (Under Review)</li>
              </ul>
            </div>
          </div>
        </section>
        <section class="blocks">
          <div class="date">
            <span>2020</span>
          </div>
          <div class="decorator">
          </div>
          <div class="details">
            <header>
              <h3>The Realization of A Modified Noise-Tolerant Canny Edge Detector Based on DCT</h3>
              <span class="place">Advisor: Research Associate <b>Munib Wober</b>, Harvard University</span>
              <span class="location">(remote)</span>
            </header>
            <div>
              <ul>
                <li>Attended the online program working on spatial image enhancement techniques and segmentation of images using mainly MATLAB</li>
                <li>Improved a canny edge detector for better tolerence of noise with DCT pretreatment</li>
                <li>Wrote an abstract about the process which got accepted by International Conference on Precise 
                  Instruments, Machinery Manufacturing and Computer Technology (PIMMCT 2021), Dalian</li>
              </ul>
            </div>
          </div>
        </section>
      </section>

      <section class="main-block">
        <h2>
          <i class="fa fa-suitcase"></i> Internship Experiences
        </h2>

        <section class="blocks">
          <div class="date">
            <span>2021</span>
          </div>
          <div class="decorator">
          </div>
          <div class="details">
            <header>
              <h3>Packaging Design Engineer Intern at R&D Department</h3>
              <span class="place">UNIMOS (Shanghai) Co. Ltd.</span>
              <span class="location">Shanghai, China</span>
            </header>
            <div>
              <ul>
                <li>Participated in research on new packaging methods</li>
                <li>Assisted the advisor to complete the drawing of the package outline with AutoCAD and Cadence APD</li>
                <li>Co-authored two patents in China: <br>
                  (1) Stack Packaging and Manufacturing Method 2021109262955 2021/8/13 <br>
                  (2) A New Packaging Structure and Manufacturing Method of Integrated Circuits 20210918343.6 2021/8/12
                  </li>
              </ul>
            </div>
          </div>
        </section>

        <section class="blocks">
          <div class="date">
            <span>2020</span>
          </div>
          <div class="decorator">
          </div>
          <div class="details">
            <header>
              <h3>Process Engineer Intern at Operation Department</h3>
              <span class="place">Dosilicon Co. Ltd. </span>
              <span class="location">Shanghai, China</span>
            </header>
            <div>
              <ul>
                <li>Participated in the week meetings with foundry companies such as SMIC, and prepared materials</li>
                <li>Provided the presentation on NAND products during the Munich Shanghai Electronics Show at the National Convention and Exhibition Center</li>
                <li>Assisted in the revision of staff training materials, being responsible for the scanning electron microscope, and conducted trial lectures</li>
              </ul>
              </div>
          </div>
        </section>
      </section>
      
    </section>
    <aside id="sidebar">
      <div class="side-block" id="contact">
        <h1>
          Contact Info
        </h1>
        <ul>
          <li><i class="fa fa-envelope"></i> 18300750020@fudan.edu.cn</li>
          <li><i class="fa fa-phone"></i> +86 19946233932<br>/+86 17317684177</li>
        </ul>
      </div>
      <div class="side-block" id="skills">
        <h1>
          Skills
        </h1>
        <ul>
          <li>C, C++, Python, MATLAB, Verilog, HTML, JavaScript</li>
        </ul>
        <ul>
          <li>Git, Proteus,<br>
            Cadence Virtuoso,<br>
            Synopsys VCS,<br>
            Synopsys Design Compiler,<br>
            Synopsys IC Compiler</li>
        </ul>
      </div>

    </aside>
  </body>
</html>
