Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.48 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.50 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\admin\Documents\Laboratory\Xilinxs\PR2_Leha\counter10k.v" into library work
Parsing module <counter10k>.
Analyzing Verilog file "C:\Users\admin\Documents\Laboratory\Xilinxs\PR2_Leha\reg_16x4.v" into library work
Parsing module <reg_16x4>.
Analyzing Verilog file "C:\Users\admin\Documents\Laboratory\Xilinxs\PR2_Leha\multiplexer4.v" into library work
Parsing module <multiplexer4>.
Analyzing Verilog file "C:\Users\admin\Documents\Laboratory\Xilinxs\PR2_Leha\MS3.v" into library work
Parsing module <MS3>.
Analyzing Verilog file "C:\Users\admin\Documents\Laboratory\Xilinxs\PR2_Leha\HexToSeg.v" into library work
Parsing module <HexToSeg>.
Analyzing Verilog file "C:\Users\admin\Documents\Laboratory\Xilinxs\PR2_Leha\DC3.v" into library work
Parsing module <DC3>.
Analyzing Verilog file "C:\Users\admin\Documents\Laboratory\Xilinxs\PR2_Leha\ctr64.v" into library work
Parsing module <ctr64>.
Analyzing Verilog file "C:\Users\admin\Documents\Laboratory\Xilinxs\PR2_Leha\ctr4.v" into library work
Parsing module <ctr4>.
Analyzing Verilog file "C:\Users\admin\Documents\Laboratory\Xilinxs\PR2_Leha\LED_driver.v" into library work
Parsing module <LED_driver>.
Analyzing Verilog file "C:\Users\admin\Documents\Laboratory\Xilinxs\PR2_Leha\core.v" into library work
Parsing module <core>.
Analyzing Verilog file "C:\Users\admin\Documents\Laboratory\Xilinxs\PR2_Leha\BTN_FILTER.v" into library work
Parsing module <BTN_FILTER>.
Analyzing Verilog file "C:\Users\admin\Documents\Laboratory\Xilinxs\PR2_Leha\TOP.v" into library work
Parsing module <TOP>.
Parsing module <clkDivider>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <TOP>.

Elaborating module <clkDivider>.

Elaborating module <BTN_FILTER>.

Elaborating module <counter10k>.

Elaborating module <core>.

Elaborating module <ctr64>.

Elaborating module <reg_16x4>.

Elaborating module <multiplexer4>.

Elaborating module <LED_driver>.

Elaborating module <MS3>.

Elaborating module <ctr4>.

Elaborating module <HexToSeg>.

Elaborating module <DC3>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TOP>.
    Related source file is "C:\Users\admin\Documents\Laboratory\Xilinxs\PR2_Leha\TOP.v".
    Summary:
	no macro.
Unit <TOP> synthesized.

Synthesizing Unit <clkDivider>.
    Related source file is "C:\Users\admin\Documents\Laboratory\Xilinxs\PR2_Leha\TOP.v".
    Found 1-bit register for signal <clk_reg>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clkDivider> synthesized.

Synthesizing Unit <BTN_FILTER>.
    Related source file is "C:\Users\admin\Documents\Laboratory\Xilinxs\PR2_Leha\BTN_FILTER.v".
    Found 1-bit register for signal <currentState>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <BTN_FILTER> synthesized.

Synthesizing Unit <counter10k>.
    Related source file is "C:\Users\admin\Documents\Laboratory\Xilinxs\PR2_Leha\counter10k.v".
    Found 1-bit register for signal <internalCounter<15>>.
    Found 1-bit register for signal <internalCounter<14>>.
    Found 1-bit register for signal <internalCounter<13>>.
    Found 1-bit register for signal <internalCounter<12>>.
    Found 1-bit register for signal <internalCounter<11>>.
    Found 1-bit register for signal <internalCounter<10>>.
    Found 1-bit register for signal <internalCounter<9>>.
    Found 1-bit register for signal <internalCounter<8>>.
    Found 1-bit register for signal <internalCounter<7>>.
    Found 1-bit register for signal <internalCounter<6>>.
    Found 1-bit register for signal <internalCounter<5>>.
    Found 1-bit register for signal <internalCounter<4>>.
    Found 1-bit register for signal <internalCounter<3>>.
    Found 1-bit register for signal <internalCounter<2>>.
    Found 1-bit register for signal <internalCounter<1>>.
    Found 1-bit register for signal <internalCounter<0>>.
    Found 16-bit subtractor for signal <internalCounter[15]_GND_4_o_sub_3_OUT> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <counter10k> synthesized.

Synthesizing Unit <core>.
    Related source file is "C:\Users\admin\Documents\Laboratory\Xilinxs\PR2_Leha\core.v".
    Summary:
	no macro.
Unit <core> synthesized.

Synthesizing Unit <ctr64>.
    Related source file is "C:\Users\admin\Documents\Laboratory\Xilinxs\PR2_Leha\ctr64.v".
    Found 6-bit register for signal <internalCounter>.
    Found 6-bit adder for signal <internalCounter[5]_GND_6_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
Unit <ctr64> synthesized.

Synthesizing Unit <reg_16x4>.
    Related source file is "C:\Users\admin\Documents\Laboratory\Xilinxs\PR2_Leha\reg_16x4.v".
    Found 16x4-bit Read Only RAM for signal <Y>
    Summary:
	inferred   1 RAM(s).
Unit <reg_16x4> synthesized.

Synthesizing Unit <multiplexer4>.
    Related source file is "C:\Users\admin\Documents\Laboratory\Xilinxs\PR2_Leha\multiplexer4.v".
    Found 1-bit 4-to-1 multiplexer for signal <Y> created at line 32.
    Summary:
	inferred   1 Multiplexer(s).
Unit <multiplexer4> synthesized.

Synthesizing Unit <LED_driver>.
    Related source file is "C:\Users\admin\Documents\Laboratory\Xilinxs\PR2_Leha\LED_driver.v".
    Summary:
	no macro.
Unit <LED_driver> synthesized.

Synthesizing Unit <MS3>.
    Related source file is "C:\Users\admin\Documents\Laboratory\Xilinxs\PR2_Leha\MS3.v".
    Summary:
	no macro.
Unit <MS3> synthesized.

Synthesizing Unit <ctr4>.
    Related source file is "C:\Users\admin\Documents\Laboratory\Xilinxs\PR2_Leha\ctr4.v".
    Found 2-bit register for signal <counter>.
    Found 2-bit adder for signal <counter[1]_GND_11_o_add_1_OUT> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <ctr4> synthesized.

Synthesizing Unit <HexToSeg>.
    Related source file is "C:\Users\admin\Documents\Laboratory\Xilinxs\PR2_Leha\HexToSeg.v".
    Found 16x7-bit Read Only RAM for signal <y>
    Summary:
	inferred   1 RAM(s).
Unit <HexToSeg> synthesized.

Synthesizing Unit <DC3>.
    Related source file is "C:\Users\admin\Documents\Laboratory\Xilinxs\PR2_Leha\DC3.v".
    Found 4x3-bit Read Only RAM for signal <y>
    Summary:
	inferred   1 RAM(s).
Unit <DC3> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x4-bit single-port Read Only RAM                    : 1
 16x7-bit single-port Read Only RAM                    : 1
 4x3-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 5
 16-bit subtractor                                     : 3
 2-bit adder                                           : 1
 6-bit adder                                           : 1
# Registers                                            : 53
 1-bit register                                        : 51
 2-bit register                                        : 1
 6-bit register                                        : 1
# Multiplexers                                         : 1
 1-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DC3>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_y> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <x>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <y>             |          |
    -----------------------------------------------------------------------
Unit <DC3> synthesized (advanced).

Synthesizing (advanced) Unit <HexToSeg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_y> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <x>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <y>             |          |
    -----------------------------------------------------------------------
Unit <HexToSeg> synthesized (advanced).

Synthesizing (advanced) Unit <ctr4>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <ctr4> synthesized (advanced).

Synthesizing (advanced) Unit <ctr64>.
The following registers are absorbed into counter <internalCounter>: 1 register on signal <internalCounter>.
Unit <ctr64> synthesized (advanced).

Synthesizing (advanced) Unit <reg_16x4>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Y> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Address>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Y>             |          |
    -----------------------------------------------------------------------
Unit <reg_16x4> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x4-bit single-port distributed Read Only RAM        : 1
 16x7-bit single-port distributed Read Only RAM        : 1
 4x3-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 3
 16-bit subtractor                                     : 3
# Counters                                             : 2
 2-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 51
 Flip-Flops                                            : 51
# Multiplexers                                         : 1
 1-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TOP> ...

Optimizing unit <counter10k> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 59
 Flip-Flops                                            : 59

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TOP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 188
#      GND                         : 1
#      INV                         : 50
#      LUT1                        : 3
#      LUT2                        : 9
#      LUT3                        : 4
#      LUT4                        : 9
#      LUT5                        : 2
#      LUT6                        : 16
#      MUXCY                       : 45
#      VCC                         : 1
#      XORCY                       : 48
# FlipFlops/Latches                : 59
#      FD                          : 3
#      FDC                         : 36
#      FDP                         : 18
#      FDR                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 2
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              59  out of  126800     0%  
 Number of Slice LUTs:                   93  out of  63400     0%  
    Number used as Logic:                93  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    106
   Number with an unused Flip Flop:      47  out of    106    44%  
   Number with an unused LUT:            13  out of    106    12%  
   Number of fully used LUT-FF pairs:    46  out of    106    43%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    210     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------+
Clock Signal                                                                               | Clock buffer(FF name)                                     | Load  |
-------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------+
clk                                                                                        | BUFGP                                                     | 1     |
CLICKfilter/sigChanged(CLICKfilter/filterDelay/countedNeededValue<15>3:O)                  | NONE(*)(CLICKfilter/currentState)                         | 1     |
RSTfilter/sigChanged(RSTfilter/filterDelay/countedNeededValue<15>3:O)                      | NONE(*)(RSTfilter/currentState)                           | 1     |
CLICKfilter/currentState                                                                   | NONE(core/counter/internalCounter_0)                      | 6     |
LED/currentNumber/clk(LED/currentNumber/clockDivider/countedNeededValue<15>3:O)            | NONE(*)(LED/currentNumber/counter_0)                      | 2     |
LED/currentNumber/clockDivider/filteredTick(LED/currentNumber/clockDivider/filteredTick1:O)| NONE(*)(LED/currentNumber/clockDivider/internalCounter_15)| 16    |
RSTfilter/filterDelay/filteredTick(RSTfilter/filterDelay/filteredTick1:O)                  | NONE(*)(RSTfilter/filterDelay/internalCounter_15)         | 16    |
CLICKfilter/filterDelay/filteredTick(CLICKfilter/filterDelay/filteredTick1:O)              | NONE(*)(CLICKfilter/filterDelay/internalCounter_15)       | 16    |
-------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.343ns (Maximum Frequency: 426.730MHz)
   Minimum input arrival time before clock: 1.478ns
   Maximum output required time after clock: 2.566ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.055ns (frequency: 948.227MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.055ns (Levels of Logic = 1)
  Source:            divideClock/clk_reg (FF)
  Destination:       divideClock/clk_reg (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: divideClock/clk_reg to divideClock/clk_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.361   0.293  divideClock/clk_reg (divideClock/clk_reg)
     INV:I->O              1   0.113   0.279  divideClock/clk_reg_INV_1_o1_INV_0 (divideClock/clk_reg_INV_1_o)
     FD:D                      0.008          divideClock/clk_reg
    ----------------------------------------
    Total                      1.055ns (0.482ns logic, 0.573ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLICKfilter/sigChanged'
  Clock period: 1.073ns (frequency: 932.140MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.073ns (Levels of Logic = 1)
  Source:            CLICKfilter/currentState (FF)
  Destination:       CLICKfilter/currentState (FF)
  Source Clock:      CLICKfilter/sigChanged rising
  Destination Clock: CLICKfilter/sigChanged rising

  Data Path: CLICKfilter/currentState to CLICKfilter/currentState
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.361   0.312  CLICKfilter/currentState (CLICKfilter/currentState)
     INV:I->O              1   0.113   0.279  CLICKfilter/currentState_INV_37_o1_INV_0 (CLICKfilter/currentState_INV_37_o)
     FD:D                      0.008          CLICKfilter/currentState
    ----------------------------------------
    Total                      1.073ns (0.482ns logic, 0.591ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RSTfilter/sigChanged'
  Clock period: 1.073ns (frequency: 932.140MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.073ns (Levels of Logic = 1)
  Source:            RSTfilter/currentState (FF)
  Destination:       RSTfilter/currentState (FF)
  Source Clock:      RSTfilter/sigChanged rising
  Destination Clock: RSTfilter/sigChanged rising

  Data Path: RSTfilter/currentState to RSTfilter/currentState
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.361   0.312  RSTfilter/currentState (RSTfilter/currentState)
     INV:I->O              1   0.113   0.279  RSTfilter/currentState_INV_37_o1_INV_0 (RSTfilter/currentState_INV_37_o)
     FD:D                      0.008          RSTfilter/currentState
    ----------------------------------------
    Total                      1.073ns (0.482ns logic, 0.591ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLICKfilter/currentState'
  Clock period: 1.182ns (frequency: 845.737MHz)
  Total number of paths / destination ports: 21 / 6
-------------------------------------------------------------------------
Delay:               1.182ns (Levels of Logic = 1)
  Source:            core/counter/internalCounter_5 (FF)
  Destination:       core/counter/internalCounter_5 (FF)
  Source Clock:      CLICKfilter/currentState rising
  Destination Clock: CLICKfilter/currentState rising

  Data Path: core/counter/internalCounter_5 to core/counter/internalCounter_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.361   0.716  core/counter/internalCounter_5 (core/counter/internalCounter_5)
     LUT6:I0->O            1   0.097   0.000  core/counter/Mcount_internalCounter_xor<5>11 (Result<5>)
     FDC:D                     0.008          core/counter/internalCounter_5
    ----------------------------------------
    Total                      1.182ns (0.466ns logic, 0.716ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LED/currentNumber/clk'
  Clock period: 1.511ns (frequency: 661.770MHz)
  Total number of paths / destination ports: 7 / 4
-------------------------------------------------------------------------
Delay:               1.511ns (Levels of Logic = 1)
  Source:            LED/currentNumber/counter_1 (FF)
  Destination:       LED/currentNumber/counter_0 (FF)
  Source Clock:      LED/currentNumber/clk rising
  Destination Clock: LED/currentNumber/clk rising

  Data Path: LED/currentNumber/counter_1 to LED/currentNumber/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.361   0.421  LED/currentNumber/counter_1 (LED/currentNumber/counter_1)
     LUT2:I0->O            2   0.097   0.283  LED/currentNumber/clr1 (LED/currentNumber/clr)
     FDR:R                     0.349          LED/currentNumber/counter_0
    ----------------------------------------
    Total                      1.511ns (0.807ns logic, 0.704ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LED/currentNumber/clockDivider/filteredTick'
  Clock period: 2.343ns (frequency: 426.730MHz)
  Total number of paths / destination ports: 392 / 32
-------------------------------------------------------------------------
Delay:               2.343ns (Levels of Logic = 2)
  Source:            LED/currentNumber/clockDivider/internalCounter_1 (FF)
  Destination:       LED/currentNumber/clockDivider/internalCounter_15 (FF)
  Source Clock:      LED/currentNumber/clockDivider/filteredTick rising
  Destination Clock: LED/currentNumber/clockDivider/filteredTick rising

  Data Path: LED/currentNumber/clockDivider/internalCounter_1 to LED/currentNumber/clockDivider/internalCounter_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.697  LED/currentNumber/clockDivider/internalCounter_1 (LED/currentNumber/clockDivider/internalCounter_1)
     LUT6:I0->O            1   0.097   0.379  LED/currentNumber/clockDivider/countedNeededValue<15>1 (LED/currentNumber/clockDivider/countedNeededValue<15>)
     LUT6:I4->O           19   0.097   0.363  LED/currentNumber/clockDivider/countedNeededValue<15>3 (LED/currentNumber/clk)
     FDC:CLR                   0.349          LED/currentNumber/clockDivider/internalCounter_13
    ----------------------------------------
    Total                      2.343ns (0.904ns logic, 1.439ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RSTfilter/filterDelay/filteredTick'
  Clock period: 2.333ns (frequency: 428.651MHz)
  Total number of paths / destination ports: 392 / 32
-------------------------------------------------------------------------
Delay:               2.333ns (Levels of Logic = 2)
  Source:            RSTfilter/filterDelay/internalCounter_1 (FF)
  Destination:       RSTfilter/filterDelay/internalCounter_15 (FF)
  Source Clock:      RSTfilter/filterDelay/filteredTick rising
  Destination Clock: RSTfilter/filterDelay/filteredTick rising

  Data Path: RSTfilter/filterDelay/internalCounter_1 to RSTfilter/filterDelay/internalCounter_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.697  RSTfilter/filterDelay/internalCounter_1 (RSTfilter/filterDelay/internalCounter_1)
     LUT6:I0->O            2   0.097   0.383  RSTfilter/filterDelay/countedNeededValue<15>1 (RSTfilter/filterDelay/countedNeededValue<15>)
     LUT6:I4->O           16   0.097   0.348  RSTfilter/filterDelay/clear1 (RSTfilter/filterDelay/clear)
     FDC:CLR                   0.349          RSTfilter/filterDelay/internalCounter_13
    ----------------------------------------
    Total                      2.333ns (0.904ns logic, 1.429ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLICKfilter/filterDelay/filteredTick'
  Clock period: 2.333ns (frequency: 428.651MHz)
  Total number of paths / destination ports: 392 / 32
-------------------------------------------------------------------------
Delay:               2.333ns (Levels of Logic = 2)
  Source:            CLICKfilter/filterDelay/internalCounter_1 (FF)
  Destination:       CLICKfilter/filterDelay/internalCounter_15 (FF)
  Source Clock:      CLICKfilter/filterDelay/filteredTick rising
  Destination Clock: CLICKfilter/filterDelay/filteredTick rising

  Data Path: CLICKfilter/filterDelay/internalCounter_1 to CLICKfilter/filterDelay/internalCounter_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.697  CLICKfilter/filterDelay/internalCounter_1 (CLICKfilter/filterDelay/internalCounter_1)
     LUT6:I0->O            2   0.097   0.383  CLICKfilter/filterDelay/countedNeededValue<15>1 (CLICKfilter/filterDelay/countedNeededValue<15>)
     LUT6:I4->O           16   0.097   0.348  CLICKfilter/filterDelay/clear1 (CLICKfilter/filterDelay/clear)
     FDC:CLR                   0.349          CLICKfilter/filterDelay/internalCounter_13
    ----------------------------------------
    Total                      2.333ns (0.904ns logic, 1.429ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RSTfilter/filterDelay/filteredTick'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.478ns (Levels of Logic = 2)
  Source:            btnC (PAD)
  Destination:       RSTfilter/filterDelay/internalCounter_15 (FF)
  Destination Clock: RSTfilter/filterDelay/filteredTick rising

  Data Path: btnC to RSTfilter/filterDelay/internalCounter_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.683  btnC_IBUF (btnC_IBUF)
     LUT6:I1->O           16   0.097   0.348  RSTfilter/filterDelay/clear1 (RSTfilter/filterDelay/clear)
     FDC:CLR                   0.349          RSTfilter/filterDelay/internalCounter_13
    ----------------------------------------
    Total                      1.478ns (0.447ns logic, 1.031ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLICKfilter/filterDelay/filteredTick'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.478ns (Levels of Logic = 2)
  Source:            btnU (PAD)
  Destination:       CLICKfilter/filterDelay/internalCounter_15 (FF)
  Destination Clock: CLICKfilter/filterDelay/filteredTick rising

  Data Path: btnU to CLICKfilter/filterDelay/internalCounter_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.683  btnU_IBUF (btnU_IBUF)
     LUT6:I1->O           16   0.097   0.348  CLICKfilter/filterDelay/clear1 (CLICKfilter/filterDelay/clear)
     FDC:CLR                   0.349          CLICKfilter/filterDelay/internalCounter_13
    ----------------------------------------
    Total                      1.478ns (0.447ns logic, 1.031ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LED/currentNumber/clk'
  Total number of paths / destination ports: 69 / 10
-------------------------------------------------------------------------
Offset:              2.536ns (Levels of Logic = 4)
  Source:            LED/currentNumber/counter_1 (FF)
  Destination:       seg<4> (PAD)
  Source Clock:      LED/currentNumber/clk rising

  Data Path: LED/currentNumber/counter_1 to seg<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.361   0.725  LED/currentNumber/counter_1 (LED/currentNumber/counter_1)
     LUT5:I0->O            1   0.097   0.295  LED/selectInput/y<0>1 (LED/selectInput/y<0>)
     LUT4:I3->O            7   0.097   0.584  LED/selectInput/y<0>2 (LED/selectedDigit<0>)
     LUT4:I0->O            1   0.097   0.279  LED/DC7/Mram_y21 (seg_4_OBUF)
     OBUF:I->O                 0.000          seg_4_OBUF (seg<4>)
    ----------------------------------------
    Total                      2.536ns (0.652ns logic, 1.883ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLICKfilter/currentState'
  Total number of paths / destination ports: 139 / 8
-------------------------------------------------------------------------
Offset:              2.566ns (Levels of Logic = 4)
  Source:            core/counter/internalCounter_4 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      CLICKfilter/currentState rising

  Data Path: core/counter/internalCounter_4 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.361   0.539  core/counter/internalCounter_4 (core/counter/internalCounter_4)
     LUT3:I0->O            1   0.097   0.511  LED/selectInput/y<1>_SW0 (N4)
     LUT6:I3->O            7   0.097   0.584  LED/selectInput/y<1> (LED/selectedDigit<1>)
     LUT4:I0->O            1   0.097   0.279  LED/DC7/Mram_y31 (seg_6_OBUF)
     OBUF:I->O                 0.000          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                      2.566ns (0.652ns logic, 1.914ns route)
                                       (25.4% logic, 74.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLICKfilter/currentState
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
CLICKfilter/currentState|    1.182|         |         |         |
RSTfilter/sigChanged    |    1.021|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLICKfilter/filterDelay/filteredTick
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLICKfilter/filterDelay/filteredTick|    2.333|         |         |         |
CLICKfilter/sigChanged              |    1.880|         |         |         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLICKfilter/sigChanged
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
CLICKfilter/sigChanged|    1.073|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock LED/currentNumber/clk
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
LED/currentNumber/clk|    1.511|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock LED/currentNumber/clockDivider/filteredTick
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
LED/currentNumber/clockDivider/filteredTick|    2.343|         |         |         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RSTfilter/filterDelay/filteredTick
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
RSTfilter/filterDelay/filteredTick|    2.333|         |         |         |
RSTfilter/sigChanged              |    1.880|         |         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RSTfilter/sigChanged
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
RSTfilter/sigChanged|    1.073|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.055|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 15.01 secs
 
--> 

Total memory usage is 413848 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    4 (   0 filtered)

