library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;


entity ROM1 is
    Port (  we : in std_logic;
            address : in STD_LOGIC_vector(1 downto 0);
           data_in : in STD_LOGIC_vector(3 downto 0 );
           data_out : out std_logic_vector(3 downto 0);
           clk : in std_logic);
end ROM1;

architecture Behavioral of ROM1 is
type memory is array ( 0 to 3) of std_logic_vector(3 downto 0);
signal rom : memory ;

begin
process(clk) 
begin 
if rising_edge(clk) then 
    if we = '1' then 
        rom(to_integer(unsigned(address))) <= data_in;
    else 
        data_out <= rom(to_integer(unsigned(address)));
    end if;
end if;
end process;

end Behavioral;
