
---------- Begin Simulation Statistics ----------
final_tick                               179804045500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 361176                       # Simulator instruction rate (inst/s)
host_mem_usage                                 824996                       # Number of bytes of host memory used
host_op_rate                                   688185                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   276.87                       # Real time elapsed on the host
host_tick_rate                              649409257                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     190540041                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.179804                       # Number of seconds simulated
sim_ticks                                179804045500                       # Number of ticks simulated
system.cpu.Branches                          24000881                       # Number of branches fetched
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     190540041                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                    21050178                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         23040                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    13829383                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          2550                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   137064821                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            47                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        359608091                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  359608091                       # Number of busy cycles
system.cpu.num_cc_register_reads            122908846                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            61435560                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     19459907                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                1569268                       # Number of float alu accesses
system.cpu.num_fp_insts                       1569268                       # number of float instructions
system.cpu.num_fp_register_reads              2390880                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             1344572                       # number of times the floating registers were written
system.cpu.num_func_calls                     1953960                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             188723558                       # Number of integer alu accesses
system.cpu.num_int_insts                    188723558                       # number of integer instructions
system.cpu.num_int_register_reads           361783354                       # number of times the integer registers were read
system.cpu.num_int_register_writes          151141398                       # number of times the integer registers were written
system.cpu.num_load_insts                    21042632                       # Number of load instructions
system.cpu.num_mem_refs                      34872014                       # number of memory refs
system.cpu.num_store_insts                   13829382                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                510687      0.27%      0.27% # Class of executed instruction
system.cpu.op_class::IntAlu                 153440968     80.53%     80.80% # Class of executed instruction
system.cpu.op_class::IntMult                   472547      0.25%     81.04% # Class of executed instruction
system.cpu.op_class::IntDiv                        28      0.00%     81.05% # Class of executed instruction
system.cpu.op_class::FloatAdd                   99508      0.05%     81.10% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdAlu                       98      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdCvt                   224452      0.12%     81.22% # Class of executed instruction
system.cpu.op_class::SimdMisc                  921012      0.48%     81.70% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::MemRead                 20818188     10.93%     92.62% # Class of executed instruction
system.cpu.op_class::MemWrite                13829142      7.26%     99.88% # Class of executed instruction
system.cpu.op_class::FloatMemRead              224444      0.12%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                240      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  190541314                       # Class of executed instruction
system.cpu.workload.numSyscalls                    98                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75545                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        167977                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       103152                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4087                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       207786                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4087                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              15658                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        74497                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1048                       # Transaction distribution
system.membus.trans_dist::ReadExReq             76774                       # Transaction distribution
system.membus.trans_dist::ReadExResp            76774                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15658                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       260409                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       260409                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 260409                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10683456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     10683456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10683456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             92432                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   92432    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               92432                       # Request fanout histogram
system.membus.reqLayer2.occupancy           469738500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          495832500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 179804045500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             27648                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       170833                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           28                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11225                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            76986                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           76986                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           486                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        27162                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1000                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       311420                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                312420                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     12830976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               12863872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           78934                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4767808                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           183568                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.022270                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.147560                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 179480     97.77%     97.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4088      2.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             183568                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          200257000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         156222000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            729000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 179804045500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                12201                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12202                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::.cpu.data               12201                       # number of overall hits
system.l2.overall_hits::total                   12202                       # number of overall hits
system.l2.demand_misses::.cpu.inst                485                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              91947                       # number of demand (read+write) misses
system.l2.demand_misses::total                  92432                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               485                       # number of overall misses
system.l2.overall_misses::.cpu.data             91947                       # number of overall misses
system.l2.overall_misses::total                 92432                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36314000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   7543325000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7579639000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36314000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   7543325000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7579639000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              486                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           104148                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               104634                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             486                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          104148                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              104634                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.997942                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.882849                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.883384                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.997942                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.882849                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.883384                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74874.226804                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82039.925174                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82002.326034                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74874.226804                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82039.925174                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82002.326034                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               74497                       # number of writebacks
system.l2.writebacks::total                     74497                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         91947                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             92432                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        91947                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            92432                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31464000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6623855000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6655319000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31464000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6623855000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6655319000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.997942                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.882849                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.883384                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.997942                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.882849                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.883384                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64874.226804                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72039.925174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72002.326034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64874.226804                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72039.925174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72002.326034                       # average overall mshr miss latency
system.l2.replacements                          78934                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        96336                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            96336                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        96336                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        96336                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           28                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               28                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           28                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           28                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          698                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           698                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               212                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   212                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           76774                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               76774                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6178998000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6178998000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         76986                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             76986                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.997246                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997246                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80482.949957                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80482.949957                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        76774                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          76774                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   5411258000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5411258000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.997246                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997246                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70482.949957                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70482.949957                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          485                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              485                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36314000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36314000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.997942                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997942                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74874.226804                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74874.226804                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          485                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          485                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31464000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31464000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.997942                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997942                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64874.226804                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64874.226804                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         11989                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11989                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        15173                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           15173                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1364327000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1364327000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        27162                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         27162                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.558611                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.558611                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89918.078165                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89918.078165                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        15173                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        15173                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1212597000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1212597000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.558611                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.558611                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79918.078165                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79918.078165                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 179804045500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15983.715799                       # Cycle average of tags in use
system.l2.tags.total_refs                      207087                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     95318                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.172591                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     281.537522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         9.577710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15692.600566                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.017184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.957800                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975569                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          368                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3091                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        12894                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    303103                       # Number of tag accesses
system.l2.tags.data_accesses                   303103                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 179804045500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          31040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        5884608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5915648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        31040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         31040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4767808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4767808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           91947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               92432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        74497                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              74497                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            172632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          32727895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              32900528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       172632                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           172632                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       26516689                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             26516689                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       26516689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           172632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         32727895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             59417217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     74497.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       485.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     91937.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009835654500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4271                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4271                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              304056                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              70342                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       92432                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      74497                       # Number of write requests accepted
system.mem_ctrls.readBursts                     92432                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    74497                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4717                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1141461000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  462110000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2874373500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12350.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31100.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    51860                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   57509                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 56.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 92432                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                74497                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        57530                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    185.668973                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.311788                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   220.199913                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        24866     43.22%     43.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        22546     39.19%     82.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2167      3.77%     86.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2634      4.58%     90.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1430      2.49%     93.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          818      1.42%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          713      1.24%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          771      1.34%     97.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1585      2.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        57530                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4271                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.638492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.648232                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    244.527243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          4270     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15872-16383            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4271                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.438071                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.412676                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.926499                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1234     28.89%     28.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.12%     29.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2959     69.28%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               73      1.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4271                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5915008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4766592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5915648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4767808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        32.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        26.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     32.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     26.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  179800866500                       # Total gap between requests
system.mem_ctrls.avgGap                    1077109.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        31040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      5883968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4766592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 172632.378285392915                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 32724336.004998285323                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 26509926.329772152007                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          485                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        91947                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        74497                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     11661250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2862712250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4064421612000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24043.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31134.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  54558191.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            210851340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            112070145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           333980640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          194768640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     14193266880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      40823752260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      34666857120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        90535547025                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        503.523415                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  89729341000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6003920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  84070784500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            199920000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            106256205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           325912440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          194006520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     14193266880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      40259178090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      35142288000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        90420828135                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        502.885393                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  90970503500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6003920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  82829622000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 179804045500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    137064335                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        137064335                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    137064335                       # number of overall hits
system.cpu.icache.overall_hits::total       137064335                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          486                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            486                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          486                       # number of overall misses
system.cpu.icache.overall_misses::total           486                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     37540500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37540500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     37540500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37540500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    137064821                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    137064821                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    137064821                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    137064821                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77243.827160                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77243.827160                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77243.827160                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77243.827160                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           28                       # number of writebacks
system.cpu.icache.writebacks::total                28                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          486                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          486                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          486                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          486                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37054500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37054500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37054500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37054500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76243.827160                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76243.827160                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76243.827160                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76243.827160                       # average overall mshr miss latency
system.cpu.icache.replacements                     28                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    137064335                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       137064335                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          486                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           486                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     37540500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37540500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    137064821                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    137064821                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77243.827160                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77243.827160                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          486                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          486                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37054500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37054500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76243.827160                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76243.827160                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 179804045500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           456.074529                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           137064821                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               486                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          282026.380658                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   456.074529                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.445385                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.445385                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          458                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.447266                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         274130128                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        274130128                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 179804045500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 179804045500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 179804045500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 179804045500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 179804045500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 179804045500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 179804045500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34774140                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34774140                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34774140                       # number of overall hits
system.cpu.dcache.overall_hits::total        34774140                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       104148                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         104148                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       104148                       # number of overall misses
system.cpu.dcache.overall_misses::total        104148                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7931806000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7931806000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7931806000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7931806000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34878288                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34878288                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34878288                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34878288                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002986                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002986                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002986                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002986                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76158.985290                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76158.985290                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76158.985290                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76158.985290                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        96336                       # number of writebacks
system.cpu.dcache.writebacks::total             96336                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data       104148                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       104148                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       104148                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       104148                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7827658000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7827658000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7827658000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7827658000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002986                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002986                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002986                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002986                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75158.985290                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75158.985290                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75158.985290                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75158.985290                       # average overall mshr miss latency
system.cpu.dcache.replacements                 103124                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21023015                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21023015                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        27162                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         27162                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1558116500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1558116500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21050177                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21050177                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001290                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001290                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57363.835505                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57363.835505                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        27162                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        27162                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1530954500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1530954500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001290                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001290                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 56363.835505                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56363.835505                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13751125                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13751125                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        76986                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        76986                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6373689500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6373689500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13828111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13828111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005567                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005567                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82790.241083                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82790.241083                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        76986                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        76986                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6296703500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6296703500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005567                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005567                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81790.241083                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81790.241083                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 179804045500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.409596                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34878288                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            104148                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            334.891577                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            175500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.409596                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998447                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998447                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          396                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          554                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69860724                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69860724                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 179804045500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 179804045500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
