static inline void zynq_fpga_write(struct zynq_fpga_priv *priv, u32 offset,\r\nu32 val)\r\n{\r\nwritel(val, priv->io_base + offset);\r\n}\r\nstatic inline u32 zynq_fpga_read(const struct zynq_fpga_priv *priv,\r\nu32 offset)\r\n{\r\nreturn readl(priv->io_base + offset);\r\n}\r\nstatic void zynq_fpga_mask_irqs(struct zynq_fpga_priv *priv)\r\n{\r\nu32 intr_mask;\r\nintr_mask = zynq_fpga_read(priv, INT_MASK_OFFSET);\r\nzynq_fpga_write(priv, INT_MASK_OFFSET,\r\nintr_mask | IXR_DMA_DONE_MASK | IXR_ERROR_FLAGS_MASK);\r\n}\r\nstatic void zynq_fpga_unmask_irqs(struct zynq_fpga_priv *priv)\r\n{\r\nu32 intr_mask;\r\nintr_mask = zynq_fpga_read(priv, INT_MASK_OFFSET);\r\nzynq_fpga_write(priv, INT_MASK_OFFSET,\r\nintr_mask\r\n& ~(IXR_D_P_DONE_MASK | IXR_ERROR_FLAGS_MASK));\r\n}\r\nstatic irqreturn_t zynq_fpga_isr(int irq, void *data)\r\n{\r\nstruct zynq_fpga_priv *priv = data;\r\nzynq_fpga_mask_irqs(priv);\r\ncomplete(&priv->dma_done);\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic int zynq_fpga_ops_write_init(struct fpga_manager *mgr, u32 flags,\r\nconst char *buf, size_t count)\r\n{\r\nstruct zynq_fpga_priv *priv;\r\nu32 ctrl, status;\r\nint err;\r\npriv = mgr->priv;\r\nerr = clk_enable(priv->clk);\r\nif (err)\r\nreturn err;\r\nif (!(flags & FPGA_MGR_PARTIAL_RECONFIG)) {\r\nregmap_write(priv->slcr, SLCR_FPGA_RST_CTRL_OFFSET,\r\nFPGA_RST_ALL_MASK);\r\nregmap_write(priv->slcr, SLCR_LVL_SHFTR_EN_OFFSET,\r\nLVL_SHFTR_DISABLE_ALL_MASK);\r\nregmap_write(priv->slcr, SLCR_LVL_SHFTR_EN_OFFSET,\r\nLVL_SHFTR_ENABLE_PS_TO_PL);\r\nctrl = zynq_fpga_read(priv, CTRL_OFFSET);\r\nctrl |= CTRL_PCFG_PROG_B_MASK;\r\nzynq_fpga_write(priv, CTRL_OFFSET, ctrl);\r\nerr = zynq_fpga_poll_timeout(priv, STATUS_OFFSET, status,\r\nstatus & STATUS_PCFG_INIT_MASK,\r\nINIT_POLL_DELAY,\r\nINIT_POLL_TIMEOUT);\r\nif (err) {\r\ndev_err(priv->dev, "Timeout waiting for PCFG_INIT");\r\ngoto out_err;\r\n}\r\nctrl = zynq_fpga_read(priv, CTRL_OFFSET);\r\nctrl &= ~CTRL_PCFG_PROG_B_MASK;\r\nzynq_fpga_write(priv, CTRL_OFFSET, ctrl);\r\nerr = zynq_fpga_poll_timeout(priv, STATUS_OFFSET, status,\r\n!(status & STATUS_PCFG_INIT_MASK),\r\nINIT_POLL_DELAY,\r\nINIT_POLL_TIMEOUT);\r\nif (err) {\r\ndev_err(priv->dev, "Timeout waiting for !PCFG_INIT");\r\ngoto out_err;\r\n}\r\nctrl = zynq_fpga_read(priv, CTRL_OFFSET);\r\nctrl |= CTRL_PCFG_PROG_B_MASK;\r\nzynq_fpga_write(priv, CTRL_OFFSET, ctrl);\r\nerr = zynq_fpga_poll_timeout(priv, STATUS_OFFSET, status,\r\nstatus & STATUS_PCFG_INIT_MASK,\r\nINIT_POLL_DELAY,\r\nINIT_POLL_TIMEOUT);\r\nif (err) {\r\ndev_err(priv->dev, "Timeout waiting for PCFG_INIT");\r\ngoto out_err;\r\n}\r\n}\r\nctrl = zynq_fpga_read(priv, CTRL_OFFSET);\r\nzynq_fpga_write(priv, CTRL_OFFSET,\r\n(CTRL_PCAP_PR_MASK | CTRL_PCAP_MODE_MASK | ctrl));\r\nstatus = zynq_fpga_read(priv, STATUS_OFFSET);\r\nif (status & STATUS_DMA_Q_F) {\r\ndev_err(priv->dev, "DMA command queue full");\r\nerr = -EBUSY;\r\ngoto out_err;\r\n}\r\nctrl = zynq_fpga_read(priv, MCTRL_OFFSET);\r\nzynq_fpga_write(priv, MCTRL_OFFSET, (~MCTRL_PCAP_LPBK_MASK & ctrl));\r\nclk_disable(priv->clk);\r\nreturn 0;\r\nout_err:\r\nclk_disable(priv->clk);\r\nreturn err;\r\n}\r\nstatic int zynq_fpga_ops_write(struct fpga_manager *mgr,\r\nconst char *buf, size_t count)\r\n{\r\nstruct zynq_fpga_priv *priv;\r\nint err;\r\nchar *kbuf;\r\nsize_t in_count;\r\ndma_addr_t dma_addr;\r\nu32 transfer_length;\r\nu32 intr_status;\r\nin_count = count;\r\npriv = mgr->priv;\r\nkbuf = dma_alloc_coherent(priv->dev, count, &dma_addr, GFP_KERNEL);\r\nif (!kbuf)\r\nreturn -ENOMEM;\r\nmemcpy(kbuf, buf, count);\r\nerr = clk_enable(priv->clk);\r\nif (err)\r\ngoto out_free;\r\nzynq_fpga_write(priv, INT_STS_OFFSET, IXR_ALL_MASK);\r\nreinit_completion(&priv->dma_done);\r\nzynq_fpga_unmask_irqs(priv);\r\nzynq_fpga_write(priv, DMA_SRC_ADDR_OFFSET, (u32)(dma_addr) + 1);\r\nzynq_fpga_write(priv, DMA_DST_ADDR_OFFSET, (u32)DMA_INVALID_ADDRESS);\r\ntransfer_length = (count + 3) / 4;\r\nzynq_fpga_write(priv, DMA_SRC_LEN_OFFSET, transfer_length);\r\nzynq_fpga_write(priv, DMA_DEST_LEN_OFFSET, 0);\r\nwait_for_completion(&priv->dma_done);\r\nintr_status = zynq_fpga_read(priv, INT_STS_OFFSET);\r\nzynq_fpga_write(priv, INT_STS_OFFSET, intr_status);\r\nif (!((intr_status & IXR_D_P_DONE_MASK) == IXR_D_P_DONE_MASK)) {\r\ndev_err(priv->dev, "Error configuring FPGA");\r\nerr = -EFAULT;\r\n}\r\nclk_disable(priv->clk);\r\nout_free:\r\ndma_free_coherent(priv->dev, in_count, kbuf, dma_addr);\r\nreturn err;\r\n}\r\nstatic int zynq_fpga_ops_write_complete(struct fpga_manager *mgr, u32 flags)\r\n{\r\nstruct zynq_fpga_priv *priv = mgr->priv;\r\nint err;\r\nu32 intr_status;\r\nerr = clk_enable(priv->clk);\r\nif (err)\r\nreturn err;\r\nerr = zynq_fpga_poll_timeout(priv, INT_STS_OFFSET, intr_status,\r\nintr_status & IXR_PCFG_DONE_MASK,\r\nINIT_POLL_DELAY,\r\nINIT_POLL_TIMEOUT);\r\nclk_disable(priv->clk);\r\nif (err)\r\nreturn err;\r\nif (!(flags & FPGA_MGR_PARTIAL_RECONFIG)) {\r\nregmap_write(priv->slcr, SLCR_LVL_SHFTR_EN_OFFSET,\r\nLVL_SHFTR_ENABLE_PL_TO_PS);\r\nregmap_write(priv->slcr, SLCR_FPGA_RST_CTRL_OFFSET,\r\nFPGA_RST_NONE_MASK);\r\n}\r\nreturn 0;\r\n}\r\nstatic enum fpga_mgr_states zynq_fpga_ops_state(struct fpga_manager *mgr)\r\n{\r\nint err;\r\nu32 intr_status;\r\nstruct zynq_fpga_priv *priv;\r\npriv = mgr->priv;\r\nerr = clk_enable(priv->clk);\r\nif (err)\r\nreturn FPGA_MGR_STATE_UNKNOWN;\r\nintr_status = zynq_fpga_read(priv, INT_STS_OFFSET);\r\nclk_disable(priv->clk);\r\nif (intr_status & IXR_PCFG_DONE_MASK)\r\nreturn FPGA_MGR_STATE_OPERATING;\r\nreturn FPGA_MGR_STATE_UNKNOWN;\r\n}\r\nstatic int zynq_fpga_probe(struct platform_device *pdev)\r\n{\r\nstruct device *dev = &pdev->dev;\r\nstruct zynq_fpga_priv *priv;\r\nstruct resource *res;\r\nint err;\r\npriv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL);\r\nif (!priv)\r\nreturn -ENOMEM;\r\npriv->dev = dev;\r\nres = platform_get_resource(pdev, IORESOURCE_MEM, 0);\r\npriv->io_base = devm_ioremap_resource(dev, res);\r\nif (IS_ERR(priv->io_base))\r\nreturn PTR_ERR(priv->io_base);\r\npriv->slcr = syscon_regmap_lookup_by_phandle(dev->of_node,\r\n"syscon");\r\nif (IS_ERR(priv->slcr)) {\r\ndev_err(dev, "unable to get zynq-slcr regmap");\r\nreturn PTR_ERR(priv->slcr);\r\n}\r\ninit_completion(&priv->dma_done);\r\npriv->irq = platform_get_irq(pdev, 0);\r\nif (priv->irq < 0) {\r\ndev_err(dev, "No IRQ available");\r\nreturn priv->irq;\r\n}\r\nerr = devm_request_irq(dev, priv->irq, zynq_fpga_isr, 0,\r\ndev_name(dev), priv);\r\nif (err) {\r\ndev_err(dev, "unable to request IRQ");\r\nreturn err;\r\n}\r\npriv->clk = devm_clk_get(dev, "ref_clk");\r\nif (IS_ERR(priv->clk)) {\r\ndev_err(dev, "input clock not found");\r\nreturn PTR_ERR(priv->clk);\r\n}\r\nerr = clk_prepare_enable(priv->clk);\r\nif (err) {\r\ndev_err(dev, "unable to enable clock");\r\nreturn err;\r\n}\r\nzynq_fpga_write(priv, UNLOCK_OFFSET, UNLOCK_MASK);\r\nclk_disable(priv->clk);\r\nerr = fpga_mgr_register(dev, "Xilinx Zynq FPGA Manager",\r\n&zynq_fpga_ops, priv);\r\nif (err) {\r\ndev_err(dev, "unable to register FPGA manager");\r\nclk_unprepare(priv->clk);\r\nreturn err;\r\n}\r\nreturn 0;\r\n}\r\nstatic int zynq_fpga_remove(struct platform_device *pdev)\r\n{\r\nstruct zynq_fpga_priv *priv;\r\nstruct fpga_manager *mgr;\r\nmgr = platform_get_drvdata(pdev);\r\npriv = mgr->priv;\r\nfpga_mgr_unregister(&pdev->dev);\r\nclk_unprepare(priv->clk);\r\nreturn 0;\r\n}
