<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='139' type='static const llvm::TargetRegisterClass * llvm::SIRegisterInfo::getSGPRClassForBitWidth(unsigned int BitWidth)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='764' u='c' c='_ZN12_GLOBAL__N_118AMDGPUDAGToDAGISel6SelectEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11248' u='c' c='_ZNK4llvm16SITargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1792' ll='1816' type='static const llvm::TargetRegisterClass * llvm::SIRegisterInfo::getSGPRClassForBitWidth(unsigned int BitWidth)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1926' u='c' c='_ZNK4llvm14SIRegisterInfo22getEquivalentSGPRClassEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1942' u='c' c='_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2127' u='c' c='_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE'/>
