<?xml version="1.0"?>
<block>
  <name>RFNoC: Packet Resizer</name>
  <key>uhd_rfnoc_streamer_packet_resizer</key>
  <import>import ettus</import>
  <make>ettus.rfnoc_generic(
    self.device3,
    uhd.stream_args( \# TX Stream Args
        cpu_format="fc32", \# TODO: This must be made an option
        otw_format="sc16",
        args="",
    ),
    uhd.stream_args( \# RX Stream Args
        cpu_format="fc32", \# TODO: This must be made an option
        otw_format="sc16",
        args="",
    ),
    "PacketResizer", $block_index, $device_index,
)</make>

  <param>
    <name>Packet Size</name>
    <key>pkt_size</key>
    <value>4096</value>
    <type>int</type>
  </param>

  <param>
    <name>Packet Resizer Select</name>
    <key>block_index</key>
    <value>-1</value>
    <type>int</type>
    <hide>#if int($block_index()) &lt; 0 then 'part' else 'none'#</hide>
    <tab>RFNoC Config</tab>
  </param>
  <param>
    <name>Device Select</name>
    <key>device_index</key>
    <value>-1</value>
    <type>int</type>
    <hide>#if int($device_index()) &lt; 0 then 'part' else 'none'#</hide>
    <tab>RFNoC Config</tab>
  </param>

  <param>
    <name>FPGA Module Name</name>
    <key>fpga_module_name</key>
    <value>noc_block_packet_resizer</value>
    <type>string</type>
    <hide>all</hide>
    <tab>RFNoC Config</tab>
  </param>

  <param>
    <name>Force Vector Length</name>
    <key>grvlen</key>
    <value>1</value>
    <type>int</type>
  </param>

  <sink>
    <name>in</name>
    <type>complex</type>
    <vlen>$grvlen</vlen>
    <domain>rfnoc</domain>
  </sink>

  <source>
    <name>out</name>
    <type>complex</type>
    <vlen>$grvlen</vlen>
    <domain>rfnoc</domain>
  </source>
</block>
