verilog work "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/shift_13.v"
verilog work "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/cmp_11.v"
verilog work "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/boole_12.v"
verilog work "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/adder_10.v"
verilog work "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/pipeline_14.v"
verilog work "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/digit_lut_17.v"
verilog work "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/decoder_18.v"
verilog work "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/counter_16.v"
verilog work "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/alu_1.v"
verilog work "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/testcase_8.v"
verilog work "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/reset_conditioner_2.v"
verilog work "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/multi_seven_seg_7.v"
verilog work "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/edge_detector_5.v"
verilog work "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/button_conditioner_3.v"
verilog work "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/bin_to_dec_9.v"
verilog work "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/mojo_top_0.v"
