Analysis & Synthesis report for FPGA_NFC
Sat Jun 08 17:06:36 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|status
 11. State Machine - |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobits:u_nfca_rx_tobits|status
 12. State Machine - |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|uart_rx_parser:u_uart_rx_parser|fsm
 13. State Machine - |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|altsyncram:buffer_rtl_0|altsyncram_i6h1:auto_generated
 21. Source assignments for uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|altsyncram:buffer_rtl_0|altsyncram_46h1:auto_generated
 22. Source assignments for uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated
 23. Parameter Settings for User Entity Instance: PLL:PLL_inst|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx
 25. Parameter Settings for User Entity Instance: uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync
 26. Parameter Settings for User Entity Instance: uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx
 27. Parameter Settings for Inferred Entity Instance: uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|altsyncram:buffer_rtl_0
 28. Parameter Settings for Inferred Entity Instance: uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|altsyncram:buffer_rtl_0
 29. Parameter Settings for Inferred Entity Instance: uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0
 30. altpll Parameter Settings by Entity Instance
 31. altsyncram Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx"
 33. Port Connectivity Checks: "uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync"
 34. Port Connectivity Checks: "uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx"
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages
 38. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jun 08 17:06:36 2024           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; FPGA_NFC                                        ;
; Top-level Entity Name              ; fpga_top                                        ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 2,049                                           ;
;     Total combinational functions  ; 1,710                                           ;
;     Dedicated logic registers      ; 1,139                                           ;
; Total registers                    ; 1139                                            ;
; Total pins                         ; 11                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 204,800                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; fpga_top           ; FPGA_NFC           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+-------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                             ; Library ;
+-------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+
; ../RTL/nfca_controller/nfca_tx_modulate.v ; yes             ; User Verilog HDL File        ; C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/nfca_controller/nfca_tx_modulate.v ;         ;
; ../RTL/nfca_controller/nfca_tx_frame.v    ; yes             ; User Verilog HDL File        ; C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/nfca_controller/nfca_tx_frame.v    ;         ;
; ../RTL/nfca_controller/nfca_rx_tobytes.v  ; yes             ; User Verilog HDL File        ; C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/nfca_controller/nfca_rx_tobytes.v  ;         ;
; ../RTL/nfca_controller/nfca_rx_tobits.v   ; yes             ; User Verilog HDL File        ; C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/nfca_controller/nfca_rx_tobits.v   ;         ;
; ../RTL/nfca_controller/nfca_rx_dsp_bak.v  ; yes             ; User Verilog HDL File        ; C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/nfca_controller/nfca_rx_dsp_bak.v  ;         ;
; ../RTL/nfca_controller/nfca_controller.v  ; yes             ; User Verilog HDL File        ; C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/nfca_controller/nfca_controller.v  ;         ;
; ../RTL/uart2nfca_system_top.v             ; yes             ; User Verilog HDL File        ; C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/uart2nfca_system_top.v             ;         ;
; ../RTL/uart_tx.v                          ; yes             ; User Verilog HDL File        ; C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/uart_tx.v                          ;         ;
; ../RTL/uart_rx_parser.v                   ; yes             ; User Verilog HDL File        ; C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/uart_rx_parser.v                   ;         ;
; ../RTL/uart_rx.v                          ; yes             ; User Verilog HDL File        ; C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/uart_rx.v                          ;         ;
; ../RTL/fpga_top.v                         ; yes             ; User Verilog HDL File        ; C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/fpga_top.v                         ;         ;
; ../RTL/fifo_sync.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/fifo_sync.v                        ;         ;
; ../RTL/ad7276_read_bak.v                  ; yes             ; User Verilog HDL File        ; C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/ad7276_read_bak.v                  ;         ;
; ip/PLL.v                                  ; yes             ; User Wizard-Generated File   ; C:/Users/Dell/Desktop/FPGA_NFC_HR/PRJ/ip/PLL.v                           ;         ;
; altpll.tdf                                ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf             ;         ;
; aglobal181.inc                            ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc         ;         ;
; stratix_pll.inc                           ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_pll.inc        ;         ;
; stratixii_pll.inc                         ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_pll.inc      ;         ;
; cycloneii_pll.inc                         ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc      ;         ;
; db/pll_altpll.v                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Dell/Desktop/FPGA_NFC_HR/PRJ/db/pll_altpll.v                    ;         ;
; altsyncram.tdf                            ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf         ;         ;
; stratix_ram_block.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc  ;         ;
; lpm_mux.inc                               ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc            ;         ;
; lpm_decode.inc                            ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc         ;         ;
; a_rdenreg.inc                             ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc          ;         ;
; altrom.inc                                ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc             ;         ;
; altram.inc                                ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc             ;         ;
; altdpram.inc                              ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc           ;         ;
; db/altsyncram_i6h1.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Dell/Desktop/FPGA_NFC_HR/PRJ/db/altsyncram_i6h1.tdf             ;         ;
; db/altsyncram_46h1.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Dell/Desktop/FPGA_NFC_HR/PRJ/db/altsyncram_46h1.tdf             ;         ;
; db/altsyncram_c3h1.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Dell/Desktop/FPGA_NFC_HR/PRJ/db/altsyncram_c3h1.tdf             ;         ;
+-------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,049                                                                           ;
;                                             ;                                                                                 ;
; Total combinational functions               ; 1710                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                 ;
;     -- 4 input functions                    ; 474                                                                             ;
;     -- 3 input functions                    ; 743                                                                             ;
;     -- <=2 input functions                  ; 493                                                                             ;
;                                             ;                                                                                 ;
; Logic elements by mode                      ;                                                                                 ;
;     -- normal mode                          ; 1125                                                                            ;
;     -- arithmetic mode                      ; 585                                                                             ;
;                                             ;                                                                                 ;
; Total registers                             ; 1139                                                                            ;
;     -- Dedicated logic registers            ; 1139                                                                            ;
;     -- I/O registers                        ; 0                                                                               ;
;                                             ;                                                                                 ;
; I/O pins                                    ; 11                                                                              ;
; Total memory bits                           ; 204800                                                                          ;
;                                             ;                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                                                               ;
;                                             ;                                                                                 ;
; Total PLLs                                  ; 1                                                                               ;
;     -- PLLs                                 ; 1                                                                               ;
;                                             ;                                                                                 ;
; Maximum fan-out node                        ; PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1191                                                                            ;
; Total fan-out                               ; 11401                                                                           ;
; Average fan-out                             ; 3.90                                                                            ;
+---------------------------------------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                          ; Entity Name          ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |fpga_top                                        ; 1710 (1)            ; 1139 (0)                  ; 204800      ; 0            ; 0       ; 0         ; 11   ; 0            ; |fpga_top                                                                                                                                                                    ; fpga_top             ; work         ;
;    |PLL:PLL_inst|                                ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|PLL:PLL_inst                                                                                                                                                       ; PLL                  ; work         ;
;       |altpll:altpll_component|                  ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|PLL:PLL_inst|altpll:altpll_component                                                                                                                               ; altpll               ; work         ;
;          |PLL_altpll:auto_generated|             ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated                                                                                                     ; PLL_altpll           ; work         ;
;    |uart2nfca_system_top:u_uart2nfca_system_top| ; 1708 (24)           ; 1138 (0)                  ; 204800      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top                                                                                                                        ; uart2nfca_system_top ; work         ;
;       |ad7276_read:u_ad7276_read|                ; 11 (11)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|ad7276_read:u_ad7276_read                                                                                              ; ad7276_read          ; work         ;
;       |fifo_sync:u_fifo_sync|                    ; 44 (44)             ; 53 (53)                   ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync                                                                                                  ; fifo_sync            ; work         ;
;          |altsyncram:buffer_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|altsyncram:buffer_rtl_0                                                                          ; altsyncram           ; work         ;
;             |altsyncram_46h1:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|altsyncram:buffer_rtl_0|altsyncram_46h1:auto_generated                                           ; altsyncram_46h1      ; work         ;
;       |nfca_controller:u_nfca_controller|        ; 1160 (0)            ; 742 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller                                                                                      ; nfca_controller      ; work         ;
;          |nfca_rx_dsp:u_nfca_rx_dsp|             ; 593 (593)           ; 518 (518)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp                                                            ; nfca_rx_dsp          ; work         ;
;          |nfca_rx_tobits:u_nfca_rx_tobits|       ; 183 (183)           ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobits:u_nfca_rx_tobits                                                      ; nfca_rx_tobits       ; work         ;
;          |nfca_rx_tobytes:u_nfca_rx_tobytes|     ; 76 (76)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes                                                    ; nfca_rx_tobytes      ; work         ;
;          |nfca_tx_frame:u_nfca_tx_frame|         ; 183 (183)           ; 76 (76)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame                                                        ; nfca_tx_frame        ; work         ;
;             |altsyncram:buffer_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_c3h1:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated ; altsyncram_c3h1      ; work         ;
;          |nfca_tx_modulate:u_nfca_tx_modulate|   ; 125 (125)           ; 47 (47)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate                                                  ; nfca_tx_modulate     ; work         ;
;       |uart_rx:u_uart_rx|                        ; 234 (234)           ; 122 (122)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx                                                                                                      ; uart_rx              ; work         ;
;       |uart_rx_parser:u_uart_rx_parser|          ; 53 (53)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|uart_rx_parser:u_uart_rx_parser                                                                                        ; uart_rx_parser       ; work         ;
;       |uart_tx:u_uart_tx|                        ; 182 (182)           ; 162 (162)                 ; 118784      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx                                                                                                      ; uart_tx              ; work         ;
;          |altsyncram:buffer_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 118784      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|altsyncram:buffer_rtl_0                                                                              ; altsyncram           ; work         ;
;             |altsyncram_i6h1:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 118784      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|altsyncram:buffer_rtl_0|altsyncram_i6h1:auto_generated                                               ; altsyncram_i6h1      ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|altsyncram:buffer_rtl_0|altsyncram_46h1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 4096         ; 13           ; 4096         ; 13           ; 53248  ; None ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None ;
; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|altsyncram:buffer_rtl_0|altsyncram_i6h1:auto_generated|ALTSYNCRAM                                               ; AUTO ; Simple Dual Port ; 4096         ; 29           ; 4096         ; 29           ; 118784 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |fpga_top|PLL:PLL_inst ; ip/PLL.v        ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|status ;
+--------------+--------------+--------------+--------------+-------------+------------------------------------------------------------------------+
; Name         ; status.CSTOP ; status.PARSE ; status.START ; status.IDLE ; status.STOP                                                            ;
+--------------+--------------+--------------+--------------+-------------+------------------------------------------------------------------------+
; status.IDLE  ; 0            ; 0            ; 0            ; 0           ; 0                                                                      ;
; status.START ; 0            ; 0            ; 1            ; 1           ; 0                                                                      ;
; status.PARSE ; 0            ; 1            ; 0            ; 1           ; 0                                                                      ;
; status.CSTOP ; 1            ; 0            ; 0            ; 1           ; 0                                                                      ;
; status.STOP  ; 0            ; 0            ; 0            ; 1           ; 1                                                                      ;
+--------------+--------------+--------------+--------------+-------------+------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobits:u_nfca_rx_tobits|status ;
+--------------+-------------+-------------+-----------------------------------------------------------------------------------------------------+
; Name         ; status.IDLE ; status.STOP ; status.PARSE                                                                                        ;
+--------------+-------------+-------------+-----------------------------------------------------------------------------------------------------+
; status.IDLE  ; 0           ; 0           ; 0                                                                                                   ;
; status.PARSE ; 1           ; 0           ; 1                                                                                                   ;
; status.STOP  ; 1           ; 1           ; 0                                                                                                   ;
+--------------+-------------+-------------+-----------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|uart_rx_parser:u_uart_rx_parser|fsm ;
+-------------+-----------+----------+----------+----------+------------------------------------------------+
; Name        ; fsm.LASTB ; fsm.HEXL ; fsm.HEXH ; fsm.INIT ; fsm.INVALID                                    ;
+-------------+-----------+----------+----------+----------+------------------------------------------------+
; fsm.INIT    ; 0         ; 0        ; 0        ; 0        ; 0                                              ;
; fsm.HEXH    ; 0         ; 0        ; 1        ; 1        ; 0                                              ;
; fsm.HEXL    ; 0         ; 1        ; 0        ; 1        ; 0                                              ;
; fsm.LASTB   ; 1         ; 0        ; 0        ; 1        ; 0                                              ;
; fsm.INVALID ; 0         ; 0        ; 0        ; 1        ; 1                                              ;
+-------------+-----------+----------+----------+----------+------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|state ;
+------------------+--------------+------------------+------------------------------------------+
; Name             ; state.S_IDLE ; state.S_STOP_BIT ; state.S_RX                               ;
+------------------+--------------+------------------+------------------------------------------+
; state.S_IDLE     ; 0            ; 0                ; 0                                        ;
; state.S_RX       ; 1            ; 0                ; 1                                        ;
; state.S_STOP_BIT ; 1            ; 1                ; 0                                        ;
+------------------+--------------+------------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                            ; Reason for Removal                     ;
+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|f_tdata[7,15,16,18,22,23,31]                               ; Stuck at GND due to stuck port data_in ;
; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|data[7,15,23,31]                                           ; Stuck at GND due to stuck port data_in ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|status~7 ; Lost fanout                            ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|status~8 ; Lost fanout                            ;
; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx_parser:u_uart_rx_parser|fsm~9                                        ; Lost fanout                            ;
; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx_parser:u_uart_rx_parser|fsm~10                                       ; Lost fanout                            ;
; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx_parser:u_uart_rx_parser|fsm.INVALID                                  ; Lost fanout                            ;
; Total Number of Removed Registers = 16                                                                                   ;                                        ;
+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                    ;
+---------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------+
; Register name                                                             ; Reason for Removal        ; Registers Removed due to This Register                                 ;
+---------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------+
; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|f_tdata[7]  ; Stuck at GND              ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|data[7]  ;
;                                                                           ; due to stuck port data_in ;                                                                        ;
; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|f_tdata[15] ; Stuck at GND              ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|data[15] ;
;                                                                           ; due to stuck port data_in ;                                                                        ;
; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|f_tdata[23] ; Stuck at GND              ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|data[23] ;
;                                                                           ; due to stuck port data_in ;                                                                        ;
; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|f_tdata[31] ; Stuck at GND              ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|data[31] ;
;                                                                           ; due to stuck port data_in ;                                                                        ;
+---------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1139  ;
; Number of registers using Synchronous Clear  ; 132   ;
; Number of registers using Synchronous Load   ; 278   ;
; Number of registers using Asynchronous Clear ; 1139  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 860   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                          ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------+---------+
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[11] ; 7       ;
; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|cycle[0]                                                     ; 2       ;
; uart2nfca_system_top:u_uart2nfca_system_top|ad7276_read:u_ad7276_read|ad7276_csn                                           ; 5       ;
; uart2nfca_system_top:u_uart2nfca_system_top|ad7276_read:u_ad7276_read|ad7276_sclk                                          ; 3       ;
; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|o_uart_tx                                                    ; 1       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[17] ; 8       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[16] ; 4       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[15] ; 4       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[14] ; 4       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[13] ; 4       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[12] ; 4       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[4]  ; 5       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10] ; 4       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]  ; 4       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]  ; 4       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]  ; 4       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[6]  ; 4       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[5]  ; 4       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[3]  ; 4       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[2]  ; 4       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[1]  ; 4       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[0]  ; 4       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[30] ; 6       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[29] ; 6       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[28] ; 5       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[27] ; 6       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[26] ; 3       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[25] ; 3       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[24] ; 3       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[23] ; 3       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[18] ; 3       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[22] ; 3       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[21] ; 3       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[20] ; 3       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; 3       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[31] ; 8       ;
; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|state[0]                                                     ; 45      ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|crc[0]         ; 5       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|crc[8]         ; 3       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|crc[1]         ; 5       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|crc[5]         ; 3       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|crc[9]         ; 3       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|crc[13]        ; 3       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|crc[6]         ; 3       ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|crc[14]        ; 3       ;
; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|cycle[0]                                                     ; 2       ;
; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|countp[32]                                                   ; 4       ;
; Total number of inverted registers = 47                                                                                    ;         ;
+----------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                           ; Megafunction                                                                                                             ; Type ;
+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------+
; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|f_tdata[0..6,8..14,17,19..21,24..30]                      ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|buffer_rtl_0                                               ; RAM  ;
; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|f_tkeep[0..3]                                             ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|buffer_rtl_0                                               ; RAM  ;
; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|o_data[0..12]                                         ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|buffer_rtl_0                                           ; RAM  ;
; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rdata[0..7] ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|buffer_rtl_0 ; RAM  ;
+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 56 bits   ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobits:u_nfca_rx_tobits|shift3[7]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|uart_rx_parser:u_uart_rx_parser|savedata[2]                                      ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|cycle[4]                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|ccnt[5]              ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[0]          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[20][3]        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[0][9]         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|count1[7]                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|lastb[3]         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|uart_rx_parser:u_uart_rx_parser|savedata[4]                                      ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[12][3]        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[11][10]       ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[13][11]       ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[10][0]        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[14][8]        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[9][1]         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[15][10]       ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[8][8]         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[16][11]       ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[7][9]         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[17][11]       ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[6][11]        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[18][11]       ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[5][11]        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[19][1]        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[4][8]         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[3][0]         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[2][4]         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[1][3]         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|crc[2]           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|txcnt[27]                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|cnt[1]       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|f_tdata[3]                                                     ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|wptr[0]          ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|keep[2]                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|countp[27]                                                     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobits:u_nfca_rx_tobits|cnt[4]         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobits:u_nfca_rx_tobits|rx_end_err     ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txshift[16]      ;
; 8:1                ; 9 bits    ; 45 LEs        ; 18 LEs               ; 27 LEs                 ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txshift[1]       ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|uart_rx_parser:u_uart_rx_parser|tdatab[2]                                        ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|uart_rx_parser:u_uart_rx_parser|tdata[1]                                         ;
; 9:1                ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|rx_tdatab[0] ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|rx_tdata[7]  ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[2]       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|crc[9]           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[22]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|uart_rx_parser:u_uart_rx_parser|hexvalue[1]                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|comb                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|comb                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|comb                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|rxcnt                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|comb                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|comb                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|status       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobits:u_nfca_rx_tobits|status         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|Selector1                                                      ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |fpga_top|uart2nfca_system_top:u_uart2nfca_system_top|uart_rx_parser:u_uart_rx_parser|fsm                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|altsyncram:buffer_rtl_0|altsyncram_i6h1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|altsyncram:buffer_rtl_0|altsyncram_46h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:PLL_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1017                  ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 625                   ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx ;
+----------------+----------+--------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                           ;
+----------------+----------+--------------------------------------------------------------------------------+
; CLK_FREQ       ; 81360000 ; Signed Integer                                                                 ;
; BAUD_RATE      ; 9600     ; Signed Integer                                                                 ;
; PARITY         ; NONE     ; String                                                                         ;
; FIFO_EA        ; 0        ; Signed Integer                                                                 ;
+----------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; DW             ; 13    ; Signed Integer                                                                        ;
; EA             ; 12    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx ;
+----------------+----------+--------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                           ;
+----------------+----------+--------------------------------------------------------------------------------+
; CLK_FREQ       ; 81360000 ; Signed Integer                                                                 ;
; BAUD_RATE      ; 9600     ; Signed Integer                                                                 ;
; PARITY         ; NONE     ; String                                                                         ;
; STOP_BITS      ; 4        ; Signed Integer                                                                 ;
; BYTE_WIDTH     ; 4        ; Signed Integer                                                                 ;
; FIFO_EA        ; 12       ; Signed Integer                                                                 ;
+----------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 29                   ; Untyped                                                                    ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                    ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 29                   ; Untyped                                                                    ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                    ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_i6h1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 13                   ; Untyped                                                                        ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                        ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 13                   ; Untyped                                                                        ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                        ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_46h1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                  ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                  ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                                  ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                  ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                  ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                                                                  ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_c3h1      ; Untyped                                                                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; PLL:PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                                   ;
; Entity Instance                           ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|altsyncram:buffer_rtl_0                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                           ;
;     -- WIDTH_A                            ; 29                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                        ;
;     -- WIDTH_B                            ; 29                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                            ;
; Entity Instance                           ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|altsyncram:buffer_rtl_0                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                           ;
;     -- WIDTH_A                            ; 13                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                        ;
;     -- WIDTH_B                            ; 13                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                            ;
; Entity Instance                           ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                            ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx" ;
+-----------------+--------+----------+-----------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                             ;
+-----------------+--------+----------+-----------------------------------------------------+
; i_tready        ; Output ; Info     ; Explicitly unconnected                              ;
; i_tdata[23..22] ; Input  ; Info     ; Stuck at GND                                        ;
; i_tdata[16..15] ; Input  ; Info     ; Stuck at GND                                        ;
; i_tdata[31]     ; Input  ; Info     ; Stuck at GND                                        ;
; i_tdata[18]     ; Input  ; Info     ; Stuck at GND                                        ;
; i_tdata[7]      ; Input  ; Info     ; Stuck at GND                                        ;
; i_tkeep[1]      ; Input  ; Info     ; Stuck at VCC                                        ;
; i_tlast         ; Input  ; Info     ; Stuck at GND                                        ;
+-----------------+--------+----------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync" ;
+-------+--------+----------+-------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                           ;
+-------+--------+----------+-------------------------------------------------------------------+
; i_rdy ; Output ; Info     ; Explicitly unconnected                                            ;
+-------+--------+----------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx" ;
+------------+--------+----------+----------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                  ;
+------------+--------+----------+----------------------------------------------------------+
; o_tready   ; Input  ; Info     ; Stuck at VCC                                             ;
; o_overflow ; Output ; Info     ; Explicitly unconnected                                   ;
+------------+--------+----------+----------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 11                          ;
; cycloneiii_ff         ; 1139                        ;
;     CLR               ; 234                         ;
;     CLR SCLR          ; 6                           ;
;     CLR SCLR SLD      ; 3                           ;
;     CLR SLD           ; 36                          ;
;     ENA CLR           ; 506                         ;
;     ENA CLR SCLR      ; 115                         ;
;     ENA CLR SCLR SLD  ; 8                           ;
;     ENA CLR SLD       ; 231                         ;
; cycloneiii_lcell_comb ; 1715                        ;
;     arith             ; 585                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 271                         ;
;         3 data inputs ; 313                         ;
;     normal            ; 1130                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 36                          ;
;         2 data inputs ; 185                         ;
;         3 data inputs ; 430                         ;
;         4 data inputs ; 474                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 50                          ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 3.49                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sat Jun 08 17:06:23 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_NFC -c FPGA_NFC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/dell/desktop/fpga_nfc_hr/rtl/nfca_controller/nfca_tx_modulate.v
    Info (12023): Found entity 1: nfca_tx_modulate File: C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/nfca_controller/nfca_tx_modulate.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/dell/desktop/fpga_nfc_hr/rtl/nfca_controller/nfca_tx_frame.v
    Info (12023): Found entity 1: nfca_tx_frame File: C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/nfca_controller/nfca_tx_frame.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/dell/desktop/fpga_nfc_hr/rtl/nfca_controller/nfca_rx_tobytes.v
    Info (12023): Found entity 1: nfca_rx_tobytes File: C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/nfca_controller/nfca_rx_tobytes.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/dell/desktop/fpga_nfc_hr/rtl/nfca_controller/nfca_rx_tobits.v
    Info (12023): Found entity 1: nfca_rx_tobits File: C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/nfca_controller/nfca_rx_tobits.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/dell/desktop/fpga_nfc_hr/rtl/nfca_controller/nfca_rx_dsp_bak.v
    Info (12023): Found entity 1: nfca_rx_dsp File: C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/nfca_controller/nfca_rx_dsp_bak.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/dell/desktop/fpga_nfc_hr/rtl/nfca_controller/nfca_controller.v
    Info (12023): Found entity 1: nfca_controller File: C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/nfca_controller/nfca_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/dell/desktop/fpga_nfc_hr/rtl/uart2nfca_system_top.v
    Info (12023): Found entity 1: uart2nfca_system_top File: C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/uart2nfca_system_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/dell/desktop/fpga_nfc_hr/rtl/uart_tx.v
    Info (12023): Found entity 1: uart_tx File: C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/uart_tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/dell/desktop/fpga_nfc_hr/rtl/uart_rx_parser.v
    Info (12023): Found entity 1: uart_rx_parser File: C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/uart_rx_parser.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/dell/desktop/fpga_nfc_hr/rtl/uart_rx.v
    Info (12023): Found entity 1: uart_rx File: C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/uart_rx.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/dell/desktop/fpga_nfc_hr/rtl/fpga_top.v
    Info (12023): Found entity 1: fpga_top File: C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/fpga_top.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /users/dell/desktop/fpga_nfc_hr/rtl/fifo_sync.v
    Info (12023): Found entity 1: fifo_sync File: C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/fifo_sync.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/dell/desktop/fpga_nfc_hr/rtl/ad7276_read_bak.v
    Info (12023): Found entity 1: ad7276_read File: C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/ad7276_read_bak.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file ip/pll.v
    Info (12023): Found entity 1: PLL File: C:/Users/Dell/Desktop/FPGA_NFC_HR/PRJ/ip/PLL.v Line: 39
Info (12127): Elaborating entity "fpga_top" for the top level hierarchy
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:PLL_inst" File: C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/fpga_top.v Line: 57
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:PLL_inst|altpll:altpll_component" File: C:/Users/Dell/Desktop/FPGA_NFC_HR/PRJ/ip/PLL.v Line: 103
Info (12130): Elaborated megafunction instantiation "PLL:PLL_inst|altpll:altpll_component" File: C:/Users/Dell/Desktop/FPGA_NFC_HR/PRJ/ip/PLL.v Line: 103
Info (12133): Instantiated megafunction "PLL:PLL_inst|altpll:altpll_component" with the following parameter: File: C:/Users/Dell/Desktop/FPGA_NFC_HR/PRJ/ip/PLL.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "625"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1017"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: C:/Users/Dell/Desktop/FPGA_NFC_HR/PRJ/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "uart2nfca_system_top" for hierarchy "uart2nfca_system_top:u_uart2nfca_system_top" File: C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/fpga_top.v Line: 77
Info (12128): Elaborating entity "ad7276_read" for hierarchy "uart2nfca_system_top:u_uart2nfca_system_top|ad7276_read:u_ad7276_read" File: C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/uart2nfca_system_top.v Line: 60
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx" File: C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/uart2nfca_system_top.v Line: 78
Info (12128): Elaborating entity "uart_rx_parser" for hierarchy "uart2nfca_system_top:u_uart2nfca_system_top|uart_rx_parser:u_uart_rx_parser" File: C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/uart2nfca_system_top.v Line: 91
Info (12128): Elaborating entity "fifo_sync" for hierarchy "uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync" File: C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/uart2nfca_system_top.v Line: 107
Info (12128): Elaborating entity "nfca_controller" for hierarchy "uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller" File: C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/uart2nfca_system_top.v Line: 131
Info (12128): Elaborating entity "nfca_tx_frame" for hierarchy "uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame" File: C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/nfca_controller/nfca_controller.v Line: 65
Info (12128): Elaborating entity "nfca_tx_modulate" for hierarchy "uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate" File: C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/nfca_controller/nfca_controller.v Line: 78
Info (12128): Elaborating entity "nfca_rx_dsp" for hierarchy "uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp" File: C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/nfca_controller/nfca_controller.v Line: 89
Info (12128): Elaborating entity "nfca_rx_tobits" for hierarchy "uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobits:u_nfca_rx_tobits" File: C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/nfca_controller/nfca_controller.v Line: 106
Info (12128): Elaborating entity "nfca_rx_tobytes" for hierarchy "uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes" File: C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/nfca_controller/nfca_controller.v Line: 126
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx" File: C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/uart2nfca_system_top.v Line: 157
Warning (10036): Verilog HDL or VHDL warning at uart_tx.v(39): object "f_tlast" assigned a value but never read File: C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/uart_tx.v Line: 39
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 29
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 29
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 13
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 13
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "29"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "29"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i6h1.tdf
    Info (12023): Found entity 1: altsyncram_i6h1 File: C:/Users/Dell/Desktop/FPGA_NFC_HR/PRJ/db/altsyncram_i6h1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "13"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "13"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_46h1.tdf
    Info (12023): Found entity 1: altsyncram_46h1 File: C:/Users/Dell/Desktop/FPGA_NFC_HR/PRJ/db/altsyncram_46h1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c3h1.tdf
    Info (12023): Found entity 1: altsyncram_c3h1 File: C:/Users/Dell/Desktop/FPGA_NFC_HR/PRJ/db/altsyncram_c3h1.tdf Line: 27
Info (13000): Registers with preset signals will power-up high File: C:/Users/Dell/Desktop/FPGA_NFC_HR/RTL/ad7276_read_bak.v Line: 13
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Dell/Desktop/FPGA_NFC_HR/PRJ/output_files/FPGA_NFC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2148 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 7 output pins
    Info (21061): Implemented 2086 logic cells
    Info (21064): Implemented 50 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4854 megabytes
    Info: Processing ended: Sat Jun 08 17:06:36 2024
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Dell/Desktop/FPGA_NFC_HR/PRJ/output_files/FPGA_NFC.map.smsg.


