<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys-sv</a></h3>
<pre class="test-passed">
description: Examples of real literal constants
rc: 0 (means success: 1)
tags: 5.7.2
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-5
top_module: 
type: parsing
mode: parsing
files: <a href="../../../tests/chapter-5/5.7.2-real-constants.sv.html" target="file-frame">tests/chapter-5/5.7.2-real-constants.sv</a>
defines: 
time_elapsed: 0.011s
ram usage: 9200 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpnulnq7al/run.sh
+ cat /tmpfs/tmp/tmpnulnq7al/scr.ys
read_verilog -sv  -I /tmpfs/src/github/sv-tests/tests/chapter-5  <a href="../../../tests/chapter-5/5.7.2-real-constants.sv.html" target="file-frame">tests/chapter-5/5.7.2-real-constants.sv</a>
+ antmicro-yosys -Q -T /tmpfs/tmp/tmpnulnq7al/scr.ys

-- Executing script file `/tmpfs/tmp/tmpnulnq7al/scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../tests/chapter-5/5.7.2-real-constants.sv.html" target="file-frame">tests/chapter-5/5.7.2-real-constants.sv</a>
Parsing SystemVerilog input from `<a href="../../../tests/chapter-5/5.7.2-real-constants.sv.html" target="file-frame">tests/chapter-5/5.7.2-real-constants.sv</a>&#39; to AST representation.
Generating RTLIL representation for module `\top&#39;.
<a href="../../../tests/chapter-5/5.7.2-real-constants.sv.html#l-10" target="file-frame">tests/chapter-5/5.7.2-real-constants.sv:10</a>: Warning: converting real value 1.200000e+00 to binary 1.
<a href="../../../tests/chapter-5/5.7.2-real-constants.sv.html#l-11" target="file-frame">tests/chapter-5/5.7.2-real-constants.sv:11</a>: Warning: converting real value 1.000000e-01 to binary 0.
<a href="../../../tests/chapter-5/5.7.2-real-constants.sv.html#l-12" target="file-frame">tests/chapter-5/5.7.2-real-constants.sv:12</a>: Warning: converting real value 2.394263e+03 to binary 2394.
<a href="../../../tests/chapter-5/5.7.2-real-constants.sv.html#l-13" target="file-frame">tests/chapter-5/5.7.2-real-constants.sv:13</a>: Warning: converting real value 1.200000e+12 to binary 1704124416.
<a href="../../../tests/chapter-5/5.7.2-real-constants.sv.html#l-14" target="file-frame">tests/chapter-5/5.7.2-real-constants.sv:14</a>: Warning: converting real value 1.300000e-02 to binary 0.
<a href="../../../tests/chapter-5/5.7.2-real-constants.sv.html#l-15" target="file-frame">tests/chapter-5/5.7.2-real-constants.sv:15</a>: Warning: converting real value 1.000000e-01 to binary 0.
<a href="../../../tests/chapter-5/5.7.2-real-constants.sv.html#l-16" target="file-frame">tests/chapter-5/5.7.2-real-constants.sv:16</a>: Warning: converting real value 2.300000e+11 to binary 32&#39;10001101000100010111110000000000.
<a href="../../../tests/chapter-5/5.7.2-real-constants.sv.html#l-17" target="file-frame">tests/chapter-5/5.7.2-real-constants.sv:17</a>: Warning: converting real value 2.900000e-01 to binary 0.
<a href="../../../tests/chapter-5/5.7.2-real-constants.sv.html#l-18" target="file-frame">tests/chapter-5/5.7.2-real-constants.sv:18</a>: Warning: converting real value 2.361238e-10 to binary 0.
Successfully finished Verilog frontend.

</pre>
</body>