

================================================================
== Vitis HLS Report for 'dec_MIMD_Pipeline_VITIS_LOOP_96_1'
================================================================
* Date:           Thu May  2 14:11:05 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       58|       58|  0.580 us|  0.580 us|   58|   58|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_96_1  |       56|       56|         8|          1|          1|    50|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    105|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     117|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     117|    168|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln96_fu_119_p2         |         +|   0|  0|  14|           6|           1|
    |add_ln97_fu_142_p2         |         +|   0|  0|  71|          64|          64|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln96_fu_113_p2        |      icmp|   0|  0|  14|           6|           5|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 105|          79|          74|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    6|         12|
    |gmem2_blk_n_AW           |   9|          2|    1|          2|
    |gmem2_blk_n_B            |   9|          2|    1|          2|
    |gmem2_blk_n_W            |   9|          2|    1|          2|
    |i_fu_66                  |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   17|         34|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |data_result_load_reg_195          |  32|   0|   32|          0|
    |gmem2_addr_reg_189                |  64|   0|   64|          0|
    |i_fu_66                           |   6|   0|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 117|   0|  117|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_96_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_96_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_96_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_96_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_96_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_96_1|  return value|
|m_axi_gmem2_AWVALID   |  out|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_AWREADY   |   in|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_AWADDR    |  out|   64|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_AWID      |  out|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_AWLEN     |  out|   32|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_AWSIZE    |  out|    3|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_AWBURST   |  out|    2|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_AWLOCK    |  out|    2|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_AWCACHE   |  out|    4|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_AWPROT    |  out|    3|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_AWQOS     |  out|    4|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_AWREGION  |  out|    4|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_AWUSER    |  out|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_WVALID    |  out|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_WREADY    |   in|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_WDATA     |  out|   32|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_WSTRB     |  out|    4|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_WLAST     |  out|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_WID       |  out|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_WUSER     |  out|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_ARVALID   |  out|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_ARREADY   |   in|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_ARADDR    |  out|   64|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_ARID      |  out|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_ARLEN     |  out|   32|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_ARSIZE    |  out|    3|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_ARBURST   |  out|    2|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_ARLOCK    |  out|    2|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_ARCACHE   |  out|    4|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_ARPROT    |  out|    3|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_ARQOS     |  out|    4|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_ARREGION  |  out|    4|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_ARUSER    |  out|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_RVALID    |   in|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_RREADY    |  out|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_RDATA     |   in|   32|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_RLAST     |   in|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_RID       |   in|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_RFIFONUM  |   in|    9|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_RUSER     |   in|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_RRESP     |   in|    2|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_BVALID    |   in|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_BREADY    |  out|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_BRESP     |   in|    2|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_BID       |   in|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_BUSER     |   in|    1|       m_axi|                              gmem2|       pointer|
|data_result_address0  |  out|    6|   ap_memory|                        data_result|         array|
|data_result_ce0       |  out|    1|   ap_memory|                        data_result|         array|
|data_result_q0        |   in|   32|   ap_memory|                        data_result|         array|
|c                     |   in|   64|     ap_none|                                  c|        scalar|
+----------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.10>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS/core.c:96->HLS/core.c:127]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 50, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%c_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %c"   --->   Operation 13 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln96 = store i6 0, i6 %i" [HLS/core.c:96->HLS/core.c:127]   --->   Operation 14 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i10"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = load i6 %i" [HLS/core.c:96->HLS/core.c:127]   --->   Operation 16 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.82ns)   --->   "%icmp_ln96 = icmp_eq  i6 %i_1, i6 50" [HLS/core.c:96->HLS/core.c:127]   --->   Operation 18 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.82ns)   --->   "%add_ln96 = add i6 %i_1, i6 1" [HLS/core.c:96->HLS/core.c:127]   --->   Operation 19 'add' 'add_ln96' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %for.inc.i10.split, void %output.exit.exitStub" [HLS/core.c:96->HLS/core.c:127]   --->   Operation 20 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i6 %i_1" [HLS/core.c:96->HLS/core.c:127]   --->   Operation 21 'zext' 'zext_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_result_addr = getelementptr i32 %data_result, i64 0, i64 %zext_ln96" [HLS/core.c:97->HLS/core.c:127]   --->   Operation 22 'getelementptr' 'data_result_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (3.25ns)   --->   "%data_result_load = load i6 %data_result_addr" [HLS/core.c:97->HLS/core.c:127]   --->   Operation 23 'load' 'data_result_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i_1, i2 0" [HLS/core.c:97->HLS/core.c:127]   --->   Operation 24 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i8 %shl_ln5" [HLS/core.c:97->HLS/core.c:127]   --->   Operation 25 'zext' 'zext_ln97' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (3.52ns)   --->   "%add_ln97 = add i64 %zext_ln97, i64 %c_read" [HLS/core.c:97->HLS/core.c:127]   --->   Operation 26 'add' 'add_ln97' <Predicate = (!icmp_ln96)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln97, i32 2, i32 63" [HLS/core.c:97->HLS/core.c:127]   --->   Operation 27 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln97 = sext i62 %trunc_ln8" [HLS/core.c:97->HLS/core.c:127]   --->   Operation 28 'sext' 'sext_ln97' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln97" [HLS/core.c:97->HLS/core.c:127]   --->   Operation 29 'getelementptr' 'gmem2_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln96 = store i6 %add_ln96, i6 %i" [HLS/core.c:96->HLS/core.c:127]   --->   Operation 30 'store' 'store_ln96' <Predicate = (!icmp_ln96)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 31 [1/2] (3.25ns)   --->   "%data_result_load = load i6 %data_result_addr" [HLS/core.c:97->HLS/core.c:127]   --->   Operation 31 'load' 'data_result_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 32 [1/1] (7.30ns)   --->   "%gmem2_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem2_addr, i32 1" [HLS/core.c:97->HLS/core.c:127]   --->   Operation 32 'writereq' 'gmem2_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 33 [1/1] (7.30ns)   --->   "%write_ln97 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i64 %gmem2_addr, i32 %data_result_load, i4 15" [HLS/core.c:97->HLS/core.c:127]   --->   Operation 33 'write' 'write_ln97' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 34 [5/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem2_addr" [HLS/core.c:97->HLS/core.c:127]   --->   Operation 34 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 35 [4/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem2_addr" [HLS/core.c:97->HLS/core.c:127]   --->   Operation 35 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 36 [3/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem2_addr" [HLS/core.c:97->HLS/core.c:127]   --->   Operation 36 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 37 [2/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem2_addr" [HLS/core.c:97->HLS/core.c:127]   --->   Operation 37 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln96)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln96 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS/core.c:96->HLS/core.c:127]   --->   Operation 38 'specpipeline' 'specpipeline_ln96' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln96 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50" [HLS/core.c:96->HLS/core.c:127]   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln96' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [HLS/core.c:96->HLS/core.c:127]   --->   Operation 40 'specloopname' 'specloopname_ln96' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem2_addr" [HLS/core.c:97->HLS/core.c:127]   --->   Operation 41 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln96 = br void %for.inc.i10" [HLS/core.c:96->HLS/core.c:127]   --->   Operation 42 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ data_result]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 010000000]
specinterface_ln0      (specinterface    ) [ 000000000]
c_read                 (read             ) [ 000000000]
store_ln96             (store            ) [ 000000000]
br_ln0                 (br               ) [ 000000000]
i_1                    (load             ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
icmp_ln96              (icmp             ) [ 011111110]
add_ln96               (add              ) [ 000000000]
br_ln96                (br               ) [ 000000000]
zext_ln96              (zext             ) [ 000000000]
data_result_addr       (getelementptr    ) [ 011000000]
shl_ln5                (bitconcatenate   ) [ 000000000]
zext_ln97              (zext             ) [ 000000000]
add_ln97               (add              ) [ 000000000]
trunc_ln8              (partselect       ) [ 000000000]
sext_ln97              (sext             ) [ 000000000]
gmem2_addr             (getelementptr    ) [ 011111111]
store_ln96             (store            ) [ 000000000]
data_result_load       (load             ) [ 010100000]
gmem2_addr_req         (writereq         ) [ 000000000]
write_ln97             (write            ) [ 000000000]
specpipeline_ln96      (specpipeline     ) [ 000000000]
speclooptripcount_ln96 (speclooptripcount) [ 000000000]
specloopname_ln96      (specloopname     ) [ 000000000]
gmem2_addr_resp        (writeresp        ) [ 000000000]
br_ln96                (br               ) [ 000000000]
ret_ln0                (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_result">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_result"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="c_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_writeresp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="1"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem2_addr_req/2 gmem2_addr_resp/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="write_ln97_write_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="2"/>
<pin id="86" dir="0" index="2" bw="32" slack="1"/>
<pin id="87" dir="0" index="3" bw="1" slack="0"/>
<pin id="88" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln97/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="data_result_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="6" slack="0"/>
<pin id="96" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_result_addr/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="6" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_result_load/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln96_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="6" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_1_load_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="0"/>
<pin id="112" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="icmp_ln96_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="6" slack="0"/>
<pin id="115" dir="0" index="1" bw="6" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="add_ln96_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="6" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="zext_ln96_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="6" slack="0"/>
<pin id="127" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="shl_ln5_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="6" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln5/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln97_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln97_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="trunc_ln8_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="62" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="0" index="2" bw="3" slack="0"/>
<pin id="152" dir="0" index="3" bw="7" slack="0"/>
<pin id="153" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sext_ln97_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="62" slack="0"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln97/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="gmem2_addr_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln96_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="6" slack="0"/>
<pin id="170" dir="0" index="1" bw="6" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 "/>
</bind>
</comp>

<comp id="173" class="1005" name="i_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="6" slack="0"/>
<pin id="175" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="180" class="1005" name="icmp_ln96_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="6"/>
<pin id="182" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln96 "/>
</bind>
</comp>

<comp id="184" class="1005" name="data_result_addr_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="1"/>
<pin id="186" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_result_addr "/>
</bind>
</comp>

<comp id="189" class="1005" name="gmem2_addr_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="195" class="1005" name="data_result_load_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_result_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="26" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="48" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="89"><net_src comp="50" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="90"><net_src comp="52" pin="0"/><net_sink comp="83" pin=3"/></net>

<net id="91"><net_src comp="54" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="36" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="117"><net_src comp="110" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="110" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="110" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="135"><net_src comp="38" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="110" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="40" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="141"><net_src comp="130" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="70" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="42" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="142" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="156"><net_src comp="44" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="157"><net_src comp="46" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="161"><net_src comp="148" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="0" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="158" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="119" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="66" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="178"><net_src comp="173" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="179"><net_src comp="173" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="183"><net_src comp="113" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="92" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="192"><net_src comp="162" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="198"><net_src comp="99" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="83" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {2 3 4 5 6 7 8 }
 - Input state : 
	Port: dec_MIMD_Pipeline_VITIS_LOOP_96_1 : gmem2 | {}
	Port: dec_MIMD_Pipeline_VITIS_LOOP_96_1 : data_result | {1 2 }
	Port: dec_MIMD_Pipeline_VITIS_LOOP_96_1 : c | {1 }
  - Chain level:
	State 1
		store_ln96 : 1
		i_1 : 1
		icmp_ln96 : 2
		add_ln96 : 2
		br_ln96 : 3
		zext_ln96 : 2
		data_result_addr : 3
		data_result_load : 4
		shl_ln5 : 2
		zext_ln97 : 3
		add_ln97 : 4
		trunc_ln8 : 5
		sext_ln97 : 6
		gmem2_addr : 7
		store_ln96 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |     add_ln96_fu_119    |    0    |    14   |
|          |     add_ln97_fu_142    |    0    |    71   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln96_fu_113    |    0    |    14   |
|----------|------------------------|---------|---------|
|   read   |    c_read_read_fu_70   |    0    |    0    |
|----------|------------------------|---------|---------|
| writeresp|   grp_writeresp_fu_76  |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln97_write_fu_83 |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln96_fu_125    |    0    |    0    |
|          |    zext_ln97_fu_138    |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|     shl_ln5_fu_130     |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|    trunc_ln8_fu_148    |    0    |    0    |
|----------|------------------------|---------|---------|
|   sext   |    sext_ln97_fu_158    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    99   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|data_result_addr_reg_184|    6   |
|data_result_load_reg_195|   32   |
|   gmem2_addr_reg_189   |   32   |
|        i_reg_173       |    6   |
|    icmp_ln96_reg_180   |    1   |
+------------------------+--------+
|          Total         |   77   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_76 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_99  |  p0  |   2  |   6  |   12   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   14   ||  3.176  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   99   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |    9   |
|  Register |    -   |   77   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   77   |   108  |
+-----------+--------+--------+--------+
