#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Mon May  5 17:52:32 2014
# Process ID: 11577
# Log file: /home/raghu/work/projects/dma3/vivado.log
# Journal file: /home/raghu/work/projects/dma3/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from /home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source updateVivado.tcl
# set projPrefix /home/raghu/work/projects 
# set projName dma3
# set hlsName bmm_top_0
# set projPath "${projPrefix}/${projName}"
# set topLevelDesign "${projName}.bd"
# puts "Vivado update script: Running with the following args"
Vivado update script: Running with the following args
# puts "projPath : $projPath"
projPath : /home/raghu/work/projects/dma3
# puts "topLevelDesign: $topLevelDesign"
topLevelDesign: dma3.bd
# puts "HLS module name: $hlsName, solution1"
HLS module name: bmm_top_0, solution1
# cd $projPath
# open_project ${projName}.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_simple_top_0_0/dma3_simple_top_0_0.upgrade_log'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_simple_top_0_1/dma3_simple_top_0_1.upgrade_log'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/simple_top/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/bmm_top/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/fe_top/solution1/impl'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/home/raghu/work/tools/xilinx/Vivado/2013.3/data/ip'.
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'dma3.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 813.824 ; gain = 112.543
# open_bd_design ${projName}.srcs/sources_1/bd/${projName}/${projName}.bd
Adding component instance block -- xilinx.com:ip:processing_system7:5.3 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset
Adding component instance block -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding component instance block -- xilinx.com:hls:fe_top:8.0 - fe_top_0
Adding component instance block -- xilinx.com:hls:bmm_top:16.0 - bmm_top_0
Adding component instance block -- xilinx.com:hls:bmm_top:16.0 - bmm_top_1
Adding component instance block -- xilinx.com:hls:bmm_top:16.0 - bmm_top_2
Adding component instance block -- xilinx.com:hls:bmm_top:16.0 - bmm_top_3
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - bram_ctrl_outblk
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - blk_mem_gen_outblk
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - bram_ctrl_in_blk
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - blk_mem_gen_inblk
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - bram_ctrl_outblk
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - blk_mem_gen_outblk
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - bram_ctrl_in_blk
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - blk_mem_gen_inblk
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - bram_ctrl_in_blk
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - blk_mem_gen_inblk
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - bram_ctrl_outblk
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - blk_mem_gen_outblk
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - bram_ctrl_in_blk
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - blk_mem_gen_inblk
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - bram_ctrl_outblk
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - blk_mem_gen_outblk
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - bram_ctrl_in_blk
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - blk_mem_gen_inblk
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <dma3> from BD file <dma3.srcs/sources_1/bd/dma3/dma3.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1039.852 ; gain = 218.668
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/simple_top/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/bmm_top/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/fe_top/solution1/impl'.
# upgrade_bd_cells [get_bd_cells [list /${hlsName}]]
INFO: [IP_Flow 19-1972] Upgraded dma3_bmm_top_0_1 from Bmm_top 16.0 to Bmm_top 17.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_bmm_top_0_1/dma3_bmm_top_0_1.upgrade_log'.
CRITICAL WARNING: [Designutils 20-1366] Unable to reset target(s) for the following file is locked: /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_bmm_top_0_3/dma3_bmm_top_0_3.xci
Locked reason: IP definition 'Bmm_top' for IP 'dma3_bmm_top_0_3' (customized with software release 2013.3) has a newer major version in the IP Catalog. No useable simulation outputs (source HDL and data files) are available for this IP, so simulation cannot be run. Either upgrade the IP or generate the simulation outputs for this IP using the Vivado software it was customized with, then import into this project.  Please select 'Report IP Status' from the 'Tools/Report' menu for instructions to unlock.
CRITICAL WARNING: [Designutils 20-1366] Unable to reset target(s) for the following file is locked: /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_bmm_top_0_4/dma3_bmm_top_0_4.xci
Locked reason: IP definition 'Bmm_top' for IP 'dma3_bmm_top_0_4' (customized with software release 2013.3) has a newer major version in the IP Catalog. No useable simulation outputs (source HDL and data files) are available for this IP, so simulation cannot be run. Either upgrade the IP or generate the simulation outputs for this IP using the Vivado software it was customized with, then import into this project.  Please select 'Report IP Status' from the 'Tools/Report' menu for instructions to unlock.
WARNING: [BD 41-597] NET <bmm_top_0_ap_idle> has no source
WARNING: [BD 41-597] NET <bmm_top_0_ap_done> has no source
Wrote  : </home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd> 
upgrade_bd_cells: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1052.793 ; gain = 12.938
# reset_run synth_1
# launch_runs synth_1 -jobs 2
WARNING: [BD 41-1041] The design 'dma3.bd' contains the following locked subdesigns:
/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_bmm_top_0_2/dma3_bmm_top_0_2.xci
/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_bmm_top_0_3/dma3_bmm_top_0_3.xci
/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_bmm_top_0_4/dma3_bmm_top_0_4.xci
CRITICAL WARNING: [BD 41-1040] Due to previous locked subdesigns, the generation target 'Synthesis' cannot produce the requested RTL product.  To correct this issue, open the design 'dma3.bd' and migrate the subdesigns to their latest version.
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Reset' for source '/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd'
WARNING: [BD 41-1041] The design 'dma3.bd' contains the following locked subdesigns:
/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_bmm_top_0_2/dma3_bmm_top_0_2.xci
/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_bmm_top_0_3/dma3_bmm_top_0_3.xci
/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_bmm_top_0_4/dma3_bmm_top_0_4.xci
CRITICAL WARNING: [BD 41-1040] Due to previous locked subdesigns, the generation target 'Implementation' cannot produce the requested RTL product.  To correct this issue, open the design 'dma3.bd' and migrate the subdesigns to their latest version.
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Implementation'. Expected 'Generated', got 'Reset' for source '/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd'
[Mon May  5 17:53:23 2014] Launched synth_1...
Run output will be captured here: /home/raghu/work/projects/dma3/dma3.runs/synth_1/runme.log
# wait_on_run synth_1
[Mon May  5 17:53:23 2014] Waiting for synth_1 to finish...

*** Running vivado
    with args -log dma3_wrapper.rds -m64 -mode batch -messageDb vivado.pb -source dma3_wrapper.tcl


****** Vivado v2013.3 (64-bit)
  **** SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
  **** IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from /home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source dma3_wrapper.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z045ffg900-2
# set_property target_language Verilog [current_project]
# set_property board xilinx.com:zynq:zc706:1.1 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property ip_repo_paths {
#   /home/raghu/work/projects/dma3/hls/simple_top/solution1/impl
#   /home/raghu/work/projects/dma3/hls/bmm_top/solution1/impl
#   /home/raghu/work/projects/dma3/hls/fe_top/solution1/impl
# } [current_fileset]
# add_files /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/simple_top/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/bmm_top/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/raghu/work/projects/dma3/hls/fe_top/solution1/impl'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/home/raghu/work/tools/xilinx/Vivado/2013.3/data/ip'.
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'dma3.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 799.660 ; gain = 96.352
# set_property used_in_implementation false [get_files -all /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_bmm_top_0_2/constraints/bmm_top_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_bmm_top_0_3/constraints/bmm_top_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_bmm_top_0_4/constraints/bmm_top_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3_ooc.xdc]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd]
# read_verilog /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/hdl/dma3_wrapper.v
# read_xdc /home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc
# set_property used_in_implementation false [get_files /home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/raghu/work/projects/dma3/dma3.data/wt [current_project]
# set_property parent.project_dir /home/raghu/work/projects/dma3 [current_project]
# synth_design -top dma3_wrapper -part xc7z045ffg900-2
Command: synth_design -top dma3_wrapper -part xc7z045ffg900-2

Starting synthesis...

0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: The 'Synthesis' target of the sub-design 'dma3' is not generated at all, abort. (File: /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd)

    while executing
"synth_design -top dma3_wrapper -part xc7z045ffg900-2"
    (file "dma3_wrapper.tcl" line 34)
INFO: [Common 17-206] Exiting Vivado at Mon May  5 17:53:37 2014...
[Mon May  5 17:53:41 2014] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:17 . Memory (MB): peak = 1056.793 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon May  5 17:53:41 2014] Launched synth_1...
Run output will be captured here: /home/raghu/work/projects/dma3/dma3.runs/synth_1/runme.log
[Mon May  5 17:53:41 2014] Launched impl_1...
Run output will be captured here: /home/raghu/work/projects/dma3/dma3.runs/impl_1/runme.log
# wait_on_run impl_1
[Mon May  5 17:53:41 2014] Waiting for impl_1 to finish...
[Mon May  5 17:53:41 2014] impl_1 finished
# open_run impl_1
ERROR: [Common 17-69] Command failed: Run 'impl_1' has not been launched. Unable to open

    while executing
"open_run impl_1"
    (file "updateVivado.tcl" line 20)
INFO: [Common 17-206] Exiting Vivado at Mon May  5 17:53:41 2014...
