{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 10 20:44:44 2019 " "Info: Processing started: Thu Oct 10 20:44:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 3 -1 0 } } { "e:/portableware/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/portableware/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register register estado.00000010 epc~reg0 500.0 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 500.0 MHz between source register \"estado.00000010\" and destination register \"epc~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.256 ns + Longest register register " "Info: + Longest register to register delay is 1.256 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns estado.00000010 1 REG LCFF_X22_Y4_N17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y4_N17; Fanout = 6; REG Node = 'estado.00000010'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { estado.00000010 } "NODE_NAME" } } { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.053 ns) 0.299 ns pc_write~5 2 COMB LCCOMB_X22_Y4_N14 5 " "Info: 2: + IC(0.246 ns) + CELL(0.053 ns) = 0.299 ns; Loc. = LCCOMB_X22_Y4_N14; Fanout = 5; COMB Node = 'pc_write~5'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.299 ns" { estado.00000010 pc_write~5 } "NODE_NAME" } } { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.746 ns) 1.256 ns epc~reg0 3 REG LCFF_X22_Y4_N7 3 " "Info: 3: + IC(0.211 ns) + CELL(0.746 ns) = 1.256 ns; Loc. = LCFF_X22_Y4_N7; Fanout = 3; REG Node = 'epc~reg0'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.957 ns" { pc_write~5 epc~reg0 } "NODE_NAME" } } { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.799 ns ( 63.61 % ) " "Info: Total cell delay = 0.799 ns ( 63.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.457 ns ( 36.39 % ) " "Info: Total interconnect delay = 0.457 ns ( 36.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { estado.00000010 pc_write~5 epc~reg0 } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "1.256 ns" { estado.00000010 {} pc_write~5 {} epc~reg0 {} } { 0.000ns 0.246ns 0.211ns } { 0.000ns 0.053ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.482 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 17 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clock~clkctrl'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns epc~reg0 3 REG LCFF_X22_Y4_N7 3 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X22_Y4_N7; Fanout = 3; REG Node = 'epc~reg0'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clock~clkctrl epc~reg0 } "NODE_NAME" } } { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl epc~reg0 } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} epc~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.482 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 17 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clock~clkctrl'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns estado.00000010 3 REG LCFF_X22_Y4_N17 6 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X22_Y4_N17; Fanout = 6; REG Node = 'estado.00000010'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clock~clkctrl estado.00000010 } "NODE_NAME" } } { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl estado.00000010 } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} estado.00000010 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl epc~reg0 } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} epc~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl estado.00000010 } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} estado.00000010 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 50 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { estado.00000010 pc_write~5 epc~reg0 } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "1.256 ns" { estado.00000010 {} pc_write~5 {} epc~reg0 {} } { 0.000ns 0.246ns 0.211ns } { 0.000ns 0.053ns 0.746ns } "" } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl epc~reg0 } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} epc~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl estado.00000010 } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} estado.00000010 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { epc~reg0 } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { epc~reg0 {} } {  } {  } "" } } { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 50 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "epc~reg0 funct\[0\] clock 4.870 ns register " "Info: tsu for register \"epc~reg0\" (data pin = \"funct\[0\]\", clock pin = \"clock\") is 4.870 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.262 ns + Longest pin register " "Info: + Longest pin to register delay is 7.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns funct\[0\] 1 PIN PIN_B11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B11; Fanout = 1; PIN Node = 'funct\[0\]'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[0] } "NODE_NAME" } } { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.634 ns) + CELL(0.154 ns) 5.597 ns pc_write~0 2 COMB LCCOMB_X21_Y4_N0 3 " "Info: 2: + IC(4.634 ns) + CELL(0.154 ns) = 5.597 ns; Loc. = LCCOMB_X21_Y4_N0; Fanout = 3; COMB Node = 'pc_write~0'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.788 ns" { funct[0] pc_write~0 } "NODE_NAME" } } { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.357 ns) 6.305 ns pc_write~5 3 COMB LCCOMB_X22_Y4_N14 5 " "Info: 3: + IC(0.351 ns) + CELL(0.357 ns) = 6.305 ns; Loc. = LCCOMB_X22_Y4_N14; Fanout = 5; COMB Node = 'pc_write~5'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { pc_write~0 pc_write~5 } "NODE_NAME" } } { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.746 ns) 7.262 ns epc~reg0 4 REG LCFF_X22_Y4_N7 3 " "Info: 4: + IC(0.211 ns) + CELL(0.746 ns) = 7.262 ns; Loc. = LCFF_X22_Y4_N7; Fanout = 3; REG Node = 'epc~reg0'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.957 ns" { pc_write~5 epc~reg0 } "NODE_NAME" } } { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.066 ns ( 28.45 % ) " "Info: Total cell delay = 2.066 ns ( 28.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.196 ns ( 71.55 % ) " "Info: Total interconnect delay = 5.196 ns ( 71.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.262 ns" { funct[0] pc_write~0 pc_write~5 epc~reg0 } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "7.262 ns" { funct[0] {} funct[0]~combout {} pc_write~0 {} pc_write~5 {} epc~reg0 {} } { 0.000ns 0.000ns 4.634ns 0.351ns 0.211ns } { 0.000ns 0.809ns 0.154ns 0.357ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 50 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.482 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 17 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clock~clkctrl'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns epc~reg0 3 REG LCFF_X22_Y4_N7 3 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X22_Y4_N7; Fanout = 3; REG Node = 'epc~reg0'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clock~clkctrl epc~reg0 } "NODE_NAME" } } { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl epc~reg0 } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} epc~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.262 ns" { funct[0] pc_write~0 pc_write~5 epc~reg0 } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "7.262 ns" { funct[0] {} funct[0]~combout {} pc_write~0 {} pc_write~5 {} epc~reg0 {} } { 0.000ns 0.000ns 4.634ns 0.351ns 0.211ns } { 0.000ns 0.809ns 0.154ns 0.357ns 0.746ns } "" } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl epc~reg0 } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} epc~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock regDST\[2\] reg_write~reg0 6.941 ns register " "Info: tco from clock \"clock\" to destination pin \"regDST\[2\]\" through register \"reg_write~reg0\" is 6.941 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.482 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 17 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clock~clkctrl'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns reg_write~reg0 3 REG LCFF_X22_Y4_N19 6 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X22_Y4_N19; Fanout = 6; REG Node = 'reg_write~reg0'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clock~clkctrl reg_write~reg0 } "NODE_NAME" } } { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl reg_write~reg0 } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} reg_write~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 50 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.365 ns + Longest register pin " "Info: + Longest register to pin delay is 4.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_write~reg0 1 REG LCFF_X22_Y4_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y4_N19; Fanout = 6; REG Node = 'reg_write~reg0'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_write~reg0 } "NODE_NAME" } } { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.211 ns) + CELL(2.154 ns) 4.365 ns regDST\[2\] 2 PIN PIN_R22 0 " "Info: 2: + IC(2.211 ns) + CELL(2.154 ns) = 4.365 ns; Loc. = PIN_R22; Fanout = 0; PIN Node = 'regDST\[2\]'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.365 ns" { reg_write~reg0 regDST[2] } "NODE_NAME" } } { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.154 ns ( 49.35 % ) " "Info: Total cell delay = 2.154 ns ( 49.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.211 ns ( 50.65 % ) " "Info: Total interconnect delay = 2.211 ns ( 50.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.365 ns" { reg_write~reg0 regDST[2] } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "4.365 ns" { reg_write~reg0 {} regDST[2] {} } { 0.000ns 2.211ns } { 0.000ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl reg_write~reg0 } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} reg_write~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.365 ns" { reg_write~reg0 regDST[2] } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "4.365 ns" { reg_write~reg0 {} regDST[2] {} } { 0.000ns 2.211ns } { 0.000ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ALUSourceB\[0\]~reg0 reset clock -2.357 ns register " "Info: th for register \"ALUSourceB\[0\]~reg0\" (data pin = \"reset\", clock pin = \"clock\") is -2.357 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.482 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 17 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clock~clkctrl'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns ALUSourceB\[0\]~reg0 3 REG LCFF_X22_Y4_N21 1 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X22_Y4_N21; Fanout = 1; REG Node = 'ALUSourceB\[0\]~reg0'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clock~clkctrl ALUSourceB[0]~reg0 } "NODE_NAME" } } { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl ALUSourceB[0]~reg0 } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} ALUSourceB[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 50 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.988 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.988 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns reset 1 PIN PIN_W9 7 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W9; Fanout = 7; PIN Node = 'reset'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.981 ns) + CELL(0.053 ns) 4.833 ns ALUSourceB~0 2 COMB LCCOMB_X22_Y4_N20 1 " "Info: 2: + IC(3.981 ns) + CELL(0.053 ns) = 4.833 ns; Loc. = LCCOMB_X22_Y4_N20; Fanout = 1; COMB Node = 'ALUSourceB~0'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.034 ns" { reset ALUSourceB~0 } "NODE_NAME" } } { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.988 ns ALUSourceB\[0\]~reg0 3 REG LCFF_X22_Y4_N21 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.988 ns; Loc. = LCFF_X22_Y4_N21; Fanout = 1; REG Node = 'ALUSourceB\[0\]~reg0'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { ALUSourceB~0 ALUSourceB[0]~reg0 } "NODE_NAME" } } { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.007 ns ( 20.19 % ) " "Info: Total cell delay = 1.007 ns ( 20.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.981 ns ( 79.81 % ) " "Info: Total interconnect delay = 3.981 ns ( 79.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.988 ns" { reset ALUSourceB~0 ALUSourceB[0]~reg0 } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "4.988 ns" { reset {} reset~combout {} ALUSourceB~0 {} ALUSourceB[0]~reg0 {} } { 0.000ns 0.000ns 3.981ns 0.000ns } { 0.000ns 0.799ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl ALUSourceB[0]~reg0 } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} ALUSourceB[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.988 ns" { reset ALUSourceB~0 ALUSourceB[0]~reg0 } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "4.988 ns" { reset {} reset~combout {} ALUSourceB~0 {} ALUSourceB[0]~reg0 {} } { 0.000ns 0.000ns 3.981ns 0.000ns } { 0.000ns 0.799ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 10 20:44:44 2019 " "Info: Processing ended: Thu Oct 10 20:44:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
