#ifndef FLEX_SPI_HELPER_H_
#define FLEX_SPI_HELPER_H_

#include <array>
#include "fsl_device_registers.h"
#if defined FLEXSPI || defined FLEXSPI0 || defined FLEXSPI1
#include "fsl_flexspi.h"
#include "pin_mux.h"
#include "DebugPrint.h"

/*! MemoryType:
\brief Supported Memory/Interface types */
enum MemoryType
{
	MemType_Invalid     = 0,
	MemType_Hyperflash  = 1,
	MemType_OctaSPI_DDR = 2,
	MemType_OctaSPI     = 3,
	MemType_QuadSPI_DDR = 4,
	MemType_QuadSPI     = 5,
	MemType_SPI         = 6,
};

static const char *MemoryTypeName[]
{
	"Invalid",
	"Hyperflash",
	"OctaSPI-DDR",
	"OctaSPI",
	"QuadSPI-DDR",
	"QuadSPI",
	"SPI"
};

enum LUT_CommandOffsets
{
	LUT_ReadArray       = 0,
	LUT_ReadStatus      = 1,
	LUT_ReadJEDEC_ID    = 2,
	LUT_WriteEnable     = 3,
	LUT_ProgramPage     = 4,

	LUT_EraseSector     = 5,	// BLOCK_ERASE_4K
	LUT_EraseChip       = 6,

	LUT_WriteStatusReg  = 8,

	LUT_WriteStatusReg_Adesto    = 8,
};


/*! FlexSPI_LUT:
\brief Type for the LUT information used for different Flash types */
using FlexSPI_LUT = std::array <uint32_t, sizeof(FLEXSPI_Type::LUT)/sizeof(FLEXSPI_Type::LUT[0])>;


class FlexSPI_Helper: public FLEXSPI_Type
{
public:
	void UpdateLUT (const FlexSPI_LUT &lut)
	{
		::FLEXSPI_UpdateLUT (this, 0, &lut.front(), lut.size());
	}
	void UpdateLUT (uint32_t index, const FlexSPI_LUT &lut)
	{
		::FLEXSPI_UpdateLUT (this, index, &lut.front()+index, lut.size()-index);
	}

	void UpdateLUT (uint32_t index, const FlexSPI_LUT &lut, size_t size)
	{
		::FLEXSPI_UpdateLUT (this, index, &lut.front()+index, size);
	}

	void SoftwareReset (void)
	{
		::FLEXSPI_SoftwareReset (this);
	}

	uint32_t GetBaseAddr (void) const
	{
		return reinterpret_cast<uint32_t>(this);
	}

	uint8_t *GetAmbaAddress (void)
	{
		switch (this->GetBaseAddr ())
		{
			#ifdef FLEXSPI
			case FLEXSPI_BASE:
				return reinterpret_cast<uint8_t *>(FlexSPI_AMBA_BASE);
			#endif
			#ifdef FLEXSPI0
			case FLEXSPI0_BASE:
				return reinterpret_cast<uint8_t *>(FlexSPI0_AMBA_BASE);
			#endif
			#ifdef FLEXSPI1
			case FLEXSPI1_BASE:
				return reinterpret_cast<uint8_t *>(FlexSPI1_AMBA_BASE);
			#endif
			#ifdef FLEXSPI2
			case FLEXSPI2_BASE:
				return reinterpret_cast<uint8_t *>(FlexSPI2_AMBA_BASE);
			#endif
			default:
				return nullptr;
		}
	}
	
	inline uint8_t *GetAliasBaseAddress ()
	{
		#if defined FlexSPI1_ALIAS_BASE && __CORTEX_M == 4
			if (this->GetBaseAddr () == FLEXSPI1_BASE)
				return reinterpret_cast<uint8_t *>(FlexSPI1_ALIAS_BASE);
		#endif
		#if defined FlexSPI_AMBA_BASE_NS
			return reinterpret_cast<uint8_t *>(FlexSPI_AMBA_BASE_NS);
		#endif
		#if defined FlexSPI1_AMBA_BASE_NS
			if (this->GetBaseAddr () == FLEXSPI1_BASE)
				return reinterpret_cast<uint8_t *>(FlexSPI1_AMBA_BASE_NS);
		#endif
		#if defined FlexSPI2_AMBA_BASE_NS
			if (this->GetBaseAddr () == FLEXSPI2_BASE)
				return reinterpret_cast<uint8_t *>(FlexSPI2_AMBA_BASE_NS);
		#endif

		return nullptr;
	}

	static constexpr flexspi_port_t port =
	#if (defined MIMXRT633S_SERIES) || defined (MIMXRT685S_cm33_SERIES) || \
		 defined(MIMXRT533S_SERIES) || defined (MIMXRT555S_SERIES) || defined(MIMXRT595S_cm33_SERIES)
		kFLEXSPI_PortB1;
	#else
		kFLEXSPI_PortA1;
	#endif

	status_t WriteRegister (uint32_t Address, uint32_t value, LUT_CommandOffsets cmd, size_t size  = 1)
	{
		flexspi_transfer_t flashXfer
		{
			Address,					// deviceAddress	- Operation device address.
			port,						// port				- Operation port
			kFLEXSPI_Write,				// cmdType			- Execution command type.
			static_cast<uint8_t>(cmd),	// seqIndex			- Sequence ID for command.
			1,							// SeqNumber		- Sequence number for command.
			&value,						// data				- Data buffer.
			size						// dataSize			- Data size in bytes.
		};
		return FLEXSPI_TransferBlocking (this, &flashXfer);
	}

	status_t Write (uint32_t Address, uint32_t *value, size_t size, LUT_CommandOffsets cmd)
	{
		flexspi_transfer_t flashXfer
		{
			Address,					// deviceAddress	- Operation device address.
			port,						// port				- Operation port
			kFLEXSPI_Write,				// cmdType			- Execution command type.
			static_cast<uint8_t>(cmd),	// seqIndex			- Sequence ID for command.
			1,							// SeqNumber		- Sequence number for command.
			value,						// data				- Data buffer.
			size						// dataSize			- Data size in bytes.
		};
		return FLEXSPI_TransferBlocking (this, &flashXfer);
	}

	status_t ReadRegister (uint32_t Address, uint32_t &value, LUT_CommandOffsets cmd)
	{
		flexspi_transfer_t flashXfer
		{
			Address,					// deviceAddress	- Operation device address.
			port,						// port				- Operation port
			kFLEXSPI_Read,				// cmdType			- Execution command type.
			static_cast<uint8_t>(cmd),	// seqIndex			- Sequence ID for command.
			1,							// SeqNumber		- Sequence number for command.
			&value,						// data				- Data buffer.
			1							// dataSize			- Data size in bytes.
		};
		return FLEXSPI_TransferBlocking (this, &flashXfer);
	}

	status_t Read (uint32_t Address, uint32_t *value, size_t size, LUT_CommandOffsets cmd)
	{
		flexspi_transfer_t flashXfer
		{
			Address,					// deviceAddress	- Operation device address.
			port,						// port				- Operation port
			kFLEXSPI_Read,				// cmdType			- Execution command type.
			static_cast<uint8_t>(cmd),	// seqIndex			- Sequence ID for command.
			1,							// SeqNumber		- Sequence number for command.
			value,						// data				- Data buffer.
			size						// dataSize			- Data size in bytes.
		};
		return FLEXSPI_TransferBlocking (this, &flashXfer);
	}

	status_t ReadStatusRegister (uint32_t Address, uint32_t &value)
	{
		flexspi_transfer_t flashXfer
		{
			Address,					// deviceAddress	- Operation device address.
			port,						// port				- Operation port
			kFLEXSPI_Read,				// cmdType			- Execution command type.
			LUT_ReadStatus,				// seqIndex			- Sequence ID for command.
			1,							// SeqNumber		- Sequence number for command.
			&value,						// data				- Data buffer.
			1							// dataSize			- Data size in bytes.
		};
		return FLEXSPI_TransferBlocking (this, &flashXfer);
	}

	status_t SendCommand (uint32_t Address, LUT_CommandOffsets cmd, uint8_t sequenceSize = 1)
	{
		flexspi_transfer_t flashXfer
		{
			Address,					// deviceAddress	- Operation device address.
			port,						// port				- Operation port
			kFLEXSPI_Command,			// cmdType			- Execution command type.
			static_cast<uint8_t>(cmd),	// seqIndex			- Sequence ID for command.
			sequenceSize,				// SeqNumber		- Sequence number for command.
			nullptr,					// data				- Data buffer.
			0							// dataSize			- Data size in bytes.
		};
		return FLEXSPI_TransferBlocking (this, &flashXfer);
	}

	/*! ReadJEDEC
	\brief Read the JEDEC Device informations
	\param base The Flex-SPI-base to use
	\param info The read Device informations from the flash memory
	\return status_t Status of the Operation - kStatus_Success when successfully */
	status_t ReadJEDEC (DeviceInfo *info)
	{
		uint8_t identification[16] {0U};
		status_t status = this->Read (0, reinterpret_cast<uint32_t *>(identification), sizeof(identification), LUT_ReadJEDEC_ID);
		if (status != kStatus_Success)
			return status;

		// Sanity check of the data, first byte must not be zero or 0xFF
		if (identification[0] == 0 || identification[0] == 0xFF)
			return kStatus_Fail;	// got no ID-Code: No Flash available
	
		// Check if all data are identical
		size_t Index = sizeof(identification)/sizeof(identification[0]);
		while (--Index>0 && identification[0]==identification[Index])
			;
		if (Index == 0)
			return kStatus_Fail;	// Data is all identical. Got some transfer error


		int i=0;
		for (; i<8; i++)
		{
			if (identification[i] != ManufactureID_NEXT_MARKER)
				break;
		}

		info->ManufactureID = static_cast<SerialFlash_ManufactureID>(((i+1)<<8U) | identification[i]);
		info->Type          = identification[i+1];
		info->Capacity      = static_cast<Capacity>(identification[i+2]);

		return status;
	}

	/*! WriteEnable:
	\brief Send write-enable command
	\param baseAddr The base-address of the command
	\return status_t */
	status_t WriteEnable (uint32_t baseAddr)
	{
		return this->SendCommand (baseAddr, LUT_WriteEnable);
	}

	/*! WaitBusBusy:
	\brief Wait until the Write/erase operation is finished and the Flash is not busy anymore
	\param base The Flex-SPI-base to use
	\return status_t kStatus_Success if the operation was successfully */
	status_t WaitBusBusy (void)
	{
		// Wait status ready.
		bool isBusy{false};
		uint32_t readValue{};
		status_t status{};

		do
		{
			status = this->ReadRegister (0, readValue, LUT_ReadStatus);
			if (status != kStatus_Success)
				return status;

			isBusy = (readValue & 1U);
		}
		while (isBusy);

		return status;
	}

	/*! \brief perform a JEDEC reset on the given interface 
	\param base The Base Address of the FlexSPI interface */
	inline void PerformJEDECReset (void)
	{
		switch (this->GetBaseAddr ())
		{
			#ifdef FLEXSPI
			case FLEXSPI_BASE:
				BOARD_PerformJEDECReset_FlexSPI();
				break;
			#endif
			#ifdef FLEXSPI0
			case FLEXSPI0_BASE:
				BOARD_PerformJEDECReset_FlexSPI0();
				break;
			#endif
			#ifdef FLEXSPI1
			case FLEXSPI1_BASE:
				BOARD_PerformJEDECReset_FlexSPI1();
				break;
			#endif
			#ifdef FLEXSPI2
			case FLEXSPI2_BASE:
				BOARD_PerformJEDECReset_FlexSPI2();
				break;
			#endif
			default:
				return;
		}
	}


	/*! \brief Initialize the pins of the given FlexSPI interface for being used as an octal SPI interface.
	\param base The Base Address of the FlexSPI interface */
	inline void InitOctaSPIPins (void)
	{
		switch (this->GetBaseAddr ())
		{
			#if defined FLEXSPI
			case FLEXSPI_BASE:
				BOARD_InitOctaSPIPins ();
				break;
			#endif
			#ifdef FLEXSPI0
			case FLEXSPI0_BASE:
				BOARD_InitOctaSPI0Pins ();
				break;
			#endif
			#ifdef FLEXSPI1
			case FLEXSPI1_BASE:
				BOARD_InitOctaSPI1Pins ();
				break;
			#endif
			#ifdef FLEXSPI2
			case FLEXSPI2_BASE:
				BOARD_InitOctaSPI2Pins ();
				break;
			#endif
			default:
				return;
		}
	}

	/*! \brief Initialize the pins of the given FlexSPI interface for being used as an quad SPI interface.
	\param base The Base Address of the FlexSPI interface */
	inline void InitQuadSPIPins (void)
	{
		switch (this->GetBaseAddr ())
		{
			#if defined FLEXSPI
			case FLEXSPI_BASE:
				BOARD_InitQuadSPIPins ();
				break;
			#endif
			#ifdef FLEXSPI0
			case FLEXSPI0_BASE:
				BOARD_InitQuadSPI0Pins ();
				break;
			#endif
			#ifdef FLEXSPI1
			case FLEXSPI1_BASE:
				BOARD_InitQuadSPI1Pins ();
				break;
			#endif
			#ifdef FLEXSPI2
			case FLEXSPI2_BASE:
				BOARD_InitQuadSPI2Pins ();
				break;
			#endif
			default:
				return;
		}
	}

	/*! \brief Initialize the pins of the given FlexSPI interface for being used like defined in the type parameter.
	\param base The Base Address of the FlexSPI interface
	\param type Type to being used by the FlexSPI interface */
	inline void InitializeSpiPins (MemoryType type)
	{
		switch (type)
		{
			case MemType_Hyperflash:
			case MemType_OctaSPI_DDR:
			case MemType_OctaSPI:
				this->InitOctaSPIPins ();
				break;
			case MemType_QuadSPI_DDR:
			case MemType_QuadSPI:
				this->InitQuadSPIPins ();
				break;
			case MemType_Invalid:
			case MemType_SPI:
				break;
		}
	}
};

inline uint8_t *GetAliasBaseAddress ([[maybe_unused]]const FLEXSPI_Type *base)
{
	#if defined FlexSPI1_ALIAS_BASE && __CORTEX_M == 4
		if (reinterpret_cast<uint32_t>(base) == FLEXSPI1_BASE)  // ToDo: switch (base->GetBaseAddr ())
			return reinterpret_cast<uint8_t *>(FlexSPI1_ALIAS_BASE);
	#endif
	#if defined FlexSPI1_AMBA_BASE_NS
		if (reinterpret_cast<uint32_t>(base) == FLEXSPI1_BASE)  // ToDo: switch (base->GetBaseAddr ())
			return reinterpret_cast<uint8_t *>(FlexSPI1_AMBA_BASE_NS);
	#endif
	#if defined FlexSPI2_AMBA_BASE_NS
		if (reinterpret_cast<uint32_t>(base) == FLEXSPI2_BASE)  // ToDo: switch (base->GetBaseAddr ())
			return reinterpret_cast<uint8_t *>(FlexSPI2_AMBA_BASE_NS);
	#endif

	return nullptr;
}

inline int GetPortWidth ([[maybe_unused]]const FLEXSPI_Type *base)
{
	#if (defined(MIMXRT533S_SERIES)  || defined(MIMXRT555S_SERIES) || defined(MIMXRT595S_cm33_SERIES))
		return 8;
	#elif (defined(MIMXRT633S_SERIES) || defined(MIMXRT685S_cm33_SERIES))
		return 8;
	#elif (defined(MIMXRT1011_SERIES) || defined(MIMXRT1015_SERIES) || defined(MIMXRT1021_SERIES) || defined(MIMXRT1024_SERIES) || \
		   defined(MIMXRT1041_SERIES) || defined(MIMXRT1042_SERIES) || defined(MIMXRT1051_SERIES) || defined(MIMXRT1052_SERIES) || \
		   defined(MIMXRT1061_SERIES) || defined(MIMXRT1062_SERIES) || defined(MIMXRT1064_SERIES))
		return 4;
	#elif (defined(MIMXRT735S_cm33_core0_SERIES) || defined(MIMXRT735S_cm33_core1_SERIES) || \
		   defined(MIMXRT758S_cm33_core0_SERIES) || defined(MIMXRT758S_cm33_core1_SERIES) || \
		   defined(MIMXRT798S_cm33_core0_SERIES) || defined(MIMXRT798S_cm33_core1_SERIES))
		   return 8; // ToDo: Check if this is correct
	#elif (defined(MIMXRT1165_cm7_SERIES) || defined(MIMXRT1166_cm7_SERIES) || defined(MIMXRT1165_cm4_SERIES) || defined(MIMXRT1166_cm4_SERIES) || \
		   defined(MIMXRT1171_SERIES)     || defined(MIMXRT1172_SERIES)     || defined(MIMXRT1173_cm7_SERIES) || defined(MIMXRT1173_cm4_SERIES) || \
		   defined(MIMXRT1175_cm7_SERIES) || defined(MIMXRT1175_cm4_SERIES) || defined(MIMXRT1176_cm7_SERIES) || defined(MIMXRT1176_cm4_SERIES))
			switch (reinterpret_cast<uint32_t>(base))
			{
				case FLEXSPI1_BASE:
					return 4;
				case FLEXSPI2_BASE:
					return 8;
			}
	#elif (defined(MIMXRT1181_SERIES)     || defined(MIMXRT1182_SERIES)     || defined(MIMXRT1187_cm7_SERIES) || defined(MIMXRT1187_cm33_SERIES) ||\
		   defined(MIMXRT1189_cm7_SERIES) || defined(MIMXRT1189_cm33_SERIES))
			switch (reinterpret_cast<uint32_t>(base))
			{
				case FLEXSPI1_BASE:
					return 8;
				case FLEXSPI2_BASE:
					return 4;
			}
	#else
		#error "unknon controller family"
	#endif
	return 0;
}

inline void PrintMemTypeInfor (MemoryType memoryType)
{
	DebugPrintf ("Init Loader for %s\r\n", MemoryTypeName[memoryType]);
}

#endif // defined FLEXSPI || defined FLEXSPI0 || defined FLEXSPI1
#endif // FLEX_SPI_HELPER_H_