INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/FORWARDING_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FORWARDING_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/PIPELINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIPELINE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/INSTR_MEM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTR_MEM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/PIPELINE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIPELINE_tb
