$date
	Thu Oct  9 21:48:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module half_subtractor_tb $end
$var wire 1 ! d $end
$var wire 1 " b_out $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module inst $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " b_out $end
$var wire 1 ! d $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#5
1!
1"
1$
#10
0"
0$
1#
#15
0!
1$
#20
