
---------- Begin Simulation Statistics ----------
final_tick                                55100072500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 626762                       # Simulator instruction rate (inst/s)
host_mem_usage                                 718564                       # Number of bytes of host memory used
host_op_rate                                   996370                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    46.54                       # Real time elapsed on the host
host_tick_rate                             1183865375                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    29170998                       # Number of instructions simulated
sim_ops                                      46373553                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.055100                       # Number of seconds simulated
sim_ticks                                 55100072500                       # Number of ticks simulated
system.cpu.Branches                           2495132                       # Number of branches fetched
system.cpu.committedInsts                    29170998                       # Number of instructions committed
system.cpu.committedOps                      46373553                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        110200145                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               110200144.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads              8950376                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            15259866                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1393684                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                9130444                       # Number of float alu accesses
system.cpu.num_fp_insts                       9130444                       # number of float instructions
system.cpu.num_fp_register_reads              9979372                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             8007910                       # number of times the floating registers were written
system.cpu.num_func_calls                      268670                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              40720266                       # Number of integer alu accesses
system.cpu.num_int_insts                     40720266                       # number of integer instructions
system.cpu.num_int_register_reads            89201624                       # number of times the integer registers were read
system.cpu.num_int_register_writes           34379465                       # number of times the integer registers were written
system.cpu.num_load_insts                    12199932                       # Number of load instructions
system.cpu.num_mem_refs                      14543357                       # number of memory refs
system.cpu.num_store_insts                    2343425                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                221829      0.48%      0.48% # Class of executed instruction
system.cpu.op_class::IntAlu                  25303820     54.56%     55.04% # Class of executed instruction
system.cpu.op_class::IntMult                  1092368      2.36%     57.40% # Class of executed instruction
system.cpu.op_class::IntDiv                     35967      0.08%     57.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2044676      4.41%     61.89% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1184      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6636      0.01%     61.90% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     61.90% # Class of executed instruction
system.cpu.op_class::SimdAlu                   618073      1.33%     63.23% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.23% # Class of executed instruction
system.cpu.op_class::SimdCvt                    13882      0.03%     63.26% # Class of executed instruction
system.cpu.op_class::SimdMisc                  291058      0.63%     63.89% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.89% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.89% # Class of executed instruction
system.cpu.op_class::SimdShift                    401      0.00%     63.89% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.89% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     63.89% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              945420      2.04%     65.93% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     65.93% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     65.93% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              142000      0.31%     66.24% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv               28470      0.06%     66.30% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.30% # Class of executed instruction
system.cpu.op_class::SimdFloatMult            1084700      2.34%     68.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                 90      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::MemRead                  9630585     20.77%     89.41% # Class of executed instruction
system.cpu.op_class::MemWrite                 1502591      3.24%     92.65% # Class of executed instruction
system.cpu.op_class::FloatMemRead             2569347      5.54%     98.19% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             840834      1.81%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46373931                       # Class of executed instruction
system.cpu.workload.numSyscalls                    80                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3057                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         18538                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        10350                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          960                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        26800                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            960                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     14528672                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14528672                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     14528672                       # number of overall hits
system.cpu.dcache.overall_hits::total        14528672                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        14446                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14446                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        14446                       # number of overall misses
system.cpu.dcache.overall_misses::total         14446                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1117098000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1117098000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1117098000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1117098000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     14543118                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     14543118                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     14543118                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     14543118                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000993                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000993                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000993                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000993                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77329.226083                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77329.226083                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77329.226083                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77329.226083                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2054                       # number of writebacks
system.cpu.dcache.writebacks::total              2054                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        14446                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14446                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14446                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14446                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1102652000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1102652000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1102652000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1102652000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000993                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000993                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000993                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000993                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76329.226083                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76329.226083                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76329.226083                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76329.226083                       # average overall mshr miss latency
system.cpu.dcache.replacements                  10350                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     12190554                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12190554                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9218                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9218                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    710554500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    710554500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     12199772                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12199772                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000756                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000756                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77083.369494                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77083.369494                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         9218                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9218                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    701336500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    701336500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000756                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000756                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76083.369494                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76083.369494                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2338118                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2338118                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         5228                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5228                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    406543500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    406543500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2343346                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2343346                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002231                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002231                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77762.719969                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77762.719969                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5228                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5228                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    401315500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    401315500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002231                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002231                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76762.719969                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76762.719969                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  55100072500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4059.683026                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            14543118                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14446                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1006.722830                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4059.683026                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991134                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991134                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          404                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         3505                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         232704334                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        232704334                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  55100072500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    12199984                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2343432                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1334                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           211                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  55100072500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  55100072500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  55100072500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     39295693                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         39295693                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     39295693                       # number of overall hits
system.cpu.icache.overall_hits::total        39295693                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2004                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2004                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2004                       # number of overall misses
system.cpu.icache.overall_misses::total          2004                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    158645500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    158645500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    158645500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    158645500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     39297697                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     39297697                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     39297697                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     39297697                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000051                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000051                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000051                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000051                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79164.421158                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79164.421158                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79164.421158                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79164.421158                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2004                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2004                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2004                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2004                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    156641500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    156641500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    156641500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    156641500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78164.421158                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78164.421158                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78164.421158                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78164.421158                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     39295693                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        39295693                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2004                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2004                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    158645500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    158645500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     39297697                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     39297697                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79164.421158                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79164.421158                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2004                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2004                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    156641500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    156641500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78164.421158                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78164.421158                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  55100072500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1696.075376                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            39297697                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2004                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19609.629242                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1696.075376                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.414081                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.414081                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         2004                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1784                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.489258                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         628765156                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        628765156                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  55100072500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    39297824                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           433                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  55100072500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  55100072500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  55100072500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  55100072500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.data                  969                       # number of demand (read+write) hits
system.l2.demand_hits::total                      969                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.data                 969                       # number of overall hits
system.l2.overall_hits::total                     969                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2004                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              13477                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15481                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2004                       # number of overall misses
system.l2.overall_misses::.cpu.data             13477                       # number of overall misses
system.l2.overall_misses::total                 15481                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    153633000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1070808500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1224441500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    153633000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1070808500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1224441500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2004                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            14446                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                16450                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2004                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           14446                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               16450                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.932923                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.941094                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.932923                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.941094                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76663.173653                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79454.515100                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79093.178735                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76663.173653                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79454.515100                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79093.178735                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 720                       # number of writebacks
system.l2.writebacks::total                       720                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2004                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         13477                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15481                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2004                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        13477                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15481                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    133593000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    936038500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1069631500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    133593000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    936038500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1069631500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.932923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.941094                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.932923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.941094                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66663.173653                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69454.515100                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69093.178735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66663.173653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69454.515100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69093.178735                       # average overall mshr miss latency
system.l2.replacements                           3678                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2054                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2054                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2054                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2054                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          339                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           339                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                91                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    91                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            5137                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5137                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    392518000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     392518000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          5228                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5228                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.982594                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.982594                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76409.966907                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76409.966907                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         5137                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5137                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    341148000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    341148000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.982594                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.982594                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66409.966907                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66409.966907                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst         2004                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2004                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    153633000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    153633000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2004                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2004                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76663.173653                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76663.173653                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2004                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2004                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    133593000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    133593000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66663.173653                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66663.173653                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           878                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               878                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         8340                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8340                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    678290500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    678290500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         9218                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9218                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.904752                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.904752                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81329.796163                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81329.796163                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         8340                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8340                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    594890500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    594890500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.904752                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.904752                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71329.796163                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71329.796163                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  55100072500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 10946.209967                       # Cycle average of tags in use
system.l2.tags.total_refs                       26461                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15613                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.694806                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.432835                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1399.901813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      9510.875320                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.085443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.580498                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.668104                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         11935                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          440                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11202                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.728455                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     42413                       # Number of tag accesses
system.l2.tags.data_accesses                    42413                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  55100072500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       720.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     13473.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.050841948500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           41                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           41                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               45799                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                654                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15481                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        720                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15481                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      720                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.26                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15481                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  720                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   15477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           41                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     368.682927                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     52.330973                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1625.083512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            37     90.24%     90.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            2      4.88%     95.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      2.44%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            1      2.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            41                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           41                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.829268                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.800785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.997558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               24     58.54%     58.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               17     41.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            41                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  990784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                46080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     17.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   55099998500                       # Total gap between requests
system.mem_ctrls.avgGap                    3401024.54                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       128256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       862272                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        44160                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2327692.037065831479                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 15649199.009674623609                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 801450.851085540722                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2004                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        13477                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          720                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     51780000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    385534750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 848437349500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25838.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28606.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 1178385207.64                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       128256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       862528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        990784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       128256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       128256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        46080                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        46080                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2004                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        13477                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          15481                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          720                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           720                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2327692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     15653845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         17981537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2327692                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2327692                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       836297                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          836297                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       836297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2327692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     15653845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        18817834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                15477                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 690                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1316                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1025                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1032                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          883                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1155                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          957                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1097                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          894                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          769                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          752                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          981                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          872                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          969                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          925                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1078                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           94                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           61                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          125                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           64                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          152                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          100                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6           11                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           25                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           36                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               147121000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              77385000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          437314750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9505.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28255.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               10329                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                590                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            66.74                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           85.51                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         5238                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   197.119511                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   123.526360                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   247.805425                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2758     52.65%     52.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1354     25.85%     78.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          401      7.66%     86.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          170      3.25%     89.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          104      1.99%     91.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           77      1.47%     92.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           66      1.26%     94.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           52      0.99%     95.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          256      4.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         5238                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                990528                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              44160                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               17.976891                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.801451                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.15                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               67.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  55100072500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        20141940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        10686720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       59683260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       3189420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4349192640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2940350700                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  18682343040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   26065587720                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   473.059046                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  48542685500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1839760000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4717627000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        17328780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         9191490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       50822520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy        412380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4349192640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2635600770                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  18938974560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   26001523140                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   471.896351                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  49211092250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1839760000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4049220250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  55100072500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10344                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          720                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2337                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5137                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5137                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10344                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        34019                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        34019                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  34019                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1036864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1036864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1036864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15481                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15481    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15481                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  55100072500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            21427000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           82772250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             11222                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2774                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11254                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5228                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5228                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2004                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9218                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4008                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        39242                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 43250                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       128256                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1056000                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1184256                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            3678                       # Total snoops (count)
system.tol2bus.snoopTraffic                     46080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            20128                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.047695                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.213125                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  19168     95.23%     95.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    960      4.77%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              20128                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  55100072500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           15454000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3006000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          21669000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
