{
	"route__net": 194,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 61,
	"route__wirelength__iter:1": 2786,
	"route__drc_errors__iter:2": 3,
	"route__wirelength__iter:2": 2742,
	"route__drc_errors__iter:3": 5,
	"route__wirelength__iter:3": 2725,
	"route__drc_errors__iter:4": 1,
	"route__wirelength__iter:4": 2724,
	"route__drc_errors__iter:5": 0,
	"route__wirelength__iter:5": 2720,
	"route__drc_errors": 0,
	"route__wirelength": 2720,
	"route__vias": 1094,
	"route__vias__singlecut": 1094,
	"route__vias__multicut": 0,
	"design__io": 15,
	"design__die__area": 5319.27,
	"design__core__area": 3077.95,
	"design__instance__count": 230,
	"design__instance__area": 1956.88,
	"design__instance__count__stdcell": 230,
	"design__instance__area__stdcell": 1956.88,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.635772,
	"design__instance__utilization__stdcell": 0.635772,
	"design__instance__count__class:fill_cell": 40,
	"design__instance__count__class:tap_cell": 44,
	"design__instance__count__class:clock_buffer": 7,
	"design__instance__count__class:timing_repair_buffer": 37,
	"design__instance__count__class:inverter": 39,
	"design__instance__count__class:clock_inverter": 1,
	"design__instance__count__class:sequential_cell": 31,
	"design__instance__count__class:multi_input_combinational_cell": 71,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}