// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright (C) Telechips Inc.
 */

#ifndef __TCC_HCD_H__
#define __TCC_HCD_H__

#define Hw37	(1LL << 37)
#define Hw36	(1LL << 36)
#define Hw35	(1LL << 35)
#define Hw34	(1LL << 34)
#define Hw33	(1LL << 33)
#define Hw32	(1LL << 32)
#define Hw31	(0x80000000U)
#define Hw30	(0x40000000U)
#define Hw29	(0x20000000U)
#define Hw28	(0x10000000U)
#define Hw27	(0x08000000U)
#define Hw26	(0x04000000U)
#define Hw25	(0x02000000U)
#define Hw24	(0x01000000U)
#define Hw23	(0x00800000U)
#define Hw22	(0x00400000U)
#define Hw21	(0x00200000U)
#define Hw20	(0x00100000U)
#define Hw19	(0x00080000U)
#define Hw18	(0x00040000U)
#define Hw17	(0x00020000U)
#define Hw16	(0x00010000U)
#define Hw15	(0x00008000U)
#define Hw14	(0x00004000U)
#define Hw13	(0x00002000U)
#define Hw12	(0x00001000U)
#define Hw11	(0x00000800U)
#define Hw10	(0x00000400U)
#define Hw9	(0x00000200U)
#define Hw8	(0x00000100U)
#define Hw7	(0x00000080U)
#define Hw6	(0x00000040U)
#define Hw5	(0x00000020U)
#define Hw4	(0x00000010U)
#define Hw3	(0x00000008U)
#define Hw2	(0x00000004U)
#define Hw1	(0x00000002U)
#define Hw0	(0x00000001U)
#define HwZERO	(0x00000000U)

#define ENABLE  (1)
#define DISABLE (0)

#define ON	(1)
#define OFF	(0)

#define FALSE	(0)
#define TRUE	(1)

#define BITSET(X, MASK)                 ((X) |= (uint32_t)(MASK))
#define BITCLR(X, MASK)                 ((X) &= ~((uint32_t)(MASK)))
#define BITXOR(X, MASK)                 ((X) ^= (uint32_t)(MASK))
#define BITCSET(X, CMASK, SMASK)        ((X) = ((((uint32_t)(X)) &	\
				               ~((uint32_t)(CMASK))) |	\
			                       ((uint32_t)(SMASK))))
#define BITSCLR(X, SMASK, CMASK)        ((X) = ((((uint32_t)(X)) |	\
				               ((uint32_t)(SMASK))) &	\
			                       ~((uint32_t)(CMASK))))
#define ISZERO(X, MASK)                 (!(((uint32_t)(X)) & ((uint32_t)(MASK))))
#define ISSET(X, MASK)                  ((ulong)(X) & ((ulong)(MASK)))

/* USB OHCI */
struct TCC_OHCI {
	// 0x000  R    0x00000010   // Control and status registers
	volatile ulong HcRevision;
	// 0x004  R/W  0x00000000
	volatile ulong HcControl;
	// 0x008  R/W  0x00000000
	volatile ulong HcCommandStatus;
	// 0x00C  R/W  0x00000000
	volatile ulong HcInterruptStatus;
	// 0x010  R/W  0x00000000
	volatile ulong HcInterruptEnable;
	// 0x014  R/W  0x00000000
	volatile ulong HcInterruptDisable;
	// 0x018  R/W  0x00000000   // Memory pointer registers
	volatile ulong HcHCCA;
	// 0x01C  R/W  0x00000000
	volatile ulong HcPeriodCurrentED;
	// 0x020  R/W  0x00000000
	volatile ulong HcControlHeadED;
	// 0x024  R/W  0x00000000
	volatile ulong HcControlCurrentED;
	// 0x028  R/W  0x00000000
	volatile ulong HcBulkHeadED;
	// 0x02C  R/W  0x00000000
	volatile ulong HcBulkCurrentED;
	// 0x030  R/W  0x00000000
	volatile ulong HcDoneHead;
	// 0x034  R/W  0x00002EDF   // Frame counter registers
	volatile ulong HcRminterval;
	// 0x038  R/W  0x00000000
	volatile ulong HcFmRemaining;
	// 0x03C  R/W  0x00000000
	volatile ulong HcFmNumber;
	// 0x040  R/W  0x00000000
	volatile ulong HcPeriodStart;
	// 0x044  R/W  0x00000628
	volatile ulong HcLSThreshold;
	// 0x048  R/W  0x02001202   // Root hub registers
	volatile ulong HcRhDescriptorA;
	// 0x04C  R/W  0x00000000
	volatile ulong HcRhDescriptorB;
	// 0x050  R/W  0x00000000
	volatile ulong HcRhStatus;
	// 0x054  R/W  0x00000100
	volatile ulong HcRhPortStatus1;
	// 0x058  R/W  0x00000100
	volatile ulong HcRhPortStatus2;
};

#define TCC_OHCI_PPM_NPS		(1)
#define TCC_OHCI_PPM_GLOBAL		(2)
#define TCC_OHCI_PPM_PERPORT		(3)
#define TCC_OHCI_PPM_MIXED		(4)

#define TCC_OHCI_QUIRK_SUSPEND		(0x800)	/* suspend/resume */

#define TCC_OHCI_UHCRHDA_PSM_PERPORT	(1)

extern ulong usb_hcds_loaded;
extern int32_t ehci_phy_set;

extern int32_t usb_disabled(void);
extern bool of_usb_host_tpl_support(struct device_node *np);
#endif
