Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Mar 27 18:32:28 2019
| Host         : ece13 running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file uart_top_control_sets_placed.rpt
| Design       : uart_top
| Device       : xc7z010
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|     12 |            2 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              76 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               2 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+---------------------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal       |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------+---------------------------+---------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | clock_divider/divided_clk | debounce1/dbnce1                |                1 |              2 |
|  clk_IBUF_BUFG |                           |                                 |                2 |             12 |
|  clk_IBUF_BUFG |                           | debounce1/dbnce1                |                2 |             12 |
|  clk_IBUF_BUFG |                           | clock_divider/count[10]_i_1_n_0 |                3 |             20 |
|  clk_IBUF_BUFG |                           | debounce1/counter[0]_i_1_n_0    |                6 |             44 |
+----------------+---------------------------+---------------------------------+------------------+----------------+


