

================================================================
== Vivado HLS Report for 'gauss_blur'
================================================================
* Date:           Mon Nov 29 16:19:27 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        course_prj
* Solution:       sol3
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   | 10.00 ns | 9.332 ns |   0.10 ns  |
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+-----------+-----------+---------+----------+---------+
    |  Latency (cycles)  |   Latency (absolute)  |      Interval      | Pipeline|
    |   min   |    max   |    min    |    max    |   min   |    max   |   Type  |
    +---------+----------+-----------+-----------+---------+----------+---------+
    |  3392839|  10792543| 33.928 ms | 0.108 sec |  3392839|  10792543|   none  |
    +---------+----------+-----------+-----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+----------+--------------+-----------+-----------+------+----------+
        |                 |  Latency (cycles)  |   Iteration  |  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |    max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+----------+--------------+-----------+-----------+------+----------+
        |- Loop 1         |       24|        24|             8|          -|          -|     3|    no    |
        | + Loop 1.1      |        6|         6|             2|          -|          -|     3|    no    |
        |- L2             |  3392813|  10792517| 5293 ~ 16837 |          -|          -|   641|    no    |
        | + L1            |     5291|     16835|    11 ~ 35   |          -|          -|   481|    no    |
        |  ++ L1.1        |        6|         6|             2|          -|          -|     3|    no    |
        |  ++ row_loop    |       24|        24|             8|          -|          -|     3|    no    |
        |   +++ col_loop  |        6|         6|             2|          -|          -|     3|    no    |
        +-----------------+---------+----------+--------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 5 
7 --> 8 
8 --> 9 10 
9 --> 8 
10 --> 11 
11 --> 12 6 
12 --> 13 11 
13 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([307200 x i8]* %inImage) nounwind, !map !13"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %gauss_kernel) nounwind, !map !20"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([307200 x i8]* %outImage) nounwind, !map !26"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @gauss_blur_str) nounwind"   --->   Operation 17 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%window = alloca [9 x i8], align 1" [./source/course_prj.c:34]   --->   Operation 18 'alloca' 'window' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%window_addr = getelementptr [9 x i8]* %window, i64 0, i64 2" [./source/course_prj.c:61]   --->   Operation 19 'getelementptr' 'window_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%window_addr_1 = getelementptr [9 x i8]* %window, i64 0, i64 5" [./source/course_prj.c:62]   --->   Operation 20 'getelementptr' 'window_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%window_addr_2 = getelementptr [9 x i8]* %window, i64 0, i64 8" [./source/course_prj.c:63]   --->   Operation 21 'getelementptr' 'window_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel = alloca [9 x i8], align 1" [./source/course_prj.c:35]   --->   Operation 22 'alloca' 'kernel' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%part_buffer_0 = alloca [480 x i8], align 16" [./source/course_prj.c:44]   --->   Operation 23 'alloca' 'part_buffer_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%part_buffer_1 = alloca [480 x i8], align 16" [./source/course_prj.c:44]   --->   Operation 24 'alloca' 'part_buffer_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_1 : Operation 25 [1/1] (1.66ns)   --->   "br label %.loopexit" [./source/course_prj.c:38]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 26 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.93ns)   --->   "%icmp_ln38 = icmp eq i2 %i_0, -1" [./source/course_prj.c:38]   --->   Operation 27 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.58ns)   --->   "%i = add i2 %i_0, 1" [./source/course_prj.c:38]   --->   Operation 29 'add' 'i' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln38, label %.preheader.preheader, label %.preheader5.preheader" [./source/course_prj.c:38]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i2 %i_0 to i5" [./source/course_prj.c:40]   --->   Operation 31 'zext' 'zext_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_0, i2 0)" [./source/course_prj.c:40]   --->   Operation 32 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i4 %tmp_2 to i5" [./source/course_prj.c:40]   --->   Operation 33 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.77ns)   --->   "%sub_ln40 = sub i5 %zext_ln40_1, %zext_ln40" [./source/course_prj.c:40]   --->   Operation 34 'sub' 'sub_ln40' <Predicate = (!icmp_ln38)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.66ns)   --->   "br label %.preheader5" [./source/course_prj.c:39]   --->   Operation 35 'br' <Predicate = (!icmp_ln38)> <Delay = 1.66>
ST_2 : Operation 36 [1/1] (1.66ns)   --->   "br label %.preheader" [./source/course_prj.c:45]   --->   Operation 36 'br' <Predicate = (icmp_ln38)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 4.01>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ %j, %1 ], [ 0, %.preheader5.preheader ]"   --->   Operation 37 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.93ns)   --->   "%icmp_ln39 = icmp eq i2 %j_0, -1" [./source/course_prj.c:39]   --->   Operation 38 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 39 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.58ns)   --->   "%j = add i2 %j_0, 1" [./source/course_prj.c:39]   --->   Operation 40 'add' 'j' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln39, label %.loopexit.loopexit, label %1" [./source/course_prj.c:39]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i2 %j_0 to i5" [./source/course_prj.c:40]   --->   Operation 42 'zext' 'zext_ln40_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.86ns)   --->   "%add_ln40 = add i5 %sub_ln40, %zext_ln40_2" [./source/course_prj.c:40]   --->   Operation 43 'add' 'add_ln40' <Predicate = (!icmp_ln39)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i5 %add_ln40 to i64" [./source/course_prj.c:40]   --->   Operation 44 'sext' 'sext_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%gauss_kernel_addr = getelementptr [9 x i8]* %gauss_kernel, i64 0, i64 %sext_ln40" [./source/course_prj.c:40]   --->   Operation 45 'getelementptr' 'gauss_kernel_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (2.15ns)   --->   "%gauss_kernel_load = load i8* %gauss_kernel_addr, align 1" [./source/course_prj.c:40]   --->   Operation 46 'load' 'gauss_kernel_load' <Predicate = (!icmp_ln39)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 47 'br' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.30>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x i8]* %kernel, i64 0, i64 %sext_ln40" [./source/course_prj.c:40]   --->   Operation 48 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/2] (2.15ns)   --->   "%gauss_kernel_load = load i8* %gauss_kernel_addr, align 1" [./source/course_prj.c:40]   --->   Operation 49 'load' 'gauss_kernel_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_4 : Operation 50 [1/1] (2.15ns)   --->   "store i8 %gauss_kernel_load, i8* %kernel_addr, align 1" [./source/course_prj.c:40]   --->   Operation 50 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br label %.preheader5" [./source/course_prj.c:39]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 4.40>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%row_0 = phi i10 [ %row, %L2_end ], [ 0, %.preheader.preheader ]"   --->   Operation 52 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i10 %row_0 to i11" [./source/course_prj.c:45]   --->   Operation 53 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.70ns)   --->   "%icmp_ln45 = icmp eq i10 %row_0, -383" [./source/course_prj.c:45]   --->   Operation 54 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 641, i64 641, i64 641) nounwind"   --->   Operation 55 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (2.12ns)   --->   "%row = add i10 %row_0, 1" [./source/course_prj.c:45]   --->   Operation 56 'add' 'row' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln45, label %12, label %L2_begin" [./source/course_prj.c:45]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str2) nounwind" [./source/course_prj.c:45]   --->   Operation 58 'specloopname' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str2) nounwind" [./source/course_prj.c:45]   --->   Operation 59 'specregionbegin' 'tmp' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.70ns)   --->   "%icmp_ln49 = icmp ult i10 %row_0, -384" [./source/course_prj.c:49]   --->   Operation 60 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln45)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_3 = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %row_0, i9 0)" [./source/course_prj.c:50]   --->   Operation 61 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i19 %tmp_3 to i20" [./source/course_prj.c:50]   --->   Operation 62 'zext' 'zext_ln50' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_4 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %row_0, i5 0)" [./source/course_prj.c:50]   --->   Operation 63 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i15 %tmp_4 to i20" [./source/course_prj.c:50]   --->   Operation 64 'zext' 'zext_ln50_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (2.25ns)   --->   "%sub_ln50 = sub i20 %zext_ln50, %zext_ln50_2" [./source/course_prj.c:50]   --->   Operation 65 'sub' 'sub_ln50' <Predicate = (!icmp_ln45)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (1.70ns)   --->   "%icmp_ln67 = icmp ne i10 %row_0, 0" [./source/course_prj.c:67]   --->   Operation 66 'icmp' 'icmp_ln67' <Predicate = (!icmp_ln45)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (2.12ns)   --->   "%outrow = add i11 %zext_ln45, -1" [./source/course_prj.c:68]   --->   Operation 67 'add' 'outrow' <Predicate = (!icmp_ln45)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (1.81ns)   --->   "%icmp_ln72 = icmp eq i11 %outrow, 0" [./source/course_prj.c:72]   --->   Operation 68 'icmp' 'icmp_ln72' <Predicate = (!icmp_ln45)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (1.81ns)   --->   "%icmp_ln72_1 = icmp eq i11 %outrow, 639" [./source/course_prj.c:72]   --->   Operation 69 'icmp' 'icmp_ln72_1' <Predicate = (!icmp_ln45)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_5 = call i20 @_ssdm_op_BitConcatenate.i20.i11.i9(i11 %outrow, i9 0)" [./source/course_prj.c:73]   --->   Operation 70 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_6 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %outrow, i5 0)" [./source/course_prj.c:73]   --->   Operation 71 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i16 %tmp_6 to i20" [./source/course_prj.c:73]   --->   Operation 72 'sext' 'sext_ln73' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (2.28ns)   --->   "%sub_ln73 = sub i20 %tmp_5, %sext_ln73" [./source/course_prj.c:73]   --->   Operation 73 'sub' 'sub_ln73' <Predicate = (!icmp_ln45)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (1.66ns)   --->   "br label %2" [./source/course_prj.c:46]   --->   Operation 74 'br' <Predicate = (!icmp_ln45)> <Delay = 1.66>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "ret void" [./source/course_prj.c:82]   --->   Operation 75 'ret' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 5.54>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%col_0 = phi i9 [ 0, %L2_begin ], [ %col, %L1_end ]"   --->   Operation 76 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.58ns)   --->   "%icmp_ln46 = icmp eq i9 %col_0, -31" [./source/course_prj.c:46]   --->   Operation 77 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 481, i64 481, i64 481) nounwind"   --->   Operation 78 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (2.11ns)   --->   "%col = add i9 %col_0, 1" [./source/course_prj.c:46]   --->   Operation 79 'add' 'col' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %L2_end, label %L1_begin" [./source/course_prj.c:46]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i9 %col_0 to i20" [./source/course_prj.c:50]   --->   Operation 81 'zext' 'zext_ln50_3' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (2.28ns)   --->   "%add_ln50 = add i20 %sub_ln50, %zext_ln50_3" [./source/course_prj.c:50]   --->   Operation 82 'add' 'add_ln50' <Predicate = (!icmp_ln46)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i20 %add_ln50 to i64" [./source/course_prj.c:50]   --->   Operation 83 'sext' 'sext_ln50' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%inImage_addr = getelementptr [307200 x i8]* %inImage, i64 0, i64 %sext_ln50" [./source/course_prj.c:50]   --->   Operation 84 'getelementptr' 'inImage_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 85 [2/2] (3.25ns)   --->   "%pixel = load i8* %inImage_addr, align 1" [./source/course_prj.c:50]   --->   Operation 85 'load' 'pixel' <Predicate = (!icmp_ln46)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str2, i32 %tmp) nounwind" [./source/course_prj.c:80]   --->   Operation 86 'specregionend' 'empty_13' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "br label %.preheader" [./source/course_prj.c:45]   --->   Operation 87 'br' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 4.29>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str3) nounwind" [./source/course_prj.c:46]   --->   Operation 88 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str3) nounwind" [./source/course_prj.c:46]   --->   Operation 89 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (1.58ns)   --->   "%icmp_ln49_1 = icmp ult i9 %col_0, -32" [./source/course_prj.c:49]   --->   Operation 90 'icmp' 'icmp_ln49_1' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%and_ln49 = and i1 %icmp_ln49, %icmp_ln49_1" [./source/course_prj.c:49]   --->   Operation 91 'and' 'and_ln49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i9 %col_0 to i64" [./source/course_prj.c:50]   --->   Operation 92 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/2] (3.25ns)   --->   "%pixel = load i8* %inImage_addr, align 1" [./source/course_prj.c:50]   --->   Operation 93 'load' 'pixel' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_7 : Operation 94 [1/1] (1.04ns) (out node of the LUT)   --->   "%select_ln49 = select i1 %and_ln49, i8 %pixel, i8 0" [./source/course_prj.c:49]   --->   Operation 94 'select' 'select_ln49' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (1.66ns)   --->   "br label %3" [./source/course_prj.c:54]   --->   Operation 95 'br' <Predicate = true> <Delay = 1.66>

State 8 <SV = 5> <Delay = 5.79>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%i1_0 = phi i2 [ 0, %L1_begin ], [ %i_1, %4 ]"   --->   Operation 96 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.93ns)   --->   "%icmp_ln54 = icmp eq i2 %i1_0, -1" [./source/course_prj.c:54]   --->   Operation 97 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 98 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (1.58ns)   --->   "%i_1 = add i2 %i1_0, 1" [./source/course_prj.c:54]   --->   Operation 99 'add' 'i_1' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %5, label %4" [./source/course_prj.c:54]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i2 %i1_0 to i5" [./source/course_prj.c:55]   --->   Operation 101 'zext' 'zext_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_7 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0, i2 0)" [./source/course_prj.c:55]   --->   Operation 102 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i4 %tmp_7 to i5" [./source/course_prj.c:55]   --->   Operation 103 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (1.77ns)   --->   "%sub_ln55 = sub i5 %zext_ln55_1, %zext_ln55" [./source/course_prj.c:55]   --->   Operation 104 'sub' 'sub_ln55' <Predicate = (!icmp_ln54)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (1.86ns)   --->   "%add_ln55 = add i5 %sub_ln55, 1" [./source/course_prj.c:55]   --->   Operation 105 'add' 'add_ln55' <Predicate = (!icmp_ln54)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln55_1 = sext i5 %add_ln55 to i64" [./source/course_prj.c:55]   --->   Operation 106 'sext' 'sext_ln55_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%window_addr_3 = getelementptr [9 x i8]* %window, i64 0, i64 %sext_ln55_1" [./source/course_prj.c:55]   --->   Operation 107 'getelementptr' 'window_addr_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (1.86ns)   --->   "%add_ln56 = add i5 %sub_ln55, 2" [./source/course_prj.c:56]   --->   Operation 108 'add' 'add_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i5 %add_ln56 to i64" [./source/course_prj.c:56]   --->   Operation 109 'sext' 'sext_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%window_addr_5 = getelementptr [9 x i8]* %window, i64 0, i64 %sext_ln56" [./source/course_prj.c:56]   --->   Operation 110 'getelementptr' 'window_addr_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 111 [2/2] (2.15ns)   --->   "%window_load = load i8* %window_addr_3, align 1" [./source/course_prj.c:55]   --->   Operation 111 'load' 'window_load' <Predicate = (!icmp_ln54)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_8 : Operation 112 [2/2] (2.15ns)   --->   "%window_load_1 = load i8* %window_addr_5, align 1" [./source/course_prj.c:56]   --->   Operation 112 'load' 'window_load_1' <Predicate = (!icmp_ln54)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %icmp_ln49_1, label %6, label %._crit_edge6" [./source/course_prj.c:60]   --->   Operation 113 'br' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%part_buffer_0_addr = getelementptr [480 x i8]* %part_buffer_0, i64 0, i64 %zext_ln50_1" [./source/course_prj.c:61]   --->   Operation 114 'getelementptr' 'part_buffer_0_addr' <Predicate = (icmp_ln54 & icmp_ln49_1)> <Delay = 0.00>
ST_8 : Operation 115 [2/2] (3.25ns)   --->   "%part_buffer_0_load = load i8* %part_buffer_0_addr, align 1" [./source/course_prj.c:61]   --->   Operation 115 'load' 'part_buffer_0_load' <Predicate = (icmp_ln54 & icmp_ln49_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%part_buffer_1_addr = getelementptr [480 x i8]* %part_buffer_1, i64 0, i64 %zext_ln50_1" [./source/course_prj.c:62]   --->   Operation 116 'getelementptr' 'part_buffer_1_addr' <Predicate = (icmp_ln54 & icmp_ln49_1)> <Delay = 0.00>
ST_8 : Operation 117 [2/2] (3.25ns)   --->   "%part_buffer_1_load = load i8* %part_buffer_1_addr, align 1" [./source/course_prj.c:62]   --->   Operation 117 'load' 'part_buffer_1_load' <Predicate = (icmp_ln54 & icmp_ln49_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_8 : Operation 118 [1/1] (3.25ns)   --->   "store i8 %select_ln49, i8* %part_buffer_1_addr, align 1" [./source/course_prj.c:63]   --->   Operation 118 'store' <Predicate = (icmp_ln54 & icmp_ln49_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_8 : Operation 119 [1/1] (2.15ns)   --->   "store i8 %select_ln49, i8* %window_addr_2, align 1" [./source/course_prj.c:63]   --->   Operation 119 'store' <Predicate = (icmp_ln54 & icmp_ln49_1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>

State 9 <SV = 6> <Delay = 4.30>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i5 %sub_ln55 to i64" [./source/course_prj.c:55]   --->   Operation 120 'sext' 'sext_ln55' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%window_addr_4 = getelementptr [9 x i8]* %window, i64 0, i64 %sext_ln55" [./source/course_prj.c:55]   --->   Operation 121 'getelementptr' 'window_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/2] (2.15ns)   --->   "%window_load = load i8* %window_addr_3, align 1" [./source/course_prj.c:55]   --->   Operation 122 'load' 'window_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_9 : Operation 123 [1/1] (2.15ns)   --->   "store i8 %window_load, i8* %window_addr_4, align 1" [./source/course_prj.c:55]   --->   Operation 123 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_9 : Operation 124 [1/2] (2.15ns)   --->   "%window_load_1 = load i8* %window_addr_5, align 1" [./source/course_prj.c:56]   --->   Operation 124 'load' 'window_load_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_9 : Operation 125 [1/1] (2.15ns)   --->   "store i8 %window_load_1, i8* %window_addr_3, align 1" [./source/course_prj.c:56]   --->   Operation 125 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "br label %3" [./source/course_prj.c:54]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 7.66>
ST_10 : Operation 127 [1/2] (3.25ns)   --->   "%part_buffer_0_load = load i8* %part_buffer_0_addr, align 1" [./source/course_prj.c:61]   --->   Operation 127 'load' 'part_buffer_0_load' <Predicate = (icmp_ln49_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_10 : Operation 128 [1/1] (2.15ns)   --->   "store i8 %part_buffer_0_load, i8* %window_addr, align 1" [./source/course_prj.c:61]   --->   Operation 128 'store' <Predicate = (icmp_ln49_1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_10 : Operation 129 [1/2] (3.25ns)   --->   "%part_buffer_1_load = load i8* %part_buffer_1_addr, align 1" [./source/course_prj.c:62]   --->   Operation 129 'load' 'part_buffer_1_load' <Predicate = (icmp_ln49_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_10 : Operation 130 [1/1] (3.25ns)   --->   "store i8 %part_buffer_1_load, i8* %part_buffer_0_addr, align 1" [./source/course_prj.c:62]   --->   Operation 130 'store' <Predicate = (icmp_ln49_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_10 : Operation 131 [1/1] (2.15ns)   --->   "store i8 %part_buffer_1_load, i8* %window_addr_1, align 1" [./source/course_prj.c:62]   --->   Operation 131 'store' <Predicate = (icmp_ln49_1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "br label %._crit_edge6" [./source/course_prj.c:64]   --->   Operation 132 'br' <Predicate = (icmp_ln49_1)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (1.58ns)   --->   "%icmp_ln67_1 = icmp ne i9 %col_0, 0" [./source/course_prj.c:67]   --->   Operation 133 'icmp' 'icmp_ln67_1' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (0.97ns)   --->   "%and_ln67 = and i1 %icmp_ln67, %icmp_ln67_1" [./source/course_prj.c:67]   --->   Operation 134 'and' 'and_ln67' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %and_ln67, label %7, label %L1_end" [./source/course_prj.c:67]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (2.11ns)   --->   "%outcol = add i9 %col_0, -1" [./source/course_prj.c:69]   --->   Operation 136 'add' 'outcol' <Predicate = (and_ln67)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (1.58ns)   --->   "%icmp_ln72_2 = icmp eq i9 %outcol, 0" [./source/course_prj.c:72]   --->   Operation 137 'icmp' 'icmp_ln72_2' <Predicate = (and_ln67)> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [1/1] (1.58ns)   --->   "%icmp_ln72_3 = icmp eq i9 %outcol, -33" [./source/course_prj.c:72]   --->   Operation 138 'icmp' 'icmp_ln72_3' <Predicate = (and_ln67)> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node or_ln72_2)   --->   "%or_ln72 = or i1 %icmp_ln72, %icmp_ln72_2" [./source/course_prj.c:72]   --->   Operation 139 'or' 'or_ln72' <Predicate = (and_ln67)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node or_ln72_2)   --->   "%or_ln72_1 = or i1 %icmp_ln72_1, %icmp_ln72_3" [./source/course_prj.c:72]   --->   Operation 140 'or' 'or_ln72_1' <Predicate = (and_ln67)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln72_2 = or i1 %or_ln72_1, %or_ln72" [./source/course_prj.c:72]   --->   Operation 141 'or' 'or_ln72_2' <Predicate = (and_ln67)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %or_ln72_2, label %8, label %.preheader12.preheader" [./source/course_prj.c:72]   --->   Operation 142 'br' <Predicate = (and_ln67)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (1.66ns)   --->   "br label %.preheader12" [./source/course_prj.c:14->./source/course_prj.c:75]   --->   Operation 143 'br' <Predicate = (and_ln67 & !or_ln72_2)> <Delay = 1.66>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i9 %outcol to i20" [./source/course_prj.c:73]   --->   Operation 144 'zext' 'zext_ln73' <Predicate = (and_ln67 & or_ln72_2)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (2.28ns)   --->   "%add_ln73 = add i20 %sub_ln73, %zext_ln73" [./source/course_prj.c:73]   --->   Operation 145 'add' 'add_ln73' <Predicate = (and_ln67 & or_ln72_2)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln73_1 = sext i20 %add_ln73 to i64" [./source/course_prj.c:73]   --->   Operation 146 'sext' 'sext_ln73_1' <Predicate = (and_ln67 & or_ln72_2)> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%outImage_addr = getelementptr [307200 x i8]* %outImage, i64 0, i64 %sext_ln73_1" [./source/course_prj.c:73]   --->   Operation 147 'getelementptr' 'outImage_addr' <Predicate = (and_ln67 & or_ln72_2)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (3.25ns)   --->   "store i8 0, i8* %outImage_addr, align 1" [./source/course_prj.c:73]   --->   Operation 148 'store' <Predicate = (and_ln67 & or_ln72_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "br label %11" [./source/course_prj.c:74]   --->   Operation 149 'br' <Predicate = (and_ln67 & or_ln72_2)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 9.11>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%result_0_i = phi i32 [ %result_1_i, %row_loop_end ], [ 0, %.preheader12.preheader ]" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 150 'phi' 'result_0_i' <Predicate = (and_ln67 & !or_ln72_2)> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%i_0_i = phi i2 [ %i_2, %row_loop_end ], [ 0, %.preheader12.preheader ]"   --->   Operation 151 'phi' 'i_0_i' <Predicate = (and_ln67 & !or_ln72_2)> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.93ns)   --->   "%icmp_ln14 = icmp eq i2 %i_0_i, -1" [./source/course_prj.c:14->./source/course_prj.c:75]   --->   Operation 152 'icmp' 'icmp_ln14' <Predicate = (and_ln67 & !or_ln72_2)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 153 'speclooptripcount' 'empty_9' <Predicate = (and_ln67 & !or_ln72_2)> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (1.58ns)   --->   "%i_2 = add i2 %i_0_i, 1" [./source/course_prj.c:14->./source/course_prj.c:75]   --->   Operation 154 'add' 'i_2' <Predicate = (and_ln67 & !or_ln72_2)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %filter.exit, label %row_loop_begin" [./source/course_prj.c:14->./source/course_prj.c:75]   --->   Operation 155 'br' <Predicate = (and_ln67 & !or_ln72_2)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [./source/course_prj.c:14->./source/course_prj.c:75]   --->   Operation 156 'specloopname' <Predicate = (and_ln67 & !or_ln72_2 & !icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [./source/course_prj.c:14->./source/course_prj.c:75]   --->   Operation 157 'specregionbegin' 'tmp_i' <Predicate = (and_ln67 & !or_ln72_2 & !icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i2 %i_0_i to i5" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 158 'zext' 'zext_ln16' <Predicate = (and_ln67 & !or_ln72_2 & !icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_8 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_0_i, i2 0)" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 159 'bitconcatenate' 'tmp_8' <Predicate = (and_ln67 & !or_ln72_2 & !icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i4 %tmp_8 to i5" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 160 'zext' 'zext_ln16_1' <Predicate = (and_ln67 & !or_ln72_2 & !icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (1.77ns)   --->   "%sub_ln16 = sub i5 %zext_ln16_1, %zext_ln16" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 161 'sub' 'sub_ln16' <Predicate = (and_ln67 & !or_ln72_2 & !icmp_ln14)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [1/1] (1.66ns)   --->   "br label %9" [./source/course_prj.c:15->./source/course_prj.c:75]   --->   Operation 162 'br' <Predicate = (and_ln67 & !or_ln72_2 & !icmp_ln14)> <Delay = 1.66>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %result_0_i, i32 31)" [./source/course_prj.c:21->./source/course_prj.c:75]   --->   Operation 163 'bitselect' 'tmp_9' <Predicate = (and_ln67 & !or_ln72_2 & icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (2.70ns)   --->   "%sub_ln21 = sub i32 0, %result_0_i" [./source/course_prj.c:21->./source/course_prj.c:75]   --->   Operation 164 'sub' 'sub_ln21' <Predicate = (and_ln67 & !or_ln72_2 & icmp_ln14)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln21_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sub_ln21, i32 4, i32 11)" [./source/course_prj.c:21->./source/course_prj.c:75]   --->   Operation 165 'partselect' 'trunc_ln21_1' <Predicate = (and_ln67 & !or_ln72_2 & icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (2.11ns)   --->   "%sub_ln21_1 = sub i8 0, %trunc_ln21_1" [./source/course_prj.c:21->./source/course_prj.c:75]   --->   Operation 166 'sub' 'sub_ln21_1' <Predicate = (and_ln67 & !or_ln72_2 & icmp_ln14)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln21_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %result_0_i, i32 4, i32 11)" [./source/course_prj.c:21->./source/course_prj.c:75]   --->   Operation 167 'partselect' 'trunc_ln21_2' <Predicate = (and_ln67 & !or_ln72_2 & icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (1.04ns)   --->   "%select_ln21 = select i1 %tmp_9, i8 %sub_ln21_1, i8 %trunc_ln21_2" [./source/course_prj.c:21->./source/course_prj.c:75]   --->   Operation 168 'select' 'select_ln21' <Predicate = (and_ln67 & !or_ln72_2 & icmp_ln14)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i9 %outcol to i20" [./source/course_prj.c:75]   --->   Operation 169 'zext' 'zext_ln75' <Predicate = (and_ln67 & !or_ln72_2 & icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (2.28ns)   --->   "%add_ln75 = add i20 %sub_ln73, %zext_ln75" [./source/course_prj.c:75]   --->   Operation 170 'add' 'add_ln75' <Predicate = (and_ln67 & !or_ln72_2 & icmp_ln14)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i20 %add_ln75 to i64" [./source/course_prj.c:75]   --->   Operation 171 'sext' 'sext_ln75' <Predicate = (and_ln67 & !or_ln72_2 & icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%outImage_addr_1 = getelementptr [307200 x i8]* %outImage, i64 0, i64 %sext_ln75" [./source/course_prj.c:75]   --->   Operation 172 'getelementptr' 'outImage_addr_1' <Predicate = (and_ln67 & !or_ln72_2 & icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (3.25ns)   --->   "store i8 %select_ln21, i8* %outImage_addr_1, align 1" [./source/course_prj.c:75]   --->   Operation 173 'store' <Predicate = (and_ln67 & !or_ln72_2 & icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 174 'br' <Predicate = (and_ln67 & !or_ln72_2 & icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "br label %L1_end" [./source/course_prj.c:77]   --->   Operation 175 'br' <Predicate = (and_ln67 & icmp_ln14) | (and_ln67 & or_ln72_2)> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str3, i32 %tmp_1) nounwind" [./source/course_prj.c:79]   --->   Operation 176 'specregionend' 'empty_12' <Predicate = (icmp_ln14) | (or_ln72_2) | (!and_ln67)> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "br label %2" [./source/course_prj.c:46]   --->   Operation 177 'br' <Predicate = (icmp_ln14) | (or_ln72_2) | (!and_ln67)> <Delay = 0.00>

State 12 <SV = 8> <Delay = 4.01>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%result_1_i = phi i32 [ %result_0_i, %row_loop_begin ], [ %result, %10 ]"   --->   Operation 178 'phi' 'result_1_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%j_0_i = phi i2 [ 0, %row_loop_begin ], [ %j_1, %10 ]"   --->   Operation 179 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.93ns)   --->   "%icmp_ln15 = icmp eq i2 %j_0_i, -1" [./source/course_prj.c:15->./source/course_prj.c:75]   --->   Operation 180 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 181 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (1.58ns)   --->   "%j_1 = add i2 %j_0_i, 1" [./source/course_prj.c:15->./source/course_prj.c:75]   --->   Operation 182 'add' 'j_1' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %row_loop_end, label %10" [./source/course_prj.c:15->./source/course_prj.c:75]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln16_5 = zext i2 %j_0_i to i5" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 184 'zext' 'zext_ln16_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (1.86ns)   --->   "%add_ln16 = add i5 %sub_ln16, %zext_ln16_5" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 185 'add' 'add_ln16' <Predicate = (!icmp_ln15)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i5 %add_ln16 to i64" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 186 'sext' 'sext_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%window_addr_6 = getelementptr [9 x i8]* %window, i64 0, i64 %sext_ln16" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 187 'getelementptr' 'window_addr_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%kernel_addr_1 = getelementptr [9 x i8]* %kernel, i64 0, i64 %sext_ln16" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 188 'getelementptr' 'kernel_addr_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 189 [2/2] (2.15ns)   --->   "%window_load_2 = load i8* %window_addr_6, align 1" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 189 'load' 'window_load_2' <Predicate = (!icmp_ln15)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_12 : Operation 190 [2/2] (2.15ns)   --->   "%kernel_load = load i8* %kernel_addr_1, align 1" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 190 'load' 'kernel_load' <Predicate = (!icmp_ln15)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_i) nounwind" [./source/course_prj.c:18->./source/course_prj.c:75]   --->   Operation 191 'specregionend' 'empty_11' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "br label %.preheader12" [./source/course_prj.c:14->./source/course_prj.c:75]   --->   Operation 192 'br' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 13 <SV = 9> <Delay = 9.33>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [./source/course_prj.c:15->./source/course_prj.c:75]   --->   Operation 193 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 194 [1/2] (2.15ns)   --->   "%window_load_2 = load i8* %window_addr_6, align 1" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 194 'load' 'window_load_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i8 %window_load_2 to i16" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 195 'zext' 'zext_ln16_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 196 [1/2] (2.15ns)   --->   "%kernel_load = load i8* %kernel_addr_1, align 1" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 196 'load' 'kernel_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln16_3 = zext i8 %kernel_load to i16" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 197 'zext' 'zext_ln16_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (3.36ns) (grouped into DSP with root node result)   --->   "%mul_ln16 = mul i16 %zext_ln16_3, %zext_ln16_2" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 198 'mul' 'mul_ln16' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 199 [1/1] (0.00ns) (grouped into DSP with root node result)   --->   "%zext_ln16_4 = zext i16 %mul_ln16 to i32" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 199 'zext' 'zext_ln16_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 200 [1/1] (3.82ns) (root node of the DSP)   --->   "%result = add nsw i32 %result_1_i, %zext_ln16_4" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 200 'add' 'result' <Predicate = true> <Delay = 3.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "br label %9" [./source/course_prj.c:15->./source/course_prj.c:75]   --->   Operation 201 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0.1ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./source/course_prj.c:38) [17]  (1.66 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./source/course_prj.c:38) [17]  (0 ns)
	'sub' operation ('sub_ln40', ./source/course_prj.c:40) [26]  (1.78 ns)

 <State 3>: 4.01ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./source/course_prj.c:39) [29]  (0 ns)
	'add' operation ('add_ln40', ./source/course_prj.c:40) [36]  (1.86 ns)
	'getelementptr' operation ('gauss_kernel_addr', ./source/course_prj.c:40) [38]  (0 ns)
	'load' operation ('gauss_kernel_load', ./source/course_prj.c:40) on array 'gauss_kernel' [40]  (2.15 ns)

 <State 4>: 4.3ns
The critical path consists of the following:
	'load' operation ('gauss_kernel_load', ./source/course_prj.c:40) on array 'gauss_kernel' [40]  (2.15 ns)
	'store' operation ('store_ln40', ./source/course_prj.c:40) of variable 'gauss_kernel_load', ./source/course_prj.c:40 on array 'kernel', ./source/course_prj.c:35 [41]  (2.15 ns)

 <State 5>: 4.41ns
The critical path consists of the following:
	'phi' operation ('row') with incoming values : ('row', ./source/course_prj.c:45) [48]  (0 ns)
	'add' operation ('outrow', ./source/course_prj.c:68) [64]  (2.12 ns)
	'sub' operation ('sub_ln73', ./source/course_prj.c:73) [70]  (2.29 ns)

 <State 6>: 5.54ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', ./source/course_prj.c:46) [73]  (0 ns)
	'add' operation ('add_ln50', ./source/course_prj.c:50) [85]  (2.29 ns)
	'getelementptr' operation ('inImage_addr', ./source/course_prj.c:50) [87]  (0 ns)
	'load' operation ('pixel', ./source/course_prj.c:50) on array 'inImage' [88]  (3.26 ns)

 <State 7>: 4.3ns
The critical path consists of the following:
	'load' operation ('pixel', ./source/course_prj.c:50) on array 'inImage' [88]  (3.26 ns)
	'select' operation ('select_ln49', ./source/course_prj.c:49) [89]  (1.04 ns)

 <State 8>: 5.79ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./source/course_prj.c:54) [92]  (0 ns)
	'sub' operation ('sub_ln55', ./source/course_prj.c:55) [101]  (1.78 ns)
	'add' operation ('add_ln55', ./source/course_prj.c:55) [103]  (1.86 ns)
	'getelementptr' operation ('window_addr_3', ./source/course_prj.c:55) [105]  (0 ns)
	'load' operation ('window_load', ./source/course_prj.c:55) on array 'window', ./source/course_prj.c:34 [110]  (2.15 ns)

 <State 9>: 4.3ns
The critical path consists of the following:
	'load' operation ('window_load', ./source/course_prj.c:55) on array 'window', ./source/course_prj.c:34 [110]  (2.15 ns)
	'store' operation ('store_ln55', ./source/course_prj.c:55) of variable 'window_load', ./source/course_prj.c:55 on array 'window', ./source/course_prj.c:34 [111]  (2.15 ns)

 <State 10>: 7.66ns
The critical path consists of the following:
	'add' operation ('outcol', ./source/course_prj.c:69) [133]  (2.12 ns)
	'add' operation ('add_ln73', ./source/course_prj.c:73) [197]  (2.29 ns)
	'getelementptr' operation ('outImage_addr', ./source/course_prj.c:73) [199]  (0 ns)
	'store' operation ('store_ln73', ./source/course_prj.c:73) of constant 0 on array 'outImage' [200]  (3.26 ns)

 <State 11>: 9.12ns
The critical path consists of the following:
	'phi' operation ('result_0_i', ./source/course_prj.c:16->./source/course_prj.c:75) with incoming values : ('result', ./source/course_prj.c:16->./source/course_prj.c:75) [143]  (0 ns)
	'sub' operation ('sub_ln21', ./source/course_prj.c:21->./source/course_prj.c:75) [184]  (2.7 ns)
	'sub' operation ('sub_ln21_1', ./source/course_prj.c:21->./source/course_prj.c:75) [186]  (2.12 ns)
	'select' operation ('select_ln21', ./source/course_prj.c:21->./source/course_prj.c:75) [188]  (1.04 ns)
	'store' operation ('store_ln75', ./source/course_prj.c:75) of variable 'select_ln21', ./source/course_prj.c:21->./source/course_prj.c:75 on array 'outImage' [193]  (3.26 ns)

 <State 12>: 4.01ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./source/course_prj.c:15->./source/course_prj.c:75) [159]  (0 ns)
	'add' operation ('add_ln16', ./source/course_prj.c:16->./source/course_prj.c:75) [167]  (1.86 ns)
	'getelementptr' operation ('window_addr_6', ./source/course_prj.c:16->./source/course_prj.c:75) [169]  (0 ns)
	'load' operation ('window_load_2', ./source/course_prj.c:16->./source/course_prj.c:75) on array 'window', ./source/course_prj.c:34 [171]  (2.15 ns)

 <State 13>: 9.33ns
The critical path consists of the following:
	'load' operation ('window_load_2', ./source/course_prj.c:16->./source/course_prj.c:75) on array 'window', ./source/course_prj.c:34 [171]  (2.15 ns)
	'mul' operation of DSP[177] ('mul_ln16', ./source/course_prj.c:16->./source/course_prj.c:75) [175]  (3.36 ns)
	'add' operation of DSP[177] ('result', ./source/course_prj.c:16->./source/course_prj.c:75) [177]  (3.82 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
