// Seed: 4090414625
module module_0 (
    input wire id_0,
    input supply0 id_1,
    input tri0 id_2,
    output wor id_3
);
  assign id_3 = 1;
  localparam id_5 = 1;
  assign id_3 = -1;
  assign id_3 = 1'b0;
endmodule
module module_1 #(
    parameter id_7 = 32'd12
) (
    input tri0 id_0,
    input wire id_1,
    output tri id_2,
    input wire id_3
    , id_11,
    inout supply0 id_4,
    input wire id_5,
    input wor id_6,
    input wor _id_7,
    input supply0 id_8
    , id_12,
    input supply0 id_9
);
  logic [-1 : id_7] id_13;
  ;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_8,
      id_4
  );
  assign modCall_1.id_0 = 0;
  assign id_11 = 1'b0 | -1;
  logic id_14 = -1;
  assign id_12 = id_0;
  assign id_11 = id_9;
endmodule
