$date
	Sun Jan  9 15:14:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_alu_8bits $end
$scope module U0 $end
$var wire 8 ! A [7:0] $end
$upscope $end
$upscope $end
$scope module tb_alu_8bits $end
$scope module U0 $end
$var wire 8 " B [7:0] $end
$upscope $end
$upscope $end
$scope module tb_alu_8bits $end
$scope module U0 $end
$var wire 4 # aluop [3:0] $end
$upscope $end
$upscope $end
$scope module tb_alu_8bits $end
$scope module U0 $end
$var wire 8 $ alu_res [7:0] $end
$upscope $end
$upscope $end
$scope module tb_alu_8bits $end
$scope module U0 $end
$var reg 1 % ZF $end
$upscope $end
$upscope $end
$scope module tb_alu_8bits $end
$scope module U0 $end
$var reg 1 & SF $end
$upscope $end
$upscope $end
$scope module tb_alu_8bits $end
$scope module U0 $end
$var reg 1 ' OF $end
$upscope $end
$upscope $end
$scope module tb_alu_8bits $end
$scope module U0 $end
$var reg 1 ( CF $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
b1111111 $
b0 #
b111 "
b1111000 !
$end
#5
1'
1&
0%
b10000000 $
0(
b1000 "
#10
0%
b10000000 $
1&
1(
0'
b11111000 "
b10001000 !
#15
1'
0&
b1111111 $
1(
b11110111 "
#20
0(
1&
b11111111 $
0'
b101 "
b11111010 !
#25
1%
0&
1(
b0 $
b110 "
#30
1&
0%
b10000000 $
0'
0(
b1 #
b1000 "
b10001000 !
#35
1'
0&
0(
b1111111 $
b1001 "
#40
1%
b0 $
0(
0&
0'
b10001000 "
#45
0%
b1 $
b11111001 "
b11111010 !
#50
1(
1&
b11111111 $
b11111011 "
#55
1%
0&
0(
b0 $
b11111010 "
#60
b10 #
b111 "
b1111000 !
#65
0%
b1111000 $
b11 #
b1000 "
#70
b1110111 $
b100 #
b11111000 "
b10001000 !
#75
b1111111 $
b101 #
b11110111 "
#80
b11000000 $
b110 #
b11 "
b1111000 !
#85
b1111 $
b111 #
#90
b11110001 $
b1000 #
b10001000 !
#95
1%
b0 $
b1001 #
b1000 "
b1111000 !
#100
0%
b1 $
b11111000 "
b10001000 !
#105
1%
b0 $
b1010 #
b11111001 "
b11111010 !
#110
0%
b1 $
b11111011 "
#115
