
20-UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002b38  00400000  00400000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000844  20000000  00402b38  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000f0  20000844  0040337c  00010844  2**2
                  ALLOC
  3 .stack        00003004  20000934  0040346c  00010844  2**0
                  ALLOC
  4 .ARM.attributes 0000002a  00000000  00000000  00010844  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  0001086e  2**0
                  CONTENTS, READONLY
  6 .debug_info   0000a80b  00000000  00000000  000108c9  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001bb8  00000000  00000000  0001b0d4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000419a  00000000  00000000  0001cc8c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000960  00000000  00000000  00020e26  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000880  00000000  00000000  00021786  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00005496  00000000  00000000  00022006  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00009f19  00000000  00000000  0002749c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00052a36  00000000  00000000  000313b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001cc4  00000000  00000000  00083dec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003938 	.word	0x20003938
  400004:	00400831 	.word	0x00400831
  400008:	0040082d 	.word	0x0040082d
  40000c:	0040082d 	.word	0x0040082d
  400010:	0040082d 	.word	0x0040082d
  400014:	0040082d 	.word	0x0040082d
  400018:	0040082d 	.word	0x0040082d
	...
  40002c:	0040082d 	.word	0x0040082d
  400030:	0040082d 	.word	0x0040082d
  400034:	00000000 	.word	0x00000000
  400038:	0040082d 	.word	0x0040082d
  40003c:	0040082d 	.word	0x0040082d
  400040:	0040082d 	.word	0x0040082d
  400044:	0040082d 	.word	0x0040082d
  400048:	0040082d 	.word	0x0040082d
  40004c:	0040082d 	.word	0x0040082d
  400050:	0040082d 	.word	0x0040082d
  400054:	0040082d 	.word	0x0040082d
  400058:	0040082d 	.word	0x0040082d
  40005c:	0040082d 	.word	0x0040082d
  400060:	00400be1 	.word	0x00400be1
  400064:	0040082d 	.word	0x0040082d
  400068:	00000000 	.word	0x00000000
  40006c:	004005e5 	.word	0x004005e5
  400070:	004005f9 	.word	0x004005f9
  400074:	0040060d 	.word	0x0040060d
  400078:	0040082d 	.word	0x0040082d
  40007c:	0040082d 	.word	0x0040082d
	...
  400088:	0040082d 	.word	0x0040082d
  40008c:	0040082d 	.word	0x0040082d
  400090:	0040082d 	.word	0x0040082d
  400094:	0040082d 	.word	0x0040082d
  400098:	0040082d 	.word	0x0040082d
  40009c:	00400ce1 	.word	0x00400ce1
  4000a0:	0040082d 	.word	0x0040082d
  4000a4:	0040082d 	.word	0x0040082d
  4000a8:	0040082d 	.word	0x0040082d
  4000ac:	0040082d 	.word	0x0040082d
  4000b0:	0040082d 	.word	0x0040082d
  4000b4:	0040082d 	.word	0x0040082d
  4000b8:	0040082d 	.word	0x0040082d
  4000bc:	0040082d 	.word	0x0040082d
  4000c0:	0040082d 	.word	0x0040082d
  4000c4:	0040082d 	.word	0x0040082d
  4000c8:	0040082d 	.word	0x0040082d

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000844 	.word	0x20000844
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00402b38 	.word	0x00402b38

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	00402b38 	.word	0x00402b38
  40011c:	20000848 	.word	0x20000848
  400120:	00402b38 	.word	0x00402b38
  400124:	00000000 	.word	0x00000000

00400128 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400128:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40012a:	480e      	ldr	r0, [pc, #56]	; (400164 <sysclk_init+0x3c>)
  40012c:	4b0e      	ldr	r3, [pc, #56]	; (400168 <sysclk_init+0x40>)
  40012e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400130:	2000      	movs	r0, #0
  400132:	213e      	movs	r1, #62	; 0x3e
  400134:	4b0d      	ldr	r3, [pc, #52]	; (40016c <sysclk_init+0x44>)
  400136:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400138:	4c0d      	ldr	r4, [pc, #52]	; (400170 <sysclk_init+0x48>)
  40013a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40013c:	2800      	cmp	r0, #0
  40013e:	d0fc      	beq.n	40013a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400140:	4b0c      	ldr	r3, [pc, #48]	; (400174 <sysclk_init+0x4c>)
  400142:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400144:	4a0c      	ldr	r2, [pc, #48]	; (400178 <sysclk_init+0x50>)
  400146:	4b0d      	ldr	r3, [pc, #52]	; (40017c <sysclk_init+0x54>)
  400148:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40014a:	4c0d      	ldr	r4, [pc, #52]	; (400180 <sysclk_init+0x58>)
  40014c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40014e:	2800      	cmp	r0, #0
  400150:	d0fc      	beq.n	40014c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400152:	2010      	movs	r0, #16
  400154:	4b0b      	ldr	r3, [pc, #44]	; (400184 <sysclk_init+0x5c>)
  400156:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400158:	4b0b      	ldr	r3, [pc, #44]	; (400188 <sysclk_init+0x60>)
  40015a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40015c:	4801      	ldr	r0, [pc, #4]	; (400164 <sysclk_init+0x3c>)
  40015e:	4b02      	ldr	r3, [pc, #8]	; (400168 <sysclk_init+0x40>)
  400160:	4798      	blx	r3
  400162:	bd10      	pop	{r4, pc}
  400164:	07270e00 	.word	0x07270e00
  400168:	004009f5 	.word	0x004009f5
  40016c:	00400689 	.word	0x00400689
  400170:	004006dd 	.word	0x004006dd
  400174:	004006ed 	.word	0x004006ed
  400178:	20133f01 	.word	0x20133f01
  40017c:	400e0400 	.word	0x400e0400
  400180:	004006fd 	.word	0x004006fd
  400184:	00400621 	.word	0x00400621
  400188:	004008e1 	.word	0x004008e1

0040018c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  40018c:	b9a8      	cbnz	r0, 4001ba <_read+0x2e>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40018e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400192:	460c      	mov	r4, r1
  400194:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400196:	2a00      	cmp	r2, #0
  400198:	dd0a      	ble.n	4001b0 <_read+0x24>
  40019a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  40019c:	4e08      	ldr	r6, [pc, #32]	; (4001c0 <_read+0x34>)
  40019e:	4d09      	ldr	r5, [pc, #36]	; (4001c4 <_read+0x38>)
  4001a0:	6830      	ldr	r0, [r6, #0]
  4001a2:	4621      	mov	r1, r4
  4001a4:	682b      	ldr	r3, [r5, #0]
  4001a6:	4798      	blx	r3
		ptr++;
  4001a8:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4001aa:	42bc      	cmp	r4, r7
  4001ac:	d1f8      	bne.n	4001a0 <_read+0x14>
  4001ae:	e001      	b.n	4001b4 <_read+0x28>
  4001b0:	f04f 0800 	mov.w	r8, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  4001b4:	4640      	mov	r0, r8
  4001b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  4001ba:	f04f 30ff 	mov.w	r0, #4294967295
  4001be:	4770      	bx	lr
  4001c0:	20000918 	.word	0x20000918
  4001c4:	20000910 	.word	0x20000910

004001c8 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4001c8:	3801      	subs	r0, #1
  4001ca:	2802      	cmp	r0, #2
  4001cc:	d818      	bhi.n	400200 <_write+0x38>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4001ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4001d2:	460e      	mov	r6, r1
  4001d4:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4001d6:	b182      	cbz	r2, 4001fa <_write+0x32>
  4001d8:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4001da:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400214 <_write+0x4c>
  4001de:	4f0c      	ldr	r7, [pc, #48]	; (400210 <_write+0x48>)
  4001e0:	f8d8 0000 	ldr.w	r0, [r8]
  4001e4:	f815 1b01 	ldrb.w	r1, [r5], #1
  4001e8:	683b      	ldr	r3, [r7, #0]
  4001ea:	4798      	blx	r3
  4001ec:	2800      	cmp	r0, #0
  4001ee:	db0a      	blt.n	400206 <_write+0x3e>
  4001f0:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4001f2:	3c01      	subs	r4, #1
  4001f4:	d1f4      	bne.n	4001e0 <_write+0x18>
  4001f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4001fa:	2000      	movs	r0, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  4001fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  400200:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  400204:	4770      	bx	lr
		return -1;
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400206:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  40020a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40020e:	bf00      	nop
  400210:	20000914 	.word	0x20000914
  400214:	20000918 	.word	0x20000918

00400218 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400218:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40021a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40021e:	4b10      	ldr	r3, [pc, #64]	; (400260 <board_init+0x48>)
  400220:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400222:	200b      	movs	r0, #11
  400224:	4c0f      	ldr	r4, [pc, #60]	; (400264 <board_init+0x4c>)
  400226:	47a0      	blx	r4
  400228:	200c      	movs	r0, #12
  40022a:	47a0      	blx	r4
  40022c:	200d      	movs	r0, #13
  40022e:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400230:	2013      	movs	r0, #19
  400232:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400236:	4c0c      	ldr	r4, [pc, #48]	; (400268 <board_init+0x50>)
  400238:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  40023a:	2014      	movs	r0, #20
  40023c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400240:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400242:	2023      	movs	r0, #35	; 0x23
  400244:	4909      	ldr	r1, [pc, #36]	; (40026c <board_init+0x54>)
  400246:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400248:	204c      	movs	r0, #76	; 0x4c
  40024a:	4909      	ldr	r1, [pc, #36]	; (400270 <board_init+0x58>)
  40024c:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  40024e:	4809      	ldr	r0, [pc, #36]	; (400274 <board_init+0x5c>)
  400250:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400254:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400258:	4b07      	ldr	r3, [pc, #28]	; (400278 <board_init+0x60>)
  40025a:	4798      	blx	r3
  40025c:	bd10      	pop	{r4, pc}
  40025e:	bf00      	nop
  400260:	400e1450 	.word	0x400e1450
  400264:	0040070d 	.word	0x0040070d
  400268:	0040037d 	.word	0x0040037d
  40026c:	28000079 	.word	0x28000079
  400270:	28000059 	.word	0x28000059
  400274:	400e0e00 	.word	0x400e0e00
  400278:	004004a1 	.word	0x004004a1

0040027c <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  40027c:	6301      	str	r1, [r0, #48]	; 0x30
  40027e:	4770      	bx	lr

00400280 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400280:	6341      	str	r1, [r0, #52]	; 0x34
  400282:	4770      	bx	lr

00400284 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400284:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400286:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40028a:	d02f      	beq.n	4002ec <pio_set_peripheral+0x68>
  40028c:	d807      	bhi.n	40029e <pio_set_peripheral+0x1a>
  40028e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400292:	d014      	beq.n	4002be <pio_set_peripheral+0x3a>
  400294:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400298:	d01e      	beq.n	4002d8 <pio_set_peripheral+0x54>
  40029a:	b939      	cbnz	r1, 4002ac <pio_set_peripheral+0x28>
  40029c:	4770      	bx	lr
  40029e:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4002a2:	d037      	beq.n	400314 <pio_set_peripheral+0x90>
  4002a4:	d804      	bhi.n	4002b0 <pio_set_peripheral+0x2c>
  4002a6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4002aa:	d029      	beq.n	400300 <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4002ac:	6042      	str	r2, [r0, #4]
  4002ae:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4002b0:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4002b4:	d02e      	beq.n	400314 <pio_set_peripheral+0x90>
  4002b6:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4002ba:	d02b      	beq.n	400314 <pio_set_peripheral+0x90>
  4002bc:	e7f6      	b.n	4002ac <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4002be:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4002c0:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4002c2:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4002c4:	43d3      	mvns	r3, r2
  4002c6:	4021      	ands	r1, r4
  4002c8:	4019      	ands	r1, r3
  4002ca:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4002cc:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4002ce:	6f44      	ldr	r4, [r0, #116]	; 0x74
  4002d0:	4021      	ands	r1, r4
  4002d2:	400b      	ands	r3, r1
  4002d4:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4002d6:	e01a      	b.n	40030e <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4002d8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4002da:	4313      	orrs	r3, r2
  4002dc:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4002de:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4002e0:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4002e2:	400b      	ands	r3, r1
  4002e4:	ea23 0302 	bic.w	r3, r3, r2
  4002e8:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4002ea:	e7df      	b.n	4002ac <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4002ec:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4002ee:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4002f0:	400b      	ands	r3, r1
  4002f2:	ea23 0302 	bic.w	r3, r3, r2
  4002f6:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4002f8:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4002fa:	4313      	orrs	r3, r2
  4002fc:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4002fe:	e7d5      	b.n	4002ac <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400300:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400302:	4313      	orrs	r3, r2
  400304:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400306:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400308:	4313      	orrs	r3, r2
  40030a:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40030c:	e7ce      	b.n	4002ac <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40030e:	6042      	str	r2, [r0, #4]
}
  400310:	f85d 4b04 	ldr.w	r4, [sp], #4
  400314:	4770      	bx	lr
  400316:	bf00      	nop

00400318 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400318:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40031a:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  40031e:	bf14      	ite	ne
  400320:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400322:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400324:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400328:	bf14      	ite	ne
  40032a:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  40032c:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  40032e:	f012 0f02 	tst.w	r2, #2
  400332:	d002      	beq.n	40033a <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  400334:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400338:	e004      	b.n	400344 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  40033a:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  40033e:	bf18      	it	ne
  400340:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400344:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400346:	6001      	str	r1, [r0, #0]
  400348:	4770      	bx	lr
  40034a:	bf00      	nop

0040034c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40034c:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40034e:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400350:	9c01      	ldr	r4, [sp, #4]
  400352:	b10c      	cbz	r4, 400358 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  400354:	6641      	str	r1, [r0, #100]	; 0x64
  400356:	e000      	b.n	40035a <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400358:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40035a:	b10b      	cbz	r3, 400360 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  40035c:	6501      	str	r1, [r0, #80]	; 0x50
  40035e:	e000      	b.n	400362 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400360:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400362:	b10a      	cbz	r2, 400368 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  400364:	6301      	str	r1, [r0, #48]	; 0x30
  400366:	e000      	b.n	40036a <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400368:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  40036a:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  40036c:	6001      	str	r1, [r0, #0]
}
  40036e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400372:	4770      	bx	lr

00400374 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400374:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400376:	4770      	bx	lr

00400378 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400378:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40037a:	4770      	bx	lr

0040037c <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  40037c:	b570      	push	{r4, r5, r6, lr}
  40037e:	b082      	sub	sp, #8
  400380:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400382:	0943      	lsrs	r3, r0, #5
  400384:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400388:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40038c:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  40038e:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400392:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400396:	d047      	beq.n	400428 <pio_configure_pin+0xac>
  400398:	d809      	bhi.n	4003ae <pio_configure_pin+0x32>
  40039a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40039e:	d021      	beq.n	4003e4 <pio_configure_pin+0x68>
  4003a0:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4003a4:	d02f      	beq.n	400406 <pio_configure_pin+0x8a>
  4003a6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4003aa:	d16f      	bne.n	40048c <pio_configure_pin+0x110>
  4003ac:	e009      	b.n	4003c2 <pio_configure_pin+0x46>
  4003ae:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4003b2:	d055      	beq.n	400460 <pio_configure_pin+0xe4>
  4003b4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4003b8:	d052      	beq.n	400460 <pio_configure_pin+0xe4>
  4003ba:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4003be:	d044      	beq.n	40044a <pio_configure_pin+0xce>
  4003c0:	e064      	b.n	40048c <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4003c2:	f000 001f 	and.w	r0, r0, #31
  4003c6:	2601      	movs	r6, #1
  4003c8:	4086      	lsls	r6, r0
  4003ca:	4620      	mov	r0, r4
  4003cc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4003d0:	4632      	mov	r2, r6
  4003d2:	4b30      	ldr	r3, [pc, #192]	; (400494 <pio_configure_pin+0x118>)
  4003d4:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4003d6:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4003da:	bf14      	ite	ne
  4003dc:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4003de:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4003e0:	2001      	movs	r0, #1
  4003e2:	e054      	b.n	40048e <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4003e4:	f000 001f 	and.w	r0, r0, #31
  4003e8:	2601      	movs	r6, #1
  4003ea:	4086      	lsls	r6, r0
  4003ec:	4620      	mov	r0, r4
  4003ee:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4003f2:	4632      	mov	r2, r6
  4003f4:	4b27      	ldr	r3, [pc, #156]	; (400494 <pio_configure_pin+0x118>)
  4003f6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4003f8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4003fc:	bf14      	ite	ne
  4003fe:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400400:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400402:	2001      	movs	r0, #1
  400404:	e043      	b.n	40048e <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400406:	f000 001f 	and.w	r0, r0, #31
  40040a:	2601      	movs	r6, #1
  40040c:	4086      	lsls	r6, r0
  40040e:	4620      	mov	r0, r4
  400410:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400414:	4632      	mov	r2, r6
  400416:	4b1f      	ldr	r3, [pc, #124]	; (400494 <pio_configure_pin+0x118>)
  400418:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40041a:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40041e:	bf14      	ite	ne
  400420:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400422:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400424:	2001      	movs	r0, #1
  400426:	e032      	b.n	40048e <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400428:	f000 001f 	and.w	r0, r0, #31
  40042c:	2601      	movs	r6, #1
  40042e:	4086      	lsls	r6, r0
  400430:	4620      	mov	r0, r4
  400432:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400436:	4632      	mov	r2, r6
  400438:	4b16      	ldr	r3, [pc, #88]	; (400494 <pio_configure_pin+0x118>)
  40043a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40043c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400440:	bf14      	ite	ne
  400442:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400444:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400446:	2001      	movs	r0, #1
  400448:	e021      	b.n	40048e <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  40044a:	f000 031f 	and.w	r3, r0, #31
  40044e:	2601      	movs	r6, #1
  400450:	4620      	mov	r0, r4
  400452:	fa06 f103 	lsl.w	r1, r6, r3
  400456:	462a      	mov	r2, r5
  400458:	4b0f      	ldr	r3, [pc, #60]	; (400498 <pio_configure_pin+0x11c>)
  40045a:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  40045c:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  40045e:	e016      	b.n	40048e <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400460:	f000 031f 	and.w	r3, r0, #31
  400464:	2601      	movs	r6, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400466:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40046a:	ea05 0106 	and.w	r1, r5, r6
  40046e:	9100      	str	r1, [sp, #0]
  400470:	4620      	mov	r0, r4
  400472:	fa06 f103 	lsl.w	r1, r6, r3
  400476:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  40047a:	bf14      	ite	ne
  40047c:	2200      	movne	r2, #0
  40047e:	2201      	moveq	r2, #1
  400480:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400484:	4c05      	ldr	r4, [pc, #20]	; (40049c <pio_configure_pin+0x120>)
  400486:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400488:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  40048a:	e000      	b.n	40048e <pio_configure_pin+0x112>

	default:
		return 0;
  40048c:	2000      	movs	r0, #0
	}

	return 1;
}
  40048e:	b002      	add	sp, #8
  400490:	bd70      	pop	{r4, r5, r6, pc}
  400492:	bf00      	nop
  400494:	00400285 	.word	0x00400285
  400498:	00400319 	.word	0x00400319
  40049c:	0040034d 	.word	0x0040034d

004004a0 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  4004a0:	b570      	push	{r4, r5, r6, lr}
  4004a2:	b082      	sub	sp, #8
  4004a4:	4606      	mov	r6, r0
  4004a6:	460d      	mov	r5, r1
  4004a8:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4004aa:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  4004ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4004b2:	d038      	beq.n	400526 <pio_configure_pin_group+0x86>
  4004b4:	d809      	bhi.n	4004ca <pio_configure_pin_group+0x2a>
  4004b6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4004ba:	d01c      	beq.n	4004f6 <pio_configure_pin_group+0x56>
  4004bc:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4004c0:	d025      	beq.n	40050e <pio_configure_pin_group+0x6e>
  4004c2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4004c6:	d150      	bne.n	40056a <pio_configure_pin_group+0xca>
  4004c8:	e009      	b.n	4004de <pio_configure_pin_group+0x3e>
  4004ca:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4004ce:	d03a      	beq.n	400546 <pio_configure_pin_group+0xa6>
  4004d0:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4004d4:	d037      	beq.n	400546 <pio_configure_pin_group+0xa6>
  4004d6:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4004da:	d030      	beq.n	40053e <pio_configure_pin_group+0x9e>
  4004dc:	e045      	b.n	40056a <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  4004de:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4004e2:	462a      	mov	r2, r5
  4004e4:	4b22      	ldr	r3, [pc, #136]	; (400570 <pio_configure_pin_group+0xd0>)
  4004e6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4004e8:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4004ec:	bf14      	ite	ne
  4004ee:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4004f0:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4004f2:	2001      	movs	r0, #1
  4004f4:	e03a      	b.n	40056c <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  4004f6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4004fa:	462a      	mov	r2, r5
  4004fc:	4b1c      	ldr	r3, [pc, #112]	; (400570 <pio_configure_pin_group+0xd0>)
  4004fe:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400500:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400504:	bf14      	ite	ne
  400506:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400508:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40050a:	2001      	movs	r0, #1
  40050c:	e02e      	b.n	40056c <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  40050e:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400512:	462a      	mov	r2, r5
  400514:	4b16      	ldr	r3, [pc, #88]	; (400570 <pio_configure_pin_group+0xd0>)
  400516:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400518:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  40051c:	bf14      	ite	ne
  40051e:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400520:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400522:	2001      	movs	r0, #1
  400524:	e022      	b.n	40056c <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400526:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40052a:	462a      	mov	r2, r5
  40052c:	4b10      	ldr	r3, [pc, #64]	; (400570 <pio_configure_pin_group+0xd0>)
  40052e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400530:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400534:	bf14      	ite	ne
  400536:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400538:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40053a:	2001      	movs	r0, #1
  40053c:	e016      	b.n	40056c <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  40053e:	4b0d      	ldr	r3, [pc, #52]	; (400574 <pio_configure_pin_group+0xd4>)
  400540:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400542:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  400544:	e012      	b.n	40056c <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400546:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  40054a:	f004 0301 	and.w	r3, r4, #1
  40054e:	9300      	str	r3, [sp, #0]
  400550:	4630      	mov	r0, r6
  400552:	4629      	mov	r1, r5
  400554:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400558:	bf14      	ite	ne
  40055a:	2200      	movne	r2, #0
  40055c:	2201      	moveq	r2, #1
  40055e:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400562:	4c05      	ldr	r4, [pc, #20]	; (400578 <pio_configure_pin_group+0xd8>)
  400564:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400566:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400568:	e000      	b.n	40056c <pio_configure_pin_group+0xcc>

	default:
		return 0;
  40056a:	2000      	movs	r0, #0
	}

	return 1;
}
  40056c:	b002      	add	sp, #8
  40056e:	bd70      	pop	{r4, r5, r6, pc}
  400570:	00400285 	.word	0x00400285
  400574:	00400319 	.word	0x00400319
  400578:	0040034d 	.word	0x0040034d

0040057c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40057c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400580:	4681      	mov	r9, r0
  400582:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400584:	4b12      	ldr	r3, [pc, #72]	; (4005d0 <pio_handler_process+0x54>)
  400586:	4798      	blx	r3
  400588:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40058a:	4648      	mov	r0, r9
  40058c:	4b11      	ldr	r3, [pc, #68]	; (4005d4 <pio_handler_process+0x58>)
  40058e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400590:	4005      	ands	r5, r0
  400592:	d013      	beq.n	4005bc <pio_handler_process+0x40>
  400594:	4c10      	ldr	r4, [pc, #64]	; (4005d8 <pio_handler_process+0x5c>)
  400596:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  40059a:	6823      	ldr	r3, [r4, #0]
  40059c:	4543      	cmp	r3, r8
  40059e:	d108      	bne.n	4005b2 <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4005a0:	6861      	ldr	r1, [r4, #4]
  4005a2:	4229      	tst	r1, r5
  4005a4:	d005      	beq.n	4005b2 <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4005a6:	68e3      	ldr	r3, [r4, #12]
  4005a8:	4640      	mov	r0, r8
  4005aa:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4005ac:	6863      	ldr	r3, [r4, #4]
  4005ae:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4005b2:	42b4      	cmp	r4, r6
  4005b4:	d002      	beq.n	4005bc <pio_handler_process+0x40>
  4005b6:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4005b8:	2d00      	cmp	r5, #0
  4005ba:	d1ee      	bne.n	40059a <pio_handler_process+0x1e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  4005bc:	4b07      	ldr	r3, [pc, #28]	; (4005dc <pio_handler_process+0x60>)
  4005be:	681b      	ldr	r3, [r3, #0]
  4005c0:	b123      	cbz	r3, 4005cc <pio_handler_process+0x50>
		if (pio_capture_handler) {
  4005c2:	4b07      	ldr	r3, [pc, #28]	; (4005e0 <pio_handler_process+0x64>)
  4005c4:	681b      	ldr	r3, [r3, #0]
  4005c6:	b10b      	cbz	r3, 4005cc <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  4005c8:	4648      	mov	r0, r9
  4005ca:	4798      	blx	r3
  4005cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4005d0:	00400375 	.word	0x00400375
  4005d4:	00400379 	.word	0x00400379
  4005d8:	20000864 	.word	0x20000864
  4005dc:	2000091c 	.word	0x2000091c
  4005e0:	20000860 	.word	0x20000860

004005e4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4005e4:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4005e6:	4802      	ldr	r0, [pc, #8]	; (4005f0 <PIOA_Handler+0xc>)
  4005e8:	210b      	movs	r1, #11
  4005ea:	4b02      	ldr	r3, [pc, #8]	; (4005f4 <PIOA_Handler+0x10>)
  4005ec:	4798      	blx	r3
  4005ee:	bd08      	pop	{r3, pc}
  4005f0:	400e0e00 	.word	0x400e0e00
  4005f4:	0040057d 	.word	0x0040057d

004005f8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4005f8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4005fa:	4802      	ldr	r0, [pc, #8]	; (400604 <PIOB_Handler+0xc>)
  4005fc:	210c      	movs	r1, #12
  4005fe:	4b02      	ldr	r3, [pc, #8]	; (400608 <PIOB_Handler+0x10>)
  400600:	4798      	blx	r3
  400602:	bd08      	pop	{r3, pc}
  400604:	400e1000 	.word	0x400e1000
  400608:	0040057d 	.word	0x0040057d

0040060c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  40060c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40060e:	4802      	ldr	r0, [pc, #8]	; (400618 <PIOC_Handler+0xc>)
  400610:	210d      	movs	r1, #13
  400612:	4b02      	ldr	r3, [pc, #8]	; (40061c <PIOC_Handler+0x10>)
  400614:	4798      	blx	r3
  400616:	bd08      	pop	{r3, pc}
  400618:	400e1200 	.word	0x400e1200
  40061c:	0040057d 	.word	0x0040057d

00400620 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400620:	4a18      	ldr	r2, [pc, #96]	; (400684 <pmc_switch_mck_to_pllack+0x64>)
  400622:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400624:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400628:	4318      	orrs	r0, r3
  40062a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40062c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40062e:	f013 0f08 	tst.w	r3, #8
  400632:	d003      	beq.n	40063c <pmc_switch_mck_to_pllack+0x1c>
  400634:	e009      	b.n	40064a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400636:	3b01      	subs	r3, #1
  400638:	d103      	bne.n	400642 <pmc_switch_mck_to_pllack+0x22>
  40063a:	e01e      	b.n	40067a <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40063c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400640:	4910      	ldr	r1, [pc, #64]	; (400684 <pmc_switch_mck_to_pllack+0x64>)
  400642:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400644:	f012 0f08 	tst.w	r2, #8
  400648:	d0f5      	beq.n	400636 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40064a:	4a0e      	ldr	r2, [pc, #56]	; (400684 <pmc_switch_mck_to_pllack+0x64>)
  40064c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40064e:	f023 0303 	bic.w	r3, r3, #3
  400652:	f043 0302 	orr.w	r3, r3, #2
  400656:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400658:	6e90      	ldr	r0, [r2, #104]	; 0x68
  40065a:	f010 0008 	ands.w	r0, r0, #8
  40065e:	d004      	beq.n	40066a <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400660:	2000      	movs	r0, #0
  400662:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  400664:	3b01      	subs	r3, #1
  400666:	d103      	bne.n	400670 <pmc_switch_mck_to_pllack+0x50>
  400668:	e009      	b.n	40067e <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40066a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40066e:	4905      	ldr	r1, [pc, #20]	; (400684 <pmc_switch_mck_to_pllack+0x64>)
  400670:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400672:	f012 0f08 	tst.w	r2, #8
  400676:	d0f5      	beq.n	400664 <pmc_switch_mck_to_pllack+0x44>
  400678:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  40067a:	2001      	movs	r0, #1
  40067c:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  40067e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400680:	4770      	bx	lr
  400682:	bf00      	nop
  400684:	400e0400 	.word	0x400e0400

00400688 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400688:	b138      	cbz	r0, 40069a <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40068a:	4911      	ldr	r1, [pc, #68]	; (4006d0 <pmc_switch_mainck_to_xtal+0x48>)
  40068c:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40068e:	4a11      	ldr	r2, [pc, #68]	; (4006d4 <pmc_switch_mainck_to_xtal+0x4c>)
  400690:	401a      	ands	r2, r3
  400692:	4b11      	ldr	r3, [pc, #68]	; (4006d8 <pmc_switch_mainck_to_xtal+0x50>)
  400694:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400696:	620b      	str	r3, [r1, #32]
  400698:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40069a:	4a0d      	ldr	r2, [pc, #52]	; (4006d0 <pmc_switch_mainck_to_xtal+0x48>)
  40069c:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40069e:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4006a2:	f023 0303 	bic.w	r3, r3, #3
  4006a6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4006aa:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4006ae:	0209      	lsls	r1, r1, #8
  4006b0:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4006b2:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4006b4:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4006b6:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4006b8:	f013 0f01 	tst.w	r3, #1
  4006bc:	d0fb      	beq.n	4006b6 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4006be:	4a04      	ldr	r2, [pc, #16]	; (4006d0 <pmc_switch_mainck_to_xtal+0x48>)
  4006c0:	6a13      	ldr	r3, [r2, #32]
  4006c2:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4006c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4006ca:	6213      	str	r3, [r2, #32]
  4006cc:	4770      	bx	lr
  4006ce:	bf00      	nop
  4006d0:	400e0400 	.word	0x400e0400
  4006d4:	fec8fffc 	.word	0xfec8fffc
  4006d8:	01370002 	.word	0x01370002

004006dc <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4006dc:	4b02      	ldr	r3, [pc, #8]	; (4006e8 <pmc_osc_is_ready_mainck+0xc>)
  4006de:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4006e0:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4006e4:	4770      	bx	lr
  4006e6:	bf00      	nop
  4006e8:	400e0400 	.word	0x400e0400

004006ec <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4006ec:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4006f0:	4b01      	ldr	r3, [pc, #4]	; (4006f8 <pmc_disable_pllack+0xc>)
  4006f2:	629a      	str	r2, [r3, #40]	; 0x28
  4006f4:	4770      	bx	lr
  4006f6:	bf00      	nop
  4006f8:	400e0400 	.word	0x400e0400

004006fc <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4006fc:	4b02      	ldr	r3, [pc, #8]	; (400708 <pmc_is_locked_pllack+0xc>)
  4006fe:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400700:	f000 0002 	and.w	r0, r0, #2
  400704:	4770      	bx	lr
  400706:	bf00      	nop
  400708:	400e0400 	.word	0x400e0400

0040070c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  40070c:	2822      	cmp	r0, #34	; 0x22
  40070e:	d81e      	bhi.n	40074e <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400710:	281f      	cmp	r0, #31
  400712:	d80c      	bhi.n	40072e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400714:	4b11      	ldr	r3, [pc, #68]	; (40075c <pmc_enable_periph_clk+0x50>)
  400716:	699a      	ldr	r2, [r3, #24]
  400718:	2301      	movs	r3, #1
  40071a:	4083      	lsls	r3, r0
  40071c:	401a      	ands	r2, r3
  40071e:	4293      	cmp	r3, r2
  400720:	d017      	beq.n	400752 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400722:	2301      	movs	r3, #1
  400724:	4083      	lsls	r3, r0
  400726:	4a0d      	ldr	r2, [pc, #52]	; (40075c <pmc_enable_periph_clk+0x50>)
  400728:	6113      	str	r3, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40072a:	2000      	movs	r0, #0
  40072c:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40072e:	4b0b      	ldr	r3, [pc, #44]	; (40075c <pmc_enable_periph_clk+0x50>)
  400730:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400734:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400736:	2301      	movs	r3, #1
  400738:	4083      	lsls	r3, r0
  40073a:	401a      	ands	r2, r3
  40073c:	4293      	cmp	r3, r2
  40073e:	d00a      	beq.n	400756 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400740:	2301      	movs	r3, #1
  400742:	4083      	lsls	r3, r0
  400744:	4a05      	ldr	r2, [pc, #20]	; (40075c <pmc_enable_periph_clk+0x50>)
  400746:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  40074a:	2000      	movs	r0, #0
  40074c:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  40074e:	2001      	movs	r0, #1
  400750:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400752:	2000      	movs	r0, #0
  400754:	4770      	bx	lr
  400756:	2000      	movs	r0, #0
}
  400758:	4770      	bx	lr
  40075a:	bf00      	nop
  40075c:	400e0400 	.word	0x400e0400

00400760 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400760:	b410      	push	{r4}
  400762:	0189      	lsls	r1, r1, #6
  400764:	1843      	adds	r3, r0, r1
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400766:	2402      	movs	r4, #2
  400768:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  40076a:	f04f 31ff 	mov.w	r1, #4294967295
  40076e:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400770:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400772:	605a      	str	r2, [r3, #4]
}
  400774:	f85d 4b04 	ldr.w	r4, [sp], #4
  400778:	4770      	bx	lr
  40077a:	bf00      	nop

0040077c <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  40077c:	0189      	lsls	r1, r1, #6
  40077e:	2305      	movs	r3, #5
  400780:	5043      	str	r3, [r0, r1]
  400782:	4770      	bx	lr

00400784 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400784:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400788:	61ca      	str	r2, [r1, #28]
  40078a:	4770      	bx	lr

0040078c <tc_enable_interrupt>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
	tc_channel->TC_IER = ul_sources;
  40078c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400790:	624a      	str	r2, [r1, #36]	; 0x24
  400792:	4770      	bx	lr

00400794 <tc_get_status>:
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
	return tc_channel->TC_SR;
  400794:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400798:	6a08      	ldr	r0, [r1, #32]
}
  40079a:	4770      	bx	lr

0040079c <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  40079c:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  40079e:	23ac      	movs	r3, #172	; 0xac
  4007a0:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  4007a2:	680b      	ldr	r3, [r1, #0]
  4007a4:	684a      	ldr	r2, [r1, #4]
  4007a6:	fbb3 f3f2 	udiv	r3, r3, r2
  4007aa:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  4007ac:	1e5c      	subs	r4, r3, #1
  4007ae:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  4007b2:	4294      	cmp	r4, r2
  4007b4:	d80a      	bhi.n	4007cc <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  4007b6:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  4007b8:	688b      	ldr	r3, [r1, #8]
  4007ba:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  4007bc:	f240 2302 	movw	r3, #514	; 0x202
  4007c0:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4007c4:	2350      	movs	r3, #80	; 0x50
  4007c6:	6003      	str	r3, [r0, #0]

	return 0;
  4007c8:	2000      	movs	r0, #0
  4007ca:	e000      	b.n	4007ce <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  4007cc:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  4007ce:	f85d 4b04 	ldr.w	r4, [sp], #4
  4007d2:	4770      	bx	lr

004007d4 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4007d4:	6943      	ldr	r3, [r0, #20]
  4007d6:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4007da:	bf1a      	itte	ne
  4007dc:	61c1      	strne	r1, [r0, #28]
	return 0;
  4007de:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  4007e0:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  4007e2:	4770      	bx	lr

004007e4 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4007e4:	6943      	ldr	r3, [r0, #20]
  4007e6:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4007ea:	bf1d      	ittte	ne
  4007ec:	6983      	ldrne	r3, [r0, #24]
  4007ee:	700b      	strbne	r3, [r1, #0]
	return 0;
  4007f0:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  4007f2:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  4007f4:	4770      	bx	lr
  4007f6:	bf00      	nop

004007f8 <usart_enable_interrupt>:
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_enable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
	p_usart->US_IER = ul_sources;
  4007f8:	6081      	str	r1, [r0, #8]
  4007fa:	4770      	bx	lr

004007fc <usart_get_status>:
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
	return p_usart->US_CSR;
  4007fc:	6940      	ldr	r0, [r0, #20]
}
  4007fe:	4770      	bx	lr

00400800 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400800:	6943      	ldr	r3, [r0, #20]
  400802:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400806:	bf1d      	ittte	ne
  400808:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  40080c:	61c1      	strne	r1, [r0, #28]
	return 0;
  40080e:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  400810:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  400812:	4770      	bx	lr

00400814 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400814:	6943      	ldr	r3, [r0, #20]
  400816:	f013 0f01 	tst.w	r3, #1
  40081a:	d005      	beq.n	400828 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40081c:	6983      	ldr	r3, [r0, #24]
  40081e:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400822:	600b      	str	r3, [r1, #0]

	return 0;
  400824:	2000      	movs	r0, #0
  400826:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  400828:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  40082a:	4770      	bx	lr

0040082c <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
	while (1) {
	}
  40082c:	e7fe      	b.n	40082c <Dummy_Handler>
  40082e:	bf00      	nop

00400830 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400830:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  400832:	4b20      	ldr	r3, [pc, #128]	; (4008b4 <Reset_Handler+0x84>)
  400834:	4a20      	ldr	r2, [pc, #128]	; (4008b8 <Reset_Handler+0x88>)
  400836:	429a      	cmp	r2, r3
  400838:	d913      	bls.n	400862 <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  40083a:	4b20      	ldr	r3, [pc, #128]	; (4008bc <Reset_Handler+0x8c>)
  40083c:	4a1d      	ldr	r2, [pc, #116]	; (4008b4 <Reset_Handler+0x84>)
  40083e:	429a      	cmp	r2, r3
  400840:	d21f      	bcs.n	400882 <Reset_Handler+0x52>
  400842:	4611      	mov	r1, r2
  400844:	3204      	adds	r2, #4
  400846:	3303      	adds	r3, #3
  400848:	1a9b      	subs	r3, r3, r2
  40084a:	f023 0303 	bic.w	r3, r3, #3
  40084e:	3304      	adds	r3, #4
  400850:	4a19      	ldr	r2, [pc, #100]	; (4008b8 <Reset_Handler+0x88>)
  400852:	4413      	add	r3, r2
			*pDest++ = *pSrc++;
  400854:	f852 0b04 	ldr.w	r0, [r2], #4
  400858:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  40085c:	429a      	cmp	r2, r3
  40085e:	d1f9      	bne.n	400854 <Reset_Handler+0x24>
  400860:	e00f      	b.n	400882 <Reset_Handler+0x52>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  400862:	4b14      	ldr	r3, [pc, #80]	; (4008b4 <Reset_Handler+0x84>)
  400864:	4a14      	ldr	r2, [pc, #80]	; (4008b8 <Reset_Handler+0x88>)
  400866:	429a      	cmp	r2, r3
  400868:	d20b      	bcs.n	400882 <Reset_Handler+0x52>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  40086a:	4b14      	ldr	r3, [pc, #80]	; (4008bc <Reset_Handler+0x8c>)
  40086c:	4a11      	ldr	r2, [pc, #68]	; (4008b4 <Reset_Handler+0x84>)
  40086e:	1a9a      	subs	r2, r3, r2
  400870:	4813      	ldr	r0, [pc, #76]	; (4008c0 <Reset_Handler+0x90>)
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  400872:	1881      	adds	r1, r0, r2
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  400874:	b12a      	cbz	r2, 400882 <Reset_Handler+0x52>
			*pDest-- = *pSrc--;
  400876:	f851 2904 	ldr.w	r2, [r1], #-4
  40087a:	f843 2d04 	str.w	r2, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  40087e:	4281      	cmp	r1, r0
  400880:	d1f9      	bne.n	400876 <Reset_Handler+0x46>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  400882:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400884:	4b0f      	ldr	r3, [pc, #60]	; (4008c4 <Reset_Handler+0x94>)
  400886:	4a10      	ldr	r2, [pc, #64]	; (4008c8 <Reset_Handler+0x98>)
  400888:	429a      	cmp	r2, r3
  40088a:	d20b      	bcs.n	4008a4 <Reset_Handler+0x74>
  40088c:	1d13      	adds	r3, r2, #4
  40088e:	4a0f      	ldr	r2, [pc, #60]	; (4008cc <Reset_Handler+0x9c>)
  400890:	1ad2      	subs	r2, r2, r3
  400892:	f022 0203 	bic.w	r2, r2, #3
  400896:	441a      	add	r2, r3
  400898:	3b04      	subs	r3, #4
		*pDest++ = 0;
  40089a:	2100      	movs	r1, #0
  40089c:	f843 1b04 	str.w	r1, [r3], #4
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4008a0:	4293      	cmp	r3, r2
  4008a2:	d1fb      	bne.n	40089c <Reset_Handler+0x6c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  4008a4:	4b0a      	ldr	r3, [pc, #40]	; (4008d0 <Reset_Handler+0xa0>)
  4008a6:	4a0b      	ldr	r2, [pc, #44]	; (4008d4 <Reset_Handler+0xa4>)
  4008a8:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  4008aa:	4b0b      	ldr	r3, [pc, #44]	; (4008d8 <Reset_Handler+0xa8>)
  4008ac:	4798      	blx	r3

	/* Branch to main function */
	main();
  4008ae:	4b0b      	ldr	r3, [pc, #44]	; (4008dc <Reset_Handler+0xac>)
  4008b0:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  4008b2:	e7fe      	b.n	4008b2 <Reset_Handler+0x82>
  4008b4:	20000000 	.word	0x20000000
  4008b8:	00402b38 	.word	0x00402b38
  4008bc:	20000844 	.word	0x20000844
  4008c0:	00402b34 	.word	0x00402b34
  4008c4:	20000934 	.word	0x20000934
  4008c8:	20000844 	.word	0x20000844
  4008cc:	20000937 	.word	0x20000937
  4008d0:	e000ed00 	.word	0xe000ed00
  4008d4:	00400000 	.word	0x00400000
  4008d8:	00400f9d 	.word	0x00400f9d
  4008dc:	00400d71 	.word	0x00400d71

004008e0 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  4008e0:	4b3d      	ldr	r3, [pc, #244]	; (4009d8 <SystemCoreClockUpdate+0xf8>)
  4008e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4008e4:	f003 0303 	and.w	r3, r3, #3
  4008e8:	2b03      	cmp	r3, #3
  4008ea:	d85d      	bhi.n	4009a8 <SystemCoreClockUpdate+0xc8>
  4008ec:	e8df f003 	tbb	[pc, r3]
  4008f0:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  4008f4:	4b39      	ldr	r3, [pc, #228]	; (4009dc <SystemCoreClockUpdate+0xfc>)
  4008f6:	695b      	ldr	r3, [r3, #20]
  4008f8:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4008fc:	bf14      	ite	ne
  4008fe:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400902:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400906:	4b36      	ldr	r3, [pc, #216]	; (4009e0 <SystemCoreClockUpdate+0x100>)
  400908:	601a      	str	r2, [r3, #0]
  40090a:	e04d      	b.n	4009a8 <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  40090c:	4b32      	ldr	r3, [pc, #200]	; (4009d8 <SystemCoreClockUpdate+0xf8>)
  40090e:	6a1b      	ldr	r3, [r3, #32]
  400910:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400914:	d003      	beq.n	40091e <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  400916:	4a33      	ldr	r2, [pc, #204]	; (4009e4 <SystemCoreClockUpdate+0x104>)
  400918:	4b31      	ldr	r3, [pc, #196]	; (4009e0 <SystemCoreClockUpdate+0x100>)
  40091a:	601a      	str	r2, [r3, #0]
  40091c:	e044      	b.n	4009a8 <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40091e:	4a32      	ldr	r2, [pc, #200]	; (4009e8 <SystemCoreClockUpdate+0x108>)
  400920:	4b2f      	ldr	r3, [pc, #188]	; (4009e0 <SystemCoreClockUpdate+0x100>)
  400922:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400924:	4b2c      	ldr	r3, [pc, #176]	; (4009d8 <SystemCoreClockUpdate+0xf8>)
  400926:	6a1b      	ldr	r3, [r3, #32]
  400928:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40092c:	2b10      	cmp	r3, #16
  40092e:	d002      	beq.n	400936 <SystemCoreClockUpdate+0x56>
  400930:	2b20      	cmp	r3, #32
  400932:	d004      	beq.n	40093e <SystemCoreClockUpdate+0x5e>
  400934:	e038      	b.n	4009a8 <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400936:	4a2d      	ldr	r2, [pc, #180]	; (4009ec <SystemCoreClockUpdate+0x10c>)
  400938:	4b29      	ldr	r3, [pc, #164]	; (4009e0 <SystemCoreClockUpdate+0x100>)
  40093a:	601a      	str	r2, [r3, #0]
			break;
  40093c:	e034      	b.n	4009a8 <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40093e:	4a29      	ldr	r2, [pc, #164]	; (4009e4 <SystemCoreClockUpdate+0x104>)
  400940:	4b27      	ldr	r3, [pc, #156]	; (4009e0 <SystemCoreClockUpdate+0x100>)
  400942:	601a      	str	r2, [r3, #0]
			break;
  400944:	e030      	b.n	4009a8 <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400946:	4b24      	ldr	r3, [pc, #144]	; (4009d8 <SystemCoreClockUpdate+0xf8>)
  400948:	6a1b      	ldr	r3, [r3, #32]
  40094a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40094e:	d003      	beq.n	400958 <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  400950:	4a24      	ldr	r2, [pc, #144]	; (4009e4 <SystemCoreClockUpdate+0x104>)
  400952:	4b23      	ldr	r3, [pc, #140]	; (4009e0 <SystemCoreClockUpdate+0x100>)
  400954:	601a      	str	r2, [r3, #0]
  400956:	e012      	b.n	40097e <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400958:	4a23      	ldr	r2, [pc, #140]	; (4009e8 <SystemCoreClockUpdate+0x108>)
  40095a:	4b21      	ldr	r3, [pc, #132]	; (4009e0 <SystemCoreClockUpdate+0x100>)
  40095c:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  40095e:	4b1e      	ldr	r3, [pc, #120]	; (4009d8 <SystemCoreClockUpdate+0xf8>)
  400960:	6a1b      	ldr	r3, [r3, #32]
  400962:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400966:	2b10      	cmp	r3, #16
  400968:	d002      	beq.n	400970 <SystemCoreClockUpdate+0x90>
  40096a:	2b20      	cmp	r3, #32
  40096c:	d004      	beq.n	400978 <SystemCoreClockUpdate+0x98>
  40096e:	e006      	b.n	40097e <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400970:	4a1e      	ldr	r2, [pc, #120]	; (4009ec <SystemCoreClockUpdate+0x10c>)
  400972:	4b1b      	ldr	r3, [pc, #108]	; (4009e0 <SystemCoreClockUpdate+0x100>)
  400974:	601a      	str	r2, [r3, #0]
					break;
  400976:	e002      	b.n	40097e <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400978:	4a1a      	ldr	r2, [pc, #104]	; (4009e4 <SystemCoreClockUpdate+0x104>)
  40097a:	4b19      	ldr	r3, [pc, #100]	; (4009e0 <SystemCoreClockUpdate+0x100>)
  40097c:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  40097e:	4b16      	ldr	r3, [pc, #88]	; (4009d8 <SystemCoreClockUpdate+0xf8>)
  400980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400982:	f003 0303 	and.w	r3, r3, #3
  400986:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  400988:	4a13      	ldr	r2, [pc, #76]	; (4009d8 <SystemCoreClockUpdate+0xf8>)
  40098a:	bf07      	ittee	eq
  40098c:	6a93      	ldreq	r3, [r2, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  40098e:	6a92      	ldreq	r2, [r2, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400990:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400992:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  400994:	4812      	ldr	r0, [pc, #72]	; (4009e0 <SystemCoreClockUpdate+0x100>)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  400996:	f3c3 410a 	ubfx	r1, r3, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40099a:	6803      	ldr	r3, [r0, #0]
  40099c:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
  4009a0:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4009a2:	fbb3 f3f2 	udiv	r3, r3, r2
  4009a6:	6003      	str	r3, [r0, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  4009a8:	4b0b      	ldr	r3, [pc, #44]	; (4009d8 <SystemCoreClockUpdate+0xf8>)
  4009aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4009ac:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4009b0:	2b70      	cmp	r3, #112	; 0x70
  4009b2:	d107      	bne.n	4009c4 <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  4009b4:	4a0a      	ldr	r2, [pc, #40]	; (4009e0 <SystemCoreClockUpdate+0x100>)
  4009b6:	6813      	ldr	r3, [r2, #0]
  4009b8:	490d      	ldr	r1, [pc, #52]	; (4009f0 <SystemCoreClockUpdate+0x110>)
  4009ba:	fba1 1303 	umull	r1, r3, r1, r3
  4009be:	085b      	lsrs	r3, r3, #1
  4009c0:	6013      	str	r3, [r2, #0]
  4009c2:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4009c4:	4b04      	ldr	r3, [pc, #16]	; (4009d8 <SystemCoreClockUpdate+0xf8>)
  4009c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  4009c8:	4905      	ldr	r1, [pc, #20]	; (4009e0 <SystemCoreClockUpdate+0x100>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4009ca:	f3c2 1202 	ubfx	r2, r2, #4, #3
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  4009ce:	680b      	ldr	r3, [r1, #0]
  4009d0:	40d3      	lsrs	r3, r2
  4009d2:	600b      	str	r3, [r1, #0]
  4009d4:	4770      	bx	lr
  4009d6:	bf00      	nop
  4009d8:	400e0400 	.word	0x400e0400
  4009dc:	400e1410 	.word	0x400e1410
  4009e0:	20000000 	.word	0x20000000
  4009e4:	00b71b00 	.word	0x00b71b00
  4009e8:	003d0900 	.word	0x003d0900
  4009ec:	007a1200 	.word	0x007a1200
  4009f0:	aaaaaaab 	.word	0xaaaaaaab

004009f4 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  4009f4:	4b1a      	ldr	r3, [pc, #104]	; (400a60 <system_init_flash+0x6c>)
  4009f6:	4298      	cmp	r0, r3
  4009f8:	d807      	bhi.n	400a0a <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4009fa:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  4009fe:	4a19      	ldr	r2, [pc, #100]	; (400a64 <system_init_flash+0x70>)
  400a00:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400a02:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400a06:	6013      	str	r3, [r2, #0]
  400a08:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  400a0a:	4b17      	ldr	r3, [pc, #92]	; (400a68 <system_init_flash+0x74>)
  400a0c:	4298      	cmp	r0, r3
  400a0e:	d806      	bhi.n	400a1e <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400a10:	4b16      	ldr	r3, [pc, #88]	; (400a6c <system_init_flash+0x78>)
  400a12:	4a14      	ldr	r2, [pc, #80]	; (400a64 <system_init_flash+0x70>)
  400a14:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400a16:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400a1a:	6013      	str	r3, [r2, #0]
  400a1c:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  400a1e:	4b14      	ldr	r3, [pc, #80]	; (400a70 <system_init_flash+0x7c>)
  400a20:	4298      	cmp	r0, r3
  400a22:	d806      	bhi.n	400a32 <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400a24:	4b13      	ldr	r3, [pc, #76]	; (400a74 <system_init_flash+0x80>)
  400a26:	4a0f      	ldr	r2, [pc, #60]	; (400a64 <system_init_flash+0x70>)
  400a28:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400a2a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400a2e:	6013      	str	r3, [r2, #0]
  400a30:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  400a32:	4b11      	ldr	r3, [pc, #68]	; (400a78 <system_init_flash+0x84>)
  400a34:	4298      	cmp	r0, r3
  400a36:	d806      	bhi.n	400a46 <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400a38:	4b10      	ldr	r3, [pc, #64]	; (400a7c <system_init_flash+0x88>)
  400a3a:	4a0a      	ldr	r2, [pc, #40]	; (400a64 <system_init_flash+0x70>)
  400a3c:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400a3e:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400a42:	6013      	str	r3, [r2, #0]
  400a44:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  400a46:	4b0e      	ldr	r3, [pc, #56]	; (400a80 <system_init_flash+0x8c>)
  400a48:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400a4a:	bf94      	ite	ls
  400a4c:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400a50:	4b0c      	ldrhi	r3, [pc, #48]	; (400a84 <system_init_flash+0x90>)
  400a52:	4a04      	ldr	r2, [pc, #16]	; (400a64 <system_init_flash+0x70>)
  400a54:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400a56:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400a5a:	6013      	str	r3, [r2, #0]
  400a5c:	4770      	bx	lr
  400a5e:	bf00      	nop
  400a60:	01312cff 	.word	0x01312cff
  400a64:	400e0a00 	.word	0x400e0a00
  400a68:	026259ff 	.word	0x026259ff
  400a6c:	04000100 	.word	0x04000100
  400a70:	039386ff 	.word	0x039386ff
  400a74:	04000200 	.word	0x04000200
  400a78:	04c4b3ff 	.word	0x04c4b3ff
  400a7c:	04000300 	.word	0x04000300
  400a80:	05f5e0ff 	.word	0x05f5e0ff
  400a84:	04000500 	.word	0x04000500

00400a88 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400a88:	4b09      	ldr	r3, [pc, #36]	; (400ab0 <_sbrk+0x28>)
  400a8a:	681b      	ldr	r3, [r3, #0]
  400a8c:	b913      	cbnz	r3, 400a94 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  400a8e:	4a09      	ldr	r2, [pc, #36]	; (400ab4 <_sbrk+0x2c>)
  400a90:	4b07      	ldr	r3, [pc, #28]	; (400ab0 <_sbrk+0x28>)
  400a92:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  400a94:	4b06      	ldr	r3, [pc, #24]	; (400ab0 <_sbrk+0x28>)
  400a96:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400a98:	181a      	adds	r2, r3, r0
  400a9a:	4907      	ldr	r1, [pc, #28]	; (400ab8 <_sbrk+0x30>)
  400a9c:	4291      	cmp	r1, r2
  400a9e:	db04      	blt.n	400aaa <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  400aa0:	4610      	mov	r0, r2
  400aa2:	4a03      	ldr	r2, [pc, #12]	; (400ab0 <_sbrk+0x28>)
  400aa4:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400aa6:	4618      	mov	r0, r3
  400aa8:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  400aaa:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  400aae:	4770      	bx	lr
  400ab0:	200008d4 	.word	0x200008d4
  400ab4:	20003938 	.word	0x20003938
  400ab8:	20027ffc 	.word	0x20027ffc

00400abc <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400abc:	f04f 30ff 	mov.w	r0, #4294967295
  400ac0:	4770      	bx	lr
  400ac2:	bf00      	nop

00400ac4 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400ac4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400ac8:	604b      	str	r3, [r1, #4]

	return 0;
}
  400aca:	2000      	movs	r0, #0
  400acc:	4770      	bx	lr
  400ace:	bf00      	nop

00400ad0 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400ad0:	2001      	movs	r0, #1
  400ad2:	4770      	bx	lr

00400ad4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400ad4:	2000      	movs	r0, #0
  400ad6:	4770      	bx	lr

00400ad8 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400ad8:	b5f0      	push	{r4, r5, r6, r7, lr}
  400ada:	b083      	sub	sp, #12
  400adc:	4605      	mov	r5, r0
  400ade:	460c      	mov	r4, r1
	uint32_t val = 0;
  400ae0:	2300      	movs	r3, #0
  400ae2:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400ae4:	4b18      	ldr	r3, [pc, #96]	; (400b48 <usart_serial_getchar+0x70>)
  400ae6:	4298      	cmp	r0, r3
  400ae8:	d107      	bne.n	400afa <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  400aea:	461f      	mov	r7, r3
  400aec:	4e17      	ldr	r6, [pc, #92]	; (400b4c <usart_serial_getchar+0x74>)
  400aee:	4638      	mov	r0, r7
  400af0:	4621      	mov	r1, r4
  400af2:	47b0      	blx	r6
  400af4:	2800      	cmp	r0, #0
  400af6:	d1fa      	bne.n	400aee <usart_serial_getchar+0x16>
  400af8:	e017      	b.n	400b2a <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400afa:	4b15      	ldr	r3, [pc, #84]	; (400b50 <usart_serial_getchar+0x78>)
  400afc:	4298      	cmp	r0, r3
  400afe:	d107      	bne.n	400b10 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  400b00:	461e      	mov	r6, r3
  400b02:	4d12      	ldr	r5, [pc, #72]	; (400b4c <usart_serial_getchar+0x74>)
  400b04:	4630      	mov	r0, r6
  400b06:	4621      	mov	r1, r4
  400b08:	47a8      	blx	r5
  400b0a:	2800      	cmp	r0, #0
  400b0c:	d1fa      	bne.n	400b04 <usart_serial_getchar+0x2c>
  400b0e:	e018      	b.n	400b42 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400b10:	4b10      	ldr	r3, [pc, #64]	; (400b54 <usart_serial_getchar+0x7c>)
  400b12:	4298      	cmp	r0, r3
  400b14:	d109      	bne.n	400b2a <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  400b16:	461e      	mov	r6, r3
  400b18:	4d0f      	ldr	r5, [pc, #60]	; (400b58 <usart_serial_getchar+0x80>)
  400b1a:	4630      	mov	r0, r6
  400b1c:	a901      	add	r1, sp, #4
  400b1e:	47a8      	blx	r5
  400b20:	2800      	cmp	r0, #0
  400b22:	d1fa      	bne.n	400b1a <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  400b24:	9b01      	ldr	r3, [sp, #4]
  400b26:	7023      	strb	r3, [r4, #0]
  400b28:	e00b      	b.n	400b42 <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400b2a:	4b0c      	ldr	r3, [pc, #48]	; (400b5c <usart_serial_getchar+0x84>)
  400b2c:	429d      	cmp	r5, r3
  400b2e:	d108      	bne.n	400b42 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  400b30:	461e      	mov	r6, r3
  400b32:	4d09      	ldr	r5, [pc, #36]	; (400b58 <usart_serial_getchar+0x80>)
  400b34:	4630      	mov	r0, r6
  400b36:	a901      	add	r1, sp, #4
  400b38:	47a8      	blx	r5
  400b3a:	2800      	cmp	r0, #0
  400b3c:	d1fa      	bne.n	400b34 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  400b3e:	9b01      	ldr	r3, [sp, #4]
  400b40:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400b42:	b003      	add	sp, #12
  400b44:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400b46:	bf00      	nop
  400b48:	400e0600 	.word	0x400e0600
  400b4c:	004007e5 	.word	0x004007e5
  400b50:	400e0800 	.word	0x400e0800
  400b54:	40024000 	.word	0x40024000
  400b58:	00400815 	.word	0x00400815
  400b5c:	40028000 	.word	0x40028000

00400b60 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400b60:	b570      	push	{r4, r5, r6, lr}
  400b62:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400b64:	4b18      	ldr	r3, [pc, #96]	; (400bc8 <usart_serial_putchar+0x68>)
  400b66:	4298      	cmp	r0, r3
  400b68:	d108      	bne.n	400b7c <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  400b6a:	461e      	mov	r6, r3
  400b6c:	4d17      	ldr	r5, [pc, #92]	; (400bcc <usart_serial_putchar+0x6c>)
  400b6e:	4630      	mov	r0, r6
  400b70:	4621      	mov	r1, r4
  400b72:	47a8      	blx	r5
  400b74:	2800      	cmp	r0, #0
  400b76:	d1fa      	bne.n	400b6e <usart_serial_putchar+0xe>
		return 1;
  400b78:	2001      	movs	r0, #1
  400b7a:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400b7c:	4b14      	ldr	r3, [pc, #80]	; (400bd0 <usart_serial_putchar+0x70>)
  400b7e:	4298      	cmp	r0, r3
  400b80:	d108      	bne.n	400b94 <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  400b82:	461e      	mov	r6, r3
  400b84:	4d11      	ldr	r5, [pc, #68]	; (400bcc <usart_serial_putchar+0x6c>)
  400b86:	4630      	mov	r0, r6
  400b88:	4621      	mov	r1, r4
  400b8a:	47a8      	blx	r5
  400b8c:	2800      	cmp	r0, #0
  400b8e:	d1fa      	bne.n	400b86 <usart_serial_putchar+0x26>
		return 1;
  400b90:	2001      	movs	r0, #1
  400b92:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400b94:	4b0f      	ldr	r3, [pc, #60]	; (400bd4 <usart_serial_putchar+0x74>)
  400b96:	4298      	cmp	r0, r3
  400b98:	d108      	bne.n	400bac <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
  400b9a:	461e      	mov	r6, r3
  400b9c:	4d0e      	ldr	r5, [pc, #56]	; (400bd8 <usart_serial_putchar+0x78>)
  400b9e:	4630      	mov	r0, r6
  400ba0:	4621      	mov	r1, r4
  400ba2:	47a8      	blx	r5
  400ba4:	2800      	cmp	r0, #0
  400ba6:	d1fa      	bne.n	400b9e <usart_serial_putchar+0x3e>
		return 1;
  400ba8:	2001      	movs	r0, #1
  400baa:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400bac:	4b0b      	ldr	r3, [pc, #44]	; (400bdc <usart_serial_putchar+0x7c>)
  400bae:	4298      	cmp	r0, r3
  400bb0:	d108      	bne.n	400bc4 <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
  400bb2:	461e      	mov	r6, r3
  400bb4:	4d08      	ldr	r5, [pc, #32]	; (400bd8 <usart_serial_putchar+0x78>)
  400bb6:	4630      	mov	r0, r6
  400bb8:	4621      	mov	r1, r4
  400bba:	47a8      	blx	r5
  400bbc:	2800      	cmp	r0, #0
  400bbe:	d1fa      	bne.n	400bb6 <usart_serial_putchar+0x56>
		return 1;
  400bc0:	2001      	movs	r0, #1
  400bc2:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400bc4:	2000      	movs	r0, #0
}
  400bc6:	bd70      	pop	{r4, r5, r6, pc}
  400bc8:	400e0600 	.word	0x400e0600
  400bcc:	004007d5 	.word	0x004007d5
  400bd0:	400e0800 	.word	0x400e0800
  400bd4:	40024000 	.word	0x40024000
  400bd8:	00400801 	.word	0x00400801
  400bdc:	40028000 	.word	0x40028000

00400be0 <UART0_Handler>:


/************************************************************************/
/*                                                                      */
/************************************************************************/
void UART0_Handler(void){
  400be0:	b570      	push	{r4, r5, r6, lr}
  400be2:	b082      	sub	sp, #8
	volatile uint32_t ul_dummy;

    /****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
    ******************************************************************/
	ul_dummy = usart_get_status(UART0);
  400be4:	480e      	ldr	r0, [pc, #56]	; (400c20 <UART0_Handler+0x40>)
  400be6:	4b0f      	ldr	r3, [pc, #60]	; (400c24 <UART0_Handler+0x44>)
  400be8:	4798      	blx	r3
  400bea:	9001      	str	r0, [sp, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  400bec:	9b01      	ldr	r3, [sp, #4]
	
	usart_serial_getchar((Usart *)CONSOLE_UART, &rx[byteCount]);
  400bee:	4b0e      	ldr	r3, [pc, #56]	; (400c28 <UART0_Handler+0x48>)
  400bf0:	781c      	ldrb	r4, [r3, #0]
  400bf2:	4b0e      	ldr	r3, [pc, #56]	; (400c2c <UART0_Handler+0x4c>)
  400bf4:	441c      	add	r4, r3
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
  400bf6:	4e0a      	ldr	r6, [pc, #40]	; (400c20 <UART0_Handler+0x40>)
  400bf8:	4d0d      	ldr	r5, [pc, #52]	; (400c30 <UART0_Handler+0x50>)
  400bfa:	4630      	mov	r0, r6
  400bfc:	4621      	mov	r1, r4
  400bfe:	47a8      	blx	r5
  400c00:	2800      	cmp	r0, #0
  400c02:	d1fa      	bne.n	400bfa <UART0_Handler+0x1a>
	
	byteCount++;
  400c04:	4b08      	ldr	r3, [pc, #32]	; (400c28 <UART0_Handler+0x48>)
  400c06:	781b      	ldrb	r3, [r3, #0]
  400c08:	3301      	adds	r3, #1
  400c0a:	b2db      	uxtb	r3, r3
	
	if (byteCount == 4)
  400c0c:	2b04      	cmp	r3, #4
  400c0e:	d002      	beq.n	400c16 <UART0_Handler+0x36>
	/* Avoid compiler warning */
	UNUSED(ul_dummy);
	
	usart_serial_getchar((Usart *)CONSOLE_UART, &rx[byteCount]);
	
	byteCount++;
  400c10:	4a05      	ldr	r2, [pc, #20]	; (400c28 <UART0_Handler+0x48>)
  400c12:	7013      	strb	r3, [r2, #0]
  400c14:	e002      	b.n	400c1c <UART0_Handler+0x3c>
	
	if (byteCount == 4)
	{
		byteCount = 0;
  400c16:	2200      	movs	r2, #0
  400c18:	4b03      	ldr	r3, [pc, #12]	; (400c28 <UART0_Handler+0x48>)
  400c1a:	701a      	strb	r2, [r3, #0]
	}
}
  400c1c:	b002      	add	sp, #8
  400c1e:	bd70      	pop	{r4, r5, r6, pc}
  400c20:	400e0600 	.word	0x400e0600
  400c24:	004007fd 	.word	0x004007fd
  400c28:	200008db 	.word	0x200008db
  400c2c:	20000920 	.word	0x20000920
  400c30:	004007e5 	.word	0x004007e5

00400c34 <config_uart>:

/************************************************************************/
/* Configura UART                                                       */
/************************************************************************/
void config_uart(void){
  400c34:	b570      	push	{r4, r5, r6, lr}
  400c36:	b084      	sub	sp, #16
	
	/* configura pinos */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  400c38:	481a      	ldr	r0, [pc, #104]	; (400ca4 <config_uart+0x70>)
  400c3a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400c3e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400c42:	4b19      	ldr	r3, [pc, #100]	; (400ca8 <config_uart+0x74>)
  400c44:	4798      	blx	r3
  400c46:	2008      	movs	r0, #8
  400c48:	4d18      	ldr	r5, [pc, #96]	; (400cac <config_uart+0x78>)
  400c4a:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400c4c:	4c18      	ldr	r4, [pc, #96]	; (400cb0 <config_uart+0x7c>)
  400c4e:	4b19      	ldr	r3, [pc, #100]	; (400cb4 <config_uart+0x80>)
  400c50:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400c52:	4a19      	ldr	r2, [pc, #100]	; (400cb8 <config_uart+0x84>)
  400c54:	4b19      	ldr	r3, [pc, #100]	; (400cbc <config_uart+0x88>)
  400c56:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400c58:	4a19      	ldr	r2, [pc, #100]	; (400cc0 <config_uart+0x8c>)
  400c5a:	4b1a      	ldr	r3, [pc, #104]	; (400cc4 <config_uart+0x90>)
  400c5c:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400c5e:	4b1a      	ldr	r3, [pc, #104]	; (400cc8 <config_uart+0x94>)
  400c60:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  400c62:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400c66:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  400c68:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400c6c:	9303      	str	r3, [sp, #12]
  400c6e:	2008      	movs	r0, #8
  400c70:	47a8      	blx	r5
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  400c72:	4620      	mov	r0, r4
  400c74:	a901      	add	r1, sp, #4
  400c76:	4b15      	ldr	r3, [pc, #84]	; (400ccc <config_uart+0x98>)
  400c78:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400c7a:	4e15      	ldr	r6, [pc, #84]	; (400cd0 <config_uart+0x9c>)
  400c7c:	6833      	ldr	r3, [r6, #0]
  400c7e:	6898      	ldr	r0, [r3, #8]
  400c80:	2100      	movs	r1, #0
  400c82:	4d14      	ldr	r5, [pc, #80]	; (400cd4 <config_uart+0xa0>)
  400c84:	47a8      	blx	r5
	setbuf(stdin, NULL);
  400c86:	6833      	ldr	r3, [r6, #0]
  400c88:	6858      	ldr	r0, [r3, #4]
  400c8a:	2100      	movs	r1, #0
  400c8c:	47a8      	blx	r5
		.paritytype = UART_MR_PAR_NO,
		.stopbits   = 0
	};
	
     stdio_serial_init((Usart *)CONF_UART, &uart_serial_options);
	 usart_enable_interrupt(UART0, US_IER_RXRDY);
  400c8e:	4620      	mov	r0, r4
  400c90:	2101      	movs	r1, #1
  400c92:	4b11      	ldr	r3, [pc, #68]	; (400cd8 <config_uart+0xa4>)
  400c94:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400c96:	f44f 7280 	mov.w	r2, #256	; 0x100
  400c9a:	4b10      	ldr	r3, [pc, #64]	; (400cdc <config_uart+0xa8>)
  400c9c:	601a      	str	r2, [r3, #0]
     NVIC_EnableIRQ((IRQn_Type)UART0_IRQn);
}
  400c9e:	b004      	add	sp, #16
  400ca0:	bd70      	pop	{r4, r5, r6, pc}
  400ca2:	bf00      	nop
  400ca4:	400e0e00 	.word	0x400e0e00
  400ca8:	004004a1 	.word	0x004004a1
  400cac:	0040070d 	.word	0x0040070d
  400cb0:	400e0600 	.word	0x400e0600
  400cb4:	20000918 	.word	0x20000918
  400cb8:	00400b61 	.word	0x00400b61
  400cbc:	20000914 	.word	0x20000914
  400cc0:	00400ad9 	.word	0x00400ad9
  400cc4:	20000910 	.word	0x20000910
  400cc8:	07270e00 	.word	0x07270e00
  400ccc:	0040079d 	.word	0x0040079d
  400cd0:	20000430 	.word	0x20000430
  400cd4:	004010f5 	.word	0x004010f5
  400cd8:	004007f9 	.word	0x004007f9
  400cdc:	e000e100 	.word	0xe000e100

00400ce0 <TC0_Handler>:
    tc_start(TC0, 0);
	
}

void TC0_Handler(void)
{
  400ce0:	b500      	push	{lr}
  400ce2:	b083      	sub	sp, #12
	volatile uint32_t ul_dummy;

    /****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
    ******************************************************************/
	ul_dummy = tc_get_status(TC0, 0);
  400ce4:	4819      	ldr	r0, [pc, #100]	; (400d4c <TC0_Handler+0x6c>)
  400ce6:	2100      	movs	r1, #0
  400ce8:	4b19      	ldr	r3, [pc, #100]	; (400d50 <TC0_Handler+0x70>)
  400cea:	4798      	blx	r3
  400cec:	9001      	str	r0, [sp, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  400cee:	9b01      	ldr	r3, [sp, #4]

	/** Muda o estado do LED */
	
	if(blinkBlue){
  400cf0:	4b18      	ldr	r3, [pc, #96]	; (400d54 <TC0_Handler+0x74>)
  400cf2:	781b      	ldrb	r3, [r3, #0]
  400cf4:	b153      	cbz	r3, 400d0c <TC0_Handler+0x2c>
	if (PORT_LED_BLUE->PIO_ODSR & MASK_LED_BLUE) {
  400cf6:	4b18      	ldr	r3, [pc, #96]	; (400d58 <TC0_Handler+0x78>)
  400cf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  400cfa:	f413 2f00 	tst.w	r3, #524288	; 0x80000
		/* Value to be driven on the I/O line: 0. */
		pio_clear(PORT_LED_BLUE, MASK_LED_BLUE);
  400cfe:	4816      	ldr	r0, [pc, #88]	; (400d58 <TC0_Handler+0x78>)
  400d00:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400d04:	bf14      	ite	ne
  400d06:	4b15      	ldrne	r3, [pc, #84]	; (400d5c <TC0_Handler+0x7c>)
		} else {
		/* Value to be driven on the I/O line: 1. */
		pio_set(PORT_LED_BLUE, MASK_LED_BLUE);
  400d08:	4b15      	ldreq	r3, [pc, #84]	; (400d60 <TC0_Handler+0x80>)
  400d0a:	4798      	blx	r3
	}
	}
	
	if(blinkGreen){
  400d0c:	4b15      	ldr	r3, [pc, #84]	; (400d64 <TC0_Handler+0x84>)
  400d0e:	781b      	ldrb	r3, [r3, #0]
  400d10:	b153      	cbz	r3, 400d28 <TC0_Handler+0x48>
		if (PORT_LED_GREEN->PIO_ODSR & MASK_LED_GREEN) {
  400d12:	4b11      	ldr	r3, [pc, #68]	; (400d58 <TC0_Handler+0x78>)
  400d14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  400d16:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
			/* Value to be driven on the I/O line: 0. */
			pio_clear(PORT_LED_GREEN, MASK_LED_GREEN);
  400d1a:	480f      	ldr	r0, [pc, #60]	; (400d58 <TC0_Handler+0x78>)
  400d1c:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400d20:	bf14      	ite	ne
  400d22:	4b0e      	ldrne	r3, [pc, #56]	; (400d5c <TC0_Handler+0x7c>)
			} else {
			/* Value to be driven on the I/O line: 1. */
			pio_set(PORT_LED_GREEN, MASK_LED_GREEN);
  400d24:	4b0e      	ldreq	r3, [pc, #56]	; (400d60 <TC0_Handler+0x80>)
  400d26:	4798      	blx	r3
		}
	}
	
	if(blinkRed){
  400d28:	4b0f      	ldr	r3, [pc, #60]	; (400d68 <TC0_Handler+0x88>)
  400d2a:	781b      	ldrb	r3, [r3, #0]
  400d2c:	b153      	cbz	r3, 400d44 <TC0_Handler+0x64>
		if (PORT_LED_RED->PIO_ODSR & MASK_LED_RED) {
  400d2e:	4b0f      	ldr	r3, [pc, #60]	; (400d6c <TC0_Handler+0x8c>)
  400d30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  400d32:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
			/* Value to be driven on the I/O line: 0. */
			pio_clear(PORT_LED_RED, MASK_LED_RED);
  400d36:	480d      	ldr	r0, [pc, #52]	; (400d6c <TC0_Handler+0x8c>)
  400d38:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400d3c:	bf14      	ite	ne
  400d3e:	4b07      	ldrne	r3, [pc, #28]	; (400d5c <TC0_Handler+0x7c>)
			} else {
			/* Value to be driven on the I/O line: 1. */
			pio_set(PORT_LED_RED, MASK_LED_RED);
  400d40:	4b07      	ldreq	r3, [pc, #28]	; (400d60 <TC0_Handler+0x80>)
  400d42:	4798      	blx	r3
		}
	}
}
  400d44:	b003      	add	sp, #12
  400d46:	f85d fb04 	ldr.w	pc, [sp], #4
  400d4a:	bf00      	nop
  400d4c:	40010000 	.word	0x40010000
  400d50:	00400795 	.word	0x00400795
  400d54:	200008da 	.word	0x200008da
  400d58:	400e0e00 	.word	0x400e0e00
  400d5c:	00400281 	.word	0x00400281
  400d60:	0040027d 	.word	0x0040027d
  400d64:	200008d8 	.word	0x200008d8
  400d68:	200008d9 	.word	0x200008d9
  400d6c:	400e1200 	.word	0x400e1200

00400d70 <main>:

/************************************************************************/
/* Main                                                                 */
/************************************************************************/
int main(void)
{
  400d70:	b580      	push	{r7, lr}
  400d72:	b082      	sub	sp, #8
	uint8_t uc_key;

	/* Initialize the system */
	sysclk_init();
  400d74:	4b74      	ldr	r3, [pc, #464]	; (400f48 <main+0x1d8>)
  400d76:	4798      	blx	r3
	board_init();
  400d78:	4b74      	ldr	r3, [pc, #464]	; (400f4c <main+0x1dc>)
  400d7a:	4798      	blx	r3

	/* Configure LED 1 */
	pmc_enable_periph_clk(ID_LED_BLUE);
  400d7c:	200b      	movs	r0, #11
  400d7e:	4d74      	ldr	r5, [pc, #464]	; (400f50 <main+0x1e0>)
  400d80:	47a8      	blx	r5
	pmc_enable_periph_clk(ID_LED_RED);
  400d82:	200d      	movs	r0, #13
  400d84:	47a8      	blx	r5
	pmc_enable_periph_clk(ID_LED_GREEN);
  400d86:	200b      	movs	r0, #11
  400d88:	47a8      	blx	r5
	pio_set_output(PORT_LED_BLUE  , MASK_LED_BLUE	,1,0,0);
  400d8a:	4f72      	ldr	r7, [pc, #456]	; (400f54 <main+0x1e4>)
  400d8c:	2400      	movs	r4, #0
  400d8e:	9400      	str	r4, [sp, #0]
  400d90:	4638      	mov	r0, r7
  400d92:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400d96:	2201      	movs	r2, #1
  400d98:	4623      	mov	r3, r4
  400d9a:	4e6f      	ldr	r6, [pc, #444]	; (400f58 <main+0x1e8>)
  400d9c:	47b0      	blx	r6
	pio_set_output(PORT_LED_GREEN , MASK_LED_GREEN  ,1,0,0);
  400d9e:	9400      	str	r4, [sp, #0]
  400da0:	4638      	mov	r0, r7
  400da2:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400da6:	2201      	movs	r2, #1
  400da8:	4623      	mov	r3, r4
  400daa:	47b0      	blx	r6
	pio_set_output(PORT_LED_RED	  , MASK_LED_RED	,1,0,0);
  400dac:	9400      	str	r4, [sp, #0]
  400dae:	486b      	ldr	r0, [pc, #428]	; (400f5c <main+0x1ec>)
  400db0:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400db4:	2201      	movs	r2, #1
  400db6:	4623      	mov	r3, r4
  400db8:	47b0      	blx	r6

	/* Initialize debug console */
	config_uart();
  400dba:	4b69      	ldr	r3, [pc, #420]	; (400f60 <main+0x1f0>)
  400dbc:	4798      	blx	r3
    * Parametros : 
    *  1 - ID do periferico
    * 
	*
	*****************************************************************/
	pmc_enable_periph_clk(ID_TC0);
  400dbe:	2017      	movs	r0, #23
  400dc0:	47a8      	blx	r5
	*	    TC_CMR_TCCLKS_TIMER_CLOCK3 : Clock selected: internal MCK/32 clock signal 
	*	    TC_CMR_TCCLKS_TIMER_CLOCK4 : Clock selected: internal MCK/128 clock signal
	*	    TC_CMR_TCCLKS_TIMER_CLOCK5 : Clock selected: internal SLCK clock signal 
	*
	*****************************************************************/
	tc_init(TC0, 0, TC_CMR_CPCTRG | TC_CMR_TCCLKS_TIMER_CLOCK5);
  400dc2:	4d68      	ldr	r5, [pc, #416]	; (400f64 <main+0x1f4>)
  400dc4:	4628      	mov	r0, r5
  400dc6:	4621      	mov	r1, r4
  400dc8:	f244 0204 	movw	r2, #16388	; 0x4004
  400dcc:	4b66      	ldr	r3, [pc, #408]	; (400f68 <main+0x1f8>)
  400dce:	4798      	blx	r3
    *   3 - Valor para trigger do contador (RC)
    *****************************************************************/
   
   frequency = 32768/frequency;
   
    tc_write_rc(TC0, 0, frequency);
  400dd0:	4628      	mov	r0, r5
  400dd2:	4621      	mov	r1, r4
  400dd4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400dd8:	4b64      	ldr	r3, [pc, #400]	; (400f6c <main+0x1fc>)
  400dda:	4798      	blx	r3
	*	        TC_IER_CPCS  : 	RC Compare 
	*	        TC_IER_LDRAS : 	RA Loading 
	*	        TC_IER_LDRBS : 	RB Loading 
	*	        TC_IER_ETRGS : 	External Trigger 
	*****************************************************************/
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
  400ddc:	4628      	mov	r0, r5
  400dde:	4621      	mov	r1, r4
  400de0:	2210      	movs	r2, #16
  400de2:	4b63      	ldr	r3, [pc, #396]	; (400f70 <main+0x200>)
  400de4:	4798      	blx	r3
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  400de6:	4b63      	ldr	r3, [pc, #396]	; (400f74 <main+0x204>)
  400de8:	f883 4317 	strb.w	r4, [r3, #791]	; 0x317
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400dec:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400df0:	601a      	str	r2, [r3, #0]
    *
    * Parametros :
    *   1 - TC
    *   2 - Canal
	*****************************************************************/
    tc_start(TC0, 0);
  400df2:	4628      	mov	r0, r5
  400df4:	4621      	mov	r1, r4
  400df6:	4b60      	ldr	r3, [pc, #384]	; (400f78 <main+0x208>)
  400df8:	4798      	blx	r3
/************************************************************************/
/* Display Menu                                                         */
/************************************************************************/
static void display_menu(void)
{
	puts("Online");
  400dfa:	4860      	ldr	r0, [pc, #384]	; (400f7c <main+0x20c>)
  400dfc:	4b60      	ldr	r3, [pc, #384]	; (400f80 <main+0x210>)
  400dfe:	4798      	blx	r3
	
	

	while (1) {
		
		switch(rx[0]){
  400e00:	4c60      	ldr	r4, [pc, #384]	; (400f84 <main+0x214>)
			case '0':
			pio_clear(PORT_LED_RED, MASK_LED_RED);	
			blinkRed = 0;		
			break;
			case '1':
			pio_set(PORT_LED_RED, MASK_LED_RED);
  400e02:	f507 6780 	add.w	r7, r7, #1024	; 0x400
			case '0':
			pio_set(PORT_LED_BLUE, MASK_LED_BLUE);
			blinkBlue = 0;
			break;
			case '1':
			pio_clear(PORT_LED_BLUE, MASK_LED_BLUE);
  400e06:	f505 2550 	add.w	r5, r5, #851968	; 0xd0000
  400e0a:	f505 6560 	add.w	r5, r5, #3584	; 0xe00
  400e0e:	4e5e      	ldr	r6, [pc, #376]	; (400f88 <main+0x218>)
	
	

	while (1) {
		
		switch(rx[0]){
  400e10:	7823      	ldrb	r3, [r4, #0]
  400e12:	2b31      	cmp	r3, #49	; 0x31
  400e14:	d00c      	beq.n	400e30 <main+0xc0>
  400e16:	2b32      	cmp	r3, #50	; 0x32
  400e18:	d012      	beq.n	400e40 <main+0xd0>
  400e1a:	2b30      	cmp	r3, #48	; 0x30
  400e1c:	d113      	bne.n	400e46 <main+0xd6>
			
			case '0':
			pio_set(PORT_LED_BLUE, MASK_LED_BLUE);
  400e1e:	4628      	mov	r0, r5
  400e20:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400e24:	4b59      	ldr	r3, [pc, #356]	; (400f8c <main+0x21c>)
  400e26:	4798      	blx	r3
			blinkBlue = 0;
  400e28:	2200      	movs	r2, #0
  400e2a:	4b59      	ldr	r3, [pc, #356]	; (400f90 <main+0x220>)
  400e2c:	701a      	strb	r2, [r3, #0]
			break;
  400e2e:	e00a      	b.n	400e46 <main+0xd6>
			case '1':
			pio_clear(PORT_LED_BLUE, MASK_LED_BLUE);
  400e30:	4628      	mov	r0, r5
  400e32:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400e36:	47b0      	blx	r6
			blinkBlue = 0;
  400e38:	2200      	movs	r2, #0
  400e3a:	4b55      	ldr	r3, [pc, #340]	; (400f90 <main+0x220>)
  400e3c:	701a      	strb	r2, [r3, #0]
			break;
  400e3e:	e002      	b.n	400e46 <main+0xd6>
			case '2':
			blinkBlue = 1;
  400e40:	2201      	movs	r2, #1
  400e42:	4b53      	ldr	r3, [pc, #332]	; (400f90 <main+0x220>)
  400e44:	701a      	strb	r2, [r3, #0]
			break;			
		}
		switch(rx[1]){
  400e46:	7863      	ldrb	r3, [r4, #1]
  400e48:	2b31      	cmp	r3, #49	; 0x31
  400e4a:	d00c      	beq.n	400e66 <main+0xf6>
  400e4c:	2b32      	cmp	r3, #50	; 0x32
  400e4e:	d012      	beq.n	400e76 <main+0x106>
  400e50:	2b30      	cmp	r3, #48	; 0x30
  400e52:	d113      	bne.n	400e7c <main+0x10c>
			
			case '0':
			pio_set(PORT_LED_GREEN, MASK_LED_GREEN);
  400e54:	4628      	mov	r0, r5
  400e56:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400e5a:	4b4c      	ldr	r3, [pc, #304]	; (400f8c <main+0x21c>)
  400e5c:	4798      	blx	r3
			blinkGreen = 0;
  400e5e:	2200      	movs	r2, #0
  400e60:	4b4c      	ldr	r3, [pc, #304]	; (400f94 <main+0x224>)
  400e62:	701a      	strb	r2, [r3, #0]
			break;
  400e64:	e00a      	b.n	400e7c <main+0x10c>
			case '1':
			pio_clear(PORT_LED_GREEN, MASK_LED_GREEN);
  400e66:	4628      	mov	r0, r5
  400e68:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400e6c:	47b0      	blx	r6
			blinkGreen = 0;
  400e6e:	2200      	movs	r2, #0
  400e70:	4b48      	ldr	r3, [pc, #288]	; (400f94 <main+0x224>)
  400e72:	701a      	strb	r2, [r3, #0]
			break;
  400e74:	e002      	b.n	400e7c <main+0x10c>
			case '2':
			blinkGreen = 1;
  400e76:	2201      	movs	r2, #1
  400e78:	4b46      	ldr	r3, [pc, #280]	; (400f94 <main+0x224>)
  400e7a:	701a      	strb	r2, [r3, #0]
			break;			
		}
		switch(rx[2]){
  400e7c:	78a3      	ldrb	r3, [r4, #2]
  400e7e:	2b31      	cmp	r3, #49	; 0x31
  400e80:	d00b      	beq.n	400e9a <main+0x12a>
  400e82:	2b32      	cmp	r3, #50	; 0x32
  400e84:	d012      	beq.n	400eac <main+0x13c>
  400e86:	2b30      	cmp	r3, #48	; 0x30
  400e88:	d113      	bne.n	400eb2 <main+0x142>
			
			case '0':
			pio_clear(PORT_LED_RED, MASK_LED_RED);	
  400e8a:	4638      	mov	r0, r7
  400e8c:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400e90:	47b0      	blx	r6
			blinkRed = 0;		
  400e92:	2200      	movs	r2, #0
  400e94:	4b40      	ldr	r3, [pc, #256]	; (400f98 <main+0x228>)
  400e96:	701a      	strb	r2, [r3, #0]
			break;
  400e98:	e00b      	b.n	400eb2 <main+0x142>
			case '1':
			pio_set(PORT_LED_RED, MASK_LED_RED);
  400e9a:	4638      	mov	r0, r7
  400e9c:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400ea0:	4b3a      	ldr	r3, [pc, #232]	; (400f8c <main+0x21c>)
  400ea2:	4798      	blx	r3
			blinkRed = 0;
  400ea4:	2200      	movs	r2, #0
  400ea6:	4b3c      	ldr	r3, [pc, #240]	; (400f98 <main+0x228>)
  400ea8:	701a      	strb	r2, [r3, #0]
			break;
  400eaa:	e002      	b.n	400eb2 <main+0x142>
			case '2':
			blinkRed = 1;
  400eac:	2201      	movs	r2, #1
  400eae:	4b3a      	ldr	r3, [pc, #232]	; (400f98 <main+0x228>)
  400eb0:	701a      	strb	r2, [r3, #0]
			break;			
		} 
		switch(rx[3]){
  400eb2:	78e3      	ldrb	r3, [r4, #3]
  400eb4:	3b31      	subs	r3, #49	; 0x31
  400eb6:	2b08      	cmp	r3, #8
  400eb8:	d8aa      	bhi.n	400e10 <main+0xa0>
  400eba:	e8df f003 	tbb	[pc, r3]
  400ebe:	0c05      	.short	0x0c05
  400ec0:	28211a13 	.word	0x28211a13
  400ec4:	362f      	.short	0x362f
  400ec6:	3d          	.byte	0x3d
  400ec7:	00          	.byte	0x00
			
			case '1':
			tc_write_rc(TC0, 0, 32768);		
  400ec8:	4826      	ldr	r0, [pc, #152]	; (400f64 <main+0x1f4>)
  400eca:	2100      	movs	r1, #0
  400ecc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400ed0:	4b26      	ldr	r3, [pc, #152]	; (400f6c <main+0x1fc>)
  400ed2:	4798      	blx	r3
			break;
  400ed4:	e79c      	b.n	400e10 <main+0xa0>
			case '2':
			tc_write_rc(TC0, 0, 32768/2);		
  400ed6:	4823      	ldr	r0, [pc, #140]	; (400f64 <main+0x1f4>)
  400ed8:	2100      	movs	r1, #0
  400eda:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  400ede:	4b23      	ldr	r3, [pc, #140]	; (400f6c <main+0x1fc>)
  400ee0:	4798      	blx	r3
			break;
  400ee2:	e795      	b.n	400e10 <main+0xa0>
			case '3':
			tc_write_rc(TC0, 0, 32768/3);		
  400ee4:	481f      	ldr	r0, [pc, #124]	; (400f64 <main+0x1f4>)
  400ee6:	2100      	movs	r1, #0
  400ee8:	f642 22aa 	movw	r2, #10922	; 0x2aaa
  400eec:	4b1f      	ldr	r3, [pc, #124]	; (400f6c <main+0x1fc>)
  400eee:	4798      	blx	r3
			break;
  400ef0:	e78e      	b.n	400e10 <main+0xa0>
			case '4':
			tc_write_rc(TC0, 0, 32768/4);		
  400ef2:	481c      	ldr	r0, [pc, #112]	; (400f64 <main+0x1f4>)
  400ef4:	2100      	movs	r1, #0
  400ef6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400efa:	4b1c      	ldr	r3, [pc, #112]	; (400f6c <main+0x1fc>)
  400efc:	4798      	blx	r3
			break;
  400efe:	e787      	b.n	400e10 <main+0xa0>
			case '5':
			tc_write_rc(TC0, 0, 32768/5);		
  400f00:	4818      	ldr	r0, [pc, #96]	; (400f64 <main+0x1f4>)
  400f02:	2100      	movs	r1, #0
  400f04:	f641 1299 	movw	r2, #6553	; 0x1999
  400f08:	4b18      	ldr	r3, [pc, #96]	; (400f6c <main+0x1fc>)
  400f0a:	4798      	blx	r3
			break;
  400f0c:	e780      	b.n	400e10 <main+0xa0>
			case '6':
			tc_write_rc(TC0, 0, 32768/6);		
  400f0e:	4815      	ldr	r0, [pc, #84]	; (400f64 <main+0x1f4>)
  400f10:	2100      	movs	r1, #0
  400f12:	f241 5255 	movw	r2, #5461	; 0x1555
  400f16:	4b15      	ldr	r3, [pc, #84]	; (400f6c <main+0x1fc>)
  400f18:	4798      	blx	r3
			break;
  400f1a:	e779      	b.n	400e10 <main+0xa0>
			case '7':
			tc_write_rc(TC0, 0, 32768/7);		
  400f1c:	4811      	ldr	r0, [pc, #68]	; (400f64 <main+0x1f4>)
  400f1e:	2100      	movs	r1, #0
  400f20:	f241 2249 	movw	r2, #4681	; 0x1249
  400f24:	4b11      	ldr	r3, [pc, #68]	; (400f6c <main+0x1fc>)
  400f26:	4798      	blx	r3
			break;
  400f28:	e772      	b.n	400e10 <main+0xa0>
			case '8':
			tc_write_rc(TC0, 0, 32768/8);		
  400f2a:	480e      	ldr	r0, [pc, #56]	; (400f64 <main+0x1f4>)
  400f2c:	2100      	movs	r1, #0
  400f2e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  400f32:	4b0e      	ldr	r3, [pc, #56]	; (400f6c <main+0x1fc>)
  400f34:	4798      	blx	r3
			break;		
  400f36:	e76b      	b.n	400e10 <main+0xa0>
			case '9':
			tc_write_rc(TC0, 0, 32768/9);		
  400f38:	480a      	ldr	r0, [pc, #40]	; (400f64 <main+0x1f4>)
  400f3a:	2100      	movs	r1, #0
  400f3c:	f640 6238 	movw	r2, #3640	; 0xe38
  400f40:	4b0a      	ldr	r3, [pc, #40]	; (400f6c <main+0x1fc>)
  400f42:	4798      	blx	r3
			break;		
  400f44:	e764      	b.n	400e10 <main+0xa0>
  400f46:	bf00      	nop
  400f48:	00400129 	.word	0x00400129
  400f4c:	00400219 	.word	0x00400219
  400f50:	0040070d 	.word	0x0040070d
  400f54:	400e0e00 	.word	0x400e0e00
  400f58:	0040034d 	.word	0x0040034d
  400f5c:	400e1200 	.word	0x400e1200
  400f60:	00400c35 	.word	0x00400c35
  400f64:	40010000 	.word	0x40010000
  400f68:	00400761 	.word	0x00400761
  400f6c:	00400785 	.word	0x00400785
  400f70:	0040078d 	.word	0x0040078d
  400f74:	e000e100 	.word	0xe000e100
  400f78:	0040077d 	.word	0x0040077d
  400f7c:	00402b00 	.word	0x00402b00
  400f80:	004010e5 	.word	0x004010e5
  400f84:	20000920 	.word	0x20000920
  400f88:	00400281 	.word	0x00400281
  400f8c:	0040027d 	.word	0x0040027d
  400f90:	200008da 	.word	0x200008da
  400f94:	200008d8 	.word	0x200008d8
  400f98:	200008d9 	.word	0x200008d9

00400f9c <__libc_init_array>:
  400f9c:	b570      	push	{r4, r5, r6, lr}
  400f9e:	4e0f      	ldr	r6, [pc, #60]	; (400fdc <__libc_init_array+0x40>)
  400fa0:	4d0f      	ldr	r5, [pc, #60]	; (400fe0 <__libc_init_array+0x44>)
  400fa2:	1b76      	subs	r6, r6, r5
  400fa4:	10b6      	asrs	r6, r6, #2
  400fa6:	bf18      	it	ne
  400fa8:	2400      	movne	r4, #0
  400faa:	d005      	beq.n	400fb8 <__libc_init_array+0x1c>
  400fac:	3401      	adds	r4, #1
  400fae:	f855 3b04 	ldr.w	r3, [r5], #4
  400fb2:	4798      	blx	r3
  400fb4:	42a6      	cmp	r6, r4
  400fb6:	d1f9      	bne.n	400fac <__libc_init_array+0x10>
  400fb8:	4e0a      	ldr	r6, [pc, #40]	; (400fe4 <__libc_init_array+0x48>)
  400fba:	4d0b      	ldr	r5, [pc, #44]	; (400fe8 <__libc_init_array+0x4c>)
  400fbc:	1b76      	subs	r6, r6, r5
  400fbe:	f001 fda9 	bl	402b14 <_init>
  400fc2:	10b6      	asrs	r6, r6, #2
  400fc4:	bf18      	it	ne
  400fc6:	2400      	movne	r4, #0
  400fc8:	d006      	beq.n	400fd8 <__libc_init_array+0x3c>
  400fca:	3401      	adds	r4, #1
  400fcc:	f855 3b04 	ldr.w	r3, [r5], #4
  400fd0:	4798      	blx	r3
  400fd2:	42a6      	cmp	r6, r4
  400fd4:	d1f9      	bne.n	400fca <__libc_init_array+0x2e>
  400fd6:	bd70      	pop	{r4, r5, r6, pc}
  400fd8:	bd70      	pop	{r4, r5, r6, pc}
  400fda:	bf00      	nop
  400fdc:	00402b20 	.word	0x00402b20
  400fe0:	00402b20 	.word	0x00402b20
  400fe4:	00402b28 	.word	0x00402b28
  400fe8:	00402b20 	.word	0x00402b20

00400fec <memset>:
  400fec:	b470      	push	{r4, r5, r6}
  400fee:	0784      	lsls	r4, r0, #30
  400ff0:	d046      	beq.n	401080 <memset+0x94>
  400ff2:	1e54      	subs	r4, r2, #1
  400ff4:	2a00      	cmp	r2, #0
  400ff6:	d041      	beq.n	40107c <memset+0x90>
  400ff8:	b2cd      	uxtb	r5, r1
  400ffa:	4603      	mov	r3, r0
  400ffc:	e002      	b.n	401004 <memset+0x18>
  400ffe:	1e62      	subs	r2, r4, #1
  401000:	b3e4      	cbz	r4, 40107c <memset+0x90>
  401002:	4614      	mov	r4, r2
  401004:	f803 5b01 	strb.w	r5, [r3], #1
  401008:	079a      	lsls	r2, r3, #30
  40100a:	d1f8      	bne.n	400ffe <memset+0x12>
  40100c:	2c03      	cmp	r4, #3
  40100e:	d92e      	bls.n	40106e <memset+0x82>
  401010:	b2cd      	uxtb	r5, r1
  401012:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401016:	2c0f      	cmp	r4, #15
  401018:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40101c:	d919      	bls.n	401052 <memset+0x66>
  40101e:	f103 0210 	add.w	r2, r3, #16
  401022:	4626      	mov	r6, r4
  401024:	3e10      	subs	r6, #16
  401026:	2e0f      	cmp	r6, #15
  401028:	f842 5c10 	str.w	r5, [r2, #-16]
  40102c:	f842 5c0c 	str.w	r5, [r2, #-12]
  401030:	f842 5c08 	str.w	r5, [r2, #-8]
  401034:	f842 5c04 	str.w	r5, [r2, #-4]
  401038:	f102 0210 	add.w	r2, r2, #16
  40103c:	d8f2      	bhi.n	401024 <memset+0x38>
  40103e:	f1a4 0210 	sub.w	r2, r4, #16
  401042:	f022 020f 	bic.w	r2, r2, #15
  401046:	f004 040f 	and.w	r4, r4, #15
  40104a:	3210      	adds	r2, #16
  40104c:	2c03      	cmp	r4, #3
  40104e:	4413      	add	r3, r2
  401050:	d90d      	bls.n	40106e <memset+0x82>
  401052:	461e      	mov	r6, r3
  401054:	4622      	mov	r2, r4
  401056:	3a04      	subs	r2, #4
  401058:	2a03      	cmp	r2, #3
  40105a:	f846 5b04 	str.w	r5, [r6], #4
  40105e:	d8fa      	bhi.n	401056 <memset+0x6a>
  401060:	1f22      	subs	r2, r4, #4
  401062:	f022 0203 	bic.w	r2, r2, #3
  401066:	3204      	adds	r2, #4
  401068:	4413      	add	r3, r2
  40106a:	f004 0403 	and.w	r4, r4, #3
  40106e:	b12c      	cbz	r4, 40107c <memset+0x90>
  401070:	b2c9      	uxtb	r1, r1
  401072:	441c      	add	r4, r3
  401074:	f803 1b01 	strb.w	r1, [r3], #1
  401078:	42a3      	cmp	r3, r4
  40107a:	d1fb      	bne.n	401074 <memset+0x88>
  40107c:	bc70      	pop	{r4, r5, r6}
  40107e:	4770      	bx	lr
  401080:	4614      	mov	r4, r2
  401082:	4603      	mov	r3, r0
  401084:	e7c2      	b.n	40100c <memset+0x20>
  401086:	bf00      	nop

00401088 <_puts_r>:
  401088:	b5f0      	push	{r4, r5, r6, r7, lr}
  40108a:	4604      	mov	r4, r0
  40108c:	b089      	sub	sp, #36	; 0x24
  40108e:	4608      	mov	r0, r1
  401090:	460d      	mov	r5, r1
  401092:	f000 f8b3 	bl	4011fc <strlen>
  401096:	68a3      	ldr	r3, [r4, #8]
  401098:	4f11      	ldr	r7, [pc, #68]	; (4010e0 <_puts_r+0x58>)
  40109a:	899a      	ldrh	r2, [r3, #12]
  40109c:	9504      	str	r5, [sp, #16]
  40109e:	2102      	movs	r1, #2
  4010a0:	f100 0e01 	add.w	lr, r0, #1
  4010a4:	2601      	movs	r6, #1
  4010a6:	ad04      	add	r5, sp, #16
  4010a8:	9102      	str	r1, [sp, #8]
  4010aa:	0491      	lsls	r1, r2, #18
  4010ac:	9005      	str	r0, [sp, #20]
  4010ae:	f8cd e00c 	str.w	lr, [sp, #12]
  4010b2:	9706      	str	r7, [sp, #24]
  4010b4:	9607      	str	r6, [sp, #28]
  4010b6:	9501      	str	r5, [sp, #4]
  4010b8:	d406      	bmi.n	4010c8 <_puts_r+0x40>
  4010ba:	6e59      	ldr	r1, [r3, #100]	; 0x64
  4010bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4010c0:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4010c4:	819a      	strh	r2, [r3, #12]
  4010c6:	6659      	str	r1, [r3, #100]	; 0x64
  4010c8:	4620      	mov	r0, r4
  4010ca:	4619      	mov	r1, r3
  4010cc:	aa01      	add	r2, sp, #4
  4010ce:	f000 fbb9 	bl	401844 <__sfvwrite_r>
  4010d2:	2800      	cmp	r0, #0
  4010d4:	bf14      	ite	ne
  4010d6:	f04f 30ff 	movne.w	r0, #4294967295
  4010da:	200a      	moveq	r0, #10
  4010dc:	b009      	add	sp, #36	; 0x24
  4010de:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4010e0:	00402b10 	.word	0x00402b10

004010e4 <puts>:
  4010e4:	4b02      	ldr	r3, [pc, #8]	; (4010f0 <puts+0xc>)
  4010e6:	4601      	mov	r1, r0
  4010e8:	6818      	ldr	r0, [r3, #0]
  4010ea:	f7ff bfcd 	b.w	401088 <_puts_r>
  4010ee:	bf00      	nop
  4010f0:	20000430 	.word	0x20000430

004010f4 <setbuf>:
  4010f4:	2900      	cmp	r1, #0
  4010f6:	bf0c      	ite	eq
  4010f8:	2202      	moveq	r2, #2
  4010fa:	2200      	movne	r2, #0
  4010fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401100:	f000 b800 	b.w	401104 <setvbuf>

00401104 <setvbuf>:
  401104:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401108:	4c3a      	ldr	r4, [pc, #232]	; (4011f4 <setvbuf+0xf0>)
  40110a:	6826      	ldr	r6, [r4, #0]
  40110c:	460d      	mov	r5, r1
  40110e:	4604      	mov	r4, r0
  401110:	4690      	mov	r8, r2
  401112:	461f      	mov	r7, r3
  401114:	b116      	cbz	r6, 40111c <setvbuf+0x18>
  401116:	6bb3      	ldr	r3, [r6, #56]	; 0x38
  401118:	2b00      	cmp	r3, #0
  40111a:	d03c      	beq.n	401196 <setvbuf+0x92>
  40111c:	f1b8 0f02 	cmp.w	r8, #2
  401120:	d82f      	bhi.n	401182 <setvbuf+0x7e>
  401122:	2f00      	cmp	r7, #0
  401124:	db2d      	blt.n	401182 <setvbuf+0x7e>
  401126:	4621      	mov	r1, r4
  401128:	4630      	mov	r0, r6
  40112a:	f000 f9b1 	bl	401490 <_fflush_r>
  40112e:	89a1      	ldrh	r1, [r4, #12]
  401130:	2300      	movs	r3, #0
  401132:	6063      	str	r3, [r4, #4]
  401134:	61a3      	str	r3, [r4, #24]
  401136:	060b      	lsls	r3, r1, #24
  401138:	d427      	bmi.n	40118a <setvbuf+0x86>
  40113a:	f021 0183 	bic.w	r1, r1, #131	; 0x83
  40113e:	b289      	uxth	r1, r1
  401140:	f1b8 0f02 	cmp.w	r8, #2
  401144:	81a1      	strh	r1, [r4, #12]
  401146:	d02a      	beq.n	40119e <setvbuf+0x9a>
  401148:	2d00      	cmp	r5, #0
  40114a:	d036      	beq.n	4011ba <setvbuf+0xb6>
  40114c:	f1b8 0f01 	cmp.w	r8, #1
  401150:	d011      	beq.n	401176 <setvbuf+0x72>
  401152:	b289      	uxth	r1, r1
  401154:	f001 0008 	and.w	r0, r1, #8
  401158:	4b27      	ldr	r3, [pc, #156]	; (4011f8 <setvbuf+0xf4>)
  40115a:	63f3      	str	r3, [r6, #60]	; 0x3c
  40115c:	b280      	uxth	r0, r0
  40115e:	6025      	str	r5, [r4, #0]
  401160:	6125      	str	r5, [r4, #16]
  401162:	6167      	str	r7, [r4, #20]
  401164:	b178      	cbz	r0, 401186 <setvbuf+0x82>
  401166:	f011 0f03 	tst.w	r1, #3
  40116a:	bf18      	it	ne
  40116c:	2700      	movne	r7, #0
  40116e:	60a7      	str	r7, [r4, #8]
  401170:	2000      	movs	r0, #0
  401172:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401176:	f041 0101 	orr.w	r1, r1, #1
  40117a:	427b      	negs	r3, r7
  40117c:	81a1      	strh	r1, [r4, #12]
  40117e:	61a3      	str	r3, [r4, #24]
  401180:	e7e7      	b.n	401152 <setvbuf+0x4e>
  401182:	f04f 30ff 	mov.w	r0, #4294967295
  401186:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40118a:	6921      	ldr	r1, [r4, #16]
  40118c:	4630      	mov	r0, r6
  40118e:	f000 fa81 	bl	401694 <_free_r>
  401192:	89a1      	ldrh	r1, [r4, #12]
  401194:	e7d1      	b.n	40113a <setvbuf+0x36>
  401196:	4630      	mov	r0, r6
  401198:	f000 fa0e 	bl	4015b8 <__sinit>
  40119c:	e7be      	b.n	40111c <setvbuf+0x18>
  40119e:	2000      	movs	r0, #0
  4011a0:	f104 0343 	add.w	r3, r4, #67	; 0x43
  4011a4:	f041 0102 	orr.w	r1, r1, #2
  4011a8:	2500      	movs	r5, #0
  4011aa:	2201      	movs	r2, #1
  4011ac:	81a1      	strh	r1, [r4, #12]
  4011ae:	60a5      	str	r5, [r4, #8]
  4011b0:	6023      	str	r3, [r4, #0]
  4011b2:	6123      	str	r3, [r4, #16]
  4011b4:	6162      	str	r2, [r4, #20]
  4011b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4011ba:	2f00      	cmp	r7, #0
  4011bc:	bf08      	it	eq
  4011be:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  4011c2:	4638      	mov	r0, r7
  4011c4:	f000 fd64 	bl	401c90 <malloc>
  4011c8:	4605      	mov	r5, r0
  4011ca:	b128      	cbz	r0, 4011d8 <setvbuf+0xd4>
  4011cc:	89a1      	ldrh	r1, [r4, #12]
  4011ce:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  4011d2:	b289      	uxth	r1, r1
  4011d4:	81a1      	strh	r1, [r4, #12]
  4011d6:	e7b9      	b.n	40114c <setvbuf+0x48>
  4011d8:	f44f 6080 	mov.w	r0, #1024	; 0x400
  4011dc:	f000 fd58 	bl	401c90 <malloc>
  4011e0:	4605      	mov	r5, r0
  4011e2:	b918      	cbnz	r0, 4011ec <setvbuf+0xe8>
  4011e4:	89a1      	ldrh	r1, [r4, #12]
  4011e6:	f04f 30ff 	mov.w	r0, #4294967295
  4011ea:	e7d9      	b.n	4011a0 <setvbuf+0x9c>
  4011ec:	f44f 6780 	mov.w	r7, #1024	; 0x400
  4011f0:	e7ec      	b.n	4011cc <setvbuf+0xc8>
  4011f2:	bf00      	nop
  4011f4:	20000430 	.word	0x20000430
  4011f8:	004014bd 	.word	0x004014bd

004011fc <strlen>:
  4011fc:	f020 0103 	bic.w	r1, r0, #3
  401200:	f010 0003 	ands.w	r0, r0, #3
  401204:	f1c0 0000 	rsb	r0, r0, #0
  401208:	f851 3b04 	ldr.w	r3, [r1], #4
  40120c:	f100 0c04 	add.w	ip, r0, #4
  401210:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  401214:	f06f 0200 	mvn.w	r2, #0
  401218:	bf1c      	itt	ne
  40121a:	fa22 f20c 	lsrne.w	r2, r2, ip
  40121e:	4313      	orrne	r3, r2
  401220:	f04f 0c01 	mov.w	ip, #1
  401224:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  401228:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  40122c:	eba3 020c 	sub.w	r2, r3, ip
  401230:	ea22 0203 	bic.w	r2, r2, r3
  401234:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  401238:	bf04      	itt	eq
  40123a:	f851 3b04 	ldreq.w	r3, [r1], #4
  40123e:	3004      	addeq	r0, #4
  401240:	d0f4      	beq.n	40122c <strlen+0x30>
  401242:	f1c2 0100 	rsb	r1, r2, #0
  401246:	ea02 0201 	and.w	r2, r2, r1
  40124a:	fab2 f282 	clz	r2, r2
  40124e:	f1c2 021f 	rsb	r2, r2, #31
  401252:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  401256:	4770      	bx	lr

00401258 <__swsetup_r>:
  401258:	b538      	push	{r3, r4, r5, lr}
  40125a:	4b2f      	ldr	r3, [pc, #188]	; (401318 <__swsetup_r+0xc0>)
  40125c:	681b      	ldr	r3, [r3, #0]
  40125e:	4605      	mov	r5, r0
  401260:	460c      	mov	r4, r1
  401262:	b113      	cbz	r3, 40126a <__swsetup_r+0x12>
  401264:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  401266:	2a00      	cmp	r2, #0
  401268:	d036      	beq.n	4012d8 <__swsetup_r+0x80>
  40126a:	89a2      	ldrh	r2, [r4, #12]
  40126c:	b293      	uxth	r3, r2
  40126e:	0718      	lsls	r0, r3, #28
  401270:	d50c      	bpl.n	40128c <__swsetup_r+0x34>
  401272:	6920      	ldr	r0, [r4, #16]
  401274:	b1a8      	cbz	r0, 4012a2 <__swsetup_r+0x4a>
  401276:	f013 0201 	ands.w	r2, r3, #1
  40127a:	d01e      	beq.n	4012ba <__swsetup_r+0x62>
  40127c:	6963      	ldr	r3, [r4, #20]
  40127e:	2200      	movs	r2, #0
  401280:	425b      	negs	r3, r3
  401282:	61a3      	str	r3, [r4, #24]
  401284:	60a2      	str	r2, [r4, #8]
  401286:	b1f0      	cbz	r0, 4012c6 <__swsetup_r+0x6e>
  401288:	2000      	movs	r0, #0
  40128a:	bd38      	pop	{r3, r4, r5, pc}
  40128c:	06d9      	lsls	r1, r3, #27
  40128e:	d53b      	bpl.n	401308 <__swsetup_r+0xb0>
  401290:	0758      	lsls	r0, r3, #29
  401292:	d425      	bmi.n	4012e0 <__swsetup_r+0x88>
  401294:	6920      	ldr	r0, [r4, #16]
  401296:	f042 0308 	orr.w	r3, r2, #8
  40129a:	81a3      	strh	r3, [r4, #12]
  40129c:	b29b      	uxth	r3, r3
  40129e:	2800      	cmp	r0, #0
  4012a0:	d1e9      	bne.n	401276 <__swsetup_r+0x1e>
  4012a2:	f403 7220 	and.w	r2, r3, #640	; 0x280
  4012a6:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4012aa:	d0e4      	beq.n	401276 <__swsetup_r+0x1e>
  4012ac:	4628      	mov	r0, r5
  4012ae:	4621      	mov	r1, r4
  4012b0:	f000 fc7e 	bl	401bb0 <__smakebuf_r>
  4012b4:	89a3      	ldrh	r3, [r4, #12]
  4012b6:	6920      	ldr	r0, [r4, #16]
  4012b8:	e7dd      	b.n	401276 <__swsetup_r+0x1e>
  4012ba:	0799      	lsls	r1, r3, #30
  4012bc:	bf58      	it	pl
  4012be:	6962      	ldrpl	r2, [r4, #20]
  4012c0:	60a2      	str	r2, [r4, #8]
  4012c2:	2800      	cmp	r0, #0
  4012c4:	d1e0      	bne.n	401288 <__swsetup_r+0x30>
  4012c6:	89a3      	ldrh	r3, [r4, #12]
  4012c8:	061a      	lsls	r2, r3, #24
  4012ca:	d5de      	bpl.n	40128a <__swsetup_r+0x32>
  4012cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4012d0:	81a3      	strh	r3, [r4, #12]
  4012d2:	f04f 30ff 	mov.w	r0, #4294967295
  4012d6:	bd38      	pop	{r3, r4, r5, pc}
  4012d8:	4618      	mov	r0, r3
  4012da:	f000 f96d 	bl	4015b8 <__sinit>
  4012de:	e7c4      	b.n	40126a <__swsetup_r+0x12>
  4012e0:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4012e2:	b149      	cbz	r1, 4012f8 <__swsetup_r+0xa0>
  4012e4:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4012e8:	4299      	cmp	r1, r3
  4012ea:	d003      	beq.n	4012f4 <__swsetup_r+0x9c>
  4012ec:	4628      	mov	r0, r5
  4012ee:	f000 f9d1 	bl	401694 <_free_r>
  4012f2:	89a2      	ldrh	r2, [r4, #12]
  4012f4:	2300      	movs	r3, #0
  4012f6:	6323      	str	r3, [r4, #48]	; 0x30
  4012f8:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4012fc:	2300      	movs	r3, #0
  4012fe:	6920      	ldr	r0, [r4, #16]
  401300:	6063      	str	r3, [r4, #4]
  401302:	b292      	uxth	r2, r2
  401304:	6020      	str	r0, [r4, #0]
  401306:	e7c6      	b.n	401296 <__swsetup_r+0x3e>
  401308:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  40130c:	2309      	movs	r3, #9
  40130e:	602b      	str	r3, [r5, #0]
  401310:	f04f 30ff 	mov.w	r0, #4294967295
  401314:	81a2      	strh	r2, [r4, #12]
  401316:	bd38      	pop	{r3, r4, r5, pc}
  401318:	20000430 	.word	0x20000430

0040131c <register_fini>:
  40131c:	4b02      	ldr	r3, [pc, #8]	; (401328 <register_fini+0xc>)
  40131e:	b113      	cbz	r3, 401326 <register_fini+0xa>
  401320:	4802      	ldr	r0, [pc, #8]	; (40132c <register_fini+0x10>)
  401322:	f000 b805 	b.w	401330 <atexit>
  401326:	4770      	bx	lr
  401328:	00000000 	.word	0x00000000
  40132c:	004015cd 	.word	0x004015cd

00401330 <atexit>:
  401330:	4601      	mov	r1, r0
  401332:	2000      	movs	r0, #0
  401334:	4602      	mov	r2, r0
  401336:	4603      	mov	r3, r0
  401338:	f001 baee 	b.w	402918 <__register_exitproc>

0040133c <__sflush_r>:
  40133c:	898b      	ldrh	r3, [r1, #12]
  40133e:	b29a      	uxth	r2, r3
  401340:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401344:	460d      	mov	r5, r1
  401346:	0711      	lsls	r1, r2, #28
  401348:	4680      	mov	r8, r0
  40134a:	d43c      	bmi.n	4013c6 <__sflush_r+0x8a>
  40134c:	686a      	ldr	r2, [r5, #4]
  40134e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  401352:	2a00      	cmp	r2, #0
  401354:	81ab      	strh	r3, [r5, #12]
  401356:	dd65      	ble.n	401424 <__sflush_r+0xe8>
  401358:	6aae      	ldr	r6, [r5, #40]	; 0x28
  40135a:	2e00      	cmp	r6, #0
  40135c:	d04b      	beq.n	4013f6 <__sflush_r+0xba>
  40135e:	b29b      	uxth	r3, r3
  401360:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  401364:	2100      	movs	r1, #0
  401366:	b292      	uxth	r2, r2
  401368:	f8d8 4000 	ldr.w	r4, [r8]
  40136c:	f8c8 1000 	str.w	r1, [r8]
  401370:	2a00      	cmp	r2, #0
  401372:	d05b      	beq.n	40142c <__sflush_r+0xf0>
  401374:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  401376:	075f      	lsls	r7, r3, #29
  401378:	d505      	bpl.n	401386 <__sflush_r+0x4a>
  40137a:	6869      	ldr	r1, [r5, #4]
  40137c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40137e:	1a52      	subs	r2, r2, r1
  401380:	b10b      	cbz	r3, 401386 <__sflush_r+0x4a>
  401382:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  401384:	1ad2      	subs	r2, r2, r3
  401386:	4640      	mov	r0, r8
  401388:	69e9      	ldr	r1, [r5, #28]
  40138a:	2300      	movs	r3, #0
  40138c:	47b0      	blx	r6
  40138e:	1c46      	adds	r6, r0, #1
  401390:	d056      	beq.n	401440 <__sflush_r+0x104>
  401392:	89ab      	ldrh	r3, [r5, #12]
  401394:	692a      	ldr	r2, [r5, #16]
  401396:	602a      	str	r2, [r5, #0]
  401398:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40139c:	b29b      	uxth	r3, r3
  40139e:	2200      	movs	r2, #0
  4013a0:	606a      	str	r2, [r5, #4]
  4013a2:	04da      	lsls	r2, r3, #19
  4013a4:	81ab      	strh	r3, [r5, #12]
  4013a6:	d43b      	bmi.n	401420 <__sflush_r+0xe4>
  4013a8:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4013aa:	f8c8 4000 	str.w	r4, [r8]
  4013ae:	b311      	cbz	r1, 4013f6 <__sflush_r+0xba>
  4013b0:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4013b4:	4299      	cmp	r1, r3
  4013b6:	d002      	beq.n	4013be <__sflush_r+0x82>
  4013b8:	4640      	mov	r0, r8
  4013ba:	f000 f96b 	bl	401694 <_free_r>
  4013be:	2000      	movs	r0, #0
  4013c0:	6328      	str	r0, [r5, #48]	; 0x30
  4013c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4013c6:	692e      	ldr	r6, [r5, #16]
  4013c8:	b1ae      	cbz	r6, 4013f6 <__sflush_r+0xba>
  4013ca:	682c      	ldr	r4, [r5, #0]
  4013cc:	602e      	str	r6, [r5, #0]
  4013ce:	0791      	lsls	r1, r2, #30
  4013d0:	bf0c      	ite	eq
  4013d2:	696b      	ldreq	r3, [r5, #20]
  4013d4:	2300      	movne	r3, #0
  4013d6:	1ba4      	subs	r4, r4, r6
  4013d8:	60ab      	str	r3, [r5, #8]
  4013da:	e00a      	b.n	4013f2 <__sflush_r+0xb6>
  4013dc:	4632      	mov	r2, r6
  4013de:	4623      	mov	r3, r4
  4013e0:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4013e2:	69e9      	ldr	r1, [r5, #28]
  4013e4:	4640      	mov	r0, r8
  4013e6:	47b8      	blx	r7
  4013e8:	2800      	cmp	r0, #0
  4013ea:	eba4 0400 	sub.w	r4, r4, r0
  4013ee:	4406      	add	r6, r0
  4013f0:	dd04      	ble.n	4013fc <__sflush_r+0xc0>
  4013f2:	2c00      	cmp	r4, #0
  4013f4:	dcf2      	bgt.n	4013dc <__sflush_r+0xa0>
  4013f6:	2000      	movs	r0, #0
  4013f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4013fc:	89ab      	ldrh	r3, [r5, #12]
  4013fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401402:	81ab      	strh	r3, [r5, #12]
  401404:	f04f 30ff 	mov.w	r0, #4294967295
  401408:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40140c:	89ab      	ldrh	r3, [r5, #12]
  40140e:	692a      	ldr	r2, [r5, #16]
  401410:	6069      	str	r1, [r5, #4]
  401412:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  401416:	b29b      	uxth	r3, r3
  401418:	81ab      	strh	r3, [r5, #12]
  40141a:	04db      	lsls	r3, r3, #19
  40141c:	602a      	str	r2, [r5, #0]
  40141e:	d5c3      	bpl.n	4013a8 <__sflush_r+0x6c>
  401420:	6528      	str	r0, [r5, #80]	; 0x50
  401422:	e7c1      	b.n	4013a8 <__sflush_r+0x6c>
  401424:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  401426:	2a00      	cmp	r2, #0
  401428:	dc96      	bgt.n	401358 <__sflush_r+0x1c>
  40142a:	e7e4      	b.n	4013f6 <__sflush_r+0xba>
  40142c:	2301      	movs	r3, #1
  40142e:	4640      	mov	r0, r8
  401430:	69e9      	ldr	r1, [r5, #28]
  401432:	47b0      	blx	r6
  401434:	1c43      	adds	r3, r0, #1
  401436:	4602      	mov	r2, r0
  401438:	d019      	beq.n	40146e <__sflush_r+0x132>
  40143a:	89ab      	ldrh	r3, [r5, #12]
  40143c:	6aae      	ldr	r6, [r5, #40]	; 0x28
  40143e:	e79a      	b.n	401376 <__sflush_r+0x3a>
  401440:	f8d8 1000 	ldr.w	r1, [r8]
  401444:	2900      	cmp	r1, #0
  401446:	d0e1      	beq.n	40140c <__sflush_r+0xd0>
  401448:	291d      	cmp	r1, #29
  40144a:	d007      	beq.n	40145c <__sflush_r+0x120>
  40144c:	2916      	cmp	r1, #22
  40144e:	d005      	beq.n	40145c <__sflush_r+0x120>
  401450:	89ab      	ldrh	r3, [r5, #12]
  401452:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401456:	81ab      	strh	r3, [r5, #12]
  401458:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40145c:	89ab      	ldrh	r3, [r5, #12]
  40145e:	692a      	ldr	r2, [r5, #16]
  401460:	602a      	str	r2, [r5, #0]
  401462:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  401466:	2200      	movs	r2, #0
  401468:	81ab      	strh	r3, [r5, #12]
  40146a:	606a      	str	r2, [r5, #4]
  40146c:	e79c      	b.n	4013a8 <__sflush_r+0x6c>
  40146e:	f8d8 3000 	ldr.w	r3, [r8]
  401472:	2b00      	cmp	r3, #0
  401474:	d0e1      	beq.n	40143a <__sflush_r+0xfe>
  401476:	2b1d      	cmp	r3, #29
  401478:	d007      	beq.n	40148a <__sflush_r+0x14e>
  40147a:	2b16      	cmp	r3, #22
  40147c:	d005      	beq.n	40148a <__sflush_r+0x14e>
  40147e:	89ab      	ldrh	r3, [r5, #12]
  401480:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401484:	81ab      	strh	r3, [r5, #12]
  401486:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40148a:	f8c8 4000 	str.w	r4, [r8]
  40148e:	e7b2      	b.n	4013f6 <__sflush_r+0xba>

00401490 <_fflush_r>:
  401490:	b510      	push	{r4, lr}
  401492:	4604      	mov	r4, r0
  401494:	b082      	sub	sp, #8
  401496:	b108      	cbz	r0, 40149c <_fflush_r+0xc>
  401498:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40149a:	b153      	cbz	r3, 4014b2 <_fflush_r+0x22>
  40149c:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  4014a0:	b908      	cbnz	r0, 4014a6 <_fflush_r+0x16>
  4014a2:	b002      	add	sp, #8
  4014a4:	bd10      	pop	{r4, pc}
  4014a6:	4620      	mov	r0, r4
  4014a8:	b002      	add	sp, #8
  4014aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4014ae:	f7ff bf45 	b.w	40133c <__sflush_r>
  4014b2:	9101      	str	r1, [sp, #4]
  4014b4:	f000 f880 	bl	4015b8 <__sinit>
  4014b8:	9901      	ldr	r1, [sp, #4]
  4014ba:	e7ef      	b.n	40149c <_fflush_r+0xc>

004014bc <_cleanup_r>:
  4014bc:	4901      	ldr	r1, [pc, #4]	; (4014c4 <_cleanup_r+0x8>)
  4014be:	f000 bb4d 	b.w	401b5c <_fwalk_reent>
  4014c2:	bf00      	nop
  4014c4:	004029e1 	.word	0x004029e1

004014c8 <__sinit.part.1>:
  4014c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4014cc:	4b35      	ldr	r3, [pc, #212]	; (4015a4 <__sinit.part.1+0xdc>)
  4014ce:	6845      	ldr	r5, [r0, #4]
  4014d0:	63c3      	str	r3, [r0, #60]	; 0x3c
  4014d2:	2400      	movs	r4, #0
  4014d4:	4607      	mov	r7, r0
  4014d6:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  4014da:	2304      	movs	r3, #4
  4014dc:	2103      	movs	r1, #3
  4014de:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  4014e2:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  4014e6:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  4014ea:	b083      	sub	sp, #12
  4014ec:	602c      	str	r4, [r5, #0]
  4014ee:	606c      	str	r4, [r5, #4]
  4014f0:	60ac      	str	r4, [r5, #8]
  4014f2:	666c      	str	r4, [r5, #100]	; 0x64
  4014f4:	81ec      	strh	r4, [r5, #14]
  4014f6:	612c      	str	r4, [r5, #16]
  4014f8:	616c      	str	r4, [r5, #20]
  4014fa:	61ac      	str	r4, [r5, #24]
  4014fc:	81ab      	strh	r3, [r5, #12]
  4014fe:	4621      	mov	r1, r4
  401500:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  401504:	2208      	movs	r2, #8
  401506:	f7ff fd71 	bl	400fec <memset>
  40150a:	68be      	ldr	r6, [r7, #8]
  40150c:	f8df b098 	ldr.w	fp, [pc, #152]	; 4015a8 <__sinit.part.1+0xe0>
  401510:	f8df a098 	ldr.w	sl, [pc, #152]	; 4015ac <__sinit.part.1+0xe4>
  401514:	f8df 9098 	ldr.w	r9, [pc, #152]	; 4015b0 <__sinit.part.1+0xe8>
  401518:	f8df 8098 	ldr.w	r8, [pc, #152]	; 4015b4 <__sinit.part.1+0xec>
  40151c:	f8c5 b020 	str.w	fp, [r5, #32]
  401520:	2301      	movs	r3, #1
  401522:	2209      	movs	r2, #9
  401524:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  401528:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40152c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  401530:	61ed      	str	r5, [r5, #28]
  401532:	4621      	mov	r1, r4
  401534:	81f3      	strh	r3, [r6, #14]
  401536:	81b2      	strh	r2, [r6, #12]
  401538:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  40153c:	6034      	str	r4, [r6, #0]
  40153e:	6074      	str	r4, [r6, #4]
  401540:	60b4      	str	r4, [r6, #8]
  401542:	6674      	str	r4, [r6, #100]	; 0x64
  401544:	6134      	str	r4, [r6, #16]
  401546:	6174      	str	r4, [r6, #20]
  401548:	61b4      	str	r4, [r6, #24]
  40154a:	2208      	movs	r2, #8
  40154c:	9301      	str	r3, [sp, #4]
  40154e:	f7ff fd4d 	bl	400fec <memset>
  401552:	68fd      	ldr	r5, [r7, #12]
  401554:	61f6      	str	r6, [r6, #28]
  401556:	2012      	movs	r0, #18
  401558:	2202      	movs	r2, #2
  40155a:	f8c6 b020 	str.w	fp, [r6, #32]
  40155e:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  401562:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  401566:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  40156a:	4621      	mov	r1, r4
  40156c:	81a8      	strh	r0, [r5, #12]
  40156e:	81ea      	strh	r2, [r5, #14]
  401570:	602c      	str	r4, [r5, #0]
  401572:	606c      	str	r4, [r5, #4]
  401574:	60ac      	str	r4, [r5, #8]
  401576:	666c      	str	r4, [r5, #100]	; 0x64
  401578:	612c      	str	r4, [r5, #16]
  40157a:	616c      	str	r4, [r5, #20]
  40157c:	61ac      	str	r4, [r5, #24]
  40157e:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  401582:	2208      	movs	r2, #8
  401584:	f7ff fd32 	bl	400fec <memset>
  401588:	9b01      	ldr	r3, [sp, #4]
  40158a:	61ed      	str	r5, [r5, #28]
  40158c:	f8c5 b020 	str.w	fp, [r5, #32]
  401590:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  401594:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  401598:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40159c:	63bb      	str	r3, [r7, #56]	; 0x38
  40159e:	b003      	add	sp, #12
  4015a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4015a4:	004014bd 	.word	0x004014bd
  4015a8:	0040286d 	.word	0x0040286d
  4015ac:	00402891 	.word	0x00402891
  4015b0:	004028c9 	.word	0x004028c9
  4015b4:	004028e9 	.word	0x004028e9

004015b8 <__sinit>:
  4015b8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4015ba:	b103      	cbz	r3, 4015be <__sinit+0x6>
  4015bc:	4770      	bx	lr
  4015be:	f7ff bf83 	b.w	4014c8 <__sinit.part.1>
  4015c2:	bf00      	nop

004015c4 <__sfp_lock_acquire>:
  4015c4:	4770      	bx	lr
  4015c6:	bf00      	nop

004015c8 <__sfp_lock_release>:
  4015c8:	4770      	bx	lr
  4015ca:	bf00      	nop

004015cc <__libc_fini_array>:
  4015cc:	b538      	push	{r3, r4, r5, lr}
  4015ce:	4b08      	ldr	r3, [pc, #32]	; (4015f0 <__libc_fini_array+0x24>)
  4015d0:	4d08      	ldr	r5, [pc, #32]	; (4015f4 <__libc_fini_array+0x28>)
  4015d2:	1aed      	subs	r5, r5, r3
  4015d4:	10ac      	asrs	r4, r5, #2
  4015d6:	bf18      	it	ne
  4015d8:	18ed      	addne	r5, r5, r3
  4015da:	d005      	beq.n	4015e8 <__libc_fini_array+0x1c>
  4015dc:	3c01      	subs	r4, #1
  4015de:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4015e2:	4798      	blx	r3
  4015e4:	2c00      	cmp	r4, #0
  4015e6:	d1f9      	bne.n	4015dc <__libc_fini_array+0x10>
  4015e8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4015ec:	f001 ba9c 	b.w	402b28 <_fini>
  4015f0:	00402b34 	.word	0x00402b34
  4015f4:	00402b38 	.word	0x00402b38

004015f8 <_malloc_trim_r>:
  4015f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4015fa:	4f23      	ldr	r7, [pc, #140]	; (401688 <_malloc_trim_r+0x90>)
  4015fc:	460c      	mov	r4, r1
  4015fe:	4606      	mov	r6, r0
  401600:	f000 ff28 	bl	402454 <__malloc_lock>
  401604:	68bb      	ldr	r3, [r7, #8]
  401606:	685d      	ldr	r5, [r3, #4]
  401608:	f025 0503 	bic.w	r5, r5, #3
  40160c:	1b29      	subs	r1, r5, r4
  40160e:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  401612:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  401616:	f021 010f 	bic.w	r1, r1, #15
  40161a:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40161e:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  401622:	db07      	blt.n	401634 <_malloc_trim_r+0x3c>
  401624:	4630      	mov	r0, r6
  401626:	2100      	movs	r1, #0
  401628:	f001 f90e 	bl	402848 <_sbrk_r>
  40162c:	68bb      	ldr	r3, [r7, #8]
  40162e:	442b      	add	r3, r5
  401630:	4298      	cmp	r0, r3
  401632:	d004      	beq.n	40163e <_malloc_trim_r+0x46>
  401634:	4630      	mov	r0, r6
  401636:	f000 ff0f 	bl	402458 <__malloc_unlock>
  40163a:	2000      	movs	r0, #0
  40163c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40163e:	4630      	mov	r0, r6
  401640:	4261      	negs	r1, r4
  401642:	f001 f901 	bl	402848 <_sbrk_r>
  401646:	3001      	adds	r0, #1
  401648:	d00d      	beq.n	401666 <_malloc_trim_r+0x6e>
  40164a:	4b10      	ldr	r3, [pc, #64]	; (40168c <_malloc_trim_r+0x94>)
  40164c:	68ba      	ldr	r2, [r7, #8]
  40164e:	6819      	ldr	r1, [r3, #0]
  401650:	1b2d      	subs	r5, r5, r4
  401652:	f045 0501 	orr.w	r5, r5, #1
  401656:	4630      	mov	r0, r6
  401658:	1b09      	subs	r1, r1, r4
  40165a:	6055      	str	r5, [r2, #4]
  40165c:	6019      	str	r1, [r3, #0]
  40165e:	f000 fefb 	bl	402458 <__malloc_unlock>
  401662:	2001      	movs	r0, #1
  401664:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401666:	4630      	mov	r0, r6
  401668:	2100      	movs	r1, #0
  40166a:	f001 f8ed 	bl	402848 <_sbrk_r>
  40166e:	68ba      	ldr	r2, [r7, #8]
  401670:	1a83      	subs	r3, r0, r2
  401672:	2b0f      	cmp	r3, #15
  401674:	ddde      	ble.n	401634 <_malloc_trim_r+0x3c>
  401676:	4c06      	ldr	r4, [pc, #24]	; (401690 <_malloc_trim_r+0x98>)
  401678:	4904      	ldr	r1, [pc, #16]	; (40168c <_malloc_trim_r+0x94>)
  40167a:	6824      	ldr	r4, [r4, #0]
  40167c:	f043 0301 	orr.w	r3, r3, #1
  401680:	1b00      	subs	r0, r0, r4
  401682:	6053      	str	r3, [r2, #4]
  401684:	6008      	str	r0, [r1, #0]
  401686:	e7d5      	b.n	401634 <_malloc_trim_r+0x3c>
  401688:	20000434 	.word	0x20000434
  40168c:	200008e8 	.word	0x200008e8
  401690:	20000840 	.word	0x20000840

00401694 <_free_r>:
  401694:	2900      	cmp	r1, #0
  401696:	d04e      	beq.n	401736 <_free_r+0xa2>
  401698:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40169c:	460c      	mov	r4, r1
  40169e:	4680      	mov	r8, r0
  4016a0:	f000 fed8 	bl	402454 <__malloc_lock>
  4016a4:	f854 7c04 	ldr.w	r7, [r4, #-4]
  4016a8:	4962      	ldr	r1, [pc, #392]	; (401834 <_free_r+0x1a0>)
  4016aa:	f027 0201 	bic.w	r2, r7, #1
  4016ae:	f1a4 0508 	sub.w	r5, r4, #8
  4016b2:	18ab      	adds	r3, r5, r2
  4016b4:	688e      	ldr	r6, [r1, #8]
  4016b6:	6858      	ldr	r0, [r3, #4]
  4016b8:	429e      	cmp	r6, r3
  4016ba:	f020 0003 	bic.w	r0, r0, #3
  4016be:	d05a      	beq.n	401776 <_free_r+0xe2>
  4016c0:	07fe      	lsls	r6, r7, #31
  4016c2:	6058      	str	r0, [r3, #4]
  4016c4:	d40b      	bmi.n	4016de <_free_r+0x4a>
  4016c6:	f854 7c08 	ldr.w	r7, [r4, #-8]
  4016ca:	1bed      	subs	r5, r5, r7
  4016cc:	f101 0e08 	add.w	lr, r1, #8
  4016d0:	68ac      	ldr	r4, [r5, #8]
  4016d2:	4574      	cmp	r4, lr
  4016d4:	443a      	add	r2, r7
  4016d6:	d067      	beq.n	4017a8 <_free_r+0x114>
  4016d8:	68ef      	ldr	r7, [r5, #12]
  4016da:	60e7      	str	r7, [r4, #12]
  4016dc:	60bc      	str	r4, [r7, #8]
  4016de:	181c      	adds	r4, r3, r0
  4016e0:	6864      	ldr	r4, [r4, #4]
  4016e2:	07e4      	lsls	r4, r4, #31
  4016e4:	d40c      	bmi.n	401700 <_free_r+0x6c>
  4016e6:	4f54      	ldr	r7, [pc, #336]	; (401838 <_free_r+0x1a4>)
  4016e8:	689c      	ldr	r4, [r3, #8]
  4016ea:	42bc      	cmp	r4, r7
  4016ec:	4402      	add	r2, r0
  4016ee:	d07c      	beq.n	4017ea <_free_r+0x156>
  4016f0:	68d8      	ldr	r0, [r3, #12]
  4016f2:	60e0      	str	r0, [r4, #12]
  4016f4:	f042 0301 	orr.w	r3, r2, #1
  4016f8:	6084      	str	r4, [r0, #8]
  4016fa:	606b      	str	r3, [r5, #4]
  4016fc:	50aa      	str	r2, [r5, r2]
  4016fe:	e003      	b.n	401708 <_free_r+0x74>
  401700:	f042 0301 	orr.w	r3, r2, #1
  401704:	606b      	str	r3, [r5, #4]
  401706:	50aa      	str	r2, [r5, r2]
  401708:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  40170c:	d214      	bcs.n	401738 <_free_r+0xa4>
  40170e:	08d2      	lsrs	r2, r2, #3
  401710:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  401714:	6848      	ldr	r0, [r1, #4]
  401716:	689f      	ldr	r7, [r3, #8]
  401718:	60af      	str	r7, [r5, #8]
  40171a:	1092      	asrs	r2, r2, #2
  40171c:	2401      	movs	r4, #1
  40171e:	fa04 f202 	lsl.w	r2, r4, r2
  401722:	4310      	orrs	r0, r2
  401724:	60eb      	str	r3, [r5, #12]
  401726:	6048      	str	r0, [r1, #4]
  401728:	609d      	str	r5, [r3, #8]
  40172a:	60fd      	str	r5, [r7, #12]
  40172c:	4640      	mov	r0, r8
  40172e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  401732:	f000 be91 	b.w	402458 <__malloc_unlock>
  401736:	4770      	bx	lr
  401738:	0a53      	lsrs	r3, r2, #9
  40173a:	2b04      	cmp	r3, #4
  40173c:	d847      	bhi.n	4017ce <_free_r+0x13a>
  40173e:	0993      	lsrs	r3, r2, #6
  401740:	f103 0438 	add.w	r4, r3, #56	; 0x38
  401744:	0060      	lsls	r0, r4, #1
  401746:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  40174a:	493a      	ldr	r1, [pc, #232]	; (401834 <_free_r+0x1a0>)
  40174c:	6883      	ldr	r3, [r0, #8]
  40174e:	4283      	cmp	r3, r0
  401750:	d043      	beq.n	4017da <_free_r+0x146>
  401752:	6859      	ldr	r1, [r3, #4]
  401754:	f021 0103 	bic.w	r1, r1, #3
  401758:	4291      	cmp	r1, r2
  40175a:	d902      	bls.n	401762 <_free_r+0xce>
  40175c:	689b      	ldr	r3, [r3, #8]
  40175e:	4298      	cmp	r0, r3
  401760:	d1f7      	bne.n	401752 <_free_r+0xbe>
  401762:	68da      	ldr	r2, [r3, #12]
  401764:	60ea      	str	r2, [r5, #12]
  401766:	60ab      	str	r3, [r5, #8]
  401768:	4640      	mov	r0, r8
  40176a:	6095      	str	r5, [r2, #8]
  40176c:	60dd      	str	r5, [r3, #12]
  40176e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  401772:	f000 be71 	b.w	402458 <__malloc_unlock>
  401776:	07ff      	lsls	r7, r7, #31
  401778:	4402      	add	r2, r0
  40177a:	d407      	bmi.n	40178c <_free_r+0xf8>
  40177c:	f854 3c08 	ldr.w	r3, [r4, #-8]
  401780:	1aed      	subs	r5, r5, r3
  401782:	441a      	add	r2, r3
  401784:	68a8      	ldr	r0, [r5, #8]
  401786:	68eb      	ldr	r3, [r5, #12]
  401788:	60c3      	str	r3, [r0, #12]
  40178a:	6098      	str	r0, [r3, #8]
  40178c:	4b2b      	ldr	r3, [pc, #172]	; (40183c <_free_r+0x1a8>)
  40178e:	681b      	ldr	r3, [r3, #0]
  401790:	f042 0001 	orr.w	r0, r2, #1
  401794:	429a      	cmp	r2, r3
  401796:	6068      	str	r0, [r5, #4]
  401798:	608d      	str	r5, [r1, #8]
  40179a:	d3c7      	bcc.n	40172c <_free_r+0x98>
  40179c:	4b28      	ldr	r3, [pc, #160]	; (401840 <_free_r+0x1ac>)
  40179e:	4640      	mov	r0, r8
  4017a0:	6819      	ldr	r1, [r3, #0]
  4017a2:	f7ff ff29 	bl	4015f8 <_malloc_trim_r>
  4017a6:	e7c1      	b.n	40172c <_free_r+0x98>
  4017a8:	1819      	adds	r1, r3, r0
  4017aa:	6849      	ldr	r1, [r1, #4]
  4017ac:	07c9      	lsls	r1, r1, #31
  4017ae:	d409      	bmi.n	4017c4 <_free_r+0x130>
  4017b0:	68d9      	ldr	r1, [r3, #12]
  4017b2:	689b      	ldr	r3, [r3, #8]
  4017b4:	4402      	add	r2, r0
  4017b6:	f042 0001 	orr.w	r0, r2, #1
  4017ba:	60d9      	str	r1, [r3, #12]
  4017bc:	608b      	str	r3, [r1, #8]
  4017be:	6068      	str	r0, [r5, #4]
  4017c0:	50aa      	str	r2, [r5, r2]
  4017c2:	e7b3      	b.n	40172c <_free_r+0x98>
  4017c4:	f042 0301 	orr.w	r3, r2, #1
  4017c8:	606b      	str	r3, [r5, #4]
  4017ca:	50aa      	str	r2, [r5, r2]
  4017cc:	e7ae      	b.n	40172c <_free_r+0x98>
  4017ce:	2b14      	cmp	r3, #20
  4017d0:	d814      	bhi.n	4017fc <_free_r+0x168>
  4017d2:	f103 045b 	add.w	r4, r3, #91	; 0x5b
  4017d6:	0060      	lsls	r0, r4, #1
  4017d8:	e7b5      	b.n	401746 <_free_r+0xb2>
  4017da:	684a      	ldr	r2, [r1, #4]
  4017dc:	10a4      	asrs	r4, r4, #2
  4017de:	2001      	movs	r0, #1
  4017e0:	40a0      	lsls	r0, r4
  4017e2:	4302      	orrs	r2, r0
  4017e4:	604a      	str	r2, [r1, #4]
  4017e6:	461a      	mov	r2, r3
  4017e8:	e7bc      	b.n	401764 <_free_r+0xd0>
  4017ea:	f042 0301 	orr.w	r3, r2, #1
  4017ee:	614d      	str	r5, [r1, #20]
  4017f0:	610d      	str	r5, [r1, #16]
  4017f2:	60ec      	str	r4, [r5, #12]
  4017f4:	60ac      	str	r4, [r5, #8]
  4017f6:	606b      	str	r3, [r5, #4]
  4017f8:	50aa      	str	r2, [r5, r2]
  4017fa:	e797      	b.n	40172c <_free_r+0x98>
  4017fc:	2b54      	cmp	r3, #84	; 0x54
  4017fe:	d804      	bhi.n	40180a <_free_r+0x176>
  401800:	0b13      	lsrs	r3, r2, #12
  401802:	f103 046e 	add.w	r4, r3, #110	; 0x6e
  401806:	0060      	lsls	r0, r4, #1
  401808:	e79d      	b.n	401746 <_free_r+0xb2>
  40180a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40180e:	d804      	bhi.n	40181a <_free_r+0x186>
  401810:	0bd3      	lsrs	r3, r2, #15
  401812:	f103 0477 	add.w	r4, r3, #119	; 0x77
  401816:	0060      	lsls	r0, r4, #1
  401818:	e795      	b.n	401746 <_free_r+0xb2>
  40181a:	f240 5054 	movw	r0, #1364	; 0x554
  40181e:	4283      	cmp	r3, r0
  401820:	d804      	bhi.n	40182c <_free_r+0x198>
  401822:	0c93      	lsrs	r3, r2, #18
  401824:	f103 047c 	add.w	r4, r3, #124	; 0x7c
  401828:	0060      	lsls	r0, r4, #1
  40182a:	e78c      	b.n	401746 <_free_r+0xb2>
  40182c:	20fc      	movs	r0, #252	; 0xfc
  40182e:	247e      	movs	r4, #126	; 0x7e
  401830:	e789      	b.n	401746 <_free_r+0xb2>
  401832:	bf00      	nop
  401834:	20000434 	.word	0x20000434
  401838:	2000043c 	.word	0x2000043c
  40183c:	2000083c 	.word	0x2000083c
  401840:	200008e4 	.word	0x200008e4

00401844 <__sfvwrite_r>:
  401844:	6893      	ldr	r3, [r2, #8]
  401846:	2b00      	cmp	r3, #0
  401848:	d07a      	beq.n	401940 <__sfvwrite_r+0xfc>
  40184a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40184e:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  401852:	f01e 0f08 	tst.w	lr, #8
  401856:	b083      	sub	sp, #12
  401858:	460c      	mov	r4, r1
  40185a:	4681      	mov	r9, r0
  40185c:	4616      	mov	r6, r2
  40185e:	d026      	beq.n	4018ae <__sfvwrite_r+0x6a>
  401860:	690b      	ldr	r3, [r1, #16]
  401862:	b323      	cbz	r3, 4018ae <__sfvwrite_r+0x6a>
  401864:	f00e 0802 	and.w	r8, lr, #2
  401868:	fa1f f088 	uxth.w	r0, r8
  40186c:	6835      	ldr	r5, [r6, #0]
  40186e:	b370      	cbz	r0, 4018ce <__sfvwrite_r+0x8a>
  401870:	f04f 0a00 	mov.w	sl, #0
  401874:	f8df b2e0 	ldr.w	fp, [pc, #736]	; 401b58 <__sfvwrite_r+0x314>
  401878:	46d0      	mov	r8, sl
  40187a:	45d8      	cmp	r8, fp
  40187c:	4643      	mov	r3, r8
  40187e:	4652      	mov	r2, sl
  401880:	bf28      	it	cs
  401882:	465b      	movcs	r3, fp
  401884:	4648      	mov	r0, r9
  401886:	f1b8 0f00 	cmp.w	r8, #0
  40188a:	d053      	beq.n	401934 <__sfvwrite_r+0xf0>
  40188c:	69e1      	ldr	r1, [r4, #28]
  40188e:	6a67      	ldr	r7, [r4, #36]	; 0x24
  401890:	47b8      	blx	r7
  401892:	2800      	cmp	r0, #0
  401894:	dd73      	ble.n	40197e <__sfvwrite_r+0x13a>
  401896:	68b3      	ldr	r3, [r6, #8]
  401898:	1a1b      	subs	r3, r3, r0
  40189a:	4482      	add	sl, r0
  40189c:	ebc0 0808 	rsb	r8, r0, r8
  4018a0:	60b3      	str	r3, [r6, #8]
  4018a2:	2b00      	cmp	r3, #0
  4018a4:	d1e9      	bne.n	40187a <__sfvwrite_r+0x36>
  4018a6:	2000      	movs	r0, #0
  4018a8:	b003      	add	sp, #12
  4018aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4018ae:	4648      	mov	r0, r9
  4018b0:	4621      	mov	r1, r4
  4018b2:	f7ff fcd1 	bl	401258 <__swsetup_r>
  4018b6:	2800      	cmp	r0, #0
  4018b8:	f040 8145 	bne.w	401b46 <__sfvwrite_r+0x302>
  4018bc:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  4018c0:	6835      	ldr	r5, [r6, #0]
  4018c2:	f00e 0802 	and.w	r8, lr, #2
  4018c6:	fa1f f088 	uxth.w	r0, r8
  4018ca:	2800      	cmp	r0, #0
  4018cc:	d1d0      	bne.n	401870 <__sfvwrite_r+0x2c>
  4018ce:	f01e 0b01 	ands.w	fp, lr, #1
  4018d2:	d15d      	bne.n	401990 <__sfvwrite_r+0x14c>
  4018d4:	46d8      	mov	r8, fp
  4018d6:	f1b8 0f00 	cmp.w	r8, #0
  4018da:	d025      	beq.n	401928 <__sfvwrite_r+0xe4>
  4018dc:	f41e 7f00 	tst.w	lr, #512	; 0x200
  4018e0:	68a7      	ldr	r7, [r4, #8]
  4018e2:	d02f      	beq.n	401944 <__sfvwrite_r+0x100>
  4018e4:	45b8      	cmp	r8, r7
  4018e6:	46ba      	mov	sl, r7
  4018e8:	f0c0 80a9 	bcc.w	401a3e <__sfvwrite_r+0x1fa>
  4018ec:	f41e 6f90 	tst.w	lr, #1152	; 0x480
  4018f0:	f040 80b6 	bne.w	401a60 <__sfvwrite_r+0x21c>
  4018f4:	6820      	ldr	r0, [r4, #0]
  4018f6:	4652      	mov	r2, sl
  4018f8:	4659      	mov	r1, fp
  4018fa:	f000 fd47 	bl	40238c <memmove>
  4018fe:	68a0      	ldr	r0, [r4, #8]
  401900:	6822      	ldr	r2, [r4, #0]
  401902:	1bc0      	subs	r0, r0, r7
  401904:	eb02 030a 	add.w	r3, r2, sl
  401908:	60a0      	str	r0, [r4, #8]
  40190a:	6023      	str	r3, [r4, #0]
  40190c:	4640      	mov	r0, r8
  40190e:	68b3      	ldr	r3, [r6, #8]
  401910:	1a1b      	subs	r3, r3, r0
  401912:	4483      	add	fp, r0
  401914:	ebc0 0808 	rsb	r8, r0, r8
  401918:	60b3      	str	r3, [r6, #8]
  40191a:	2b00      	cmp	r3, #0
  40191c:	d0c3      	beq.n	4018a6 <__sfvwrite_r+0x62>
  40191e:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  401922:	f1b8 0f00 	cmp.w	r8, #0
  401926:	d1d9      	bne.n	4018dc <__sfvwrite_r+0x98>
  401928:	f8d5 b000 	ldr.w	fp, [r5]
  40192c:	f8d5 8004 	ldr.w	r8, [r5, #4]
  401930:	3508      	adds	r5, #8
  401932:	e7d0      	b.n	4018d6 <__sfvwrite_r+0x92>
  401934:	f8d5 a000 	ldr.w	sl, [r5]
  401938:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40193c:	3508      	adds	r5, #8
  40193e:	e79c      	b.n	40187a <__sfvwrite_r+0x36>
  401940:	2000      	movs	r0, #0
  401942:	4770      	bx	lr
  401944:	6820      	ldr	r0, [r4, #0]
  401946:	6923      	ldr	r3, [r4, #16]
  401948:	4298      	cmp	r0, r3
  40194a:	d803      	bhi.n	401954 <__sfvwrite_r+0x110>
  40194c:	6962      	ldr	r2, [r4, #20]
  40194e:	4590      	cmp	r8, r2
  401950:	f080 80b9 	bcs.w	401ac6 <__sfvwrite_r+0x282>
  401954:	4547      	cmp	r7, r8
  401956:	bf28      	it	cs
  401958:	4647      	movcs	r7, r8
  40195a:	463a      	mov	r2, r7
  40195c:	4659      	mov	r1, fp
  40195e:	f000 fd15 	bl	40238c <memmove>
  401962:	68a3      	ldr	r3, [r4, #8]
  401964:	6822      	ldr	r2, [r4, #0]
  401966:	1bdb      	subs	r3, r3, r7
  401968:	443a      	add	r2, r7
  40196a:	60a3      	str	r3, [r4, #8]
  40196c:	6022      	str	r2, [r4, #0]
  40196e:	2b00      	cmp	r3, #0
  401970:	d14a      	bne.n	401a08 <__sfvwrite_r+0x1c4>
  401972:	4648      	mov	r0, r9
  401974:	4621      	mov	r1, r4
  401976:	f7ff fd8b 	bl	401490 <_fflush_r>
  40197a:	2800      	cmp	r0, #0
  40197c:	d044      	beq.n	401a08 <__sfvwrite_r+0x1c4>
  40197e:	89a3      	ldrh	r3, [r4, #12]
  401980:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401984:	f04f 30ff 	mov.w	r0, #4294967295
  401988:	81a3      	strh	r3, [r4, #12]
  40198a:	b003      	add	sp, #12
  40198c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401990:	4680      	mov	r8, r0
  401992:	9000      	str	r0, [sp, #0]
  401994:	4683      	mov	fp, r0
  401996:	4682      	mov	sl, r0
  401998:	f1ba 0f00 	cmp.w	sl, #0
  40199c:	d02c      	beq.n	4019f8 <__sfvwrite_r+0x1b4>
  40199e:	9b00      	ldr	r3, [sp, #0]
  4019a0:	2b00      	cmp	r3, #0
  4019a2:	d050      	beq.n	401a46 <__sfvwrite_r+0x202>
  4019a4:	6820      	ldr	r0, [r4, #0]
  4019a6:	6921      	ldr	r1, [r4, #16]
  4019a8:	f8d4 e008 	ldr.w	lr, [r4, #8]
  4019ac:	6962      	ldr	r2, [r4, #20]
  4019ae:	45d0      	cmp	r8, sl
  4019b0:	4643      	mov	r3, r8
  4019b2:	bf28      	it	cs
  4019b4:	4653      	movcs	r3, sl
  4019b6:	4288      	cmp	r0, r1
  4019b8:	461f      	mov	r7, r3
  4019ba:	d904      	bls.n	4019c6 <__sfvwrite_r+0x182>
  4019bc:	eb0e 0c02 	add.w	ip, lr, r2
  4019c0:	4563      	cmp	r3, ip
  4019c2:	f300 8092 	bgt.w	401aea <__sfvwrite_r+0x2a6>
  4019c6:	4293      	cmp	r3, r2
  4019c8:	db20      	blt.n	401a0c <__sfvwrite_r+0x1c8>
  4019ca:	4613      	mov	r3, r2
  4019cc:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4019ce:	69e1      	ldr	r1, [r4, #28]
  4019d0:	4648      	mov	r0, r9
  4019d2:	465a      	mov	r2, fp
  4019d4:	47b8      	blx	r7
  4019d6:	1e07      	subs	r7, r0, #0
  4019d8:	ddd1      	ble.n	40197e <__sfvwrite_r+0x13a>
  4019da:	ebb8 0807 	subs.w	r8, r8, r7
  4019de:	d025      	beq.n	401a2c <__sfvwrite_r+0x1e8>
  4019e0:	68b3      	ldr	r3, [r6, #8]
  4019e2:	1bdb      	subs	r3, r3, r7
  4019e4:	44bb      	add	fp, r7
  4019e6:	ebc7 0a0a 	rsb	sl, r7, sl
  4019ea:	60b3      	str	r3, [r6, #8]
  4019ec:	2b00      	cmp	r3, #0
  4019ee:	f43f af5a 	beq.w	4018a6 <__sfvwrite_r+0x62>
  4019f2:	f1ba 0f00 	cmp.w	sl, #0
  4019f6:	d1d2      	bne.n	40199e <__sfvwrite_r+0x15a>
  4019f8:	2300      	movs	r3, #0
  4019fa:	f8d5 b000 	ldr.w	fp, [r5]
  4019fe:	f8d5 a004 	ldr.w	sl, [r5, #4]
  401a02:	9300      	str	r3, [sp, #0]
  401a04:	3508      	adds	r5, #8
  401a06:	e7c7      	b.n	401998 <__sfvwrite_r+0x154>
  401a08:	4638      	mov	r0, r7
  401a0a:	e780      	b.n	40190e <__sfvwrite_r+0xca>
  401a0c:	461a      	mov	r2, r3
  401a0e:	4659      	mov	r1, fp
  401a10:	9301      	str	r3, [sp, #4]
  401a12:	f000 fcbb 	bl	40238c <memmove>
  401a16:	68a2      	ldr	r2, [r4, #8]
  401a18:	6821      	ldr	r1, [r4, #0]
  401a1a:	9b01      	ldr	r3, [sp, #4]
  401a1c:	ebb8 0807 	subs.w	r8, r8, r7
  401a20:	eba2 0203 	sub.w	r2, r2, r3
  401a24:	440b      	add	r3, r1
  401a26:	60a2      	str	r2, [r4, #8]
  401a28:	6023      	str	r3, [r4, #0]
  401a2a:	d1d9      	bne.n	4019e0 <__sfvwrite_r+0x19c>
  401a2c:	4648      	mov	r0, r9
  401a2e:	4621      	mov	r1, r4
  401a30:	f7ff fd2e 	bl	401490 <_fflush_r>
  401a34:	2800      	cmp	r0, #0
  401a36:	d1a2      	bne.n	40197e <__sfvwrite_r+0x13a>
  401a38:	f8cd 8000 	str.w	r8, [sp]
  401a3c:	e7d0      	b.n	4019e0 <__sfvwrite_r+0x19c>
  401a3e:	6820      	ldr	r0, [r4, #0]
  401a40:	4647      	mov	r7, r8
  401a42:	46c2      	mov	sl, r8
  401a44:	e757      	b.n	4018f6 <__sfvwrite_r+0xb2>
  401a46:	4658      	mov	r0, fp
  401a48:	210a      	movs	r1, #10
  401a4a:	4652      	mov	r2, sl
  401a4c:	f000 fbba 	bl	4021c4 <memchr>
  401a50:	2800      	cmp	r0, #0
  401a52:	d073      	beq.n	401b3c <__sfvwrite_r+0x2f8>
  401a54:	3001      	adds	r0, #1
  401a56:	2301      	movs	r3, #1
  401a58:	ebcb 0800 	rsb	r8, fp, r0
  401a5c:	9300      	str	r3, [sp, #0]
  401a5e:	e7a1      	b.n	4019a4 <__sfvwrite_r+0x160>
  401a60:	6967      	ldr	r7, [r4, #20]
  401a62:	6921      	ldr	r1, [r4, #16]
  401a64:	6823      	ldr	r3, [r4, #0]
  401a66:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  401a6a:	1a5b      	subs	r3, r3, r1
  401a6c:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  401a70:	1c58      	adds	r0, r3, #1
  401a72:	107f      	asrs	r7, r7, #1
  401a74:	4440      	add	r0, r8
  401a76:	4287      	cmp	r7, r0
  401a78:	463a      	mov	r2, r7
  401a7a:	bf3c      	itt	cc
  401a7c:	4607      	movcc	r7, r0
  401a7e:	463a      	movcc	r2, r7
  401a80:	f41e 6f80 	tst.w	lr, #1024	; 0x400
  401a84:	9300      	str	r3, [sp, #0]
  401a86:	d046      	beq.n	401b16 <__sfvwrite_r+0x2d2>
  401a88:	4611      	mov	r1, r2
  401a8a:	4648      	mov	r0, r9
  401a8c:	f000 f908 	bl	401ca0 <_malloc_r>
  401a90:	9b00      	ldr	r3, [sp, #0]
  401a92:	4682      	mov	sl, r0
  401a94:	2800      	cmp	r0, #0
  401a96:	d059      	beq.n	401b4c <__sfvwrite_r+0x308>
  401a98:	461a      	mov	r2, r3
  401a9a:	6921      	ldr	r1, [r4, #16]
  401a9c:	9300      	str	r3, [sp, #0]
  401a9e:	f000 fbdb 	bl	402258 <memcpy>
  401aa2:	89a2      	ldrh	r2, [r4, #12]
  401aa4:	9b00      	ldr	r3, [sp, #0]
  401aa6:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  401aaa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  401aae:	81a2      	strh	r2, [r4, #12]
  401ab0:	eb0a 0003 	add.w	r0, sl, r3
  401ab4:	1afb      	subs	r3, r7, r3
  401ab6:	f8c4 a010 	str.w	sl, [r4, #16]
  401aba:	6167      	str	r7, [r4, #20]
  401abc:	6020      	str	r0, [r4, #0]
  401abe:	60a3      	str	r3, [r4, #8]
  401ac0:	4647      	mov	r7, r8
  401ac2:	46c2      	mov	sl, r8
  401ac4:	e717      	b.n	4018f6 <__sfvwrite_r+0xb2>
  401ac6:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  401aca:	4543      	cmp	r3, r8
  401acc:	bf28      	it	cs
  401ace:	4643      	movcs	r3, r8
  401ad0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  401ad2:	fb93 f3f2 	sdiv	r3, r3, r2
  401ad6:	4648      	mov	r0, r9
  401ad8:	fb03 f302 	mul.w	r3, r3, r2
  401adc:	69e1      	ldr	r1, [r4, #28]
  401ade:	465a      	mov	r2, fp
  401ae0:	47b8      	blx	r7
  401ae2:	2800      	cmp	r0, #0
  401ae4:	f73f af13 	bgt.w	40190e <__sfvwrite_r+0xca>
  401ae8:	e749      	b.n	40197e <__sfvwrite_r+0x13a>
  401aea:	4662      	mov	r2, ip
  401aec:	4659      	mov	r1, fp
  401aee:	f8cd c004 	str.w	ip, [sp, #4]
  401af2:	f000 fc4b 	bl	40238c <memmove>
  401af6:	6823      	ldr	r3, [r4, #0]
  401af8:	f8dd c004 	ldr.w	ip, [sp, #4]
  401afc:	4463      	add	r3, ip
  401afe:	6023      	str	r3, [r4, #0]
  401b00:	4648      	mov	r0, r9
  401b02:	4621      	mov	r1, r4
  401b04:	f7ff fcc4 	bl	401490 <_fflush_r>
  401b08:	f8dd c004 	ldr.w	ip, [sp, #4]
  401b0c:	2800      	cmp	r0, #0
  401b0e:	f47f af36 	bne.w	40197e <__sfvwrite_r+0x13a>
  401b12:	4667      	mov	r7, ip
  401b14:	e761      	b.n	4019da <__sfvwrite_r+0x196>
  401b16:	4648      	mov	r0, r9
  401b18:	f000 fca0 	bl	40245c <_realloc_r>
  401b1c:	9b00      	ldr	r3, [sp, #0]
  401b1e:	4682      	mov	sl, r0
  401b20:	2800      	cmp	r0, #0
  401b22:	d1c5      	bne.n	401ab0 <__sfvwrite_r+0x26c>
  401b24:	4648      	mov	r0, r9
  401b26:	6921      	ldr	r1, [r4, #16]
  401b28:	f7ff fdb4 	bl	401694 <_free_r>
  401b2c:	89a3      	ldrh	r3, [r4, #12]
  401b2e:	220c      	movs	r2, #12
  401b30:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  401b34:	b29b      	uxth	r3, r3
  401b36:	f8c9 2000 	str.w	r2, [r9]
  401b3a:	e721      	b.n	401980 <__sfvwrite_r+0x13c>
  401b3c:	2301      	movs	r3, #1
  401b3e:	f10a 0801 	add.w	r8, sl, #1
  401b42:	9300      	str	r3, [sp, #0]
  401b44:	e72e      	b.n	4019a4 <__sfvwrite_r+0x160>
  401b46:	f04f 30ff 	mov.w	r0, #4294967295
  401b4a:	e6ad      	b.n	4018a8 <__sfvwrite_r+0x64>
  401b4c:	230c      	movs	r3, #12
  401b4e:	f8c9 3000 	str.w	r3, [r9]
  401b52:	89a3      	ldrh	r3, [r4, #12]
  401b54:	e714      	b.n	401980 <__sfvwrite_r+0x13c>
  401b56:	bf00      	nop
  401b58:	7ffffc00 	.word	0x7ffffc00

00401b5c <_fwalk_reent>:
  401b5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401b60:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  401b64:	d01f      	beq.n	401ba6 <_fwalk_reent+0x4a>
  401b66:	4688      	mov	r8, r1
  401b68:	4606      	mov	r6, r0
  401b6a:	f04f 0900 	mov.w	r9, #0
  401b6e:	687d      	ldr	r5, [r7, #4]
  401b70:	68bc      	ldr	r4, [r7, #8]
  401b72:	3d01      	subs	r5, #1
  401b74:	d411      	bmi.n	401b9a <_fwalk_reent+0x3e>
  401b76:	89a3      	ldrh	r3, [r4, #12]
  401b78:	2b01      	cmp	r3, #1
  401b7a:	f105 35ff 	add.w	r5, r5, #4294967295
  401b7e:	d908      	bls.n	401b92 <_fwalk_reent+0x36>
  401b80:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  401b84:	3301      	adds	r3, #1
  401b86:	4621      	mov	r1, r4
  401b88:	4630      	mov	r0, r6
  401b8a:	d002      	beq.n	401b92 <_fwalk_reent+0x36>
  401b8c:	47c0      	blx	r8
  401b8e:	ea49 0900 	orr.w	r9, r9, r0
  401b92:	1c6b      	adds	r3, r5, #1
  401b94:	f104 0468 	add.w	r4, r4, #104	; 0x68
  401b98:	d1ed      	bne.n	401b76 <_fwalk_reent+0x1a>
  401b9a:	683f      	ldr	r7, [r7, #0]
  401b9c:	2f00      	cmp	r7, #0
  401b9e:	d1e6      	bne.n	401b6e <_fwalk_reent+0x12>
  401ba0:	4648      	mov	r0, r9
  401ba2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401ba6:	46b9      	mov	r9, r7
  401ba8:	4648      	mov	r0, r9
  401baa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401bae:	bf00      	nop

00401bb0 <__smakebuf_r>:
  401bb0:	898b      	ldrh	r3, [r1, #12]
  401bb2:	b29a      	uxth	r2, r3
  401bb4:	f012 0f02 	tst.w	r2, #2
  401bb8:	d13c      	bne.n	401c34 <__smakebuf_r+0x84>
  401bba:	b5f0      	push	{r4, r5, r6, r7, lr}
  401bbc:	460c      	mov	r4, r1
  401bbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  401bc2:	2900      	cmp	r1, #0
  401bc4:	b091      	sub	sp, #68	; 0x44
  401bc6:	4605      	mov	r5, r0
  401bc8:	db19      	blt.n	401bfe <__smakebuf_r+0x4e>
  401bca:	aa01      	add	r2, sp, #4
  401bcc:	f000 ff4a 	bl	402a64 <_fstat_r>
  401bd0:	2800      	cmp	r0, #0
  401bd2:	db12      	blt.n	401bfa <__smakebuf_r+0x4a>
  401bd4:	9b02      	ldr	r3, [sp, #8]
  401bd6:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  401bda:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  401bde:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
  401be2:	fab7 f787 	clz	r7, r7
  401be6:	ea4f 1757 	mov.w	r7, r7, lsr #5
  401bea:	d02a      	beq.n	401c42 <__smakebuf_r+0x92>
  401bec:	89a3      	ldrh	r3, [r4, #12]
  401bee:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  401bf2:	81a3      	strh	r3, [r4, #12]
  401bf4:	f44f 6680 	mov.w	r6, #1024	; 0x400
  401bf8:	e00b      	b.n	401c12 <__smakebuf_r+0x62>
  401bfa:	89a3      	ldrh	r3, [r4, #12]
  401bfc:	b29a      	uxth	r2, r3
  401bfe:	f012 0f80 	tst.w	r2, #128	; 0x80
  401c02:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  401c06:	81a3      	strh	r3, [r4, #12]
  401c08:	bf0c      	ite	eq
  401c0a:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  401c0e:	2640      	movne	r6, #64	; 0x40
  401c10:	2700      	movs	r7, #0
  401c12:	4628      	mov	r0, r5
  401c14:	4631      	mov	r1, r6
  401c16:	f000 f843 	bl	401ca0 <_malloc_r>
  401c1a:	89a3      	ldrh	r3, [r4, #12]
  401c1c:	b340      	cbz	r0, 401c70 <__smakebuf_r+0xc0>
  401c1e:	4a1a      	ldr	r2, [pc, #104]	; (401c88 <__smakebuf_r+0xd8>)
  401c20:	63ea      	str	r2, [r5, #60]	; 0x3c
  401c22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401c26:	81a3      	strh	r3, [r4, #12]
  401c28:	6020      	str	r0, [r4, #0]
  401c2a:	6120      	str	r0, [r4, #16]
  401c2c:	6166      	str	r6, [r4, #20]
  401c2e:	b99f      	cbnz	r7, 401c58 <__smakebuf_r+0xa8>
  401c30:	b011      	add	sp, #68	; 0x44
  401c32:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401c34:	f101 0343 	add.w	r3, r1, #67	; 0x43
  401c38:	2201      	movs	r2, #1
  401c3a:	600b      	str	r3, [r1, #0]
  401c3c:	610b      	str	r3, [r1, #16]
  401c3e:	614a      	str	r2, [r1, #20]
  401c40:	4770      	bx	lr
  401c42:	4b12      	ldr	r3, [pc, #72]	; (401c8c <__smakebuf_r+0xdc>)
  401c44:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  401c46:	429a      	cmp	r2, r3
  401c48:	d1d0      	bne.n	401bec <__smakebuf_r+0x3c>
  401c4a:	89a3      	ldrh	r3, [r4, #12]
  401c4c:	f44f 6680 	mov.w	r6, #1024	; 0x400
  401c50:	4333      	orrs	r3, r6
  401c52:	81a3      	strh	r3, [r4, #12]
  401c54:	64e6      	str	r6, [r4, #76]	; 0x4c
  401c56:	e7dc      	b.n	401c12 <__smakebuf_r+0x62>
  401c58:	4628      	mov	r0, r5
  401c5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  401c5e:	f000 ff15 	bl	402a8c <_isatty_r>
  401c62:	2800      	cmp	r0, #0
  401c64:	d0e4      	beq.n	401c30 <__smakebuf_r+0x80>
  401c66:	89a3      	ldrh	r3, [r4, #12]
  401c68:	f043 0301 	orr.w	r3, r3, #1
  401c6c:	81a3      	strh	r3, [r4, #12]
  401c6e:	e7df      	b.n	401c30 <__smakebuf_r+0x80>
  401c70:	059a      	lsls	r2, r3, #22
  401c72:	d4dd      	bmi.n	401c30 <__smakebuf_r+0x80>
  401c74:	f104 0243 	add.w	r2, r4, #67	; 0x43
  401c78:	f043 0302 	orr.w	r3, r3, #2
  401c7c:	2101      	movs	r1, #1
  401c7e:	81a3      	strh	r3, [r4, #12]
  401c80:	6022      	str	r2, [r4, #0]
  401c82:	6122      	str	r2, [r4, #16]
  401c84:	6161      	str	r1, [r4, #20]
  401c86:	e7d3      	b.n	401c30 <__smakebuf_r+0x80>
  401c88:	004014bd 	.word	0x004014bd
  401c8c:	004028c9 	.word	0x004028c9

00401c90 <malloc>:
  401c90:	4b02      	ldr	r3, [pc, #8]	; (401c9c <malloc+0xc>)
  401c92:	4601      	mov	r1, r0
  401c94:	6818      	ldr	r0, [r3, #0]
  401c96:	f000 b803 	b.w	401ca0 <_malloc_r>
  401c9a:	bf00      	nop
  401c9c:	20000430 	.word	0x20000430

00401ca0 <_malloc_r>:
  401ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401ca4:	f101 050b 	add.w	r5, r1, #11
  401ca8:	2d16      	cmp	r5, #22
  401caa:	b083      	sub	sp, #12
  401cac:	4606      	mov	r6, r0
  401cae:	d927      	bls.n	401d00 <_malloc_r+0x60>
  401cb0:	f035 0507 	bics.w	r5, r5, #7
  401cb4:	f100 80b6 	bmi.w	401e24 <_malloc_r+0x184>
  401cb8:	42a9      	cmp	r1, r5
  401cba:	f200 80b3 	bhi.w	401e24 <_malloc_r+0x184>
  401cbe:	f000 fbc9 	bl	402454 <__malloc_lock>
  401cc2:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  401cc6:	d222      	bcs.n	401d0e <_malloc_r+0x6e>
  401cc8:	4fc2      	ldr	r7, [pc, #776]	; (401fd4 <_malloc_r+0x334>)
  401cca:	08e8      	lsrs	r0, r5, #3
  401ccc:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
  401cd0:	68dc      	ldr	r4, [r3, #12]
  401cd2:	429c      	cmp	r4, r3
  401cd4:	f000 81c8 	beq.w	402068 <_malloc_r+0x3c8>
  401cd8:	6863      	ldr	r3, [r4, #4]
  401cda:	68e1      	ldr	r1, [r4, #12]
  401cdc:	68a5      	ldr	r5, [r4, #8]
  401cde:	f023 0303 	bic.w	r3, r3, #3
  401ce2:	4423      	add	r3, r4
  401ce4:	4630      	mov	r0, r6
  401ce6:	685a      	ldr	r2, [r3, #4]
  401ce8:	60e9      	str	r1, [r5, #12]
  401cea:	f042 0201 	orr.w	r2, r2, #1
  401cee:	608d      	str	r5, [r1, #8]
  401cf0:	605a      	str	r2, [r3, #4]
  401cf2:	f000 fbb1 	bl	402458 <__malloc_unlock>
  401cf6:	3408      	adds	r4, #8
  401cf8:	4620      	mov	r0, r4
  401cfa:	b003      	add	sp, #12
  401cfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401d00:	2910      	cmp	r1, #16
  401d02:	f200 808f 	bhi.w	401e24 <_malloc_r+0x184>
  401d06:	f000 fba5 	bl	402454 <__malloc_lock>
  401d0a:	2510      	movs	r5, #16
  401d0c:	e7dc      	b.n	401cc8 <_malloc_r+0x28>
  401d0e:	0a68      	lsrs	r0, r5, #9
  401d10:	f000 808f 	beq.w	401e32 <_malloc_r+0x192>
  401d14:	2804      	cmp	r0, #4
  401d16:	f200 8154 	bhi.w	401fc2 <_malloc_r+0x322>
  401d1a:	09a8      	lsrs	r0, r5, #6
  401d1c:	3038      	adds	r0, #56	; 0x38
  401d1e:	0041      	lsls	r1, r0, #1
  401d20:	4fac      	ldr	r7, [pc, #688]	; (401fd4 <_malloc_r+0x334>)
  401d22:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  401d26:	68cc      	ldr	r4, [r1, #12]
  401d28:	42a1      	cmp	r1, r4
  401d2a:	d106      	bne.n	401d3a <_malloc_r+0x9a>
  401d2c:	e00c      	b.n	401d48 <_malloc_r+0xa8>
  401d2e:	2a00      	cmp	r2, #0
  401d30:	f280 8082 	bge.w	401e38 <_malloc_r+0x198>
  401d34:	68e4      	ldr	r4, [r4, #12]
  401d36:	42a1      	cmp	r1, r4
  401d38:	d006      	beq.n	401d48 <_malloc_r+0xa8>
  401d3a:	6863      	ldr	r3, [r4, #4]
  401d3c:	f023 0303 	bic.w	r3, r3, #3
  401d40:	1b5a      	subs	r2, r3, r5
  401d42:	2a0f      	cmp	r2, #15
  401d44:	ddf3      	ble.n	401d2e <_malloc_r+0x8e>
  401d46:	3801      	subs	r0, #1
  401d48:	3001      	adds	r0, #1
  401d4a:	49a2      	ldr	r1, [pc, #648]	; (401fd4 <_malloc_r+0x334>)
  401d4c:	693c      	ldr	r4, [r7, #16]
  401d4e:	f101 0e08 	add.w	lr, r1, #8
  401d52:	4574      	cmp	r4, lr
  401d54:	f000 817d 	beq.w	402052 <_malloc_r+0x3b2>
  401d58:	6863      	ldr	r3, [r4, #4]
  401d5a:	f023 0303 	bic.w	r3, r3, #3
  401d5e:	1b5a      	subs	r2, r3, r5
  401d60:	2a0f      	cmp	r2, #15
  401d62:	f300 8163 	bgt.w	40202c <_malloc_r+0x38c>
  401d66:	2a00      	cmp	r2, #0
  401d68:	f8c1 e014 	str.w	lr, [r1, #20]
  401d6c:	f8c1 e010 	str.w	lr, [r1, #16]
  401d70:	da73      	bge.n	401e5a <_malloc_r+0x1ba>
  401d72:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  401d76:	f080 8139 	bcs.w	401fec <_malloc_r+0x34c>
  401d7a:	08db      	lsrs	r3, r3, #3
  401d7c:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  401d80:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  401d84:	684a      	ldr	r2, [r1, #4]
  401d86:	f8d8 9008 	ldr.w	r9, [r8, #8]
  401d8a:	f8c4 9008 	str.w	r9, [r4, #8]
  401d8e:	2301      	movs	r3, #1
  401d90:	fa03 f30c 	lsl.w	r3, r3, ip
  401d94:	4313      	orrs	r3, r2
  401d96:	f8c4 800c 	str.w	r8, [r4, #12]
  401d9a:	604b      	str	r3, [r1, #4]
  401d9c:	f8c8 4008 	str.w	r4, [r8, #8]
  401da0:	f8c9 400c 	str.w	r4, [r9, #12]
  401da4:	1082      	asrs	r2, r0, #2
  401da6:	2401      	movs	r4, #1
  401da8:	4094      	lsls	r4, r2
  401daa:	429c      	cmp	r4, r3
  401dac:	d862      	bhi.n	401e74 <_malloc_r+0x1d4>
  401dae:	4223      	tst	r3, r4
  401db0:	d106      	bne.n	401dc0 <_malloc_r+0x120>
  401db2:	f020 0003 	bic.w	r0, r0, #3
  401db6:	0064      	lsls	r4, r4, #1
  401db8:	4223      	tst	r3, r4
  401dba:	f100 0004 	add.w	r0, r0, #4
  401dbe:	d0fa      	beq.n	401db6 <_malloc_r+0x116>
  401dc0:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
  401dc4:	46c4      	mov	ip, r8
  401dc6:	4681      	mov	r9, r0
  401dc8:	f8dc 300c 	ldr.w	r3, [ip, #12]
  401dcc:	459c      	cmp	ip, r3
  401dce:	d107      	bne.n	401de0 <_malloc_r+0x140>
  401dd0:	e141      	b.n	402056 <_malloc_r+0x3b6>
  401dd2:	2900      	cmp	r1, #0
  401dd4:	f280 8151 	bge.w	40207a <_malloc_r+0x3da>
  401dd8:	68db      	ldr	r3, [r3, #12]
  401dda:	459c      	cmp	ip, r3
  401ddc:	f000 813b 	beq.w	402056 <_malloc_r+0x3b6>
  401de0:	685a      	ldr	r2, [r3, #4]
  401de2:	f022 0203 	bic.w	r2, r2, #3
  401de6:	1b51      	subs	r1, r2, r5
  401de8:	290f      	cmp	r1, #15
  401dea:	ddf2      	ble.n	401dd2 <_malloc_r+0x132>
  401dec:	461c      	mov	r4, r3
  401dee:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  401df2:	f854 8f08 	ldr.w	r8, [r4, #8]!
  401df6:	195a      	adds	r2, r3, r5
  401df8:	f045 0901 	orr.w	r9, r5, #1
  401dfc:	f041 0501 	orr.w	r5, r1, #1
  401e00:	f8c3 9004 	str.w	r9, [r3, #4]
  401e04:	4630      	mov	r0, r6
  401e06:	f8c8 c00c 	str.w	ip, [r8, #12]
  401e0a:	f8cc 8008 	str.w	r8, [ip, #8]
  401e0e:	617a      	str	r2, [r7, #20]
  401e10:	613a      	str	r2, [r7, #16]
  401e12:	f8c2 e00c 	str.w	lr, [r2, #12]
  401e16:	f8c2 e008 	str.w	lr, [r2, #8]
  401e1a:	6055      	str	r5, [r2, #4]
  401e1c:	5051      	str	r1, [r2, r1]
  401e1e:	f000 fb1b 	bl	402458 <__malloc_unlock>
  401e22:	e769      	b.n	401cf8 <_malloc_r+0x58>
  401e24:	2400      	movs	r4, #0
  401e26:	230c      	movs	r3, #12
  401e28:	4620      	mov	r0, r4
  401e2a:	6033      	str	r3, [r6, #0]
  401e2c:	b003      	add	sp, #12
  401e2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401e32:	217e      	movs	r1, #126	; 0x7e
  401e34:	203f      	movs	r0, #63	; 0x3f
  401e36:	e773      	b.n	401d20 <_malloc_r+0x80>
  401e38:	4423      	add	r3, r4
  401e3a:	68e1      	ldr	r1, [r4, #12]
  401e3c:	685a      	ldr	r2, [r3, #4]
  401e3e:	68a5      	ldr	r5, [r4, #8]
  401e40:	f042 0201 	orr.w	r2, r2, #1
  401e44:	60e9      	str	r1, [r5, #12]
  401e46:	4630      	mov	r0, r6
  401e48:	608d      	str	r5, [r1, #8]
  401e4a:	605a      	str	r2, [r3, #4]
  401e4c:	f000 fb04 	bl	402458 <__malloc_unlock>
  401e50:	3408      	adds	r4, #8
  401e52:	4620      	mov	r0, r4
  401e54:	b003      	add	sp, #12
  401e56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401e5a:	4423      	add	r3, r4
  401e5c:	4630      	mov	r0, r6
  401e5e:	685a      	ldr	r2, [r3, #4]
  401e60:	f042 0201 	orr.w	r2, r2, #1
  401e64:	605a      	str	r2, [r3, #4]
  401e66:	f000 faf7 	bl	402458 <__malloc_unlock>
  401e6a:	3408      	adds	r4, #8
  401e6c:	4620      	mov	r0, r4
  401e6e:	b003      	add	sp, #12
  401e70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401e74:	68bc      	ldr	r4, [r7, #8]
  401e76:	6863      	ldr	r3, [r4, #4]
  401e78:	f023 0803 	bic.w	r8, r3, #3
  401e7c:	4545      	cmp	r5, r8
  401e7e:	d804      	bhi.n	401e8a <_malloc_r+0x1ea>
  401e80:	ebc5 0308 	rsb	r3, r5, r8
  401e84:	2b0f      	cmp	r3, #15
  401e86:	f300 808c 	bgt.w	401fa2 <_malloc_r+0x302>
  401e8a:	4b53      	ldr	r3, [pc, #332]	; (401fd8 <_malloc_r+0x338>)
  401e8c:	f8df a158 	ldr.w	sl, [pc, #344]	; 401fe8 <_malloc_r+0x348>
  401e90:	681a      	ldr	r2, [r3, #0]
  401e92:	f8da 3000 	ldr.w	r3, [sl]
  401e96:	3301      	adds	r3, #1
  401e98:	442a      	add	r2, r5
  401e9a:	eb04 0b08 	add.w	fp, r4, r8
  401e9e:	f000 8150 	beq.w	402142 <_malloc_r+0x4a2>
  401ea2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  401ea6:	320f      	adds	r2, #15
  401ea8:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  401eac:	f022 020f 	bic.w	r2, r2, #15
  401eb0:	4611      	mov	r1, r2
  401eb2:	4630      	mov	r0, r6
  401eb4:	9201      	str	r2, [sp, #4]
  401eb6:	f000 fcc7 	bl	402848 <_sbrk_r>
  401eba:	f1b0 3fff 	cmp.w	r0, #4294967295
  401ebe:	4681      	mov	r9, r0
  401ec0:	9a01      	ldr	r2, [sp, #4]
  401ec2:	f000 8147 	beq.w	402154 <_malloc_r+0x4b4>
  401ec6:	4583      	cmp	fp, r0
  401ec8:	f200 80ee 	bhi.w	4020a8 <_malloc_r+0x408>
  401ecc:	4b43      	ldr	r3, [pc, #268]	; (401fdc <_malloc_r+0x33c>)
  401ece:	6819      	ldr	r1, [r3, #0]
  401ed0:	45cb      	cmp	fp, r9
  401ed2:	4411      	add	r1, r2
  401ed4:	6019      	str	r1, [r3, #0]
  401ed6:	f000 8142 	beq.w	40215e <_malloc_r+0x4be>
  401eda:	f8da 0000 	ldr.w	r0, [sl]
  401ede:	f8df e108 	ldr.w	lr, [pc, #264]	; 401fe8 <_malloc_r+0x348>
  401ee2:	3001      	adds	r0, #1
  401ee4:	bf1b      	ittet	ne
  401ee6:	ebcb 0b09 	rsbne	fp, fp, r9
  401eea:	4459      	addne	r1, fp
  401eec:	f8ce 9000 	streq.w	r9, [lr]
  401ef0:	6019      	strne	r1, [r3, #0]
  401ef2:	f019 0107 	ands.w	r1, r9, #7
  401ef6:	f000 8107 	beq.w	402108 <_malloc_r+0x468>
  401efa:	f1c1 0008 	rsb	r0, r1, #8
  401efe:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  401f02:	4481      	add	r9, r0
  401f04:	3108      	adds	r1, #8
  401f06:	444a      	add	r2, r9
  401f08:	f3c2 020b 	ubfx	r2, r2, #0, #12
  401f0c:	ebc2 0a01 	rsb	sl, r2, r1
  401f10:	4651      	mov	r1, sl
  401f12:	4630      	mov	r0, r6
  401f14:	9301      	str	r3, [sp, #4]
  401f16:	f000 fc97 	bl	402848 <_sbrk_r>
  401f1a:	1c43      	adds	r3, r0, #1
  401f1c:	9b01      	ldr	r3, [sp, #4]
  401f1e:	f000 812c 	beq.w	40217a <_malloc_r+0x4da>
  401f22:	ebc9 0200 	rsb	r2, r9, r0
  401f26:	4452      	add	r2, sl
  401f28:	f042 0201 	orr.w	r2, r2, #1
  401f2c:	6819      	ldr	r1, [r3, #0]
  401f2e:	f8c7 9008 	str.w	r9, [r7, #8]
  401f32:	4451      	add	r1, sl
  401f34:	42bc      	cmp	r4, r7
  401f36:	f8c9 2004 	str.w	r2, [r9, #4]
  401f3a:	6019      	str	r1, [r3, #0]
  401f3c:	f8df a09c 	ldr.w	sl, [pc, #156]	; 401fdc <_malloc_r+0x33c>
  401f40:	d016      	beq.n	401f70 <_malloc_r+0x2d0>
  401f42:	f1b8 0f0f 	cmp.w	r8, #15
  401f46:	f240 80ee 	bls.w	402126 <_malloc_r+0x486>
  401f4a:	6862      	ldr	r2, [r4, #4]
  401f4c:	f1a8 030c 	sub.w	r3, r8, #12
  401f50:	f023 0307 	bic.w	r3, r3, #7
  401f54:	18e0      	adds	r0, r4, r3
  401f56:	f002 0201 	and.w	r2, r2, #1
  401f5a:	f04f 0e05 	mov.w	lr, #5
  401f5e:	431a      	orrs	r2, r3
  401f60:	2b0f      	cmp	r3, #15
  401f62:	6062      	str	r2, [r4, #4]
  401f64:	f8c0 e004 	str.w	lr, [r0, #4]
  401f68:	f8c0 e008 	str.w	lr, [r0, #8]
  401f6c:	f200 8109 	bhi.w	402182 <_malloc_r+0x4e2>
  401f70:	4b1b      	ldr	r3, [pc, #108]	; (401fe0 <_malloc_r+0x340>)
  401f72:	68bc      	ldr	r4, [r7, #8]
  401f74:	681a      	ldr	r2, [r3, #0]
  401f76:	4291      	cmp	r1, r2
  401f78:	bf88      	it	hi
  401f7a:	6019      	strhi	r1, [r3, #0]
  401f7c:	4b19      	ldr	r3, [pc, #100]	; (401fe4 <_malloc_r+0x344>)
  401f7e:	681a      	ldr	r2, [r3, #0]
  401f80:	4291      	cmp	r1, r2
  401f82:	6862      	ldr	r2, [r4, #4]
  401f84:	bf88      	it	hi
  401f86:	6019      	strhi	r1, [r3, #0]
  401f88:	f022 0203 	bic.w	r2, r2, #3
  401f8c:	4295      	cmp	r5, r2
  401f8e:	eba2 0305 	sub.w	r3, r2, r5
  401f92:	d801      	bhi.n	401f98 <_malloc_r+0x2f8>
  401f94:	2b0f      	cmp	r3, #15
  401f96:	dc04      	bgt.n	401fa2 <_malloc_r+0x302>
  401f98:	4630      	mov	r0, r6
  401f9a:	f000 fa5d 	bl	402458 <__malloc_unlock>
  401f9e:	2400      	movs	r4, #0
  401fa0:	e6aa      	b.n	401cf8 <_malloc_r+0x58>
  401fa2:	1962      	adds	r2, r4, r5
  401fa4:	f043 0301 	orr.w	r3, r3, #1
  401fa8:	f045 0501 	orr.w	r5, r5, #1
  401fac:	6065      	str	r5, [r4, #4]
  401fae:	4630      	mov	r0, r6
  401fb0:	60ba      	str	r2, [r7, #8]
  401fb2:	6053      	str	r3, [r2, #4]
  401fb4:	f000 fa50 	bl	402458 <__malloc_unlock>
  401fb8:	3408      	adds	r4, #8
  401fba:	4620      	mov	r0, r4
  401fbc:	b003      	add	sp, #12
  401fbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401fc2:	2814      	cmp	r0, #20
  401fc4:	d968      	bls.n	402098 <_malloc_r+0x3f8>
  401fc6:	2854      	cmp	r0, #84	; 0x54
  401fc8:	f200 8097 	bhi.w	4020fa <_malloc_r+0x45a>
  401fcc:	0b28      	lsrs	r0, r5, #12
  401fce:	306e      	adds	r0, #110	; 0x6e
  401fd0:	0041      	lsls	r1, r0, #1
  401fd2:	e6a5      	b.n	401d20 <_malloc_r+0x80>
  401fd4:	20000434 	.word	0x20000434
  401fd8:	200008e4 	.word	0x200008e4
  401fdc:	200008e8 	.word	0x200008e8
  401fe0:	200008e0 	.word	0x200008e0
  401fe4:	200008dc 	.word	0x200008dc
  401fe8:	20000840 	.word	0x20000840
  401fec:	0a5a      	lsrs	r2, r3, #9
  401fee:	2a04      	cmp	r2, #4
  401ff0:	d955      	bls.n	40209e <_malloc_r+0x3fe>
  401ff2:	2a14      	cmp	r2, #20
  401ff4:	f200 80a7 	bhi.w	402146 <_malloc_r+0x4a6>
  401ff8:	325b      	adds	r2, #91	; 0x5b
  401ffa:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  401ffe:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
  402002:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 4021c0 <_malloc_r+0x520>
  402006:	f8dc 1008 	ldr.w	r1, [ip, #8]
  40200a:	4561      	cmp	r1, ip
  40200c:	d07f      	beq.n	40210e <_malloc_r+0x46e>
  40200e:	684a      	ldr	r2, [r1, #4]
  402010:	f022 0203 	bic.w	r2, r2, #3
  402014:	4293      	cmp	r3, r2
  402016:	d202      	bcs.n	40201e <_malloc_r+0x37e>
  402018:	6889      	ldr	r1, [r1, #8]
  40201a:	458c      	cmp	ip, r1
  40201c:	d1f7      	bne.n	40200e <_malloc_r+0x36e>
  40201e:	68ca      	ldr	r2, [r1, #12]
  402020:	687b      	ldr	r3, [r7, #4]
  402022:	60e2      	str	r2, [r4, #12]
  402024:	60a1      	str	r1, [r4, #8]
  402026:	6094      	str	r4, [r2, #8]
  402028:	60cc      	str	r4, [r1, #12]
  40202a:	e6bb      	b.n	401da4 <_malloc_r+0x104>
  40202c:	1963      	adds	r3, r4, r5
  40202e:	f042 0701 	orr.w	r7, r2, #1
  402032:	f045 0501 	orr.w	r5, r5, #1
  402036:	6065      	str	r5, [r4, #4]
  402038:	4630      	mov	r0, r6
  40203a:	614b      	str	r3, [r1, #20]
  40203c:	610b      	str	r3, [r1, #16]
  40203e:	f8c3 e00c 	str.w	lr, [r3, #12]
  402042:	f8c3 e008 	str.w	lr, [r3, #8]
  402046:	605f      	str	r7, [r3, #4]
  402048:	509a      	str	r2, [r3, r2]
  40204a:	3408      	adds	r4, #8
  40204c:	f000 fa04 	bl	402458 <__malloc_unlock>
  402050:	e652      	b.n	401cf8 <_malloc_r+0x58>
  402052:	684b      	ldr	r3, [r1, #4]
  402054:	e6a6      	b.n	401da4 <_malloc_r+0x104>
  402056:	f109 0901 	add.w	r9, r9, #1
  40205a:	f019 0f03 	tst.w	r9, #3
  40205e:	f10c 0c08 	add.w	ip, ip, #8
  402062:	f47f aeb1 	bne.w	401dc8 <_malloc_r+0x128>
  402066:	e02c      	b.n	4020c2 <_malloc_r+0x422>
  402068:	f104 0308 	add.w	r3, r4, #8
  40206c:	6964      	ldr	r4, [r4, #20]
  40206e:	42a3      	cmp	r3, r4
  402070:	bf08      	it	eq
  402072:	3002      	addeq	r0, #2
  402074:	f43f ae69 	beq.w	401d4a <_malloc_r+0xaa>
  402078:	e62e      	b.n	401cd8 <_malloc_r+0x38>
  40207a:	441a      	add	r2, r3
  40207c:	461c      	mov	r4, r3
  40207e:	6851      	ldr	r1, [r2, #4]
  402080:	68db      	ldr	r3, [r3, #12]
  402082:	f854 5f08 	ldr.w	r5, [r4, #8]!
  402086:	f041 0101 	orr.w	r1, r1, #1
  40208a:	6051      	str	r1, [r2, #4]
  40208c:	4630      	mov	r0, r6
  40208e:	60eb      	str	r3, [r5, #12]
  402090:	609d      	str	r5, [r3, #8]
  402092:	f000 f9e1 	bl	402458 <__malloc_unlock>
  402096:	e62f      	b.n	401cf8 <_malloc_r+0x58>
  402098:	305b      	adds	r0, #91	; 0x5b
  40209a:	0041      	lsls	r1, r0, #1
  40209c:	e640      	b.n	401d20 <_malloc_r+0x80>
  40209e:	099a      	lsrs	r2, r3, #6
  4020a0:	3238      	adds	r2, #56	; 0x38
  4020a2:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4020a6:	e7aa      	b.n	401ffe <_malloc_r+0x35e>
  4020a8:	42bc      	cmp	r4, r7
  4020aa:	4b45      	ldr	r3, [pc, #276]	; (4021c0 <_malloc_r+0x520>)
  4020ac:	f43f af0e 	beq.w	401ecc <_malloc_r+0x22c>
  4020b0:	689c      	ldr	r4, [r3, #8]
  4020b2:	6862      	ldr	r2, [r4, #4]
  4020b4:	f022 0203 	bic.w	r2, r2, #3
  4020b8:	e768      	b.n	401f8c <_malloc_r+0x2ec>
  4020ba:	f8d8 8000 	ldr.w	r8, [r8]
  4020be:	4598      	cmp	r8, r3
  4020c0:	d17c      	bne.n	4021bc <_malloc_r+0x51c>
  4020c2:	f010 0f03 	tst.w	r0, #3
  4020c6:	f1a8 0308 	sub.w	r3, r8, #8
  4020ca:	f100 30ff 	add.w	r0, r0, #4294967295
  4020ce:	d1f4      	bne.n	4020ba <_malloc_r+0x41a>
  4020d0:	687b      	ldr	r3, [r7, #4]
  4020d2:	ea23 0304 	bic.w	r3, r3, r4
  4020d6:	607b      	str	r3, [r7, #4]
  4020d8:	0064      	lsls	r4, r4, #1
  4020da:	429c      	cmp	r4, r3
  4020dc:	f63f aeca 	bhi.w	401e74 <_malloc_r+0x1d4>
  4020e0:	2c00      	cmp	r4, #0
  4020e2:	f43f aec7 	beq.w	401e74 <_malloc_r+0x1d4>
  4020e6:	4223      	tst	r3, r4
  4020e8:	4648      	mov	r0, r9
  4020ea:	f47f ae69 	bne.w	401dc0 <_malloc_r+0x120>
  4020ee:	0064      	lsls	r4, r4, #1
  4020f0:	4223      	tst	r3, r4
  4020f2:	f100 0004 	add.w	r0, r0, #4
  4020f6:	d0fa      	beq.n	4020ee <_malloc_r+0x44e>
  4020f8:	e662      	b.n	401dc0 <_malloc_r+0x120>
  4020fa:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  4020fe:	d818      	bhi.n	402132 <_malloc_r+0x492>
  402100:	0be8      	lsrs	r0, r5, #15
  402102:	3077      	adds	r0, #119	; 0x77
  402104:	0041      	lsls	r1, r0, #1
  402106:	e60b      	b.n	401d20 <_malloc_r+0x80>
  402108:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40210c:	e6fb      	b.n	401f06 <_malloc_r+0x266>
  40210e:	f8d8 3004 	ldr.w	r3, [r8, #4]
  402112:	1092      	asrs	r2, r2, #2
  402114:	f04f 0c01 	mov.w	ip, #1
  402118:	fa0c f202 	lsl.w	r2, ip, r2
  40211c:	4313      	orrs	r3, r2
  40211e:	f8c8 3004 	str.w	r3, [r8, #4]
  402122:	460a      	mov	r2, r1
  402124:	e77d      	b.n	402022 <_malloc_r+0x382>
  402126:	2301      	movs	r3, #1
  402128:	f8c9 3004 	str.w	r3, [r9, #4]
  40212c:	464c      	mov	r4, r9
  40212e:	2200      	movs	r2, #0
  402130:	e72c      	b.n	401f8c <_malloc_r+0x2ec>
  402132:	f240 5354 	movw	r3, #1364	; 0x554
  402136:	4298      	cmp	r0, r3
  402138:	d81c      	bhi.n	402174 <_malloc_r+0x4d4>
  40213a:	0ca8      	lsrs	r0, r5, #18
  40213c:	307c      	adds	r0, #124	; 0x7c
  40213e:	0041      	lsls	r1, r0, #1
  402140:	e5ee      	b.n	401d20 <_malloc_r+0x80>
  402142:	3210      	adds	r2, #16
  402144:	e6b4      	b.n	401eb0 <_malloc_r+0x210>
  402146:	2a54      	cmp	r2, #84	; 0x54
  402148:	d823      	bhi.n	402192 <_malloc_r+0x4f2>
  40214a:	0b1a      	lsrs	r2, r3, #12
  40214c:	326e      	adds	r2, #110	; 0x6e
  40214e:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  402152:	e754      	b.n	401ffe <_malloc_r+0x35e>
  402154:	68bc      	ldr	r4, [r7, #8]
  402156:	6862      	ldr	r2, [r4, #4]
  402158:	f022 0203 	bic.w	r2, r2, #3
  40215c:	e716      	b.n	401f8c <_malloc_r+0x2ec>
  40215e:	f3cb 000b 	ubfx	r0, fp, #0, #12
  402162:	2800      	cmp	r0, #0
  402164:	f47f aeb9 	bne.w	401eda <_malloc_r+0x23a>
  402168:	4442      	add	r2, r8
  40216a:	68bb      	ldr	r3, [r7, #8]
  40216c:	f042 0201 	orr.w	r2, r2, #1
  402170:	605a      	str	r2, [r3, #4]
  402172:	e6fd      	b.n	401f70 <_malloc_r+0x2d0>
  402174:	21fc      	movs	r1, #252	; 0xfc
  402176:	207e      	movs	r0, #126	; 0x7e
  402178:	e5d2      	b.n	401d20 <_malloc_r+0x80>
  40217a:	2201      	movs	r2, #1
  40217c:	f04f 0a00 	mov.w	sl, #0
  402180:	e6d4      	b.n	401f2c <_malloc_r+0x28c>
  402182:	f104 0108 	add.w	r1, r4, #8
  402186:	4630      	mov	r0, r6
  402188:	f7ff fa84 	bl	401694 <_free_r>
  40218c:	f8da 1000 	ldr.w	r1, [sl]
  402190:	e6ee      	b.n	401f70 <_malloc_r+0x2d0>
  402192:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402196:	d804      	bhi.n	4021a2 <_malloc_r+0x502>
  402198:	0bda      	lsrs	r2, r3, #15
  40219a:	3277      	adds	r2, #119	; 0x77
  40219c:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4021a0:	e72d      	b.n	401ffe <_malloc_r+0x35e>
  4021a2:	f240 5154 	movw	r1, #1364	; 0x554
  4021a6:	428a      	cmp	r2, r1
  4021a8:	d804      	bhi.n	4021b4 <_malloc_r+0x514>
  4021aa:	0c9a      	lsrs	r2, r3, #18
  4021ac:	327c      	adds	r2, #124	; 0x7c
  4021ae:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4021b2:	e724      	b.n	401ffe <_malloc_r+0x35e>
  4021b4:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
  4021b8:	227e      	movs	r2, #126	; 0x7e
  4021ba:	e720      	b.n	401ffe <_malloc_r+0x35e>
  4021bc:	687b      	ldr	r3, [r7, #4]
  4021be:	e78b      	b.n	4020d8 <_malloc_r+0x438>
  4021c0:	20000434 	.word	0x20000434

004021c4 <memchr>:
  4021c4:	0783      	lsls	r3, r0, #30
  4021c6:	b470      	push	{r4, r5, r6}
  4021c8:	b2c9      	uxtb	r1, r1
  4021ca:	d040      	beq.n	40224e <memchr+0x8a>
  4021cc:	1e54      	subs	r4, r2, #1
  4021ce:	2a00      	cmp	r2, #0
  4021d0:	d03f      	beq.n	402252 <memchr+0x8e>
  4021d2:	7803      	ldrb	r3, [r0, #0]
  4021d4:	428b      	cmp	r3, r1
  4021d6:	bf18      	it	ne
  4021d8:	1c43      	addne	r3, r0, #1
  4021da:	d106      	bne.n	4021ea <memchr+0x26>
  4021dc:	e01d      	b.n	40221a <memchr+0x56>
  4021de:	b1f4      	cbz	r4, 40221e <memchr+0x5a>
  4021e0:	7802      	ldrb	r2, [r0, #0]
  4021e2:	428a      	cmp	r2, r1
  4021e4:	f104 34ff 	add.w	r4, r4, #4294967295
  4021e8:	d017      	beq.n	40221a <memchr+0x56>
  4021ea:	f013 0f03 	tst.w	r3, #3
  4021ee:	4618      	mov	r0, r3
  4021f0:	f103 0301 	add.w	r3, r3, #1
  4021f4:	d1f3      	bne.n	4021de <memchr+0x1a>
  4021f6:	2c03      	cmp	r4, #3
  4021f8:	d814      	bhi.n	402224 <memchr+0x60>
  4021fa:	b184      	cbz	r4, 40221e <memchr+0x5a>
  4021fc:	7803      	ldrb	r3, [r0, #0]
  4021fe:	428b      	cmp	r3, r1
  402200:	d00b      	beq.n	40221a <memchr+0x56>
  402202:	1905      	adds	r5, r0, r4
  402204:	1c43      	adds	r3, r0, #1
  402206:	e002      	b.n	40220e <memchr+0x4a>
  402208:	7802      	ldrb	r2, [r0, #0]
  40220a:	428a      	cmp	r2, r1
  40220c:	d005      	beq.n	40221a <memchr+0x56>
  40220e:	42ab      	cmp	r3, r5
  402210:	4618      	mov	r0, r3
  402212:	f103 0301 	add.w	r3, r3, #1
  402216:	d1f7      	bne.n	402208 <memchr+0x44>
  402218:	2000      	movs	r0, #0
  40221a:	bc70      	pop	{r4, r5, r6}
  40221c:	4770      	bx	lr
  40221e:	4620      	mov	r0, r4
  402220:	bc70      	pop	{r4, r5, r6}
  402222:	4770      	bx	lr
  402224:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  402228:	4602      	mov	r2, r0
  40222a:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  40222e:	4610      	mov	r0, r2
  402230:	3204      	adds	r2, #4
  402232:	6803      	ldr	r3, [r0, #0]
  402234:	4073      	eors	r3, r6
  402236:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  40223a:	ea25 0303 	bic.w	r3, r5, r3
  40223e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  402242:	d1da      	bne.n	4021fa <memchr+0x36>
  402244:	3c04      	subs	r4, #4
  402246:	2c03      	cmp	r4, #3
  402248:	4610      	mov	r0, r2
  40224a:	d8f0      	bhi.n	40222e <memchr+0x6a>
  40224c:	e7d5      	b.n	4021fa <memchr+0x36>
  40224e:	4614      	mov	r4, r2
  402250:	e7d1      	b.n	4021f6 <memchr+0x32>
  402252:	4610      	mov	r0, r2
  402254:	e7e1      	b.n	40221a <memchr+0x56>
  402256:	bf00      	nop

00402258 <memcpy>:
  402258:	4684      	mov	ip, r0
  40225a:	ea41 0300 	orr.w	r3, r1, r0
  40225e:	f013 0303 	ands.w	r3, r3, #3
  402262:	d16d      	bne.n	402340 <memcpy+0xe8>
  402264:	3a40      	subs	r2, #64	; 0x40
  402266:	d341      	bcc.n	4022ec <memcpy+0x94>
  402268:	f851 3b04 	ldr.w	r3, [r1], #4
  40226c:	f840 3b04 	str.w	r3, [r0], #4
  402270:	f851 3b04 	ldr.w	r3, [r1], #4
  402274:	f840 3b04 	str.w	r3, [r0], #4
  402278:	f851 3b04 	ldr.w	r3, [r1], #4
  40227c:	f840 3b04 	str.w	r3, [r0], #4
  402280:	f851 3b04 	ldr.w	r3, [r1], #4
  402284:	f840 3b04 	str.w	r3, [r0], #4
  402288:	f851 3b04 	ldr.w	r3, [r1], #4
  40228c:	f840 3b04 	str.w	r3, [r0], #4
  402290:	f851 3b04 	ldr.w	r3, [r1], #4
  402294:	f840 3b04 	str.w	r3, [r0], #4
  402298:	f851 3b04 	ldr.w	r3, [r1], #4
  40229c:	f840 3b04 	str.w	r3, [r0], #4
  4022a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4022a4:	f840 3b04 	str.w	r3, [r0], #4
  4022a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4022ac:	f840 3b04 	str.w	r3, [r0], #4
  4022b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4022b4:	f840 3b04 	str.w	r3, [r0], #4
  4022b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4022bc:	f840 3b04 	str.w	r3, [r0], #4
  4022c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4022c4:	f840 3b04 	str.w	r3, [r0], #4
  4022c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4022cc:	f840 3b04 	str.w	r3, [r0], #4
  4022d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4022d4:	f840 3b04 	str.w	r3, [r0], #4
  4022d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4022dc:	f840 3b04 	str.w	r3, [r0], #4
  4022e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4022e4:	f840 3b04 	str.w	r3, [r0], #4
  4022e8:	3a40      	subs	r2, #64	; 0x40
  4022ea:	d2bd      	bcs.n	402268 <memcpy+0x10>
  4022ec:	3230      	adds	r2, #48	; 0x30
  4022ee:	d311      	bcc.n	402314 <memcpy+0xbc>
  4022f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4022f4:	f840 3b04 	str.w	r3, [r0], #4
  4022f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4022fc:	f840 3b04 	str.w	r3, [r0], #4
  402300:	f851 3b04 	ldr.w	r3, [r1], #4
  402304:	f840 3b04 	str.w	r3, [r0], #4
  402308:	f851 3b04 	ldr.w	r3, [r1], #4
  40230c:	f840 3b04 	str.w	r3, [r0], #4
  402310:	3a10      	subs	r2, #16
  402312:	d2ed      	bcs.n	4022f0 <memcpy+0x98>
  402314:	320c      	adds	r2, #12
  402316:	d305      	bcc.n	402324 <memcpy+0xcc>
  402318:	f851 3b04 	ldr.w	r3, [r1], #4
  40231c:	f840 3b04 	str.w	r3, [r0], #4
  402320:	3a04      	subs	r2, #4
  402322:	d2f9      	bcs.n	402318 <memcpy+0xc0>
  402324:	3204      	adds	r2, #4
  402326:	d008      	beq.n	40233a <memcpy+0xe2>
  402328:	07d2      	lsls	r2, r2, #31
  40232a:	bf1c      	itt	ne
  40232c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  402330:	f800 3b01 	strbne.w	r3, [r0], #1
  402334:	d301      	bcc.n	40233a <memcpy+0xe2>
  402336:	880b      	ldrh	r3, [r1, #0]
  402338:	8003      	strh	r3, [r0, #0]
  40233a:	4660      	mov	r0, ip
  40233c:	4770      	bx	lr
  40233e:	bf00      	nop
  402340:	2a08      	cmp	r2, #8
  402342:	d313      	bcc.n	40236c <memcpy+0x114>
  402344:	078b      	lsls	r3, r1, #30
  402346:	d08d      	beq.n	402264 <memcpy+0xc>
  402348:	f010 0303 	ands.w	r3, r0, #3
  40234c:	d08a      	beq.n	402264 <memcpy+0xc>
  40234e:	f1c3 0304 	rsb	r3, r3, #4
  402352:	1ad2      	subs	r2, r2, r3
  402354:	07db      	lsls	r3, r3, #31
  402356:	bf1c      	itt	ne
  402358:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40235c:	f800 3b01 	strbne.w	r3, [r0], #1
  402360:	d380      	bcc.n	402264 <memcpy+0xc>
  402362:	f831 3b02 	ldrh.w	r3, [r1], #2
  402366:	f820 3b02 	strh.w	r3, [r0], #2
  40236a:	e77b      	b.n	402264 <memcpy+0xc>
  40236c:	3a04      	subs	r2, #4
  40236e:	d3d9      	bcc.n	402324 <memcpy+0xcc>
  402370:	3a01      	subs	r2, #1
  402372:	f811 3b01 	ldrb.w	r3, [r1], #1
  402376:	f800 3b01 	strb.w	r3, [r0], #1
  40237a:	d2f9      	bcs.n	402370 <memcpy+0x118>
  40237c:	780b      	ldrb	r3, [r1, #0]
  40237e:	7003      	strb	r3, [r0, #0]
  402380:	784b      	ldrb	r3, [r1, #1]
  402382:	7043      	strb	r3, [r0, #1]
  402384:	788b      	ldrb	r3, [r1, #2]
  402386:	7083      	strb	r3, [r0, #2]
  402388:	4660      	mov	r0, ip
  40238a:	4770      	bx	lr

0040238c <memmove>:
  40238c:	4288      	cmp	r0, r1
  40238e:	b5f0      	push	{r4, r5, r6, r7, lr}
  402390:	d90d      	bls.n	4023ae <memmove+0x22>
  402392:	188b      	adds	r3, r1, r2
  402394:	4298      	cmp	r0, r3
  402396:	d20a      	bcs.n	4023ae <memmove+0x22>
  402398:	1881      	adds	r1, r0, r2
  40239a:	2a00      	cmp	r2, #0
  40239c:	d054      	beq.n	402448 <memmove+0xbc>
  40239e:	1a9a      	subs	r2, r3, r2
  4023a0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4023a4:	f801 4d01 	strb.w	r4, [r1, #-1]!
  4023a8:	4293      	cmp	r3, r2
  4023aa:	d1f9      	bne.n	4023a0 <memmove+0x14>
  4023ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4023ae:	2a0f      	cmp	r2, #15
  4023b0:	d948      	bls.n	402444 <memmove+0xb8>
  4023b2:	ea40 0301 	orr.w	r3, r0, r1
  4023b6:	079b      	lsls	r3, r3, #30
  4023b8:	d147      	bne.n	40244a <memmove+0xbe>
  4023ba:	f100 0410 	add.w	r4, r0, #16
  4023be:	f101 0310 	add.w	r3, r1, #16
  4023c2:	4615      	mov	r5, r2
  4023c4:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4023c8:	f844 6c10 	str.w	r6, [r4, #-16]
  4023cc:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4023d0:	f844 6c0c 	str.w	r6, [r4, #-12]
  4023d4:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4023d8:	f844 6c08 	str.w	r6, [r4, #-8]
  4023dc:	3d10      	subs	r5, #16
  4023de:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4023e2:	f844 6c04 	str.w	r6, [r4, #-4]
  4023e6:	2d0f      	cmp	r5, #15
  4023e8:	f103 0310 	add.w	r3, r3, #16
  4023ec:	f104 0410 	add.w	r4, r4, #16
  4023f0:	d8e8      	bhi.n	4023c4 <memmove+0x38>
  4023f2:	f1a2 0310 	sub.w	r3, r2, #16
  4023f6:	f023 030f 	bic.w	r3, r3, #15
  4023fa:	f002 0e0f 	and.w	lr, r2, #15
  4023fe:	3310      	adds	r3, #16
  402400:	f1be 0f03 	cmp.w	lr, #3
  402404:	4419      	add	r1, r3
  402406:	4403      	add	r3, r0
  402408:	d921      	bls.n	40244e <memmove+0xc2>
  40240a:	1f1e      	subs	r6, r3, #4
  40240c:	460d      	mov	r5, r1
  40240e:	4674      	mov	r4, lr
  402410:	3c04      	subs	r4, #4
  402412:	f855 7b04 	ldr.w	r7, [r5], #4
  402416:	f846 7f04 	str.w	r7, [r6, #4]!
  40241a:	2c03      	cmp	r4, #3
  40241c:	d8f8      	bhi.n	402410 <memmove+0x84>
  40241e:	f1ae 0404 	sub.w	r4, lr, #4
  402422:	f024 0403 	bic.w	r4, r4, #3
  402426:	3404      	adds	r4, #4
  402428:	4423      	add	r3, r4
  40242a:	4421      	add	r1, r4
  40242c:	f002 0203 	and.w	r2, r2, #3
  402430:	b152      	cbz	r2, 402448 <memmove+0xbc>
  402432:	3b01      	subs	r3, #1
  402434:	440a      	add	r2, r1
  402436:	f811 4b01 	ldrb.w	r4, [r1], #1
  40243a:	f803 4f01 	strb.w	r4, [r3, #1]!
  40243e:	4291      	cmp	r1, r2
  402440:	d1f9      	bne.n	402436 <memmove+0xaa>
  402442:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402444:	4603      	mov	r3, r0
  402446:	e7f3      	b.n	402430 <memmove+0xa4>
  402448:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40244a:	4603      	mov	r3, r0
  40244c:	e7f1      	b.n	402432 <memmove+0xa6>
  40244e:	4672      	mov	r2, lr
  402450:	e7ee      	b.n	402430 <memmove+0xa4>
  402452:	bf00      	nop

00402454 <__malloc_lock>:
  402454:	4770      	bx	lr
  402456:	bf00      	nop

00402458 <__malloc_unlock>:
  402458:	4770      	bx	lr
  40245a:	bf00      	nop

0040245c <_realloc_r>:
  40245c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402460:	4617      	mov	r7, r2
  402462:	b083      	sub	sp, #12
  402464:	460e      	mov	r6, r1
  402466:	2900      	cmp	r1, #0
  402468:	f000 80e7 	beq.w	40263a <_realloc_r+0x1de>
  40246c:	4681      	mov	r9, r0
  40246e:	f107 050b 	add.w	r5, r7, #11
  402472:	f7ff ffef 	bl	402454 <__malloc_lock>
  402476:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40247a:	2d16      	cmp	r5, #22
  40247c:	f023 0403 	bic.w	r4, r3, #3
  402480:	f1a6 0808 	sub.w	r8, r6, #8
  402484:	d84c      	bhi.n	402520 <_realloc_r+0xc4>
  402486:	2210      	movs	r2, #16
  402488:	4615      	mov	r5, r2
  40248a:	42af      	cmp	r7, r5
  40248c:	d84d      	bhi.n	40252a <_realloc_r+0xce>
  40248e:	4294      	cmp	r4, r2
  402490:	f280 8084 	bge.w	40259c <_realloc_r+0x140>
  402494:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 402844 <_realloc_r+0x3e8>
  402498:	f8db 0008 	ldr.w	r0, [fp, #8]
  40249c:	eb08 0104 	add.w	r1, r8, r4
  4024a0:	4288      	cmp	r0, r1
  4024a2:	f000 80d6 	beq.w	402652 <_realloc_r+0x1f6>
  4024a6:	6848      	ldr	r0, [r1, #4]
  4024a8:	f020 0e01 	bic.w	lr, r0, #1
  4024ac:	448e      	add	lr, r1
  4024ae:	f8de e004 	ldr.w	lr, [lr, #4]
  4024b2:	f01e 0f01 	tst.w	lr, #1
  4024b6:	d13f      	bne.n	402538 <_realloc_r+0xdc>
  4024b8:	f020 0003 	bic.w	r0, r0, #3
  4024bc:	4420      	add	r0, r4
  4024be:	4290      	cmp	r0, r2
  4024c0:	f280 80c1 	bge.w	402646 <_realloc_r+0x1ea>
  4024c4:	07db      	lsls	r3, r3, #31
  4024c6:	f100 808f 	bmi.w	4025e8 <_realloc_r+0x18c>
  4024ca:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4024ce:	ebc3 0a08 	rsb	sl, r3, r8
  4024d2:	f8da 3004 	ldr.w	r3, [sl, #4]
  4024d6:	f023 0303 	bic.w	r3, r3, #3
  4024da:	eb00 0e03 	add.w	lr, r0, r3
  4024de:	4596      	cmp	lr, r2
  4024e0:	db34      	blt.n	40254c <_realloc_r+0xf0>
  4024e2:	68cb      	ldr	r3, [r1, #12]
  4024e4:	688a      	ldr	r2, [r1, #8]
  4024e6:	4657      	mov	r7, sl
  4024e8:	60d3      	str	r3, [r2, #12]
  4024ea:	609a      	str	r2, [r3, #8]
  4024ec:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4024f0:	f8da 300c 	ldr.w	r3, [sl, #12]
  4024f4:	60cb      	str	r3, [r1, #12]
  4024f6:	1f22      	subs	r2, r4, #4
  4024f8:	2a24      	cmp	r2, #36	; 0x24
  4024fa:	6099      	str	r1, [r3, #8]
  4024fc:	f200 8136 	bhi.w	40276c <_realloc_r+0x310>
  402500:	2a13      	cmp	r2, #19
  402502:	f240 80fd 	bls.w	402700 <_realloc_r+0x2a4>
  402506:	6833      	ldr	r3, [r6, #0]
  402508:	f8ca 3008 	str.w	r3, [sl, #8]
  40250c:	6873      	ldr	r3, [r6, #4]
  40250e:	f8ca 300c 	str.w	r3, [sl, #12]
  402512:	2a1b      	cmp	r2, #27
  402514:	f200 8140 	bhi.w	402798 <_realloc_r+0x33c>
  402518:	3608      	adds	r6, #8
  40251a:	f10a 0310 	add.w	r3, sl, #16
  40251e:	e0f0      	b.n	402702 <_realloc_r+0x2a6>
  402520:	f025 0507 	bic.w	r5, r5, #7
  402524:	2d00      	cmp	r5, #0
  402526:	462a      	mov	r2, r5
  402528:	daaf      	bge.n	40248a <_realloc_r+0x2e>
  40252a:	230c      	movs	r3, #12
  40252c:	2000      	movs	r0, #0
  40252e:	f8c9 3000 	str.w	r3, [r9]
  402532:	b003      	add	sp, #12
  402534:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402538:	07d9      	lsls	r1, r3, #31
  40253a:	d455      	bmi.n	4025e8 <_realloc_r+0x18c>
  40253c:	f856 3c08 	ldr.w	r3, [r6, #-8]
  402540:	ebc3 0a08 	rsb	sl, r3, r8
  402544:	f8da 3004 	ldr.w	r3, [sl, #4]
  402548:	f023 0303 	bic.w	r3, r3, #3
  40254c:	4423      	add	r3, r4
  40254e:	4293      	cmp	r3, r2
  402550:	db4a      	blt.n	4025e8 <_realloc_r+0x18c>
  402552:	4657      	mov	r7, sl
  402554:	f8da 100c 	ldr.w	r1, [sl, #12]
  402558:	f857 0f08 	ldr.w	r0, [r7, #8]!
  40255c:	1f22      	subs	r2, r4, #4
  40255e:	2a24      	cmp	r2, #36	; 0x24
  402560:	60c1      	str	r1, [r0, #12]
  402562:	6088      	str	r0, [r1, #8]
  402564:	f200 810e 	bhi.w	402784 <_realloc_r+0x328>
  402568:	2a13      	cmp	r2, #19
  40256a:	f240 8109 	bls.w	402780 <_realloc_r+0x324>
  40256e:	6831      	ldr	r1, [r6, #0]
  402570:	f8ca 1008 	str.w	r1, [sl, #8]
  402574:	6871      	ldr	r1, [r6, #4]
  402576:	f8ca 100c 	str.w	r1, [sl, #12]
  40257a:	2a1b      	cmp	r2, #27
  40257c:	f200 8121 	bhi.w	4027c2 <_realloc_r+0x366>
  402580:	3608      	adds	r6, #8
  402582:	f10a 0210 	add.w	r2, sl, #16
  402586:	6831      	ldr	r1, [r6, #0]
  402588:	6011      	str	r1, [r2, #0]
  40258a:	6871      	ldr	r1, [r6, #4]
  40258c:	6051      	str	r1, [r2, #4]
  40258e:	68b1      	ldr	r1, [r6, #8]
  402590:	6091      	str	r1, [r2, #8]
  402592:	461c      	mov	r4, r3
  402594:	f8da 3004 	ldr.w	r3, [sl, #4]
  402598:	463e      	mov	r6, r7
  40259a:	46d0      	mov	r8, sl
  40259c:	1b62      	subs	r2, r4, r5
  40259e:	2a0f      	cmp	r2, #15
  4025a0:	f003 0301 	and.w	r3, r3, #1
  4025a4:	d80e      	bhi.n	4025c4 <_realloc_r+0x168>
  4025a6:	4323      	orrs	r3, r4
  4025a8:	4444      	add	r4, r8
  4025aa:	f8c8 3004 	str.w	r3, [r8, #4]
  4025ae:	6863      	ldr	r3, [r4, #4]
  4025b0:	f043 0301 	orr.w	r3, r3, #1
  4025b4:	6063      	str	r3, [r4, #4]
  4025b6:	4648      	mov	r0, r9
  4025b8:	f7ff ff4e 	bl	402458 <__malloc_unlock>
  4025bc:	4630      	mov	r0, r6
  4025be:	b003      	add	sp, #12
  4025c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4025c4:	eb08 0105 	add.w	r1, r8, r5
  4025c8:	431d      	orrs	r5, r3
  4025ca:	f042 0301 	orr.w	r3, r2, #1
  4025ce:	440a      	add	r2, r1
  4025d0:	f8c8 5004 	str.w	r5, [r8, #4]
  4025d4:	604b      	str	r3, [r1, #4]
  4025d6:	6853      	ldr	r3, [r2, #4]
  4025d8:	f043 0301 	orr.w	r3, r3, #1
  4025dc:	3108      	adds	r1, #8
  4025de:	6053      	str	r3, [r2, #4]
  4025e0:	4648      	mov	r0, r9
  4025e2:	f7ff f857 	bl	401694 <_free_r>
  4025e6:	e7e6      	b.n	4025b6 <_realloc_r+0x15a>
  4025e8:	4639      	mov	r1, r7
  4025ea:	4648      	mov	r0, r9
  4025ec:	f7ff fb58 	bl	401ca0 <_malloc_r>
  4025f0:	4607      	mov	r7, r0
  4025f2:	b1d8      	cbz	r0, 40262c <_realloc_r+0x1d0>
  4025f4:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4025f8:	f023 0201 	bic.w	r2, r3, #1
  4025fc:	4442      	add	r2, r8
  4025fe:	f1a0 0108 	sub.w	r1, r0, #8
  402602:	4291      	cmp	r1, r2
  402604:	f000 80ac 	beq.w	402760 <_realloc_r+0x304>
  402608:	1f22      	subs	r2, r4, #4
  40260a:	2a24      	cmp	r2, #36	; 0x24
  40260c:	f200 8099 	bhi.w	402742 <_realloc_r+0x2e6>
  402610:	2a13      	cmp	r2, #19
  402612:	d86a      	bhi.n	4026ea <_realloc_r+0x28e>
  402614:	4603      	mov	r3, r0
  402616:	4632      	mov	r2, r6
  402618:	6811      	ldr	r1, [r2, #0]
  40261a:	6019      	str	r1, [r3, #0]
  40261c:	6851      	ldr	r1, [r2, #4]
  40261e:	6059      	str	r1, [r3, #4]
  402620:	6892      	ldr	r2, [r2, #8]
  402622:	609a      	str	r2, [r3, #8]
  402624:	4631      	mov	r1, r6
  402626:	4648      	mov	r0, r9
  402628:	f7ff f834 	bl	401694 <_free_r>
  40262c:	4648      	mov	r0, r9
  40262e:	f7ff ff13 	bl	402458 <__malloc_unlock>
  402632:	4638      	mov	r0, r7
  402634:	b003      	add	sp, #12
  402636:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40263a:	4611      	mov	r1, r2
  40263c:	b003      	add	sp, #12
  40263e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402642:	f7ff bb2d 	b.w	401ca0 <_malloc_r>
  402646:	68ca      	ldr	r2, [r1, #12]
  402648:	6889      	ldr	r1, [r1, #8]
  40264a:	4604      	mov	r4, r0
  40264c:	60ca      	str	r2, [r1, #12]
  40264e:	6091      	str	r1, [r2, #8]
  402650:	e7a4      	b.n	40259c <_realloc_r+0x140>
  402652:	6841      	ldr	r1, [r0, #4]
  402654:	f021 0103 	bic.w	r1, r1, #3
  402658:	4421      	add	r1, r4
  40265a:	f105 0010 	add.w	r0, r5, #16
  40265e:	4281      	cmp	r1, r0
  402660:	da5b      	bge.n	40271a <_realloc_r+0x2be>
  402662:	07db      	lsls	r3, r3, #31
  402664:	d4c0      	bmi.n	4025e8 <_realloc_r+0x18c>
  402666:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40266a:	ebc3 0a08 	rsb	sl, r3, r8
  40266e:	f8da 3004 	ldr.w	r3, [sl, #4]
  402672:	f023 0303 	bic.w	r3, r3, #3
  402676:	eb01 0c03 	add.w	ip, r1, r3
  40267a:	4560      	cmp	r0, ip
  40267c:	f73f af66 	bgt.w	40254c <_realloc_r+0xf0>
  402680:	4657      	mov	r7, sl
  402682:	f8da 300c 	ldr.w	r3, [sl, #12]
  402686:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40268a:	1f22      	subs	r2, r4, #4
  40268c:	2a24      	cmp	r2, #36	; 0x24
  40268e:	60cb      	str	r3, [r1, #12]
  402690:	6099      	str	r1, [r3, #8]
  402692:	f200 80b8 	bhi.w	402806 <_realloc_r+0x3aa>
  402696:	2a13      	cmp	r2, #19
  402698:	f240 80a9 	bls.w	4027ee <_realloc_r+0x392>
  40269c:	6833      	ldr	r3, [r6, #0]
  40269e:	f8ca 3008 	str.w	r3, [sl, #8]
  4026a2:	6873      	ldr	r3, [r6, #4]
  4026a4:	f8ca 300c 	str.w	r3, [sl, #12]
  4026a8:	2a1b      	cmp	r2, #27
  4026aa:	f200 80b5 	bhi.w	402818 <_realloc_r+0x3bc>
  4026ae:	3608      	adds	r6, #8
  4026b0:	f10a 0310 	add.w	r3, sl, #16
  4026b4:	6832      	ldr	r2, [r6, #0]
  4026b6:	601a      	str	r2, [r3, #0]
  4026b8:	6872      	ldr	r2, [r6, #4]
  4026ba:	605a      	str	r2, [r3, #4]
  4026bc:	68b2      	ldr	r2, [r6, #8]
  4026be:	609a      	str	r2, [r3, #8]
  4026c0:	eb0a 0205 	add.w	r2, sl, r5
  4026c4:	ebc5 030c 	rsb	r3, r5, ip
  4026c8:	f043 0301 	orr.w	r3, r3, #1
  4026cc:	f8cb 2008 	str.w	r2, [fp, #8]
  4026d0:	6053      	str	r3, [r2, #4]
  4026d2:	f8da 3004 	ldr.w	r3, [sl, #4]
  4026d6:	f003 0301 	and.w	r3, r3, #1
  4026da:	431d      	orrs	r5, r3
  4026dc:	4648      	mov	r0, r9
  4026de:	f8ca 5004 	str.w	r5, [sl, #4]
  4026e2:	f7ff feb9 	bl	402458 <__malloc_unlock>
  4026e6:	4638      	mov	r0, r7
  4026e8:	e769      	b.n	4025be <_realloc_r+0x162>
  4026ea:	6833      	ldr	r3, [r6, #0]
  4026ec:	6003      	str	r3, [r0, #0]
  4026ee:	6873      	ldr	r3, [r6, #4]
  4026f0:	6043      	str	r3, [r0, #4]
  4026f2:	2a1b      	cmp	r2, #27
  4026f4:	d829      	bhi.n	40274a <_realloc_r+0x2ee>
  4026f6:	f100 0308 	add.w	r3, r0, #8
  4026fa:	f106 0208 	add.w	r2, r6, #8
  4026fe:	e78b      	b.n	402618 <_realloc_r+0x1bc>
  402700:	463b      	mov	r3, r7
  402702:	6832      	ldr	r2, [r6, #0]
  402704:	601a      	str	r2, [r3, #0]
  402706:	6872      	ldr	r2, [r6, #4]
  402708:	605a      	str	r2, [r3, #4]
  40270a:	68b2      	ldr	r2, [r6, #8]
  40270c:	609a      	str	r2, [r3, #8]
  40270e:	463e      	mov	r6, r7
  402710:	4674      	mov	r4, lr
  402712:	f8da 3004 	ldr.w	r3, [sl, #4]
  402716:	46d0      	mov	r8, sl
  402718:	e740      	b.n	40259c <_realloc_r+0x140>
  40271a:	eb08 0205 	add.w	r2, r8, r5
  40271e:	1b4b      	subs	r3, r1, r5
  402720:	f043 0301 	orr.w	r3, r3, #1
  402724:	f8cb 2008 	str.w	r2, [fp, #8]
  402728:	6053      	str	r3, [r2, #4]
  40272a:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40272e:	f003 0301 	and.w	r3, r3, #1
  402732:	431d      	orrs	r5, r3
  402734:	4648      	mov	r0, r9
  402736:	f846 5c04 	str.w	r5, [r6, #-4]
  40273a:	f7ff fe8d 	bl	402458 <__malloc_unlock>
  40273e:	4630      	mov	r0, r6
  402740:	e73d      	b.n	4025be <_realloc_r+0x162>
  402742:	4631      	mov	r1, r6
  402744:	f7ff fe22 	bl	40238c <memmove>
  402748:	e76c      	b.n	402624 <_realloc_r+0x1c8>
  40274a:	68b3      	ldr	r3, [r6, #8]
  40274c:	6083      	str	r3, [r0, #8]
  40274e:	68f3      	ldr	r3, [r6, #12]
  402750:	60c3      	str	r3, [r0, #12]
  402752:	2a24      	cmp	r2, #36	; 0x24
  402754:	d02c      	beq.n	4027b0 <_realloc_r+0x354>
  402756:	f100 0310 	add.w	r3, r0, #16
  40275a:	f106 0210 	add.w	r2, r6, #16
  40275e:	e75b      	b.n	402618 <_realloc_r+0x1bc>
  402760:	f850 2c04 	ldr.w	r2, [r0, #-4]
  402764:	f022 0203 	bic.w	r2, r2, #3
  402768:	4414      	add	r4, r2
  40276a:	e717      	b.n	40259c <_realloc_r+0x140>
  40276c:	4631      	mov	r1, r6
  40276e:	4638      	mov	r0, r7
  402770:	4674      	mov	r4, lr
  402772:	463e      	mov	r6, r7
  402774:	f7ff fe0a 	bl	40238c <memmove>
  402778:	46d0      	mov	r8, sl
  40277a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40277e:	e70d      	b.n	40259c <_realloc_r+0x140>
  402780:	463a      	mov	r2, r7
  402782:	e700      	b.n	402586 <_realloc_r+0x12a>
  402784:	4631      	mov	r1, r6
  402786:	4638      	mov	r0, r7
  402788:	461c      	mov	r4, r3
  40278a:	463e      	mov	r6, r7
  40278c:	f7ff fdfe 	bl	40238c <memmove>
  402790:	46d0      	mov	r8, sl
  402792:	f8da 3004 	ldr.w	r3, [sl, #4]
  402796:	e701      	b.n	40259c <_realloc_r+0x140>
  402798:	68b3      	ldr	r3, [r6, #8]
  40279a:	f8ca 3010 	str.w	r3, [sl, #16]
  40279e:	68f3      	ldr	r3, [r6, #12]
  4027a0:	f8ca 3014 	str.w	r3, [sl, #20]
  4027a4:	2a24      	cmp	r2, #36	; 0x24
  4027a6:	d018      	beq.n	4027da <_realloc_r+0x37e>
  4027a8:	3610      	adds	r6, #16
  4027aa:	f10a 0318 	add.w	r3, sl, #24
  4027ae:	e7a8      	b.n	402702 <_realloc_r+0x2a6>
  4027b0:	6933      	ldr	r3, [r6, #16]
  4027b2:	6103      	str	r3, [r0, #16]
  4027b4:	6973      	ldr	r3, [r6, #20]
  4027b6:	6143      	str	r3, [r0, #20]
  4027b8:	f106 0218 	add.w	r2, r6, #24
  4027bc:	f100 0318 	add.w	r3, r0, #24
  4027c0:	e72a      	b.n	402618 <_realloc_r+0x1bc>
  4027c2:	68b1      	ldr	r1, [r6, #8]
  4027c4:	f8ca 1010 	str.w	r1, [sl, #16]
  4027c8:	68f1      	ldr	r1, [r6, #12]
  4027ca:	f8ca 1014 	str.w	r1, [sl, #20]
  4027ce:	2a24      	cmp	r2, #36	; 0x24
  4027d0:	d00f      	beq.n	4027f2 <_realloc_r+0x396>
  4027d2:	3610      	adds	r6, #16
  4027d4:	f10a 0218 	add.w	r2, sl, #24
  4027d8:	e6d5      	b.n	402586 <_realloc_r+0x12a>
  4027da:	6933      	ldr	r3, [r6, #16]
  4027dc:	f8ca 3018 	str.w	r3, [sl, #24]
  4027e0:	6973      	ldr	r3, [r6, #20]
  4027e2:	f8ca 301c 	str.w	r3, [sl, #28]
  4027e6:	3618      	adds	r6, #24
  4027e8:	f10a 0320 	add.w	r3, sl, #32
  4027ec:	e789      	b.n	402702 <_realloc_r+0x2a6>
  4027ee:	463b      	mov	r3, r7
  4027f0:	e760      	b.n	4026b4 <_realloc_r+0x258>
  4027f2:	6932      	ldr	r2, [r6, #16]
  4027f4:	f8ca 2018 	str.w	r2, [sl, #24]
  4027f8:	6972      	ldr	r2, [r6, #20]
  4027fa:	f8ca 201c 	str.w	r2, [sl, #28]
  4027fe:	3618      	adds	r6, #24
  402800:	f10a 0220 	add.w	r2, sl, #32
  402804:	e6bf      	b.n	402586 <_realloc_r+0x12a>
  402806:	4631      	mov	r1, r6
  402808:	4638      	mov	r0, r7
  40280a:	f8cd c004 	str.w	ip, [sp, #4]
  40280e:	f7ff fdbd 	bl	40238c <memmove>
  402812:	f8dd c004 	ldr.w	ip, [sp, #4]
  402816:	e753      	b.n	4026c0 <_realloc_r+0x264>
  402818:	68b3      	ldr	r3, [r6, #8]
  40281a:	f8ca 3010 	str.w	r3, [sl, #16]
  40281e:	68f3      	ldr	r3, [r6, #12]
  402820:	f8ca 3014 	str.w	r3, [sl, #20]
  402824:	2a24      	cmp	r2, #36	; 0x24
  402826:	d003      	beq.n	402830 <_realloc_r+0x3d4>
  402828:	3610      	adds	r6, #16
  40282a:	f10a 0318 	add.w	r3, sl, #24
  40282e:	e741      	b.n	4026b4 <_realloc_r+0x258>
  402830:	6933      	ldr	r3, [r6, #16]
  402832:	f8ca 3018 	str.w	r3, [sl, #24]
  402836:	6973      	ldr	r3, [r6, #20]
  402838:	f8ca 301c 	str.w	r3, [sl, #28]
  40283c:	3618      	adds	r6, #24
  40283e:	f10a 0320 	add.w	r3, sl, #32
  402842:	e737      	b.n	4026b4 <_realloc_r+0x258>
  402844:	20000434 	.word	0x20000434

00402848 <_sbrk_r>:
  402848:	b538      	push	{r3, r4, r5, lr}
  40284a:	4c07      	ldr	r4, [pc, #28]	; (402868 <_sbrk_r+0x20>)
  40284c:	2300      	movs	r3, #0
  40284e:	4605      	mov	r5, r0
  402850:	4608      	mov	r0, r1
  402852:	6023      	str	r3, [r4, #0]
  402854:	f7fe f918 	bl	400a88 <_sbrk>
  402858:	1c43      	adds	r3, r0, #1
  40285a:	d000      	beq.n	40285e <_sbrk_r+0x16>
  40285c:	bd38      	pop	{r3, r4, r5, pc}
  40285e:	6823      	ldr	r3, [r4, #0]
  402860:	2b00      	cmp	r3, #0
  402862:	d0fb      	beq.n	40285c <_sbrk_r+0x14>
  402864:	602b      	str	r3, [r5, #0]
  402866:	bd38      	pop	{r3, r4, r5, pc}
  402868:	20000930 	.word	0x20000930

0040286c <__sread>:
  40286c:	b510      	push	{r4, lr}
  40286e:	460c      	mov	r4, r1
  402870:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402874:	f000 f930 	bl	402ad8 <_read_r>
  402878:	2800      	cmp	r0, #0
  40287a:	db03      	blt.n	402884 <__sread+0x18>
  40287c:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40287e:	4403      	add	r3, r0
  402880:	6523      	str	r3, [r4, #80]	; 0x50
  402882:	bd10      	pop	{r4, pc}
  402884:	89a3      	ldrh	r3, [r4, #12]
  402886:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40288a:	81a3      	strh	r3, [r4, #12]
  40288c:	bd10      	pop	{r4, pc}
  40288e:	bf00      	nop

00402890 <__swrite>:
  402890:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402894:	4616      	mov	r6, r2
  402896:	898a      	ldrh	r2, [r1, #12]
  402898:	461d      	mov	r5, r3
  40289a:	05d3      	lsls	r3, r2, #23
  40289c:	460c      	mov	r4, r1
  40289e:	4607      	mov	r7, r0
  4028a0:	d506      	bpl.n	4028b0 <__swrite+0x20>
  4028a2:	2200      	movs	r2, #0
  4028a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4028a8:	2302      	movs	r3, #2
  4028aa:	f000 f901 	bl	402ab0 <_lseek_r>
  4028ae:	89a2      	ldrh	r2, [r4, #12]
  4028b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4028b4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4028b8:	81a2      	strh	r2, [r4, #12]
  4028ba:	4638      	mov	r0, r7
  4028bc:	4632      	mov	r2, r6
  4028be:	462b      	mov	r3, r5
  4028c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4028c4:	f000 b814 	b.w	4028f0 <_write_r>

004028c8 <__sseek>:
  4028c8:	b510      	push	{r4, lr}
  4028ca:	460c      	mov	r4, r1
  4028cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4028d0:	f000 f8ee 	bl	402ab0 <_lseek_r>
  4028d4:	89a3      	ldrh	r3, [r4, #12]
  4028d6:	1c42      	adds	r2, r0, #1
  4028d8:	bf0e      	itee	eq
  4028da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4028de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4028e2:	6520      	strne	r0, [r4, #80]	; 0x50
  4028e4:	81a3      	strh	r3, [r4, #12]
  4028e6:	bd10      	pop	{r4, pc}

004028e8 <__sclose>:
  4028e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4028ec:	f000 b866 	b.w	4029bc <_close_r>

004028f0 <_write_r>:
  4028f0:	b570      	push	{r4, r5, r6, lr}
  4028f2:	4c08      	ldr	r4, [pc, #32]	; (402914 <_write_r+0x24>)
  4028f4:	4606      	mov	r6, r0
  4028f6:	2500      	movs	r5, #0
  4028f8:	4608      	mov	r0, r1
  4028fa:	4611      	mov	r1, r2
  4028fc:	461a      	mov	r2, r3
  4028fe:	6025      	str	r5, [r4, #0]
  402900:	f7fd fc62 	bl	4001c8 <_write>
  402904:	1c43      	adds	r3, r0, #1
  402906:	d000      	beq.n	40290a <_write_r+0x1a>
  402908:	bd70      	pop	{r4, r5, r6, pc}
  40290a:	6823      	ldr	r3, [r4, #0]
  40290c:	2b00      	cmp	r3, #0
  40290e:	d0fb      	beq.n	402908 <_write_r+0x18>
  402910:	6033      	str	r3, [r6, #0]
  402912:	bd70      	pop	{r4, r5, r6, pc}
  402914:	20000930 	.word	0x20000930

00402918 <__register_exitproc>:
  402918:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40291c:	4c25      	ldr	r4, [pc, #148]	; (4029b4 <__register_exitproc+0x9c>)
  40291e:	6825      	ldr	r5, [r4, #0]
  402920:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  402924:	4606      	mov	r6, r0
  402926:	4688      	mov	r8, r1
  402928:	4692      	mov	sl, r2
  40292a:	4699      	mov	r9, r3
  40292c:	b3cc      	cbz	r4, 4029a2 <__register_exitproc+0x8a>
  40292e:	6860      	ldr	r0, [r4, #4]
  402930:	281f      	cmp	r0, #31
  402932:	dc18      	bgt.n	402966 <__register_exitproc+0x4e>
  402934:	1c43      	adds	r3, r0, #1
  402936:	b17e      	cbz	r6, 402958 <__register_exitproc+0x40>
  402938:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  40293c:	2101      	movs	r1, #1
  40293e:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  402942:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  402946:	fa01 f200 	lsl.w	r2, r1, r0
  40294a:	4317      	orrs	r7, r2
  40294c:	2e02      	cmp	r6, #2
  40294e:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  402952:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  402956:	d01e      	beq.n	402996 <__register_exitproc+0x7e>
  402958:	3002      	adds	r0, #2
  40295a:	6063      	str	r3, [r4, #4]
  40295c:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  402960:	2000      	movs	r0, #0
  402962:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402966:	4b14      	ldr	r3, [pc, #80]	; (4029b8 <__register_exitproc+0xa0>)
  402968:	b303      	cbz	r3, 4029ac <__register_exitproc+0x94>
  40296a:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40296e:	f7ff f98f 	bl	401c90 <malloc>
  402972:	4604      	mov	r4, r0
  402974:	b1d0      	cbz	r0, 4029ac <__register_exitproc+0x94>
  402976:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  40297a:	2700      	movs	r7, #0
  40297c:	e880 0088 	stmia.w	r0, {r3, r7}
  402980:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  402984:	4638      	mov	r0, r7
  402986:	2301      	movs	r3, #1
  402988:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40298c:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  402990:	2e00      	cmp	r6, #0
  402992:	d0e1      	beq.n	402958 <__register_exitproc+0x40>
  402994:	e7d0      	b.n	402938 <__register_exitproc+0x20>
  402996:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  40299a:	430a      	orrs	r2, r1
  40299c:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4029a0:	e7da      	b.n	402958 <__register_exitproc+0x40>
  4029a2:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4029a6:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4029aa:	e7c0      	b.n	40292e <__register_exitproc+0x16>
  4029ac:	f04f 30ff 	mov.w	r0, #4294967295
  4029b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4029b4:	00402b0c 	.word	0x00402b0c
  4029b8:	00401c91 	.word	0x00401c91

004029bc <_close_r>:
  4029bc:	b538      	push	{r3, r4, r5, lr}
  4029be:	4c07      	ldr	r4, [pc, #28]	; (4029dc <_close_r+0x20>)
  4029c0:	2300      	movs	r3, #0
  4029c2:	4605      	mov	r5, r0
  4029c4:	4608      	mov	r0, r1
  4029c6:	6023      	str	r3, [r4, #0]
  4029c8:	f7fe f878 	bl	400abc <_close>
  4029cc:	1c43      	adds	r3, r0, #1
  4029ce:	d000      	beq.n	4029d2 <_close_r+0x16>
  4029d0:	bd38      	pop	{r3, r4, r5, pc}
  4029d2:	6823      	ldr	r3, [r4, #0]
  4029d4:	2b00      	cmp	r3, #0
  4029d6:	d0fb      	beq.n	4029d0 <_close_r+0x14>
  4029d8:	602b      	str	r3, [r5, #0]
  4029da:	bd38      	pop	{r3, r4, r5, pc}
  4029dc:	20000930 	.word	0x20000930

004029e0 <_fclose_r>:
  4029e0:	2900      	cmp	r1, #0
  4029e2:	d03d      	beq.n	402a60 <_fclose_r+0x80>
  4029e4:	b570      	push	{r4, r5, r6, lr}
  4029e6:	4605      	mov	r5, r0
  4029e8:	460c      	mov	r4, r1
  4029ea:	b108      	cbz	r0, 4029f0 <_fclose_r+0x10>
  4029ec:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4029ee:	b37b      	cbz	r3, 402a50 <_fclose_r+0x70>
  4029f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4029f4:	b90b      	cbnz	r3, 4029fa <_fclose_r+0x1a>
  4029f6:	2000      	movs	r0, #0
  4029f8:	bd70      	pop	{r4, r5, r6, pc}
  4029fa:	4628      	mov	r0, r5
  4029fc:	4621      	mov	r1, r4
  4029fe:	f7fe fc9d 	bl	40133c <__sflush_r>
  402a02:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  402a04:	4606      	mov	r6, r0
  402a06:	b133      	cbz	r3, 402a16 <_fclose_r+0x36>
  402a08:	4628      	mov	r0, r5
  402a0a:	69e1      	ldr	r1, [r4, #28]
  402a0c:	4798      	blx	r3
  402a0e:	2800      	cmp	r0, #0
  402a10:	bfb8      	it	lt
  402a12:	f04f 36ff 	movlt.w	r6, #4294967295
  402a16:	89a3      	ldrh	r3, [r4, #12]
  402a18:	061b      	lsls	r3, r3, #24
  402a1a:	d41c      	bmi.n	402a56 <_fclose_r+0x76>
  402a1c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402a1e:	b141      	cbz	r1, 402a32 <_fclose_r+0x52>
  402a20:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402a24:	4299      	cmp	r1, r3
  402a26:	d002      	beq.n	402a2e <_fclose_r+0x4e>
  402a28:	4628      	mov	r0, r5
  402a2a:	f7fe fe33 	bl	401694 <_free_r>
  402a2e:	2300      	movs	r3, #0
  402a30:	6323      	str	r3, [r4, #48]	; 0x30
  402a32:	6c61      	ldr	r1, [r4, #68]	; 0x44
  402a34:	b121      	cbz	r1, 402a40 <_fclose_r+0x60>
  402a36:	4628      	mov	r0, r5
  402a38:	f7fe fe2c 	bl	401694 <_free_r>
  402a3c:	2300      	movs	r3, #0
  402a3e:	6463      	str	r3, [r4, #68]	; 0x44
  402a40:	f7fe fdc0 	bl	4015c4 <__sfp_lock_acquire>
  402a44:	2300      	movs	r3, #0
  402a46:	81a3      	strh	r3, [r4, #12]
  402a48:	f7fe fdbe 	bl	4015c8 <__sfp_lock_release>
  402a4c:	4630      	mov	r0, r6
  402a4e:	bd70      	pop	{r4, r5, r6, pc}
  402a50:	f7fe fdb2 	bl	4015b8 <__sinit>
  402a54:	e7cc      	b.n	4029f0 <_fclose_r+0x10>
  402a56:	4628      	mov	r0, r5
  402a58:	6921      	ldr	r1, [r4, #16]
  402a5a:	f7fe fe1b 	bl	401694 <_free_r>
  402a5e:	e7dd      	b.n	402a1c <_fclose_r+0x3c>
  402a60:	2000      	movs	r0, #0
  402a62:	4770      	bx	lr

00402a64 <_fstat_r>:
  402a64:	b538      	push	{r3, r4, r5, lr}
  402a66:	4c08      	ldr	r4, [pc, #32]	; (402a88 <_fstat_r+0x24>)
  402a68:	2300      	movs	r3, #0
  402a6a:	4605      	mov	r5, r0
  402a6c:	4608      	mov	r0, r1
  402a6e:	4611      	mov	r1, r2
  402a70:	6023      	str	r3, [r4, #0]
  402a72:	f7fe f827 	bl	400ac4 <_fstat>
  402a76:	1c43      	adds	r3, r0, #1
  402a78:	d000      	beq.n	402a7c <_fstat_r+0x18>
  402a7a:	bd38      	pop	{r3, r4, r5, pc}
  402a7c:	6823      	ldr	r3, [r4, #0]
  402a7e:	2b00      	cmp	r3, #0
  402a80:	d0fb      	beq.n	402a7a <_fstat_r+0x16>
  402a82:	602b      	str	r3, [r5, #0]
  402a84:	bd38      	pop	{r3, r4, r5, pc}
  402a86:	bf00      	nop
  402a88:	20000930 	.word	0x20000930

00402a8c <_isatty_r>:
  402a8c:	b538      	push	{r3, r4, r5, lr}
  402a8e:	4c07      	ldr	r4, [pc, #28]	; (402aac <_isatty_r+0x20>)
  402a90:	2300      	movs	r3, #0
  402a92:	4605      	mov	r5, r0
  402a94:	4608      	mov	r0, r1
  402a96:	6023      	str	r3, [r4, #0]
  402a98:	f7fe f81a 	bl	400ad0 <_isatty>
  402a9c:	1c43      	adds	r3, r0, #1
  402a9e:	d000      	beq.n	402aa2 <_isatty_r+0x16>
  402aa0:	bd38      	pop	{r3, r4, r5, pc}
  402aa2:	6823      	ldr	r3, [r4, #0]
  402aa4:	2b00      	cmp	r3, #0
  402aa6:	d0fb      	beq.n	402aa0 <_isatty_r+0x14>
  402aa8:	602b      	str	r3, [r5, #0]
  402aaa:	bd38      	pop	{r3, r4, r5, pc}
  402aac:	20000930 	.word	0x20000930

00402ab0 <_lseek_r>:
  402ab0:	b570      	push	{r4, r5, r6, lr}
  402ab2:	4c08      	ldr	r4, [pc, #32]	; (402ad4 <_lseek_r+0x24>)
  402ab4:	4606      	mov	r6, r0
  402ab6:	2500      	movs	r5, #0
  402ab8:	4608      	mov	r0, r1
  402aba:	4611      	mov	r1, r2
  402abc:	461a      	mov	r2, r3
  402abe:	6025      	str	r5, [r4, #0]
  402ac0:	f7fe f808 	bl	400ad4 <_lseek>
  402ac4:	1c43      	adds	r3, r0, #1
  402ac6:	d000      	beq.n	402aca <_lseek_r+0x1a>
  402ac8:	bd70      	pop	{r4, r5, r6, pc}
  402aca:	6823      	ldr	r3, [r4, #0]
  402acc:	2b00      	cmp	r3, #0
  402ace:	d0fb      	beq.n	402ac8 <_lseek_r+0x18>
  402ad0:	6033      	str	r3, [r6, #0]
  402ad2:	bd70      	pop	{r4, r5, r6, pc}
  402ad4:	20000930 	.word	0x20000930

00402ad8 <_read_r>:
  402ad8:	b570      	push	{r4, r5, r6, lr}
  402ada:	4c08      	ldr	r4, [pc, #32]	; (402afc <_read_r+0x24>)
  402adc:	4606      	mov	r6, r0
  402ade:	2500      	movs	r5, #0
  402ae0:	4608      	mov	r0, r1
  402ae2:	4611      	mov	r1, r2
  402ae4:	461a      	mov	r2, r3
  402ae6:	6025      	str	r5, [r4, #0]
  402ae8:	f7fd fb50 	bl	40018c <_read>
  402aec:	1c43      	adds	r3, r0, #1
  402aee:	d000      	beq.n	402af2 <_read_r+0x1a>
  402af0:	bd70      	pop	{r4, r5, r6, pc}
  402af2:	6823      	ldr	r3, [r4, #0]
  402af4:	2b00      	cmp	r3, #0
  402af6:	d0fb      	beq.n	402af0 <_read_r+0x18>
  402af8:	6033      	str	r3, [r6, #0]
  402afa:	bd70      	pop	{r4, r5, r6, pc}
  402afc:	20000930 	.word	0x20000930
  402b00:	696c6e4f 	.word	0x696c6e4f
  402b04:	0000656e 	.word	0x0000656e
  402b08:	00000043 	.word	0x00000043

00402b0c <_global_impure_ptr>:
  402b0c:	20000008 0000000a                       ... ....

00402b14 <_init>:
  402b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402b16:	bf00      	nop
  402b18:	bcf8      	pop	{r3, r4, r5, r6, r7}
  402b1a:	bc08      	pop	{r3}
  402b1c:	469e      	mov	lr, r3
  402b1e:	4770      	bx	lr

00402b20 <__init_array_start>:
  402b20:	0040131d 	.word	0x0040131d

00402b24 <__frame_dummy_init_array_entry>:
  402b24:	004000f1                                ..@.

00402b28 <_fini>:
  402b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402b2a:	bf00      	nop
  402b2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  402b2e:	bc08      	pop	{r3}
  402b30:	469e      	mov	lr, r3
  402b32:	4770      	bx	lr

00402b34 <__fini_array_start>:
  402b34:	004000cd 	.word	0x004000cd
