Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Sun Dec  9 19:08:10 2018
| Host         : pcetu-136 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file HDMI_bd_wrapper_control_sets_placed.rpt
| Design       : HDMI_bd_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    76 |
| Unused register locations in slices containing registers |   216 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            8 |
|      4 |            6 |
|      8 |            9 |
|     10 |           11 |
|     12 |            1 |
|     14 |            4 |
|    16+ |           37 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             586 |          105 |
| No           | No                    | Yes                    |             140 |           32 |
| No           | Yes                   | No                     |             210 |           34 |
| Yes          | No                    | No                     |            1634 |          205 |
| Yes          | No                    | Yes                    |             138 |           19 |
| Yes          | Yes                   | No                     |             740 |           97 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                       |                                                 Enable Signal                                                 |                                                                                                  Set/Reset Signal                                                                                                 | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                                                                                                                                                     |                1 |              2 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                               | HDMI_bd_i/filtrage_intensif/reg_1bit_5/U0/t_i_2_n_0                                                                                                                                                               |                1 |              2 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                               | HDMI_bd_i/filtrage_intensif/reg_1bit_3/U0/t_i_2_n_0                                                                                                                                                               |                1 |              2 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                               | HDMI_bd_i/filtrage_intensif/reg_1bit_4/U0/t_i_2_n_0                                                                                                                                                               |                1 |              2 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                               | HDMI_bd_i/filtrage_intensif/reg_1bit_0/U0/t_i_2_n_0                                                                                                                                                               |                1 |              2 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                               | HDMI_bd_i/filtrage_intensif/reg_1bit_2/U0/t_i_2_n_0                                                                                                                                                               |                1 |              2 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                               | HDMI_bd_i/filtrage_intensif/reg_1bit_1/U0/t_i_2_n_0                                                                                                                                                               |                1 |              2 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                        |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                      |                1 |              2 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                               | reset_IBUF                                                                                                                                                                                                        |                1 |              4 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                               | HDMI_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/in0                                                                                                                                                             |                1 |              4 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/in0                                                                                                                                                                         |                1 |              4 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                        |                                                                                                               | reset_IBUF                                                                                                                                                                                                        |                1 |              4 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                        |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                     |                1 |              4 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                        |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int                                                                                                                                                       |                1 |              4 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                                                 | HDMI_bd_i/Detect_centre/div_xAxis/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_est_carousel/opt_has_pipe.first_q_reg[11]_1                          |                1 |              8 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                                                 | HDMI_bd_i/Detect_centre/div_xAxis/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_denom_reg/opt_has_pipe.first_q_reg[15]_0                                |                1 |              8 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                                                 | HDMI_bd_i/Detect_centre/div_xAxis/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[7]          |                1 |              8 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                                                 | HDMI_bd_i/Detect_centre/div_yAxis/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_est_carousel/opt_has_pipe.first_q_reg[11]_1                          |                2 |              8 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                                                 | HDMI_bd_i/Detect_centre/div_yAxis/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[7]          |                1 |              8 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                                                 | HDMI_bd_i/Detect_centre/div_yAxis/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_denom_reg/opt_has_pipe.first_q_reg[15]_0                                |                1 |              8 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                        | HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0 | HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]                                                                                                                                   |                1 |              8 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                        | HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0    | HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]                                                                                                                                   |                1 |              8 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                        | HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState_reg[0]                    |                                                                                                                                                                                                                   |                1 |              8 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                          |                                                                                                                                                                                                                   |                2 |             10 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                            | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                                                                                                        |                1 |             10 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                            | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                                                                                                        |                1 |             10 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                        | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                           |                2 |             10 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                        | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                           |                1 |             10 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                          |                                                                                                                                                                                                                   |                2 |             10 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                             |                                                                                                                                                                                                                   |                2 |             10 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                            | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                                                                                                        |                2 |             10 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                        | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                           |                1 |             10 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                               | HDMI_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                         |                2 |             10 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                        | HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_1_n_0                                                   | HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                     |                1 |             10 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                                                                                                                                                |                1 |             12 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                            |                1 |             14 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                            |                3 |             14 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                            |                2 |             14 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pDataIn_reg[0][0]                                                                                                                                    |                1 |             14 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/SR[0]                                                                                                                                                |                3 |             16 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                               | HDMI_bd_i/Segmentation/reg_Nbits_1/U0/registres[5].reg/t_reg_0                                                                                                                                                    |                1 |             16 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                               | HDMI_bd_i/Segmentation/reg_Nbits_2/U0/registres[5].reg/t_reg_0                                                                                                                                                    |                2 |             16 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                               | HDMI_bd_i/Segmentation/reg_Nbits_0/U0/registres[5].reg/t_reg_0                                                                                                                                                    |                2 |             16 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                                                 | HDMI_bd_i/Detect_centre/div_xAxis/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[4].i_shift_data/opt_has_pipe.first_q[7]_i_1_n_0                  |                3 |             16 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                                                 | HDMI_bd_i/Detect_centre/div_xAxis/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[5].i_shift_data/opt_has_pipe.first_q[15]_i_1_n_0                 |                2 |             16 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                                                 | HDMI_bd_i/Detect_centre/div_yAxis/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[5].i_shift_data/opt_has_pipe.first_q[15]_i_1_n_0                 |                4 |             16 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                        | HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                         |                                                                                                                                                                                                                   |                3 |             16 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                                                 | HDMI_bd_i/Detect_centre/div_yAxis/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[4].i_shift_data/opt_has_pipe.first_q[7]_i_1_n_0                  |                2 |             16 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                        |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                    |                4 |             18 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                                                 | HDMI_bd_i/Detect_centre/div_yAxis/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[8] |                4 |             20 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                                                 | HDMI_bd_i/Detect_centre/div_xAxis/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[8] |                2 |             20 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                               | HDMI_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                                                      |                4 |             20 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1__1_n_0                             | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                                                                                                                                                 |                2 |             22 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVDE                                                   | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                                                                                                                                                     |                3 |             22 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0_n_0                             | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                                                                                                                                                 |                2 |             22 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | HDMI_bd_i/Detect_centre/column_counter1/U0/endOfCount                                                         | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                                                                                                                                                     |                4 |             22 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                                                                                                                                                 |                2 |             22 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | HDMI_bd_i/filtrage_intensif/ET_logique_5entree_0/U0/PixelNoirBlanc                                            | HDMI_bd_i/Detect_centre/Blank_pixel_counter/U0/count[10]_i_2_n_0                                                                                                                                                  |                2 |             22 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                    |                7 |             24 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                        | HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/E[0]                                        |                                                                                                                                                                                                                   |                4 |             32 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | HDMI_bd_i/filtrage_intensif/ET_logique_5entree_0/U0/PixelNoirBlanc                                            | HDMI_bd_i/Detect_centre/Additionneur_Nbits_1/U0/sortie[17]_i_2_n_0                                                                                                                                                |                5 |             36 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | HDMI_bd_i/filtrage_intensif/ET_logique_5entree_0/U0/PixelNoirBlanc                                            | HDMI_bd_i/Detect_centre/Additionneur_Nbits_0/U0/sortie[17]_i_2_n_0                                                                                                                                                |                5 |             36 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                                                                                                        |                5 |             42 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                        | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0                                     | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                             |                6 |             48 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                        | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0                                        | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                             |                6 |             48 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                        | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0                                     | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                             |                6 |             48 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                               | HDMI_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                          |               14 |             64 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                        |                                                                                                               |                                                                                                                                                                                                                   |               22 |             72 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                                                 | HDMI_bd_i/Detect_centre/div_yAxis/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_residue_reg/opt_has_pipe.first_q_reg[0]_0                               |                6 |             72 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                                                 | HDMI_bd_i/Detect_centre/div_xAxis/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_residue_reg/opt_has_pipe.first_q_reg[0]_0                               |               11 |             72 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                                                 | HDMI_bd_i/Detect_centre/div_yAxis/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_extra_digit_carrysave_carousel/opt_has_pipe.first_q_reg[17]_0        |               11 |             74 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                                                 | HDMI_bd_i/Detect_centre/div_xAxis/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_extra_digit_carrysave_carousel/opt_has_pipe.first_q_reg[17]_0        |               10 |             74 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                           |                                                                                                                                                                                                                   |                6 |             96 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                               |                                                                                                                                                                                                                   |               42 |            226 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                               |                                                                                                                                                                                                                   |               41 |            288 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                                                 |                                                                                                                                                                                                                   |              218 |           1836 |
+-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


