// Generated by CIRCT 42e53322a
module lab1(	// /tmp/tmp.bb1hXt8K0W/2776_DDLM_lab_01_src_lab1_hdl_lab1.cleaned.mlir:2:3
  input  [1:0] KEY,	// /tmp/tmp.bb1hXt8K0W/2776_DDLM_lab_01_src_lab1_hdl_lab1.cleaned.mlir:2:22
  output [9:0] LED	// /tmp/tmp.bb1hXt8K0W/2776_DDLM_lab_01_src_lab1_hdl_lab1.cleaned.mlir:2:37
);

  wire _GEN = ~(KEY[0]) & ~(KEY[1]);	// /tmp/tmp.bb1hXt8K0W/2776_DDLM_lab_01_src_lab1_hdl_lab1.cleaned.mlir:6:10, :7:10, :8:10, :9:10, :10:10
  wire _GEN_0 = ~(KEY[0]) | ~(KEY[1]);	// /tmp/tmp.bb1hXt8K0W/2776_DDLM_lab_01_src_lab1_hdl_lab1.cleaned.mlir:6:10, :7:10, :8:10, :9:10, :13:10
  assign LED =
    {&KEY,
     ~_GEN_0,
     |KEY,
     ~_GEN,
     KEY[0],
     _GEN_0 & ~_GEN,
     ~(KEY[0]) ^ ~(KEY[1]),
     KEY[0],
     _GEN_0,
     _GEN};	// /tmp/tmp.bb1hXt8K0W/2776_DDLM_lab_01_src_lab1_hdl_lab1.cleaned.mlir:6:10, :7:10, :8:10, :9:10, :10:10, :13:10, :16:11, :17:11, :18:11, :19:11, :20:11, :21:11, :23:11, :24:5
endmodule

