// Created by IP Generator (Version 2020.3 build 62942)
// Instantiation Template
//
// Insert the following codes into your Verilog file.
//   * Change the_instance_name to your own instance name.
//   * Change the signal names in the port associations


mult_add_gen the_instance_name (
  .a0(a0),            // input [15:0]
  .a1(a1),            // input [15:0]
  .b0(b0),            // input [15:0]
  .b1(b1),            // input [15:0]
  .clk(clk),          // input
  .rst(rst),          // input
  .ce(ce),            // input
  .addsub(addsub),    // input
  .p(p)               // output [32:0]
);
