$date
	Wed Sep 03 00:51:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module MUX16to1_8to1_tb $end
$var wire 1 ! f $end
$var reg 4 " s [3:0] $end
$var reg 16 # w [0:15] $end
$scope module MUX16to1_8to1_ins $end
$var wire 4 $ s [3:0] $end
$var wire 16 % w [0:15] $end
$var wire 2 & x [0:1] $end
$var wire 1 ! f $end
$scope module stage0a $end
$var wire 3 ' s [2:0] $end
$var wire 8 ( w [0:7] $end
$var reg 1 ) f $end
$upscope $end
$scope module stage0b $end
$var wire 3 * s [2:0] $end
$var wire 8 + w [0:7] $end
$var reg 1 , f $end
$upscope $end
$scope module stage1 $end
$var wire 1 - s $end
$var wire 2 . w [0:1] $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11 .
0-
1,
b11010001 +
b0 *
1)
b10101100 (
b0 '
b11 &
b1010110011010001 %
b0 $
b1010110011010001 #
b0 "
1!
$end
#10
0!
b1 &
b1 .
0)
b1 '
b1 *
b1 "
b1 $
#20
1!
1)
b10 &
b10 .
0,
b10 '
b10 *
b10 "
b10 $
#30
0!
0)
b1 &
b1 .
1,
b11 '
b11 *
b11 "
b11 $
#40
1!
1)
b10 &
b10 .
0,
b100 '
b100 *
b100 "
b100 $
#50
b101 '
b101 *
b101 "
b101 $
#60
0!
b0 &
b0 .
0)
b110 '
b110 *
b110 "
b110 $
#70
b1 &
b1 .
1,
b111 '
b111 *
b111 "
b111 $
#80
b11 &
b11 .
1)
1!
b0 '
b0 *
1-
b1000 "
b1000 $
#90
b1 &
b1 .
0)
b1 '
b1 *
b1001 "
b1001 $
#100
0!
1)
b10 &
b10 .
0,
b10 '
b10 *
b1010 "
b1010 $
#110
1!
0)
b1 &
b1 .
1,
b11 '
b11 *
b1011 "
b1011 $
#120
0!
1)
b10 &
b10 .
0,
b100 '
b100 *
b1100 "
b1100 $
#130
b101 '
b101 *
b1101 "
b1101 $
#140
b0 &
b0 .
0)
b110 '
b110 *
b1110 "
b1110 $
#150
1!
b1 &
b1 .
1,
b111 '
b111 *
b1111 "
b1111 $
#160
