Release 14.7 - xst P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx9-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/Embedded/Finalproj1/vga640x480.v" into library work
Parsing module <vga640x480>.
Analyzing Verilog file "/home/ise/Embedded/Finalproj1/square.v" into library work
Parsing module <square>.
Analyzing Verilog file "/home/ise/Embedded/Finalproj1/frog.v" into library work
Parsing module <frog>.
INFO:HDLCompiler:693 - "/home/ise/Embedded/Finalproj1/frog.v" Line 34. parameter declaration becomes local in frog with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ise/Embedded/Finalproj1/frog.v" Line 35. parameter declaration becomes local in frog with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ise/Embedded/Finalproj1/frog.v" Line 36. parameter declaration becomes local in frog with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ise/Embedded/Finalproj1/frog.v" Line 37. parameter declaration becomes local in frog with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ise/Embedded/Finalproj1/frog.v" Line 38. parameter declaration becomes local in frog with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ise/Embedded/Finalproj1/frog.v" Line 39. parameter declaration becomes local in frog with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ise/Embedded/Finalproj1/frog.v" Line 40. parameter declaration becomes local in frog with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ise/Embedded/Finalproj1/frog.v" Line 41. parameter declaration becomes local in frog with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ise/Embedded/Finalproj1/frog.v" Line 42. parameter declaration becomes local in frog with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ise/Embedded/Finalproj1/frog.v" Line 43. parameter declaration becomes local in frog with formal parameter declaration list
Analyzing Verilog file "/home/ise/Embedded/Finalproj1/top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/ise/Embedded/Finalproj1/top.v" Line 36: Port o_blanking is not connected to this instance

Elaborating module <top>.

Elaborating module <vga640x480>.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/vga640x480.v" Line 35: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/vga640x480.v" Line 36: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/vga640x480.v" Line 62: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/vga640x480.v" Line 65: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <square(IX=0,IY=72,H_WIDTH=40,IX_DIR=1)>.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 33: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 34: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 35: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 36: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/Embedded/Finalproj1/square.v" Line 38: Assignment to y_dir ignored, since the identifier is never used

Elaborating module <square(IX=160,IY=72,IY_DIR=1,H_WIDTH=40,IX_DIR=1)>.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 33: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 34: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 35: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 36: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/Embedded/Finalproj1/square.v" Line 38: Assignment to y_dir ignored, since the identifier is never used

Elaborating module <square(IX=320,IY=72,H_WIDTH=40,IX_DIR=1,IY_DIR=1)>.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 33: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 34: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 35: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 36: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/Embedded/Finalproj1/square.v" Line 38: Assignment to y_dir ignored, since the identifier is never used

Elaborating module <square(IX=480,IY=72,H_WIDTH=40,IX_DIR=1,IY_DIR=1)>.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 33: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 34: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 35: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 36: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/Embedded/Finalproj1/square.v" Line 38: Assignment to y_dir ignored, since the identifier is never used

Elaborating module <square(IX=0,IY=120,H_WIDTH=60,IX_DIR=0)>.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 33: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 34: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 35: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 36: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/Embedded/Finalproj1/square.v" Line 38: Assignment to y_dir ignored, since the identifier is never used

Elaborating module <square(IX=250,IY=120,H_WIDTH=60,IX_DIR=0)>.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 33: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 34: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 35: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 36: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/Embedded/Finalproj1/square.v" Line 38: Assignment to y_dir ignored, since the identifier is never used

Elaborating module <square(IX=500,IY=120,H_WIDTH=60,IX_DIR=0)>.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 33: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 34: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 35: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 36: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/Embedded/Finalproj1/square.v" Line 38: Assignment to y_dir ignored, since the identifier is never used

Elaborating module <square(IX=0,IY=168,H_WIDTH=20,IX_DIR=1)>.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 33: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 34: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 35: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 36: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/Embedded/Finalproj1/square.v" Line 38: Assignment to y_dir ignored, since the identifier is never used

Elaborating module <square(IX=100,IY=168,H_WIDTH=20,IX_DIR=1)>.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 33: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 34: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 35: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 36: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/Embedded/Finalproj1/square.v" Line 38: Assignment to y_dir ignored, since the identifier is never used

Elaborating module <square(IX=200,IY=168,H_WIDTH=20,IX_DIR=1)>.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 33: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 34: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 35: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 36: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/Embedded/Finalproj1/square.v" Line 38: Assignment to y_dir ignored, since the identifier is never used

Elaborating module <square(IX=300,IY=168,H_WIDTH=20,IX_DIR=1)>.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 33: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 34: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 35: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 36: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/Embedded/Finalproj1/square.v" Line 38: Assignment to y_dir ignored, since the identifier is never used

Elaborating module <square(IX=400,IY=168,H_WIDTH=20,IX_DIR=1)>.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 33: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 34: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 35: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 36: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/Embedded/Finalproj1/square.v" Line 38: Assignment to y_dir ignored, since the identifier is never used

Elaborating module <square(IX=500,IY=168,H_WIDTH=20,IX_DIR=1)>.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 33: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 34: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 35: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 36: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/Embedded/Finalproj1/square.v" Line 38: Assignment to y_dir ignored, since the identifier is never used

Elaborating module <square(IX=0,IY=264,H_WIDTH=60,IX_DIR=1)>.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 33: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 34: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 35: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 36: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/Embedded/Finalproj1/square.v" Line 38: Assignment to y_dir ignored, since the identifier is never used

Elaborating module <square(IX=250,IY=264,H_WIDTH=60,IX_DIR=1)>.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 33: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 34: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 35: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 36: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/Embedded/Finalproj1/square.v" Line 38: Assignment to y_dir ignored, since the identifier is never used

Elaborating module <square(IX=500,IY=264,H_WIDTH=60,IX_DIR=1)>.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 33: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 34: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 35: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 36: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/Embedded/Finalproj1/square.v" Line 38: Assignment to y_dir ignored, since the identifier is never used

Elaborating module <square(IX=0,IY=312,H_WIDTH=40,IX_DIR=0)>.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 33: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 34: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 35: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 36: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/Embedded/Finalproj1/square.v" Line 38: Assignment to y_dir ignored, since the identifier is never used

Elaborating module <square(IX=160,IY=312,H_WIDTH=40,IX_DIR=0)>.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 33: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 34: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 35: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 36: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/Embedded/Finalproj1/square.v" Line 38: Assignment to y_dir ignored, since the identifier is never used

Elaborating module <square(IX=320,IY=312,H_WIDTH=40,IX_DIR=0)>.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 33: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 34: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 35: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 36: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/Embedded/Finalproj1/square.v" Line 38: Assignment to y_dir ignored, since the identifier is never used

Elaborating module <square(IX=480,IY=312,H_WIDTH=40,IX_DIR=0)>.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 33: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 34: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 35: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 36: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/Embedded/Finalproj1/square.v" Line 38: Assignment to y_dir ignored, since the identifier is never used

Elaborating module <square(IX=0,IY=408,H_WIDTH=20,IX_DIR=1)>.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 33: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 34: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 35: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 36: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/Embedded/Finalproj1/square.v" Line 38: Assignment to y_dir ignored, since the identifier is never used

Elaborating module <square(IX=200,IY=408,H_WIDTH=20,IX_DIR=1)>.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 33: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 34: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 35: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 36: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/Embedded/Finalproj1/square.v" Line 38: Assignment to y_dir ignored, since the identifier is never used

Elaborating module <square(IX=400,IY=408,H_WIDTH=20,IX_DIR=1)>.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 33: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 34: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 35: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 36: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/Embedded/Finalproj1/square.v" Line 38: Assignment to y_dir ignored, since the identifier is never used

Elaborating module <frog(IX=320,RW1_Y=72)>.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/frog.v" Line 50: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/frog.v" Line 51: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/frog.v" Line 52: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/frog.v" Line 53: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/frog.v" Line 102: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/frog.v" Line 105: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/frog.v" Line 113: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/frog.v" Line 114: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/frog.v" Line 123: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/frog.v" Line 124: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/top.v" Line 297: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/top.v" Line 299: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/top.v" Line 301: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/top.v" Line 303: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/top.v" Line 307: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/top.v" Line 309: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/top.v" Line 311: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/top.v" Line 315: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/top.v" Line 317: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/top.v" Line 319: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/top.v" Line 321: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/top.v" Line 323: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/top.v" Line 325: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/top.v" Line 329: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/top.v" Line 331: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/top.v" Line 333: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/top.v" Line 337: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/top.v" Line 339: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/top.v" Line 341: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/top.v" Line 343: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/Embedded/Finalproj1/top.v" Line 343: Assignment to sq_5d ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/top.v" Line 347: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/top.v" Line 349: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/top.v" Line 351: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/top.v" Line 354: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/top.v" Line 375: Result of 30-bit expression is truncated to fit in 29-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/top.v" Line 379: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Embedded/Finalproj1/top.v" Line 381: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:Xst:2972 - "/home/ise/Embedded/Finalproj1/top.v" line 238. All outputs of instance <sq_5d_anim> of block <square> are unconnected in block <top>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/ise/Embedded/Finalproj1/top.v".
        rw1y = 72
        rw1width = 40
        rw1dir = 1
        rw2y = 120
        rw2width = 60
        rw2dir = 0
        rw3y = 168
        rw3width = 20
        rw3dir = 1
        rw4y = 264
        rw4width = 60
        rw4dir = 1
        rw5y = 312
        rw5dir = 0
        rw6y = 408
        rw6width = 20
        rw6dir = 1
        fr_y = 456
INFO:Xst:3210 - "/home/ise/Embedded/Finalproj1/top.v" line 36: Output port <o_blanking> of the instance <display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Embedded/Finalproj1/top.v" line 36: Output port <o_active> of the instance <display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Embedded/Finalproj1/top.v" line 36: Output port <o_screenend> of the instance <display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Embedded/Finalproj1/top.v" line 238: Output port <o_x1> of the instance <sq_5d_anim> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Embedded/Finalproj1/top.v" line 238: Output port <o_x2> of the instance <sq_5d_anim> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Embedded/Finalproj1/top.v" line 238: Output port <o_y1> of the instance <sq_5d_anim> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Embedded/Finalproj1/top.v" line 238: Output port <o_y2> of the instance <sq_5d_anim> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <pix_stb>.
    Found 1-bit register for signal <dead>.
    Found 2-bit register for signal <mode>.
    Found 29-bit register for signal <three_sec_counter>.
    Found 2-bit register for signal <VGA_R>.
    Found 3-bit register for signal <VGA_G>.
    Found 3-bit register for signal <VGA_B>.
    Found 16-bit register for signal <cnt>.
    Found 17-bit adder for signal <n0502> created at line 34.
    Found 29-bit adder for signal <three_sec_counter[28]_GND_1_o_add_133_OUT> created at line 375.
    Found 12-bit comparator greater for signal <sq_a_x1[11]_GND_1_o_LessThan_4_o> created at line 297
    Found 12-bit comparator greater for signal <sq_a_y1[11]_GND_1_o_LessThan_5_o> created at line 297
    Found 12-bit comparator greater for signal <GND_1_o_sq_a_x2[11]_LessThan_6_o> created at line 298
    Found 12-bit comparator greater for signal <GND_1_o_sq_a_y2[11]_LessThan_7_o> created at line 298
    Found 12-bit comparator greater for signal <sq_b_x1[11]_GND_1_o_LessThan_9_o> created at line 299
    Found 12-bit comparator greater for signal <sq_b_y1[11]_GND_1_o_LessThan_10_o> created at line 299
    Found 12-bit comparator greater for signal <GND_1_o_sq_b_x2[11]_LessThan_11_o> created at line 300
    Found 12-bit comparator greater for signal <GND_1_o_sq_b_y2[11]_LessThan_12_o> created at line 300
    Found 12-bit comparator greater for signal <sq_c_x1[11]_GND_1_o_LessThan_14_o> created at line 301
    Found 12-bit comparator greater for signal <sq_c_y1[11]_GND_1_o_LessThan_15_o> created at line 301
    Found 12-bit comparator greater for signal <GND_1_o_sq_c_x2[11]_LessThan_16_o> created at line 302
    Found 12-bit comparator greater for signal <GND_1_o_sq_c_y2[11]_LessThan_17_o> created at line 302
    Found 12-bit comparator greater for signal <sq_d_x1[11]_GND_1_o_LessThan_19_o> created at line 303
    Found 12-bit comparator greater for signal <sq_d_y1[11]_GND_1_o_LessThan_20_o> created at line 303
    Found 12-bit comparator greater for signal <GND_1_o_sq_d_x2[11]_LessThan_21_o> created at line 304
    Found 12-bit comparator greater for signal <GND_1_o_sq_d_y2[11]_LessThan_22_o> created at line 304
    Found 12-bit comparator greater for signal <sq_2a_x1[11]_GND_1_o_LessThan_24_o> created at line 307
    Found 12-bit comparator greater for signal <sq_2a_y1[11]_GND_1_o_LessThan_25_o> created at line 307
    Found 12-bit comparator greater for signal <GND_1_o_sq_2a_x2[11]_LessThan_26_o> created at line 308
    Found 12-bit comparator greater for signal <GND_1_o_sq_2a_y2[11]_LessThan_27_o> created at line 308
    Found 12-bit comparator greater for signal <sq_2b_x1[11]_GND_1_o_LessThan_29_o> created at line 309
    Found 12-bit comparator greater for signal <sq_2b_y1[11]_GND_1_o_LessThan_30_o> created at line 309
    Found 12-bit comparator greater for signal <GND_1_o_sq_2b_x2[11]_LessThan_31_o> created at line 310
    Found 12-bit comparator greater for signal <GND_1_o_sq_2b_y2[11]_LessThan_32_o> created at line 310
    Found 12-bit comparator greater for signal <sq_2c_x1[11]_GND_1_o_LessThan_34_o> created at line 311
    Found 12-bit comparator greater for signal <sq_2c_y1[11]_GND_1_o_LessThan_35_o> created at line 311
    Found 12-bit comparator greater for signal <GND_1_o_sq_2c_x2[11]_LessThan_36_o> created at line 312
    Found 12-bit comparator greater for signal <GND_1_o_sq_2c_y2[11]_LessThan_37_o> created at line 312
    Found 12-bit comparator greater for signal <sq_3a_x1[11]_GND_1_o_LessThan_39_o> created at line 315
    Found 12-bit comparator greater for signal <sq_3a_y1[11]_GND_1_o_LessThan_40_o> created at line 315
    Found 12-bit comparator greater for signal <GND_1_o_sq_3a_x2[11]_LessThan_41_o> created at line 316
    Found 12-bit comparator greater for signal <GND_1_o_sq_3a_y2[11]_LessThan_42_o> created at line 316
    Found 12-bit comparator greater for signal <sq_3b_x1[11]_GND_1_o_LessThan_44_o> created at line 317
    Found 12-bit comparator greater for signal <sq_3b_y1[11]_GND_1_o_LessThan_45_o> created at line 317
    Found 12-bit comparator greater for signal <GND_1_o_sq_3b_x2[11]_LessThan_46_o> created at line 318
    Found 12-bit comparator greater for signal <GND_1_o_sq_3b_y2[11]_LessThan_47_o> created at line 318
    Found 12-bit comparator greater for signal <sq_3c_x1[11]_GND_1_o_LessThan_49_o> created at line 319
    Found 12-bit comparator greater for signal <sq_3c_y1[11]_GND_1_o_LessThan_50_o> created at line 319
    Found 12-bit comparator greater for signal <GND_1_o_sq_3c_x2[11]_LessThan_51_o> created at line 320
    Found 12-bit comparator greater for signal <GND_1_o_sq_3c_y2[11]_LessThan_52_o> created at line 320
    Found 12-bit comparator greater for signal <sq_3d_x1[11]_GND_1_o_LessThan_54_o> created at line 321
    Found 12-bit comparator greater for signal <sq_3d_y1[11]_GND_1_o_LessThan_55_o> created at line 321
    Found 12-bit comparator greater for signal <GND_1_o_sq_3d_x2[11]_LessThan_56_o> created at line 322
    Found 12-bit comparator greater for signal <GND_1_o_sq_3d_y2[11]_LessThan_57_o> created at line 322
    Found 12-bit comparator greater for signal <sq_3e_x1[11]_GND_1_o_LessThan_59_o> created at line 323
    Found 12-bit comparator greater for signal <sq_3e_y1[11]_GND_1_o_LessThan_60_o> created at line 323
    Found 12-bit comparator greater for signal <GND_1_o_sq_3e_x2[11]_LessThan_61_o> created at line 324
    Found 12-bit comparator greater for signal <GND_1_o_sq_3e_y2[11]_LessThan_62_o> created at line 324
    Found 12-bit comparator greater for signal <sq_3f_x1[11]_GND_1_o_LessThan_64_o> created at line 325
    Found 12-bit comparator greater for signal <sq_3f_y1[11]_GND_1_o_LessThan_65_o> created at line 325
    Found 12-bit comparator greater for signal <GND_1_o_sq_3f_x2[11]_LessThan_66_o> created at line 326
    Found 12-bit comparator greater for signal <GND_1_o_sq_3f_y2[11]_LessThan_67_o> created at line 326
    Found 12-bit comparator greater for signal <sq_4a_x1[11]_GND_1_o_LessThan_69_o> created at line 329
    Found 12-bit comparator greater for signal <sq_4a_y1[11]_GND_1_o_LessThan_70_o> created at line 329
    Found 12-bit comparator greater for signal <GND_1_o_sq_4a_x2[11]_LessThan_71_o> created at line 330
    Found 12-bit comparator greater for signal <GND_1_o_sq_4a_y2[11]_LessThan_72_o> created at line 330
    Found 12-bit comparator greater for signal <sq_4b_x1[11]_GND_1_o_LessThan_74_o> created at line 331
    Found 12-bit comparator greater for signal <sq_4b_y1[11]_GND_1_o_LessThan_75_o> created at line 331
    Found 12-bit comparator greater for signal <GND_1_o_sq_4b_x2[11]_LessThan_76_o> created at line 332
    Found 12-bit comparator greater for signal <GND_1_o_sq_4b_y2[11]_LessThan_77_o> created at line 332
    Found 12-bit comparator greater for signal <sq_4c_x1[11]_GND_1_o_LessThan_79_o> created at line 333
    Found 12-bit comparator greater for signal <sq_4c_y1[11]_GND_1_o_LessThan_80_o> created at line 333
    Found 12-bit comparator greater for signal <GND_1_o_sq_4c_x2[11]_LessThan_81_o> created at line 334
    Found 12-bit comparator greater for signal <GND_1_o_sq_4c_y2[11]_LessThan_82_o> created at line 334
    Found 12-bit comparator greater for signal <sq_5a_x1[11]_GND_1_o_LessThan_84_o> created at line 337
    Found 12-bit comparator greater for signal <sq_5a_y1[11]_GND_1_o_LessThan_85_o> created at line 337
    Found 12-bit comparator greater for signal <GND_1_o_sq_5a_x2[11]_LessThan_86_o> created at line 338
    Found 12-bit comparator greater for signal <GND_1_o_sq_5a_y2[11]_LessThan_87_o> created at line 338
    Found 12-bit comparator greater for signal <sq_5b_x1[11]_GND_1_o_LessThan_89_o> created at line 339
    Found 12-bit comparator greater for signal <sq_5b_y1[11]_GND_1_o_LessThan_90_o> created at line 339
    Found 12-bit comparator greater for signal <GND_1_o_sq_5b_x2[11]_LessThan_91_o> created at line 340
    Found 12-bit comparator greater for signal <GND_1_o_sq_5b_y2[11]_LessThan_92_o> created at line 340
    Found 12-bit comparator greater for signal <sq_5c_x1[11]_GND_1_o_LessThan_94_o> created at line 341
    Found 12-bit comparator greater for signal <sq_5c_y1[11]_GND_1_o_LessThan_95_o> created at line 341
    Found 12-bit comparator greater for signal <GND_1_o_sq_5c_x2[11]_LessThan_96_o> created at line 342
    Found 12-bit comparator greater for signal <GND_1_o_sq_5c_y2[11]_LessThan_97_o> created at line 342
    Found 12-bit comparator greater for signal <sq_6a_x1[11]_GND_1_o_LessThan_104_o> created at line 347
    Found 12-bit comparator greater for signal <sq_6a_y1[11]_GND_1_o_LessThan_105_o> created at line 347
    Found 12-bit comparator greater for signal <GND_1_o_sq_6a_x2[11]_LessThan_106_o> created at line 348
    Found 12-bit comparator greater for signal <GND_1_o_sq_6a_y2[11]_LessThan_107_o> created at line 348
    Found 12-bit comparator greater for signal <sq_6b_x1[11]_GND_1_o_LessThan_109_o> created at line 349
    Found 12-bit comparator greater for signal <sq_6b_y1[11]_GND_1_o_LessThan_110_o> created at line 349
    Found 12-bit comparator greater for signal <GND_1_o_sq_6b_x2[11]_LessThan_111_o> created at line 350
    Found 12-bit comparator greater for signal <GND_1_o_sq_6b_y2[11]_LessThan_112_o> created at line 350
    Found 12-bit comparator greater for signal <sq_6c_x1[11]_GND_1_o_LessThan_114_o> created at line 351
    Found 12-bit comparator greater for signal <sq_6c_y1[11]_GND_1_o_LessThan_115_o> created at line 351
    Found 12-bit comparator greater for signal <GND_1_o_sq_6c_x2[11]_LessThan_116_o> created at line 352
    Found 12-bit comparator greater for signal <GND_1_o_sq_6c_y2[11]_LessThan_117_o> created at line 352
    Found 12-bit comparator greater for signal <frog_x1[11]_GND_1_o_LessThan_119_o> created at line 354
    Found 12-bit comparator greater for signal <frog_y1[11]_GND_1_o_LessThan_120_o> created at line 354
    Found 12-bit comparator greater for signal <GND_1_o_frog_x2[11]_LessThan_121_o> created at line 355
    Found 12-bit comparator greater for signal <GND_1_o_frog_y2[11]_LessThan_122_o> created at line 355
    Found 10-bit comparator greater for signal <GND_1_o_x[9]_LessThan_137_o> created at line 379
    Found 9-bit comparator greater for signal <GND_1_o_y[8]_LessThan_138_o> created at line 379
    Found 10-bit comparator greater for signal <x[9]_PWR_1_o_LessThan_139_o> created at line 379
    Found 9-bit comparator greater for signal <y[8]_PWR_1_o_LessThan_140_o> created at line 379
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
	inferred  96 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <top> synthesized.

Synthesizing Unit <vga640x480>.
    Related source file is "/home/ise/Embedded/Finalproj1/vga640x480.v".
    Found 10-bit register for signal <v_count>.
    Found 10-bit register for signal <h_count>.
    Found 11-bit subtractor for signal <GND_2_o_GND_2_o_sub_6_OUT> created at line 35.
    Found 10-bit adder for signal <v_count[9]_GND_2_o_add_21_OUT> created at line 62.
    Found 10-bit adder for signal <h_count[9]_GND_2_o_add_22_OUT> created at line 65.
    Found 10-bit comparator lessequal for signal <n0000> created at line 31
    Found 10-bit comparator greater for signal <h_count[9]_GND_2_o_LessThan_2_o> created at line 31
    Found 10-bit comparator lessequal for signal <n0005> created at line 32
    Found 10-bit comparator greater for signal <v_count[9]_GND_2_o_LessThan_4_o> created at line 32
    Found 10-bit comparator lessequal for signal <n0012> created at line 36
    Found 10-bit comparator greater for signal <h_count[9]_GND_2_o_LessThan_10_o> created at line 39
    Found 10-bit comparator greater for signal <GND_2_o_v_count[9]_LessThan_11_o> created at line 39
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <vga640x480> synthesized.

Synthesizing Unit <square_1>.
    Related source file is "/home/ise/Embedded/Finalproj1/square.v".
        H_WIDTH = 40
        H_HEIGHT = 20
        IX = 0
        IY = 72
        IX_DIR = 1
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 12-bit register for signal <x>.
    Found 12-bit adder for signal <o_x2> created at line 34.
    Found 12-bit adder for signal <o_y2> created at line 36.
    Found 13-bit adder for signal <n0045[12:0]> created at line 49.
    Found 12-bit subtractor for signal <o_x1> created at line 22.
    Found 12-bit subtractor for signal <o_y1> created at line 24.
    Found 12-bit comparator lessequal for signal <n0011> created at line 52
    Found 12-bit comparator lessequal for signal <n0014> created at line 54
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <square_1> synthesized.

Synthesizing Unit <square_2>.
    Related source file is "/home/ise/Embedded/Finalproj1/square.v".
        H_WIDTH = 40
        H_HEIGHT = 20
        IX = 160
        IY = 72
        IX_DIR = 1
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 12-bit register for signal <x>.
    Found 12-bit adder for signal <o_x2> created at line 34.
    Found 12-bit adder for signal <o_y2> created at line 36.
    Found 13-bit adder for signal <n0045[12:0]> created at line 49.
    Found 12-bit subtractor for signal <o_x1> created at line 22.
    Found 12-bit subtractor for signal <o_y1> created at line 24.
    Found 12-bit comparator lessequal for signal <n0011> created at line 52
    Found 12-bit comparator lessequal for signal <n0014> created at line 54
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <square_2> synthesized.

Synthesizing Unit <square_3>.
    Related source file is "/home/ise/Embedded/Finalproj1/square.v".
        H_WIDTH = 40
        H_HEIGHT = 20
        IX = 320
        IY = 72
        IX_DIR = 1
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 12-bit register for signal <x>.
    Found 12-bit adder for signal <o_x2> created at line 34.
    Found 12-bit adder for signal <o_y2> created at line 36.
    Found 13-bit adder for signal <n0045[12:0]> created at line 49.
    Found 12-bit subtractor for signal <o_x1> created at line 22.
    Found 12-bit subtractor for signal <o_y1> created at line 24.
    Found 12-bit comparator lessequal for signal <n0011> created at line 52
    Found 12-bit comparator lessequal for signal <n0014> created at line 54
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <square_3> synthesized.

Synthesizing Unit <square_4>.
    Related source file is "/home/ise/Embedded/Finalproj1/square.v".
        H_WIDTH = 40
        H_HEIGHT = 20
        IX = 480
        IY = 72
        IX_DIR = 1
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 12-bit register for signal <x>.
    Found 12-bit adder for signal <o_x2> created at line 34.
    Found 12-bit adder for signal <o_y2> created at line 36.
    Found 13-bit adder for signal <n0045[12:0]> created at line 49.
    Found 12-bit subtractor for signal <o_x1> created at line 22.
    Found 12-bit subtractor for signal <o_y1> created at line 24.
    Found 12-bit comparator lessequal for signal <n0011> created at line 52
    Found 12-bit comparator lessequal for signal <n0014> created at line 54
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <square_4> synthesized.

Synthesizing Unit <square_5>.
    Related source file is "/home/ise/Embedded/Finalproj1/square.v".
        H_WIDTH = 60
        H_HEIGHT = 20
        IX = 0
        IY = 120
        IX_DIR = 0
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 1-bit register for signal <x_dir>.
    Found 12-bit register for signal <x>.
    Found 13-bit subtractor for signal <GND_7_o_GND_7_o_sub_9_OUT> created at line 49.
    Found 12-bit adder for signal <o_x2> created at line 34.
    Found 12-bit adder for signal <o_y2> created at line 36.
    Found 13-bit adder for signal <n0045[12:0]> created at line 49.
    Found 12-bit subtractor for signal <o_x1> created at line 22.
    Found 12-bit subtractor for signal <o_y1> created at line 24.
    Found 12-bit comparator lessequal for signal <n0011> created at line 52
    Found 12-bit comparator lessequal for signal <n0014> created at line 54
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <square_5> synthesized.

Synthesizing Unit <square_6>.
    Related source file is "/home/ise/Embedded/Finalproj1/square.v".
        H_WIDTH = 60
        H_HEIGHT = 20
        IX = 250
        IY = 120
        IX_DIR = 0
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 1-bit register for signal <x_dir>.
    Found 12-bit register for signal <x>.
    Found 13-bit subtractor for signal <GND_8_o_GND_8_o_sub_9_OUT> created at line 49.
    Found 12-bit adder for signal <o_x2> created at line 34.
    Found 12-bit adder for signal <o_y2> created at line 36.
    Found 13-bit adder for signal <n0045[12:0]> created at line 49.
    Found 12-bit subtractor for signal <o_x1> created at line 22.
    Found 12-bit subtractor for signal <o_y1> created at line 24.
    Found 12-bit comparator lessequal for signal <n0011> created at line 52
    Found 12-bit comparator lessequal for signal <n0014> created at line 54
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <square_6> synthesized.

Synthesizing Unit <square_7>.
    Related source file is "/home/ise/Embedded/Finalproj1/square.v".
        H_WIDTH = 60
        H_HEIGHT = 20
        IX = 500
        IY = 120
        IX_DIR = 0
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 1-bit register for signal <x_dir>.
    Found 12-bit register for signal <x>.
    Found 13-bit subtractor for signal <GND_9_o_GND_9_o_sub_9_OUT> created at line 49.
    Found 12-bit adder for signal <o_x2> created at line 34.
    Found 12-bit adder for signal <o_y2> created at line 36.
    Found 13-bit adder for signal <n0045[12:0]> created at line 49.
    Found 12-bit subtractor for signal <o_x1> created at line 22.
    Found 12-bit subtractor for signal <o_y1> created at line 24.
    Found 12-bit comparator lessequal for signal <n0011> created at line 52
    Found 12-bit comparator lessequal for signal <n0014> created at line 54
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <square_7> synthesized.

Synthesizing Unit <square_8>.
    Related source file is "/home/ise/Embedded/Finalproj1/square.v".
        H_WIDTH = 20
        H_HEIGHT = 20
        IX = 0
        IY = 168
        IX_DIR = 1
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 12-bit register for signal <x>.
    Found 12-bit adder for signal <o_x2> created at line 34.
    Found 12-bit adder for signal <o_y2> created at line 36.
    Found 13-bit adder for signal <n0045[12:0]> created at line 49.
    Found 12-bit subtractor for signal <o_x1> created at line 22.
    Found 12-bit subtractor for signal <o_y1> created at line 24.
    Found 12-bit comparator lessequal for signal <n0011> created at line 52
    Found 12-bit comparator lessequal for signal <n0014> created at line 54
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <square_8> synthesized.

Synthesizing Unit <square_9>.
    Related source file is "/home/ise/Embedded/Finalproj1/square.v".
        H_WIDTH = 20
        H_HEIGHT = 20
        IX = 100
        IY = 168
        IX_DIR = 1
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 12-bit register for signal <x>.
    Found 12-bit adder for signal <o_x2> created at line 34.
    Found 12-bit adder for signal <o_y2> created at line 36.
    Found 13-bit adder for signal <n0045[12:0]> created at line 49.
    Found 12-bit subtractor for signal <o_x1> created at line 22.
    Found 12-bit subtractor for signal <o_y1> created at line 24.
    Found 12-bit comparator lessequal for signal <n0011> created at line 52
    Found 12-bit comparator lessequal for signal <n0014> created at line 54
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <square_9> synthesized.

Synthesizing Unit <square_10>.
    Related source file is "/home/ise/Embedded/Finalproj1/square.v".
        H_WIDTH = 20
        H_HEIGHT = 20
        IX = 200
        IY = 168
        IX_DIR = 1
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 12-bit register for signal <x>.
    Found 12-bit adder for signal <o_x2> created at line 34.
    Found 12-bit adder for signal <o_y2> created at line 36.
    Found 13-bit adder for signal <n0045[12:0]> created at line 49.
    Found 12-bit subtractor for signal <o_x1> created at line 22.
    Found 12-bit subtractor for signal <o_y1> created at line 24.
    Found 12-bit comparator lessequal for signal <n0011> created at line 52
    Found 12-bit comparator lessequal for signal <n0014> created at line 54
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <square_10> synthesized.

Synthesizing Unit <square_11>.
    Related source file is "/home/ise/Embedded/Finalproj1/square.v".
        H_WIDTH = 20
        H_HEIGHT = 20
        IX = 300
        IY = 168
        IX_DIR = 1
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 12-bit register for signal <x>.
    Found 12-bit adder for signal <o_x2> created at line 34.
    Found 12-bit adder for signal <o_y2> created at line 36.
    Found 13-bit adder for signal <n0045[12:0]> created at line 49.
    Found 12-bit subtractor for signal <o_x1> created at line 22.
    Found 12-bit subtractor for signal <o_y1> created at line 24.
    Found 12-bit comparator lessequal for signal <n0011> created at line 52
    Found 12-bit comparator lessequal for signal <n0014> created at line 54
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <square_11> synthesized.

Synthesizing Unit <square_12>.
    Related source file is "/home/ise/Embedded/Finalproj1/square.v".
        H_WIDTH = 20
        H_HEIGHT = 20
        IX = 400
        IY = 168
        IX_DIR = 1
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 12-bit register for signal <x>.
    Found 12-bit adder for signal <o_x2> created at line 34.
    Found 12-bit adder for signal <o_y2> created at line 36.
    Found 13-bit adder for signal <n0045[12:0]> created at line 49.
    Found 12-bit subtractor for signal <o_x1> created at line 22.
    Found 12-bit subtractor for signal <o_y1> created at line 24.
    Found 12-bit comparator lessequal for signal <n0011> created at line 52
    Found 12-bit comparator lessequal for signal <n0014> created at line 54
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <square_12> synthesized.

Synthesizing Unit <square_13>.
    Related source file is "/home/ise/Embedded/Finalproj1/square.v".
        H_WIDTH = 20
        H_HEIGHT = 20
        IX = 500
        IY = 168
        IX_DIR = 1
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 12-bit register for signal <x>.
    Found 12-bit adder for signal <o_x2> created at line 34.
    Found 12-bit adder for signal <o_y2> created at line 36.
    Found 13-bit adder for signal <n0045[12:0]> created at line 49.
    Found 12-bit subtractor for signal <o_x1> created at line 22.
    Found 12-bit subtractor for signal <o_y1> created at line 24.
    Found 12-bit comparator lessequal for signal <n0011> created at line 52
    Found 12-bit comparator lessequal for signal <n0014> created at line 54
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <square_13> synthesized.

Synthesizing Unit <square_14>.
    Related source file is "/home/ise/Embedded/Finalproj1/square.v".
        H_WIDTH = 60
        H_HEIGHT = 20
        IX = 0
        IY = 264
        IX_DIR = 1
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 12-bit register for signal <x>.
    Found 12-bit adder for signal <o_x2> created at line 34.
    Found 12-bit adder for signal <o_y2> created at line 36.
    Found 13-bit adder for signal <n0045[12:0]> created at line 49.
    Found 12-bit subtractor for signal <o_x1> created at line 22.
    Found 12-bit subtractor for signal <o_y1> created at line 24.
    Found 12-bit comparator lessequal for signal <n0011> created at line 52
    Found 12-bit comparator lessequal for signal <n0014> created at line 54
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <square_14> synthesized.

Synthesizing Unit <square_15>.
    Related source file is "/home/ise/Embedded/Finalproj1/square.v".
        H_WIDTH = 60
        H_HEIGHT = 20
        IX = 250
        IY = 264
        IX_DIR = 1
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 12-bit register for signal <x>.
    Found 12-bit adder for signal <o_x2> created at line 34.
    Found 12-bit adder for signal <o_y2> created at line 36.
    Found 13-bit adder for signal <n0045[12:0]> created at line 49.
    Found 12-bit subtractor for signal <o_x1> created at line 22.
    Found 12-bit subtractor for signal <o_y1> created at line 24.
    Found 12-bit comparator lessequal for signal <n0011> created at line 52
    Found 12-bit comparator lessequal for signal <n0014> created at line 54
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <square_15> synthesized.

Synthesizing Unit <square_16>.
    Related source file is "/home/ise/Embedded/Finalproj1/square.v".
        H_WIDTH = 60
        H_HEIGHT = 20
        IX = 500
        IY = 264
        IX_DIR = 1
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 12-bit register for signal <x>.
    Found 12-bit adder for signal <o_x2> created at line 34.
    Found 12-bit adder for signal <o_y2> created at line 36.
    Found 13-bit adder for signal <n0045[12:0]> created at line 49.
    Found 12-bit subtractor for signal <o_x1> created at line 22.
    Found 12-bit subtractor for signal <o_y1> created at line 24.
    Found 12-bit comparator lessequal for signal <n0011> created at line 52
    Found 12-bit comparator lessequal for signal <n0014> created at line 54
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <square_16> synthesized.

Synthesizing Unit <square_17>.
    Related source file is "/home/ise/Embedded/Finalproj1/square.v".
        H_WIDTH = 40
        H_HEIGHT = 20
        IX = 0
        IY = 312
        IX_DIR = 0
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 1-bit register for signal <x_dir>.
    Found 12-bit register for signal <x>.
    Found 13-bit subtractor for signal <GND_19_o_GND_19_o_sub_9_OUT> created at line 49.
    Found 12-bit adder for signal <o_x2> created at line 34.
    Found 12-bit adder for signal <o_y2> created at line 36.
    Found 13-bit adder for signal <n0045[12:0]> created at line 49.
    Found 12-bit subtractor for signal <o_x1> created at line 22.
    Found 12-bit subtractor for signal <o_y1> created at line 24.
    Found 12-bit comparator lessequal for signal <n0011> created at line 52
    Found 12-bit comparator lessequal for signal <n0014> created at line 54
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <square_17> synthesized.

Synthesizing Unit <square_18>.
    Related source file is "/home/ise/Embedded/Finalproj1/square.v".
        H_WIDTH = 40
        H_HEIGHT = 20
        IX = 160
        IY = 312
        IX_DIR = 0
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 1-bit register for signal <x_dir>.
    Found 12-bit register for signal <x>.
    Found 13-bit subtractor for signal <GND_20_o_GND_20_o_sub_9_OUT> created at line 49.
    Found 12-bit adder for signal <o_x2> created at line 34.
    Found 12-bit adder for signal <o_y2> created at line 36.
    Found 13-bit adder for signal <n0045[12:0]> created at line 49.
    Found 12-bit subtractor for signal <o_x1> created at line 22.
    Found 12-bit subtractor for signal <o_y1> created at line 24.
    Found 12-bit comparator lessequal for signal <n0011> created at line 52
    Found 12-bit comparator lessequal for signal <n0014> created at line 54
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <square_18> synthesized.

Synthesizing Unit <square_19>.
    Related source file is "/home/ise/Embedded/Finalproj1/square.v".
        H_WIDTH = 40
        H_HEIGHT = 20
        IX = 320
        IY = 312
        IX_DIR = 0
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 1-bit register for signal <x_dir>.
    Found 12-bit register for signal <x>.
    Found 13-bit subtractor for signal <GND_21_o_GND_21_o_sub_9_OUT> created at line 49.
    Found 12-bit adder for signal <o_x2> created at line 34.
    Found 12-bit adder for signal <o_y2> created at line 36.
    Found 13-bit adder for signal <n0045[12:0]> created at line 49.
    Found 12-bit subtractor for signal <o_x1> created at line 22.
    Found 12-bit subtractor for signal <o_y1> created at line 24.
    Found 12-bit comparator lessequal for signal <n0011> created at line 52
    Found 12-bit comparator lessequal for signal <n0014> created at line 54
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <square_19> synthesized.

Synthesizing Unit <square_21>.
    Related source file is "/home/ise/Embedded/Finalproj1/square.v".
        H_WIDTH = 20
        H_HEIGHT = 20
        IX = 0
        IY = 408
        IX_DIR = 1
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 12-bit register for signal <x>.
    Found 12-bit adder for signal <o_x2> created at line 34.
    Found 12-bit adder for signal <o_y2> created at line 36.
    Found 13-bit adder for signal <n0045[12:0]> created at line 49.
    Found 12-bit subtractor for signal <o_x1> created at line 22.
    Found 12-bit subtractor for signal <o_y1> created at line 24.
    Found 12-bit comparator lessequal for signal <n0011> created at line 52
    Found 12-bit comparator lessequal for signal <n0014> created at line 54
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <square_21> synthesized.

Synthesizing Unit <square_22>.
    Related source file is "/home/ise/Embedded/Finalproj1/square.v".
        H_WIDTH = 20
        H_HEIGHT = 20
        IX = 200
        IY = 408
        IX_DIR = 1
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 12-bit register for signal <x>.
    Found 12-bit adder for signal <o_x2> created at line 34.
    Found 12-bit adder for signal <o_y2> created at line 36.
    Found 13-bit adder for signal <n0045[12:0]> created at line 49.
    Found 12-bit subtractor for signal <o_x1> created at line 22.
    Found 12-bit subtractor for signal <o_y1> created at line 24.
    Found 12-bit comparator lessequal for signal <n0011> created at line 52
    Found 12-bit comparator lessequal for signal <n0014> created at line 54
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <square_22> synthesized.

Synthesizing Unit <square_23>.
    Related source file is "/home/ise/Embedded/Finalproj1/square.v".
        H_WIDTH = 20
        H_HEIGHT = 20
        IX = 400
        IY = 408
        IX_DIR = 1
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 12-bit register for signal <x>.
    Found 12-bit adder for signal <o_x2> created at line 34.
    Found 12-bit adder for signal <o_y2> created at line 36.
    Found 13-bit adder for signal <n0045[12:0]> created at line 49.
    Found 12-bit subtractor for signal <o_x1> created at line 22.
    Found 12-bit subtractor for signal <o_y1> created at line 24.
    Found 12-bit comparator lessequal for signal <n0011> created at line 52
    Found 12-bit comparator lessequal for signal <n0014> created at line 54
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <square_23> synthesized.

Synthesizing Unit <frog>.
    Related source file is "/home/ise/Embedded/Finalproj1/frog.v".
        H_WIDTH = 11
        H_HEIGHT = 11
        IX = 320
        IX_DIR = 1
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
        RW1_Y = 72
    Found 12-bit register for signal <nextX>.
    Found 12-bit register for signal <y>.
    Found 12-bit register for signal <x>.
    Found 12-bit register for signal <nextY>.
    Found 12-bit adder for signal <o_x2> created at line 51.
    Found 12-bit adder for signal <o_y2> created at line 53.
    Found 12-bit adder for signal <x[11]_GND_26_o_add_42_OUT> created at line 102.
    Found 12-bit adder for signal <y[11]_GND_26_o_add_55_OUT> created at line 113.
    Found 12-bit adder for signal <x[11]_GND_26_o_add_67_OUT> created at line 123.
    Found 12-bit subtractor for signal <o_x1> created at line 27.
    Found 12-bit subtractor for signal <o_y1> created at line 29.
    Found 12-bit subtractor for signal <GND_26_o_GND_26_o_sub_46_OUT<11:0>> created at line 105.
    Found 12-bit subtractor for signal <GND_26_o_GND_26_o_sub_58_OUT<11:0>> created at line 114.
    Found 12-bit subtractor for signal <GND_26_o_GND_26_o_sub_70_OUT<11:0>> created at line 124.
    Found 12-bit comparator greater for signal <y[11]_nextY[11]_LessThan_55_o> created at line 113
    Found 12-bit comparator lessequal for signal <nextY[11]_y[11]_LessThan_57_o> created at line 114
    Found 12-bit comparator greater for signal <x[11]_nextX[11]_LessThan_67_o> created at line 123
    Found 12-bit comparator lessequal for signal <nextX[11]_x[11]_LessThan_69_o> created at line 124
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <frog> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 128
 10-bit adder                                          : 2
 11-bit subtractor                                     : 1
 12-bit adder                                          : 46
 12-bit addsub                                         : 3
 12-bit subtractor                                     : 46
 13-bit adder                                          : 22
 13-bit subtractor                                     : 6
 17-bit adder                                          : 1
 29-bit adder                                          : 1
# Registers                                            : 63
 1-bit register                                        : 7
 10-bit register                                       : 2
 12-bit register                                       : 48
 17-bit register                                       : 1
 2-bit register                                        : 2
 29-bit register                                       : 1
 3-bit register                                        : 2
# Comparators                                          : 151
 10-bit comparator greater                             : 6
 10-bit comparator lessequal                           : 3
 12-bit comparator greater                             : 94
 12-bit comparator lessequal                           : 46
 9-bit comparator greater                              : 2
# Multiplexers                                         : 92
 10-bit 2-to-1 multiplexer                             : 2
 12-bit 2-to-1 multiplexer                             : 76
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 8

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <y_3> in Unit <sq_a_anim> is equivalent to the following FF/Latch, which will be removed : <y_6> 
INFO:Xst:2261 - The FF/Latch <y_0> in Unit <sq_a_anim> is equivalent to the following 9 FFs/Latches, which will be removed : <y_1> <y_2> <y_4> <y_5> <y_7> <y_8> <y_9> <y_10> <y_11> 
INFO:Xst:2261 - The FF/Latch <y_3> in Unit <sq_b_anim> is equivalent to the following FF/Latch, which will be removed : <y_6> 
INFO:Xst:2261 - The FF/Latch <y_0> in Unit <sq_b_anim> is equivalent to the following 9 FFs/Latches, which will be removed : <y_1> <y_2> <y_4> <y_5> <y_7> <y_8> <y_9> <y_10> <y_11> 
INFO:Xst:2261 - The FF/Latch <y_3> in Unit <sq_c_anim> is equivalent to the following FF/Latch, which will be removed : <y_6> 
INFO:Xst:2261 - The FF/Latch <y_0> in Unit <sq_c_anim> is equivalent to the following 9 FFs/Latches, which will be removed : <y_1> <y_2> <y_4> <y_5> <y_7> <y_8> <y_9> <y_10> <y_11> 
INFO:Xst:2261 - The FF/Latch <y_3> in Unit <sq_d_anim> is equivalent to the following FF/Latch, which will be removed : <y_6> 
INFO:Xst:2261 - The FF/Latch <y_0> in Unit <sq_d_anim> is equivalent to the following 9 FFs/Latches, which will be removed : <y_1> <y_2> <y_4> <y_5> <y_7> <y_8> <y_9> <y_10> <y_11> 
INFO:Xst:2261 - The FF/Latch <y_3> in Unit <sq_2a_anim> is equivalent to the following 3 FFs/Latches, which will be removed : <y_4> <y_5> <y_6> 
INFO:Xst:2261 - The FF/Latch <y_0> in Unit <sq_2a_anim> is equivalent to the following 7 FFs/Latches, which will be removed : <y_1> <y_2> <y_7> <y_8> <y_9> <y_10> <y_11> 
INFO:Xst:2261 - The FF/Latch <y_3> in Unit <sq_2b_anim> is equivalent to the following 3 FFs/Latches, which will be removed : <y_4> <y_5> <y_6> 
INFO:Xst:2261 - The FF/Latch <y_0> in Unit <sq_2b_anim> is equivalent to the following 7 FFs/Latches, which will be removed : <y_1> <y_2> <y_7> <y_8> <y_9> <y_10> <y_11> 
INFO:Xst:2261 - The FF/Latch <y_3> in Unit <sq_2c_anim> is equivalent to the following 3 FFs/Latches, which will be removed : <y_4> <y_5> <y_6> 
INFO:Xst:2261 - The FF/Latch <y_0> in Unit <sq_2c_anim> is equivalent to the following 7 FFs/Latches, which will be removed : <y_1> <y_2> <y_7> <y_8> <y_9> <y_10> <y_11> 
INFO:Xst:2261 - The FF/Latch <y_3> in Unit <sq_3a_anim> is equivalent to the following 2 FFs/Latches, which will be removed : <y_5> <y_7> 
INFO:Xst:2261 - The FF/Latch <y_0> in Unit <sq_3a_anim> is equivalent to the following 8 FFs/Latches, which will be removed : <y_1> <y_2> <y_4> <y_6> <y_8> <y_9> <y_10> <y_11> 
INFO:Xst:2261 - The FF/Latch <y_3> in Unit <sq_3b_anim> is equivalent to the following 2 FFs/Latches, which will be removed : <y_5> <y_7> 
INFO:Xst:2261 - The FF/Latch <y_0> in Unit <sq_3b_anim> is equivalent to the following 8 FFs/Latches, which will be removed : <y_1> <y_2> <y_4> <y_6> <y_8> <y_9> <y_10> <y_11> 
INFO:Xst:2261 - The FF/Latch <y_3> in Unit <sq_3c_anim> is equivalent to the following 2 FFs/Latches, which will be removed : <y_5> <y_7> 
INFO:Xst:2261 - The FF/Latch <y_0> in Unit <sq_3c_anim> is equivalent to the following 8 FFs/Latches, which will be removed : <y_1> <y_2> <y_4> <y_6> <y_8> <y_9> <y_10> <y_11> 
INFO:Xst:2261 - The FF/Latch <y_3> in Unit <sq_3d_anim> is equivalent to the following 2 FFs/Latches, which will be removed : <y_5> <y_7> 
INFO:Xst:2261 - The FF/Latch <y_0> in Unit <sq_3d_anim> is equivalent to the following 8 FFs/Latches, which will be removed : <y_1> <y_2> <y_4> <y_6> <y_8> <y_9> <y_10> <y_11> 
INFO:Xst:2261 - The FF/Latch <y_3> in Unit <sq_3e_anim> is equivalent to the following 2 FFs/Latches, which will be removed : <y_5> <y_7> 
INFO:Xst:2261 - The FF/Latch <y_0> in Unit <sq_3e_anim> is equivalent to the following 8 FFs/Latches, which will be removed : <y_1> <y_2> <y_4> <y_6> <y_8> <y_9> <y_10> <y_11> 
INFO:Xst:2261 - The FF/Latch <y_3> in Unit <sq_3f_anim> is equivalent to the following 2 FFs/Latches, which will be removed : <y_5> <y_7> 
INFO:Xst:2261 - The FF/Latch <y_0> in Unit <sq_3f_anim> is equivalent to the following 8 FFs/Latches, which will be removed : <y_1> <y_2> <y_4> <y_6> <y_8> <y_9> <y_10> <y_11> 
INFO:Xst:2261 - The FF/Latch <y_3> in Unit <sq_4a_anim> is equivalent to the following FF/Latch, which will be removed : <y_8> 
INFO:Xst:2261 - The FF/Latch <y_0> in Unit <sq_4a_anim> is equivalent to the following 9 FFs/Latches, which will be removed : <y_1> <y_2> <y_4> <y_5> <y_6> <y_7> <y_9> <y_10> <y_11> 
INFO:Xst:2261 - The FF/Latch <y_3> in Unit <sq_4b_anim> is equivalent to the following FF/Latch, which will be removed : <y_8> 
INFO:Xst:2261 - The FF/Latch <y_0> in Unit <sq_4b_anim> is equivalent to the following 9 FFs/Latches, which will be removed : <y_1> <y_2> <y_4> <y_5> <y_6> <y_7> <y_9> <y_10> <y_11> 
INFO:Xst:2261 - The FF/Latch <y_3> in Unit <sq_4c_anim> is equivalent to the following FF/Latch, which will be removed : <y_8> 
INFO:Xst:2261 - The FF/Latch <y_0> in Unit <sq_4c_anim> is equivalent to the following 9 FFs/Latches, which will be removed : <y_1> <y_2> <y_4> <y_5> <y_6> <y_7> <y_9> <y_10> <y_11> 
INFO:Xst:2261 - The FF/Latch <y_3> in Unit <sq_5a_anim> is equivalent to the following 3 FFs/Latches, which will be removed : <y_4> <y_5> <y_8> 
INFO:Xst:2261 - The FF/Latch <y_0> in Unit <sq_5a_anim> is equivalent to the following 7 FFs/Latches, which will be removed : <y_1> <y_2> <y_6> <y_7> <y_9> <y_10> <y_11> 
INFO:Xst:2261 - The FF/Latch <y_3> in Unit <sq_5b_anim> is equivalent to the following 3 FFs/Latches, which will be removed : <y_4> <y_5> <y_8> 
INFO:Xst:2261 - The FF/Latch <y_0> in Unit <sq_5b_anim> is equivalent to the following 7 FFs/Latches, which will be removed : <y_1> <y_2> <y_6> <y_7> <y_9> <y_10> <y_11> 
INFO:Xst:2261 - The FF/Latch <y_3> in Unit <sq_5c_anim> is equivalent to the following 3 FFs/Latches, which will be removed : <y_4> <y_5> <y_8> 
INFO:Xst:2261 - The FF/Latch <y_0> in Unit <sq_5c_anim> is equivalent to the following 7 FFs/Latches, which will be removed : <y_1> <y_2> <y_6> <y_7> <y_9> <y_10> <y_11> 
INFO:Xst:2261 - The FF/Latch <y_3> in Unit <sq_6a_anim> is equivalent to the following 3 FFs/Latches, which will be removed : <y_4> <y_7> <y_8> 
INFO:Xst:2261 - The FF/Latch <y_0> in Unit <sq_6a_anim> is equivalent to the following 7 FFs/Latches, which will be removed : <y_1> <y_2> <y_5> <y_6> <y_9> <y_10> <y_11> 
INFO:Xst:2261 - The FF/Latch <y_3> in Unit <sq_6b_anim> is equivalent to the following 3 FFs/Latches, which will be removed : <y_4> <y_7> <y_8> 
INFO:Xst:2261 - The FF/Latch <y_0> in Unit <sq_6b_anim> is equivalent to the following 7 FFs/Latches, which will be removed : <y_1> <y_2> <y_5> <y_6> <y_9> <y_10> <y_11> 
INFO:Xst:2261 - The FF/Latch <y_3> in Unit <sq_6c_anim> is equivalent to the following 3 FFs/Latches, which will be removed : <y_4> <y_7> <y_8> 
INFO:Xst:2261 - The FF/Latch <y_0> in Unit <sq_6c_anim> is equivalent to the following 7 FFs/Latches, which will be removed : <y_1> <y_2> <y_5> <y_6> <y_9> <y_10> <y_11> 
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <sq_3e_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_3> has a constant value of 1 in block <sq_3e_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <sq_3f_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_3> has a constant value of 1 in block <sq_3f_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <sq_4a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_3> has a constant value of 1 in block <sq_4a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <sq_4b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_3> has a constant value of 1 in block <sq_4b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <sq_4c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_3> has a constant value of 1 in block <sq_4c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_dir> has a constant value of 0 in block <sq_5a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <sq_5a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_3> has a constant value of 1 in block <sq_5a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_dir> has a constant value of 0 in block <sq_5b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <sq_5b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_3> has a constant value of 1 in block <sq_5b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_dir> has a constant value of 0 in block <sq_5c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <sq_5c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_3> has a constant value of 1 in block <sq_5c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <sq_6a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_3> has a constant value of 1 in block <sq_6a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <sq_6b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_3> has a constant value of 1 in block <sq_6b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <sq_6c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_3> has a constant value of 1 in block <sq_6c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <sq_a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_3> has a constant value of 1 in block <sq_a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <sq_b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_3> has a constant value of 1 in block <sq_b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <sq_c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_3> has a constant value of 1 in block <sq_c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <sq_d_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_3> has a constant value of 1 in block <sq_d_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_dir> has a constant value of 0 in block <sq_2a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <sq_2a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_3> has a constant value of 1 in block <sq_2a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_dir> has a constant value of 0 in block <sq_2b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <sq_2b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_3> has a constant value of 1 in block <sq_2b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_dir> has a constant value of 0 in block <sq_2c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <sq_2c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_3> has a constant value of 1 in block <sq_2c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <sq_3a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_3> has a constant value of 1 in block <sq_3a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <sq_3b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_3> has a constant value of 1 in block <sq_3b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <sq_3c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_3> has a constant value of 1 in block <sq_3c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <sq_3d_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_3> has a constant value of 1 in block <sq_3d_anim>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <three_sec_counter>: 1 register on signal <three_sec_counter>.
Unit <top> synthesized (advanced).

Synthesizing (advanced) Unit <vga640x480>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
Unit <vga640x480> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 126
 10-bit adder                                          : 1
 11-bit subtractor                                     : 1
 12-bit adder                                          : 62
 12-bit addsub                                         : 3
 12-bit subtractor                                     : 46
 13-bit adder                                          : 6
 13-bit subtractor                                     : 6
 17-bit adder                                          : 1
# Counters                                             : 2
 10-bit up counter                                     : 1
 29-bit up counter                                     : 1
# Registers                                            : 620
 Flip-Flops                                            : 620
# Comparators                                          : 151
 10-bit comparator greater                             : 6
 10-bit comparator lessequal                           : 3
 12-bit comparator greater                             : 94
 12-bit comparator lessequal                           : 46
 9-bit comparator greater                              : 2
# Multiplexers                                         : 92
 10-bit 2-to-1 multiplexer                             : 2
 12-bit 2-to-1 multiplexer                             : 76
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_1> has a constant value of 0 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_2> has a constant value of 0 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_3> has a constant value of 1 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_4> has a constant value of 0 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_5> has a constant value of 0 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_6> has a constant value of 1 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_7> has a constant value of 0 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 0 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_11> has a constant value of 0 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_1> has a constant value of 0 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_2> has a constant value of 0 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_3> has a constant value of 1 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_4> has a constant value of 0 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_5> has a constant value of 0 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_6> has a constant value of 1 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_7> has a constant value of 0 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 0 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_11> has a constant value of 0 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_1> has a constant value of 0 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_2> has a constant value of 0 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_3> has a constant value of 1 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_4> has a constant value of 0 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_5> has a constant value of 0 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_6> has a constant value of 1 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_7> has a constant value of 0 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 0 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_11> has a constant value of 0 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <square_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_1> has a constant value of 0 in block <square_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_2> has a constant value of 0 in block <square_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_3> has a constant value of 1 in block <square_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_4> has a constant value of 0 in block <square_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_5> has a constant value of 0 in block <square_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_6> has a constant value of 1 in block <square_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_7> has a constant value of 0 in block <square_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 0 in block <square_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <square_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <square_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_11> has a constant value of 0 in block <square_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_dir> has a constant value of 0 in block <square_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_0> has a constant value of 0 in block <square_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_1> has a constant value of 0 in block <square_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_2> has a constant value of 0 in block <square_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_3> has a constant value of 1 in block <square_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_4> has a constant value of 1 in block <square_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_5> has a constant value of 1 in block <square_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_6> has a constant value of 1 in block <square_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_7> has a constant value of 0 in block <square_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 0 in block <square_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <square_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <square_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_11> has a constant value of 0 in block <square_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_dir> has a constant value of 0 in block <square_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_0> has a constant value of 0 in block <square_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_1> has a constant value of 0 in block <square_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_2> has a constant value of 0 in block <square_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_3> has a constant value of 1 in block <square_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_4> has a constant value of 1 in block <square_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_5> has a constant value of 1 in block <square_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_6> has a constant value of 1 in block <square_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_7> has a constant value of 0 in block <square_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 0 in block <square_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <square_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <square_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_11> has a constant value of 0 in block <square_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_dir> has a constant value of 0 in block <square_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_0> has a constant value of 0 in block <square_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_1> has a constant value of 0 in block <square_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_2> has a constant value of 0 in block <square_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_3> has a constant value of 1 in block <square_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_4> has a constant value of 1 in block <square_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_5> has a constant value of 1 in block <square_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_6> has a constant value of 1 in block <square_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_7> has a constant value of 0 in block <square_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 0 in block <square_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <square_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <square_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_11> has a constant value of 0 in block <square_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <square_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_1> has a constant value of 0 in block <square_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_2> has a constant value of 0 in block <square_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_3> has a constant value of 1 in block <square_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_4> has a constant value of 0 in block <square_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_5> has a constant value of 1 in block <square_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_6> has a constant value of 0 in block <square_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_7> has a constant value of 1 in block <square_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 0 in block <square_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <square_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <square_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_11> has a constant value of 0 in block <square_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <square_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_1> has a constant value of 0 in block <square_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_2> has a constant value of 0 in block <square_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_3> has a constant value of 1 in block <square_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_4> has a constant value of 0 in block <square_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_5> has a constant value of 1 in block <square_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_6> has a constant value of 0 in block <square_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_7> has a constant value of 1 in block <square_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 0 in block <square_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <square_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <square_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_11> has a constant value of 0 in block <square_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <square_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_1> has a constant value of 0 in block <square_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_2> has a constant value of 0 in block <square_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_3> has a constant value of 1 in block <square_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_4> has a constant value of 0 in block <square_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_5> has a constant value of 1 in block <square_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_6> has a constant value of 0 in block <square_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_7> has a constant value of 1 in block <square_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 0 in block <square_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <square_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <square_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_11> has a constant value of 0 in block <square_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <square_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_1> has a constant value of 0 in block <square_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_2> has a constant value of 0 in block <square_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_3> has a constant value of 1 in block <square_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_4> has a constant value of 0 in block <square_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_5> has a constant value of 1 in block <square_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_6> has a constant value of 0 in block <square_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_7> has a constant value of 1 in block <square_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 0 in block <square_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <square_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <square_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_11> has a constant value of 0 in block <square_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <square_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_1> has a constant value of 0 in block <square_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_2> has a constant value of 0 in block <square_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_3> has a constant value of 1 in block <square_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_4> has a constant value of 0 in block <square_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_5> has a constant value of 1 in block <square_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_6> has a constant value of 0 in block <square_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_7> has a constant value of 1 in block <square_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 0 in block <square_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <square_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <square_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_11> has a constant value of 0 in block <square_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <square_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_1> has a constant value of 0 in block <square_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_2> has a constant value of 0 in block <square_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_3> has a constant value of 1 in block <square_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_4> has a constant value of 0 in block <square_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_5> has a constant value of 1 in block <square_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_6> has a constant value of 0 in block <square_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_7> has a constant value of 1 in block <square_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 0 in block <square_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <square_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <square_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_11> has a constant value of 0 in block <square_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <square_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_1> has a constant value of 0 in block <square_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_2> has a constant value of 0 in block <square_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_3> has a constant value of 1 in block <square_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_4> has a constant value of 0 in block <square_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_5> has a constant value of 0 in block <square_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_6> has a constant value of 0 in block <square_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_7> has a constant value of 0 in block <square_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 1 in block <square_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <square_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <square_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_11> has a constant value of 0 in block <square_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <square_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_1> has a constant value of 0 in block <square_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_2> has a constant value of 0 in block <square_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_3> has a constant value of 1 in block <square_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_4> has a constant value of 0 in block <square_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_5> has a constant value of 0 in block <square_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_6> has a constant value of 0 in block <square_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_7> has a constant value of 0 in block <square_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 1 in block <square_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <square_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <square_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_11> has a constant value of 0 in block <square_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <square_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_1> has a constant value of 0 in block <square_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_2> has a constant value of 0 in block <square_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_3> has a constant value of 1 in block <square_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_4> has a constant value of 0 in block <square_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_5> has a constant value of 0 in block <square_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_6> has a constant value of 0 in block <square_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_7> has a constant value of 0 in block <square_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 1 in block <square_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <square_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <square_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_11> has a constant value of 0 in block <square_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_dir> has a constant value of 0 in block <square_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_0> has a constant value of 0 in block <square_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_1> has a constant value of 0 in block <square_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_2> has a constant value of 0 in block <square_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_3> has a constant value of 1 in block <square_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_4> has a constant value of 1 in block <square_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_5> has a constant value of 1 in block <square_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_6> has a constant value of 0 in block <square_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_7> has a constant value of 0 in block <square_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 1 in block <square_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <square_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <square_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_11> has a constant value of 0 in block <square_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_dir> has a constant value of 0 in block <square_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_0> has a constant value of 0 in block <square_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_1> has a constant value of 0 in block <square_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_2> has a constant value of 0 in block <square_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_3> has a constant value of 1 in block <square_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_4> has a constant value of 1 in block <square_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_5> has a constant value of 1 in block <square_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_6> has a constant value of 0 in block <square_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_7> has a constant value of 0 in block <square_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 1 in block <square_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <square_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <square_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_11> has a constant value of 0 in block <square_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_dir> has a constant value of 0 in block <square_19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_0> has a constant value of 0 in block <square_19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_1> has a constant value of 0 in block <square_19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_2> has a constant value of 0 in block <square_19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_3> has a constant value of 1 in block <square_19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_4> has a constant value of 1 in block <square_19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_5> has a constant value of 1 in block <square_19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_6> has a constant value of 0 in block <square_19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_7> has a constant value of 0 in block <square_19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 1 in block <square_19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <square_19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <square_19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_11> has a constant value of 0 in block <square_19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <square_21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_1> has a constant value of 0 in block <square_21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_2> has a constant value of 0 in block <square_21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_3> has a constant value of 1 in block <square_21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_4> has a constant value of 1 in block <square_21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_5> has a constant value of 0 in block <square_21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_6> has a constant value of 0 in block <square_21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_7> has a constant value of 1 in block <square_21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 1 in block <square_21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <square_21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <square_21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_11> has a constant value of 0 in block <square_21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <square_22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_1> has a constant value of 0 in block <square_22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_2> has a constant value of 0 in block <square_22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_3> has a constant value of 1 in block <square_22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_4> has a constant value of 1 in block <square_22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_5> has a constant value of 0 in block <square_22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_6> has a constant value of 0 in block <square_22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_7> has a constant value of 1 in block <square_22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 1 in block <square_22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <square_22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <square_22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_11> has a constant value of 0 in block <square_22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <square_23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_1> has a constant value of 0 in block <square_23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_2> has a constant value of 0 in block <square_23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_3> has a constant value of 1 in block <square_23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_4> has a constant value of 1 in block <square_23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_5> has a constant value of 0 in block <square_23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_6> has a constant value of 0 in block <square_23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_7> has a constant value of 1 in block <square_23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 1 in block <square_23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <square_23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <square_23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_11> has a constant value of 0 in block <square_23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <pix_stb> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_12> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <VGA_B_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <VGA_B_1> <VGA_B_2> 
INFO:Xst:2261 - The FF/Latch <VGA_G_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <VGA_G_1> <VGA_G_2> 
INFO:Xst:2261 - The FF/Latch <VGA_R_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VGA_R_1> 

Optimizing unit <top> ...

Optimizing unit <vga640x480> ...

Optimizing unit <square_1> ...

Optimizing unit <square_2> ...

Optimizing unit <square_3> ...

Optimizing unit <square_4> ...

Optimizing unit <square_5> ...

Optimizing unit <square_6> ...

Optimizing unit <square_7> ...

Optimizing unit <square_8> ...

Optimizing unit <square_9> ...

Optimizing unit <square_10> ...

Optimizing unit <square_11> ...

Optimizing unit <square_12> ...

Optimizing unit <square_13> ...

Optimizing unit <square_14> ...

Optimizing unit <square_15> ...

Optimizing unit <square_16> ...

Optimizing unit <square_17> ...

Optimizing unit <square_18> ...

Optimizing unit <square_19> ...

Optimizing unit <square_21> ...

Optimizing unit <square_22> ...

Optimizing unit <square_23> ...

Optimizing unit <frog> ...
WARNING:Xst:1710 - FF/Latch <nextY_0> (without init value) has a constant value of 0 in block <frog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextY_1> (without init value) has a constant value of 0 in block <frog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextY_2> (without init value) has a constant value of 0 in block <frog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextY_9> (without init value) has a constant value of 0 in block <frog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextY_10> (without init value) has a constant value of 0 in block <frog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextY_11> (without init value) has a constant value of 0 in block <frog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <nextY_0> (without init value) has a constant value of 0 in block <frog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextY_1> (without init value) has a constant value of 0 in block <frog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextY_2> (without init value) has a constant value of 0 in block <frog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextY_3> (without init value) has a constant value of 1 in block <frog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextY_9> (without init value) has a constant value of 0 in block <frog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextY_10> (without init value) has a constant value of 0 in block <frog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextY_11> (without init value) has a constant value of 0 in block <frog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sq_4a_anim/x_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_4b_anim/x_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_4b_anim/x_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_4c_anim/x_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_4c_anim/x_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_5a_anim/x_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_5a_anim/x_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_5b_anim/x_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_5b_anim/x_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_5c_anim/x_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_5c_anim/x_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_6a_anim/x_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_6a_anim/x_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_6b_anim/x_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_6b_anim/x_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_6c_anim/x_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_6c_anim/x_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frog_anim/y_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frog_anim/y_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frog_anim/y_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frog_anim/y_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frog_anim/y_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <frog_anim/nextX_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <frog_anim/nextX_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frog_anim/x_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frog_anim/x_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_a_anim/x_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_a_anim/x_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_b_anim/x_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_b_anim/x_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_c_anim/x_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_c_anim/x_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_d_anim/x_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_d_anim/x_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_2a_anim/x_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_2a_anim/x_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_2b_anim/x_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_2b_anim/x_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_2c_anim/x_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_2c_anim/x_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_3a_anim/x_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_3a_anim/x_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_3b_anim/x_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_3b_anim/x_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_3c_anim/x_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_3c_anim/x_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_3d_anim/x_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_3d_anim/x_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_3e_anim/x_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_3e_anim/x_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_3f_anim/x_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_3f_anim/x_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_4a_anim/x_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <sq_3a_anim/x_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sq_6a_anim/x_0> 
INFO:Xst:2261 - The FF/Latch <sq_3a_anim/x_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sq_6a_anim/x_1> 
INFO:Xst:2261 - The FF/Latch <sq_3a_anim/x_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sq_6a_anim/x_2> 
INFO:Xst:2261 - The FF/Latch <sq_3a_anim/x_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sq_6a_anim/x_3> 
INFO:Xst:2261 - The FF/Latch <sq_3a_anim/x_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sq_6a_anim/x_4> 
INFO:Xst:2261 - The FF/Latch <sq_3a_anim/x_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sq_6a_anim/x_5> 
INFO:Xst:2261 - The FF/Latch <sq_3a_anim/x_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sq_6a_anim/x_6> 
INFO:Xst:2261 - The FF/Latch <sq_3a_anim/x_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sq_6a_anim/x_7> 
INFO:Xst:2261 - The FF/Latch <sq_3a_anim/x_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sq_6a_anim/x_8> 
INFO:Xst:2261 - The FF/Latch <sq_3a_anim/x_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sq_6a_anim/x_9> 
INFO:Xst:2261 - The FF/Latch <sq_3e_anim/x_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sq_6c_anim/x_0> 
INFO:Xst:2261 - The FF/Latch <sq_3e_anim/x_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sq_6c_anim/x_1> 
INFO:Xst:2261 - The FF/Latch <sq_3e_anim/x_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sq_6c_anim/x_2> 
INFO:Xst:2261 - The FF/Latch <sq_3e_anim/x_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sq_6c_anim/x_3> 
INFO:Xst:2261 - The FF/Latch <sq_3e_anim/x_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sq_6c_anim/x_4> 
INFO:Xst:2261 - The FF/Latch <sq_3e_anim/x_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sq_6c_anim/x_5> 
INFO:Xst:2261 - The FF/Latch <sq_3e_anim/x_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sq_6c_anim/x_6> 
INFO:Xst:2261 - The FF/Latch <sq_3e_anim/x_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sq_6c_anim/x_7> 
INFO:Xst:2261 - The FF/Latch <sq_3e_anim/x_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sq_6c_anim/x_8> 
INFO:Xst:2261 - The FF/Latch <sq_3e_anim/x_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sq_6c_anim/x_9> 
INFO:Xst:2261 - The FF/Latch <sq_3c_anim/x_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sq_6b_anim/x_0> 
INFO:Xst:2261 - The FF/Latch <sq_3c_anim/x_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sq_6b_anim/x_1> 
INFO:Xst:2261 - The FF/Latch <sq_3c_anim/x_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sq_6b_anim/x_2> 
INFO:Xst:2261 - The FF/Latch <sq_3c_anim/x_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sq_6b_anim/x_3> 
INFO:Xst:2261 - The FF/Latch <sq_3c_anim/x_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sq_6b_anim/x_4> 
INFO:Xst:2261 - The FF/Latch <sq_3c_anim/x_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sq_6b_anim/x_5> 
INFO:Xst:2261 - The FF/Latch <sq_3c_anim/x_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sq_6b_anim/x_6> 
INFO:Xst:2261 - The FF/Latch <sq_3c_anim/x_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sq_6b_anim/x_7> 
INFO:Xst:2261 - The FF/Latch <sq_3c_anim/x_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sq_6b_anim/x_8> 
INFO:Xst:2261 - The FF/Latch <sq_3c_anim/x_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sq_6b_anim/x_9> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 43.
FlipFlop display/v_count_4 has been replicated 1 time(s)
FlipFlop display/v_count_5 has been replicated 1 time(s)
FlipFlop display/v_count_6 has been replicated 1 time(s)
FlipFlop display/v_count_7 has been replicated 2 time(s)
FlipFlop display/v_count_8 has been replicated 3 time(s)
FlipFlop display/v_count_9 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 290
 Flip-Flops                                            : 290

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3075
#      GND                         : 1
#      INV                         : 110
#      LUT1                        : 183
#      LUT2                        : 254
#      LUT3                        : 176
#      LUT4                        : 657
#      LUT5                        : 318
#      LUT6                        : 275
#      MUXCY                       : 795
#      MUXF7                       : 11
#      VCC                         : 1
#      XORCY                       : 294
# FlipFlops/Latches                : 290
#      FD                          : 4
#      FDE                         : 175
#      FDR                         : 29
#      FDRE                        : 82
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 5
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             290  out of  11440     2%  
 Number of Slice LUTs:                 1973  out of   5720    34%  
    Number used as Logic:              1973  out of   5720    34%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2048
   Number with an unused Flip Flop:    1758  out of   2048    85%  
   Number with an unused LUT:            75  out of   2048     3%  
   Number of fully used LUT-FF pairs:   215  out of   2048    10%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    200     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 290   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.857ns (Maximum Frequency: 127.282MHz)
   Minimum input arrival time before clock: 5.243ns
   Maximum output required time after clock: 7.069ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 7.857ns (frequency: 127.282MHz)
  Total number of paths / destination ports: 46470 / 658
-------------------------------------------------------------------------
Delay:               7.857ns (Levels of Logic = 10)
  Source:            display/h_count_7 (FF)
  Destination:       dead (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: display/h_count_7 to dead
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            19   0.447   1.416  display/h_count_7 (display/h_count_7)
     LUT6:I1->O           93   0.203   2.060  display/Mmux_n003631 (x<2>)
     LUT4:I1->O            1   0.205   0.000  Mcompar_GND_1_o_sq_2c_x2[11]_LessThan_36_o_lut<1> (Mcompar_GND_1_o_sq_2c_x2[11]_LessThan_36_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_GND_1_o_sq_2c_x2[11]_LessThan_36_o_cy<1> (Mcompar_GND_1_o_sq_2c_x2[11]_LessThan_36_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_1_o_sq_2c_x2[11]_LessThan_36_o_cy<2> (Mcompar_GND_1_o_sq_2c_x2[11]_LessThan_36_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_1_o_sq_2c_x2[11]_LessThan_36_o_cy<3> (Mcompar_GND_1_o_sq_2c_x2[11]_LessThan_36_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_1_o_sq_2c_x2[11]_LessThan_36_o_cy<4> (Mcompar_GND_1_o_sq_2c_x2[11]_LessThan_36_o_cy<4>)
     MUXCY:CI->O           1   0.213   0.944  Mcompar_GND_1_o_sq_2c_x2[11]_LessThan_36_o_cy<5> (Mcompar_GND_1_o_sq_2c_x2[11]_LessThan_36_o_cy<5>)
     LUT6:I0->O            2   0.203   0.845  sq_2a_sq_6c_OR_93_o7 (sq_2a_sq_6c_OR_93_o7)
     LUT6:I3->O            1   0.205   0.580  sq_2a_sq_6c_OR_93_o13 (sq_2a_sq_6c_OR_93_o)
     LUT6:I5->O            1   0.205   0.000  fr_any_square_AND_113_o1 (fr_any_square_AND_113_o)
     FD:D                      0.102          dead
    ----------------------------------------
    Total                      7.857ns (2.012ns logic, 5.845ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 440 / 284
-------------------------------------------------------------------------
Offset:              5.243ns (Levels of Logic = 2)
  Source:            RST_BTN (PAD)
  Destination:       sq_2b_anim/x_9 (FF)
  Destination Clock: CLK rising

  Data Path: RST_BTN to sq_2b_anim/x_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   1.222   1.591  RST_BTN_IBUF (RST_BTN_IBUF)
     LUT3:I0->O          110   0.205   1.903  sq_b_anim/_n0052_inv1_1 (sq_b_anim/_n0052_inv1)
     FDE:CE                    0.322          sq_2b_anim/x_0
    ----------------------------------------
    Total                      5.243ns (1.749ns logic, 3.494ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 23 / 10
-------------------------------------------------------------------------
Offset:              7.069ns (Levels of Logic = 3)
  Source:            display/v_count_9 (FF)
  Destination:       VGA_VS_O (PAD)
  Source Clock:      CLK rising

  Data Path: display/v_count_9 to VGA_VS_O
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           113   0.447   2.140  display/v_count_9 (display/v_count_9)
     LUT4:I1->O            1   0.205   0.924  display/o_vs_SW0 (N6)
     LUT6:I1->O            1   0.203   0.579  display/o_vs (VGA_VS_O_OBUF)
     OBUF:I->O                 2.571          VGA_VS_O_OBUF (VGA_VS_O)
    ----------------------------------------
    Total                      7.069ns (3.426ns logic, 3.643ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.857|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 33.00 secs
Total CPU time to Xst completion: 29.21 secs
 
--> 


Total memory usage is 494332 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  582 (   0 filtered)
Number of infos    :   85 (   0 filtered)

