// Consider using shared memory to cache Md and Nd tiles to reduce global memory access.
// Ensure memory coalescing for better memory access patterns.
// Optimize loop to minimize latency and maximize throughput.
