Start time: 11:36:33 on Sep 11,2024
qverilog dff.sv 
-- Compiling interface dff_if
-- Compiling module dff
-- Compiling module tb
-- Compiling module top

Top level modules:
	top
# vsim -lib work work.top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 2022.1_2 linux_x86_64 Apr  2 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.top(fast)
# run -all
# Reset is perfect
# Load d0 is working
# Load d1 is working
# ** Note: $finish    : dff.sv(97)
#    Time: 140 ns  Iteration: 0  Instance: /top/TB
# End time: 11:36:33 on Sep 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
