<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Logic block - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon.svg">
        <link rel="shortcut icon" href="../favicon.png">
        <link rel="stylesheet" href="../css/variables.css">
        <link rel="stylesheet" href="../css/general.css">
        <link rel="stylesheet" href="../css/chrome.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="../fonts/fonts.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="highlight-css" href="../highlight.css">
        <link rel="stylesheet" id="tomorrow-night-css" href="../tomorrow-night.css">
        <link rel="stylesheet" id="ayu-highlight-css" href="../ayu-highlight.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc.js"></script>
    </head>
    <body>
    <div id="body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
            }
            sidebar_toggle.checked = sidebar === 'visible';
            html.classList.remove('sidebar-visible');
            html.classList.add("sidebar-" + sidebar);
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="sidebar-toggle" class="icon-button" for="sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </label>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <h1 id="configurable-logic-block"><a class="header" href="#configurable-logic-block">Configurable Logic Block</a></h1>
<p>The main logic resource in Virtex 2 devices is the CLB (Configurable Logic Block). It corresponds one-to-one with the <code>INT.CLB</code> interconnect tile.  Every CLB has:</p>
<ul>
<li>four <code>SLICE</code>s, numbered <code>SLICE0</code> through <code>SLICE3</code></li>
<li>four horizontal tristate buses, going horizontally through the whole row of CLBs</li>
<li>two tristate buffers, <code>TBUF0</code> and <code>TBUF1</code>, driving the tristate buses</li>
</ul>
<p>The slices are organized as follows:</p>
<ul>
<li><code>SLICE0</code> is on the bottom left of the CLB</li>
<li><code>SLICE1</code> is above <code>SLICE0</code></li>
<li><code>SLICE2</code> is to the right of <code>SLICE0</code></li>
<li><code>SLICE3</code> is above <code>SLICE2</code> and to the right of <code>SLICE1</code></li>
</ul>
<p>Every slice has:</p>
<ul>
<li>two 4-input LUTs, named <code>F</code> and <code>G</code>
<ul>
<li>each of them has four inputs, named <code>F[1-4]</code> and <code>G[1-4]</code></li>
<li>every LUT can be used as LUT RAM or shift register</li>
</ul>
</li>
<li>two "bypass inputs" used for various purposes
<ul>
<li><code>BX</code>, associated with the <code>F</code> LUT</li>
<li><code>BY</code>, associated with the <code>G</code> LUT</li>
</ul>
</li>
<li>two wide multiplexers
<ul>
<li><code>F5</code>, associated with the <code>F</code> LUT, multiplexing <code>F</code> and <code>G</code></li>
<li><code>FX</code>, associated with the <code>G</code> LUT, multiplexing <code>F5</code> and <code>FX</code> outputs of this and other <code>SLICE</code>s</li>
</ul>
</li>
<li>carry logic with a carry chain, going vertically upwards through the CLB column</li>
<li>sum of products logic, going horizontally rightwards through the CLB row</li>
<li>two main combinational outputs
<ul>
<li><code>X</code>, associated with the <code>F</code> LUT</li>
<li><code>Y</code>, associated with the <code>G</code> LUT</li>
</ul>
</li>
<li>two "bypass" combinational outputs, used for long shift registers and carry chains
<ul>
<li><code>XB</code>, associated with the <code>F</code> LUT</li>
<li><code>YB</code>, associated with the <code>G</code> LUT</li>
</ul>
</li>
<li>two registers and their outputs
<ul>
<li><code>FFX</code> and <code>XQ</code>, associated with the <code>F</code> LUT</li>
<li><code>FFY</code> and <code>YQ</code>, associated with the <code>G</code> LUT</li>
</ul>
</li>
<li>shared control inputs:
<ul>
<li><code>CLK</code>, the clock input</li>
<li><code>SR</code>, the set/reset input (also used as LUT RAM write enable)</li>
<li><code>CE</code>, the clock enable input</li>
</ul>
</li>
</ul>
<p>In summary, a single <code>SLICE</code> has the following pins:</p>
<ul>
<li><code>F[1-4]</code> and <code>G[1-4]</code>: general interconnect inputs, used as LUT inputs and LUT RAM write address</li>
<li><code>BX</code> and <code>BY</code>: general interconnect freely-invertible inputs, used for various purposes</li>
<li><code>CLK</code>, <code>SR</code>, <code>CE</code>: general interconnect freely-invertible inputs</li>
<li><code>X</code>, <code>Y</code>, <code>XQ</code>, <code>YQ</code>, <code>XB</code>, <code>YB</code>: general interconnect outputs</li>
<li><code>COUT</code>: dedicated output (carry output)</li>
<li><code>CIN</code>: dedicated input (carry input), routed from <code>COUT</code> of the slice below</li>
<li><code>SHIFTOUT</code>: dedicated output (shift register output)</li>
<li><code>SHIFTIN</code>: dedicated input (shift register input), routed from <code>SHIFTOUT</code> of the previous slice in sequence</li>
<li><code>SOPOUT</code>: dedicated output (sum of products output)</li>
<li><code>SOPIN</code>: dedicated output (sum of products input), routed from <code>SOPOUT</code> of the slice to the left</li>
<li><code>F5</code> and <code>FX</code>: dedicated outputs (wide multiplexer outputs)</li>
<li><code>FXINA</code> and <code>FXINB</code>: dedicated inputs (wide multiplexer inputs), routed from <code>F5</code> and <code>FX</code> of neighbouring slices</li>
<li><code>DIG</code>: dedicated output</li>
<li><code>ALTDIG</code>: dedicated input</li>
</ul>
<p>Additionally, some pins and circuitry are shared between <code>SLICE</code>s within the same CLB.</p>
<p>The <code>CLK</code>, <code>CE</code>, <code>SR</code>, <code>BX</code>, and <code>BY</code> inputs are invertible on the interconnect level. The <code>CE</code> and <code>SR</code> inputs are further inverted once within the CLB, which should be compensated for with interconnect inversion.</p>
<h2 id="luts"><a class="header" href="#luts">LUTs</a></h2>
<p>There are two 4-input LUTs in each slice, <code>F</code> and <code>G</code>. The <code>F</code> LUT has inputs <code>F[1-4]</code>, with <code>F1</code> being the LSB and <code>F4</code> being the MSB. The <code>G</code> LUT likewise has inputs <code>G[1-4]</code>.</p>
<p>The initial LUT contents are determined by the <code>F</code> and <code>G</code> attributes in the bitstream.</p>
<p>The LUT outputs go to:</p>
<ul>
<li>the <code>FXMUX</code> and <code>GYMUX</code> multiplexers</li>
<li>the carry logic</li>
<li>the <code>F5</code> wide multiplexer</li>
</ul>
<h3 id="lut-ram"><a class="header" href="#lut-ram">LUT RAM</a></h3>
<p>The <code>F_RAM</code> and <code>G_RAM</code> attributes, when set, turn <code>F</code> and <code>G</code> (respectively) into LUT RAM mode.</p>
<p>The signals used in RAM mode are:</p>
<ul>
<li><code>CLK</code> is the write clock</li>
<li><code>SR</code> is the write enable</li>
<li><code>WF[1-4]</code> and <code>WG[1-4]</code> are write address for the <code>F</code> and <code>G</code> LUTs, respectively</li>
<li><code>DIF</code> and <code>DIG</code> are the data input for the <code>F</code> and <code>G</code> LUTs, respectively</li>
<li><code>SLICEWE0</code>: bit 4 of the write address, when enabled</li>
<li><code>SLICEWE1</code>: bit 5 of the write address, when enabled</li>
<li><code>SLICEWE2</code>: bit 6 of the write address, when enabled</li>
</ul>
<p>The write address is routed as follows:</p>
<ul>
<li><code>SLICE0.W[FG][1-4]</code> is routed from <code>SLICE0.[FG][1-4]</code></li>
<li><code>SLICE1.W[FG][1-4]</code> is routed from <code>SLICE1.[FG][1-4]</code></li>
<li><code>SLICE2.W[FG][1-4]</code> is routed from <code>SLICE0.[FG][1-4]</code></li>
<li><code>SLICE3.W[FG][1-4]</code> is routed from <code>SLICE1.[FG][1-4]</code></li>
</ul>
<p>Thus, <code>SLICE[01]</code> can be used alone to implement single-port RAM, or together with <code>SLICE[23]</code> to implement dual port or larger RAM.</p>
<p>The <code>DIF_MUX</code> determines the value of <code>DIF</code>:</p>
<ul>
<li><code>BX</code>: use the <code>BX</code> pin (used for 16×X RAMs)</li>
<li><code>ALT</code>: use the <code>DIG</code> value (used for 32×X and larger RAMs)</li>
</ul>
<p>The <code>DIG_MUX</code> determines the value of <code>DIG</code>:</p>
<ul>
<li><code>BY</code>: use the <code>BY</code> pin</li>
<li><code>ALT</code>: use the <code>ALTDIG</code> value</li>
</ul>
<p><code>ALTDIG</code> is determined as follows:</p>
<ul>
<li><code>SLICE0.ALTDIG</code> is connected to <code>SLICE1.DIG</code></li>
<li><code>SLICE1.ALTDIG</code> is connected to <code>SLICE3.DIG</code></li>
<li><code>SLICE2.ALTDIG</code> is connected to <code>SLICE3.DIG</code></li>
<li><code>SLICE3.ALTDIG</code> is connected to <code>SLICE3.DIG</code> of the CLB above</li>
</ul>
<p>Note that <code>DI[FG]_MUX</code> attributes are also used in the shift register mode, but with different meaning.</p>
<p>The <code>SLICEWE0</code> signals are routed as follows:</p>
<ul>
<li><code>SLICE0.SLICEWE0 = SLICE0.BX</code></li>
<li><code>SLICE1.SLICEWE0 = SLICE1.BX</code></li>
<li><code>SLICE2.SLICEWE0 = SLICE0.BX</code></li>
<li><code>SLICE3.SLICEWE0 = SLICE1.BX</code></li>
</ul>
<p>When <code>SLICEWE0USED</code> is set, the <code>SLICEWE0</code> signal is used within the slice. The <code>F</code> LUT is written when it is 1, the <code>G</code> LUT is written when it is 0. Otherwise, the signal is ignored, and both LUTs are written at the same time.</p>
<p>The <code>SLICEWE1</code> and <code>SLICEWE2</code> signals are routed as follows:</p>
<ul>
<li><code>SLICE0.SLICEWE1 = SLICE0.BY</code></li>
<li><code>SLICE1.SLICEWE1 = !SLICE0.BY</code></li>
<li><code>SLICE2.SLICEWE1 = SLICE0.BY</code></li>
<li><code>SLICE3.SLICEWE1 = !SLICE0.BY</code></li>
<li><code>SLICE0.SLICEWE2 = SLICE1.BY</code></li>
<li><code>SLICE1.SLICEWE2 = SLICE1.BY</code></li>
<li><code>SLICE2.SLICEWE2 = !SLICE1.BY</code></li>
<li><code>SLICE3.SLICEWE2 = !SLICE1.BY</code></li>
</ul>
<p>If <code>SLICE0.BYOUTUSED</code> is set, all <code>SLICE</code>s within the CLB will use their <code>SLICEWE1</code> signal as a write enable — the LUTs are only written when <code>SLICEWE1</code> is 1. Otherwise, all <code>SLICEWE1</code> signals are ignored.</p>
<p>If <code>SLICE1.BYOUTUSED</code> is set, all <code>SLICE</code>s within the CLB will use their <code>SLICEWE2</code> signal as a write enable — the LUTs are only written when <code>SLICEWE2</code> is 1. Otherwise, all <code>SLICEWE2</code> signals are ignored.</p>
<p>TODO: <code>SLICE2</code> and <code>SLICE3</code> also have <code>BYOUTUSED</code> bits — what do they do, if anything?</p>
<h4 id="single-port-16x-ram"><a class="header" href="#single-port-16x-ram">Single-port 16×X RAM</a></h4>
<p>Single-port 16×X RAM can be implemented as follows:</p>
<ul>
<li>pick a slice
<ul>
<li><code>SLICE0</code> and <code>SLICE1</code> can always be used</li>
<li><code>SLICE2</code> can be used if <code>SLICE0</code> is also used with the same address</li>
<li><code>SLICE3</code> can be used if <code>SLICE1</code> is also used with the same address</li>
</ul>
</li>
<li>connect <code>CLK</code> to write clock</li>
<li>connect <code>SR</code> to write enable</li>
<li>for the 16×1 slice in <code>F</code> LUT:
<ul>
<li>connect <code>F[1-4]</code> to the read/write address</li>
<li>connect <code>BX</code> to write data</li>
<li>set <code>DIF_MUX</code> to <code>BX</code></li>
<li>use <code>F</code> output as read data</li>
</ul>
</li>
<li>for the 16×1 slice in <code>G</code> LUT:
<ul>
<li>connect <code>G[1-4]</code> to the read/write address</li>
<li>connect <code>BY</code> to write data</li>
<li>set <code>DIG_MUX</code> to <code>BY</code></li>
<li>use <code>G</code> output as read data</li>
</ul>
</li>
</ul>
<h4 id="dual-port-16x-ram"><a class="header" href="#dual-port-16x-ram">Dual-port 16×X RAM</a></h4>
<p>Dual-port 16×X RAM can be implemented as follows:</p>
<ul>
<li>pick a pair of slices: either <code>SLICE0</code> and <code>SLICE2</code> or <code>SLICE1</code> and <code>SLICE3</code></li>
<li>connect <code>CLK</code> to write clock</li>
<li>connect <code>SR</code> to write enable</li>
<li>for the 16×1 slice in <code>F</code> LUTs:
<ul>
<li>connect <code>F[1-4]</code> on <code>SLICE[01]</code> to the write address</li>
<li>connect <code>F[1-4]</code> on <code>SLICE[23]</code> to the read address</li>
<li>connect <code>BX</code> of both slices to write data</li>
<li>set <code>DIF_MUX</code> to <code>BX</code></li>
<li>use <code>F</code> outputs as read data</li>
</ul>
</li>
<li>for the 16×1 slice in <code>G</code> LUTs:
<ul>
<li>connect <code>G[1-4]</code> on <code>SLICE[01]</code> to the write address</li>
<li>connect <code>G[1-4]</code> on <code>SLICE[23]</code> to the read address</li>
<li>connect <code>BY</code> of both slices to write data</li>
<li>set <code>DIG_MUX</code> to <code>BY</code></li>
<li>use <code>G</code> outputs as read data</li>
</ul>
</li>
</ul>
<h4 id="single-port-32x-ram"><a class="header" href="#single-port-32x-ram">Single-port 32×X RAM</a></h4>
<p>Single-port 32×X RAM can be implemented as follows:</p>
<ul>
<li>pick a slice
<ul>
<li><code>SLICE0</code> and <code>SLICE1</code> can always be used</li>
<li><code>SLICE2</code> can be used if <code>SLICE0</code> is also used with the same address</li>
<li><code>SLICE3</code> can be used if <code>SLICE1</code> is also used with the same address</li>
</ul>
</li>
<li>connect <code>CLK</code> to write clock</li>
<li>connect <code>SR</code> to write enable</li>
<li><code>F</code> LUT corresponds to addresses <code>0x1X</code></li>
<li><code>G</code> LUT corresponds to addresses <code>0x0X</code></li>
<li>connect <code>F[1-4]</code> and <code>G[1-4]</code> to low 4 bits of the read/write address</li>
<li>connect <code>BX</code> to bit 4 of read/write address</li>
<li>set <code>SLICEWE0USED</code></li>
<li>connect <code>BY</code> to write data</li>
<li>set <code>DIF_MUX</code> to <code>ALT</code></li>
<li>set <code>DIG_MUX</code> to <code>BY</code></li>
<li>use <code>F5</code> output as read data</li>
</ul>
<h4 id="dual-port-32x-ram"><a class="header" href="#dual-port-32x-ram">Dual-port 32×X RAM</a></h4>
<p>Dual-port 32×X RAM can be implemented as follows:</p>
<ul>
<li>pick a pair of slices: either <code>SLICE0+SLICE2</code> or <code>SLICE1+SLICE3</code></li>
<li>connect <code>CLK</code> to write clock</li>
<li>connect <code>SR</code> to write enable</li>
<li><code>F</code> LUTs correspond to addresses <code>0x1X</code></li>
<li><code>G</code> LUTs correspond to addresses <code>0x0X</code></li>
<li>connect <code>F[1-4]</code> and <code>G[1-4]</code> of <code>SLICE[01]</code> to low 4 bits of the write address</li>
<li>connect <code>F[1-4]</code> and <code>G[1-4]</code> of <code>SLICE[23]</code> to low 4 bits of the read address</li>
<li>connect <code>SLICE[01].BX</code> to bit 4 of write address</li>
<li>connect <code>SLICE[23].BX</code> to bit 4 of read address</li>
<li>set <code>SLICEWE0USED</code></li>
<li>connect <code>BY</code> of both slices to write data</li>
<li>set <code>DIF_MUX</code> to <code>ALT</code></li>
<li>set <code>DIG_MUX</code> to <code>BY</code></li>
<li>use <code>F5</code> outputs as read data</li>
</ul>
<h4 id="single-port-64x-ram"><a class="header" href="#single-port-64x-ram">Single-port 64×X RAM</a></h4>
<ul>
<li>pick a pair of slices
<ul>
<li><code>SLICE0+SLICE1</code> can always be used</li>
<li><code>SLICE2+SLICE3</code> can also be used if <code>SLICE0+SLICE1</code> is used with the same address</li>
</ul>
</li>
<li>connect <code>CLK</code> to write clock</li>
<li>connect <code>SR</code> to write enable</li>
<li><code>SLICE[13].G</code> corresponds to addresses <code>0x0X</code></li>
<li><code>SLICE[13].F</code> corresponds to addresses <code>0x1X</code></li>
<li><code>SLICE[02].G</code> corresponds to addresses <code>0x2X</code></li>
<li><code>SLICE[02].F</code> corresponds to addresses <code>0x3X</code></li>
<li>connect <code>F[1-4]</code> and <code>G[1-4]</code> to low 4 bits of the address</li>
<li>connect <code>BX</code> to bit 4 of the address</li>
<li>set <code>SLICEWE0USED</code></li>
<li>connect <code>SLICE[02].BY</code> to bit 5 of the address</li>
<li>set <code>SLICE0.BYOUTUSED</code></li>
<li>connect <code>SLICE[13].BY</code> to write data</li>
<li>set <code>DIF_MUX</code> to <code>ALT</code></li>
<li>set <code>SLICE[02].DIG_MUX</code> to <code>ALT</code></li>
<li>set <code>SLICE[13].DIG_MUX</code> to <code>BY</code></li>
<li>use <code>SLICE[02].FX</code> as read data</li>
</ul>
<h4 id="dual-port-641-ram"><a class="header" href="#dual-port-641-ram">Dual-port 64×1 RAM</a></h4>
<ul>
<li>use the whole CLB</li>
<li>connect <code>CLK</code> to write clock</li>
<li>connect <code>SR</code> to write enable</li>
<li><code>SLICE[13].G</code> corresponds to addresses <code>0x0X</code></li>
<li><code>SLICE[13].F</code> corresponds to addresses <code>0x1X</code></li>
<li><code>SLICE[02].G</code> corresponds to addresses <code>0x2X</code></li>
<li><code>SLICE[02].F</code> corresponds to addresses <code>0x3X</code></li>
<li>connect <code>SLICE[01].F[1-4]</code> and <code>SLICE[01].G[1-4]</code> to low 4 bits of the write address</li>
<li>connect <code>SLICE[23].F[1-4]</code> and <code>SLICE[23].G[1-4]</code> to low 4 bits of the read address</li>
<li>connect <code>SLICE[01].BX</code> to bit 4 of the write address</li>
<li>connect <code>SLICE[23].BX</code> to bit 4 of the read address</li>
<li>set <code>SLICEWE0USED</code></li>
<li>connect <code>SLICE0.BY</code> to bit 5 of the write address</li>
<li>connect <code>SLICE2.BY</code> to bit 5 of the read address</li>
<li>set <code>SLICE0.BYOUTUSED</code></li>
<li>connect <code>SLICE[13].BY</code> to write data</li>
<li>set <code>DIF_MUX</code> to <code>ALT</code></li>
<li>set <code>SLICE[02].DIG_MUX</code> to <code>ALT</code></li>
<li>set <code>SLICE[13].DIG_MUX</code> to <code>BY</code></li>
<li>use <code>SLICE[02].FX</code> as read data</li>
</ul>
<h4 id="single-port-1281-ram"><a class="header" href="#single-port-1281-ram">Single-port 128×1 RAM</a></h4>
<ul>
<li>use the whole CLB</li>
<li>connect <code>CLK</code> to write clock</li>
<li>connect <code>SR</code> to write enable</li>
<li><code>SLICE3.G</code> corresponds to addresses <code>0x0X</code></li>
<li><code>SLICE3.F</code> corresponds to addresses <code>0x1X</code></li>
<li><code>SLICE2.G</code> corresponds to addresses <code>0x2X</code></li>
<li><code>SLICE2.F</code> corresponds to addresses <code>0x3X</code></li>
<li><code>SLICE1.G</code> corresponds to addresses <code>0x4X</code></li>
<li><code>SLICE1.F</code> corresponds to addresses <code>0x5X</code></li>
<li><code>SLICE0.G</code> corresponds to addresses <code>0x6X</code></li>
<li><code>SLICE0.F</code> corresponds to addresses <code>0x7X</code></li>
<li>connect <code>F[1-4]</code> and <code>G[1-4]</code> to low 4 bits of the address</li>
<li>connect <code>BX</code> to bit 4 of the address</li>
<li>set <code>SLICEWE0USED</code></li>
<li>connect <code>SLICE[02].BY</code> to bit 5 of the address</li>
<li>set <code>SLICE0.BYOUTUSED</code></li>
<li>connect <code>SLICE1.BY</code> to bit 6 of the address</li>
<li>set <code>SLICE1.BYOUTUSED</code></li>
<li>connect <code>SLICE3.BY</code> to write data</li>
<li>set <code>DIF_MUX</code> to <code>ALT</code></li>
<li>set <code>SLICE[012].DIG_MUX</code> to <code>ALT</code></li>
<li>set <code>SLICE3.DIG_MUX</code> to <code>BY</code></li>
<li>use <code>SLICE1.FX</code> as read data</li>
</ul>
<h3 id="shift-registers"><a class="header" href="#shift-registers">Shift registers</a></h3>
<p>The <code>F_SHIFT</code> and <code>G_SHIFT</code> attributes, when set, turn <code>F</code> and <code>G</code> (respectively) into shift register mode.</p>
<p>The signals used in shift register mode are:</p>
<ul>
<li><code>CLK</code> is the write clock</li>
<li><code>SR</code> is the write enable</li>
<li><code>DIF</code> and <code>DIG</code> are the data input for the <code>F</code> and <code>G</code> LUTs, respectively</li>
</ul>
<p>The LUTs in shift register mode have shift-out outputs, <code>FMC15</code> and <code>GMC15</code>, which are the next bit to be shifted out. They can be connected to another LUT's data input to assemble larger shift registers.</p>
<p>The <code>DIF_MUX</code> determines the value of <code>DIF</code>:</p>
<ul>
<li><code>BX</code>: use the <code>BX</code> pin</li>
<li><code>ALT</code>: use the <code>GMC15</code> value</li>
</ul>
<p>The <code>DIG_MUX</code> determines the value of <code>DIG</code>:</p>
<ul>
<li><code>BY</code>: use the <code>BY</code> pin</li>
<li><code>ALT</code>: use the <code>SHIFTIN</code> pin</li>
</ul>
<p><code>SHIFTIN</code> is routed as follows:</p>
<ul>
<li><code>SLICE0.SHIFTIN = SLICE1.SHIFTOUT = SLICE1.FMC15</code></li>
<li><code>SLICE1.SHIFTIN = SLICE2.SHIFTOUT = SLICE2.FMC15</code></li>
<li><code>SLICE2.SHIFTIN = SLICE3.SHIFTOUT = SLICE3.FMC15</code></li>
</ul>
<p><code>SLICE3.SHIFTIN</code> is indeterminate.</p>
<p>Note that <code>DI[FG]_MUX</code> attributes are also used in the LUT RAM mode, but with different meaning.</p>
<p>The external write data is written to bit 0 of the LUT. Bit 15 is shifted out.</p>
<p>TODO: do LUT RAM and shift register modes interfere within a <code>SLICE</code>?</p>
<h2 id="wide-multiplexers"><a class="header" href="#wide-multiplexers">Wide multiplexers</a></h2>
<p>Every <code>SLICE</code> has two wide multiplexers: <code>F5</code> and <code>FX</code>, used to combine smaller LUTs into larger LUTs. Their function is hardwired:</p>
<ul>
<li><code>F5 = BX ? F : G</code></li>
<li><code>FX = BY ? FXINA : FXINB</code></li>
</ul>
<p>The <code>F5</code> output goes to the <code>FXMUX</code> multiplexer, and further wide multiplexers. The <code>FX</code> output goes to the <code>GYMUX</code> multiplexer, and further wide multiplexers.</p>
<p>The <code>FXINA</code> and <code>FXINB</code> inputs are routed as follows:</p>
<div class="table-wrapper"><table><thead><tr><th><code>SLICE</code></th><th><code>FXINA</code></th><th><code>FXINB</code></th><th>effective primitive</th></tr></thead><tbody>
<tr><td><code>SLICE0</code></td><td><code>SLICE0.F5</code></td><td><code>SLICE1.F5</code></td><td><code>MUXF6</code></td></tr>
<tr><td><code>SLICE1</code></td><td><code>SLICE0.FX</code></td><td><code>SLICE2.FX</code></td><td><code>MUXF7</code></td></tr>
<tr><td><code>SLICE2</code></td><td><code>SLICE2.F5</code></td><td><code>SLICE3.F5</code></td><td><code>MUXF6</code></td></tr>
<tr><td><code>SLICE3</code></td><td><code>SLICE1.FX</code></td><td><code>SLICE1.FX</code>, from CLB above</td><td><code>MUXF8</code></td></tr>
</tbody></table>
</div>
<p>The <code>FX</code> output isn't connected across the PowerPC hole — a <code>MUXF8</code> cannot be made of two CLBs separated by a PowerPC.</p>
<h2 id="carry-logic"><a class="header" href="#carry-logic">Carry logic</a></h2>
<p>The carry logic implements the <code>MUXCY</code> and <code>XORCY</code> primitives described in Xilinx documentation. There are several bitstream attributes controlling carry logic operation.</p>
<p>The <code>CYINIT</code> mux determines the start of the carry chain in the slice:</p>
<ul>
<li><code>CIN</code>: connected from <code>COUT</code> of the <code>SLICE</code> below</li>
<li><code>BX</code></li>
</ul>
<p>The <code>CYSELF</code> mux determines the "propagate" (or select) input of the lower <code>MUXCY</code>:</p>
<ul>
<li><code>F</code>: propagate is connected to <code>F</code> LUT output</li>
<li><code>1</code>: propagate is connected to const-1 (ie. the <code>MUXCY</code> is effectively skipped from the chain)</li>
</ul>
<p>The <code>CY0F</code> mux determines the "generate" input of the lower <code>MUXCY</code>:</p>
<ul>
<li><code>0</code> (constant)</li>
<li><code>1</code> (constant)</li>
<li><code>F1</code></li>
<li><code>F2</code></li>
<li><code>BX</code></li>
<li><code>PROD</code>: equal to <code>F1 &amp; F2</code>, implementing the <code>MULT_AND</code> primitive</li>
</ul>
<p>The <code>CYSELG</code> mux determines the "propagate" (or select) input of the upper <code>MUXCY</code>:</p>
<ul>
<li><code>G</code>: propagate is connected to <code>G</code> LUT output</li>
<li><code>1</code>: propagate is connected to const-1 (ie. the <code>MUXCY</code> is effectively skipped from the chain)</li>
</ul>
<p>The <code>CY0G</code> mux determines the "generate" input of the upper <code>MUXCY</code>:</p>
<ul>
<li><code>0</code> (constant)</li>
<li><code>1</code> (constant)</li>
<li><code>G1</code></li>
<li><code>G2</code></li>
<li><code>BY</code></li>
<li><code>PROD</code>: equal to <code>G1 &amp; G2</code>, implementing the <code>MULT_AND</code> primitive</li>
</ul>
<p>The hardwired logic implemented is:</p>
<ul>
<li><code>FCY = CYSELF ? CY0F : CIN</code> (lower <code>MUXCY</code>)</li>
<li><code>COUT = GCY = CYSELG ? CY0G : FCY</code> (upper <code>MUXCY</code>)</li>
<li><code>FXOR = F ^ CIN</code> (lower <code>XORCY</code>)</li>
<li><code>GXOR = G ^ FCY</code> (upper <code>XORCY</code>)</li>
</ul>
<p>The dedicated <code>CIN</code> input is routed from:</p>
<ul>
<li><code>SLICE0.CIN</code>: from <code>SLICE1.COUT</code> of CLB below</li>
<li><code>SLICE1.CIN</code>: from <code>SLICE0.COUT</code></li>
<li><code>SLICE2.CIN</code>: from <code>SLICE3.COUT</code> of CLB below</li>
<li><code>SLICE3.CIN</code>: from <code>SLICE2.COUT</code></li>
</ul>
<p>The carry chains are not connected over PowerPC holes. The <code>SLICE[02].CIN</code> inputs in the row above bottom IOI and in tiles directly above PowerPC are indeterminate.</p>
<h2 id="sum-of-products"><a class="header" href="#sum-of-products">Sum of products</a></h2>
<p>The carry logic can be used to implement fast wide AND gates (ie. products). Each <code>SLICE</code> also contains a dedicated <code>ORCY</code> primitive that allows combining multiple carry chains into a sum-of-products function.</p>
<p>The <code>SOPEXTSEL</code> mux determines the starting point of the <code>ORCY</code> chain:</p>
<ul>
<li><code>0</code>: const 0 (this is the first <code>SLICE</code> in the chain)</li>
<li><code>SOPIN</code> (this is not the first <code>SLICE</code>)</li>
</ul>
<p>The dedicated <code>ORCY</code> primitive implements simple hardwired logic:</p>
<ul>
<li><code>SOPOUT = SOPEXTSEL | COUT</code></li>
</ul>
<p>The <code>SOPIN</code> pin is routed as follows:</p>
<ul>
<li><code>SLICE0.SOPIN</code>: <code>SLICE2.SOPOUT</code> of the CLB to the left</li>
<li><code>SLICE1.SOPIN</code>: <code>SLICE3.SOPOUT</code> of the CLB to the left</li>
<li><code>SLICE2.SOPIN</code>: <code>SLICE0.SOPOUT</code></li>
<li><code>SLICE3.SOPIN</code>: <code>SLICE1.SOPOUT</code></li>
</ul>
<p>The <code>SOPOUT</code> chain is connected across BRAM columns, but is not connected over PowerPC holes.</p>
<h2 id="output-multiplexers"><a class="header" href="#output-multiplexers">Output multiplexers</a></h2>
<p>The <code>FXMUX</code> multiplexer controls the <code>X</code> output. It has three inputs:</p>
<ul>
<li><code>F</code> (the LUT output)</li>
<li><code>F5</code></li>
<li><code>FXOR</code></li>
</ul>
<p>The <code>GYMUX</code> multiplexer controls the <code>Y</code> output. It has four inputs:</p>
<ul>
<li><code>G</code> (the LUT output)</li>
<li><code>FX</code></li>
<li><code>GXOR</code></li>
<li><code>SOPOUT</code></li>
</ul>
<p>The <code>XBMUX</code> multiplexer controls the <code>XB</code> output. It has two inputs:</p>
<ul>
<li><code>FCY</code></li>
<li><code>FMC15</code>: shift register output of <code>F</code></li>
</ul>
<p>The <code>YBMUX</code> multiplexer controls the <code>YB</code> output. It has two inputs:</p>
<ul>
<li><code>GCY</code> (equal to <code>COUT</code>)</li>
<li><code>GMC15</code>: shift register output of <code>G</code></li>
</ul>
<p>The <code>DXMUX</code> mulitplexer controls the <code>FFX</code> data input. It has two inputs:</p>
<ul>
<li><code>X</code> (the <code>FXMUX</code> output)</li>
<li><code>BX</code></li>
</ul>
<p>The <code>DYMUX</code> mulitplexer controls the <code>FFY</code> data input. It has two inputs:</p>
<ul>
<li><code>Y</code> (the <code>GYMUX</code> output)</li>
<li><code>BY</code></li>
</ul>
<h2 id="registers"><a class="header" href="#registers">Registers</a></h2>
<p>A <code>SLICE</code> contains two registers:</p>
<ul>
<li><code>FFX</code>, with input determined by <code>DXMUX</code> and output connected to <code>XQ</code></li>
<li><code>FFY</code>, with input determined by <code>DYMUX</code> and output connected to <code>YQ</code></li>
</ul>
<p>Both registers share the same control signals:</p>
<ul>
<li><code>CLK</code>: posedge-triggered clock in FF mode or <strong>active-low</strong> gate in latch mode</li>
<li><code>CE</code>: active-high clock or gate enable</li>
<li><code>SR</code>: if <code>FF_SR_EN</code>, the set/reset signal</li>
<li><code>BY</code>: if <code>FF_REV_EN</code>, the alternate set/reset signal</li>
</ul>
<p>The following attributes determine register function:</p>
<ul>
<li><code>FF_LATCH</code>: if set, the registers are latches and <code>CLK</code> behaves as <strong>active-low</strong> gate; otherwise, the registers are flip-flops and <code>CLK</code> is a posedge-triggered clock</li>
<li><code>FF_SYNC</code>: if set, the <code>SR</code> and <code>BY</code> (if enabled) implement synchronous set/reset (with priority over <code>CE</code>); otherwise, they implement asynchronous set/reset; should not be set together with <code>FF_LATCH</code></li>
<li><code>FF[XY]_INIT</code>: determines the initial or captured value of given register
<ul>
<li>when the global <code>GSR</code> signal is pulsed (for example, as part of the configuration process), the register is set to the value of this bit</li>
<li>when the global <code>GCAP</code> signal is pulsed (for example, by the <code>CAPTURE</code> primitive), this bit captures the current state of the register</li>
</ul>
</li>
<li><code>FF[XY]_SRVAL</code>: determines the set/reset value of given register</li>
<li><code>FF_SR_EN</code>: if set, <code>SR</code> is used as the set/reset signal for both registers, setting them to their <code>FF[XY]_SRVAL</code></li>
<li><code>FF_REV_EN</code>: if set, <code>BY</code> behaves as secondary set/reset signal for both registers, setting them to the <strong>opposite</strong> of their <code>FF[XY]_SRVAL</code></li>
</ul>
<h2 id="tristate-buses-and-tbufs"><a class="header" href="#tristate-buses-and-tbufs">Tristate buses and <code>TBUF</code>s</a></h2>
<p>TODO: document this insanity</p>
<h2 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h2>
<p>The data for a CLB is located in the same bitstream tile as the associated <code>INT.CLB</code> tile.</p>
<p>{{tile virtex2 CLB}}</p>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../virtex2/interconnect/tiles-intf.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <i class="fa fa-angle-left"></i>
                            </a>

                            <a rel="next prefetch" href="../virtex2/bram.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <i class="fa fa-angle-right"></i>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../virtex2/interconnect/tiles-intf.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <i class="fa fa-angle-left"></i>
                    </a>

                    <a rel="next prefetch" href="../virtex2/bram.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <i class="fa fa-angle-right"></i>
                    </a>
            </nav>

        </div>




        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard.min.js"></script>
        <script src="../highlight.js"></script>
        <script src="../book.js"></script>

        <!-- Custom JS scripts -->


    </div>
    </body>
</html>
