import chisel3._

/**
 * This project creates 5 stage RISC V Processor as the part of academic work
 *
 *
 */
class RV32I extends Module{
// Main Module for RISC V Processor




}
