transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -sv -work work +incdir+C:/Users/ederv/Documents/TEC/Arqui2/p22/parallel_bilineal_interpolation_fpga/vjtag {C:/Users/ederv/Documents/TEC/Arqui2/p22/parallel_bilineal_interpolation_fpga/vjtag/vjtag_interface.sv}

vlog -sv -work work +incdir+C:/Users/ederv/Documents/TEC/Arqui2/p22/parallel_bilineal_interpolation_fpga/testbench {C:/Users/ederv/Documents/TEC/Arqui2/p22/parallel_bilineal_interpolation_fpga/testbench/tb_vjtag_interface.sv}

vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_vjtag_interface

add wave *
view structure
view signals
run -all
