../../tools/icc2/outputs2icc2/bit_coin.vg
../../tools/icc2/outputs2icc2/bit_slice.vg
../../tools/icc2/outputs2icc2/bit_top.vg
../../verilog_pg/retention_models.v
-v ../../lib/verilog_pg/saed32nm_hvt.v
-v ../../lib/verilog_pg/saed32nm_lvt.v
-v ../../lib/verilog_pg/saed32nm.v
-v ../../lib/verilog_pg/SRAM2RW16x4.v
+libext+.v 
