# compile verilog/system verilog design source files
verilog v_vid_in_axi4s_v4_0_3  "../../../project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v"
verilog v_vid_in_axi4s_v4_0_3  "../../../project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v"
verilog v_vid_in_axi4s_v4_0_3  "../../../project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0.v"
verilog v_vid_in_axi4s_v4_0_3  "../../../project_1.srcs/sources_1/ip/edit_video_in_ip_v1_0.srcs/sources_1/ip/v_vid_in_axi4s_0/sim/v_vid_in_axi4s_0.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_Controller.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_OV7670_RGB565_VGA_Config.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/ip/video_in_ip_0/src/debounce.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_AV_Config.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/ip/video_in_ip_0/sim/video_in_ip_0.v"
verilog xil_defaultlib  "../../../project_1.srcs/sim_1/new/tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
