// Seed: 1542650240
module module_0;
  assign id_1 = 1 == id_1;
  wire id_2;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output tri id_2,
    output wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    output wor id_6,
    output wire id_7,
    output supply1 id_8,
    input wor id_9,
    output tri1 id_10,
    input tri id_11,
    output wand id_12
);
  assign id_12 = id_11;
  module_0();
endmodule
module module_0 (
    input uwire id_0,
    output wand id_1,
    input tri0 id_2,
    input wire id_3,
    input tri id_4,
    input wor id_5,
    output tri1 id_6,
    output supply0 id_7,
    input tri0 id_8,
    output tri0 id_9,
    output wor id_10,
    input wand id_11,
    inout tri0 id_12,
    output wire id_13,
    input wor id_14,
    output wor id_15,
    output supply0 id_16,
    output wor id_17,
    output tri0 id_18,
    input tri0 id_19,
    output wand id_20,
    input tri1 id_21,
    input wand id_22,
    output tri0 id_23,
    input wand id_24,
    output tri id_25,
    output wire module_2,
    output uwire id_27,
    input wor id_28,
    input uwire id_29,
    input tri0 id_30,
    output tri id_31,
    input wor id_32,
    input supply1 id_33,
    input uwire id_34,
    input tri1 id_35,
    input wire id_36,
    output supply1 id_37
);
  wire id_39;
  wor id_40, id_41, id_42 = 1;
  module_0();
endmodule
