<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p270" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_270{left:96px;bottom:1124px;letter-spacing:0.17px;}
#t2_270{left:452px;bottom:1130px;}
#t3_270{left:452px;bottom:1124px;letter-spacing:0.13px;word-spacing:0.01px;}
#t4_270{left:83px;bottom:81px;letter-spacing:-0.13px;}
#t5_270{left:397px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t6_270{left:830px;bottom:81px;letter-spacing:-0.14px;}
#t7_270{left:138px;bottom:1069px;letter-spacing:0.11px;}
#t8_270{left:137px;bottom:1043px;letter-spacing:0.11px;word-spacing:-0.12px;}
#t9_270{left:137px;bottom:1025px;letter-spacing:0.11px;word-spacing:-0.02px;}
#ta_270{left:137px;bottom:991px;letter-spacing:0.08px;word-spacing:-0.03px;}
#tb_270{left:137px;bottom:965px;letter-spacing:0.13px;word-spacing:-0.02px;}
#tc_270{left:526px;bottom:965px;letter-spacing:0.11px;}
#td_270{left:540px;bottom:965px;letter-spacing:0.11px;word-spacing:-0.07px;}
#te_270{left:137px;bottom:939px;letter-spacing:0.12px;word-spacing:-0.02px;}
#tf_270{left:138px;bottom:921px;letter-spacing:0.11px;}
#tg_270{left:138px;bottom:887px;letter-spacing:0.13px;}
#th_270{left:165px;bottom:863px;letter-spacing:-0.18px;}
#ti_270{left:201px;bottom:863px;}
#tj_270{left:222px;bottom:863px;letter-spacing:-0.17px;}
#tk_270{left:193px;bottom:846px;letter-spacing:-0.15px;}
#tl_270{left:258px;bottom:846px;}
#tm_270{left:279px;bottom:846px;letter-spacing:-0.15px;}
#tn_270{left:165px;bottom:830px;letter-spacing:-0.15px;word-spacing:-0.09px;}
#to_270{left:256px;bottom:827px;}
#tp_270{left:284px;bottom:830px;letter-spacing:-0.17px;word-spacing:0.02px;}
#tq_270{left:220px;bottom:813px;letter-spacing:-0.1px;}
#tr_270{left:247px;bottom:813px;}
#ts_270{left:268px;bottom:813px;letter-spacing:-0.15px;}
#tt_270{left:192px;bottom:796px;letter-spacing:-0.18px;}
#tu_270{left:220px;bottom:779px;letter-spacing:-0.1px;}
#tv_270{left:245px;bottom:779px;}
#tw_270{left:265px;bottom:779px;letter-spacing:-0.18px;}
#tx_270{left:298px;bottom:777px;letter-spacing:-0.01px;}
#ty_270{left:379px;bottom:779px;letter-spacing:-0.15px;word-spacing:-0.1px;}
#tz_270{left:220px;bottom:762px;letter-spacing:-0.15px;}
#t10_270{left:286px;bottom:762px;}
#t11_270{left:306px;bottom:762px;letter-spacing:-0.15px;}
#t12_270{left:339px;bottom:760px;}
#t13_270{left:193px;bottom:745px;letter-spacing:-0.17px;}
#t14_270{left:193px;bottom:729px;letter-spacing:-0.16px;}
#t15_270{left:138px;bottom:695px;letter-spacing:0.11px;}
#t16_270{left:138px;bottom:669px;letter-spacing:0.15px;}
#t17_270{left:138px;bottom:635px;letter-spacing:0.12px;word-spacing:0.03px;}
#t18_270{left:138px;bottom:609px;letter-spacing:0.11px;word-spacing:1.84px;}
#t19_270{left:138px;bottom:591px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t1a_270{left:288px;bottom:591px;letter-spacing:0.11px;}
#t1b_270{left:299px;bottom:591px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t1c_270{left:138px;bottom:565px;letter-spacing:0.1px;word-spacing:0.39px;}
#t1d_270{left:201px;bottom:565px;letter-spacing:0.15px;word-spacing:0.03px;}
#t1e_270{left:279px;bottom:565px;letter-spacing:0.12px;word-spacing:0.38px;}
#t1f_270{left:394px;bottom:565px;letter-spacing:0.16px;word-spacing:0.01px;}
#t1g_270{left:522px;bottom:565px;letter-spacing:0.11px;word-spacing:0.42px;}
#t1h_270{left:633px;bottom:565px;letter-spacing:0.15px;}
#t1i_270{left:710px;bottom:565px;letter-spacing:0.11px;word-spacing:0.39px;}
#t1j_270{left:138px;bottom:547px;letter-spacing:0.06px;word-spacing:0.03px;}
#t1k_270{left:259px;bottom:547px;letter-spacing:0.17px;}
#t1l_270{left:277px;bottom:547px;}
#t1m_270{left:138px;bottom:521px;letter-spacing:0.11px;word-spacing:-0.23px;}
#t1n_270{left:138px;bottom:502px;letter-spacing:0.11px;word-spacing:0.62px;}
#t1o_270{left:138px;bottom:484px;letter-spacing:0.11px;word-spacing:-0.15px;}
#t1p_270{left:138px;bottom:466px;letter-spacing:0.11px;word-spacing:0.73px;}
#t1q_270{left:138px;bottom:447px;letter-spacing:0.12px;word-spacing:0.59px;}
#t1r_270{left:138px;bottom:429px;letter-spacing:0.11px;word-spacing:0.34px;}
#t1s_270{left:138px;bottom:411px;letter-spacing:0.11px;word-spacing:1.53px;}
#t1t_270{left:138px;bottom:392px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1u_270{left:138px;bottom:366px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1v_270{left:165px;bottom:335px;letter-spacing:-0.15px;}
#t1w_270{left:173px;bottom:318px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t1x_270{left:173px;bottom:301px;letter-spacing:-0.15px;word-spacing:-0.09px;}
#t1y_270{left:173px;bottom:284px;}
#t1z_270{left:173px;bottom:267px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t20_270{left:173px;bottom:250px;letter-spacing:-0.16px;}
#t21_270{left:173px;bottom:234px;letter-spacing:-0.15px;}
#t22_270{left:193px;bottom:217px;letter-spacing:-0.18px;}
#t23_270{left:248px;bottom:217px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t24_270{left:412px;bottom:217px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t25_270{left:193px;bottom:200px;letter-spacing:-0.15px;}
#t26_270{left:248px;bottom:200px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t27_270{left:412px;bottom:200px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t28_270{left:193px;bottom:183px;letter-spacing:-0.15px;}
#t29_270{left:247px;bottom:183px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2a_270{left:412px;bottom:183px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2b_270{left:193px;bottom:166px;letter-spacing:-0.15px;}
#t2c_270{left:248px;bottom:166px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2d_270{left:412px;bottom:166px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t2e_270{left:193px;bottom:150px;letter-spacing:-0.18px;}
#t2f_270{left:248px;bottom:150px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t2g_270{left:412px;bottom:150px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2h_270{left:193px;bottom:133px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2i_270{left:413px;bottom:133px;letter-spacing:-0.16px;}

.s1_270{font-size:15px;font-family:Arial-Bold_sgd;color:#000;}
.s2_270{font-size:3px;font-family:Arial-Bold_sgd;color:#7F7F7F;}
.s3_270{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s4_270{font-size:15px;font-family:TimesNewRomanPSMT_rx;color:#000;}
.s5_270{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s6_270{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s7_270{font-size:14px;font-family:Courier_rz;color:#000;}
.s8_270{font-size:14px;font-family:Wingdings3_se;color:#000;}
.s9_270{font-size:11px;font-family:Courier_rz;color:#000;}
.sa_270{font-size:15px;font-family:Courier_rz;color:#000;}
.t.v0_270{transform:scaleX(0.126);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts270" type="text/css" >

@font-face {
	font-family: Arial-Bold_sgd;
	src: url("fonts/Arial-Bold_sgd.woff") format("woff");
}

@font-face {
	font-family: Courier_rz;
	src: url("fonts/Courier_rz.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_rx;
	src: url("fonts/TimesNewRomanPSMT_rx.woff") format("woff");
}

@font-face {
	font-family: Wingdings3_se;
	src: url("fonts/Wingdings3_se.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg270Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg270" style="-webkit-user-select: none;"><object width="935" height="1210" data="270/270.svg" type="image/svg+xml" id="pdf270" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_270" class="t s1_270">JALRC.HB </span><span id="t2_270" class="t v0_270 s2_270">I</span><span id="t3_270" class="t s1_270">Jump and Link Register Compact with Hazard Barrier </span>
<span id="t4_270" class="t s3_270">MIPS® Architecture for Programmers Volume II-B: </span><span id="t5_270" class="t s3_270">microMIPS64™ Instruction Set, Revision 6.05 </span><span id="t6_270" class="t s3_270">270 </span>
<span id="t7_270" class="t s4_270">Address Error exception occurs when the jump target is fetched as an instruction. </span>
<span id="t8_270" class="t s4_270">Any instruction, including a branch or jump, may immediately follow a branch or jump; that is, delay slot restrictions </span>
<span id="t9_270" class="t s4_270">do not apply in Release 6. </span>
<span id="ta_270" class="t s5_270">Availability and Compatibility: </span>
<span id="tb_270" class="t s4_270">Release 6 maps JR and JR.HB to JALRC and JALRC.HB with </span><span id="tc_270" class="t s6_270">rt </span><span id="td_270" class="t s4_270">= 0: </span>
<span id="te_270" class="t s4_270">Release 6 assemblers should accept the JR and JR.HB mnemonics, mapping them to the Release 6 instruction encod- </span>
<span id="tf_270" class="t s4_270">ings. </span>
<span id="tg_270" class="t s5_270">Operation: </span>
<span id="th_270" class="t s7_270">temp </span><span id="ti_270" class="t s8_270"> </span><span id="tj_270" class="t s7_270">GPR[rs] </span>
<span id="tk_270" class="t s7_270">GPR[rt] </span><span id="tl_270" class="t s8_270"> </span><span id="tm_270" class="t s7_270">PC + 4 </span>
<span id="tn_270" class="t s7_270">if (Config3 </span>
<span id="to_270" class="t s9_270">ISA </span>
<span id="tp_270" class="t s7_270">= 1) then </span>
<span id="tq_270" class="t s7_270">PC </span><span id="tr_270" class="t s8_270"> </span><span id="ts_270" class="t s7_270">temp </span>
<span id="tt_270" class="t s7_270">else </span>
<span id="tu_270" class="t s7_270">PC </span><span id="tv_270" class="t s8_270"> </span><span id="tw_270" class="t s7_270">temp </span>
<span id="tx_270" class="t s9_270">GPRLEN-1..1 </span>
<span id="ty_270" class="t s7_270">|| 0 </span>
<span id="tz_270" class="t s7_270">ISAMode </span><span id="t10_270" class="t s8_270"> </span><span id="t11_270" class="t s7_270">temp </span>
<span id="t12_270" class="t s9_270">0 </span>
<span id="t13_270" class="t s7_270">endif </span>
<span id="t14_270" class="t s7_270">ClearHazards() </span>
<span id="t15_270" class="t s5_270">Exceptions: </span>
<span id="t16_270" class="t s4_270">None </span>
<span id="t17_270" class="t s5_270">Programming Notes: </span>
<span id="t18_270" class="t s4_270">This branch-and-link instruction can select a register for the return link; other link instructions use GPR 31. The </span>
<span id="t19_270" class="t s4_270">default register for GPR </span><span id="t1a_270" class="t s6_270">rt</span><span id="t1b_270" class="t s4_270">, if omitted in the assembly language instruction, is GPR 31. </span>
<span id="t1c_270" class="t s4_270">Release 6 </span><span id="t1d_270" class="t sa_270">JR.HB rs </span><span id="t1e_270" class="t s4_270">is implemented as </span><span id="t1f_270" class="t sa_270">JALRC.HB r0,rs</span><span id="t1g_270" class="t s4_270">. For example, as </span><span id="t1h_270" class="t sa_270">JALRC.HB </span><span id="t1i_270" class="t s4_270">with the destination set </span>
<span id="t1j_270" class="t s4_270">to the zero register, </span><span id="t1k_270" class="t sa_270">r0</span><span id="t1l_270" class="t s4_270">. </span>
<span id="t1m_270" class="t s4_270">This instruction implements the final step in clearing execution and instruction hazards before execution continues. A </span>
<span id="t1n_270" class="t s4_270">hazard is created when a Coprocessor 0 or TLB write affects execution or the mapping of the instruction stream, or </span>
<span id="t1o_270" class="t s4_270">after a write to the instruction stream. When such a situation exists, software must explicitly indicate to hardware that </span>
<span id="t1p_270" class="t s4_270">the hazard should be cleared. Execution hazards alone can be cleared with the EHB instruction. Instruction hazards </span>
<span id="t1q_270" class="t s4_270">can only be cleared with a JR.HB, JALRC.HB, or ERET instruction. These instructions cause hardware to clear the </span>
<span id="t1r_270" class="t s4_270">hazard before the instruction at the target of the jump is fetched. Note that because these instructions are encoded as </span>
<span id="t1s_270" class="t s4_270">jumps, the process of clearing an instruction hazard can often be included as part of a call (JALR) or return (JR) </span>
<span id="t1t_270" class="t s4_270">sequence, by simply replacing the original instructions with the HB equivalent. </span>
<span id="t1u_270" class="t s4_270">Example: Clearing hazards due to an ASID change </span>
<span id="t1v_270" class="t s7_270">/* </span>
<span id="t1w_270" class="t s7_270">* Code used to modify ASID and call a routine with the new </span>
<span id="t1x_270" class="t s7_270">* mapping established. </span>
<span id="t1y_270" class="t s7_270">* </span>
<span id="t1z_270" class="t s7_270">* a0 = New ASID to establish </span>
<span id="t20_270" class="t s7_270">* a1 = Address of the routine to call </span>
<span id="t21_270" class="t s7_270">*/ </span>
<span id="t22_270" class="t s7_270">mfc0 </span><span id="t23_270" class="t s7_270">v0, C0_EntryHi </span><span id="t24_270" class="t s7_270">/* Read current ASID */ </span>
<span id="t25_270" class="t s7_270">li </span><span id="t26_270" class="t s7_270">v1, ~M_EntryHiASID </span><span id="t27_270" class="t s7_270">/* Get negative mask for field */ </span>
<span id="t28_270" class="t s7_270">and </span><span id="t29_270" class="t s7_270">v0, v0, v1 </span><span id="t2a_270" class="t s7_270">/* Clear out current ASID value */ </span>
<span id="t2b_270" class="t s7_270">or </span><span id="t2c_270" class="t s7_270">v0, v0, a0 </span><span id="t2d_270" class="t s7_270">/* OR in new ASID value */ </span>
<span id="t2e_270" class="t s7_270">mtc0 </span><span id="t2f_270" class="t s7_270">v0, C0_EntryHi </span><span id="t2g_270" class="t s7_270">/* Rewrite EntryHi with new ASID */ </span>
<span id="t2h_270" class="t s7_270">jalrc.hb a1 </span><span id="t2i_270" class="t s7_270">/* Call routine, clearing the hazard */ </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
