


ARM Macro Assembler    Page 1 


    1 00000000         ; Program 2
    2 00000000                 AREA             FinalExam_Pretest_2, CODE, READ
ONLY
    3 00000000                 ENTRY
    4 00000000         
    5 00000000 EB000005        BL               initialize
    6 00000004         
    7 00000004 EB000008        BL               func1
    8 00000008 EB00000D        BL               func2
    9 0000000C EB000014        BL               func3
   10 00000010 EB000024        BL               func4
   11 00000014 EB00003C        BL               func5
   12 00000018         
   13 00000018 EAFFFFFE 
                       stop    B                stop
   14 0000001C         
   15 0000001C         initialize
   16 0000001C E59F0164        LDR              r0, =0xDEADBEEF
   17 00000020 E59F1164        LDR              r1, =0xFACEABCD
   18 00000024 E59FD164        LDR              sp, =0x40000020
   19 00000028 E12FFF1E        BX               lr
   20 0000002C         
   21 0000002C         func1
   22 0000002C         ; r5 = temp
   23 0000002C E82D0003        STMDA            sp!, {r0, r1}
   24 00000030 E3A050FF        MOV              r5, #0xFF
   25 00000034 E1800805        ORR              r0, r0, r5, LSL#16
   26 00000038 E3A03202        LDR              r3, = 0x20000000
   27 0000003C         
   28 0000003C         ; reset temp
   29 0000003C E3A05000        LDR              r5, =0
   30 00000040 E12FFF1E        BX               lr
   31 00000044         
   32 00000044         func2
   33 00000044         ; r5 = temp
   34 00000044         ; r6 = temp
   35 00000044 E3A050FF        MOV              r5, #0xFF
   36 00000048 E3A060FF        MOV              r6, #0xFF
   37 0000004C         
   38 0000004C         ; ROR bit12 - bit19 to bit0
   39 0000004C E0055660        AND              r5, r5, r0, ROR#12
   40 00000050         
   41 00000050         ; store in r3 to r1
   42 00000050 E1C11006        BIC              r1, r1, r6
   43 00000054 E1811005        ORR              r1, r1, r5
   44 00000058         
   45 00000058         ; reset temp
   46 00000058 E3A05000        LDR              r5, =0
   47 0000005C E3A06000        LDR              r6, =0
   48 00000060         
   49 00000060         ; push r0, r1 back
   50 00000060         ; LDMIB sp!, {r0, r1} 
   51 00000060 E12FFF1E        BX               lr
   52 00000064         
   53 00000064         func3
   54 00000064         ; r5 = test number
   55 00000064         ; r6 = count 1
   56 00000064         ; r7 = test each bit
   57 00000064         ; r8 = length



ARM Macro Assembler    Page 2 


   58 00000064 E3A06000        LDR              r6, =0
   59 00000068 E3A07001        LDR              r7, =1
   60 0000006C E3A08020        LDR              r8, =32
   61 00000070 E0205001        EOR              r5, r0, r1
   62 00000074         CountBitsLoop_TST
   63 00000074 E3580000        CMP              r8, #0
   64 00000078 E1150007        TST              r5, r7
   65 0000007C 12866001        ADDNE            r6, #1
   66 00000080 E1A07087        LSL              r7, #1
   67 00000084 E2488001        SUB              r8, #1
   68 00000088 E3580000        CMP              r8, #0
   69 0000008C CAFFFFF8        BGT              CountBitsLoop_TST
   70 00000090         
   71 00000090 E1A03006        MOV              r3, r6
   72 00000094         
   73 00000094         ;initialize
   74 00000094 E3A05000        LDR              r5, =0
   75 00000098 E3A06000        LDR              r6, =0
   76 0000009C E3A07000        LDR              r7, =0
   77 000000A0 E3A08000        LDR              r8, =0
   78 000000A4 E12FFF1E        BX               lr
   79 000000A8         
   80 000000A8         func4
   81 000000A8         ;r5 = test number
   82 000000A8         ;r6 = count 1
   83 000000A8         ;r7 = test each bit
   84 000000A8         ;r8 = length
   85 000000A8         ;r9 = its 1
   86 000000A8         
   87 000000A8         
   88 000000A8 E3A06000        LDR              r6, =0
   89 000000AC E3A07001        LDR              r7, =1
   90 000000B0 E3A08020        LDR              r8, =32
   91 000000B4 E0205001        EOR              r5, r0, r1
   92 000000B8         
   93 000000B8         CountBitsLoop_AND
   94 000000B8 E0059007        AND              r9, r5, r7
   95 000000BC         ;loop
   96 000000BC E3580000        CMP              r8, #0
   97 000000C0 0A00000A        BEQ              ExitLoop
   98 000000C4         
   99 000000C4 E3590000        CMP              r9, #0
  100 000000C8 CA000004        BGT              IsEqual_1
  101 000000CC E3590000        CMP              r9, #0
  102 000000D0 0AFFFFFF        BEQ              IsNotEqual_1
  103 000000D4         
  104 000000D4         
  105 000000D4         IsNotEqual_1
  106 000000D4 E1A07087        LSL              r7, #1
  107 000000D8 E2488001        SUB              r8, #1
  108 000000DC EAFFFFF5        B                CountBitsLoop_AND
  109 000000E0         IsEqual_1
  110 000000E0 E2866001        ADD              r6, #1
  111 000000E4 E1A07087        LSL              r7, #1
  112 000000E8 E2488001        SUB              r8, #1
  113 000000EC EAFFFFF1        B                CountBitsLoop_AND
  114 000000F0         
  115 000000F0         ExitLoop
  116 000000F0 E1A04006        MOV              r4, r6



ARM Macro Assembler    Page 3 


  117 000000F4         ; reset temp
  118 000000F4 E3A05000        LDR              r5, =0
  119 000000F8 E3A06000        LDR              r6, =0
  120 000000FC E3A07000        LDR              r7, =0
  121 00000100 E3A08000        LDR              r8, =0
  122 00000104 E3A09000        LDR              r9, =0
  123 00000108         
  124 00000108 E12FFF1E        BX               lr
  125 0000010C         
  126 0000010C         func5
  127 0000010C         ; r5 = test number
  128 0000010C         ; r6 = count 1
  129 0000010C         ; r7 = test each bit
  130 0000010C         ; r8 = length
  131 0000010C         ; r9 = its 1
  132 0000010C         ; r10 = count bits
  133 0000010C         ; r11 = address to store bits
  134 0000010C         
  135 0000010C         
  136 0000010C E3A06000        LDR              r6, =0
  137 00000110 E3A07001        LDR              r7, =1
  138 00000114 E3A08020        LDR              r8, =32
  139 00000118 E3A0A000        LDR              r10, =0
  140 0000011C E59FB070        LDR              r11, =0x40000050
  141 00000120 E0205001        EOR              r5, r0, r1
  142 00000124         
  143 00000124         CountBitsLoop_AND_bits
  144 00000124 E0059007        AND              r9, r5, r7
  145 00000128         ;loop
  146 00000128 E3580000        CMP              r8, #0
  147 0000012C 0A00000E        BEQ              ExitLoop_bits
  148 00000130         
  149 00000130 E3590000        CMP              r9, #0
  150 00000134 CA000005        BGT              IsEqual_1_bits
  151 00000138 E3590000        CMP              r9, #0
  152 0000013C 0AFFFFFF        BEQ              IsNotEqual_1_bits
  153 00000140         
  154 00000140         
  155 00000140         IsNotEqual_1_bits
  156 00000140 E1A07087        LSL              r7, #1
  157 00000144 E2488001        SUB              r8, #1
  158 00000148         ;--------plus count bits 
  159 00000148 E28AA001        ADD              r10, #1
  160 0000014C EAFFFFF4        B                CountBitsLoop_AND_bits
  161 00000150         IsEqual_1_bits
  162 00000150 E2866001        ADD              r6, #1
  163 00000154 E1A07087        LSL              r7, #1
  164 00000158 E2488001        SUB              r8, #1
  165 0000015C         ;--------store bits & update address
  166 0000015C E5CBA000        STRB             r10, [r11]
  167 00000160 E28BB001        ADD              r11, #1
  168 00000164         ;--------plus count bits 
  169 00000164 E28AA001        ADD              r10, #1
  170 00000168         
  171 00000168         
  172 00000168 EAFFFFED        B                CountBitsLoop_AND_bits
  173 0000016C         
  174 0000016C         ExitLoop_bits
  175 0000016C E1A04006        MOV              r4, r6



ARM Macro Assembler    Page 4 


  176 00000170         ;reset temp
  177 00000170 E3A05000        LDR              r5, =0
  178 00000174 E3A06000        LDR              r6, =0
  179 00000178 E3A07000        LDR              r7, =0
  180 0000017C E3A08000        LDR              r8, =0
  181 00000180 E3A09000        LDR              r9, =0
  182 00000184         
  183 00000184 E12FFF1E        BX               lr
  184 00000188         
  185 00000188                 END
              DEADBEEF 
              FACEABCD 
              40000020 
              40000050 
Command Line: --debug --xref --diag_suppress=9931 --apcs=interwork --depend=.\o
bjects\prog2.d -o.\objects\prog2.o -IC:\Keil_v5\ARM\RV31\INC -IC:\Keil_v5\ARM\C
MSIS\Include -IC:\Keil_v5\ARM\INC\Philips --predefine="__EVAL SETA 1" --predefi
ne="__UVISION_VERSION SETA 528" --list=.\listings\prog2.lst prog2.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

CountBitsLoop_AND 000000B8

Symbol: CountBitsLoop_AND
   Definitions
      At line 93 in file prog2.s
   Uses
      At line 108 in file prog2.s
      At line 113 in file prog2.s

CountBitsLoop_AND_bits 00000124

Symbol: CountBitsLoop_AND_bits
   Definitions
      At line 143 in file prog2.s
   Uses
      At line 160 in file prog2.s
      At line 172 in file prog2.s

CountBitsLoop_TST 00000074

Symbol: CountBitsLoop_TST
   Definitions
      At line 62 in file prog2.s
   Uses
      At line 69 in file prog2.s
Comment: CountBitsLoop_TST used once
ExitLoop 000000F0

Symbol: ExitLoop
   Definitions
      At line 115 in file prog2.s
   Uses
      At line 97 in file prog2.s
Comment: ExitLoop used once
ExitLoop_bits 0000016C

Symbol: ExitLoop_bits
   Definitions
      At line 174 in file prog2.s
   Uses
      At line 147 in file prog2.s
Comment: ExitLoop_bits used once
FinalExam_Pretest_2 00000000

Symbol: FinalExam_Pretest_2
   Definitions
      At line 2 in file prog2.s
   Uses
      None
Comment: FinalExam_Pretest_2 unused
IsEqual_1 000000E0

Symbol: IsEqual_1
   Definitions
      At line 109 in file prog2.s
   Uses
      At line 100 in file prog2.s
Comment: IsEqual_1 used once
IsEqual_1_bits 00000150



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols


Symbol: IsEqual_1_bits
   Definitions
      At line 161 in file prog2.s
   Uses
      At line 150 in file prog2.s
Comment: IsEqual_1_bits used once
IsNotEqual_1 000000D4

Symbol: IsNotEqual_1
   Definitions
      At line 105 in file prog2.s
   Uses
      At line 102 in file prog2.s
Comment: IsNotEqual_1 used once
IsNotEqual_1_bits 00000140

Symbol: IsNotEqual_1_bits
   Definitions
      At line 155 in file prog2.s
   Uses
      At line 152 in file prog2.s
Comment: IsNotEqual_1_bits used once
func1 0000002C

Symbol: func1
   Definitions
      At line 21 in file prog2.s
   Uses
      At line 7 in file prog2.s
Comment: func1 used once
func2 00000044

Symbol: func2
   Definitions
      At line 32 in file prog2.s
   Uses
      At line 8 in file prog2.s
Comment: func2 used once
func3 00000064

Symbol: func3
   Definitions
      At line 53 in file prog2.s
   Uses
      At line 9 in file prog2.s
Comment: func3 used once
func4 000000A8

Symbol: func4
   Definitions
      At line 80 in file prog2.s
   Uses
      At line 10 in file prog2.s
Comment: func4 used once
func5 0000010C

Symbol: func5
   Definitions



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Relocatable symbols

      At line 126 in file prog2.s
   Uses
      At line 11 in file prog2.s
Comment: func5 used once
initialize 0000001C

Symbol: initialize
   Definitions
      At line 15 in file prog2.s
   Uses
      At line 5 in file prog2.s
Comment: initialize used once
stop 00000018

Symbol: stop
   Definitions
      At line 13 in file prog2.s
   Uses
      At line 13 in file prog2.s
Comment: stop used once
17 symbols
351 symbols in table
