# AES-ENCRYPTION-AND-DECRYPTION
The project is split into Five separate modules that make up the AES. Each module has been written in a Verilog file (.v) and has been instantiated in the 'main' module. The input data and key (each 128-bit long) need to be given through a test bench.
