// Seed: 3733437706
module module_0 #(
    parameter id_6 = 32'd88
) (
    id_1,
    id_2,
    id_3
);
  input logic [7:0] id_3;
  inout wire id_2;
  inout tri1 id_1;
  wire id_4;
  assign id_1 = 1;
  parameter id_5 = -1;
  wire  _id_6;
  logic id_7 = id_5;
  specify
    (negedge id_8 => (id_9 -: id_4)) = (id_3[id_6], id_4);
  endspecify
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    input wor id_3,
    output wor id_4,
    input tri1 id_5,
    input tri1 id_6,
    output supply1 id_7,
    output wor id_8,
    output wor id_9,
    input supply0 id_10,
    output tri id_11,
    input tri0 id_12,
    output tri0 id_13,
    input tri0 id_14,
    input wire id_15
    , id_33,
    input supply1 id_16
    , id_34,
    input wire id_17,
    input wire id_18,
    output tri1 id_19,
    input wire id_20,
    input uwire id_21,
    input tri0 id_22,
    output supply1 id_23,
    input wor id_24,
    input wor id_25,
    output tri0 id_26,
    input tri1 id_27,
    input tri id_28,
    output wor id_29,
    output tri1 id_30,
    input tri0 id_31
);
  logic [1 'b0 : -1] id_35;
  ;
  wire [1 'd0 : 1  +  -1] id_36, id_37;
  module_0 modCall_1 (
      id_36,
      id_35,
      id_33
  );
  assign id_34[1] = 1;
endmodule
