// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sph_dec (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        V_Gen_a_0_read,
        V_Gen_a_1_read,
        V_Gen_a_2_read,
        V_Gen_a_3_read,
        V_Gen_a_4_read,
        V_Gen_a_5_read,
        V_Gen_a_6_read,
        V_Gen_a_7_read,
        V_Gen_a_8_read,
        V_Gen_a_9_read,
        V_Gen_a_10_read,
        V_Gen_a_11_read,
        V_Gen_a_12_read,
        V_Gen_a_13_read,
        V_Gen_a_14_read,
        V_Gen_a_15_read,
        V_Gen_a_16_read,
        V_Gen_a_17_read,
        V_Gen_a_18_read,
        V_Gen_a_19_read,
        V_Gen_a_20_read,
        V_Gen_a_21_read,
        V_Gen_a_22_read,
        V_Gen_a_23_read,
        V_Gen_a_24_read,
        V_Gen_a_25_read,
        V_Gen_a_26_read,
        V_Gen_a_27_read,
        V_Gen_a_28_read,
        V_Gen_a_29_read,
        V_Gen_a_30_read,
        V_Gen_a_31_read,
        V_Gen_a_32_read,
        V_Gen_a_33_read,
        V_Gen_a_34_read,
        V_Gen_a_35_read,
        V_Gen_a_36_read,
        V_Gen_a_37_read,
        V_Gen_a_38_read,
        V_Gen_a_39_read,
        V_Gen_a_40_read,
        V_Gen_a_41_read,
        V_Gen_a_42_read,
        V_Gen_a_43_read,
        V_Gen_a_44_read,
        V_Gen_a_45_read,
        V_Gen_a_46_read,
        V_Gen_a_47_read,
        V_Gen_a_48_read,
        V_Gen_a_49_read,
        V_Gen_a_50_read,
        V_Gen_a_51_read,
        V_Gen_a_52_read,
        V_Gen_a_53_read,
        V_Gen_a_54_read,
        V_Gen_a_55_read,
        V_Gen_a_56_read,
        V_Gen_a_57_read,
        V_Gen_a_58_read,
        V_Gen_a_59_read,
        V_Gen_a_60_read,
        V_Gen_a_61_read,
        V_Gen_a_62_read,
        V_Gen_a_63_read,
        V_Gen_a_64_read,
        V_Gen_a_65_read,
        V_Gen_a_66_read,
        V_Gen_a_67_read,
        V_Gen_a_68_read,
        V_Gen_a_69_read,
        V_Gen_a_70_read,
        V_Gen_a_71_read,
        V_Gen_a_72_read,
        V_Gen_a_73_read,
        V_Gen_a_74_read,
        V_Gen_a_75_read,
        V_Gen_a_76_read,
        V_Gen_a_77_read,
        V_Gen_a_78_read,
        V_Gen_a_79_read,
        V_Gen_a_80_read,
        V_Gen_a_81_read,
        V_Gen_a_82_read,
        V_Gen_a_83_read,
        V_Gen_a_84_read,
        V_Gen_a_85_read,
        V_Gen_a_86_read,
        V_Gen_a_87_read,
        V_Gen_a_88_read,
        V_Gen_a_89_read,
        V_Gen_a_90_read,
        V_Gen_a_91_read,
        V_Gen_a_92_read,
        V_Gen_a_93_read,
        V_Gen_a_94_read,
        V_Gen_a_95_read,
        V_Gen_a_96_read,
        V_Gen_a_97_read,
        V_Gen_a_98_read,
        V_Gen_a_99_read,
        V_Gen_a_100_read,
        V_Gen_a_101_read,
        V_Gen_a_102_read,
        V_Gen_a_103_read,
        V_Gen_a_104_read,
        V_Gen_a_105_read,
        V_Gen_a_106_read,
        V_Gen_a_107_read,
        V_Gen_a_108_read,
        V_Gen_a_109_read,
        V_Gen_a_110_read,
        V_Gen_a_111_read,
        V_Gen_a_112_read,
        V_Gen_a_113_read,
        V_Gen_a_114_read,
        V_Gen_a_115_read,
        V_Gen_a_116_read,
        V_Gen_a_117_read,
        V_Gen_a_118_read,
        V_Gen_a_119_read,
        V_Gen_a_120_read,
        V_Gen_a_121_read,
        V_Gen_a_122_read,
        V_Gen_a_123_read,
        V_Gen_a_124_read,
        V_Gen_a_125_read,
        V_Gen_a_126_read,
        V_Gen_a_127_read,
        V_Gen_a_128_read,
        V_Gen_a_129_read,
        V_Gen_a_130_read,
        V_Gen_a_131_read,
        V_Gen_a_132_read,
        V_Gen_a_133_read,
        V_Gen_a_134_read,
        V_Gen_a_135_read,
        V_Gen_a_136_read,
        V_Gen_a_137_read,
        V_Gen_a_138_read,
        V_Gen_a_139_read,
        V_Gen_a_140_read,
        V_Gen_a_141_read,
        V_Gen_a_142_read,
        V_Gen_a_143_read,
        roh,
        U_unc_0_read,
        U_unc_1_read,
        U_unc_2_read,
        U_unc_3_read,
        U_unc_4_read,
        U_unc_5_read,
        U_unc_6_read,
        U_unc_7_read,
        U_unc_8_read,
        U_unc_9_read,
        U_unc_10_read,
        U_unc_11_read,
        U_opt_address0,
        U_opt_ce0,
        U_opt_we0,
        U_opt_d0
);

parameter    ap_ST_fsm_state1 = 67'd1;
parameter    ap_ST_fsm_state2 = 67'd2;
parameter    ap_ST_fsm_state3 = 67'd4;
parameter    ap_ST_fsm_state4 = 67'd8;
parameter    ap_ST_fsm_pp0_stage0 = 67'd16;
parameter    ap_ST_fsm_pp0_stage1 = 67'd32;
parameter    ap_ST_fsm_pp0_stage2 = 67'd64;
parameter    ap_ST_fsm_pp0_stage3 = 67'd128;
parameter    ap_ST_fsm_pp0_stage4 = 67'd256;
parameter    ap_ST_fsm_pp0_stage5 = 67'd512;
parameter    ap_ST_fsm_pp0_stage6 = 67'd1024;
parameter    ap_ST_fsm_pp0_stage7 = 67'd2048;
parameter    ap_ST_fsm_pp0_stage8 = 67'd4096;
parameter    ap_ST_fsm_pp0_stage9 = 67'd8192;
parameter    ap_ST_fsm_pp0_stage10 = 67'd16384;
parameter    ap_ST_fsm_pp0_stage11 = 67'd32768;
parameter    ap_ST_fsm_pp0_stage12 = 67'd65536;
parameter    ap_ST_fsm_pp0_stage13 = 67'd131072;
parameter    ap_ST_fsm_pp0_stage14 = 67'd262144;
parameter    ap_ST_fsm_pp0_stage15 = 67'd524288;
parameter    ap_ST_fsm_pp0_stage16 = 67'd1048576;
parameter    ap_ST_fsm_pp0_stage17 = 67'd2097152;
parameter    ap_ST_fsm_pp0_stage18 = 67'd4194304;
parameter    ap_ST_fsm_pp0_stage19 = 67'd8388608;
parameter    ap_ST_fsm_pp0_stage20 = 67'd16777216;
parameter    ap_ST_fsm_pp0_stage21 = 67'd33554432;
parameter    ap_ST_fsm_pp0_stage22 = 67'd67108864;
parameter    ap_ST_fsm_pp0_stage23 = 67'd134217728;
parameter    ap_ST_fsm_pp0_stage24 = 67'd268435456;
parameter    ap_ST_fsm_pp0_stage25 = 67'd536870912;
parameter    ap_ST_fsm_pp0_stage26 = 67'd1073741824;
parameter    ap_ST_fsm_pp0_stage27 = 67'd2147483648;
parameter    ap_ST_fsm_pp0_stage28 = 67'd4294967296;
parameter    ap_ST_fsm_pp0_stage29 = 67'd8589934592;
parameter    ap_ST_fsm_pp0_stage30 = 67'd17179869184;
parameter    ap_ST_fsm_pp0_stage31 = 67'd34359738368;
parameter    ap_ST_fsm_pp0_stage32 = 67'd68719476736;
parameter    ap_ST_fsm_pp0_stage33 = 67'd137438953472;
parameter    ap_ST_fsm_pp0_stage34 = 67'd274877906944;
parameter    ap_ST_fsm_pp0_stage35 = 67'd549755813888;
parameter    ap_ST_fsm_pp0_stage36 = 67'd1099511627776;
parameter    ap_ST_fsm_pp0_stage37 = 67'd2199023255552;
parameter    ap_ST_fsm_pp0_stage38 = 67'd4398046511104;
parameter    ap_ST_fsm_pp0_stage39 = 67'd8796093022208;
parameter    ap_ST_fsm_pp0_stage40 = 67'd17592186044416;
parameter    ap_ST_fsm_pp0_stage41 = 67'd35184372088832;
parameter    ap_ST_fsm_pp0_stage42 = 67'd70368744177664;
parameter    ap_ST_fsm_pp0_stage43 = 67'd140737488355328;
parameter    ap_ST_fsm_pp0_stage44 = 67'd281474976710656;
parameter    ap_ST_fsm_pp0_stage45 = 67'd562949953421312;
parameter    ap_ST_fsm_pp0_stage46 = 67'd1125899906842624;
parameter    ap_ST_fsm_pp0_stage47 = 67'd2251799813685248;
parameter    ap_ST_fsm_pp0_stage48 = 67'd4503599627370496;
parameter    ap_ST_fsm_pp0_stage49 = 67'd9007199254740992;
parameter    ap_ST_fsm_pp0_stage50 = 67'd18014398509481984;
parameter    ap_ST_fsm_pp0_stage51 = 67'd36028797018963968;
parameter    ap_ST_fsm_pp0_stage52 = 67'd72057594037927936;
parameter    ap_ST_fsm_pp0_stage53 = 67'd144115188075855872;
parameter    ap_ST_fsm_pp0_stage54 = 67'd288230376151711744;
parameter    ap_ST_fsm_pp0_stage55 = 67'd576460752303423488;
parameter    ap_ST_fsm_pp0_stage56 = 67'd1152921504606846976;
parameter    ap_ST_fsm_pp0_stage57 = 67'd2305843009213693952;
parameter    ap_ST_fsm_pp0_stage58 = 67'd4611686018427387904;
parameter    ap_ST_fsm_pp0_stage59 = 67'd9223372036854775808;
parameter    ap_ST_fsm_pp0_stage60 = 67'd18446744073709551616;
parameter    ap_ST_fsm_pp0_stage61 = 67'd36893488147419103232;
parameter    ap_ST_fsm_state79 = 67'd73786976294838206464;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] V_Gen_a_0_read;
input  [31:0] V_Gen_a_1_read;
input  [31:0] V_Gen_a_2_read;
input  [31:0] V_Gen_a_3_read;
input  [31:0] V_Gen_a_4_read;
input  [31:0] V_Gen_a_5_read;
input  [31:0] V_Gen_a_6_read;
input  [31:0] V_Gen_a_7_read;
input  [31:0] V_Gen_a_8_read;
input  [31:0] V_Gen_a_9_read;
input  [31:0] V_Gen_a_10_read;
input  [31:0] V_Gen_a_11_read;
input  [31:0] V_Gen_a_12_read;
input  [31:0] V_Gen_a_13_read;
input  [31:0] V_Gen_a_14_read;
input  [31:0] V_Gen_a_15_read;
input  [31:0] V_Gen_a_16_read;
input  [31:0] V_Gen_a_17_read;
input  [31:0] V_Gen_a_18_read;
input  [31:0] V_Gen_a_19_read;
input  [31:0] V_Gen_a_20_read;
input  [31:0] V_Gen_a_21_read;
input  [31:0] V_Gen_a_22_read;
input  [31:0] V_Gen_a_23_read;
input  [31:0] V_Gen_a_24_read;
input  [31:0] V_Gen_a_25_read;
input  [31:0] V_Gen_a_26_read;
input  [31:0] V_Gen_a_27_read;
input  [31:0] V_Gen_a_28_read;
input  [31:0] V_Gen_a_29_read;
input  [31:0] V_Gen_a_30_read;
input  [31:0] V_Gen_a_31_read;
input  [31:0] V_Gen_a_32_read;
input  [31:0] V_Gen_a_33_read;
input  [31:0] V_Gen_a_34_read;
input  [31:0] V_Gen_a_35_read;
input  [31:0] V_Gen_a_36_read;
input  [31:0] V_Gen_a_37_read;
input  [31:0] V_Gen_a_38_read;
input  [31:0] V_Gen_a_39_read;
input  [31:0] V_Gen_a_40_read;
input  [31:0] V_Gen_a_41_read;
input  [31:0] V_Gen_a_42_read;
input  [31:0] V_Gen_a_43_read;
input  [31:0] V_Gen_a_44_read;
input  [31:0] V_Gen_a_45_read;
input  [31:0] V_Gen_a_46_read;
input  [31:0] V_Gen_a_47_read;
input  [31:0] V_Gen_a_48_read;
input  [31:0] V_Gen_a_49_read;
input  [31:0] V_Gen_a_50_read;
input  [31:0] V_Gen_a_51_read;
input  [31:0] V_Gen_a_52_read;
input  [31:0] V_Gen_a_53_read;
input  [31:0] V_Gen_a_54_read;
input  [31:0] V_Gen_a_55_read;
input  [31:0] V_Gen_a_56_read;
input  [31:0] V_Gen_a_57_read;
input  [31:0] V_Gen_a_58_read;
input  [31:0] V_Gen_a_59_read;
input  [31:0] V_Gen_a_60_read;
input  [31:0] V_Gen_a_61_read;
input  [31:0] V_Gen_a_62_read;
input  [31:0] V_Gen_a_63_read;
input  [31:0] V_Gen_a_64_read;
input  [31:0] V_Gen_a_65_read;
input  [31:0] V_Gen_a_66_read;
input  [31:0] V_Gen_a_67_read;
input  [31:0] V_Gen_a_68_read;
input  [31:0] V_Gen_a_69_read;
input  [31:0] V_Gen_a_70_read;
input  [31:0] V_Gen_a_71_read;
input  [31:0] V_Gen_a_72_read;
input  [31:0] V_Gen_a_73_read;
input  [31:0] V_Gen_a_74_read;
input  [31:0] V_Gen_a_75_read;
input  [31:0] V_Gen_a_76_read;
input  [31:0] V_Gen_a_77_read;
input  [31:0] V_Gen_a_78_read;
input  [31:0] V_Gen_a_79_read;
input  [31:0] V_Gen_a_80_read;
input  [31:0] V_Gen_a_81_read;
input  [31:0] V_Gen_a_82_read;
input  [31:0] V_Gen_a_83_read;
input  [31:0] V_Gen_a_84_read;
input  [31:0] V_Gen_a_85_read;
input  [31:0] V_Gen_a_86_read;
input  [31:0] V_Gen_a_87_read;
input  [31:0] V_Gen_a_88_read;
input  [31:0] V_Gen_a_89_read;
input  [31:0] V_Gen_a_90_read;
input  [31:0] V_Gen_a_91_read;
input  [31:0] V_Gen_a_92_read;
input  [31:0] V_Gen_a_93_read;
input  [31:0] V_Gen_a_94_read;
input  [31:0] V_Gen_a_95_read;
input  [31:0] V_Gen_a_96_read;
input  [31:0] V_Gen_a_97_read;
input  [31:0] V_Gen_a_98_read;
input  [31:0] V_Gen_a_99_read;
input  [31:0] V_Gen_a_100_read;
input  [31:0] V_Gen_a_101_read;
input  [31:0] V_Gen_a_102_read;
input  [31:0] V_Gen_a_103_read;
input  [31:0] V_Gen_a_104_read;
input  [31:0] V_Gen_a_105_read;
input  [31:0] V_Gen_a_106_read;
input  [31:0] V_Gen_a_107_read;
input  [31:0] V_Gen_a_108_read;
input  [31:0] V_Gen_a_109_read;
input  [31:0] V_Gen_a_110_read;
input  [31:0] V_Gen_a_111_read;
input  [31:0] V_Gen_a_112_read;
input  [31:0] V_Gen_a_113_read;
input  [31:0] V_Gen_a_114_read;
input  [31:0] V_Gen_a_115_read;
input  [31:0] V_Gen_a_116_read;
input  [31:0] V_Gen_a_117_read;
input  [31:0] V_Gen_a_118_read;
input  [31:0] V_Gen_a_119_read;
input  [31:0] V_Gen_a_120_read;
input  [31:0] V_Gen_a_121_read;
input  [31:0] V_Gen_a_122_read;
input  [31:0] V_Gen_a_123_read;
input  [31:0] V_Gen_a_124_read;
input  [31:0] V_Gen_a_125_read;
input  [31:0] V_Gen_a_126_read;
input  [31:0] V_Gen_a_127_read;
input  [31:0] V_Gen_a_128_read;
input  [31:0] V_Gen_a_129_read;
input  [31:0] V_Gen_a_130_read;
input  [31:0] V_Gen_a_131_read;
input  [31:0] V_Gen_a_132_read;
input  [31:0] V_Gen_a_133_read;
input  [31:0] V_Gen_a_134_read;
input  [31:0] V_Gen_a_135_read;
input  [31:0] V_Gen_a_136_read;
input  [31:0] V_Gen_a_137_read;
input  [31:0] V_Gen_a_138_read;
input  [31:0] V_Gen_a_139_read;
input  [31:0] V_Gen_a_140_read;
input  [31:0] V_Gen_a_141_read;
input  [31:0] V_Gen_a_142_read;
input  [31:0] V_Gen_a_143_read;
input  [31:0] roh;
input  [31:0] U_unc_0_read;
input  [31:0] U_unc_1_read;
input  [31:0] U_unc_2_read;
input  [31:0] U_unc_3_read;
input  [31:0] U_unc_4_read;
input  [31:0] U_unc_5_read;
input  [31:0] U_unc_6_read;
input  [31:0] U_unc_7_read;
input  [31:0] U_unc_8_read;
input  [31:0] U_unc_9_read;
input  [31:0] U_unc_10_read;
input  [31:0] U_unc_11_read;
output  [3:0] U_opt_address0;
output   U_opt_ce0;
output   U_opt_we0;
output  [31:0] U_opt_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] U_opt_address0;
reg U_opt_ce0;
reg U_opt_we0;

(* fsm_encoding = "none" *) reg   [66:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] switch_point_11_s_reg_1767;
reg   [31:0] switch_point_10_s_reg_1777;
reg   [31:0] switch_point_9_s_reg_1787;
reg   [31:0] switch_point_8_s_reg_1797;
reg   [31:0] switch_point_7_s_reg_1807;
reg   [31:0] switch_point_6_s_reg_1817;
reg   [31:0] switch_point_5_s_reg_1827;
reg   [31:0] switch_point_4_s_reg_1837;
reg   [31:0] switch_point_3_s_reg_1847;
reg   [31:0] switch_point_2_s_reg_1857;
reg   [31:0] switch_point_1_s_reg_1867;
reg   [31:0] switch_point_0_s_reg_1877;
reg   [31:0] level_reg_1887;
reg   [5:0] i1_reg_1899;
reg   [31:0] dist_matmul_3_reg_1910;
wire   [31:0] grp_fu_3069_p2;
wire    ap_CS_fsm_pp0_stage21;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state26_pp0_stage21_iter0;
wire    ap_block_pp0_stage21_11001;
reg   [0:0] exitcond2_reg_9339;
reg   [0:0] icmp1_reg_9408;
reg   [0:0] tmp_48_4_reg_9412;
reg   [0:0] tmp_52_4_reg_9416;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_state30_pp0_stage25_iter0;
wire    ap_block_pp0_stage25_11001;
reg   [0:0] tmp_44_5_reg_9430;
reg   [0:0] tmp_48_5_reg_9434;
reg   [0:0] tmp_52_5_reg_9438;
wire    ap_CS_fsm_pp0_stage29;
wire    ap_block_state34_pp0_stage29_iter0;
wire    ap_block_pp0_stage29_11001;
reg   [0:0] tmp_44_6_reg_9452;
reg   [0:0] tmp_48_6_reg_9456;
reg   [0:0] tmp_52_6_reg_9460;
wire    ap_CS_fsm_pp0_stage33;
wire    ap_block_state38_pp0_stage33_iter0;
wire    ap_block_pp0_stage33_11001;
reg   [0:0] tmp_44_7_reg_9474;
reg   [0:0] tmp_48_7_reg_9478;
reg   [0:0] tmp_52_7_reg_9482;
wire    ap_CS_fsm_pp0_stage37;
wire    ap_block_state42_pp0_stage37_iter0;
wire    ap_block_pp0_stage37_11001;
reg   [0:0] icmp2_reg_9496;
reg   [0:0] tmp_48_8_reg_9500;
reg   [0:0] tmp_52_8_reg_9504;
wire    ap_CS_fsm_pp0_stage41;
wire    ap_block_state46_pp0_stage41_iter0;
wire    ap_block_pp0_stage41_11001;
reg   [0:0] tmp_44_9_reg_9518;
reg   [0:0] tmp_48_9_reg_9522;
reg   [0:0] tmp_52_9_reg_9526;
wire    ap_CS_fsm_pp0_stage45;
wire    ap_block_state50_pp0_stage45_iter0;
wire    ap_block_pp0_stage45_11001;
reg   [0:0] tmp_44_s_reg_9540;
reg   [0:0] tmp_48_s_reg_9544;
reg   [0:0] tmp_52_s_reg_9548;
wire    ap_CS_fsm_pp0_stage49;
wire    ap_block_state54_pp0_stage49_iter0;
wire    ap_block_pp0_stage49_11001;
reg   [0:0] tmp_44_2_reg_9562;
reg   [0:0] tmp_48_10_reg_9566;
reg   [0:0] tmp_52_10_reg_9570;
reg   [31:0] reg_3197;
wire    ap_CS_fsm_pp0_stage53;
wire    ap_block_state58_pp0_stage53_iter0;
wire    ap_block_pp0_stage53_11001;
wire    ap_CS_fsm_pp0_stage59;
wire    ap_block_state64_pp0_stage59_iter0;
wire    ap_block_pp0_stage59_11001;
wire   [3:0] indvarinc_fu_3240_p2;
wire    ap_CS_fsm_state2;
wire   [31:0] dist_array_0_1_fu_3392_p3;
reg   [31:0] dist_array_0_1_reg_8912;
wire   [31:0] dist_array_1_1_fu_3472_p3;
reg   [31:0] dist_array_1_1_reg_8917;
wire   [31:0] dist_array_2_1_fu_3544_p3;
reg   [31:0] dist_array_2_1_reg_8922;
wire   [31:0] dist_array_3_1_fu_3608_p3;
reg   [31:0] dist_array_3_1_reg_8927;
wire   [31:0] dist_array_4_1_fu_3664_p3;
reg   [31:0] dist_array_4_1_reg_8932;
wire   [31:0] dist_array_5_1_fu_3712_p3;
reg   [31:0] dist_array_5_1_reg_8937;
wire   [31:0] dist_array_6_1_fu_3752_p3;
reg   [31:0] dist_array_6_1_reg_8942;
wire   [31:0] dist_array_7_1_fu_3784_p3;
reg   [31:0] dist_array_7_1_reg_8947;
wire   [31:0] dist_array_8_1_fu_3808_p3;
reg   [31:0] dist_array_8_1_reg_8952;
wire   [31:0] dist_array_9_1_fu_3824_p3;
reg   [31:0] dist_array_9_1_reg_8957;
wire   [31:0] dist_array_10_1_fu_3832_p3;
reg   [31:0] dist_array_10_1_reg_8962;
wire   [31:0] dist_array_11_1_fu_3920_p3;
reg   [31:0] dist_array_11_1_reg_8967;
wire    ap_CS_fsm_state3;
wire   [0:0] exitcond3_fu_4030_p2;
wire   [3:0] ll_1_fu_4036_p2;
reg   [3:0] ll_1_reg_9111;
wire   [0:0] exitcond2_fu_4154_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state5_pp0_stage0_iter0;
wire    ap_block_state67_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] exitcond2_reg_9339_pp0_iter1_reg;
wire   [5:0] i_fu_4160_p2;
reg   [5:0] i_reg_9343;
wire   [3:0] tmp_2_fu_4166_p1;
reg   [3:0] tmp_2_reg_9348;
wire   [31:0] U_0_fu_4170_p14;
reg   [31:0] U_0_reg_9353;
wire   [31:0] tmp_307_fu_4264_p14;
reg   [31:0] tmp_307_reg_9358;
wire   [63:0] grp_fu_3096_p1;
wire   [0:0] tmp_89_fu_4300_p3;
reg   [0:0] tmp_89_reg_9368;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state6_pp0_stage1_iter0;
wire    ap_block_state68_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire   [0:0] tmp_39_fu_4308_p2;
reg   [0:0] tmp_39_reg_9372;
wire   [0:0] tmp_40_fu_4314_p2;
wire   [31:0] dist_matmul_2_fu_4476_p1;
wire   [31:0] V_Gen_a_load_0_phi_fu_4619_p3;
reg   [31:0] V_Gen_a_load_0_phi_reg_9385;
wire   [31:0] tmp_133_fu_4636_p146;
reg   [31:0] tmp_133_reg_9390;
wire   [31:0] tmp_134_fu_4792_p146;
reg   [31:0] tmp_134_reg_9396;
wire   [31:0] tmp_135_fu_4948_p146;
reg   [31:0] tmp_135_reg_9402;
wire   [0:0] icmp1_fu_5108_p2;
wire   [0:0] tmp_48_4_fu_5180_p2;
wire   [0:0] tmp_52_4_fu_5186_p2;
wire   [31:0] V_Gen_a_load_1_4_phi_fu_5261_p3;
reg   [31:0] V_Gen_a_load_1_4_phi_reg_9420;
wire   [31:0] V_Gen_a_load_4_phi_fu_5337_p3;
reg   [31:0] V_Gen_a_load_4_phi_reg_9425;
wire   [0:0] tmp_44_5_fu_5344_p2;
wire   [0:0] tmp_48_5_fu_5350_p2;
wire   [0:0] tmp_52_5_fu_5356_p2;
wire   [31:0] V_Gen_a_load_1_5_phi_fu_5431_p3;
reg   [31:0] V_Gen_a_load_1_5_phi_reg_9442;
wire   [31:0] V_Gen_a_load_5_phi_fu_5507_p3;
reg   [31:0] V_Gen_a_load_5_phi_reg_9447;
wire   [0:0] tmp_44_6_fu_5514_p2;
wire   [0:0] tmp_48_6_fu_5520_p2;
wire   [0:0] tmp_52_6_fu_5526_p2;
wire   [31:0] V_Gen_a_load_1_6_phi_fu_5601_p3;
reg   [31:0] V_Gen_a_load_1_6_phi_reg_9464;
wire   [31:0] V_Gen_a_load_6_phi_fu_5677_p3;
reg   [31:0] V_Gen_a_load_6_phi_reg_9469;
wire   [0:0] tmp_44_7_fu_5684_p2;
wire   [0:0] tmp_48_7_fu_5690_p2;
wire   [0:0] tmp_52_7_fu_5696_p2;
wire   [31:0] V_Gen_a_load_1_7_phi_fu_5771_p3;
reg   [31:0] V_Gen_a_load_1_7_phi_reg_9486;
wire   [31:0] V_Gen_a_load_7_phi_fu_5847_p3;
reg   [31:0] V_Gen_a_load_7_phi_reg_9491;
wire   [0:0] icmp2_fu_5864_p2;
wire   [0:0] tmp_48_8_fu_5870_p2;
wire   [0:0] tmp_52_8_fu_5876_p2;
wire   [31:0] V_Gen_a_load_1_8_phi_fu_5951_p3;
reg   [31:0] V_Gen_a_load_1_8_phi_reg_9508;
wire   [31:0] V_Gen_a_load_8_phi_fu_6027_p3;
reg   [31:0] V_Gen_a_load_8_phi_reg_9513;
wire   [0:0] tmp_44_9_fu_6034_p2;
wire   [0:0] tmp_48_9_fu_6040_p2;
wire   [0:0] tmp_52_9_fu_6046_p2;
wire   [31:0] V_Gen_a_load_1_9_phi_fu_6121_p3;
reg   [31:0] V_Gen_a_load_1_9_phi_reg_9530;
wire   [31:0] V_Gen_a_load_9_phi_fu_6197_p3;
reg   [31:0] V_Gen_a_load_9_phi_reg_9535;
wire   [0:0] tmp_44_s_fu_6204_p2;
wire   [0:0] tmp_48_s_fu_6210_p2;
wire   [0:0] tmp_52_s_fu_6216_p2;
wire   [31:0] V_Gen_a_load_1_10_ph_fu_6291_p3;
reg   [31:0] V_Gen_a_load_1_10_ph_reg_9552;
wire   [31:0] V_Gen_a_load_10_phi_fu_6367_p3;
reg   [31:0] V_Gen_a_load_10_phi_reg_9557;
wire   [0:0] tmp_44_2_fu_6374_p2;
wire   [0:0] tmp_48_10_fu_6380_p2;
wire   [0:0] tmp_52_10_fu_6386_p2;
wire   [31:0] V_Gen_a_load_1_11_ph_fu_6461_p3;
reg   [31:0] V_Gen_a_load_1_11_ph_reg_9574;
wire   [31:0] V_Gen_a_load_11_phi_fu_6537_p3;
reg   [31:0] V_Gen_a_load_11_phi_reg_9579;
wire   [63:0] grp_fu_3099_p2;
reg   [63:0] tmp_35_reg_9584;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state9_pp0_stage4_iter0;
wire    ap_block_state71_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state10_pp0_stage5_iter0;
wire    ap_block_state72_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
wire   [0:0] tmp_44_1_fu_6544_p2;
reg   [0:0] tmp_44_1_reg_9595;
wire   [31:0] dist_matmul_3_1_fu_6606_p3;
reg   [31:0] dist_matmul_3_1_reg_9602;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state14_pp0_stage9_iter0;
wire    ap_block_state76_pp0_stage9_iter1;
wire    ap_block_pp0_stage9_11001;
wire   [0:0] icmp_fu_6623_p2;
reg   [0:0] icmp_reg_9610;
wire   [31:0] dist_matmul_3_2_fu_6684_p3;
reg   [31:0] dist_matmul_3_2_reg_9617;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state18_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire   [0:0] tmp_44_3_fu_6690_p2;
reg   [0:0] tmp_44_3_reg_9625;
wire   [31:0] dist_matmul_3_3_fu_6751_p3;
reg   [31:0] dist_matmul_3_3_reg_9632;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state22_pp0_stage17_iter0;
wire    ap_block_pp0_stage17_11001;
wire   [31:0] grp_fu_3088_p2;
reg   [31:0] tmp_31_reg_9639;
wire    ap_CS_fsm_pp0_stage55;
wire    ap_block_state60_pp0_stage55_iter0;
wire    ap_block_pp0_stage55_11001;
wire   [31:0] tmp_308_fu_6793_p14;
wire    ap_CS_fsm_pp0_stage56;
wire    ap_block_state61_pp0_stage56_iter0;
wire    ap_block_pp0_stage56_11001;
wire   [0:0] tmp_317_fu_6900_p2;
reg   [0:0] tmp_317_reg_9649;
wire    ap_CS_fsm_pp0_stage60;
wire    ap_block_state65_pp0_stage60_iter0;
wire    ap_block_pp0_stage60_11001;
wire   [31:0] switch_point_0_5_fu_6906_p2;
wire   [0:0] tmp_38_fu_6916_p2;
reg   [0:0] tmp_38_reg_9664;
wire   [31:0] level_1_fu_6922_p2;
wire   [0:0] icmp3_fu_7010_p2;
reg   [0:0] icmp3_reg_9689;
wire   [31:0] switch_point_11_4_fu_7022_p3;
reg   [31:0] switch_point_11_4_reg_9694;
wire   [0:0] icmp4_fu_7048_p2;
reg   [0:0] icmp4_reg_9699;
wire   [31:0] switch_point_10_6_fu_7060_p3;
reg   [31:0] switch_point_10_6_reg_9704;
wire   [0:0] icmp5_fu_7086_p2;
reg   [0:0] icmp5_reg_9709;
wire   [31:0] switch_point_9_6_fu_7098_p3;
reg   [31:0] switch_point_9_6_reg_9715;
wire   [0:0] icmp6_fu_7124_p2;
reg   [0:0] icmp6_reg_9720;
wire   [31:0] switch_point_8_6_fu_7136_p3;
reg   [31:0] switch_point_8_6_reg_9725;
wire   [31:0] switch_point_7_3_fu_7144_p3;
reg   [31:0] switch_point_7_3_reg_9730;
wire   [0:0] icmp7_fu_7162_p2;
reg   [0:0] icmp7_reg_9735;
wire    ap_CS_fsm_pp0_stage61;
wire    ap_block_state66_pp0_stage61_iter0;
wire    ap_block_pp0_stage61_11001;
wire   [31:0] switch_point_7_6_fu_7174_p3;
reg   [31:0] switch_point_7_6_reg_9748;
wire   [31:0] switch_point_6_6_fu_7209_p3;
reg   [31:0] switch_point_6_6_reg_9753;
wire   [31:0] switch_point_5_6_fu_7247_p3;
reg   [31:0] switch_point_5_6_reg_9758;
wire   [0:0] icmp10_fu_7273_p2;
reg   [0:0] icmp10_reg_9763;
wire   [31:0] switch_point_4_6_fu_7285_p3;
reg   [31:0] switch_point_4_6_reg_9768;
wire   [0:0] icmp11_fu_7311_p2;
reg   [0:0] icmp11_reg_9773;
wire   [31:0] switch_point_3_6_fu_7323_p3;
reg   [31:0] switch_point_3_6_reg_9779;
wire   [0:0] icmp12_fu_7349_p2;
reg   [0:0] icmp12_reg_9784;
wire   [31:0] switch_point_2_6_fu_7355_p3;
reg   [31:0] switch_point_2_6_reg_9790;
wire   [0:0] or_cond2_fu_7371_p2;
reg   [0:0] or_cond2_reg_9795;
wire   [2:0] newSel4_fu_7402_p3;
reg   [2:0] newSel4_reg_9800;
wire   [31:0] newSel5_fu_7410_p3;
reg   [31:0] newSel5_reg_9805;
reg    ap_enable_reg_pp0_iter1;
reg   [31:0] U_11_3_load_1_reg_9815;
reg   [31:0] U_11_4_load_1_reg_9820;
reg   [31:0] U_11_5_load_1_reg_9825;
reg   [31:0] U_11_6_load_1_reg_9830;
reg   [31:0] U_11_7_load_1_reg_9835;
reg   [31:0] U_11_8_load_1_reg_9840;
reg   [31:0] U_11_9_load_1_reg_9845;
reg   [31:0] U_11_10_load_1_reg_9850;
reg   [31:0] U_11_11_load_1_reg_9855;
wire   [31:0] switch_point_1_6_fu_7453_p3;
wire   [31:0] switch_point_0_3_fu_7461_p3;
wire   [31:0] newSel7_fu_7539_p3;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state5;
wire    ap_block_pp0_stage61_subdone;
wire    ap_block_state16_pp0_stage11_iter0;
wire    ap_block_state78_pp0_stage11_iter1;
wire    ap_block_pp0_stage11_subdone;
wire    ap_CS_fsm_pp0_stage11;
reg   [3:0] invdar_reg_1745;
wire   [0:0] tmp_s_fu_3928_p2;
wire   [3:0] ap_phi_mux_ll_phi_fu_1760_p4;
reg   [3:0] ll_reg_1756;
wire    ap_CS_fsm_state4;
reg   [31:0] ap_phi_mux_switch_point_11_s_phi_fu_1770_p4;
wire    ap_block_pp0_stage0;
reg   [31:0] ap_phi_mux_switch_point_10_s_phi_fu_1780_p4;
reg   [31:0] ap_phi_mux_switch_point_9_s_phi_fu_1790_p4;
reg   [31:0] ap_phi_mux_switch_point_8_s_phi_fu_1800_p4;
reg   [31:0] ap_phi_mux_switch_point_7_s_phi_fu_1810_p4;
reg   [31:0] ap_phi_mux_switch_point_6_s_phi_fu_1820_p4;
reg   [31:0] ap_phi_mux_switch_point_5_s_phi_fu_1830_p4;
reg   [31:0] ap_phi_mux_switch_point_4_s_phi_fu_1840_p4;
reg   [31:0] ap_phi_mux_switch_point_3_s_phi_fu_1850_p4;
reg   [31:0] ap_phi_mux_switch_point_2_s_phi_fu_1860_p4;
reg   [31:0] ap_phi_mux_switch_point_1_s_phi_fu_1870_p4;
reg   [31:0] ap_phi_mux_switch_point_0_s_phi_fu_1880_p4;
reg   [31:0] ap_phi_mux_level_phi_fu_1891_p4;
reg   [5:0] ap_phi_mux_i1_phi_fu_1903_p4;
reg   [31:0] ap_phi_reg_pp0_iter0_dist_matmul_3_reg_1910;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state11_pp0_stage6_iter0;
wire    ap_block_state73_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_11001;
reg   [31:0] ap_phi_reg_pp0_iter0_dist_matmul_3_4_reg_1927;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_state27_pp0_stage22_iter0;
wire    ap_block_pp0_stage22_11001;
reg   [31:0] ap_phi_reg_pp0_iter0_dist_matmul_3_5_reg_1941;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_state31_pp0_stage26_iter0;
wire    ap_block_pp0_stage26_11001;
reg   [31:0] ap_phi_reg_pp0_iter0_dist_matmul_3_6_reg_1957;
wire    ap_CS_fsm_pp0_stage30;
wire    ap_block_state35_pp0_stage30_iter0;
wire    ap_block_pp0_stage30_11001;
reg   [31:0] ap_phi_reg_pp0_iter0_dist_matmul_3_7_reg_1973;
wire    ap_CS_fsm_pp0_stage34;
wire    ap_block_state39_pp0_stage34_iter0;
wire    ap_block_pp0_stage34_11001;
reg   [31:0] ap_phi_reg_pp0_iter0_dist_matmul_3_8_reg_1989;
wire    ap_CS_fsm_pp0_stage38;
wire    ap_block_state43_pp0_stage38_iter0;
wire    ap_block_pp0_stage38_11001;
reg   [31:0] ap_phi_reg_pp0_iter0_dist_matmul_3_9_reg_2005;
wire    ap_CS_fsm_pp0_stage42;
wire    ap_block_state47_pp0_stage42_iter0;
wire    ap_block_pp0_stage42_11001;
reg   [31:0] ap_phi_reg_pp0_iter0_dist_matmul_3_s_reg_2021;
wire    ap_CS_fsm_pp0_stage46;
wire    ap_block_state51_pp0_stage46_iter0;
wire    ap_block_pp0_stage46_11001;
reg   [31:0] ap_phi_reg_pp0_iter0_dist_matmul_3_10_reg_2037;
wire    ap_CS_fsm_pp0_stage50;
wire    ap_block_state55_pp0_stage50_iter0;
wire    ap_block_pp0_stage50_11001;
reg   [31:0] ap_phi_mux_switch_point_11_5_phi_fu_2056_p50;
wire   [31:0] ap_phi_reg_pp0_iter0_switch_point_11_5_reg_2053;
wire    ap_block_pp0_stage60;
wire   [31:0] switch_point_11_1_fu_6988_p2;
reg   [31:0] ap_phi_mux_switch_point_10_5_phi_fu_2134_p50;
wire   [31:0] ap_phi_reg_pp0_iter0_switch_point_10_5_reg_2131;
reg   [31:0] ap_phi_mux_switch_point_9_4_phi_fu_2213_p50;
wire   [31:0] ap_phi_reg_pp0_iter0_switch_point_9_4_reg_2210;
reg   [31:0] ap_phi_mux_switch_point_8_4_phi_fu_2292_p50;
wire   [31:0] ap_phi_reg_pp0_iter0_switch_point_8_4_reg_2289;
reg   [31:0] ap_phi_mux_switch_point_7_4_phi_fu_2371_p50;
wire   [31:0] ap_phi_reg_pp0_iter0_switch_point_7_4_reg_2368;
reg   [31:0] ap_phi_reg_pp0_iter0_switch_point_6_4_reg_2447;
reg   [31:0] ap_phi_reg_pp0_iter0_switch_point_5_4_reg_2526;
reg   [31:0] ap_phi_reg_pp0_iter0_switch_point_4_4_reg_2605;
reg   [31:0] ap_phi_reg_pp0_iter0_switch_point_3_4_reg_2684;
reg   [31:0] ap_phi_reg_pp0_iter0_switch_point_2_4_reg_2763;
reg   [31:0] ap_phi_reg_pp0_iter0_level_2_reg_2842;
reg   [31:0] ap_phi_reg_pp0_iter0_switch_point_1_4_reg_2911;
reg   [31:0] ap_phi_reg_pp0_iter1_switch_point_1_4_reg_2911;
reg   [31:0] ap_phi_reg_pp0_iter0_switch_point_0_4_reg_2990;
reg   [31:0] ap_phi_reg_pp0_iter1_switch_point_0_4_reg_2990;
reg   [31:0] dist_array_0_fu_506;
reg   [31:0] dist_array_1_fu_510;
reg   [31:0] dist_array_2_fu_514;
reg   [31:0] dist_array_3_fu_518;
reg   [31:0] dist_array_4_fu_522;
reg   [31:0] dist_array_5_fu_526;
reg   [31:0] dist_array_6_fu_530;
reg   [31:0] dist_array_7_fu_534;
reg   [31:0] dist_array_8_fu_538;
reg   [31:0] dist_array_9_fu_542;
reg   [31:0] dist_array_10_fu_546;
reg   [31:0] dist_array_11_fu_550;
wire   [31:0] switch_point_0_fu_554;
wire   [31:0] switch_point_1_fu_558;
wire   [31:0] switch_point_2_fu_562;
wire   [31:0] switch_point_3_fu_566;
wire   [31:0] switch_point_4_fu_570;
wire   [31:0] switch_point_5_fu_574;
wire   [31:0] switch_point_6_fu_578;
wire   [31:0] switch_point_7_fu_582;
wire   [31:0] switch_point_8_fu_586;
wire   [31:0] switch_point_9_fu_590;
wire   [31:0] switch_point_10_fu_594;
wire   [31:0] switch_point_11_fu_598;
reg   [31:0] p_0_fu_602;
reg   [31:0] dist_array_11_3_fu_606;
wire    ap_block_pp0_stage56;
reg   [31:0] dist_array_11_4_fu_610;
reg   [31:0] dist_array_11_5_fu_614;
reg   [31:0] dist_array_11_6_fu_618;
reg   [31:0] dist_array_11_7_fu_622;
reg   [31:0] dist_array_11_8_fu_626;
reg   [31:0] dist_array_11_9_fu_630;
reg   [31:0] dist_array_11_10_fu_634;
reg   [31:0] dist_array_11_11_fu_638;
reg   [31:0] dist_array_11_12_fu_642;
reg   [31:0] dist_array_11_13_fu_646;
reg   [31:0] dist_array_11_2_fu_650;
reg   [31:0] U_11_fu_654;
wire    ap_block_pp0_stage1;
reg   [31:0] U_11_1_fu_658;
wire    ap_block_pp0_stage9;
wire    ap_block_pp0_stage61;
reg   [31:0] U_11_2_fu_662;
wire    ap_block_pp0_stage13;
reg   [31:0] U_11_3_fu_666;
wire    ap_block_pp0_stage17;
reg   [31:0] U_11_4_fu_670;
reg   [31:0] U_11_5_fu_674;
reg   [31:0] U_11_6_fu_678;
reg   [31:0] U_11_7_fu_682;
reg   [31:0] U_11_8_fu_686;
reg   [31:0] U_11_9_fu_690;
reg   [31:0] U_11_10_fu_694;
reg   [31:0] U_11_11_fu_698;
wire   [31:0] grp_fu_3092_p1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state7_pp0_stage2_iter0;
wire    ap_block_state69_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state8_pp0_stage3_iter0;
wire    ap_block_state70_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage5;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state12_pp0_stage7_iter0;
wire    ap_block_state74_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_11001;
wire    ap_block_pp0_stage7;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state13_pp0_stage8_iter0;
wire    ap_block_state75_pp0_stage8_iter1;
wire    ap_block_pp0_stage8_11001;
wire    ap_block_pp0_stage8;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state15_pp0_stage10_iter0;
wire    ap_block_state77_pp0_stage10_iter1;
wire    ap_block_pp0_stage10_11001;
wire    ap_block_pp0_stage10;
wire    ap_block_pp0_stage11_11001;
wire    ap_block_pp0_stage11;
reg   [31:0] grp_fu_3069_p0;
reg   [31:0] grp_fu_3069_p1;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18;
wire    ap_block_pp0_stage22;
wire    ap_block_pp0_stage26;
wire    ap_block_pp0_stage30;
wire    ap_block_pp0_stage34;
wire    ap_block_pp0_stage38;
wire    ap_block_pp0_stage42;
wire    ap_block_pp0_stage46;
wire    ap_block_pp0_stage50;
reg   [31:0] grp_fu_3075_p0;
reg   [31:0] grp_fu_3075_p1;
wire    ap_CS_fsm_pp0_stage54;
wire    ap_block_pp0_stage54;
reg   [31:0] grp_fu_3092_p0;
reg   [31:0] grp_fu_3096_p0;
wire   [0:0] tmp_3_fu_3246_p2;
wire   [0:0] tmp_5_fu_3260_p2;
wire   [31:0] tmp_4_fu_3252_p3;
wire   [0:0] tmp_7_fu_3274_p2;
wire   [31:0] tmp_6_fu_3266_p3;
wire   [0:0] tmp_9_fu_3288_p2;
wire   [31:0] tmp_8_fu_3280_p3;
wire   [0:0] tmp_11_fu_3302_p2;
wire   [31:0] tmp_10_fu_3294_p3;
wire   [0:0] tmp_13_fu_3316_p2;
wire   [31:0] tmp_12_fu_3308_p3;
wire   [0:0] tmp_15_fu_3330_p2;
wire   [31:0] tmp_14_fu_3322_p3;
wire   [0:0] tmp_17_fu_3344_p2;
wire   [31:0] tmp_16_fu_3336_p3;
wire   [0:0] tmp_19_fu_3358_p2;
wire   [31:0] tmp_18_fu_3350_p3;
wire   [0:0] tmp_21_fu_3372_p2;
wire   [31:0] tmp_20_fu_3364_p3;
wire   [0:0] tmp_23_fu_3386_p2;
wire   [31:0] tmp_22_fu_3378_p3;
wire   [31:0] tmp_24_fu_3400_p3;
wire   [31:0] tmp_25_fu_3408_p3;
wire   [31:0] tmp_26_fu_3416_p3;
wire   [31:0] tmp_27_fu_3424_p3;
wire   [31:0] tmp_28_fu_3432_p3;
wire   [31:0] tmp_29_fu_3440_p3;
wire   [31:0] tmp_30_fu_3448_p3;
wire   [31:0] tmp_32_fu_3456_p3;
wire   [31:0] tmp_36_fu_3464_p3;
wire   [31:0] tmp_37_fu_3480_p3;
wire   [31:0] tmp_42_fu_3488_p3;
wire   [31:0] tmp_43_fu_3496_p3;
wire   [31:0] tmp_44_fu_3504_p3;
wire   [31:0] tmp_45_fu_3512_p3;
wire   [31:0] tmp_46_fu_3520_p3;
wire   [31:0] tmp_47_fu_3528_p3;
wire   [31:0] tmp_48_fu_3536_p3;
wire   [31:0] tmp_49_fu_3552_p3;
wire   [31:0] tmp_50_fu_3560_p3;
wire   [31:0] tmp_51_fu_3568_p3;
wire   [31:0] tmp_52_fu_3576_p3;
wire   [31:0] tmp_53_fu_3584_p3;
wire   [31:0] tmp_54_fu_3592_p3;
wire   [31:0] tmp_55_fu_3600_p3;
wire   [31:0] tmp_56_fu_3616_p3;
wire   [31:0] tmp_57_fu_3624_p3;
wire   [31:0] tmp_58_fu_3632_p3;
wire   [31:0] tmp_59_fu_3640_p3;
wire   [31:0] tmp_60_fu_3648_p3;
wire   [31:0] tmp_61_fu_3656_p3;
wire   [31:0] tmp_62_fu_3672_p3;
wire   [31:0] tmp_63_fu_3680_p3;
wire   [31:0] tmp_64_fu_3688_p3;
wire   [31:0] tmp_65_fu_3696_p3;
wire   [31:0] tmp_66_fu_3704_p3;
wire   [31:0] tmp_67_fu_3720_p3;
wire   [31:0] tmp_68_fu_3728_p3;
wire   [31:0] tmp_69_fu_3736_p3;
wire   [31:0] tmp_70_fu_3744_p3;
wire   [31:0] tmp_71_fu_3760_p3;
wire   [31:0] tmp_72_fu_3768_p3;
wire   [31:0] tmp_73_fu_3776_p3;
wire   [31:0] tmp_74_fu_3792_p3;
wire   [31:0] tmp_75_fu_3800_p3;
wire   [31:0] tmp_76_fu_3816_p3;
wire   [31:0] tmp_77_fu_3840_p3;
wire   [31:0] tmp_78_fu_3848_p3;
wire   [31:0] tmp_79_fu_3856_p3;
wire   [31:0] tmp_80_fu_3864_p3;
wire   [31:0] tmp_81_fu_3872_p3;
wire   [31:0] tmp_82_fu_3880_p3;
wire   [31:0] tmp_83_fu_3888_p3;
wire   [31:0] tmp_84_fu_3896_p3;
wire   [31:0] tmp_85_fu_3904_p3;
wire   [31:0] tmp_86_fu_3912_p3;
wire   [31:0] tmp_87_fu_4282_p2;
wire   [31:0] tmp_88_fu_4288_p2;
wire   [31:0] tmp_1_fu_4294_p2;
wire   [7:0] tmp_310_fu_4320_p1;
wire   [0:0] tmp_112_fu_4324_p2;
wire   [0:0] tmp_114_fu_4336_p2;
wire   [31:0] tmp_113_fu_4330_p3;
wire   [0:0] tmp_116_fu_4349_p2;
wire   [31:0] tmp_115_fu_4342_p3;
wire   [0:0] tmp_118_fu_4362_p2;
wire   [31:0] tmp_117_fu_4355_p3;
wire   [0:0] tmp_120_fu_4375_p2;
wire   [31:0] tmp_119_fu_4368_p3;
wire   [0:0] tmp_122_fu_4388_p2;
wire   [31:0] tmp_121_fu_4381_p3;
wire   [0:0] tmp_124_fu_4401_p2;
wire   [31:0] tmp_123_fu_4394_p3;
wire   [0:0] tmp_126_fu_4414_p2;
wire   [31:0] tmp_125_fu_4407_p3;
wire   [0:0] tmp_128_fu_4427_p2;
wire   [31:0] tmp_127_fu_4420_p3;
wire   [0:0] tmp_130_fu_4440_p2;
wire   [31:0] tmp_129_fu_4433_p3;
wire   [0:0] tmp_132_fu_4453_p2;
wire   [31:0] tmp_131_fu_4446_p3;
wire   [31:0] V_Gen_a_load_1_0_phi_fu_4459_p3;
wire   [31:0] dist_matmul_2_0_to_i_fu_4466_p1;
wire   [31:0] dist_matmul_2_0_neg_fu_4470_p2;
wire   [7:0] tmp_90_fu_4480_p1;
wire   [0:0] tmp_91_fu_4484_p2;
wire   [0:0] tmp_93_fu_4496_p2;
wire   [31:0] tmp_92_fu_4490_p3;
wire   [0:0] tmp_95_fu_4509_p2;
wire   [31:0] tmp_94_fu_4502_p3;
wire   [0:0] tmp_97_fu_4522_p2;
wire   [31:0] tmp_96_fu_4515_p3;
wire   [0:0] tmp_99_fu_4535_p2;
wire   [31:0] tmp_98_fu_4528_p3;
wire   [0:0] tmp_101_fu_4548_p2;
wire   [31:0] tmp_100_fu_4541_p3;
wire   [0:0] tmp_103_fu_4561_p2;
wire   [31:0] tmp_102_fu_4554_p3;
wire   [0:0] tmp_105_fu_4574_p2;
wire   [31:0] tmp_104_fu_4567_p3;
wire   [0:0] tmp_107_fu_4587_p2;
wire   [31:0] tmp_106_fu_4580_p3;
wire   [0:0] tmp_109_fu_4600_p2;
wire   [31:0] tmp_108_fu_4593_p3;
wire   [0:0] tmp_111_fu_4613_p2;
wire   [31:0] tmp_110_fu_4606_p3;
wire   [7:0] tmp_312_fu_4626_p1;
wire   [7:0] tmp_133_fu_4636_p145;
wire   [7:0] tmp_134_fu_4792_p145;
wire   [7:0] tmp_135_fu_4948_p145;
wire   [29:0] tmp_319_fu_5098_p4;
wire   [0:0] tmp_136_fu_5114_p2;
wire   [0:0] tmp_137_fu_5120_p2;
wire   [31:0] tmp_157_fu_5192_p3;
wire   [0:0] tmp_138_fu_5126_p2;
wire   [31:0] tmp_158_fu_5198_p3;
wire   [0:0] tmp_139_fu_5132_p2;
wire   [31:0] tmp_159_fu_5205_p3;
wire   [0:0] tmp_140_fu_5138_p2;
wire   [31:0] tmp_160_fu_5212_p3;
wire   [0:0] tmp_141_fu_5144_p2;
wire   [31:0] tmp_161_fu_5219_p3;
wire   [0:0] tmp_142_fu_5150_p2;
wire   [31:0] tmp_162_fu_5226_p3;
wire   [0:0] tmp_143_fu_5156_p2;
wire   [31:0] tmp_163_fu_5233_p3;
wire   [0:0] tmp_144_fu_5162_p2;
wire   [31:0] tmp_164_fu_5240_p3;
wire   [0:0] tmp_145_fu_5168_p2;
wire   [31:0] tmp_165_fu_5247_p3;
wire   [0:0] tmp_146_fu_5174_p2;
wire   [31:0] tmp_166_fu_5254_p3;
wire   [31:0] tmp_147_fu_5268_p3;
wire   [31:0] tmp_148_fu_5274_p3;
wire   [31:0] tmp_149_fu_5281_p3;
wire   [31:0] tmp_150_fu_5288_p3;
wire   [31:0] tmp_151_fu_5295_p3;
wire   [31:0] tmp_152_fu_5302_p3;
wire   [31:0] tmp_153_fu_5309_p3;
wire   [31:0] tmp_154_fu_5316_p3;
wire   [31:0] tmp_155_fu_5323_p3;
wire   [31:0] tmp_156_fu_5330_p3;
wire   [31:0] tmp_177_fu_5362_p3;
wire   [31:0] tmp_178_fu_5368_p3;
wire   [31:0] tmp_179_fu_5375_p3;
wire   [31:0] tmp_180_fu_5382_p3;
wire   [31:0] tmp_181_fu_5389_p3;
wire   [31:0] tmp_182_fu_5396_p3;
wire   [31:0] tmp_183_fu_5403_p3;
wire   [31:0] tmp_184_fu_5410_p3;
wire   [31:0] tmp_185_fu_5417_p3;
wire   [31:0] tmp_186_fu_5424_p3;
wire   [31:0] tmp_167_fu_5438_p3;
wire   [31:0] tmp_168_fu_5444_p3;
wire   [31:0] tmp_169_fu_5451_p3;
wire   [31:0] tmp_170_fu_5458_p3;
wire   [31:0] tmp_171_fu_5465_p3;
wire   [31:0] tmp_172_fu_5472_p3;
wire   [31:0] tmp_173_fu_5479_p3;
wire   [31:0] tmp_174_fu_5486_p3;
wire   [31:0] tmp_175_fu_5493_p3;
wire   [31:0] tmp_176_fu_5500_p3;
wire   [31:0] tmp_197_fu_5532_p3;
wire   [31:0] tmp_198_fu_5538_p3;
wire   [31:0] tmp_199_fu_5545_p3;
wire   [31:0] tmp_200_fu_5552_p3;
wire   [31:0] tmp_201_fu_5559_p3;
wire   [31:0] tmp_202_fu_5566_p3;
wire   [31:0] tmp_203_fu_5573_p3;
wire   [31:0] tmp_204_fu_5580_p3;
wire   [31:0] tmp_205_fu_5587_p3;
wire   [31:0] tmp_206_fu_5594_p3;
wire   [31:0] tmp_187_fu_5608_p3;
wire   [31:0] tmp_188_fu_5614_p3;
wire   [31:0] tmp_189_fu_5621_p3;
wire   [31:0] tmp_190_fu_5628_p3;
wire   [31:0] tmp_191_fu_5635_p3;
wire   [31:0] tmp_192_fu_5642_p3;
wire   [31:0] tmp_193_fu_5649_p3;
wire   [31:0] tmp_194_fu_5656_p3;
wire   [31:0] tmp_195_fu_5663_p3;
wire   [31:0] tmp_196_fu_5670_p3;
wire   [31:0] tmp_217_fu_5702_p3;
wire   [31:0] tmp_218_fu_5708_p3;
wire   [31:0] tmp_219_fu_5715_p3;
wire   [31:0] tmp_220_fu_5722_p3;
wire   [31:0] tmp_221_fu_5729_p3;
wire   [31:0] tmp_222_fu_5736_p3;
wire   [31:0] tmp_223_fu_5743_p3;
wire   [31:0] tmp_224_fu_5750_p3;
wire   [31:0] tmp_225_fu_5757_p3;
wire   [31:0] tmp_226_fu_5764_p3;
wire   [31:0] tmp_207_fu_5778_p3;
wire   [31:0] tmp_208_fu_5784_p3;
wire   [31:0] tmp_209_fu_5791_p3;
wire   [31:0] tmp_210_fu_5798_p3;
wire   [31:0] tmp_211_fu_5805_p3;
wire   [31:0] tmp_212_fu_5812_p3;
wire   [31:0] tmp_213_fu_5819_p3;
wire   [31:0] tmp_214_fu_5826_p3;
wire   [31:0] tmp_215_fu_5833_p3;
wire   [31:0] tmp_216_fu_5840_p3;
wire   [28:0] tmp_320_fu_5854_p4;
wire   [31:0] tmp_237_fu_5882_p3;
wire   [31:0] tmp_238_fu_5888_p3;
wire   [31:0] tmp_239_fu_5895_p3;
wire   [31:0] tmp_240_fu_5902_p3;
wire   [31:0] tmp_241_fu_5909_p3;
wire   [31:0] tmp_242_fu_5916_p3;
wire   [31:0] tmp_243_fu_5923_p3;
wire   [31:0] tmp_244_fu_5930_p3;
wire   [31:0] tmp_245_fu_5937_p3;
wire   [31:0] tmp_246_fu_5944_p3;
wire   [31:0] tmp_227_fu_5958_p3;
wire   [31:0] tmp_228_fu_5964_p3;
wire   [31:0] tmp_229_fu_5971_p3;
wire   [31:0] tmp_230_fu_5978_p3;
wire   [31:0] tmp_231_fu_5985_p3;
wire   [31:0] tmp_232_fu_5992_p3;
wire   [31:0] tmp_233_fu_5999_p3;
wire   [31:0] tmp_234_fu_6006_p3;
wire   [31:0] tmp_235_fu_6013_p3;
wire   [31:0] tmp_236_fu_6020_p3;
wire   [31:0] tmp_257_fu_6052_p3;
wire   [31:0] tmp_258_fu_6058_p3;
wire   [31:0] tmp_259_fu_6065_p3;
wire   [31:0] tmp_260_fu_6072_p3;
wire   [31:0] tmp_261_fu_6079_p3;
wire   [31:0] tmp_262_fu_6086_p3;
wire   [31:0] tmp_263_fu_6093_p3;
wire   [31:0] tmp_264_fu_6100_p3;
wire   [31:0] tmp_265_fu_6107_p3;
wire   [31:0] tmp_266_fu_6114_p3;
wire   [31:0] tmp_247_fu_6128_p3;
wire   [31:0] tmp_248_fu_6134_p3;
wire   [31:0] tmp_249_fu_6141_p3;
wire   [31:0] tmp_250_fu_6148_p3;
wire   [31:0] tmp_251_fu_6155_p3;
wire   [31:0] tmp_252_fu_6162_p3;
wire   [31:0] tmp_253_fu_6169_p3;
wire   [31:0] tmp_254_fu_6176_p3;
wire   [31:0] tmp_255_fu_6183_p3;
wire   [31:0] tmp_256_fu_6190_p3;
wire   [31:0] tmp_277_fu_6222_p3;
wire   [31:0] tmp_278_fu_6228_p3;
wire   [31:0] tmp_279_fu_6235_p3;
wire   [31:0] tmp_280_fu_6242_p3;
wire   [31:0] tmp_281_fu_6249_p3;
wire   [31:0] tmp_282_fu_6256_p3;
wire   [31:0] tmp_283_fu_6263_p3;
wire   [31:0] tmp_284_fu_6270_p3;
wire   [31:0] tmp_285_fu_6277_p3;
wire   [31:0] tmp_286_fu_6284_p3;
wire   [31:0] tmp_267_fu_6298_p3;
wire   [31:0] tmp_268_fu_6304_p3;
wire   [31:0] tmp_269_fu_6311_p3;
wire   [31:0] tmp_270_fu_6318_p3;
wire   [31:0] tmp_271_fu_6325_p3;
wire   [31:0] tmp_272_fu_6332_p3;
wire   [31:0] tmp_273_fu_6339_p3;
wire   [31:0] tmp_274_fu_6346_p3;
wire   [31:0] tmp_275_fu_6353_p3;
wire   [31:0] tmp_276_fu_6360_p3;
wire   [31:0] tmp_297_fu_6392_p3;
wire   [31:0] tmp_298_fu_6398_p3;
wire   [31:0] tmp_299_fu_6405_p3;
wire   [31:0] tmp_300_fu_6412_p3;
wire   [31:0] tmp_301_fu_6419_p3;
wire   [31:0] tmp_302_fu_6426_p3;
wire   [31:0] tmp_303_fu_6433_p3;
wire   [31:0] tmp_304_fu_6440_p3;
wire   [31:0] tmp_305_fu_6447_p3;
wire   [31:0] tmp_306_fu_6454_p3;
wire   [31:0] tmp_287_fu_6468_p3;
wire   [31:0] tmp_288_fu_6474_p3;
wire   [31:0] tmp_289_fu_6481_p3;
wire   [31:0] tmp_290_fu_6488_p3;
wire   [31:0] tmp_291_fu_6495_p3;
wire   [31:0] tmp_292_fu_6502_p3;
wire   [31:0] tmp_293_fu_6509_p3;
wire   [31:0] tmp_294_fu_6516_p3;
wire   [31:0] tmp_295_fu_6523_p3;
wire   [31:0] tmp_296_fu_6530_p3;
wire   [0:0] tmp_48_1_fu_6550_p2;
wire   [0:0] sel_tmp_fu_6562_p2;
wire   [0:0] sel_tmp1_fu_6567_p2;
wire   [0:0] sel_tmp18_demorgan_fu_6581_p2;
wire   [0:0] tmp_52_1_fu_6556_p2;
wire   [0:0] sel_tmp3_fu_6586_p2;
wire   [0:0] sel_tmp4_fu_6592_p2;
wire   [31:0] grp_fu_3075_p2;
wire   [31:0] sel_tmp2_fu_6573_p3;
wire   [31:0] sel_tmp5_fu_6598_p3;
wire   [30:0] tmp_318_fu_6613_p4;
wire   [0:0] tmp_48_2_fu_6629_p2;
wire   [0:0] sel_tmp6_fu_6641_p2;
wire   [0:0] sel_tmp7_fu_6646_p2;
wire   [0:0] sel_tmp27_demorgan_fu_6659_p2;
wire   [0:0] tmp_52_2_fu_6635_p2;
wire   [0:0] sel_tmp9_fu_6664_p2;
wire   [0:0] sel_tmp10_fu_6670_p2;
wire   [31:0] sel_tmp8_fu_6652_p3;
wire   [31:0] sel_tmp11_fu_6676_p3;
wire   [0:0] tmp_48_3_fu_6696_p2;
wire   [0:0] sel_tmp12_fu_6708_p2;
wire   [0:0] sel_tmp13_fu_6713_p2;
wire   [0:0] sel_tmp36_demorgan_fu_6726_p2;
wire   [0:0] tmp_52_3_fu_6702_p2;
wire   [0:0] sel_tmp15_fu_6731_p2;
wire   [0:0] sel_tmp16_fu_6737_p2;
wire   [31:0] sel_tmp14_fu_6719_p3;
wire   [31:0] sel_tmp17_fu_6743_p3;
wire   [63:0] tmp_33_to_int_fu_6823_p1;
wire   [63:0] tmp_35_to_int_fu_6841_p1;
wire   [10:0] tmp_309_fu_6827_p4;
wire   [51:0] tmp_321_fu_6837_p1;
wire   [0:0] notrhs_fu_6864_p2;
wire   [0:0] notlhs_fu_6858_p2;
wire   [10:0] tmp_311_fu_6844_p4;
wire   [51:0] tmp_322_fu_6854_p1;
wire   [0:0] notrhs1_fu_6882_p2;
wire   [0:0] notlhs1_fu_6876_p2;
wire   [0:0] tmp_313_fu_6870_p2;
wire   [0:0] tmp_314_fu_6888_p2;
wire   [0:0] tmp_315_fu_6894_p2;
wire   [0:0] tmp_316_fu_3105_p2;
wire   [30:0] tmp_323_fu_7000_p4;
wire   [31:0] switch_point_10_2_fu_7016_p2;
wire   [31:0] switch_point_10_3_fu_7030_p3;
wire   [30:0] tmp_324_fu_7038_p4;
wire   [31:0] switch_point_9_2_fu_7054_p2;
wire   [31:0] switch_point_9_3_fu_7068_p3;
wire   [30:0] tmp_325_fu_7076_p4;
wire   [31:0] switch_point_8_2_fu_7092_p2;
wire   [31:0] switch_point_8_3_fu_7106_p3;
wire   [30:0] tmp_326_fu_7114_p4;
wire   [31:0] switch_point_7_2_fu_7130_p2;
wire   [30:0] tmp_327_fu_7152_p4;
wire   [31:0] switch_point_6_2_fu_7168_p2;
wire   [31:0] switch_point_6_3_fu_7180_p3;
wire   [30:0] tmp_328_fu_7187_p4;
wire   [0:0] icmp8_fu_7197_p2;
wire   [31:0] switch_point_5_2_fu_7203_p2;
wire   [31:0] switch_point_5_3_fu_7217_p3;
wire   [30:0] tmp_329_fu_7225_p4;
wire   [0:0] icmp9_fu_7235_p2;
wire   [31:0] switch_point_4_2_fu_7241_p2;
wire   [31:0] switch_point_4_3_fu_7255_p3;
wire   [30:0] tmp_330_fu_7263_p4;
wire   [31:0] switch_point_3_2_fu_7279_p2;
wire   [31:0] switch_point_3_3_fu_7293_p3;
wire   [30:0] tmp_331_fu_7301_p4;
wire   [31:0] switch_point_2_2_fu_7317_p2;
wire   [31:0] switch_point_2_3_fu_7331_p3;
wire   [30:0] tmp_332_fu_7339_p4;
wire   [2:0] newSel1_fu_7363_p3;
wire   [2:0] newSel160_cast_cast_fu_7377_p3;
wire   [0:0] or_cond4_fu_7391_p2;
wire   [31:0] newSel162_cast_cast_fu_7384_p3;
wire   [31:0] newSel2_fu_7395_p3;
wire   [31:0] switch_point_1_2_fu_7418_p2;
wire   [31:0] switch_point_1_3_fu_7424_p3;
wire   [30:0] tmp_333_fu_7431_p4;
wire   [0:0] icmp13_fu_7441_p2;
wire   [31:0] switch_point_0_2_fu_7447_p2;
wire   [0:0] not_tmp_60_s_fu_7469_p2;
wire   [0:0] or_cond_fu_7479_p2;
wire   [1:0] newSel_cast_fu_7475_p1;
wire   [1:0] newSel_fu_7484_p3;
wire   [1:0] newSel3_fu_7499_p3;
wire   [0:0] or_cond1_fu_7491_p2;
wire   [0:0] or_cond3_fu_7495_p2;
wire   [0:0] or_cond5_fu_7511_p2;
wire   [2:0] newSel166_cast_fu_7507_p1;
wire   [2:0] newSel6_fu_7522_p3;
wire   [0:0] or_cond6_fu_7517_p2;
wire   [0:0] or_cond7_fu_7533_p2;
wire   [31:0] newSel172_cast_fu_7529_p1;
reg   [1:0] grp_fu_3069_opcode;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage6_00001;
wire    ap_block_pp0_stage10_00001;
wire    ap_block_state19_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_00001;
wire    ap_block_state23_pp0_stage18_iter0;
wire    ap_block_pp0_stage18_00001;
wire    ap_block_pp0_stage22_00001;
wire    ap_block_pp0_stage26_00001;
wire    ap_block_pp0_stage30_00001;
wire    ap_block_pp0_stage34_00001;
wire    ap_block_pp0_stage38_00001;
wire    ap_block_pp0_stage42_00001;
wire    ap_block_pp0_stage46_00001;
wire    ap_block_pp0_stage56_00001;
wire    ap_block_pp0_stage50_00001;
wire    ap_block_pp0_stage60_00001;
wire    ap_CS_fsm_state79;
reg   [66:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_state17_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_state20_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_state21_pp0_stage16_iter0;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_state24_pp0_stage19_iter0;
wire    ap_block_pp0_stage19_subdone;
wire    ap_block_state25_pp0_stage20_iter0;
wire    ap_block_pp0_stage20_subdone;
wire    ap_block_pp0_stage21_subdone;
wire    ap_block_pp0_stage22_subdone;
wire    ap_block_state28_pp0_stage23_iter0;
wire    ap_block_pp0_stage23_subdone;
wire    ap_block_state29_pp0_stage24_iter0;
wire    ap_block_pp0_stage24_subdone;
wire    ap_block_pp0_stage25_subdone;
wire    ap_block_pp0_stage26_subdone;
wire    ap_block_state32_pp0_stage27_iter0;
wire    ap_block_pp0_stage27_subdone;
wire    ap_block_state33_pp0_stage28_iter0;
wire    ap_block_pp0_stage28_subdone;
wire    ap_block_pp0_stage29_subdone;
wire    ap_block_pp0_stage30_subdone;
wire    ap_block_state36_pp0_stage31_iter0;
wire    ap_block_pp0_stage31_subdone;
wire    ap_block_state37_pp0_stage32_iter0;
wire    ap_block_pp0_stage32_subdone;
wire    ap_block_pp0_stage33_subdone;
wire    ap_block_pp0_stage34_subdone;
wire    ap_block_state40_pp0_stage35_iter0;
wire    ap_block_pp0_stage35_subdone;
wire    ap_block_state41_pp0_stage36_iter0;
wire    ap_block_pp0_stage36_subdone;
wire    ap_block_pp0_stage37_subdone;
wire    ap_block_pp0_stage38_subdone;
wire    ap_block_state44_pp0_stage39_iter0;
wire    ap_block_pp0_stage39_subdone;
wire    ap_block_state45_pp0_stage40_iter0;
wire    ap_block_pp0_stage40_subdone;
wire    ap_block_pp0_stage41_subdone;
wire    ap_block_pp0_stage42_subdone;
wire    ap_block_state48_pp0_stage43_iter0;
wire    ap_block_pp0_stage43_subdone;
wire    ap_block_state49_pp0_stage44_iter0;
wire    ap_block_pp0_stage44_subdone;
wire    ap_block_pp0_stage45_subdone;
wire    ap_block_pp0_stage46_subdone;
wire    ap_block_state52_pp0_stage47_iter0;
wire    ap_block_pp0_stage47_subdone;
wire    ap_block_state53_pp0_stage48_iter0;
wire    ap_block_pp0_stage48_subdone;
wire    ap_block_pp0_stage49_subdone;
wire    ap_block_pp0_stage50_subdone;
wire    ap_block_state56_pp0_stage51_iter0;
wire    ap_block_pp0_stage51_subdone;
wire    ap_block_state57_pp0_stage52_iter0;
wire    ap_block_pp0_stage52_subdone;
wire    ap_block_pp0_stage53_subdone;
wire    ap_block_state59_pp0_stage54_iter0;
wire    ap_block_pp0_stage54_subdone;
wire    ap_block_pp0_stage55_subdone;
wire    ap_block_pp0_stage56_subdone;
wire    ap_block_state62_pp0_stage57_iter0;
wire    ap_block_pp0_stage57_subdone;
wire    ap_block_state63_pp0_stage58_iter0;
wire    ap_block_pp0_stage58_subdone;
wire    ap_block_pp0_stage59_subdone;
wire    ap_block_pp0_stage60_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_5916;
reg    ap_condition_5920;
reg    ap_condition_5924;
reg    ap_condition_5928;
reg    ap_condition_5932;
reg    ap_condition_5936;
reg    ap_condition_5940;
reg    ap_condition_5944;
reg    ap_condition_5948;
reg    ap_condition_5952;
reg    ap_condition_5956;
reg    ap_condition_5960;
reg    ap_condition_5964;
reg    ap_condition_5968;
reg    ap_condition_5972;
reg    ap_condition_5976;

// power-on initialization
initial begin
#0 ap_CS_fsm = 67'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

predictive_controcud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
predictive_controcud_U1329(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3069_p0),
    .din1(grp_fu_3069_p1),
    .opcode(grp_fu_3069_opcode),
    .ce(1'b1),
    .dout(grp_fu_3069_p2)
);

predictive_controibs #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
predictive_controibs_U1330(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3075_p0),
    .din1(grp_fu_3075_p1),
    .ce(1'b1),
    .dout(grp_fu_3075_p2)
);

predictive_controdEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
predictive_controdEe_U1331(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_3197),
    .din1(reg_3197),
    .ce(1'b1),
    .dout(grp_fu_3088_p2)
);

predictive_controkbM #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
predictive_controkbM_U1332(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3092_p0),
    .ce(1'b1),
    .dout(grp_fu_3092_p1)
);

predictive_controfYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
predictive_controfYi_U1333(
    .din0(grp_fu_3096_p0),
    .dout(grp_fu_3096_p1)
);

predictive_controlbW #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
predictive_controlbW_U1334(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3096_p1),
    .din1(64'd4517329193108106637),
    .ce(1'b1),
    .dout(grp_fu_3099_p2)
);

predictive_contromb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
predictive_contromb6_U1335(
    .din0(grp_fu_3096_p1),
    .din1(tmp_35_reg_9584),
    .opcode(5'd5),
    .dout(tmp_316_fu_3105_p2)
);

predictive_controncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
predictive_controncg_U1336(
    .din0(ap_phi_mux_switch_point_0_s_phi_fu_1880_p4),
    .din1(ap_phi_mux_switch_point_1_s_phi_fu_1870_p4),
    .din2(ap_phi_mux_switch_point_2_s_phi_fu_1860_p4),
    .din3(ap_phi_mux_switch_point_3_s_phi_fu_1850_p4),
    .din4(ap_phi_mux_switch_point_4_s_phi_fu_1840_p4),
    .din5(ap_phi_mux_switch_point_5_s_phi_fu_1830_p4),
    .din6(ap_phi_mux_switch_point_6_s_phi_fu_1820_p4),
    .din7(ap_phi_mux_switch_point_7_s_phi_fu_1810_p4),
    .din8(ap_phi_mux_switch_point_8_s_phi_fu_1800_p4),
    .din9(ap_phi_mux_switch_point_9_s_phi_fu_1790_p4),
    .din10(ap_phi_mux_switch_point_10_s_phi_fu_1780_p4),
    .din11(ap_phi_mux_switch_point_11_s_phi_fu_1770_p4),
    .din12(tmp_2_fu_4166_p1),
    .dout(U_0_fu_4170_p14)
);

predictive_controncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
predictive_controncg_U1337(
    .din0(U_unc_0_read),
    .din1(U_unc_1_read),
    .din2(U_unc_2_read),
    .din3(U_unc_3_read),
    .din4(U_unc_4_read),
    .din5(U_unc_5_read),
    .din6(U_unc_6_read),
    .din7(U_unc_7_read),
    .din8(U_unc_8_read),
    .din9(U_unc_9_read),
    .din10(U_unc_10_read),
    .din11(U_unc_11_read),
    .din12(tmp_2_fu_4166_p1),
    .dout(tmp_307_fu_4264_p14)
);

predictive_controocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 32 ),
    .din65_WIDTH( 32 ),
    .din66_WIDTH( 32 ),
    .din67_WIDTH( 32 ),
    .din68_WIDTH( 32 ),
    .din69_WIDTH( 32 ),
    .din70_WIDTH( 32 ),
    .din71_WIDTH( 32 ),
    .din72_WIDTH( 32 ),
    .din73_WIDTH( 32 ),
    .din74_WIDTH( 32 ),
    .din75_WIDTH( 32 ),
    .din76_WIDTH( 32 ),
    .din77_WIDTH( 32 ),
    .din78_WIDTH( 32 ),
    .din79_WIDTH( 32 ),
    .din80_WIDTH( 32 ),
    .din81_WIDTH( 32 ),
    .din82_WIDTH( 32 ),
    .din83_WIDTH( 32 ),
    .din84_WIDTH( 32 ),
    .din85_WIDTH( 32 ),
    .din86_WIDTH( 32 ),
    .din87_WIDTH( 32 ),
    .din88_WIDTH( 32 ),
    .din89_WIDTH( 32 ),
    .din90_WIDTH( 32 ),
    .din91_WIDTH( 32 ),
    .din92_WIDTH( 32 ),
    .din93_WIDTH( 32 ),
    .din94_WIDTH( 32 ),
    .din95_WIDTH( 32 ),
    .din96_WIDTH( 32 ),
    .din97_WIDTH( 32 ),
    .din98_WIDTH( 32 ),
    .din99_WIDTH( 32 ),
    .din100_WIDTH( 32 ),
    .din101_WIDTH( 32 ),
    .din102_WIDTH( 32 ),
    .din103_WIDTH( 32 ),
    .din104_WIDTH( 32 ),
    .din105_WIDTH( 32 ),
    .din106_WIDTH( 32 ),
    .din107_WIDTH( 32 ),
    .din108_WIDTH( 32 ),
    .din109_WIDTH( 32 ),
    .din110_WIDTH( 32 ),
    .din111_WIDTH( 32 ),
    .din112_WIDTH( 32 ),
    .din113_WIDTH( 32 ),
    .din114_WIDTH( 32 ),
    .din115_WIDTH( 32 ),
    .din116_WIDTH( 32 ),
    .din117_WIDTH( 32 ),
    .din118_WIDTH( 32 ),
    .din119_WIDTH( 32 ),
    .din120_WIDTH( 32 ),
    .din121_WIDTH( 32 ),
    .din122_WIDTH( 32 ),
    .din123_WIDTH( 32 ),
    .din124_WIDTH( 32 ),
    .din125_WIDTH( 32 ),
    .din126_WIDTH( 32 ),
    .din127_WIDTH( 32 ),
    .din128_WIDTH( 32 ),
    .din129_WIDTH( 32 ),
    .din130_WIDTH( 32 ),
    .din131_WIDTH( 32 ),
    .din132_WIDTH( 32 ),
    .din133_WIDTH( 32 ),
    .din134_WIDTH( 32 ),
    .din135_WIDTH( 32 ),
    .din136_WIDTH( 32 ),
    .din137_WIDTH( 32 ),
    .din138_WIDTH( 32 ),
    .din139_WIDTH( 32 ),
    .din140_WIDTH( 32 ),
    .din141_WIDTH( 32 ),
    .din142_WIDTH( 32 ),
    .din143_WIDTH( 32 ),
    .din144_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
predictive_controocq_U1338(
    .din0(V_Gen_a_0_read),
    .din1(V_Gen_a_1_read),
    .din2(V_Gen_a_2_read),
    .din3(V_Gen_a_3_read),
    .din4(V_Gen_a_4_read),
    .din5(V_Gen_a_5_read),
    .din6(V_Gen_a_6_read),
    .din7(V_Gen_a_7_read),
    .din8(V_Gen_a_8_read),
    .din9(V_Gen_a_9_read),
    .din10(V_Gen_a_10_read),
    .din11(V_Gen_a_11_read),
    .din12(V_Gen_a_12_read),
    .din13(V_Gen_a_13_read),
    .din14(V_Gen_a_14_read),
    .din15(V_Gen_a_15_read),
    .din16(V_Gen_a_16_read),
    .din17(V_Gen_a_17_read),
    .din18(V_Gen_a_18_read),
    .din19(V_Gen_a_19_read),
    .din20(V_Gen_a_20_read),
    .din21(V_Gen_a_21_read),
    .din22(V_Gen_a_22_read),
    .din23(V_Gen_a_23_read),
    .din24(V_Gen_a_24_read),
    .din25(V_Gen_a_25_read),
    .din26(V_Gen_a_26_read),
    .din27(V_Gen_a_27_read),
    .din28(V_Gen_a_28_read),
    .din29(V_Gen_a_29_read),
    .din30(V_Gen_a_30_read),
    .din31(V_Gen_a_31_read),
    .din32(V_Gen_a_32_read),
    .din33(V_Gen_a_33_read),
    .din34(V_Gen_a_34_read),
    .din35(V_Gen_a_35_read),
    .din36(V_Gen_a_36_read),
    .din37(V_Gen_a_37_read),
    .din38(V_Gen_a_38_read),
    .din39(V_Gen_a_39_read),
    .din40(V_Gen_a_40_read),
    .din41(V_Gen_a_41_read),
    .din42(V_Gen_a_42_read),
    .din43(V_Gen_a_43_read),
    .din44(V_Gen_a_44_read),
    .din45(V_Gen_a_45_read),
    .din46(V_Gen_a_46_read),
    .din47(V_Gen_a_47_read),
    .din48(V_Gen_a_48_read),
    .din49(V_Gen_a_49_read),
    .din50(V_Gen_a_50_read),
    .din51(V_Gen_a_51_read),
    .din52(V_Gen_a_52_read),
    .din53(V_Gen_a_53_read),
    .din54(V_Gen_a_54_read),
    .din55(V_Gen_a_55_read),
    .din56(V_Gen_a_56_read),
    .din57(V_Gen_a_57_read),
    .din58(V_Gen_a_58_read),
    .din59(V_Gen_a_59_read),
    .din60(V_Gen_a_60_read),
    .din61(V_Gen_a_61_read),
    .din62(V_Gen_a_62_read),
    .din63(V_Gen_a_63_read),
    .din64(V_Gen_a_64_read),
    .din65(V_Gen_a_65_read),
    .din66(V_Gen_a_66_read),
    .din67(V_Gen_a_67_read),
    .din68(V_Gen_a_68_read),
    .din69(V_Gen_a_69_read),
    .din70(V_Gen_a_70_read),
    .din71(V_Gen_a_71_read),
    .din72(V_Gen_a_72_read),
    .din73(V_Gen_a_73_read),
    .din74(V_Gen_a_74_read),
    .din75(V_Gen_a_75_read),
    .din76(V_Gen_a_76_read),
    .din77(V_Gen_a_77_read),
    .din78(V_Gen_a_78_read),
    .din79(V_Gen_a_79_read),
    .din80(V_Gen_a_80_read),
    .din81(V_Gen_a_81_read),
    .din82(V_Gen_a_82_read),
    .din83(V_Gen_a_83_read),
    .din84(V_Gen_a_84_read),
    .din85(V_Gen_a_85_read),
    .din86(V_Gen_a_86_read),
    .din87(V_Gen_a_87_read),
    .din88(V_Gen_a_88_read),
    .din89(V_Gen_a_89_read),
    .din90(V_Gen_a_90_read),
    .din91(V_Gen_a_91_read),
    .din92(V_Gen_a_92_read),
    .din93(V_Gen_a_93_read),
    .din94(V_Gen_a_94_read),
    .din95(V_Gen_a_95_read),
    .din96(V_Gen_a_96_read),
    .din97(V_Gen_a_97_read),
    .din98(V_Gen_a_98_read),
    .din99(V_Gen_a_99_read),
    .din100(V_Gen_a_100_read),
    .din101(V_Gen_a_101_read),
    .din102(V_Gen_a_102_read),
    .din103(V_Gen_a_103_read),
    .din104(V_Gen_a_104_read),
    .din105(V_Gen_a_105_read),
    .din106(V_Gen_a_106_read),
    .din107(V_Gen_a_107_read),
    .din108(V_Gen_a_108_read),
    .din109(V_Gen_a_109_read),
    .din110(V_Gen_a_110_read),
    .din111(V_Gen_a_111_read),
    .din112(V_Gen_a_112_read),
    .din113(V_Gen_a_113_read),
    .din114(V_Gen_a_114_read),
    .din115(V_Gen_a_115_read),
    .din116(V_Gen_a_116_read),
    .din117(V_Gen_a_117_read),
    .din118(V_Gen_a_118_read),
    .din119(V_Gen_a_119_read),
    .din120(V_Gen_a_120_read),
    .din121(V_Gen_a_121_read),
    .din122(V_Gen_a_122_read),
    .din123(V_Gen_a_123_read),
    .din124(V_Gen_a_124_read),
    .din125(V_Gen_a_125_read),
    .din126(V_Gen_a_126_read),
    .din127(V_Gen_a_127_read),
    .din128(V_Gen_a_128_read),
    .din129(V_Gen_a_129_read),
    .din130(V_Gen_a_130_read),
    .din131(V_Gen_a_131_read),
    .din132(V_Gen_a_132_read),
    .din133(V_Gen_a_133_read),
    .din134(V_Gen_a_134_read),
    .din135(V_Gen_a_135_read),
    .din136(V_Gen_a_136_read),
    .din137(V_Gen_a_137_read),
    .din138(V_Gen_a_138_read),
    .din139(V_Gen_a_139_read),
    .din140(V_Gen_a_140_read),
    .din141(V_Gen_a_141_read),
    .din142(V_Gen_a_142_read),
    .din143(V_Gen_a_143_read),
    .din144(tmp_133_fu_4636_p145),
    .dout(tmp_133_fu_4636_p146)
);

predictive_controocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 32 ),
    .din65_WIDTH( 32 ),
    .din66_WIDTH( 32 ),
    .din67_WIDTH( 32 ),
    .din68_WIDTH( 32 ),
    .din69_WIDTH( 32 ),
    .din70_WIDTH( 32 ),
    .din71_WIDTH( 32 ),
    .din72_WIDTH( 32 ),
    .din73_WIDTH( 32 ),
    .din74_WIDTH( 32 ),
    .din75_WIDTH( 32 ),
    .din76_WIDTH( 32 ),
    .din77_WIDTH( 32 ),
    .din78_WIDTH( 32 ),
    .din79_WIDTH( 32 ),
    .din80_WIDTH( 32 ),
    .din81_WIDTH( 32 ),
    .din82_WIDTH( 32 ),
    .din83_WIDTH( 32 ),
    .din84_WIDTH( 32 ),
    .din85_WIDTH( 32 ),
    .din86_WIDTH( 32 ),
    .din87_WIDTH( 32 ),
    .din88_WIDTH( 32 ),
    .din89_WIDTH( 32 ),
    .din90_WIDTH( 32 ),
    .din91_WIDTH( 32 ),
    .din92_WIDTH( 32 ),
    .din93_WIDTH( 32 ),
    .din94_WIDTH( 32 ),
    .din95_WIDTH( 32 ),
    .din96_WIDTH( 32 ),
    .din97_WIDTH( 32 ),
    .din98_WIDTH( 32 ),
    .din99_WIDTH( 32 ),
    .din100_WIDTH( 32 ),
    .din101_WIDTH( 32 ),
    .din102_WIDTH( 32 ),
    .din103_WIDTH( 32 ),
    .din104_WIDTH( 32 ),
    .din105_WIDTH( 32 ),
    .din106_WIDTH( 32 ),
    .din107_WIDTH( 32 ),
    .din108_WIDTH( 32 ),
    .din109_WIDTH( 32 ),
    .din110_WIDTH( 32 ),
    .din111_WIDTH( 32 ),
    .din112_WIDTH( 32 ),
    .din113_WIDTH( 32 ),
    .din114_WIDTH( 32 ),
    .din115_WIDTH( 32 ),
    .din116_WIDTH( 32 ),
    .din117_WIDTH( 32 ),
    .din118_WIDTH( 32 ),
    .din119_WIDTH( 32 ),
    .din120_WIDTH( 32 ),
    .din121_WIDTH( 32 ),
    .din122_WIDTH( 32 ),
    .din123_WIDTH( 32 ),
    .din124_WIDTH( 32 ),
    .din125_WIDTH( 32 ),
    .din126_WIDTH( 32 ),
    .din127_WIDTH( 32 ),
    .din128_WIDTH( 32 ),
    .din129_WIDTH( 32 ),
    .din130_WIDTH( 32 ),
    .din131_WIDTH( 32 ),
    .din132_WIDTH( 32 ),
    .din133_WIDTH( 32 ),
    .din134_WIDTH( 32 ),
    .din135_WIDTH( 32 ),
    .din136_WIDTH( 32 ),
    .din137_WIDTH( 32 ),
    .din138_WIDTH( 32 ),
    .din139_WIDTH( 32 ),
    .din140_WIDTH( 32 ),
    .din141_WIDTH( 32 ),
    .din142_WIDTH( 32 ),
    .din143_WIDTH( 32 ),
    .din144_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
predictive_controocq_U1339(
    .din0(V_Gen_a_0_read),
    .din1(V_Gen_a_1_read),
    .din2(V_Gen_a_2_read),
    .din3(V_Gen_a_3_read),
    .din4(V_Gen_a_4_read),
    .din5(V_Gen_a_5_read),
    .din6(V_Gen_a_6_read),
    .din7(V_Gen_a_7_read),
    .din8(V_Gen_a_8_read),
    .din9(V_Gen_a_9_read),
    .din10(V_Gen_a_10_read),
    .din11(V_Gen_a_11_read),
    .din12(V_Gen_a_12_read),
    .din13(V_Gen_a_13_read),
    .din14(V_Gen_a_14_read),
    .din15(V_Gen_a_15_read),
    .din16(V_Gen_a_16_read),
    .din17(V_Gen_a_17_read),
    .din18(V_Gen_a_18_read),
    .din19(V_Gen_a_19_read),
    .din20(V_Gen_a_20_read),
    .din21(V_Gen_a_21_read),
    .din22(V_Gen_a_22_read),
    .din23(V_Gen_a_23_read),
    .din24(V_Gen_a_24_read),
    .din25(V_Gen_a_25_read),
    .din26(V_Gen_a_26_read),
    .din27(V_Gen_a_27_read),
    .din28(V_Gen_a_28_read),
    .din29(V_Gen_a_29_read),
    .din30(V_Gen_a_30_read),
    .din31(V_Gen_a_31_read),
    .din32(V_Gen_a_32_read),
    .din33(V_Gen_a_33_read),
    .din34(V_Gen_a_34_read),
    .din35(V_Gen_a_35_read),
    .din36(V_Gen_a_36_read),
    .din37(V_Gen_a_37_read),
    .din38(V_Gen_a_38_read),
    .din39(V_Gen_a_39_read),
    .din40(V_Gen_a_40_read),
    .din41(V_Gen_a_41_read),
    .din42(V_Gen_a_42_read),
    .din43(V_Gen_a_43_read),
    .din44(V_Gen_a_44_read),
    .din45(V_Gen_a_45_read),
    .din46(V_Gen_a_46_read),
    .din47(V_Gen_a_47_read),
    .din48(V_Gen_a_48_read),
    .din49(V_Gen_a_49_read),
    .din50(V_Gen_a_50_read),
    .din51(V_Gen_a_51_read),
    .din52(V_Gen_a_52_read),
    .din53(V_Gen_a_53_read),
    .din54(V_Gen_a_54_read),
    .din55(V_Gen_a_55_read),
    .din56(V_Gen_a_56_read),
    .din57(V_Gen_a_57_read),
    .din58(V_Gen_a_58_read),
    .din59(V_Gen_a_59_read),
    .din60(V_Gen_a_60_read),
    .din61(V_Gen_a_61_read),
    .din62(V_Gen_a_62_read),
    .din63(V_Gen_a_63_read),
    .din64(V_Gen_a_64_read),
    .din65(V_Gen_a_65_read),
    .din66(V_Gen_a_66_read),
    .din67(V_Gen_a_67_read),
    .din68(V_Gen_a_68_read),
    .din69(V_Gen_a_69_read),
    .din70(V_Gen_a_70_read),
    .din71(V_Gen_a_71_read),
    .din72(V_Gen_a_72_read),
    .din73(V_Gen_a_73_read),
    .din74(V_Gen_a_74_read),
    .din75(V_Gen_a_75_read),
    .din76(V_Gen_a_76_read),
    .din77(V_Gen_a_77_read),
    .din78(V_Gen_a_78_read),
    .din79(V_Gen_a_79_read),
    .din80(V_Gen_a_80_read),
    .din81(V_Gen_a_81_read),
    .din82(V_Gen_a_82_read),
    .din83(V_Gen_a_83_read),
    .din84(V_Gen_a_84_read),
    .din85(V_Gen_a_85_read),
    .din86(V_Gen_a_86_read),
    .din87(V_Gen_a_87_read),
    .din88(V_Gen_a_88_read),
    .din89(V_Gen_a_89_read),
    .din90(V_Gen_a_90_read),
    .din91(V_Gen_a_91_read),
    .din92(V_Gen_a_92_read),
    .din93(V_Gen_a_93_read),
    .din94(V_Gen_a_94_read),
    .din95(V_Gen_a_95_read),
    .din96(V_Gen_a_96_read),
    .din97(V_Gen_a_97_read),
    .din98(V_Gen_a_98_read),
    .din99(V_Gen_a_99_read),
    .din100(V_Gen_a_100_read),
    .din101(V_Gen_a_101_read),
    .din102(V_Gen_a_102_read),
    .din103(V_Gen_a_103_read),
    .din104(V_Gen_a_104_read),
    .din105(V_Gen_a_105_read),
    .din106(V_Gen_a_106_read),
    .din107(V_Gen_a_107_read),
    .din108(V_Gen_a_108_read),
    .din109(V_Gen_a_109_read),
    .din110(V_Gen_a_110_read),
    .din111(V_Gen_a_111_read),
    .din112(V_Gen_a_112_read),
    .din113(V_Gen_a_113_read),
    .din114(V_Gen_a_114_read),
    .din115(V_Gen_a_115_read),
    .din116(V_Gen_a_116_read),
    .din117(V_Gen_a_117_read),
    .din118(V_Gen_a_118_read),
    .din119(V_Gen_a_119_read),
    .din120(V_Gen_a_120_read),
    .din121(V_Gen_a_121_read),
    .din122(V_Gen_a_122_read),
    .din123(V_Gen_a_123_read),
    .din124(V_Gen_a_124_read),
    .din125(V_Gen_a_125_read),
    .din126(V_Gen_a_126_read),
    .din127(V_Gen_a_127_read),
    .din128(V_Gen_a_128_read),
    .din129(V_Gen_a_129_read),
    .din130(V_Gen_a_130_read),
    .din131(V_Gen_a_131_read),
    .din132(V_Gen_a_132_read),
    .din133(V_Gen_a_133_read),
    .din134(V_Gen_a_134_read),
    .din135(V_Gen_a_135_read),
    .din136(V_Gen_a_136_read),
    .din137(V_Gen_a_137_read),
    .din138(V_Gen_a_138_read),
    .din139(V_Gen_a_139_read),
    .din140(V_Gen_a_140_read),
    .din141(V_Gen_a_141_read),
    .din142(V_Gen_a_142_read),
    .din143(V_Gen_a_143_read),
    .din144(tmp_134_fu_4792_p145),
    .dout(tmp_134_fu_4792_p146)
);

predictive_controocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 32 ),
    .din65_WIDTH( 32 ),
    .din66_WIDTH( 32 ),
    .din67_WIDTH( 32 ),
    .din68_WIDTH( 32 ),
    .din69_WIDTH( 32 ),
    .din70_WIDTH( 32 ),
    .din71_WIDTH( 32 ),
    .din72_WIDTH( 32 ),
    .din73_WIDTH( 32 ),
    .din74_WIDTH( 32 ),
    .din75_WIDTH( 32 ),
    .din76_WIDTH( 32 ),
    .din77_WIDTH( 32 ),
    .din78_WIDTH( 32 ),
    .din79_WIDTH( 32 ),
    .din80_WIDTH( 32 ),
    .din81_WIDTH( 32 ),
    .din82_WIDTH( 32 ),
    .din83_WIDTH( 32 ),
    .din84_WIDTH( 32 ),
    .din85_WIDTH( 32 ),
    .din86_WIDTH( 32 ),
    .din87_WIDTH( 32 ),
    .din88_WIDTH( 32 ),
    .din89_WIDTH( 32 ),
    .din90_WIDTH( 32 ),
    .din91_WIDTH( 32 ),
    .din92_WIDTH( 32 ),
    .din93_WIDTH( 32 ),
    .din94_WIDTH( 32 ),
    .din95_WIDTH( 32 ),
    .din96_WIDTH( 32 ),
    .din97_WIDTH( 32 ),
    .din98_WIDTH( 32 ),
    .din99_WIDTH( 32 ),
    .din100_WIDTH( 32 ),
    .din101_WIDTH( 32 ),
    .din102_WIDTH( 32 ),
    .din103_WIDTH( 32 ),
    .din104_WIDTH( 32 ),
    .din105_WIDTH( 32 ),
    .din106_WIDTH( 32 ),
    .din107_WIDTH( 32 ),
    .din108_WIDTH( 32 ),
    .din109_WIDTH( 32 ),
    .din110_WIDTH( 32 ),
    .din111_WIDTH( 32 ),
    .din112_WIDTH( 32 ),
    .din113_WIDTH( 32 ),
    .din114_WIDTH( 32 ),
    .din115_WIDTH( 32 ),
    .din116_WIDTH( 32 ),
    .din117_WIDTH( 32 ),
    .din118_WIDTH( 32 ),
    .din119_WIDTH( 32 ),
    .din120_WIDTH( 32 ),
    .din121_WIDTH( 32 ),
    .din122_WIDTH( 32 ),
    .din123_WIDTH( 32 ),
    .din124_WIDTH( 32 ),
    .din125_WIDTH( 32 ),
    .din126_WIDTH( 32 ),
    .din127_WIDTH( 32 ),
    .din128_WIDTH( 32 ),
    .din129_WIDTH( 32 ),
    .din130_WIDTH( 32 ),
    .din131_WIDTH( 32 ),
    .din132_WIDTH( 32 ),
    .din133_WIDTH( 32 ),
    .din134_WIDTH( 32 ),
    .din135_WIDTH( 32 ),
    .din136_WIDTH( 32 ),
    .din137_WIDTH( 32 ),
    .din138_WIDTH( 32 ),
    .din139_WIDTH( 32 ),
    .din140_WIDTH( 32 ),
    .din141_WIDTH( 32 ),
    .din142_WIDTH( 32 ),
    .din143_WIDTH( 32 ),
    .din144_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
predictive_controocq_U1340(
    .din0(V_Gen_a_0_read),
    .din1(V_Gen_a_1_read),
    .din2(V_Gen_a_2_read),
    .din3(V_Gen_a_3_read),
    .din4(V_Gen_a_4_read),
    .din5(V_Gen_a_5_read),
    .din6(V_Gen_a_6_read),
    .din7(V_Gen_a_7_read),
    .din8(V_Gen_a_8_read),
    .din9(V_Gen_a_9_read),
    .din10(V_Gen_a_10_read),
    .din11(V_Gen_a_11_read),
    .din12(V_Gen_a_12_read),
    .din13(V_Gen_a_13_read),
    .din14(V_Gen_a_14_read),
    .din15(V_Gen_a_15_read),
    .din16(V_Gen_a_16_read),
    .din17(V_Gen_a_17_read),
    .din18(V_Gen_a_18_read),
    .din19(V_Gen_a_19_read),
    .din20(V_Gen_a_20_read),
    .din21(V_Gen_a_21_read),
    .din22(V_Gen_a_22_read),
    .din23(V_Gen_a_23_read),
    .din24(V_Gen_a_24_read),
    .din25(V_Gen_a_25_read),
    .din26(V_Gen_a_26_read),
    .din27(V_Gen_a_27_read),
    .din28(V_Gen_a_28_read),
    .din29(V_Gen_a_29_read),
    .din30(V_Gen_a_30_read),
    .din31(V_Gen_a_31_read),
    .din32(V_Gen_a_32_read),
    .din33(V_Gen_a_33_read),
    .din34(V_Gen_a_34_read),
    .din35(V_Gen_a_35_read),
    .din36(V_Gen_a_36_read),
    .din37(V_Gen_a_37_read),
    .din38(V_Gen_a_38_read),
    .din39(V_Gen_a_39_read),
    .din40(V_Gen_a_40_read),
    .din41(V_Gen_a_41_read),
    .din42(V_Gen_a_42_read),
    .din43(V_Gen_a_43_read),
    .din44(V_Gen_a_44_read),
    .din45(V_Gen_a_45_read),
    .din46(V_Gen_a_46_read),
    .din47(V_Gen_a_47_read),
    .din48(V_Gen_a_48_read),
    .din49(V_Gen_a_49_read),
    .din50(V_Gen_a_50_read),
    .din51(V_Gen_a_51_read),
    .din52(V_Gen_a_52_read),
    .din53(V_Gen_a_53_read),
    .din54(V_Gen_a_54_read),
    .din55(V_Gen_a_55_read),
    .din56(V_Gen_a_56_read),
    .din57(V_Gen_a_57_read),
    .din58(V_Gen_a_58_read),
    .din59(V_Gen_a_59_read),
    .din60(V_Gen_a_60_read),
    .din61(V_Gen_a_61_read),
    .din62(V_Gen_a_62_read),
    .din63(V_Gen_a_63_read),
    .din64(V_Gen_a_64_read),
    .din65(V_Gen_a_65_read),
    .din66(V_Gen_a_66_read),
    .din67(V_Gen_a_67_read),
    .din68(V_Gen_a_68_read),
    .din69(V_Gen_a_69_read),
    .din70(V_Gen_a_70_read),
    .din71(V_Gen_a_71_read),
    .din72(V_Gen_a_72_read),
    .din73(V_Gen_a_73_read),
    .din74(V_Gen_a_74_read),
    .din75(V_Gen_a_75_read),
    .din76(V_Gen_a_76_read),
    .din77(V_Gen_a_77_read),
    .din78(V_Gen_a_78_read),
    .din79(V_Gen_a_79_read),
    .din80(V_Gen_a_80_read),
    .din81(V_Gen_a_81_read),
    .din82(V_Gen_a_82_read),
    .din83(V_Gen_a_83_read),
    .din84(V_Gen_a_84_read),
    .din85(V_Gen_a_85_read),
    .din86(V_Gen_a_86_read),
    .din87(V_Gen_a_87_read),
    .din88(V_Gen_a_88_read),
    .din89(V_Gen_a_89_read),
    .din90(V_Gen_a_90_read),
    .din91(V_Gen_a_91_read),
    .din92(V_Gen_a_92_read),
    .din93(V_Gen_a_93_read),
    .din94(V_Gen_a_94_read),
    .din95(V_Gen_a_95_read),
    .din96(V_Gen_a_96_read),
    .din97(V_Gen_a_97_read),
    .din98(V_Gen_a_98_read),
    .din99(V_Gen_a_99_read),
    .din100(V_Gen_a_100_read),
    .din101(V_Gen_a_101_read),
    .din102(V_Gen_a_102_read),
    .din103(V_Gen_a_103_read),
    .din104(V_Gen_a_104_read),
    .din105(V_Gen_a_105_read),
    .din106(V_Gen_a_106_read),
    .din107(V_Gen_a_107_read),
    .din108(V_Gen_a_108_read),
    .din109(V_Gen_a_109_read),
    .din110(V_Gen_a_110_read),
    .din111(V_Gen_a_111_read),
    .din112(V_Gen_a_112_read),
    .din113(V_Gen_a_113_read),
    .din114(V_Gen_a_114_read),
    .din115(V_Gen_a_115_read),
    .din116(V_Gen_a_116_read),
    .din117(V_Gen_a_117_read),
    .din118(V_Gen_a_118_read),
    .din119(V_Gen_a_119_read),
    .din120(V_Gen_a_120_read),
    .din121(V_Gen_a_121_read),
    .din122(V_Gen_a_122_read),
    .din123(V_Gen_a_123_read),
    .din124(V_Gen_a_124_read),
    .din125(V_Gen_a_125_read),
    .din126(V_Gen_a_126_read),
    .din127(V_Gen_a_127_read),
    .din128(V_Gen_a_128_read),
    .din129(V_Gen_a_129_read),
    .din130(V_Gen_a_130_read),
    .din131(V_Gen_a_131_read),
    .din132(V_Gen_a_132_read),
    .din133(V_Gen_a_133_read),
    .din134(V_Gen_a_134_read),
    .din135(V_Gen_a_135_read),
    .din136(V_Gen_a_136_read),
    .din137(V_Gen_a_137_read),
    .din138(V_Gen_a_138_read),
    .din139(V_Gen_a_139_read),
    .din140(V_Gen_a_140_read),
    .din141(V_Gen_a_141_read),
    .din142(V_Gen_a_142_read),
    .din143(V_Gen_a_143_read),
    .din144(tmp_135_fu_4948_p145),
    .dout(tmp_135_fu_4948_p146)
);

predictive_controncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
predictive_controncg_U1341(
    .din0(dist_array_11_3_fu_606),
    .din1(dist_array_11_4_fu_610),
    .din2(dist_array_11_5_fu_614),
    .din3(dist_array_11_6_fu_618),
    .din4(dist_array_11_7_fu_622),
    .din5(dist_array_11_8_fu_626),
    .din6(dist_array_11_9_fu_630),
    .din7(dist_array_11_10_fu_634),
    .din8(dist_array_11_11_fu_638),
    .din9(dist_array_11_12_fu_642),
    .din10(dist_array_11_13_fu_646),
    .din11(dist_array_11_2_fu_650),
    .din12(tmp_2_reg_9348),
    .dout(tmp_308_fu_6793_p14)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state5) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((exitcond3_fu_4030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_subdone)) | ((1'b1 == ap_CS_fsm_pp0_stage61) & (1'b0 == ap_block_pp0_stage61_subdone)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((exitcond3_fu_4030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_52_10_reg_9570 == 1'd0) & (tmp_48_10_reg_9566 == 1'd0) & (tmp_44_2_reg_9562 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46) & (1'b0 == ap_block_pp0_stage46_11001)) | ((tmp_44_2_reg_9562 == 1'd1) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46) & (1'b0 == ap_block_pp0_stage46_11001)))) begin
        ap_phi_reg_pp0_iter0_dist_matmul_3_10_reg_2037 <= ap_phi_reg_pp0_iter0_dist_matmul_3_s_reg_2021;
    end else if ((((1'b0 == ap_block_pp0_stage49_11001) & (tmp_48_10_reg_9566 == 1'd1) & (tmp_44_2_reg_9562 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage49) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage49_11001) & (tmp_52_10_reg_9570 == 1'd1) & (tmp_48_10_reg_9566 == 1'd0) & (tmp_44_2_reg_9562 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage49) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        ap_phi_reg_pp0_iter0_dist_matmul_3_10_reg_2037 <= grp_fu_3069_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_52_4_reg_9416 == 1'd0) & (tmp_48_4_reg_9412 == 1'd0) & (icmp1_reg_9408 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((icmp1_reg_9408 == 1'd1) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        ap_phi_reg_pp0_iter0_dist_matmul_3_4_reg_1927 <= dist_matmul_3_3_fu_6751_p3;
    end else if ((((tmp_48_4_reg_9412 == 1'd1) & (icmp1_reg_9408 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((tmp_52_4_reg_9416 == 1'd1) & (tmp_48_4_reg_9412 == 1'd0) & (icmp1_reg_9408 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)))) begin
        ap_phi_reg_pp0_iter0_dist_matmul_3_4_reg_1927 <= grp_fu_3069_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_52_5_reg_9438 == 1'd0) & (tmp_48_5_reg_9434 == 1'd0) & (tmp_44_5_reg_9430 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001)) | ((tmp_44_5_reg_9430 == 1'd1) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001)))) begin
        ap_phi_reg_pp0_iter0_dist_matmul_3_5_reg_1941 <= ap_phi_reg_pp0_iter0_dist_matmul_3_4_reg_1927;
    end else if ((((1'b0 == ap_block_pp0_stage25_11001) & (tmp_48_5_reg_9434 == 1'd1) & (tmp_44_5_reg_9430 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage25_11001) & (tmp_52_5_reg_9438 == 1'd1) & (tmp_48_5_reg_9434 == 1'd0) & (tmp_44_5_reg_9430 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        ap_phi_reg_pp0_iter0_dist_matmul_3_5_reg_1941 <= grp_fu_3069_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_52_6_reg_9460 == 1'd0) & (tmp_48_6_reg_9456 == 1'd0) & (tmp_44_6_reg_9452 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001)) | ((tmp_44_6_reg_9452 == 1'd1) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001)))) begin
        ap_phi_reg_pp0_iter0_dist_matmul_3_6_reg_1957 <= ap_phi_reg_pp0_iter0_dist_matmul_3_5_reg_1941;
    end else if ((((1'b0 == ap_block_pp0_stage29_11001) & (tmp_48_6_reg_9456 == 1'd1) & (tmp_44_6_reg_9452 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage29_11001) & (tmp_52_6_reg_9460 == 1'd1) & (tmp_48_6_reg_9456 == 1'd0) & (tmp_44_6_reg_9452 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        ap_phi_reg_pp0_iter0_dist_matmul_3_6_reg_1957 <= grp_fu_3069_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_52_7_reg_9482 == 1'd0) & (tmp_48_7_reg_9478 == 1'd0) & (tmp_44_7_reg_9474 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30_11001)) | ((tmp_44_7_reg_9474 == 1'd1) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30_11001)))) begin
        ap_phi_reg_pp0_iter0_dist_matmul_3_7_reg_1973 <= ap_phi_reg_pp0_iter0_dist_matmul_3_6_reg_1957;
    end else if ((((1'b0 == ap_block_pp0_stage33_11001) & (tmp_48_7_reg_9478 == 1'd1) & (tmp_44_7_reg_9474 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage33) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage33_11001) & (tmp_52_7_reg_9482 == 1'd1) & (tmp_48_7_reg_9478 == 1'd0) & (tmp_44_7_reg_9474 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage33) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        ap_phi_reg_pp0_iter0_dist_matmul_3_7_reg_1973 <= grp_fu_3069_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_52_8_reg_9504 == 1'd0) & (tmp_48_8_reg_9500 == 1'd0) & (icmp2_reg_9496 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34) & (1'b0 == ap_block_pp0_stage34_11001)) | ((icmp2_reg_9496 == 1'd1) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34) & (1'b0 == ap_block_pp0_stage34_11001)))) begin
        ap_phi_reg_pp0_iter0_dist_matmul_3_8_reg_1989 <= ap_phi_reg_pp0_iter0_dist_matmul_3_7_reg_1973;
    end else if ((((1'b0 == ap_block_pp0_stage37_11001) & (tmp_48_8_reg_9500 == 1'd1) & (icmp2_reg_9496 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage37) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage37_11001) & (tmp_52_8_reg_9504 == 1'd1) & (tmp_48_8_reg_9500 == 1'd0) & (icmp2_reg_9496 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage37) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        ap_phi_reg_pp0_iter0_dist_matmul_3_8_reg_1989 <= grp_fu_3069_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_52_9_reg_9526 == 1'd0) & (tmp_48_9_reg_9522 == 1'd0) & (tmp_44_9_reg_9518 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage38) & (1'b0 == ap_block_pp0_stage38_11001)) | ((tmp_44_9_reg_9518 == 1'd1) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage38) & (1'b0 == ap_block_pp0_stage38_11001)))) begin
        ap_phi_reg_pp0_iter0_dist_matmul_3_9_reg_2005 <= ap_phi_reg_pp0_iter0_dist_matmul_3_8_reg_1989;
    end else if ((((1'b0 == ap_block_pp0_stage41_11001) & (tmp_48_9_reg_9522 == 1'd1) & (tmp_44_9_reg_9518 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage41) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage41_11001) & (tmp_52_9_reg_9526 == 1'd1) & (tmp_48_9_reg_9522 == 1'd0) & (tmp_44_9_reg_9518 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage41) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        ap_phi_reg_pp0_iter0_dist_matmul_3_9_reg_2005 <= grp_fu_3069_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_89_fu_4300_p3 == 1'd1) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((tmp_40_fu_4314_p2 == 1'd0) & (tmp_39_fu_4308_p2 == 1'd0) & (tmp_89_fu_4300_p3 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        ap_phi_reg_pp0_iter0_dist_matmul_3_reg_1910 <= 32'd0;
    end else if (((tmp_40_fu_4314_p2 == 1'd1) & (tmp_39_fu_4308_p2 == 1'd0) & (tmp_89_fu_4300_p3 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter0_dist_matmul_3_reg_1910 <= dist_matmul_2_fu_4476_p1;
    end else if (((tmp_39_reg_9372 == 1'd1) & (tmp_89_reg_9368 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        ap_phi_reg_pp0_iter0_dist_matmul_3_reg_1910 <= grp_fu_3069_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_52_s_reg_9548 == 1'd0) & (tmp_48_s_reg_9544 == 1'd0) & (tmp_44_s_reg_9540 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_11001)) | ((tmp_44_s_reg_9540 == 1'd1) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_11001)))) begin
        ap_phi_reg_pp0_iter0_dist_matmul_3_s_reg_2021 <= ap_phi_reg_pp0_iter0_dist_matmul_3_9_reg_2005;
    end else if ((((1'b0 == ap_block_pp0_stage45_11001) & (tmp_48_s_reg_9544 == 1'd1) & (tmp_44_s_reg_9540 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage45) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage45_11001) & (tmp_52_s_reg_9548 == 1'd1) & (tmp_48_s_reg_9544 == 1'd0) & (tmp_44_s_reg_9540 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage45) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        ap_phi_reg_pp0_iter0_dist_matmul_3_s_reg_2021 <= grp_fu_3069_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_38_fu_6916_p2 == 1'd1) & (tmp_317_fu_6900_p2 == 1'd1) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001))) begin
        ap_phi_reg_pp0_iter0_level_2_reg_2842 <= 32'd11;
    end else if ((((tmp_2_reg_9348 == 4'd10) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd9) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd8) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd7) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd6) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd5) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd4) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd3) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd2) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd1) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | (~(tmp_2_reg_9348 == 4'd10) & ~(tmp_2_reg_9348 == 4'd9) & ~(tmp_2_reg_9348 == 4'd8) & ~(tmp_2_reg_9348 == 4'd7) & ~(tmp_2_reg_9348 == 4'd6) & ~(tmp_2_reg_9348 == 4'd5) & ~(tmp_2_reg_9348 == 4'd4) & ~(tmp_2_reg_9348 == 4'd3) & ~(tmp_2_reg_9348 == 4'd2) & ~(tmp_2_reg_9348 == 4'd1) & ~(tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)))) begin
        ap_phi_reg_pp0_iter0_level_2_reg_2842 <= level_reg_1887;
    end else if ((((tmp_2_reg_9348 == 4'd15) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd9) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd8) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd7) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd6) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd5) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd4) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd3) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd2) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd1) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | (~(tmp_2_reg_9348 == 4'd15) & ~(tmp_2_reg_9348 == 4'd9) & ~(tmp_2_reg_9348 == 4'd8) & ~(tmp_2_reg_9348 == 4'd7) & ~(tmp_2_reg_9348 == 4'd6) & ~(tmp_2_reg_9348 == 4'd5) & ~(tmp_2_reg_9348 == 4'd4) & ~(tmp_2_reg_9348 == 4'd3) & ~(tmp_2_reg_9348 == 4'd2) & ~(tmp_2_reg_9348 == 4'd1) & ~(tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)))) begin
        ap_phi_reg_pp0_iter0_level_2_reg_2842 <= level_1_fu_6922_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001))) begin
        ap_phi_reg_pp0_iter0_switch_point_0_4_reg_2990 <= switch_point_0_5_fu_6906_p2;
    end else if ((((tmp_38_fu_6916_p2 == 1'd1) & (tmp_317_fu_6900_p2 == 1'd1) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd15) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd9) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd8) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd7) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd6) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd5) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd4) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd3) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd2) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd1) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | (~(tmp_2_reg_9348 == 4'd15) & ~(tmp_2_reg_9348 == 4'd9) & ~(tmp_2_reg_9348 == 4'd8) & ~(tmp_2_reg_9348 == 4'd7) & ~(tmp_2_reg_9348 == 4'd6) & ~(tmp_2_reg_9348 == 4'd5) & ~(tmp_2_reg_9348 == 4'd4) & ~(tmp_2_reg_9348 == 4'd3) & ~(tmp_2_reg_9348 == 4'd2) & ~(tmp_2_reg_9348 == 4'd1) & ~(tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd10) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd9) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd8) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd7) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd6) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd5) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd4) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd3) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd2) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd1) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | (~(tmp_2_reg_9348 == 4'd10) & ~(tmp_2_reg_9348 == 4'd9) & ~(tmp_2_reg_9348 == 4'd8) & ~(tmp_2_reg_9348 == 4'd7) & ~(tmp_2_reg_9348 == 4'd6) & ~(tmp_2_reg_9348 == 4'd5) & ~(tmp_2_reg_9348 == 4'd4) & ~(tmp_2_reg_9348 == 4'd3) & ~(tmp_2_reg_9348 == 4'd2) & ~(tmp_2_reg_9348 == 4'd1) & ~(tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)))) begin
        ap_phi_reg_pp0_iter0_switch_point_0_4_reg_2990 <= switch_point_0_s_reg_1877;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_reg_9348 == 4'd1) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001))) begin
        ap_phi_reg_pp0_iter0_switch_point_1_4_reg_2911 <= switch_point_0_5_fu_6906_p2;
    end else if ((((tmp_38_fu_6916_p2 == 1'd1) & (tmp_317_fu_6900_p2 == 1'd1) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd15) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd9) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd8) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd7) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd6) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd5) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd4) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd3) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd2) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd1) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | (~(tmp_2_reg_9348 == 4'd15) & ~(tmp_2_reg_9348 == 4'd9) & ~(tmp_2_reg_9348 == 4'd8) & ~(tmp_2_reg_9348 == 4'd7) & ~(tmp_2_reg_9348 == 4'd6) & ~(tmp_2_reg_9348 == 4'd5) & ~(tmp_2_reg_9348 == 4'd4) & ~(tmp_2_reg_9348 == 4'd3) & ~(tmp_2_reg_9348 == 4'd2) & ~(tmp_2_reg_9348 == 4'd1) & ~(tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd10) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd9) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd8) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd7) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd6) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd5) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd4) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd3) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd2) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | (~(tmp_2_reg_9348 == 4'd10) & ~(tmp_2_reg_9348 == 4'd9) & ~(tmp_2_reg_9348 == 4'd8) & ~(tmp_2_reg_9348 == 4'd7) & ~(tmp_2_reg_9348 == 4'd6) & ~(tmp_2_reg_9348 == 4'd5) & ~(tmp_2_reg_9348 == 4'd4) & ~(tmp_2_reg_9348 == 4'd3) & ~(tmp_2_reg_9348 == 4'd2) & ~(tmp_2_reg_9348 == 4'd1) & ~(tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)))) begin
        ap_phi_reg_pp0_iter0_switch_point_1_4_reg_2911 <= switch_point_1_s_reg_1867;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_reg_9348 == 4'd2) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001))) begin
        ap_phi_reg_pp0_iter0_switch_point_2_4_reg_2763 <= switch_point_0_5_fu_6906_p2;
    end else if ((((tmp_38_fu_6916_p2 == 1'd1) & (tmp_317_fu_6900_p2 == 1'd1) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd15) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd9) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd8) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd7) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd6) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd5) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd4) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd3) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd2) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd1) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | (~(tmp_2_reg_9348 == 4'd15) & ~(tmp_2_reg_9348 == 4'd9) & ~(tmp_2_reg_9348 == 4'd8) & ~(tmp_2_reg_9348 == 4'd7) & ~(tmp_2_reg_9348 == 4'd6) & ~(tmp_2_reg_9348 == 4'd5) & ~(tmp_2_reg_9348 == 4'd4) & ~(tmp_2_reg_9348 == 4'd3) & ~(tmp_2_reg_9348 == 4'd2) & ~(tmp_2_reg_9348 == 4'd1) & ~(tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd10) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd9) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd8) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd7) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd6) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd5) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd4) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd3) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd1) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | (~(tmp_2_reg_9348 == 4'd10) & ~(tmp_2_reg_9348 == 4'd9) & ~(tmp_2_reg_9348 == 4'd8) & ~(tmp_2_reg_9348 == 4'd7) & ~(tmp_2_reg_9348 == 4'd6) & ~(tmp_2_reg_9348 == 4'd5) & ~(tmp_2_reg_9348 == 4'd4) & ~(tmp_2_reg_9348 == 4'd3) & ~(tmp_2_reg_9348 == 4'd2) & ~(tmp_2_reg_9348 == 4'd1) & ~(tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)))) begin
        ap_phi_reg_pp0_iter0_switch_point_2_4_reg_2763 <= switch_point_2_s_reg_1857;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_reg_9348 == 4'd3) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001))) begin
        ap_phi_reg_pp0_iter0_switch_point_3_4_reg_2684 <= switch_point_0_5_fu_6906_p2;
    end else if ((((tmp_38_fu_6916_p2 == 1'd1) & (tmp_317_fu_6900_p2 == 1'd1) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd15) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd9) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd8) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd7) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd6) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd5) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd4) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd3) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd2) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd1) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | (~(tmp_2_reg_9348 == 4'd15) & ~(tmp_2_reg_9348 == 4'd9) & ~(tmp_2_reg_9348 == 4'd8) & ~(tmp_2_reg_9348 == 4'd7) & ~(tmp_2_reg_9348 == 4'd6) & ~(tmp_2_reg_9348 == 4'd5) & ~(tmp_2_reg_9348 == 4'd4) & ~(tmp_2_reg_9348 == 4'd3) & ~(tmp_2_reg_9348 == 4'd2) & ~(tmp_2_reg_9348 == 4'd1) & ~(tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd10) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd9) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd8) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd7) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd6) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd5) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd4) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd2) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd1) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | (~(tmp_2_reg_9348 == 4'd10) & ~(tmp_2_reg_9348 == 4'd9) & ~(tmp_2_reg_9348 == 4'd8) & ~(tmp_2_reg_9348 == 4'd7) & ~(tmp_2_reg_9348 == 4'd6) & ~(tmp_2_reg_9348 == 4'd5) & ~(tmp_2_reg_9348 == 4'd4) & ~(tmp_2_reg_9348 == 4'd3) & ~(tmp_2_reg_9348 == 4'd2) & ~(tmp_2_reg_9348 == 4'd1) & ~(tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)))) begin
        ap_phi_reg_pp0_iter0_switch_point_3_4_reg_2684 <= switch_point_3_s_reg_1847;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_reg_9348 == 4'd4) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001))) begin
        ap_phi_reg_pp0_iter0_switch_point_4_4_reg_2605 <= switch_point_0_5_fu_6906_p2;
    end else if ((((tmp_38_fu_6916_p2 == 1'd1) & (tmp_317_fu_6900_p2 == 1'd1) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd15) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd9) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd8) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd7) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd6) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd5) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd4) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd3) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd2) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd1) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | (~(tmp_2_reg_9348 == 4'd15) & ~(tmp_2_reg_9348 == 4'd9) & ~(tmp_2_reg_9348 == 4'd8) & ~(tmp_2_reg_9348 == 4'd7) & ~(tmp_2_reg_9348 == 4'd6) & ~(tmp_2_reg_9348 == 4'd5) & ~(tmp_2_reg_9348 == 4'd4) & ~(tmp_2_reg_9348 == 4'd3) & ~(tmp_2_reg_9348 == 4'd2) & ~(tmp_2_reg_9348 == 4'd1) & ~(tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd10) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd9) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd8) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd7) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd6) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd5) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd3) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd2) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd1) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | (~(tmp_2_reg_9348 == 4'd10) & ~(tmp_2_reg_9348 == 4'd9) & ~(tmp_2_reg_9348 == 4'd8) & ~(tmp_2_reg_9348 == 4'd7) & ~(tmp_2_reg_9348 == 4'd6) & ~(tmp_2_reg_9348 == 4'd5) & ~(tmp_2_reg_9348 == 4'd4) & ~(tmp_2_reg_9348 == 4'd3) & ~(tmp_2_reg_9348 == 4'd2) & ~(tmp_2_reg_9348 == 4'd1) & ~(tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)))) begin
        ap_phi_reg_pp0_iter0_switch_point_4_4_reg_2605 <= switch_point_4_s_reg_1837;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_reg_9348 == 4'd5) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001))) begin
        ap_phi_reg_pp0_iter0_switch_point_5_4_reg_2526 <= switch_point_0_5_fu_6906_p2;
    end else if ((((tmp_38_fu_6916_p2 == 1'd1) & (tmp_317_fu_6900_p2 == 1'd1) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd15) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd9) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd8) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd7) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd6) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd5) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd4) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd3) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd2) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd1) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | (~(tmp_2_reg_9348 == 4'd15) & ~(tmp_2_reg_9348 == 4'd9) & ~(tmp_2_reg_9348 == 4'd8) & ~(tmp_2_reg_9348 == 4'd7) & ~(tmp_2_reg_9348 == 4'd6) & ~(tmp_2_reg_9348 == 4'd5) & ~(tmp_2_reg_9348 == 4'd4) & ~(tmp_2_reg_9348 == 4'd3) & ~(tmp_2_reg_9348 == 4'd2) & ~(tmp_2_reg_9348 == 4'd1) & ~(tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd10) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd9) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd8) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd7) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd6) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd4) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd3) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd2) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd1) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | (~(tmp_2_reg_9348 == 4'd10) & ~(tmp_2_reg_9348 == 4'd9) & ~(tmp_2_reg_9348 == 4'd8) & ~(tmp_2_reg_9348 == 4'd7) & ~(tmp_2_reg_9348 == 4'd6) & ~(tmp_2_reg_9348 == 4'd5) & ~(tmp_2_reg_9348 == 4'd4) & ~(tmp_2_reg_9348 == 4'd3) & ~(tmp_2_reg_9348 == 4'd2) & ~(tmp_2_reg_9348 == 4'd1) & ~(tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)))) begin
        ap_phi_reg_pp0_iter0_switch_point_5_4_reg_2526 <= switch_point_5_s_reg_1827;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_reg_9348 == 4'd6) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001))) begin
        ap_phi_reg_pp0_iter0_switch_point_6_4_reg_2447 <= switch_point_0_5_fu_6906_p2;
    end else if ((((tmp_38_fu_6916_p2 == 1'd1) & (tmp_317_fu_6900_p2 == 1'd1) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd15) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd9) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd8) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd7) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd6) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd5) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd4) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd3) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd2) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd1) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | (~(tmp_2_reg_9348 == 4'd15) & ~(tmp_2_reg_9348 == 4'd9) & ~(tmp_2_reg_9348 == 4'd8) & ~(tmp_2_reg_9348 == 4'd7) & ~(tmp_2_reg_9348 == 4'd6) & ~(tmp_2_reg_9348 == 4'd5) & ~(tmp_2_reg_9348 == 4'd4) & ~(tmp_2_reg_9348 == 4'd3) & ~(tmp_2_reg_9348 == 4'd2) & ~(tmp_2_reg_9348 == 4'd1) & ~(tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd10) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd9) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd8) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd7) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd5) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd4) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd3) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd2) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd1) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | (~(tmp_2_reg_9348 == 4'd10) & ~(tmp_2_reg_9348 == 4'd9) & ~(tmp_2_reg_9348 == 4'd8) & ~(tmp_2_reg_9348 == 4'd7) & ~(tmp_2_reg_9348 == 4'd6) & ~(tmp_2_reg_9348 == 4'd5) & ~(tmp_2_reg_9348 == 4'd4) & ~(tmp_2_reg_9348 == 4'd3) & ~(tmp_2_reg_9348 == 4'd2) & ~(tmp_2_reg_9348 == 4'd1) & ~(tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)))) begin
        ap_phi_reg_pp0_iter0_switch_point_6_4_reg_2447 <= switch_point_6_s_reg_1817;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_reg_9348 == 4'd6) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001))) begin
        dist_array_11_10_fu_634 <= reg_3197;
    end else if (((exitcond3_fu_4030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        dist_array_11_10_fu_634 <= dist_array_7_1_reg_8947;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_reg_9348 == 4'd7) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001))) begin
        dist_array_11_11_fu_638 <= reg_3197;
    end else if (((exitcond3_fu_4030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        dist_array_11_11_fu_638 <= dist_array_8_1_reg_8952;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_reg_9348 == 4'd8) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001))) begin
        dist_array_11_12_fu_642 <= reg_3197;
    end else if (((exitcond3_fu_4030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        dist_array_11_12_fu_642 <= dist_array_9_1_reg_8957;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_reg_9348 == 4'd9) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001))) begin
        dist_array_11_13_fu_646 <= reg_3197;
    end else if (((exitcond3_fu_4030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        dist_array_11_13_fu_646 <= dist_array_10_1_reg_8962;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_2_reg_9348 == 4'd15) & ~(tmp_2_reg_9348 == 4'd9) & ~(tmp_2_reg_9348 == 4'd8) & ~(tmp_2_reg_9348 == 4'd7) & ~(tmp_2_reg_9348 == 4'd6) & ~(tmp_2_reg_9348 == 4'd5) & ~(tmp_2_reg_9348 == 4'd4) & ~(tmp_2_reg_9348 == 4'd3) & ~(tmp_2_reg_9348 == 4'd2) & ~(tmp_2_reg_9348 == 4'd1) & ~(tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001))) begin
        dist_array_11_2_fu_650 <= reg_3197;
    end else if (((exitcond3_fu_4030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        dist_array_11_2_fu_650 <= dist_array_11_1_reg_8967;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_reg_9348 == 4'd15) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001))) begin
        dist_array_11_3_fu_606 <= reg_3197;
    end else if (((exitcond3_fu_4030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        dist_array_11_3_fu_606 <= dist_array_0_1_reg_8912;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001))) begin
        dist_array_11_4_fu_610 <= reg_3197;
    end else if (((exitcond3_fu_4030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        dist_array_11_4_fu_610 <= dist_array_1_1_reg_8917;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_reg_9348 == 4'd1) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001))) begin
        dist_array_11_5_fu_614 <= reg_3197;
    end else if (((exitcond3_fu_4030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        dist_array_11_5_fu_614 <= dist_array_2_1_reg_8922;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_reg_9348 == 4'd2) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001))) begin
        dist_array_11_6_fu_618 <= reg_3197;
    end else if (((exitcond3_fu_4030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        dist_array_11_6_fu_618 <= dist_array_3_1_reg_8927;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_reg_9348 == 4'd3) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001))) begin
        dist_array_11_7_fu_622 <= reg_3197;
    end else if (((exitcond3_fu_4030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        dist_array_11_7_fu_622 <= dist_array_4_1_reg_8932;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_reg_9348 == 4'd4) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001))) begin
        dist_array_11_8_fu_626 <= reg_3197;
    end else if (((exitcond3_fu_4030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        dist_array_11_8_fu_626 <= dist_array_5_1_reg_8937;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_reg_9348 == 4'd5) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001))) begin
        dist_array_11_9_fu_630 <= reg_3197;
    end else if (((exitcond3_fu_4030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        dist_array_11_9_fu_630 <= dist_array_6_1_reg_8942;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        i1_reg_1899 <= i_reg_9343;
    end else if (((exitcond3_fu_4030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i1_reg_1899 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_fu_3928_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        invdar_reg_1745 <= indvarinc_fu_3240_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        invdar_reg_1745 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        level_reg_1887 <= newSel7_fu_7539_p3;
    end else if (((exitcond3_fu_4030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        level_reg_1887 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ll_reg_1756 <= ll_1_reg_9111;
    end else if (((tmp_s_fu_3928_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ll_reg_1756 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_38_fu_6916_p2 == 1'd1) & (tmp_317_fu_6900_p2 == 1'd1) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001))) begin
        p_0_fu_602 <= reg_3197;
    end else if (((exitcond3_fu_4030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_0_fu_602 <= roh;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        switch_point_0_s_reg_1877 <= switch_point_0_3_fu_7461_p3;
    end else if (((exitcond3_fu_4030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        switch_point_0_s_reg_1877 <= switch_point_0_fu_554;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        switch_point_10_s_reg_1777 <= switch_point_10_6_reg_9704;
    end else if (((exitcond3_fu_4030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        switch_point_10_s_reg_1777 <= switch_point_10_fu_594;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        switch_point_11_s_reg_1767 <= switch_point_11_4_reg_9694;
    end else if (((exitcond3_fu_4030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        switch_point_11_s_reg_1767 <= switch_point_11_fu_598;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        switch_point_1_s_reg_1867 <= switch_point_1_6_fu_7453_p3;
    end else if (((exitcond3_fu_4030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        switch_point_1_s_reg_1867 <= switch_point_1_fu_558;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        switch_point_2_s_reg_1857 <= switch_point_2_6_reg_9790;
    end else if (((exitcond3_fu_4030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        switch_point_2_s_reg_1857 <= switch_point_2_fu_562;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        switch_point_3_s_reg_1847 <= switch_point_3_6_reg_9779;
    end else if (((exitcond3_fu_4030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        switch_point_3_s_reg_1847 <= switch_point_3_fu_566;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        switch_point_4_s_reg_1837 <= switch_point_4_6_reg_9768;
    end else if (((exitcond3_fu_4030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        switch_point_4_s_reg_1837 <= switch_point_4_fu_570;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        switch_point_5_s_reg_1827 <= switch_point_5_6_reg_9758;
    end else if (((exitcond3_fu_4030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        switch_point_5_s_reg_1827 <= switch_point_5_fu_574;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        switch_point_6_s_reg_1817 <= switch_point_6_6_reg_9753;
    end else if (((exitcond3_fu_4030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        switch_point_6_s_reg_1817 <= switch_point_6_fu_578;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        switch_point_7_s_reg_1807 <= switch_point_7_6_reg_9748;
    end else if (((exitcond3_fu_4030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        switch_point_7_s_reg_1807 <= switch_point_7_fu_582;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        switch_point_8_s_reg_1797 <= switch_point_8_6_reg_9725;
    end else if (((exitcond3_fu_4030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        switch_point_8_s_reg_1797 <= switch_point_8_fu_586;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        switch_point_9_s_reg_1787 <= switch_point_9_6_reg_9715;
    end else if (((exitcond3_fu_4030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        switch_point_9_s_reg_1787 <= switch_point_9_fu_590;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_fu_4154_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        U_0_reg_9353 <= U_0_fu_4170_p14;
        tmp_2_reg_9348 <= tmp_2_fu_4166_p1;
        tmp_307_reg_9358 <= tmp_307_fu_4264_p14;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_fu_4166_p1 == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_fu_4154_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        U_11_10_fu_694 <= U_0_fu_4170_p14;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_38_reg_9664 == 1'd1) & (tmp_317_reg_9649 == 1'd1) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        U_11_10_load_1_reg_9850 <= U_11_10_fu_694;
        U_11_11_load_1_reg_9855 <= U_11_11_fu_698;
        U_11_3_load_1_reg_9815 <= U_11_3_fu_666;
        U_11_4_load_1_reg_9820 <= U_11_4_fu_670;
        U_11_5_load_1_reg_9825 <= U_11_5_fu_674;
        U_11_6_load_1_reg_9830 <= U_11_6_fu_678;
        U_11_7_load_1_reg_9835 <= U_11_7_fu_682;
        U_11_8_load_1_reg_9840 <= U_11_8_fu_686;
        U_11_9_load_1_reg_9845 <= U_11_9_fu_690;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & ((((((tmp_2_fu_4166_p1 == 4'd14) & (exitcond2_fu_4154_p2 == 1'd0)) | ((tmp_2_fu_4166_p1 == 4'd15) & (exitcond2_fu_4154_p2 == 1'd0))) | ((tmp_2_fu_4166_p1 == 4'd13) & (exitcond2_fu_4154_p2 == 1'd0))) | ((tmp_2_fu_4166_p1 == 4'd12) & (exitcond2_fu_4154_p2 == 1'd0))) | ((tmp_2_fu_4166_p1 == 4'd11) & (exitcond2_fu_4154_p2 == 1'd0))))) begin
        U_11_11_fu_698 <= U_0_fu_4170_p14;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_fu_4166_p1 == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_fu_4154_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        U_11_1_fu_658 <= U_0_fu_4170_p14;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_fu_4166_p1 == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_fu_4154_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        U_11_2_fu_662 <= U_0_fu_4170_p14;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_fu_4166_p1 == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_fu_4154_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        U_11_3_fu_666 <= U_0_fu_4170_p14;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_fu_4166_p1 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_fu_4154_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        U_11_4_fu_670 <= U_0_fu_4170_p14;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_fu_4166_p1 == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_fu_4154_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        U_11_5_fu_674 <= U_0_fu_4170_p14;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_fu_4166_p1 == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_fu_4154_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        U_11_6_fu_678 <= U_0_fu_4170_p14;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_fu_4166_p1 == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_fu_4154_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        U_11_7_fu_682 <= U_0_fu_4170_p14;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_fu_4166_p1 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_fu_4154_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        U_11_8_fu_686 <= U_0_fu_4170_p14;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_fu_4166_p1 == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_fu_4154_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        U_11_9_fu_690 <= U_0_fu_4170_p14;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_fu_4166_p1 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond2_fu_4154_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        U_11_fu_654 <= U_0_fu_4170_p14;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_39_fu_4308_p2 == 1'd1) & (tmp_89_fu_4300_p3 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        V_Gen_a_load_0_phi_reg_9385 <= V_Gen_a_load_0_phi_fu_4619_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_48_s_fu_6210_p2 == 1'd1) & (tmp_44_s_fu_6204_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        V_Gen_a_load_10_phi_reg_9557 <= V_Gen_a_load_10_phi_fu_6367_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_48_10_fu_6380_p2 == 1'd1) & (tmp_44_2_fu_6374_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        V_Gen_a_load_11_phi_reg_9579 <= V_Gen_a_load_11_phi_fu_6537_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_52_s_fu_6216_p2 == 1'd1) & (tmp_48_s_fu_6210_p2 == 1'd0) & (tmp_44_s_fu_6204_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        V_Gen_a_load_1_10_ph_reg_9552 <= V_Gen_a_load_1_10_ph_fu_6291_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_52_10_fu_6386_p2 == 1'd1) & (tmp_48_10_fu_6380_p2 == 1'd0) & (tmp_44_2_fu_6374_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        V_Gen_a_load_1_11_ph_reg_9574 <= V_Gen_a_load_1_11_ph_fu_6461_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_52_4_fu_5186_p2 == 1'd1) & (tmp_48_4_fu_5180_p2 == 1'd0) & (icmp1_fu_5108_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        V_Gen_a_load_1_4_phi_reg_9420 <= V_Gen_a_load_1_4_phi_fu_5261_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_52_5_fu_5356_p2 == 1'd1) & (tmp_48_5_fu_5350_p2 == 1'd0) & (tmp_44_5_fu_5344_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        V_Gen_a_load_1_5_phi_reg_9442 <= V_Gen_a_load_1_5_phi_fu_5431_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_52_6_fu_5526_p2 == 1'd1) & (tmp_48_6_fu_5520_p2 == 1'd0) & (tmp_44_6_fu_5514_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        V_Gen_a_load_1_6_phi_reg_9464 <= V_Gen_a_load_1_6_phi_fu_5601_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_52_7_fu_5696_p2 == 1'd1) & (tmp_48_7_fu_5690_p2 == 1'd0) & (tmp_44_7_fu_5684_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        V_Gen_a_load_1_7_phi_reg_9486 <= V_Gen_a_load_1_7_phi_fu_5771_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_52_8_fu_5876_p2 == 1'd1) & (tmp_48_8_fu_5870_p2 == 1'd0) & (icmp2_fu_5864_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        V_Gen_a_load_1_8_phi_reg_9508 <= V_Gen_a_load_1_8_phi_fu_5951_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_52_9_fu_6046_p2 == 1'd1) & (tmp_48_9_fu_6040_p2 == 1'd0) & (tmp_44_9_fu_6034_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        V_Gen_a_load_1_9_phi_reg_9530 <= V_Gen_a_load_1_9_phi_fu_6121_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_48_4_fu_5180_p2 == 1'd1) & (icmp1_fu_5108_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        V_Gen_a_load_4_phi_reg_9425 <= V_Gen_a_load_4_phi_fu_5337_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_48_5_fu_5350_p2 == 1'd1) & (tmp_44_5_fu_5344_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        V_Gen_a_load_5_phi_reg_9447 <= V_Gen_a_load_5_phi_fu_5507_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_48_6_fu_5520_p2 == 1'd1) & (tmp_44_6_fu_5514_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        V_Gen_a_load_6_phi_reg_9469 <= V_Gen_a_load_6_phi_fu_5677_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_48_7_fu_5690_p2 == 1'd1) & (tmp_44_7_fu_5684_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        V_Gen_a_load_7_phi_reg_9491 <= V_Gen_a_load_7_phi_fu_5847_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_48_8_fu_5870_p2 == 1'd1) & (icmp2_fu_5864_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        V_Gen_a_load_8_phi_reg_9513 <= V_Gen_a_load_8_phi_fu_6027_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_48_9_fu_6040_p2 == 1'd1) & (tmp_44_9_fu_6034_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        V_Gen_a_load_9_phi_reg_9535 <= V_Gen_a_load_9_phi_fu_6197_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage61) & (1'b0 == ap_block_pp0_stage61_11001))) begin
        ap_phi_reg_pp0_iter1_switch_point_0_4_reg_2990 <= ap_phi_reg_pp0_iter0_switch_point_0_4_reg_2990;
        ap_phi_reg_pp0_iter1_switch_point_1_4_reg_2911 <= ap_phi_reg_pp0_iter0_switch_point_1_4_reg_2911;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        dist_array_0_1_reg_8912 <= dist_array_0_1_fu_3392_p3;
        dist_array_0_fu_506 <= dist_array_0_1_fu_3392_p3;
        dist_array_10_1_reg_8962 <= dist_array_10_1_fu_3832_p3;
        dist_array_10_fu_546 <= dist_array_10_1_fu_3832_p3;
        dist_array_11_1_reg_8967 <= dist_array_11_1_fu_3920_p3;
        dist_array_11_fu_550 <= dist_array_11_1_fu_3920_p3;
        dist_array_1_1_reg_8917 <= dist_array_1_1_fu_3472_p3;
        dist_array_1_fu_510 <= dist_array_1_1_fu_3472_p3;
        dist_array_2_1_reg_8922 <= dist_array_2_1_fu_3544_p3;
        dist_array_2_fu_514 <= dist_array_2_1_fu_3544_p3;
        dist_array_3_1_reg_8927 <= dist_array_3_1_fu_3608_p3;
        dist_array_3_fu_518 <= dist_array_3_1_fu_3608_p3;
        dist_array_4_1_reg_8932 <= dist_array_4_1_fu_3664_p3;
        dist_array_4_fu_522 <= dist_array_4_1_fu_3664_p3;
        dist_array_5_1_reg_8937 <= dist_array_5_1_fu_3712_p3;
        dist_array_5_fu_526 <= dist_array_5_1_fu_3712_p3;
        dist_array_6_1_reg_8942 <= dist_array_6_1_fu_3752_p3;
        dist_array_6_fu_530 <= dist_array_6_1_fu_3752_p3;
        dist_array_7_1_reg_8947 <= dist_array_7_1_fu_3784_p3;
        dist_array_7_fu_534 <= dist_array_7_1_fu_3784_p3;
        dist_array_8_1_reg_8952 <= dist_array_8_1_fu_3808_p3;
        dist_array_8_fu_538 <= dist_array_8_1_fu_3808_p3;
        dist_array_9_1_reg_8957 <= dist_array_9_1_fu_3824_p3;
        dist_array_9_fu_542 <= dist_array_9_1_fu_3824_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        dist_matmul_3_1_reg_9602 <= dist_matmul_3_1_fu_6606_p3;
        icmp_reg_9610 <= icmp_fu_6623_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001))) begin
        dist_matmul_3_2_reg_9617 <= dist_matmul_3_2_fu_6684_p3;
        tmp_44_3_reg_9625 <= tmp_44_3_fu_6690_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        dist_matmul_3_3_reg_9632 <= dist_matmul_3_3_fu_6751_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        dist_matmul_3_reg_1910 <= ap_phi_reg_pp0_iter0_dist_matmul_3_reg_1910;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond2_reg_9339 <= exitcond2_fu_4154_p2;
        exitcond2_reg_9339_pp0_iter1_reg <= exitcond2_reg_9339;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        i_reg_9343 <= i_fu_4160_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage61) & (1'b0 == ap_block_pp0_stage61_11001))) begin
        icmp10_reg_9763 <= icmp10_fu_7273_p2;
        icmp11_reg_9773 <= icmp11_fu_7311_p2;
        icmp12_reg_9784 <= icmp12_fu_7349_p2;
        newSel4_reg_9800[1 : 0] <= newSel4_fu_7402_p3[1 : 0];
        newSel5_reg_9805 <= newSel5_fu_7410_p3;
        or_cond2_reg_9795 <= or_cond2_fu_7371_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        icmp1_reg_9408 <= icmp1_fu_5108_p2;
        icmp2_reg_9496 <= icmp2_fu_5864_p2;
        tmp_133_reg_9390 <= tmp_133_fu_4636_p146;
        tmp_134_reg_9396 <= tmp_134_fu_4792_p146;
        tmp_135_reg_9402 <= tmp_135_fu_4948_p146;
        tmp_44_2_reg_9562 <= tmp_44_2_fu_6374_p2;
        tmp_44_5_reg_9430 <= tmp_44_5_fu_5344_p2;
        tmp_44_6_reg_9452 <= tmp_44_6_fu_5514_p2;
        tmp_44_7_reg_9474 <= tmp_44_7_fu_5684_p2;
        tmp_44_9_reg_9518 <= tmp_44_9_fu_6034_p2;
        tmp_44_s_reg_9540 <= tmp_44_s_fu_6204_p2;
        tmp_89_reg_9368 <= level_reg_1887[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001))) begin
        icmp3_reg_9689 <= icmp3_fu_7010_p2;
        icmp4_reg_9699 <= icmp4_fu_7048_p2;
        icmp5_reg_9709 <= icmp5_fu_7086_p2;
        icmp6_reg_9720 <= icmp6_fu_7124_p2;
        icmp7_reg_9735 <= icmp7_fu_7162_p2;
        switch_point_7_3_reg_9730 <= switch_point_7_3_fu_7144_p3;
        tmp_317_reg_9649 <= tmp_317_fu_6900_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ll_1_reg_9111 <= ll_1_fu_4036_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage59_11001) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage59) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage53_11001) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage53) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_3197 <= grp_fu_3069_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001))) begin
        switch_point_10_6_reg_9704 <= switch_point_10_6_fu_7060_p3;
        switch_point_11_4_reg_9694 <= switch_point_11_4_fu_7022_p3;
        switch_point_8_6_reg_9725 <= switch_point_8_6_fu_7136_p3;
        switch_point_9_6_reg_9715 <= switch_point_9_6_fu_7098_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage61) & (1'b0 == ap_block_pp0_stage61_11001))) begin
        switch_point_2_6_reg_9790 <= switch_point_2_6_fu_7355_p3;
        switch_point_3_6_reg_9779 <= switch_point_3_6_fu_7323_p3;
        switch_point_4_6_reg_9768 <= switch_point_4_6_fu_7285_p3;
        switch_point_5_6_reg_9758 <= switch_point_5_6_fu_7247_p3;
        switch_point_6_6_reg_9753 <= switch_point_6_6_fu_7209_p3;
        switch_point_7_6_reg_9748 <= switch_point_7_6_fu_7174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage55) & (1'b0 == ap_block_pp0_stage55_11001))) begin
        tmp_31_reg_9639 <= grp_fu_3088_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        tmp_35_reg_9584 <= grp_fu_3099_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_317_fu_6900_p2 == 1'd1) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001))) begin
        tmp_38_reg_9664 <= tmp_38_fu_6916_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_89_fu_4300_p3 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_39_reg_9372 <= tmp_39_fu_4308_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        tmp_44_1_reg_9595 <= tmp_44_1_fu_6544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_44_2_fu_6374_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_48_10_reg_9566 <= tmp_48_10_fu_6380_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp1_fu_5108_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_48_4_reg_9412 <= tmp_48_4_fu_5180_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_44_5_fu_5344_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_48_5_reg_9434 <= tmp_48_5_fu_5350_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_44_6_fu_5514_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_48_6_reg_9456 <= tmp_48_6_fu_5520_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_44_7_fu_5684_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_48_7_reg_9478 <= tmp_48_7_fu_5690_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp2_fu_5864_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_48_8_reg_9500 <= tmp_48_8_fu_5870_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_44_9_fu_6034_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_48_9_reg_9522 <= tmp_48_9_fu_6040_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_44_s_fu_6204_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_48_s_reg_9544 <= tmp_48_s_fu_6210_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_48_10_fu_6380_p2 == 1'd0) & (tmp_44_2_fu_6374_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_52_10_reg_9570 <= tmp_52_10_fu_6386_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_48_4_fu_5180_p2 == 1'd0) & (icmp1_fu_5108_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_52_4_reg_9416 <= tmp_52_4_fu_5186_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_48_5_fu_5350_p2 == 1'd0) & (tmp_44_5_fu_5344_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_52_5_reg_9438 <= tmp_52_5_fu_5356_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_48_6_fu_5520_p2 == 1'd0) & (tmp_44_6_fu_5514_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_52_6_reg_9460 <= tmp_52_6_fu_5526_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_48_7_fu_5690_p2 == 1'd0) & (tmp_44_7_fu_5684_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_52_7_reg_9482 <= tmp_52_7_fu_5696_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_48_8_fu_5870_p2 == 1'd0) & (icmp2_fu_5864_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_52_8_reg_9504 <= tmp_52_8_fu_5876_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_48_9_fu_6040_p2 == 1'd0) & (tmp_44_9_fu_6034_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_52_9_reg_9526 <= tmp_52_9_fu_6046_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_48_s_fu_6210_p2 == 1'd0) & (tmp_44_s_fu_6204_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_52_s_reg_9548 <= tmp_52_s_fu_6216_p2;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            U_opt_address0 = 64'd11;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            U_opt_address0 = 64'd10;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            U_opt_address0 = 64'd9;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            U_opt_address0 = 64'd8;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            U_opt_address0 = 64'd7;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            U_opt_address0 = 64'd6;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            U_opt_address0 = 64'd5;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            U_opt_address0 = 64'd4;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            U_opt_address0 = 64'd3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            U_opt_address0 = 64'd2;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            U_opt_address0 = 64'd1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            U_opt_address0 = 64'd0;
        end else begin
            U_opt_address0 = 'bx;
        end
    end else begin
        U_opt_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        U_opt_ce0 = 1'b1;
    end else begin
        U_opt_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (tmp_38_reg_9664 == 1'd1) & (tmp_317_reg_9649 == 1'd1) & (exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_38_reg_9664 == 1'd1) & (tmp_317_reg_9649 == 1'd1) & (exitcond2_reg_9339_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_38_reg_9664 == 1'd1) & (tmp_317_reg_9649 == 1'd1) & (exitcond2_reg_9339_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_38_reg_9664 == 1'd1) & (tmp_317_reg_9649 == 1'd1) & (exitcond2_reg_9339_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_38_reg_9664 == 1'd1) & (tmp_317_reg_9649 == 1'd1) & (exitcond2_reg_9339_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_38_reg_9664 == 1'd1) & (tmp_317_reg_9649 == 1'd1) & (exitcond2_reg_9339_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_38_reg_9664 == 1'd1) & (tmp_317_reg_9649 == 1'd1) & (exitcond2_reg_9339_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((tmp_38_reg_9664 == 1'd1) & (tmp_317_reg_9649 == 1'd1) & (exitcond2_reg_9339_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_38_reg_9664 == 1'd1) & (tmp_317_reg_9649 == 1'd1) & (exitcond2_reg_9339_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((tmp_38_reg_9664 == 1'd1) & (tmp_317_reg_9649 == 1'd1) & (exitcond2_reg_9339_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((tmp_38_reg_9664 == 1'd1) & (tmp_317_reg_9649 == 1'd1) & (exitcond2_reg_9339_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((tmp_38_reg_9664 == 1'd1) & (tmp_317_reg_9649 == 1'd1) & (exitcond2_reg_9339_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        U_opt_we0 = 1'b1;
    end else begin
        U_opt_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond2_fu_4154_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state79) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_i1_phi_fu_1903_p4 = i_reg_9343;
    end else begin
        ap_phi_mux_i1_phi_fu_1903_p4 = i1_reg_1899;
    end
end

always @ (*) begin
    if (((exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_level_phi_fu_1891_p4 = newSel7_fu_7539_p3;
    end else begin
        ap_phi_mux_level_phi_fu_1891_p4 = level_reg_1887;
    end
end

always @ (*) begin
    if (((exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_switch_point_0_s_phi_fu_1880_p4 = switch_point_0_3_fu_7461_p3;
    end else begin
        ap_phi_mux_switch_point_0_s_phi_fu_1880_p4 = switch_point_0_s_reg_1877;
    end
end

always @ (*) begin
    if (((tmp_2_reg_9348 == 4'd10) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60))) begin
        ap_phi_mux_switch_point_10_5_phi_fu_2134_p50 = switch_point_0_5_fu_6906_p2;
    end else if ((((tmp_38_fu_6916_p2 == 1'd1) & (tmp_317_fu_6900_p2 == 1'd1) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd15) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd9) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd8) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd7) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd6) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd5) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd4) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd3) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd2) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd1) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | (~(tmp_2_reg_9348 == 4'd15) & ~(tmp_2_reg_9348 == 4'd9) & ~(tmp_2_reg_9348 == 4'd8) & ~(tmp_2_reg_9348 == 4'd7) & ~(tmp_2_reg_9348 == 4'd6) & ~(tmp_2_reg_9348 == 4'd5) & ~(tmp_2_reg_9348 == 4'd4) & ~(tmp_2_reg_9348 == 4'd3) & ~(tmp_2_reg_9348 == 4'd2) & ~(tmp_2_reg_9348 == 4'd1) & ~(tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd9) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd8) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd7) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd6) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd5) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd4) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd3) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd2) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd1) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | (~(tmp_2_reg_9348 == 4'd10) & ~(tmp_2_reg_9348 == 4'd9) & ~(tmp_2_reg_9348 == 4'd8) & ~(tmp_2_reg_9348 == 4'd7) & ~(tmp_2_reg_9348 == 4'd6) & ~(tmp_2_reg_9348 == 4'd5) & ~(tmp_2_reg_9348 == 4'd4) & ~(tmp_2_reg_9348 == 4'd3) & ~(tmp_2_reg_9348 == 4'd2) & ~(tmp_2_reg_9348 == 4'd1) & ~(tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)))) begin
        ap_phi_mux_switch_point_10_5_phi_fu_2134_p50 = switch_point_10_s_reg_1777;
    end else begin
        ap_phi_mux_switch_point_10_5_phi_fu_2134_p50 = ap_phi_reg_pp0_iter0_switch_point_10_5_reg_2131;
    end
end

always @ (*) begin
    if (((exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_switch_point_10_s_phi_fu_1780_p4 = switch_point_10_6_reg_9704;
    end else begin
        ap_phi_mux_switch_point_10_s_phi_fu_1780_p4 = switch_point_10_s_reg_1777;
    end
end

always @ (*) begin
    if (((tmp_38_fu_6916_p2 == 1'd1) & (tmp_317_fu_6900_p2 == 1'd1) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60))) begin
        ap_phi_mux_switch_point_11_5_phi_fu_2056_p50 = switch_point_11_1_fu_6988_p2;
    end else if ((~(tmp_2_reg_9348 == 4'd10) & ~(tmp_2_reg_9348 == 4'd9) & ~(tmp_2_reg_9348 == 4'd8) & ~(tmp_2_reg_9348 == 4'd7) & ~(tmp_2_reg_9348 == 4'd6) & ~(tmp_2_reg_9348 == 4'd5) & ~(tmp_2_reg_9348 == 4'd4) & ~(tmp_2_reg_9348 == 4'd3) & ~(tmp_2_reg_9348 == 4'd2) & ~(tmp_2_reg_9348 == 4'd1) & ~(tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60))) begin
        ap_phi_mux_switch_point_11_5_phi_fu_2056_p50 = switch_point_0_5_fu_6906_p2;
    end else if ((((tmp_2_reg_9348 == 4'd15) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd9) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd8) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd7) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd6) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd5) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd4) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd3) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd2) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd1) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | (~(tmp_2_reg_9348 == 4'd15) & ~(tmp_2_reg_9348 == 4'd9) & ~(tmp_2_reg_9348 == 4'd8) & ~(tmp_2_reg_9348 == 4'd7) & ~(tmp_2_reg_9348 == 4'd6) & ~(tmp_2_reg_9348 == 4'd5) & ~(tmp_2_reg_9348 == 4'd4) & ~(tmp_2_reg_9348 == 4'd3) & ~(tmp_2_reg_9348 == 4'd2) & ~(tmp_2_reg_9348 == 4'd1) & ~(tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd10) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd9) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd8) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd7) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd6) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd5) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd4) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd3) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd2) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd1) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)))) begin
        ap_phi_mux_switch_point_11_5_phi_fu_2056_p50 = switch_point_11_s_reg_1767;
    end else begin
        ap_phi_mux_switch_point_11_5_phi_fu_2056_p50 = ap_phi_reg_pp0_iter0_switch_point_11_5_reg_2053;
    end
end

always @ (*) begin
    if (((exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_switch_point_11_s_phi_fu_1770_p4 = switch_point_11_4_reg_9694;
    end else begin
        ap_phi_mux_switch_point_11_s_phi_fu_1770_p4 = switch_point_11_s_reg_1767;
    end
end

always @ (*) begin
    if (((exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_switch_point_1_s_phi_fu_1870_p4 = switch_point_1_6_fu_7453_p3;
    end else begin
        ap_phi_mux_switch_point_1_s_phi_fu_1870_p4 = switch_point_1_s_reg_1867;
    end
end

always @ (*) begin
    if (((exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_switch_point_2_s_phi_fu_1860_p4 = switch_point_2_6_reg_9790;
    end else begin
        ap_phi_mux_switch_point_2_s_phi_fu_1860_p4 = switch_point_2_s_reg_1857;
    end
end

always @ (*) begin
    if (((exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_switch_point_3_s_phi_fu_1850_p4 = switch_point_3_6_reg_9779;
    end else begin
        ap_phi_mux_switch_point_3_s_phi_fu_1850_p4 = switch_point_3_s_reg_1847;
    end
end

always @ (*) begin
    if (((exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_switch_point_4_s_phi_fu_1840_p4 = switch_point_4_6_reg_9768;
    end else begin
        ap_phi_mux_switch_point_4_s_phi_fu_1840_p4 = switch_point_4_s_reg_1837;
    end
end

always @ (*) begin
    if (((exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_switch_point_5_s_phi_fu_1830_p4 = switch_point_5_6_reg_9758;
    end else begin
        ap_phi_mux_switch_point_5_s_phi_fu_1830_p4 = switch_point_5_s_reg_1827;
    end
end

always @ (*) begin
    if (((exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_switch_point_6_s_phi_fu_1820_p4 = switch_point_6_6_reg_9753;
    end else begin
        ap_phi_mux_switch_point_6_s_phi_fu_1820_p4 = switch_point_6_s_reg_1817;
    end
end

always @ (*) begin
    if (((tmp_2_reg_9348 == 4'd7) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60))) begin
        ap_phi_mux_switch_point_7_4_phi_fu_2371_p50 = switch_point_0_5_fu_6906_p2;
    end else if ((((tmp_38_fu_6916_p2 == 1'd1) & (tmp_317_fu_6900_p2 == 1'd1) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd15) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd9) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd8) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd7) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd6) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd5) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd4) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd3) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd2) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd1) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | (~(tmp_2_reg_9348 == 4'd15) & ~(tmp_2_reg_9348 == 4'd9) & ~(tmp_2_reg_9348 == 4'd8) & ~(tmp_2_reg_9348 == 4'd7) & ~(tmp_2_reg_9348 == 4'd6) & ~(tmp_2_reg_9348 == 4'd5) & ~(tmp_2_reg_9348 == 4'd4) & ~(tmp_2_reg_9348 == 4'd3) & ~(tmp_2_reg_9348 == 4'd2) & ~(tmp_2_reg_9348 == 4'd1) & ~(tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd10) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd9) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd8) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd6) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd5) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd4) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd3) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd2) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd1) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | (~(tmp_2_reg_9348 == 4'd10) & ~(tmp_2_reg_9348 == 4'd9) & ~(tmp_2_reg_9348 == 4'd8) & ~(tmp_2_reg_9348 == 4'd7) & ~(tmp_2_reg_9348 == 4'd6) & ~(tmp_2_reg_9348 == 4'd5) & ~(tmp_2_reg_9348 == 4'd4) & ~(tmp_2_reg_9348 == 4'd3) & ~(tmp_2_reg_9348 == 4'd2) & ~(tmp_2_reg_9348 == 4'd1) & ~(tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)))) begin
        ap_phi_mux_switch_point_7_4_phi_fu_2371_p50 = switch_point_7_s_reg_1807;
    end else begin
        ap_phi_mux_switch_point_7_4_phi_fu_2371_p50 = ap_phi_reg_pp0_iter0_switch_point_7_4_reg_2368;
    end
end

always @ (*) begin
    if (((exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_switch_point_7_s_phi_fu_1810_p4 = switch_point_7_6_reg_9748;
    end else begin
        ap_phi_mux_switch_point_7_s_phi_fu_1810_p4 = switch_point_7_s_reg_1807;
    end
end

always @ (*) begin
    if (((tmp_2_reg_9348 == 4'd8) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60))) begin
        ap_phi_mux_switch_point_8_4_phi_fu_2292_p50 = switch_point_0_5_fu_6906_p2;
    end else if ((((tmp_38_fu_6916_p2 == 1'd1) & (tmp_317_fu_6900_p2 == 1'd1) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd15) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd9) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd8) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd7) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd6) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd5) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd4) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd3) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd2) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd1) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | (~(tmp_2_reg_9348 == 4'd15) & ~(tmp_2_reg_9348 == 4'd9) & ~(tmp_2_reg_9348 == 4'd8) & ~(tmp_2_reg_9348 == 4'd7) & ~(tmp_2_reg_9348 == 4'd6) & ~(tmp_2_reg_9348 == 4'd5) & ~(tmp_2_reg_9348 == 4'd4) & ~(tmp_2_reg_9348 == 4'd3) & ~(tmp_2_reg_9348 == 4'd2) & ~(tmp_2_reg_9348 == 4'd1) & ~(tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd10) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd9) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd7) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd6) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd5) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd4) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd3) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd2) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd1) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | (~(tmp_2_reg_9348 == 4'd10) & ~(tmp_2_reg_9348 == 4'd9) & ~(tmp_2_reg_9348 == 4'd8) & ~(tmp_2_reg_9348 == 4'd7) & ~(tmp_2_reg_9348 == 4'd6) & ~(tmp_2_reg_9348 == 4'd5) & ~(tmp_2_reg_9348 == 4'd4) & ~(tmp_2_reg_9348 == 4'd3) & ~(tmp_2_reg_9348 == 4'd2) & ~(tmp_2_reg_9348 == 4'd1) & ~(tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)))) begin
        ap_phi_mux_switch_point_8_4_phi_fu_2292_p50 = switch_point_8_s_reg_1797;
    end else begin
        ap_phi_mux_switch_point_8_4_phi_fu_2292_p50 = ap_phi_reg_pp0_iter0_switch_point_8_4_reg_2289;
    end
end

always @ (*) begin
    if (((exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_switch_point_8_s_phi_fu_1800_p4 = switch_point_8_6_reg_9725;
    end else begin
        ap_phi_mux_switch_point_8_s_phi_fu_1800_p4 = switch_point_8_s_reg_1797;
    end
end

always @ (*) begin
    if (((tmp_2_reg_9348 == 4'd9) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60))) begin
        ap_phi_mux_switch_point_9_4_phi_fu_2213_p50 = switch_point_0_5_fu_6906_p2;
    end else if ((((tmp_38_fu_6916_p2 == 1'd1) & (tmp_317_fu_6900_p2 == 1'd1) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd15) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd9) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd8) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd7) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd6) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd5) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd4) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd3) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd2) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd1) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | (~(tmp_2_reg_9348 == 4'd15) & ~(tmp_2_reg_9348 == 4'd9) & ~(tmp_2_reg_9348 == 4'd8) & ~(tmp_2_reg_9348 == 4'd7) & ~(tmp_2_reg_9348 == 4'd6) & ~(tmp_2_reg_9348 == 4'd5) & ~(tmp_2_reg_9348 == 4'd4) & ~(tmp_2_reg_9348 == 4'd3) & ~(tmp_2_reg_9348 == 4'd2) & ~(tmp_2_reg_9348 == 4'd1) & ~(tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd1) & (tmp_38_fu_6916_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd10) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd8) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd7) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd6) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd5) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd4) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd3) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd2) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd1) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | (~(tmp_2_reg_9348 == 4'd10) & ~(tmp_2_reg_9348 == 4'd9) & ~(tmp_2_reg_9348 == 4'd8) & ~(tmp_2_reg_9348 == 4'd7) & ~(tmp_2_reg_9348 == 4'd6) & ~(tmp_2_reg_9348 == 4'd5) & ~(tmp_2_reg_9348 == 4'd4) & ~(tmp_2_reg_9348 == 4'd3) & ~(tmp_2_reg_9348 == 4'd2) & ~(tmp_2_reg_9348 == 4'd1) & ~(tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)) | ((tmp_2_reg_9348 == 4'd0) & (tmp_317_fu_6900_p2 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60)))) begin
        ap_phi_mux_switch_point_9_4_phi_fu_2213_p50 = switch_point_9_s_reg_1787;
    end else begin
        ap_phi_mux_switch_point_9_4_phi_fu_2213_p50 = ap_phi_reg_pp0_iter0_switch_point_9_4_reg_2210;
    end
end

always @ (*) begin
    if (((exitcond2_reg_9339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_switch_point_9_s_phi_fu_1790_p4 = switch_point_9_6_reg_9715;
    end else begin
        ap_phi_mux_switch_point_9_s_phi_fu_1790_p4 = switch_point_9_s_reg_1787;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage46_00001) & (tmp_52_10_reg_9570 == 1'd1) & (tmp_48_10_reg_9566 == 1'd0) & (tmp_44_2_reg_9562 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46)) | ((1'b0 == ap_block_pp0_stage42_00001) & (tmp_52_s_reg_9548 == 1'd1) & (tmp_48_s_reg_9544 == 1'd0) & (tmp_44_s_reg_9540 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage42)) | ((1'b0 == ap_block_pp0_stage38_00001) & (tmp_52_9_reg_9526 == 1'd1) & (tmp_48_9_reg_9522 == 1'd0) & (tmp_44_9_reg_9518 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage38)) | ((1'b0 == ap_block_pp0_stage34_00001) & (tmp_52_8_reg_9504 == 1'd1) & (tmp_48_8_reg_9500 == 1'd0) & (icmp2_reg_9496 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34)) | ((1'b0 == ap_block_pp0_stage30_00001) & (tmp_52_7_reg_9482 == 1'd1) & (tmp_48_7_reg_9478 == 1'd0) & (tmp_44_7_reg_9474 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage26_00001) & (tmp_52_6_reg_9460 == 1'd1) & (tmp_48_6_reg_9456 == 1'd0) & (tmp_44_6_reg_9452 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage22_00001) & (tmp_52_5_reg_9438 == 1'd1) & (tmp_48_5_reg_9434 == 1'd0) & (tmp_44_5_reg_9430 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage18_00001) & (tmp_52_4_reg_9416 == 1'd1) & (tmp_48_4_reg_9412 == 1'd0) & (icmp1_reg_9408 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage50_00001) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage50)))) begin
        grp_fu_3069_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage46_00001) & (tmp_48_10_reg_9566 == 1'd1) & (tmp_44_2_reg_9562 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46)) | ((1'b0 == ap_block_pp0_stage42_00001) & (tmp_48_s_reg_9544 == 1'd1) & (tmp_44_s_reg_9540 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage42)) | ((1'b0 == ap_block_pp0_stage38_00001) & (tmp_48_9_reg_9522 == 1'd1) & (tmp_44_9_reg_9518 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage38)) | ((1'b0 == ap_block_pp0_stage34_00001) & (tmp_48_8_reg_9500 == 1'd1) & (icmp2_reg_9496 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34)) | ((1'b0 == ap_block_pp0_stage30_00001) & (tmp_48_7_reg_9478 == 1'd1) & (tmp_44_7_reg_9474 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage26_00001) & (tmp_48_6_reg_9456 == 1'd1) & (tmp_44_6_reg_9452 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage22_00001) & (tmp_48_5_reg_9434 == 1'd1) & (tmp_44_5_reg_9430 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage18_00001) & (tmp_48_4_reg_9412 == 1'd1) & (icmp1_reg_9408 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14_00001) & (tmp_44_3_reg_9625 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_00001) & (icmp_reg_9610 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6_00001) & (tmp_44_1_reg_9595 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage56_00001) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage56)) | ((1'b0 == ap_block_pp0_stage2_00001) & (tmp_39_reg_9372 == 1'd1) & (tmp_89_reg_9368 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_3069_opcode = 2'd0;
    end else begin
        grp_fu_3069_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage56) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage56))) begin
        grp_fu_3069_p0 = tmp_31_reg_9639;
    end else if (((1'b0 == ap_block_pp0_stage50) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage50))) begin
        grp_fu_3069_p0 = tmp_307_reg_9358;
    end else if ((((tmp_48_10_reg_9566 == 1'd1) & (tmp_44_2_reg_9562 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b0 == ap_block_pp0_stage46) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46)) | ((tmp_52_10_reg_9570 == 1'd1) & (tmp_48_10_reg_9566 == 1'd0) & (tmp_44_2_reg_9562 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b0 == ap_block_pp0_stage46) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46)))) begin
        grp_fu_3069_p0 = ap_phi_reg_pp0_iter0_dist_matmul_3_s_reg_2021;
    end else if ((((tmp_48_s_reg_9544 == 1'd1) & (tmp_44_s_reg_9540 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b0 == ap_block_pp0_stage42) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage42)) | ((tmp_52_s_reg_9548 == 1'd1) & (tmp_48_s_reg_9544 == 1'd0) & (tmp_44_s_reg_9540 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b0 == ap_block_pp0_stage42) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage42)))) begin
        grp_fu_3069_p0 = ap_phi_reg_pp0_iter0_dist_matmul_3_9_reg_2005;
    end else if ((((tmp_48_9_reg_9522 == 1'd1) & (tmp_44_9_reg_9518 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b0 == ap_block_pp0_stage38) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage38)) | ((tmp_52_9_reg_9526 == 1'd1) & (tmp_48_9_reg_9522 == 1'd0) & (tmp_44_9_reg_9518 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b0 == ap_block_pp0_stage38) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage38)))) begin
        grp_fu_3069_p0 = ap_phi_reg_pp0_iter0_dist_matmul_3_8_reg_1989;
    end else if ((((tmp_48_8_reg_9500 == 1'd1) & (icmp2_reg_9496 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b0 == ap_block_pp0_stage34) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34)) | ((tmp_52_8_reg_9504 == 1'd1) & (tmp_48_8_reg_9500 == 1'd0) & (icmp2_reg_9496 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b0 == ap_block_pp0_stage34) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34)))) begin
        grp_fu_3069_p0 = ap_phi_reg_pp0_iter0_dist_matmul_3_7_reg_1973;
    end else if ((((tmp_48_7_reg_9478 == 1'd1) & (tmp_44_7_reg_9474 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((tmp_52_7_reg_9482 == 1'd1) & (tmp_48_7_reg_9478 == 1'd0) & (tmp_44_7_reg_9474 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)))) begin
        grp_fu_3069_p0 = ap_phi_reg_pp0_iter0_dist_matmul_3_6_reg_1957;
    end else if ((((tmp_48_6_reg_9456 == 1'd1) & (tmp_44_6_reg_9452 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((tmp_52_6_reg_9460 == 1'd1) & (tmp_48_6_reg_9456 == 1'd0) & (tmp_44_6_reg_9452 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)))) begin
        grp_fu_3069_p0 = ap_phi_reg_pp0_iter0_dist_matmul_3_5_reg_1941;
    end else if ((((tmp_48_5_reg_9434 == 1'd1) & (tmp_44_5_reg_9430 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((tmp_52_5_reg_9438 == 1'd1) & (tmp_48_5_reg_9434 == 1'd0) & (tmp_44_5_reg_9430 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)))) begin
        grp_fu_3069_p0 = ap_phi_reg_pp0_iter0_dist_matmul_3_4_reg_1927;
    end else if ((((tmp_48_4_reg_9412 == 1'd1) & (icmp1_reg_9408 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((tmp_52_4_reg_9416 == 1'd1) & (tmp_48_4_reg_9412 == 1'd0) & (icmp1_reg_9408 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)))) begin
        grp_fu_3069_p0 = dist_matmul_3_3_reg_9632;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_3069_p0 = dist_matmul_3_2_reg_9617;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_3069_p0 = dist_matmul_3_1_reg_9602;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_3069_p0 = ap_phi_reg_pp0_iter0_dist_matmul_3_reg_1910;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3069_p0 = V_Gen_a_load_0_phi_reg_9385;
    end else begin
        grp_fu_3069_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage56) & (1'b1 == ap_CS_fsm_pp0_stage56))) begin
            grp_fu_3069_p1 = tmp_308_fu_6793_p14;
        end else if (((1'b0 == ap_block_pp0_stage50) & (1'b1 == ap_CS_fsm_pp0_stage50))) begin
            grp_fu_3069_p1 = ap_phi_reg_pp0_iter0_dist_matmul_3_10_reg_2037;
        end else if ((1'b1 == ap_condition_5976)) begin
            grp_fu_3069_p1 = V_Gen_a_load_11_phi_reg_9579;
        end else if ((1'b1 == ap_condition_5972)) begin
            grp_fu_3069_p1 = V_Gen_a_load_1_11_ph_reg_9574;
        end else if ((1'b1 == ap_condition_5968)) begin
            grp_fu_3069_p1 = V_Gen_a_load_10_phi_reg_9557;
        end else if ((1'b1 == ap_condition_5964)) begin
            grp_fu_3069_p1 = V_Gen_a_load_1_10_ph_reg_9552;
        end else if ((1'b1 == ap_condition_5960)) begin
            grp_fu_3069_p1 = V_Gen_a_load_9_phi_reg_9535;
        end else if ((1'b1 == ap_condition_5956)) begin
            grp_fu_3069_p1 = V_Gen_a_load_1_9_phi_reg_9530;
        end else if ((1'b1 == ap_condition_5952)) begin
            grp_fu_3069_p1 = V_Gen_a_load_8_phi_reg_9513;
        end else if ((1'b1 == ap_condition_5948)) begin
            grp_fu_3069_p1 = V_Gen_a_load_1_8_phi_reg_9508;
        end else if ((1'b1 == ap_condition_5944)) begin
            grp_fu_3069_p1 = V_Gen_a_load_7_phi_reg_9491;
        end else if ((1'b1 == ap_condition_5940)) begin
            grp_fu_3069_p1 = V_Gen_a_load_1_7_phi_reg_9486;
        end else if ((1'b1 == ap_condition_5936)) begin
            grp_fu_3069_p1 = V_Gen_a_load_6_phi_reg_9469;
        end else if ((1'b1 == ap_condition_5932)) begin
            grp_fu_3069_p1 = V_Gen_a_load_1_6_phi_reg_9464;
        end else if ((1'b1 == ap_condition_5928)) begin
            grp_fu_3069_p1 = V_Gen_a_load_5_phi_reg_9447;
        end else if ((1'b1 == ap_condition_5924)) begin
            grp_fu_3069_p1 = V_Gen_a_load_1_5_phi_reg_9442;
        end else if ((1'b1 == ap_condition_5920)) begin
            grp_fu_3069_p1 = V_Gen_a_load_4_phi_reg_9425;
        end else if ((1'b1 == ap_condition_5916)) begin
            grp_fu_3069_p1 = V_Gen_a_load_1_4_phi_reg_9420;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            grp_fu_3069_p1 = tmp_135_reg_9402;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_3069_p1 = tmp_134_reg_9396;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_3069_p1 = tmp_133_reg_9390;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_3069_p1 = 32'd0;
        end else begin
            grp_fu_3069_p1 = 'bx;
        end
    end else begin
        grp_fu_3069_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            grp_fu_3075_p0 = dist_matmul_3_2_reg_9617;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_3075_p0 = dist_matmul_3_1_reg_9602;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_3075_p0 = ap_phi_reg_pp0_iter0_dist_matmul_3_reg_1910;
        end else begin
            grp_fu_3075_p0 = 'bx;
        end
    end else begin
        grp_fu_3075_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            grp_fu_3075_p1 = tmp_135_reg_9402;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_3075_p1 = tmp_134_reg_9396;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_3075_p1 = tmp_133_reg_9390;
        end else begin
            grp_fu_3075_p1 = 'bx;
        end
    end else begin
        grp_fu_3075_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_3092_p0 = U_11_11_load_1_reg_9855;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_3092_p0 = U_11_10_load_1_reg_9850;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_3092_p0 = U_11_9_load_1_reg_9845;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_3092_p0 = U_11_8_load_1_reg_9840;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_3092_p0 = U_11_7_load_1_reg_9835;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_3092_p0 = U_11_6_load_1_reg_9830;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_3092_p0 = U_11_5_load_1_reg_9825;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_3092_p0 = U_11_4_load_1_reg_9820;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_3092_p0 = U_11_3_load_1_reg_9815;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_3092_p0 = U_11_2_fu_662;
    end else if (((1'b0 == ap_block_pp0_stage61) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage61))) begin
        grp_fu_3092_p0 = U_11_1_fu_658;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60))) begin
        grp_fu_3092_p0 = U_11_fu_654;
    end else begin
        grp_fu_3092_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60))) begin
            grp_fu_3096_p0 = reg_3197;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_3096_p0 = p_0_fu_602;
        end else begin
            grp_fu_3096_p0 = 'bx;
        end
    end else begin
        grp_fu_3096_p0 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_s_fu_3928_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((exitcond3_fu_4030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((exitcond2_fu_4154_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((exitcond2_fu_4154_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone)) & (1'b0 == ap_block_pp0_stage11_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((1'b0 == ap_block_pp0_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        ap_ST_fsm_pp0_stage27 : begin
            if ((1'b0 == ap_block_pp0_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end
        end
        ap_ST_fsm_pp0_stage28 : begin
            if ((1'b0 == ap_block_pp0_stage28_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end
        end
        ap_ST_fsm_pp0_stage29 : begin
            if ((1'b0 == ap_block_pp0_stage29_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end
        end
        ap_ST_fsm_pp0_stage30 : begin
            if ((1'b0 == ap_block_pp0_stage30_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end
        end
        ap_ST_fsm_pp0_stage31 : begin
            if ((1'b0 == ap_block_pp0_stage31_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end
        end
        ap_ST_fsm_pp0_stage32 : begin
            if ((1'b0 == ap_block_pp0_stage32_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage32;
            end
        end
        ap_ST_fsm_pp0_stage33 : begin
            if ((1'b0 == ap_block_pp0_stage33_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage33;
            end
        end
        ap_ST_fsm_pp0_stage34 : begin
            if ((1'b0 == ap_block_pp0_stage34_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage34;
            end
        end
        ap_ST_fsm_pp0_stage35 : begin
            if ((1'b0 == ap_block_pp0_stage35_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage35;
            end
        end
        ap_ST_fsm_pp0_stage36 : begin
            if ((1'b0 == ap_block_pp0_stage36_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage36;
            end
        end
        ap_ST_fsm_pp0_stage37 : begin
            if ((1'b0 == ap_block_pp0_stage37_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage37;
            end
        end
        ap_ST_fsm_pp0_stage38 : begin
            if ((1'b0 == ap_block_pp0_stage38_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage38;
            end
        end
        ap_ST_fsm_pp0_stage39 : begin
            if ((1'b0 == ap_block_pp0_stage39_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage39;
            end
        end
        ap_ST_fsm_pp0_stage40 : begin
            if ((1'b0 == ap_block_pp0_stage40_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage40;
            end
        end
        ap_ST_fsm_pp0_stage41 : begin
            if ((1'b0 == ap_block_pp0_stage41_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage41;
            end
        end
        ap_ST_fsm_pp0_stage42 : begin
            if ((1'b0 == ap_block_pp0_stage42_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage42;
            end
        end
        ap_ST_fsm_pp0_stage43 : begin
            if ((1'b0 == ap_block_pp0_stage43_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage43;
            end
        end
        ap_ST_fsm_pp0_stage44 : begin
            if ((1'b0 == ap_block_pp0_stage44_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage44;
            end
        end
        ap_ST_fsm_pp0_stage45 : begin
            if ((1'b0 == ap_block_pp0_stage45_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage45;
            end
        end
        ap_ST_fsm_pp0_stage46 : begin
            if ((1'b0 == ap_block_pp0_stage46_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage46;
            end
        end
        ap_ST_fsm_pp0_stage47 : begin
            if ((1'b0 == ap_block_pp0_stage47_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage47;
            end
        end
        ap_ST_fsm_pp0_stage48 : begin
            if ((1'b0 == ap_block_pp0_stage48_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage48;
            end
        end
        ap_ST_fsm_pp0_stage49 : begin
            if ((1'b0 == ap_block_pp0_stage49_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage49;
            end
        end
        ap_ST_fsm_pp0_stage50 : begin
            if ((1'b0 == ap_block_pp0_stage50_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage50;
            end
        end
        ap_ST_fsm_pp0_stage51 : begin
            if ((1'b0 == ap_block_pp0_stage51_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage51;
            end
        end
        ap_ST_fsm_pp0_stage52 : begin
            if ((1'b0 == ap_block_pp0_stage52_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage52;
            end
        end
        ap_ST_fsm_pp0_stage53 : begin
            if ((1'b0 == ap_block_pp0_stage53_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage54;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage53;
            end
        end
        ap_ST_fsm_pp0_stage54 : begin
            if ((1'b0 == ap_block_pp0_stage54_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage54;
            end
        end
        ap_ST_fsm_pp0_stage55 : begin
            if ((1'b0 == ap_block_pp0_stage55_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage55;
            end
        end
        ap_ST_fsm_pp0_stage56 : begin
            if ((1'b0 == ap_block_pp0_stage56_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage56;
            end
        end
        ap_ST_fsm_pp0_stage57 : begin
            if ((1'b0 == ap_block_pp0_stage57_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage58;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage57;
            end
        end
        ap_ST_fsm_pp0_stage58 : begin
            if ((1'b0 == ap_block_pp0_stage58_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage58;
            end
        end
        ap_ST_fsm_pp0_stage59 : begin
            if ((1'b0 == ap_block_pp0_stage59_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage60;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage59;
            end
        end
        ap_ST_fsm_pp0_stage60 : begin
            if ((1'b0 == ap_block_pp0_stage60_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage61;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage60;
            end
        end
        ap_ST_fsm_pp0_stage61 : begin
            if ((1'b0 == ap_block_pp0_stage61_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage61;
            end
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign U_opt_d0 = grp_fu_3092_p1;

assign V_Gen_a_load_0_phi_fu_4619_p3 = ((tmp_111_fu_4613_p2[0:0] === 1'b1) ? V_Gen_a_120_read : tmp_110_fu_4606_p3);

assign V_Gen_a_load_10_phi_fu_6367_p3 = ((tmp_146_fu_5174_p2[0:0] === 1'b1) ? V_Gen_a_130_read : tmp_276_fu_6360_p3);

assign V_Gen_a_load_11_phi_fu_6537_p3 = ((tmp_146_fu_5174_p2[0:0] === 1'b1) ? V_Gen_a_131_read : tmp_296_fu_6530_p3);

assign V_Gen_a_load_1_0_phi_fu_4459_p3 = ((tmp_132_fu_4453_p2[0:0] === 1'b1) ? V_Gen_a_120_read : tmp_131_fu_4446_p3);

assign V_Gen_a_load_1_10_ph_fu_6291_p3 = ((tmp_146_fu_5174_p2[0:0] === 1'b1) ? V_Gen_a_130_read : tmp_286_fu_6284_p3);

assign V_Gen_a_load_1_11_ph_fu_6461_p3 = ((tmp_146_fu_5174_p2[0:0] === 1'b1) ? V_Gen_a_131_read : tmp_306_fu_6454_p3);

assign V_Gen_a_load_1_4_phi_fu_5261_p3 = ((tmp_146_fu_5174_p2[0:0] === 1'b1) ? V_Gen_a_124_read : tmp_166_fu_5254_p3);

assign V_Gen_a_load_1_5_phi_fu_5431_p3 = ((tmp_146_fu_5174_p2[0:0] === 1'b1) ? V_Gen_a_125_read : tmp_186_fu_5424_p3);

assign V_Gen_a_load_1_6_phi_fu_5601_p3 = ((tmp_146_fu_5174_p2[0:0] === 1'b1) ? V_Gen_a_126_read : tmp_206_fu_5594_p3);

assign V_Gen_a_load_1_7_phi_fu_5771_p3 = ((tmp_146_fu_5174_p2[0:0] === 1'b1) ? V_Gen_a_127_read : tmp_226_fu_5764_p3);

assign V_Gen_a_load_1_8_phi_fu_5951_p3 = ((tmp_146_fu_5174_p2[0:0] === 1'b1) ? V_Gen_a_128_read : tmp_246_fu_5944_p3);

assign V_Gen_a_load_1_9_phi_fu_6121_p3 = ((tmp_146_fu_5174_p2[0:0] === 1'b1) ? V_Gen_a_129_read : tmp_266_fu_6114_p3);

assign V_Gen_a_load_4_phi_fu_5337_p3 = ((tmp_146_fu_5174_p2[0:0] === 1'b1) ? V_Gen_a_124_read : tmp_156_fu_5330_p3);

assign V_Gen_a_load_5_phi_fu_5507_p3 = ((tmp_146_fu_5174_p2[0:0] === 1'b1) ? V_Gen_a_125_read : tmp_176_fu_5500_p3);

assign V_Gen_a_load_6_phi_fu_5677_p3 = ((tmp_146_fu_5174_p2[0:0] === 1'b1) ? V_Gen_a_126_read : tmp_196_fu_5670_p3);

assign V_Gen_a_load_7_phi_fu_5847_p3 = ((tmp_146_fu_5174_p2[0:0] === 1'b1) ? V_Gen_a_127_read : tmp_216_fu_5840_p3);

assign V_Gen_a_load_8_phi_fu_6027_p3 = ((tmp_146_fu_5174_p2[0:0] === 1'b1) ? V_Gen_a_128_read : tmp_236_fu_6020_p3);

assign V_Gen_a_load_9_phi_fu_6197_p3 = ((tmp_146_fu_5174_p2[0:0] === 1'b1) ? V_Gen_a_129_read : tmp_256_fu_6190_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp0_stage29 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage30 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_pp0_stage33 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_pp0_stage34 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_pp0_stage37 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_pp0_stage38 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage41 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_pp0_stage42 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_pp0_stage45 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_pp0_stage46 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_pp0_stage49 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage50 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_pp0_stage53 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_pp0_stage54 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_pp0_stage55 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_pp0_stage56 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_pp0_stage59 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage60 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_pp0_stage61 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd66];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage32_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage33_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage33_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage34 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage34_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage34_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage34_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage35_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage36_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage37_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage37_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage38 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage38_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage38_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage38_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage39_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage40_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage41_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage41_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage42 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage42_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage42_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage42_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage43_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage44_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage45_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage45_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage46 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage46_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage46_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage46_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage47_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage48_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage49_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage49_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage50 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage50_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage50_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage50_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage51_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage52_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage53_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage53_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage54 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage54_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage55_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage55_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage56 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage56_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage56_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage56_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage57_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage58_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage59_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage59_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage60 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage60_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage60_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage60_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage61 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage61_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage61_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage21_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage22_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage23_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage24_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage25_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage26_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage27_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage28_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage29_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage30_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage31_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage32_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage33_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage34_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage35_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage36_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage37_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage38_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage39_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage40_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage41_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage42_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage43_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage44_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage45_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage46_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage47_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage48_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage49_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage50_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage51_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage52_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage53_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage54_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage55_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage56_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage57_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage58_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage59_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage60_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage61_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_5916 = ((tmp_52_4_reg_9416 == 1'd1) & (tmp_48_4_reg_9412 == 1'd0) & (icmp1_reg_9408 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18));
end

always @ (*) begin
    ap_condition_5920 = ((tmp_48_4_reg_9412 == 1'd1) & (icmp1_reg_9408 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18));
end

always @ (*) begin
    ap_condition_5924 = ((tmp_52_5_reg_9438 == 1'd1) & (tmp_48_5_reg_9434 == 1'd0) & (tmp_44_5_reg_9430 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22));
end

always @ (*) begin
    ap_condition_5928 = ((tmp_48_5_reg_9434 == 1'd1) & (tmp_44_5_reg_9430 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22));
end

always @ (*) begin
    ap_condition_5932 = ((tmp_52_6_reg_9460 == 1'd1) & (tmp_48_6_reg_9456 == 1'd0) & (tmp_44_6_reg_9452 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b0 == ap_block_pp0_stage26) & (1'b1 == ap_CS_fsm_pp0_stage26));
end

always @ (*) begin
    ap_condition_5936 = ((tmp_48_6_reg_9456 == 1'd1) & (tmp_44_6_reg_9452 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b0 == ap_block_pp0_stage26) & (1'b1 == ap_CS_fsm_pp0_stage26));
end

always @ (*) begin
    ap_condition_5940 = ((tmp_52_7_reg_9482 == 1'd1) & (tmp_48_7_reg_9478 == 1'd0) & (tmp_44_7_reg_9474 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b0 == ap_block_pp0_stage30) & (1'b1 == ap_CS_fsm_pp0_stage30));
end

always @ (*) begin
    ap_condition_5944 = ((tmp_48_7_reg_9478 == 1'd1) & (tmp_44_7_reg_9474 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b0 == ap_block_pp0_stage30) & (1'b1 == ap_CS_fsm_pp0_stage30));
end

always @ (*) begin
    ap_condition_5948 = ((tmp_52_8_reg_9504 == 1'd1) & (tmp_48_8_reg_9500 == 1'd0) & (icmp2_reg_9496 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b0 == ap_block_pp0_stage34) & (1'b1 == ap_CS_fsm_pp0_stage34));
end

always @ (*) begin
    ap_condition_5952 = ((tmp_48_8_reg_9500 == 1'd1) & (icmp2_reg_9496 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b0 == ap_block_pp0_stage34) & (1'b1 == ap_CS_fsm_pp0_stage34));
end

always @ (*) begin
    ap_condition_5956 = ((tmp_52_9_reg_9526 == 1'd1) & (tmp_48_9_reg_9522 == 1'd0) & (tmp_44_9_reg_9518 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b0 == ap_block_pp0_stage38) & (1'b1 == ap_CS_fsm_pp0_stage38));
end

always @ (*) begin
    ap_condition_5960 = ((tmp_48_9_reg_9522 == 1'd1) & (tmp_44_9_reg_9518 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b0 == ap_block_pp0_stage38) & (1'b1 == ap_CS_fsm_pp0_stage38));
end

always @ (*) begin
    ap_condition_5964 = ((tmp_52_s_reg_9548 == 1'd1) & (tmp_48_s_reg_9544 == 1'd0) & (tmp_44_s_reg_9540 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b0 == ap_block_pp0_stage42) & (1'b1 == ap_CS_fsm_pp0_stage42));
end

always @ (*) begin
    ap_condition_5968 = ((tmp_48_s_reg_9544 == 1'd1) & (tmp_44_s_reg_9540 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b0 == ap_block_pp0_stage42) & (1'b1 == ap_CS_fsm_pp0_stage42));
end

always @ (*) begin
    ap_condition_5972 = ((tmp_52_10_reg_9570 == 1'd1) & (tmp_48_10_reg_9566 == 1'd0) & (tmp_44_2_reg_9562 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b0 == ap_block_pp0_stage46) & (1'b1 == ap_CS_fsm_pp0_stage46));
end

always @ (*) begin
    ap_condition_5976 = ((tmp_48_10_reg_9566 == 1'd1) & (tmp_44_2_reg_9562 == 1'd0) & (exitcond2_reg_9339 == 1'd0) & (1'b0 == ap_block_pp0_stage46) & (1'b1 == ap_CS_fsm_pp0_stage46));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_mux_ll_phi_fu_1760_p4 = ll_reg_1756;

assign ap_phi_reg_pp0_iter0_switch_point_10_5_reg_2131 = 'bx;

assign ap_phi_reg_pp0_iter0_switch_point_11_5_reg_2053 = 'bx;

assign ap_phi_reg_pp0_iter0_switch_point_7_4_reg_2368 = 'bx;

assign ap_phi_reg_pp0_iter0_switch_point_8_4_reg_2289 = 'bx;

assign ap_phi_reg_pp0_iter0_switch_point_9_4_reg_2210 = 'bx;

assign dist_array_0_1_fu_3392_p3 = ((tmp_23_fu_3386_p2[0:0] === 1'b1) ? dist_array_0_fu_506 : tmp_22_fu_3378_p3);

assign dist_array_10_1_fu_3832_p3 = ((tmp_23_fu_3386_p2[0:0] === 1'b1) ? 32'd0 : dist_array_10_fu_546);

assign dist_array_11_1_fu_3920_p3 = ((tmp_23_fu_3386_p2[0:0] === 1'b1) ? dist_array_11_fu_550 : tmp_86_fu_3912_p3);

assign dist_array_1_1_fu_3472_p3 = ((tmp_23_fu_3386_p2[0:0] === 1'b1) ? dist_array_1_fu_510 : tmp_36_fu_3464_p3);

assign dist_array_2_1_fu_3544_p3 = ((tmp_23_fu_3386_p2[0:0] === 1'b1) ? dist_array_2_fu_514 : tmp_48_fu_3536_p3);

assign dist_array_3_1_fu_3608_p3 = ((tmp_23_fu_3386_p2[0:0] === 1'b1) ? dist_array_3_fu_518 : tmp_55_fu_3600_p3);

assign dist_array_4_1_fu_3664_p3 = ((tmp_23_fu_3386_p2[0:0] === 1'b1) ? dist_array_4_fu_522 : tmp_61_fu_3656_p3);

assign dist_array_5_1_fu_3712_p3 = ((tmp_23_fu_3386_p2[0:0] === 1'b1) ? dist_array_5_fu_526 : tmp_66_fu_3704_p3);

assign dist_array_6_1_fu_3752_p3 = ((tmp_23_fu_3386_p2[0:0] === 1'b1) ? dist_array_6_fu_530 : tmp_70_fu_3744_p3);

assign dist_array_7_1_fu_3784_p3 = ((tmp_23_fu_3386_p2[0:0] === 1'b1) ? dist_array_7_fu_534 : tmp_73_fu_3776_p3);

assign dist_array_8_1_fu_3808_p3 = ((tmp_23_fu_3386_p2[0:0] === 1'b1) ? dist_array_8_fu_538 : tmp_75_fu_3800_p3);

assign dist_array_9_1_fu_3824_p3 = ((tmp_23_fu_3386_p2[0:0] === 1'b1) ? dist_array_9_fu_542 : tmp_76_fu_3816_p3);

assign dist_matmul_2_0_neg_fu_4470_p2 = (dist_matmul_2_0_to_i_fu_4466_p1 ^ 32'd2147483648);

assign dist_matmul_2_0_to_i_fu_4466_p1 = V_Gen_a_load_1_0_phi_fu_4459_p3;

assign dist_matmul_2_fu_4476_p1 = dist_matmul_2_0_neg_fu_4470_p2;

assign dist_matmul_3_1_fu_6606_p3 = ((tmp_44_1_reg_9595[0:0] === 1'b1) ? dist_matmul_3_reg_1910 : sel_tmp5_fu_6598_p3);

assign dist_matmul_3_2_fu_6684_p3 = ((icmp_reg_9610[0:0] === 1'b1) ? dist_matmul_3_1_reg_9602 : sel_tmp11_fu_6676_p3);

assign dist_matmul_3_3_fu_6751_p3 = ((tmp_44_3_reg_9625[0:0] === 1'b1) ? dist_matmul_3_2_reg_9617 : sel_tmp17_fu_6743_p3);

assign exitcond2_fu_4154_p2 = ((ap_phi_mux_i1_phi_fu_1903_p4 == 6'd35) ? 1'b1 : 1'b0);

assign exitcond3_fu_4030_p2 = ((ll_reg_1756 == 4'd12) ? 1'b1 : 1'b0);

assign i_fu_4160_p2 = (ap_phi_mux_i1_phi_fu_1903_p4 + 6'd1);

assign icmp10_fu_7273_p2 = (($signed(tmp_330_fu_7263_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp11_fu_7311_p2 = (($signed(tmp_331_fu_7301_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp12_fu_7349_p2 = (($signed(tmp_332_fu_7339_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp13_fu_7441_p2 = (($signed(tmp_333_fu_7431_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp1_fu_5108_p2 = (($signed(tmp_319_fu_5098_p4) < $signed(30'd1)) ? 1'b1 : 1'b0);

assign icmp2_fu_5864_p2 = (($signed(tmp_320_fu_5854_p4) < $signed(29'd1)) ? 1'b1 : 1'b0);

assign icmp3_fu_7010_p2 = (($signed(tmp_323_fu_7000_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp4_fu_7048_p2 = (($signed(tmp_324_fu_7038_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp5_fu_7086_p2 = (($signed(tmp_325_fu_7076_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp6_fu_7124_p2 = (($signed(tmp_326_fu_7114_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp7_fu_7162_p2 = (($signed(tmp_327_fu_7152_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp8_fu_7197_p2 = (($signed(tmp_328_fu_7187_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp9_fu_7235_p2 = (($signed(tmp_329_fu_7225_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_fu_6623_p2 = (($signed(tmp_318_fu_6613_p4) < $signed(31'd1)) ? 1'b1 : 1'b0);

assign indvarinc_fu_3240_p2 = (invdar_reg_1745 + 4'd1);

assign level_1_fu_6922_p2 = (level_reg_1887 + 32'd1);

assign ll_1_fu_4036_p2 = (ll_reg_1756 + 4'd1);

assign newSel160_cast_cast_fu_7377_p3 = ((icmp7_reg_9735[0:0] === 1'b1) ? 3'd6 : 3'd7);

assign newSel162_cast_cast_fu_7384_p3 = ((icmp5_reg_9709[0:0] === 1'b1) ? 32'd8 : 32'd9);

assign newSel166_cast_fu_7507_p1 = newSel3_fu_7499_p3;

assign newSel172_cast_fu_7529_p1 = newSel6_fu_7522_p3;

assign newSel1_fu_7363_p3 = ((icmp9_fu_7235_p2[0:0] === 1'b1) ? 3'd4 : 3'd5);

assign newSel2_fu_7395_p3 = ((icmp3_reg_9689[0:0] === 1'b1) ? 32'd10 : ap_phi_reg_pp0_iter0_level_2_reg_2842);

assign newSel3_fu_7499_p3 = ((or_cond_fu_7479_p2[0:0] === 1'b1) ? newSel_cast_fu_7475_p1 : newSel_fu_7484_p3);

assign newSel4_fu_7402_p3 = ((or_cond2_fu_7371_p2[0:0] === 1'b1) ? newSel1_fu_7363_p3 : newSel160_cast_cast_fu_7377_p3);

assign newSel5_fu_7410_p3 = ((or_cond4_fu_7391_p2[0:0] === 1'b1) ? newSel162_cast_cast_fu_7384_p3 : newSel2_fu_7395_p3);

assign newSel6_fu_7522_p3 = ((or_cond5_fu_7511_p2[0:0] === 1'b1) ? newSel166_cast_fu_7507_p1 : newSel4_reg_9800);

assign newSel7_fu_7539_p3 = ((or_cond7_fu_7533_p2[0:0] === 1'b1) ? newSel172_cast_fu_7529_p1 : newSel5_reg_9805);

assign newSel_cast_fu_7475_p1 = not_tmp_60_s_fu_7469_p2;

assign newSel_fu_7484_p3 = ((icmp11_reg_9773[0:0] === 1'b1) ? 2'd2 : 2'd3);

assign not_tmp_60_s_fu_7469_p2 = (icmp13_fu_7441_p2 ^ 1'd1);

assign notlhs1_fu_6876_p2 = ((tmp_311_fu_6844_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign notlhs_fu_6858_p2 = ((tmp_309_fu_6827_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign notrhs1_fu_6882_p2 = ((tmp_322_fu_6854_p1 == 52'd0) ? 1'b1 : 1'b0);

assign notrhs_fu_6864_p2 = ((tmp_321_fu_6837_p1 == 52'd0) ? 1'b1 : 1'b0);

assign or_cond1_fu_7491_p2 = (icmp11_reg_9773 | icmp10_reg_9763);

assign or_cond2_fu_7371_p2 = (icmp9_fu_7235_p2 | icmp8_fu_7197_p2);

assign or_cond3_fu_7495_p2 = (icmp7_reg_9735 | icmp6_reg_9720);

assign or_cond4_fu_7391_p2 = (icmp5_reg_9709 | icmp4_reg_9699);

assign or_cond5_fu_7511_p2 = (or_cond_fu_7479_p2 | or_cond1_fu_7491_p2);

assign or_cond6_fu_7517_p2 = (or_cond3_fu_7495_p2 | or_cond2_reg_9795);

assign or_cond7_fu_7533_p2 = (or_cond6_fu_7517_p2 | or_cond5_fu_7511_p2);

assign or_cond_fu_7479_p2 = (icmp13_fu_7441_p2 | icmp12_reg_9784);

assign sel_tmp10_fu_6670_p2 = (tmp_52_2_fu_6635_p2 & sel_tmp9_fu_6664_p2);

assign sel_tmp11_fu_6676_p3 = ((sel_tmp10_fu_6670_p2[0:0] === 1'b1) ? grp_fu_3075_p2 : sel_tmp8_fu_6652_p3);

assign sel_tmp12_fu_6708_p2 = (tmp_44_3_reg_9625 ^ 1'd1);

assign sel_tmp13_fu_6713_p2 = (tmp_48_3_fu_6696_p2 & sel_tmp12_fu_6708_p2);

assign sel_tmp14_fu_6719_p3 = ((sel_tmp13_fu_6713_p2[0:0] === 1'b1) ? grp_fu_3069_p2 : dist_matmul_3_2_reg_9617);

assign sel_tmp15_fu_6731_p2 = (sel_tmp36_demorgan_fu_6726_p2 ^ 1'd1);

assign sel_tmp16_fu_6737_p2 = (tmp_52_3_fu_6702_p2 & sel_tmp15_fu_6731_p2);

assign sel_tmp17_fu_6743_p3 = ((sel_tmp16_fu_6737_p2[0:0] === 1'b1) ? grp_fu_3075_p2 : sel_tmp14_fu_6719_p3);

assign sel_tmp18_demorgan_fu_6581_p2 = (tmp_48_1_fu_6550_p2 | tmp_44_1_reg_9595);

assign sel_tmp1_fu_6567_p2 = (tmp_48_1_fu_6550_p2 & sel_tmp_fu_6562_p2);

assign sel_tmp27_demorgan_fu_6659_p2 = (tmp_48_2_fu_6629_p2 | icmp_reg_9610);

assign sel_tmp2_fu_6573_p3 = ((sel_tmp1_fu_6567_p2[0:0] === 1'b1) ? grp_fu_3069_p2 : dist_matmul_3_reg_1910);

assign sel_tmp36_demorgan_fu_6726_p2 = (tmp_48_3_fu_6696_p2 | tmp_44_3_reg_9625);

assign sel_tmp3_fu_6586_p2 = (sel_tmp18_demorgan_fu_6581_p2 ^ 1'd1);

assign sel_tmp4_fu_6592_p2 = (tmp_52_1_fu_6556_p2 & sel_tmp3_fu_6586_p2);

assign sel_tmp5_fu_6598_p3 = ((sel_tmp4_fu_6592_p2[0:0] === 1'b1) ? grp_fu_3075_p2 : sel_tmp2_fu_6573_p3);

assign sel_tmp6_fu_6641_p2 = (icmp_reg_9610 ^ 1'd1);

assign sel_tmp7_fu_6646_p2 = (tmp_48_2_fu_6629_p2 & sel_tmp6_fu_6641_p2);

assign sel_tmp8_fu_6652_p3 = ((sel_tmp7_fu_6646_p2[0:0] === 1'b1) ? grp_fu_3069_p2 : dist_matmul_3_1_reg_9602);

assign sel_tmp9_fu_6664_p2 = (sel_tmp27_demorgan_fu_6659_p2 ^ 1'd1);

assign sel_tmp_fu_6562_p2 = (tmp_44_1_reg_9595 ^ 1'd1);

assign switch_point_0_2_fu_7447_p2 = (ap_phi_reg_pp0_iter1_switch_point_0_4_reg_2990 + 32'd1);

assign switch_point_0_3_fu_7461_p3 = ((icmp13_fu_7441_p2[0:0] === 1'b1) ? switch_point_0_2_fu_7447_p2 : ap_phi_reg_pp0_iter1_switch_point_0_4_reg_2990);

assign switch_point_0_5_fu_6906_p2 = (U_0_reg_9353 + 32'd1);

assign switch_point_0_fu_554 = 32'd4294967295;

assign switch_point_10_2_fu_7016_p2 = (ap_phi_mux_switch_point_10_5_phi_fu_2134_p50 + 32'd1);

assign switch_point_10_3_fu_7030_p3 = ((icmp3_fu_7010_p2[0:0] === 1'b1) ? switch_point_10_2_fu_7016_p2 : ap_phi_mux_switch_point_10_5_phi_fu_2134_p50);

assign switch_point_10_6_fu_7060_p3 = ((icmp4_fu_7048_p2[0:0] === 1'b1) ? 32'd4294967295 : switch_point_10_3_fu_7030_p3);

assign switch_point_10_fu_594 = 32'd4294967295;

assign switch_point_11_1_fu_6988_p2 = (switch_point_11_s_reg_1767 + 32'd1);

assign switch_point_11_4_fu_7022_p3 = ((icmp3_fu_7010_p2[0:0] === 1'b1) ? 32'd4294967295 : ap_phi_mux_switch_point_11_5_phi_fu_2056_p50);

assign switch_point_11_fu_598 = 32'd4294967295;

assign switch_point_1_2_fu_7418_p2 = (ap_phi_reg_pp0_iter1_switch_point_1_4_reg_2911 + 32'd1);

assign switch_point_1_3_fu_7424_p3 = ((icmp12_reg_9784[0:0] === 1'b1) ? switch_point_1_2_fu_7418_p2 : ap_phi_reg_pp0_iter1_switch_point_1_4_reg_2911);

assign switch_point_1_6_fu_7453_p3 = ((icmp13_fu_7441_p2[0:0] === 1'b1) ? 32'd4294967295 : switch_point_1_3_fu_7424_p3);

assign switch_point_1_fu_558 = 32'd4294967295;

assign switch_point_2_2_fu_7317_p2 = (ap_phi_reg_pp0_iter0_switch_point_2_4_reg_2763 + 32'd1);

assign switch_point_2_3_fu_7331_p3 = ((icmp11_fu_7311_p2[0:0] === 1'b1) ? switch_point_2_2_fu_7317_p2 : ap_phi_reg_pp0_iter0_switch_point_2_4_reg_2763);

assign switch_point_2_6_fu_7355_p3 = ((icmp12_fu_7349_p2[0:0] === 1'b1) ? 32'd4294967295 : switch_point_2_3_fu_7331_p3);

assign switch_point_2_fu_562 = 32'd4294967295;

assign switch_point_3_2_fu_7279_p2 = (ap_phi_reg_pp0_iter0_switch_point_3_4_reg_2684 + 32'd1);

assign switch_point_3_3_fu_7293_p3 = ((icmp10_fu_7273_p2[0:0] === 1'b1) ? switch_point_3_2_fu_7279_p2 : ap_phi_reg_pp0_iter0_switch_point_3_4_reg_2684);

assign switch_point_3_6_fu_7323_p3 = ((icmp11_fu_7311_p2[0:0] === 1'b1) ? 32'd4294967295 : switch_point_3_3_fu_7293_p3);

assign switch_point_3_fu_566 = 32'd4294967295;

assign switch_point_4_2_fu_7241_p2 = (ap_phi_reg_pp0_iter0_switch_point_4_4_reg_2605 + 32'd1);

assign switch_point_4_3_fu_7255_p3 = ((icmp9_fu_7235_p2[0:0] === 1'b1) ? switch_point_4_2_fu_7241_p2 : ap_phi_reg_pp0_iter0_switch_point_4_4_reg_2605);

assign switch_point_4_6_fu_7285_p3 = ((icmp10_fu_7273_p2[0:0] === 1'b1) ? 32'd4294967295 : switch_point_4_3_fu_7255_p3);

assign switch_point_4_fu_570 = 32'd4294967295;

assign switch_point_5_2_fu_7203_p2 = (ap_phi_reg_pp0_iter0_switch_point_5_4_reg_2526 + 32'd1);

assign switch_point_5_3_fu_7217_p3 = ((icmp8_fu_7197_p2[0:0] === 1'b1) ? switch_point_5_2_fu_7203_p2 : ap_phi_reg_pp0_iter0_switch_point_5_4_reg_2526);

assign switch_point_5_6_fu_7247_p3 = ((icmp9_fu_7235_p2[0:0] === 1'b1) ? 32'd4294967295 : switch_point_5_3_fu_7217_p3);

assign switch_point_5_fu_574 = 32'd4294967295;

assign switch_point_6_2_fu_7168_p2 = (ap_phi_reg_pp0_iter0_switch_point_6_4_reg_2447 + 32'd1);

assign switch_point_6_3_fu_7180_p3 = ((icmp7_reg_9735[0:0] === 1'b1) ? switch_point_6_2_fu_7168_p2 : ap_phi_reg_pp0_iter0_switch_point_6_4_reg_2447);

assign switch_point_6_6_fu_7209_p3 = ((icmp8_fu_7197_p2[0:0] === 1'b1) ? 32'd4294967295 : switch_point_6_3_fu_7180_p3);

assign switch_point_6_fu_578 = 32'd4294967295;

assign switch_point_7_2_fu_7130_p2 = (ap_phi_mux_switch_point_7_4_phi_fu_2371_p50 + 32'd1);

assign switch_point_7_3_fu_7144_p3 = ((icmp6_fu_7124_p2[0:0] === 1'b1) ? switch_point_7_2_fu_7130_p2 : ap_phi_mux_switch_point_7_4_phi_fu_2371_p50);

assign switch_point_7_6_fu_7174_p3 = ((icmp7_reg_9735[0:0] === 1'b1) ? 32'd4294967295 : switch_point_7_3_reg_9730);

assign switch_point_7_fu_582 = 32'd4294967295;

assign switch_point_8_2_fu_7092_p2 = (ap_phi_mux_switch_point_8_4_phi_fu_2292_p50 + 32'd1);

assign switch_point_8_3_fu_7106_p3 = ((icmp5_fu_7086_p2[0:0] === 1'b1) ? switch_point_8_2_fu_7092_p2 : ap_phi_mux_switch_point_8_4_phi_fu_2292_p50);

assign switch_point_8_6_fu_7136_p3 = ((icmp6_fu_7124_p2[0:0] === 1'b1) ? 32'd4294967295 : switch_point_8_3_fu_7106_p3);

assign switch_point_8_fu_586 = 32'd4294967295;

assign switch_point_9_2_fu_7054_p2 = (ap_phi_mux_switch_point_9_4_phi_fu_2213_p50 + 32'd1);

assign switch_point_9_3_fu_7068_p3 = ((icmp4_fu_7048_p2[0:0] === 1'b1) ? switch_point_9_2_fu_7054_p2 : ap_phi_mux_switch_point_9_4_phi_fu_2213_p50);

assign switch_point_9_6_fu_7098_p3 = ((icmp5_fu_7086_p2[0:0] === 1'b1) ? 32'd4294967295 : switch_point_9_3_fu_7068_p3);

assign switch_point_9_fu_590 = 32'd4294967295;

assign tmp_100_fu_4541_p3 = ((tmp_99_fu_4535_p2[0:0] === 1'b1) ? V_Gen_a_48_read : tmp_98_fu_4528_p3);

assign tmp_101_fu_4548_p2 = ((tmp_90_fu_4480_p1 == 8'd60) ? 1'b1 : 1'b0);

assign tmp_102_fu_4554_p3 = ((tmp_101_fu_4548_p2[0:0] === 1'b1) ? V_Gen_a_60_read : tmp_100_fu_4541_p3);

assign tmp_103_fu_4561_p2 = ((tmp_90_fu_4480_p1 == 8'd72) ? 1'b1 : 1'b0);

assign tmp_104_fu_4567_p3 = ((tmp_103_fu_4561_p2[0:0] === 1'b1) ? V_Gen_a_72_read : tmp_102_fu_4554_p3);

assign tmp_105_fu_4574_p2 = ((tmp_90_fu_4480_p1 == 8'd84) ? 1'b1 : 1'b0);

assign tmp_106_fu_4580_p3 = ((tmp_105_fu_4574_p2[0:0] === 1'b1) ? V_Gen_a_84_read : tmp_104_fu_4567_p3);

assign tmp_107_fu_4587_p2 = ((tmp_90_fu_4480_p1 == 8'd96) ? 1'b1 : 1'b0);

assign tmp_108_fu_4593_p3 = ((tmp_107_fu_4587_p2[0:0] === 1'b1) ? V_Gen_a_96_read : tmp_106_fu_4580_p3);

assign tmp_109_fu_4600_p2 = ((tmp_90_fu_4480_p1 == 8'd108) ? 1'b1 : 1'b0);

assign tmp_10_fu_3294_p3 = ((tmp_9_fu_3288_p2[0:0] === 1'b1) ? dist_array_0_fu_506 : tmp_8_fu_3280_p3);

assign tmp_110_fu_4606_p3 = ((tmp_109_fu_4600_p2[0:0] === 1'b1) ? V_Gen_a_108_read : tmp_108_fu_4593_p3);

assign tmp_111_fu_4613_p2 = ((tmp_90_fu_4480_p1 == 8'd120) ? 1'b1 : 1'b0);

assign tmp_112_fu_4324_p2 = ((tmp_310_fu_4320_p1 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_113_fu_4330_p3 = ((tmp_112_fu_4324_p2[0:0] === 1'b1) ? V_Gen_a_0_read : V_Gen_a_132_read);

assign tmp_114_fu_4336_p2 = ((tmp_310_fu_4320_p1 == 8'd12) ? 1'b1 : 1'b0);

assign tmp_115_fu_4342_p3 = ((tmp_114_fu_4336_p2[0:0] === 1'b1) ? V_Gen_a_12_read : tmp_113_fu_4330_p3);

assign tmp_116_fu_4349_p2 = ((tmp_310_fu_4320_p1 == 8'd24) ? 1'b1 : 1'b0);

assign tmp_117_fu_4355_p3 = ((tmp_116_fu_4349_p2[0:0] === 1'b1) ? V_Gen_a_24_read : tmp_115_fu_4342_p3);

assign tmp_118_fu_4362_p2 = ((tmp_310_fu_4320_p1 == 8'd36) ? 1'b1 : 1'b0);

assign tmp_119_fu_4368_p3 = ((tmp_118_fu_4362_p2[0:0] === 1'b1) ? V_Gen_a_36_read : tmp_117_fu_4355_p3);

assign tmp_11_fu_3302_p2 = ((invdar_reg_1745 == 4'd4) ? 1'b1 : 1'b0);

assign tmp_120_fu_4375_p2 = ((tmp_310_fu_4320_p1 == 8'd48) ? 1'b1 : 1'b0);

assign tmp_121_fu_4381_p3 = ((tmp_120_fu_4375_p2[0:0] === 1'b1) ? V_Gen_a_48_read : tmp_119_fu_4368_p3);

assign tmp_122_fu_4388_p2 = ((tmp_310_fu_4320_p1 == 8'd60) ? 1'b1 : 1'b0);

assign tmp_123_fu_4394_p3 = ((tmp_122_fu_4388_p2[0:0] === 1'b1) ? V_Gen_a_60_read : tmp_121_fu_4381_p3);

assign tmp_124_fu_4401_p2 = ((tmp_310_fu_4320_p1 == 8'd72) ? 1'b1 : 1'b0);

assign tmp_125_fu_4407_p3 = ((tmp_124_fu_4401_p2[0:0] === 1'b1) ? V_Gen_a_72_read : tmp_123_fu_4394_p3);

assign tmp_126_fu_4414_p2 = ((tmp_310_fu_4320_p1 == 8'd84) ? 1'b1 : 1'b0);

assign tmp_127_fu_4420_p3 = ((tmp_126_fu_4414_p2[0:0] === 1'b1) ? V_Gen_a_84_read : tmp_125_fu_4407_p3);

assign tmp_128_fu_4427_p2 = ((tmp_310_fu_4320_p1 == 8'd96) ? 1'b1 : 1'b0);

assign tmp_129_fu_4433_p3 = ((tmp_128_fu_4427_p2[0:0] === 1'b1) ? V_Gen_a_96_read : tmp_127_fu_4420_p3);

assign tmp_12_fu_3308_p3 = ((tmp_11_fu_3302_p2[0:0] === 1'b1) ? dist_array_0_fu_506 : tmp_10_fu_3294_p3);

assign tmp_130_fu_4440_p2 = ((tmp_310_fu_4320_p1 == 8'd108) ? 1'b1 : 1'b0);

assign tmp_131_fu_4446_p3 = ((tmp_130_fu_4440_p2[0:0] === 1'b1) ? V_Gen_a_108_read : tmp_129_fu_4433_p3);

assign tmp_132_fu_4453_p2 = ((tmp_310_fu_4320_p1 == 8'd120) ? 1'b1 : 1'b0);

assign tmp_133_fu_4636_p145 = (tmp_312_fu_4626_p1 | 8'd1);

assign tmp_134_fu_4792_p145 = (tmp_312_fu_4626_p1 | 8'd2);

assign tmp_135_fu_4948_p145 = (tmp_312_fu_4626_p1 | 8'd3);

assign tmp_136_fu_5114_p2 = ((tmp_312_fu_4626_p1 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_137_fu_5120_p2 = ((tmp_312_fu_4626_p1 == 8'd12) ? 1'b1 : 1'b0);

assign tmp_138_fu_5126_p2 = ((tmp_312_fu_4626_p1 == 8'd24) ? 1'b1 : 1'b0);

assign tmp_139_fu_5132_p2 = ((tmp_312_fu_4626_p1 == 8'd36) ? 1'b1 : 1'b0);

assign tmp_13_fu_3316_p2 = ((invdar_reg_1745 == 4'd5) ? 1'b1 : 1'b0);

assign tmp_140_fu_5138_p2 = ((tmp_312_fu_4626_p1 == 8'd48) ? 1'b1 : 1'b0);

assign tmp_141_fu_5144_p2 = ((tmp_312_fu_4626_p1 == 8'd60) ? 1'b1 : 1'b0);

assign tmp_142_fu_5150_p2 = ((tmp_312_fu_4626_p1 == 8'd72) ? 1'b1 : 1'b0);

assign tmp_143_fu_5156_p2 = ((tmp_312_fu_4626_p1 == 8'd84) ? 1'b1 : 1'b0);

assign tmp_144_fu_5162_p2 = ((tmp_312_fu_4626_p1 == 8'd96) ? 1'b1 : 1'b0);

assign tmp_145_fu_5168_p2 = ((tmp_312_fu_4626_p1 == 8'd108) ? 1'b1 : 1'b0);

assign tmp_146_fu_5174_p2 = ((tmp_312_fu_4626_p1 == 8'd120) ? 1'b1 : 1'b0);

assign tmp_147_fu_5268_p3 = ((tmp_136_fu_5114_p2[0:0] === 1'b1) ? V_Gen_a_4_read : V_Gen_a_136_read);

assign tmp_148_fu_5274_p3 = ((tmp_137_fu_5120_p2[0:0] === 1'b1) ? V_Gen_a_16_read : tmp_147_fu_5268_p3);

assign tmp_149_fu_5281_p3 = ((tmp_138_fu_5126_p2[0:0] === 1'b1) ? V_Gen_a_28_read : tmp_148_fu_5274_p3);

assign tmp_14_fu_3322_p3 = ((tmp_13_fu_3316_p2[0:0] === 1'b1) ? dist_array_0_fu_506 : tmp_12_fu_3308_p3);

assign tmp_150_fu_5288_p3 = ((tmp_139_fu_5132_p2[0:0] === 1'b1) ? V_Gen_a_40_read : tmp_149_fu_5281_p3);

assign tmp_151_fu_5295_p3 = ((tmp_140_fu_5138_p2[0:0] === 1'b1) ? V_Gen_a_52_read : tmp_150_fu_5288_p3);

assign tmp_152_fu_5302_p3 = ((tmp_141_fu_5144_p2[0:0] === 1'b1) ? V_Gen_a_64_read : tmp_151_fu_5295_p3);

assign tmp_153_fu_5309_p3 = ((tmp_142_fu_5150_p2[0:0] === 1'b1) ? V_Gen_a_76_read : tmp_152_fu_5302_p3);

assign tmp_154_fu_5316_p3 = ((tmp_143_fu_5156_p2[0:0] === 1'b1) ? V_Gen_a_88_read : tmp_153_fu_5309_p3);

assign tmp_155_fu_5323_p3 = ((tmp_144_fu_5162_p2[0:0] === 1'b1) ? V_Gen_a_100_read : tmp_154_fu_5316_p3);

assign tmp_156_fu_5330_p3 = ((tmp_145_fu_5168_p2[0:0] === 1'b1) ? V_Gen_a_112_read : tmp_155_fu_5323_p3);

assign tmp_157_fu_5192_p3 = ((tmp_136_fu_5114_p2[0:0] === 1'b1) ? V_Gen_a_4_read : V_Gen_a_136_read);

assign tmp_158_fu_5198_p3 = ((tmp_137_fu_5120_p2[0:0] === 1'b1) ? V_Gen_a_16_read : tmp_157_fu_5192_p3);

assign tmp_159_fu_5205_p3 = ((tmp_138_fu_5126_p2[0:0] === 1'b1) ? V_Gen_a_28_read : tmp_158_fu_5198_p3);

assign tmp_15_fu_3330_p2 = ((invdar_reg_1745 == 4'd6) ? 1'b1 : 1'b0);

assign tmp_160_fu_5212_p3 = ((tmp_139_fu_5132_p2[0:0] === 1'b1) ? V_Gen_a_40_read : tmp_159_fu_5205_p3);

assign tmp_161_fu_5219_p3 = ((tmp_140_fu_5138_p2[0:0] === 1'b1) ? V_Gen_a_52_read : tmp_160_fu_5212_p3);

assign tmp_162_fu_5226_p3 = ((tmp_141_fu_5144_p2[0:0] === 1'b1) ? V_Gen_a_64_read : tmp_161_fu_5219_p3);

assign tmp_163_fu_5233_p3 = ((tmp_142_fu_5150_p2[0:0] === 1'b1) ? V_Gen_a_76_read : tmp_162_fu_5226_p3);

assign tmp_164_fu_5240_p3 = ((tmp_143_fu_5156_p2[0:0] === 1'b1) ? V_Gen_a_88_read : tmp_163_fu_5233_p3);

assign tmp_165_fu_5247_p3 = ((tmp_144_fu_5162_p2[0:0] === 1'b1) ? V_Gen_a_100_read : tmp_164_fu_5240_p3);

assign tmp_166_fu_5254_p3 = ((tmp_145_fu_5168_p2[0:0] === 1'b1) ? V_Gen_a_112_read : tmp_165_fu_5247_p3);

assign tmp_167_fu_5438_p3 = ((tmp_136_fu_5114_p2[0:0] === 1'b1) ? V_Gen_a_5_read : V_Gen_a_137_read);

assign tmp_168_fu_5444_p3 = ((tmp_137_fu_5120_p2[0:0] === 1'b1) ? V_Gen_a_17_read : tmp_167_fu_5438_p3);

assign tmp_169_fu_5451_p3 = ((tmp_138_fu_5126_p2[0:0] === 1'b1) ? V_Gen_a_29_read : tmp_168_fu_5444_p3);

assign tmp_16_fu_3336_p3 = ((tmp_15_fu_3330_p2[0:0] === 1'b1) ? dist_array_0_fu_506 : tmp_14_fu_3322_p3);

assign tmp_170_fu_5458_p3 = ((tmp_139_fu_5132_p2[0:0] === 1'b1) ? V_Gen_a_41_read : tmp_169_fu_5451_p3);

assign tmp_171_fu_5465_p3 = ((tmp_140_fu_5138_p2[0:0] === 1'b1) ? V_Gen_a_53_read : tmp_170_fu_5458_p3);

assign tmp_172_fu_5472_p3 = ((tmp_141_fu_5144_p2[0:0] === 1'b1) ? V_Gen_a_65_read : tmp_171_fu_5465_p3);

assign tmp_173_fu_5479_p3 = ((tmp_142_fu_5150_p2[0:0] === 1'b1) ? V_Gen_a_77_read : tmp_172_fu_5472_p3);

assign tmp_174_fu_5486_p3 = ((tmp_143_fu_5156_p2[0:0] === 1'b1) ? V_Gen_a_89_read : tmp_173_fu_5479_p3);

assign tmp_175_fu_5493_p3 = ((tmp_144_fu_5162_p2[0:0] === 1'b1) ? V_Gen_a_101_read : tmp_174_fu_5486_p3);

assign tmp_176_fu_5500_p3 = ((tmp_145_fu_5168_p2[0:0] === 1'b1) ? V_Gen_a_113_read : tmp_175_fu_5493_p3);

assign tmp_177_fu_5362_p3 = ((tmp_136_fu_5114_p2[0:0] === 1'b1) ? V_Gen_a_5_read : V_Gen_a_137_read);

assign tmp_178_fu_5368_p3 = ((tmp_137_fu_5120_p2[0:0] === 1'b1) ? V_Gen_a_17_read : tmp_177_fu_5362_p3);

assign tmp_179_fu_5375_p3 = ((tmp_138_fu_5126_p2[0:0] === 1'b1) ? V_Gen_a_29_read : tmp_178_fu_5368_p3);

assign tmp_17_fu_3344_p2 = ((invdar_reg_1745 == 4'd7) ? 1'b1 : 1'b0);

assign tmp_180_fu_5382_p3 = ((tmp_139_fu_5132_p2[0:0] === 1'b1) ? V_Gen_a_41_read : tmp_179_fu_5375_p3);

assign tmp_181_fu_5389_p3 = ((tmp_140_fu_5138_p2[0:0] === 1'b1) ? V_Gen_a_53_read : tmp_180_fu_5382_p3);

assign tmp_182_fu_5396_p3 = ((tmp_141_fu_5144_p2[0:0] === 1'b1) ? V_Gen_a_65_read : tmp_181_fu_5389_p3);

assign tmp_183_fu_5403_p3 = ((tmp_142_fu_5150_p2[0:0] === 1'b1) ? V_Gen_a_77_read : tmp_182_fu_5396_p3);

assign tmp_184_fu_5410_p3 = ((tmp_143_fu_5156_p2[0:0] === 1'b1) ? V_Gen_a_89_read : tmp_183_fu_5403_p3);

assign tmp_185_fu_5417_p3 = ((tmp_144_fu_5162_p2[0:0] === 1'b1) ? V_Gen_a_101_read : tmp_184_fu_5410_p3);

assign tmp_186_fu_5424_p3 = ((tmp_145_fu_5168_p2[0:0] === 1'b1) ? V_Gen_a_113_read : tmp_185_fu_5417_p3);

assign tmp_187_fu_5608_p3 = ((tmp_136_fu_5114_p2[0:0] === 1'b1) ? V_Gen_a_6_read : V_Gen_a_138_read);

assign tmp_188_fu_5614_p3 = ((tmp_137_fu_5120_p2[0:0] === 1'b1) ? V_Gen_a_18_read : tmp_187_fu_5608_p3);

assign tmp_189_fu_5621_p3 = ((tmp_138_fu_5126_p2[0:0] === 1'b1) ? V_Gen_a_30_read : tmp_188_fu_5614_p3);

assign tmp_18_fu_3350_p3 = ((tmp_17_fu_3344_p2[0:0] === 1'b1) ? dist_array_0_fu_506 : tmp_16_fu_3336_p3);

assign tmp_190_fu_5628_p3 = ((tmp_139_fu_5132_p2[0:0] === 1'b1) ? V_Gen_a_42_read : tmp_189_fu_5621_p3);

assign tmp_191_fu_5635_p3 = ((tmp_140_fu_5138_p2[0:0] === 1'b1) ? V_Gen_a_54_read : tmp_190_fu_5628_p3);

assign tmp_192_fu_5642_p3 = ((tmp_141_fu_5144_p2[0:0] === 1'b1) ? V_Gen_a_66_read : tmp_191_fu_5635_p3);

assign tmp_193_fu_5649_p3 = ((tmp_142_fu_5150_p2[0:0] === 1'b1) ? V_Gen_a_78_read : tmp_192_fu_5642_p3);

assign tmp_194_fu_5656_p3 = ((tmp_143_fu_5156_p2[0:0] === 1'b1) ? V_Gen_a_90_read : tmp_193_fu_5649_p3);

assign tmp_195_fu_5663_p3 = ((tmp_144_fu_5162_p2[0:0] === 1'b1) ? V_Gen_a_102_read : tmp_194_fu_5656_p3);

assign tmp_196_fu_5670_p3 = ((tmp_145_fu_5168_p2[0:0] === 1'b1) ? V_Gen_a_114_read : tmp_195_fu_5663_p3);

assign tmp_197_fu_5532_p3 = ((tmp_136_fu_5114_p2[0:0] === 1'b1) ? V_Gen_a_6_read : V_Gen_a_138_read);

assign tmp_198_fu_5538_p3 = ((tmp_137_fu_5120_p2[0:0] === 1'b1) ? V_Gen_a_18_read : tmp_197_fu_5532_p3);

assign tmp_199_fu_5545_p3 = ((tmp_138_fu_5126_p2[0:0] === 1'b1) ? V_Gen_a_30_read : tmp_198_fu_5538_p3);

assign tmp_19_fu_3358_p2 = ((invdar_reg_1745 == 4'd8) ? 1'b1 : 1'b0);

assign tmp_1_fu_4294_p2 = (tmp_87_fu_4282_p2 - tmp_88_fu_4288_p2);

assign tmp_200_fu_5552_p3 = ((tmp_139_fu_5132_p2[0:0] === 1'b1) ? V_Gen_a_42_read : tmp_199_fu_5545_p3);

assign tmp_201_fu_5559_p3 = ((tmp_140_fu_5138_p2[0:0] === 1'b1) ? V_Gen_a_54_read : tmp_200_fu_5552_p3);

assign tmp_202_fu_5566_p3 = ((tmp_141_fu_5144_p2[0:0] === 1'b1) ? V_Gen_a_66_read : tmp_201_fu_5559_p3);

assign tmp_203_fu_5573_p3 = ((tmp_142_fu_5150_p2[0:0] === 1'b1) ? V_Gen_a_78_read : tmp_202_fu_5566_p3);

assign tmp_204_fu_5580_p3 = ((tmp_143_fu_5156_p2[0:0] === 1'b1) ? V_Gen_a_90_read : tmp_203_fu_5573_p3);

assign tmp_205_fu_5587_p3 = ((tmp_144_fu_5162_p2[0:0] === 1'b1) ? V_Gen_a_102_read : tmp_204_fu_5580_p3);

assign tmp_206_fu_5594_p3 = ((tmp_145_fu_5168_p2[0:0] === 1'b1) ? V_Gen_a_114_read : tmp_205_fu_5587_p3);

assign tmp_207_fu_5778_p3 = ((tmp_136_fu_5114_p2[0:0] === 1'b1) ? V_Gen_a_7_read : V_Gen_a_139_read);

assign tmp_208_fu_5784_p3 = ((tmp_137_fu_5120_p2[0:0] === 1'b1) ? V_Gen_a_19_read : tmp_207_fu_5778_p3);

assign tmp_209_fu_5791_p3 = ((tmp_138_fu_5126_p2[0:0] === 1'b1) ? V_Gen_a_31_read : tmp_208_fu_5784_p3);

assign tmp_20_fu_3364_p3 = ((tmp_19_fu_3358_p2[0:0] === 1'b1) ? dist_array_0_fu_506 : tmp_18_fu_3350_p3);

assign tmp_210_fu_5798_p3 = ((tmp_139_fu_5132_p2[0:0] === 1'b1) ? V_Gen_a_43_read : tmp_209_fu_5791_p3);

assign tmp_211_fu_5805_p3 = ((tmp_140_fu_5138_p2[0:0] === 1'b1) ? V_Gen_a_55_read : tmp_210_fu_5798_p3);

assign tmp_212_fu_5812_p3 = ((tmp_141_fu_5144_p2[0:0] === 1'b1) ? V_Gen_a_67_read : tmp_211_fu_5805_p3);

assign tmp_213_fu_5819_p3 = ((tmp_142_fu_5150_p2[0:0] === 1'b1) ? V_Gen_a_79_read : tmp_212_fu_5812_p3);

assign tmp_214_fu_5826_p3 = ((tmp_143_fu_5156_p2[0:0] === 1'b1) ? V_Gen_a_91_read : tmp_213_fu_5819_p3);

assign tmp_215_fu_5833_p3 = ((tmp_144_fu_5162_p2[0:0] === 1'b1) ? V_Gen_a_103_read : tmp_214_fu_5826_p3);

assign tmp_216_fu_5840_p3 = ((tmp_145_fu_5168_p2[0:0] === 1'b1) ? V_Gen_a_115_read : tmp_215_fu_5833_p3);

assign tmp_217_fu_5702_p3 = ((tmp_136_fu_5114_p2[0:0] === 1'b1) ? V_Gen_a_7_read : V_Gen_a_139_read);

assign tmp_218_fu_5708_p3 = ((tmp_137_fu_5120_p2[0:0] === 1'b1) ? V_Gen_a_19_read : tmp_217_fu_5702_p3);

assign tmp_219_fu_5715_p3 = ((tmp_138_fu_5126_p2[0:0] === 1'b1) ? V_Gen_a_31_read : tmp_218_fu_5708_p3);

assign tmp_21_fu_3372_p2 = ((invdar_reg_1745 == 4'd9) ? 1'b1 : 1'b0);

assign tmp_220_fu_5722_p3 = ((tmp_139_fu_5132_p2[0:0] === 1'b1) ? V_Gen_a_43_read : tmp_219_fu_5715_p3);

assign tmp_221_fu_5729_p3 = ((tmp_140_fu_5138_p2[0:0] === 1'b1) ? V_Gen_a_55_read : tmp_220_fu_5722_p3);

assign tmp_222_fu_5736_p3 = ((tmp_141_fu_5144_p2[0:0] === 1'b1) ? V_Gen_a_67_read : tmp_221_fu_5729_p3);

assign tmp_223_fu_5743_p3 = ((tmp_142_fu_5150_p2[0:0] === 1'b1) ? V_Gen_a_79_read : tmp_222_fu_5736_p3);

assign tmp_224_fu_5750_p3 = ((tmp_143_fu_5156_p2[0:0] === 1'b1) ? V_Gen_a_91_read : tmp_223_fu_5743_p3);

assign tmp_225_fu_5757_p3 = ((tmp_144_fu_5162_p2[0:0] === 1'b1) ? V_Gen_a_103_read : tmp_224_fu_5750_p3);

assign tmp_226_fu_5764_p3 = ((tmp_145_fu_5168_p2[0:0] === 1'b1) ? V_Gen_a_115_read : tmp_225_fu_5757_p3);

assign tmp_227_fu_5958_p3 = ((tmp_136_fu_5114_p2[0:0] === 1'b1) ? V_Gen_a_8_read : V_Gen_a_140_read);

assign tmp_228_fu_5964_p3 = ((tmp_137_fu_5120_p2[0:0] === 1'b1) ? V_Gen_a_20_read : tmp_227_fu_5958_p3);

assign tmp_229_fu_5971_p3 = ((tmp_138_fu_5126_p2[0:0] === 1'b1) ? V_Gen_a_32_read : tmp_228_fu_5964_p3);

assign tmp_22_fu_3378_p3 = ((tmp_21_fu_3372_p2[0:0] === 1'b1) ? dist_array_0_fu_506 : tmp_20_fu_3364_p3);

assign tmp_230_fu_5978_p3 = ((tmp_139_fu_5132_p2[0:0] === 1'b1) ? V_Gen_a_44_read : tmp_229_fu_5971_p3);

assign tmp_231_fu_5985_p3 = ((tmp_140_fu_5138_p2[0:0] === 1'b1) ? V_Gen_a_56_read : tmp_230_fu_5978_p3);

assign tmp_232_fu_5992_p3 = ((tmp_141_fu_5144_p2[0:0] === 1'b1) ? V_Gen_a_68_read : tmp_231_fu_5985_p3);

assign tmp_233_fu_5999_p3 = ((tmp_142_fu_5150_p2[0:0] === 1'b1) ? V_Gen_a_80_read : tmp_232_fu_5992_p3);

assign tmp_234_fu_6006_p3 = ((tmp_143_fu_5156_p2[0:0] === 1'b1) ? V_Gen_a_92_read : tmp_233_fu_5999_p3);

assign tmp_235_fu_6013_p3 = ((tmp_144_fu_5162_p2[0:0] === 1'b1) ? V_Gen_a_104_read : tmp_234_fu_6006_p3);

assign tmp_236_fu_6020_p3 = ((tmp_145_fu_5168_p2[0:0] === 1'b1) ? V_Gen_a_116_read : tmp_235_fu_6013_p3);

assign tmp_237_fu_5882_p3 = ((tmp_136_fu_5114_p2[0:0] === 1'b1) ? V_Gen_a_8_read : V_Gen_a_140_read);

assign tmp_238_fu_5888_p3 = ((tmp_137_fu_5120_p2[0:0] === 1'b1) ? V_Gen_a_20_read : tmp_237_fu_5882_p3);

assign tmp_239_fu_5895_p3 = ((tmp_138_fu_5126_p2[0:0] === 1'b1) ? V_Gen_a_32_read : tmp_238_fu_5888_p3);

assign tmp_23_fu_3386_p2 = ((invdar_reg_1745 == 4'd10) ? 1'b1 : 1'b0);

assign tmp_240_fu_5902_p3 = ((tmp_139_fu_5132_p2[0:0] === 1'b1) ? V_Gen_a_44_read : tmp_239_fu_5895_p3);

assign tmp_241_fu_5909_p3 = ((tmp_140_fu_5138_p2[0:0] === 1'b1) ? V_Gen_a_56_read : tmp_240_fu_5902_p3);

assign tmp_242_fu_5916_p3 = ((tmp_141_fu_5144_p2[0:0] === 1'b1) ? V_Gen_a_68_read : tmp_241_fu_5909_p3);

assign tmp_243_fu_5923_p3 = ((tmp_142_fu_5150_p2[0:0] === 1'b1) ? V_Gen_a_80_read : tmp_242_fu_5916_p3);

assign tmp_244_fu_5930_p3 = ((tmp_143_fu_5156_p2[0:0] === 1'b1) ? V_Gen_a_92_read : tmp_243_fu_5923_p3);

assign tmp_245_fu_5937_p3 = ((tmp_144_fu_5162_p2[0:0] === 1'b1) ? V_Gen_a_104_read : tmp_244_fu_5930_p3);

assign tmp_246_fu_5944_p3 = ((tmp_145_fu_5168_p2[0:0] === 1'b1) ? V_Gen_a_116_read : tmp_245_fu_5937_p3);

assign tmp_247_fu_6128_p3 = ((tmp_136_fu_5114_p2[0:0] === 1'b1) ? V_Gen_a_9_read : V_Gen_a_141_read);

assign tmp_248_fu_6134_p3 = ((tmp_137_fu_5120_p2[0:0] === 1'b1) ? V_Gen_a_21_read : tmp_247_fu_6128_p3);

assign tmp_249_fu_6141_p3 = ((tmp_138_fu_5126_p2[0:0] === 1'b1) ? V_Gen_a_33_read : tmp_248_fu_6134_p3);

assign tmp_24_fu_3400_p3 = ((tmp_5_fu_3260_p2[0:0] === 1'b1) ? 32'd0 : dist_array_1_fu_510);

assign tmp_250_fu_6148_p3 = ((tmp_139_fu_5132_p2[0:0] === 1'b1) ? V_Gen_a_45_read : tmp_249_fu_6141_p3);

assign tmp_251_fu_6155_p3 = ((tmp_140_fu_5138_p2[0:0] === 1'b1) ? V_Gen_a_57_read : tmp_250_fu_6148_p3);

assign tmp_252_fu_6162_p3 = ((tmp_141_fu_5144_p2[0:0] === 1'b1) ? V_Gen_a_69_read : tmp_251_fu_6155_p3);

assign tmp_253_fu_6169_p3 = ((tmp_142_fu_5150_p2[0:0] === 1'b1) ? V_Gen_a_81_read : tmp_252_fu_6162_p3);

assign tmp_254_fu_6176_p3 = ((tmp_143_fu_5156_p2[0:0] === 1'b1) ? V_Gen_a_93_read : tmp_253_fu_6169_p3);

assign tmp_255_fu_6183_p3 = ((tmp_144_fu_5162_p2[0:0] === 1'b1) ? V_Gen_a_105_read : tmp_254_fu_6176_p3);

assign tmp_256_fu_6190_p3 = ((tmp_145_fu_5168_p2[0:0] === 1'b1) ? V_Gen_a_117_read : tmp_255_fu_6183_p3);

assign tmp_257_fu_6052_p3 = ((tmp_136_fu_5114_p2[0:0] === 1'b1) ? V_Gen_a_9_read : V_Gen_a_141_read);

assign tmp_258_fu_6058_p3 = ((tmp_137_fu_5120_p2[0:0] === 1'b1) ? V_Gen_a_21_read : tmp_257_fu_6052_p3);

assign tmp_259_fu_6065_p3 = ((tmp_138_fu_5126_p2[0:0] === 1'b1) ? V_Gen_a_33_read : tmp_258_fu_6058_p3);

assign tmp_25_fu_3408_p3 = ((tmp_7_fu_3274_p2[0:0] === 1'b1) ? dist_array_1_fu_510 : tmp_24_fu_3400_p3);

assign tmp_260_fu_6072_p3 = ((tmp_139_fu_5132_p2[0:0] === 1'b1) ? V_Gen_a_45_read : tmp_259_fu_6065_p3);

assign tmp_261_fu_6079_p3 = ((tmp_140_fu_5138_p2[0:0] === 1'b1) ? V_Gen_a_57_read : tmp_260_fu_6072_p3);

assign tmp_262_fu_6086_p3 = ((tmp_141_fu_5144_p2[0:0] === 1'b1) ? V_Gen_a_69_read : tmp_261_fu_6079_p3);

assign tmp_263_fu_6093_p3 = ((tmp_142_fu_5150_p2[0:0] === 1'b1) ? V_Gen_a_81_read : tmp_262_fu_6086_p3);

assign tmp_264_fu_6100_p3 = ((tmp_143_fu_5156_p2[0:0] === 1'b1) ? V_Gen_a_93_read : tmp_263_fu_6093_p3);

assign tmp_265_fu_6107_p3 = ((tmp_144_fu_5162_p2[0:0] === 1'b1) ? V_Gen_a_105_read : tmp_264_fu_6100_p3);

assign tmp_266_fu_6114_p3 = ((tmp_145_fu_5168_p2[0:0] === 1'b1) ? V_Gen_a_117_read : tmp_265_fu_6107_p3);

assign tmp_267_fu_6298_p3 = ((tmp_136_fu_5114_p2[0:0] === 1'b1) ? V_Gen_a_10_read : V_Gen_a_142_read);

assign tmp_268_fu_6304_p3 = ((tmp_137_fu_5120_p2[0:0] === 1'b1) ? V_Gen_a_22_read : tmp_267_fu_6298_p3);

assign tmp_269_fu_6311_p3 = ((tmp_138_fu_5126_p2[0:0] === 1'b1) ? V_Gen_a_34_read : tmp_268_fu_6304_p3);

assign tmp_26_fu_3416_p3 = ((tmp_9_fu_3288_p2[0:0] === 1'b1) ? dist_array_1_fu_510 : tmp_25_fu_3408_p3);

assign tmp_270_fu_6318_p3 = ((tmp_139_fu_5132_p2[0:0] === 1'b1) ? V_Gen_a_46_read : tmp_269_fu_6311_p3);

assign tmp_271_fu_6325_p3 = ((tmp_140_fu_5138_p2[0:0] === 1'b1) ? V_Gen_a_58_read : tmp_270_fu_6318_p3);

assign tmp_272_fu_6332_p3 = ((tmp_141_fu_5144_p2[0:0] === 1'b1) ? V_Gen_a_70_read : tmp_271_fu_6325_p3);

assign tmp_273_fu_6339_p3 = ((tmp_142_fu_5150_p2[0:0] === 1'b1) ? V_Gen_a_82_read : tmp_272_fu_6332_p3);

assign tmp_274_fu_6346_p3 = ((tmp_143_fu_5156_p2[0:0] === 1'b1) ? V_Gen_a_94_read : tmp_273_fu_6339_p3);

assign tmp_275_fu_6353_p3 = ((tmp_144_fu_5162_p2[0:0] === 1'b1) ? V_Gen_a_106_read : tmp_274_fu_6346_p3);

assign tmp_276_fu_6360_p3 = ((tmp_145_fu_5168_p2[0:0] === 1'b1) ? V_Gen_a_118_read : tmp_275_fu_6353_p3);

assign tmp_277_fu_6222_p3 = ((tmp_136_fu_5114_p2[0:0] === 1'b1) ? V_Gen_a_10_read : V_Gen_a_142_read);

assign tmp_278_fu_6228_p3 = ((tmp_137_fu_5120_p2[0:0] === 1'b1) ? V_Gen_a_22_read : tmp_277_fu_6222_p3);

assign tmp_279_fu_6235_p3 = ((tmp_138_fu_5126_p2[0:0] === 1'b1) ? V_Gen_a_34_read : tmp_278_fu_6228_p3);

assign tmp_27_fu_3424_p3 = ((tmp_11_fu_3302_p2[0:0] === 1'b1) ? dist_array_1_fu_510 : tmp_26_fu_3416_p3);

assign tmp_280_fu_6242_p3 = ((tmp_139_fu_5132_p2[0:0] === 1'b1) ? V_Gen_a_46_read : tmp_279_fu_6235_p3);

assign tmp_281_fu_6249_p3 = ((tmp_140_fu_5138_p2[0:0] === 1'b1) ? V_Gen_a_58_read : tmp_280_fu_6242_p3);

assign tmp_282_fu_6256_p3 = ((tmp_141_fu_5144_p2[0:0] === 1'b1) ? V_Gen_a_70_read : tmp_281_fu_6249_p3);

assign tmp_283_fu_6263_p3 = ((tmp_142_fu_5150_p2[0:0] === 1'b1) ? V_Gen_a_82_read : tmp_282_fu_6256_p3);

assign tmp_284_fu_6270_p3 = ((tmp_143_fu_5156_p2[0:0] === 1'b1) ? V_Gen_a_94_read : tmp_283_fu_6263_p3);

assign tmp_285_fu_6277_p3 = ((tmp_144_fu_5162_p2[0:0] === 1'b1) ? V_Gen_a_106_read : tmp_284_fu_6270_p3);

assign tmp_286_fu_6284_p3 = ((tmp_145_fu_5168_p2[0:0] === 1'b1) ? V_Gen_a_118_read : tmp_285_fu_6277_p3);

assign tmp_287_fu_6468_p3 = ((tmp_136_fu_5114_p2[0:0] === 1'b1) ? V_Gen_a_11_read : V_Gen_a_143_read);

assign tmp_288_fu_6474_p3 = ((tmp_137_fu_5120_p2[0:0] === 1'b1) ? V_Gen_a_23_read : tmp_287_fu_6468_p3);

assign tmp_289_fu_6481_p3 = ((tmp_138_fu_5126_p2[0:0] === 1'b1) ? V_Gen_a_35_read : tmp_288_fu_6474_p3);

assign tmp_28_fu_3432_p3 = ((tmp_13_fu_3316_p2[0:0] === 1'b1) ? dist_array_1_fu_510 : tmp_27_fu_3424_p3);

assign tmp_290_fu_6488_p3 = ((tmp_139_fu_5132_p2[0:0] === 1'b1) ? V_Gen_a_47_read : tmp_289_fu_6481_p3);

assign tmp_291_fu_6495_p3 = ((tmp_140_fu_5138_p2[0:0] === 1'b1) ? V_Gen_a_59_read : tmp_290_fu_6488_p3);

assign tmp_292_fu_6502_p3 = ((tmp_141_fu_5144_p2[0:0] === 1'b1) ? V_Gen_a_71_read : tmp_291_fu_6495_p3);

assign tmp_293_fu_6509_p3 = ((tmp_142_fu_5150_p2[0:0] === 1'b1) ? V_Gen_a_83_read : tmp_292_fu_6502_p3);

assign tmp_294_fu_6516_p3 = ((tmp_143_fu_5156_p2[0:0] === 1'b1) ? V_Gen_a_95_read : tmp_293_fu_6509_p3);

assign tmp_295_fu_6523_p3 = ((tmp_144_fu_5162_p2[0:0] === 1'b1) ? V_Gen_a_107_read : tmp_294_fu_6516_p3);

assign tmp_296_fu_6530_p3 = ((tmp_145_fu_5168_p2[0:0] === 1'b1) ? V_Gen_a_119_read : tmp_295_fu_6523_p3);

assign tmp_297_fu_6392_p3 = ((tmp_136_fu_5114_p2[0:0] === 1'b1) ? V_Gen_a_11_read : V_Gen_a_143_read);

assign tmp_298_fu_6398_p3 = ((tmp_137_fu_5120_p2[0:0] === 1'b1) ? V_Gen_a_23_read : tmp_297_fu_6392_p3);

assign tmp_299_fu_6405_p3 = ((tmp_138_fu_5126_p2[0:0] === 1'b1) ? V_Gen_a_35_read : tmp_298_fu_6398_p3);

assign tmp_29_fu_3440_p3 = ((tmp_15_fu_3330_p2[0:0] === 1'b1) ? dist_array_1_fu_510 : tmp_28_fu_3432_p3);

assign tmp_2_fu_4166_p1 = ap_phi_mux_level_phi_fu_1891_p4[3:0];

assign tmp_300_fu_6412_p3 = ((tmp_139_fu_5132_p2[0:0] === 1'b1) ? V_Gen_a_47_read : tmp_299_fu_6405_p3);

assign tmp_301_fu_6419_p3 = ((tmp_140_fu_5138_p2[0:0] === 1'b1) ? V_Gen_a_59_read : tmp_300_fu_6412_p3);

assign tmp_302_fu_6426_p3 = ((tmp_141_fu_5144_p2[0:0] === 1'b1) ? V_Gen_a_71_read : tmp_301_fu_6419_p3);

assign tmp_303_fu_6433_p3 = ((tmp_142_fu_5150_p2[0:0] === 1'b1) ? V_Gen_a_83_read : tmp_302_fu_6426_p3);

assign tmp_304_fu_6440_p3 = ((tmp_143_fu_5156_p2[0:0] === 1'b1) ? V_Gen_a_95_read : tmp_303_fu_6433_p3);

assign tmp_305_fu_6447_p3 = ((tmp_144_fu_5162_p2[0:0] === 1'b1) ? V_Gen_a_107_read : tmp_304_fu_6440_p3);

assign tmp_306_fu_6454_p3 = ((tmp_145_fu_5168_p2[0:0] === 1'b1) ? V_Gen_a_119_read : tmp_305_fu_6447_p3);

assign tmp_309_fu_6827_p4 = {{tmp_33_to_int_fu_6823_p1[62:52]}};

assign tmp_30_fu_3448_p3 = ((tmp_17_fu_3344_p2[0:0] === 1'b1) ? dist_array_1_fu_510 : tmp_29_fu_3440_p3);

assign tmp_310_fu_4320_p1 = tmp_1_fu_4294_p2[7:0];

assign tmp_311_fu_6844_p4 = {{tmp_35_to_int_fu_6841_p1[62:52]}};

assign tmp_312_fu_4626_p1 = tmp_1_fu_4294_p2[7:0];

assign tmp_313_fu_6870_p2 = (notrhs_fu_6864_p2 | notlhs_fu_6858_p2);

assign tmp_314_fu_6888_p2 = (notrhs1_fu_6882_p2 | notlhs1_fu_6876_p2);

assign tmp_315_fu_6894_p2 = (tmp_314_fu_6888_p2 & tmp_313_fu_6870_p2);

assign tmp_317_fu_6900_p2 = (tmp_316_fu_3105_p2 & tmp_315_fu_6894_p2);

assign tmp_318_fu_6613_p4 = {{level_reg_1887[31:1]}};

assign tmp_319_fu_5098_p4 = {{level_reg_1887[31:2]}};

assign tmp_320_fu_5854_p4 = {{level_reg_1887[31:3]}};

assign tmp_321_fu_6837_p1 = tmp_33_to_int_fu_6823_p1[51:0];

assign tmp_322_fu_6854_p1 = tmp_35_to_int_fu_6841_p1[51:0];

assign tmp_323_fu_7000_p4 = {{ap_phi_mux_switch_point_11_5_phi_fu_2056_p50[31:1]}};

assign tmp_324_fu_7038_p4 = {{switch_point_10_3_fu_7030_p3[31:1]}};

assign tmp_325_fu_7076_p4 = {{switch_point_9_3_fu_7068_p3[31:1]}};

assign tmp_326_fu_7114_p4 = {{switch_point_8_3_fu_7106_p3[31:1]}};

assign tmp_327_fu_7152_p4 = {{switch_point_7_3_fu_7144_p3[31:1]}};

assign tmp_328_fu_7187_p4 = {{switch_point_6_3_fu_7180_p3[31:1]}};

assign tmp_329_fu_7225_p4 = {{switch_point_5_3_fu_7217_p3[31:1]}};

assign tmp_32_fu_3456_p3 = ((tmp_19_fu_3358_p2[0:0] === 1'b1) ? dist_array_1_fu_510 : tmp_30_fu_3448_p3);

assign tmp_330_fu_7263_p4 = {{switch_point_4_3_fu_7255_p3[31:1]}};

assign tmp_331_fu_7301_p4 = {{switch_point_3_3_fu_7293_p3[31:1]}};

assign tmp_332_fu_7339_p4 = {{switch_point_2_3_fu_7331_p3[31:1]}};

assign tmp_333_fu_7431_p4 = {{switch_point_1_3_fu_7424_p3[31:1]}};

assign tmp_33_to_int_fu_6823_p1 = grp_fu_3096_p1;

assign tmp_35_to_int_fu_6841_p1 = tmp_35_reg_9584;

assign tmp_36_fu_3464_p3 = ((tmp_21_fu_3372_p2[0:0] === 1'b1) ? dist_array_1_fu_510 : tmp_32_fu_3456_p3);

assign tmp_37_fu_3480_p3 = ((tmp_7_fu_3274_p2[0:0] === 1'b1) ? 32'd0 : dist_array_2_fu_514);

assign tmp_38_fu_6916_p2 = ((level_reg_1887 == 32'd11) ? 1'b1 : 1'b0);

assign tmp_39_fu_4308_p2 = ((U_11_fu_654 == 32'd1) ? 1'b1 : 1'b0);

assign tmp_3_fu_3246_p2 = ((invdar_reg_1745 == 4'd0) ? 1'b1 : 1'b0);

assign tmp_40_fu_4314_p2 = ((U_11_fu_654 == 32'd4294967295) ? 1'b1 : 1'b0);

assign tmp_42_fu_3488_p3 = ((tmp_9_fu_3288_p2[0:0] === 1'b1) ? dist_array_2_fu_514 : tmp_37_fu_3480_p3);

assign tmp_43_fu_3496_p3 = ((tmp_11_fu_3302_p2[0:0] === 1'b1) ? dist_array_2_fu_514 : tmp_42_fu_3488_p3);

assign tmp_44_1_fu_6544_p2 = (($signed(level_reg_1887) < $signed(32'd1)) ? 1'b1 : 1'b0);

assign tmp_44_2_fu_6374_p2 = (($signed(level_reg_1887) < $signed(32'd11)) ? 1'b1 : 1'b0);

assign tmp_44_3_fu_6690_p2 = (($signed(level_reg_1887) < $signed(32'd3)) ? 1'b1 : 1'b0);

assign tmp_44_5_fu_5344_p2 = (($signed(level_reg_1887) < $signed(32'd5)) ? 1'b1 : 1'b0);

assign tmp_44_6_fu_5514_p2 = (($signed(level_reg_1887) < $signed(32'd6)) ? 1'b1 : 1'b0);

assign tmp_44_7_fu_5684_p2 = (($signed(level_reg_1887) < $signed(32'd7)) ? 1'b1 : 1'b0);

assign tmp_44_9_fu_6034_p2 = (($signed(level_reg_1887) < $signed(32'd9)) ? 1'b1 : 1'b0);

assign tmp_44_fu_3504_p3 = ((tmp_13_fu_3316_p2[0:0] === 1'b1) ? dist_array_2_fu_514 : tmp_43_fu_3496_p3);

assign tmp_44_s_fu_6204_p2 = (($signed(level_reg_1887) < $signed(32'd10)) ? 1'b1 : 1'b0);

assign tmp_45_fu_3512_p3 = ((tmp_15_fu_3330_p2[0:0] === 1'b1) ? dist_array_2_fu_514 : tmp_44_fu_3504_p3);

assign tmp_46_fu_3520_p3 = ((tmp_17_fu_3344_p2[0:0] === 1'b1) ? dist_array_2_fu_514 : tmp_45_fu_3512_p3);

assign tmp_47_fu_3528_p3 = ((tmp_19_fu_3358_p2[0:0] === 1'b1) ? dist_array_2_fu_514 : tmp_46_fu_3520_p3);

assign tmp_48_10_fu_6380_p2 = ((U_11_11_fu_698 == 32'd1) ? 1'b1 : 1'b0);

assign tmp_48_1_fu_6550_p2 = ((U_11_1_fu_658 == 32'd1) ? 1'b1 : 1'b0);

assign tmp_48_2_fu_6629_p2 = ((U_11_2_fu_662 == 32'd1) ? 1'b1 : 1'b0);

assign tmp_48_3_fu_6696_p2 = ((U_11_3_fu_666 == 32'd1) ? 1'b1 : 1'b0);

assign tmp_48_4_fu_5180_p2 = ((U_11_4_fu_670 == 32'd1) ? 1'b1 : 1'b0);

assign tmp_48_5_fu_5350_p2 = ((U_11_5_fu_674 == 32'd1) ? 1'b1 : 1'b0);

assign tmp_48_6_fu_5520_p2 = ((U_11_6_fu_678 == 32'd1) ? 1'b1 : 1'b0);

assign tmp_48_7_fu_5690_p2 = ((U_11_7_fu_682 == 32'd1) ? 1'b1 : 1'b0);

assign tmp_48_8_fu_5870_p2 = ((U_11_8_fu_686 == 32'd1) ? 1'b1 : 1'b0);

assign tmp_48_9_fu_6040_p2 = ((U_11_9_fu_690 == 32'd1) ? 1'b1 : 1'b0);

assign tmp_48_fu_3536_p3 = ((tmp_21_fu_3372_p2[0:0] === 1'b1) ? dist_array_2_fu_514 : tmp_47_fu_3528_p3);

assign tmp_48_s_fu_6210_p2 = ((U_11_10_fu_694 == 32'd1) ? 1'b1 : 1'b0);

assign tmp_49_fu_3552_p3 = ((tmp_9_fu_3288_p2[0:0] === 1'b1) ? 32'd0 : dist_array_3_fu_518);

assign tmp_4_fu_3252_p3 = ((tmp_3_fu_3246_p2[0:0] === 1'b1) ? 32'd0 : dist_array_0_fu_506);

assign tmp_50_fu_3560_p3 = ((tmp_11_fu_3302_p2[0:0] === 1'b1) ? dist_array_3_fu_518 : tmp_49_fu_3552_p3);

assign tmp_51_fu_3568_p3 = ((tmp_13_fu_3316_p2[0:0] === 1'b1) ? dist_array_3_fu_518 : tmp_50_fu_3560_p3);

assign tmp_52_10_fu_6386_p2 = ((U_11_11_fu_698 == 32'd4294967295) ? 1'b1 : 1'b0);

assign tmp_52_1_fu_6556_p2 = ((U_11_1_fu_658 == 32'd4294967295) ? 1'b1 : 1'b0);

assign tmp_52_2_fu_6635_p2 = ((U_11_2_fu_662 == 32'd4294967295) ? 1'b1 : 1'b0);

assign tmp_52_3_fu_6702_p2 = ((U_11_3_fu_666 == 32'd4294967295) ? 1'b1 : 1'b0);

assign tmp_52_4_fu_5186_p2 = ((U_11_4_fu_670 == 32'd4294967295) ? 1'b1 : 1'b0);

assign tmp_52_5_fu_5356_p2 = ((U_11_5_fu_674 == 32'd4294967295) ? 1'b1 : 1'b0);

assign tmp_52_6_fu_5526_p2 = ((U_11_6_fu_678 == 32'd4294967295) ? 1'b1 : 1'b0);

assign tmp_52_7_fu_5696_p2 = ((U_11_7_fu_682 == 32'd4294967295) ? 1'b1 : 1'b0);

assign tmp_52_8_fu_5876_p2 = ((U_11_8_fu_686 == 32'd4294967295) ? 1'b1 : 1'b0);

assign tmp_52_9_fu_6046_p2 = ((U_11_9_fu_690 == 32'd4294967295) ? 1'b1 : 1'b0);

assign tmp_52_fu_3576_p3 = ((tmp_15_fu_3330_p2[0:0] === 1'b1) ? dist_array_3_fu_518 : tmp_51_fu_3568_p3);

assign tmp_52_s_fu_6216_p2 = ((U_11_10_fu_694 == 32'd4294967295) ? 1'b1 : 1'b0);

assign tmp_53_fu_3584_p3 = ((tmp_17_fu_3344_p2[0:0] === 1'b1) ? dist_array_3_fu_518 : tmp_52_fu_3576_p3);

assign tmp_54_fu_3592_p3 = ((tmp_19_fu_3358_p2[0:0] === 1'b1) ? dist_array_3_fu_518 : tmp_53_fu_3584_p3);

assign tmp_55_fu_3600_p3 = ((tmp_21_fu_3372_p2[0:0] === 1'b1) ? dist_array_3_fu_518 : tmp_54_fu_3592_p3);

assign tmp_56_fu_3616_p3 = ((tmp_11_fu_3302_p2[0:0] === 1'b1) ? 32'd0 : dist_array_4_fu_522);

assign tmp_57_fu_3624_p3 = ((tmp_13_fu_3316_p2[0:0] === 1'b1) ? dist_array_4_fu_522 : tmp_56_fu_3616_p3);

assign tmp_58_fu_3632_p3 = ((tmp_15_fu_3330_p2[0:0] === 1'b1) ? dist_array_4_fu_522 : tmp_57_fu_3624_p3);

assign tmp_59_fu_3640_p3 = ((tmp_17_fu_3344_p2[0:0] === 1'b1) ? dist_array_4_fu_522 : tmp_58_fu_3632_p3);

assign tmp_5_fu_3260_p2 = ((invdar_reg_1745 == 4'd1) ? 1'b1 : 1'b0);

assign tmp_60_fu_3648_p3 = ((tmp_19_fu_3358_p2[0:0] === 1'b1) ? dist_array_4_fu_522 : tmp_59_fu_3640_p3);

assign tmp_61_fu_3656_p3 = ((tmp_21_fu_3372_p2[0:0] === 1'b1) ? dist_array_4_fu_522 : tmp_60_fu_3648_p3);

assign tmp_62_fu_3672_p3 = ((tmp_13_fu_3316_p2[0:0] === 1'b1) ? 32'd0 : dist_array_5_fu_526);

assign tmp_63_fu_3680_p3 = ((tmp_15_fu_3330_p2[0:0] === 1'b1) ? dist_array_5_fu_526 : tmp_62_fu_3672_p3);

assign tmp_64_fu_3688_p3 = ((tmp_17_fu_3344_p2[0:0] === 1'b1) ? dist_array_5_fu_526 : tmp_63_fu_3680_p3);

assign tmp_65_fu_3696_p3 = ((tmp_19_fu_3358_p2[0:0] === 1'b1) ? dist_array_5_fu_526 : tmp_64_fu_3688_p3);

assign tmp_66_fu_3704_p3 = ((tmp_21_fu_3372_p2[0:0] === 1'b1) ? dist_array_5_fu_526 : tmp_65_fu_3696_p3);

assign tmp_67_fu_3720_p3 = ((tmp_15_fu_3330_p2[0:0] === 1'b1) ? 32'd0 : dist_array_6_fu_530);

assign tmp_68_fu_3728_p3 = ((tmp_17_fu_3344_p2[0:0] === 1'b1) ? dist_array_6_fu_530 : tmp_67_fu_3720_p3);

assign tmp_69_fu_3736_p3 = ((tmp_19_fu_3358_p2[0:0] === 1'b1) ? dist_array_6_fu_530 : tmp_68_fu_3728_p3);

assign tmp_6_fu_3266_p3 = ((tmp_5_fu_3260_p2[0:0] === 1'b1) ? dist_array_0_fu_506 : tmp_4_fu_3252_p3);

assign tmp_70_fu_3744_p3 = ((tmp_21_fu_3372_p2[0:0] === 1'b1) ? dist_array_6_fu_530 : tmp_69_fu_3736_p3);

assign tmp_71_fu_3760_p3 = ((tmp_17_fu_3344_p2[0:0] === 1'b1) ? 32'd0 : dist_array_7_fu_534);

assign tmp_72_fu_3768_p3 = ((tmp_19_fu_3358_p2[0:0] === 1'b1) ? dist_array_7_fu_534 : tmp_71_fu_3760_p3);

assign tmp_73_fu_3776_p3 = ((tmp_21_fu_3372_p2[0:0] === 1'b1) ? dist_array_7_fu_534 : tmp_72_fu_3768_p3);

assign tmp_74_fu_3792_p3 = ((tmp_19_fu_3358_p2[0:0] === 1'b1) ? 32'd0 : dist_array_8_fu_538);

assign tmp_75_fu_3800_p3 = ((tmp_21_fu_3372_p2[0:0] === 1'b1) ? dist_array_8_fu_538 : tmp_74_fu_3792_p3);

assign tmp_76_fu_3816_p3 = ((tmp_21_fu_3372_p2[0:0] === 1'b1) ? 32'd0 : dist_array_9_fu_542);

assign tmp_77_fu_3840_p3 = ((tmp_3_fu_3246_p2[0:0] === 1'b1) ? dist_array_11_fu_550 : 32'd0);

assign tmp_78_fu_3848_p3 = ((tmp_5_fu_3260_p2[0:0] === 1'b1) ? dist_array_11_fu_550 : tmp_77_fu_3840_p3);

assign tmp_79_fu_3856_p3 = ((tmp_7_fu_3274_p2[0:0] === 1'b1) ? dist_array_11_fu_550 : tmp_78_fu_3848_p3);

assign tmp_7_fu_3274_p2 = ((invdar_reg_1745 == 4'd2) ? 1'b1 : 1'b0);

assign tmp_80_fu_3864_p3 = ((tmp_9_fu_3288_p2[0:0] === 1'b1) ? dist_array_11_fu_550 : tmp_79_fu_3856_p3);

assign tmp_81_fu_3872_p3 = ((tmp_11_fu_3302_p2[0:0] === 1'b1) ? dist_array_11_fu_550 : tmp_80_fu_3864_p3);

assign tmp_82_fu_3880_p3 = ((tmp_13_fu_3316_p2[0:0] === 1'b1) ? dist_array_11_fu_550 : tmp_81_fu_3872_p3);

assign tmp_83_fu_3888_p3 = ((tmp_15_fu_3330_p2[0:0] === 1'b1) ? dist_array_11_fu_550 : tmp_82_fu_3880_p3);

assign tmp_84_fu_3896_p3 = ((tmp_17_fu_3344_p2[0:0] === 1'b1) ? dist_array_11_fu_550 : tmp_83_fu_3888_p3);

assign tmp_85_fu_3904_p3 = ((tmp_19_fu_3358_p2[0:0] === 1'b1) ? dist_array_11_fu_550 : tmp_84_fu_3896_p3);

assign tmp_86_fu_3912_p3 = ((tmp_21_fu_3372_p2[0:0] === 1'b1) ? dist_array_11_fu_550 : tmp_85_fu_3904_p3);

assign tmp_87_fu_4282_p2 = level_reg_1887 << 32'd4;

assign tmp_88_fu_4288_p2 = level_reg_1887 << 32'd2;

assign tmp_89_fu_4300_p3 = level_reg_1887[32'd31];

assign tmp_8_fu_3280_p3 = ((tmp_7_fu_3274_p2[0:0] === 1'b1) ? dist_array_0_fu_506 : tmp_6_fu_3266_p3);

assign tmp_90_fu_4480_p1 = tmp_1_fu_4294_p2[7:0];

assign tmp_91_fu_4484_p2 = ((tmp_90_fu_4480_p1 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_92_fu_4490_p3 = ((tmp_91_fu_4484_p2[0:0] === 1'b1) ? V_Gen_a_0_read : V_Gen_a_132_read);

assign tmp_93_fu_4496_p2 = ((tmp_90_fu_4480_p1 == 8'd12) ? 1'b1 : 1'b0);

assign tmp_94_fu_4502_p3 = ((tmp_93_fu_4496_p2[0:0] === 1'b1) ? V_Gen_a_12_read : tmp_92_fu_4490_p3);

assign tmp_95_fu_4509_p2 = ((tmp_90_fu_4480_p1 == 8'd24) ? 1'b1 : 1'b0);

assign tmp_96_fu_4515_p3 = ((tmp_95_fu_4509_p2[0:0] === 1'b1) ? V_Gen_a_24_read : tmp_94_fu_4502_p3);

assign tmp_97_fu_4522_p2 = ((tmp_90_fu_4480_p1 == 8'd36) ? 1'b1 : 1'b0);

assign tmp_98_fu_4528_p3 = ((tmp_97_fu_4522_p2[0:0] === 1'b1) ? V_Gen_a_36_read : tmp_96_fu_4515_p3);

assign tmp_99_fu_4535_p2 = ((tmp_90_fu_4480_p1 == 8'd48) ? 1'b1 : 1'b0);

assign tmp_9_fu_3288_p2 = ((invdar_reg_1745 == 4'd3) ? 1'b1 : 1'b0);

assign tmp_s_fu_3928_p2 = ((invdar_reg_1745 == 4'd11) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    newSel4_reg_9800[2] <= 1'b1;
end

endmodule //sph_dec
