[INF:CM0023] Creating log file ../../build/regression/OneFF/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.v:2:1: No timescale set for "dut".

[WRN:PA0205] tb.v:2:1: No timescale set for "tb".

[INF:CP0300] Compilation...

[INF:CP0303] dut.v:2:1: Compile module "work@dut".

[INF:CP0303] tb.v:2:1: Compile module "work@tb".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] tb.v:2:1: Top level module "work@tb".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../build/regression/OneFF/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/OneFF/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/OneFF/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@tb)
|vpiName:work@tb
|uhdmallModules:
\_module: work@dut (work@dut) dut.v:2:1: , endln:14:10, parent:work@tb
  |vpiParent:
  \_design: (work@tb)
  |vpiFullName:work@dut
  |vpiParent:
  \_design: (work@tb)
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.d), line:2:20, endln:2:21, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:14:10, parent:work@tb
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:14:10, parent:work@tb
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:14:10, parent:work@tb
    |vpiName:d
    |vpiFullName:work@dut.d
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:14:10, parent:work@tb
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:14:10, parent:work@tb
  |vpiNet:
  \_logic_net: (work@dut.rstn), line:3:21, endln:3:25, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:14:10, parent:work@tb
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:14:10, parent:work@tb
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:14:10, parent:work@tb
    |vpiName:rstn
    |vpiFullName:work@dut.rstn
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:14:10, parent:work@tb
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:14:10, parent:work@tb
  |vpiNet:
  \_logic_net: (work@dut.clk), line:4:21, endln:4:24, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:14:10, parent:work@tb
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:14:10, parent:work@tb
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:14:10, parent:work@tb
    |vpiName:clk
    |vpiFullName:work@dut.clk
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:14:10, parent:work@tb
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:14:10, parent:work@tb
  |vpiNet:
  \_logic_net: (work@dut.q), line:5:26, endln:5:27, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:14:10, parent:work@tb
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:14:10, parent:work@tb
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:14:10, parent:work@tb
    |vpiName:q
    |vpiFullName:work@dut.q
    |vpiNetType:48
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:14:10, parent:work@tb
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:14:10, parent:work@tb
  |vpiParent:
  \_design: (work@tb)
  |vpiPort:
  \_port: (d), line:2:20, endln:2:21, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:14:10, parent:work@tb
    |vpiName:d
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.d), line:2:20, endln:2:21, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:14:10, parent:work@tb
  |vpiPort:
  \_port: (rstn), line:3:21, endln:3:25, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:14:10, parent:work@tb
    |vpiName:rstn
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.rstn), line:3:21, endln:3:25, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:14:10, parent:work@tb
  |vpiPort:
  \_port: (clk), line:4:21, endln:4:24, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:14:10, parent:work@tb
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.clk), line:4:21, endln:4:24, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:14:10, parent:work@tb
  |vpiPort:
  \_port: (q), line:5:26, endln:5:27, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:14:10, parent:work@tb
    |vpiName:q
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.q), line:5:26, endln:5:27, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:14:10, parent:work@tb
  |vpiProcess:
  \_always: , line:7:3, endln:13:10, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:14:10, parent:work@tb
    |vpiStmt:
    \_event_control: , line:7:10, endln:7:41
      |vpiParent:
      \_always: , line:7:3, endln:13:10, parent:work@dut
      |vpiParent:
      \_always: , line:7:3, endln:13:10, parent:work@dut
      |vpiCondition:
      \_operation: , line:7:13, endln:7:40
        |vpiParent:
        \_event_control: , line:7:10, endln:7:41
        |vpiParent:
        \_event_control: , line:7:10, endln:7:41
        |vpiOpType:35
        |vpiOperand:
        \_operation: , line:7:13, endln:7:24
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (clk), line:7:21, endln:7:24
            |vpiParent:
            \_operation: , line:7:13, endln:7:24
            |vpiParent:
            \_operation: , line:7:13, endln:7:24
            |vpiParent:
            \_operation: , line:7:13, endln:7:24
            |vpiName:clk
            |vpiActual:
            \_logic_net: (work@tb.dut1.clk), line:4:21, endln:4:24, parent:work@tb.dut1
              |vpiParent:
              \_module: work@dut (work@tb.dut1) tb.v:31:3: , endln:31:29, parent:work@tb
              |vpiParent:
              \_module: work@dut (work@tb.dut1) tb.v:31:3: , endln:31:29, parent:work@tb
              |vpiParent:
              \_module: work@dut (work@tb.dut1) tb.v:31:3: , endln:31:29, parent:work@tb
              |vpiName:clk
              |vpiFullName:work@tb.dut1.clk
              |vpiParent:
              \_module: work@dut (work@tb.dut1) tb.v:31:3: , endln:31:29, parent:work@tb
              |vpiParent:
              \_module: work@dut (work@tb.dut1) tb.v:31:3: , endln:31:29, parent:work@tb
        |vpiOperand:
        \_operation: , line:7:28, endln:7:40
          |vpiOpType:40
          |vpiOperand:
          \_ref_obj: (rstn), line:7:36, endln:7:40
            |vpiParent:
            \_operation: , line:7:28, endln:7:40
            |vpiParent:
            \_operation: , line:7:28, endln:7:40
            |vpiParent:
            \_operation: , line:7:28, endln:7:40
            |vpiName:rstn
            |vpiActual:
            \_logic_net: (work@tb.dut1.rstn), line:3:21, endln:3:25, parent:work@tb.dut1
              |vpiParent:
              \_module: work@dut (work@tb.dut1) tb.v:31:3: , endln:31:29, parent:work@tb
              |vpiParent:
              \_module: work@dut (work@tb.dut1) tb.v:31:3: , endln:31:29, parent:work@tb
              |vpiParent:
              \_module: work@dut (work@tb.dut1) tb.v:31:3: , endln:31:29, parent:work@tb
              |vpiName:rstn
              |vpiFullName:work@tb.dut1.rstn
              |vpiParent:
              \_module: work@dut (work@tb.dut1) tb.v:31:3: , endln:31:29, parent:work@tb
              |vpiParent:
              \_module: work@dut (work@tb.dut1) tb.v:31:3: , endln:31:29, parent:work@tb
      |vpiStmt:
      \_begin: (work@dut), line:8:7, endln:13:10
        |vpiParent:
        \_event_control: , line:7:10, endln:7:41
        |vpiFullName:work@dut
        |vpiParent:
        \_event_control: , line:7:10, endln:7:41
        |vpiStmt:
        \_if_else: , line:9:8, endln:12:18, parent:work@dut
          |vpiParent:
          \_begin: (work@dut), line:8:7, endln:13:10
          |vpiParent:
          \_begin: (work@dut), line:8:7, endln:13:10
          |vpiCondition:
          \_operation: , line:9:12, endln:9:17
            |vpiParent:
            \_if_else: , line:9:8, endln:12:18, parent:work@dut
            |vpiParent:
            \_if_else: , line:9:8, endln:12:18, parent:work@dut
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@dut.rstn), line:9:13, endln:9:17
              |vpiParent:
              \_operation: , line:9:12, endln:9:17
              |vpiParent:
              \_operation: , line:9:12, endln:9:17
              |vpiParent:
              \_operation: , line:9:12, endln:9:17
              |vpiName:rstn
              |vpiFullName:work@dut.rstn
              |vpiActual:
              \_logic_net: (work@tb.dut1.rstn), line:3:21, endln:3:25, parent:work@tb.dut1
          |vpiStmt:
          \_assignment: , line:10:11, endln:10:17
            |vpiParent:
            \_if_else: , line:9:8, endln:12:18, parent:work@dut
            |vpiParent:
            \_if_else: , line:9:8, endln:12:18, parent:work@dut
            |vpiOpType:82
            |vpiRhs:
            \_constant: , line:10:16, endln:10:17
              |vpiParent:
              \_assignment: , line:10:11, endln:10:17
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_assignment: , line:10:11, endln:10:17
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@dut.q), line:10:11, endln:10:12
              |vpiParent:
              \_if_else: , line:9:8, endln:12:18, parent:work@dut
              |vpiParent:
              \_if_else: , line:9:8, endln:12:18, parent:work@dut
              |vpiParent:
              \_if_else: , line:9:8, endln:12:18, parent:work@dut
              |vpiName:q
              |vpiFullName:work@dut.q
              |vpiActual:
              \_logic_net: (work@tb.dut1.q), line:5:26, endln:5:27, parent:work@tb.dut1
                |vpiParent:
                \_module: work@dut (work@tb.dut1) tb.v:31:3: , endln:31:29, parent:work@tb
                |vpiTypespec:
                \_logic_typespec: , line:5:22, endln:5:25
                |vpiParent:
                \_module: work@dut (work@tb.dut1) tb.v:31:3: , endln:31:29, parent:work@tb
                |vpiParent:
                \_module: work@dut (work@tb.dut1) tb.v:31:3: , endln:31:29, parent:work@tb
                |vpiName:q
                |vpiFullName:work@tb.dut1.q
                |vpiNetType:48
                |vpiParent:
                \_module: work@dut (work@tb.dut1) tb.v:31:3: , endln:31:29, parent:work@tb
                |vpiParent:
                \_module: work@dut (work@tb.dut1) tb.v:31:3: , endln:31:29, parent:work@tb
          |vpiElseStmt:
          \_assignment: , line:12:11, endln:12:17
            |vpiParent:
            \_if_else: , line:9:8, endln:12:18, parent:work@dut
            |vpiParent:
            \_if_else: , line:9:8, endln:12:18, parent:work@dut
            |vpiOpType:82
            |vpiRhs:
            \_ref_obj: (work@dut.d), line:12:16, endln:12:17
              |vpiParent:
              \_if_else: , line:9:8, endln:12:18, parent:work@dut
              |vpiParent:
              \_if_else: , line:9:8, endln:12:18, parent:work@dut
              |vpiParent:
              \_if_else: , line:9:8, endln:12:18, parent:work@dut
              |vpiName:d
              |vpiFullName:work@dut.d
              |vpiActual:
              \_logic_net: (work@tb.dut1.d), line:2:20, endln:2:21, parent:work@tb.dut1
                |vpiParent:
                \_module: work@dut (work@tb.dut1) tb.v:31:3: , endln:31:29, parent:work@tb
                |vpiParent:
                \_module: work@dut (work@tb.dut1) tb.v:31:3: , endln:31:29, parent:work@tb
                |vpiParent:
                \_module: work@dut (work@tb.dut1) tb.v:31:3: , endln:31:29, parent:work@tb
                |vpiName:d
                |vpiFullName:work@tb.dut1.d
                |vpiParent:
                \_module: work@dut (work@tb.dut1) tb.v:31:3: , endln:31:29, parent:work@tb
                |vpiParent:
                \_module: work@dut (work@tb.dut1) tb.v:31:3: , endln:31:29, parent:work@tb
            |vpiLhs:
            \_ref_obj: (work@dut.q), line:12:11, endln:12:12
              |vpiParent:
              \_if_else: , line:9:8, endln:12:18, parent:work@dut
              |vpiParent:
              \_if_else: , line:9:8, endln:12:18, parent:work@dut
              |vpiParent:
              \_if_else: , line:9:8, endln:12:18, parent:work@dut
              |vpiName:q
              |vpiFullName:work@dut.q
              |vpiActual:
              \_logic_net: (work@tb.dut1.q), line:5:26, endln:5:27, parent:work@tb.dut1
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:14:10, parent:work@tb
    |vpiAlwaysType:1
|uhdmallModules:
\_module: work@tb (work@tb) tb.v:2:1: , endln:33:10, parent:work@tb
  |vpiParent:
  \_design: (work@tb)
  |vpiFullName:work@tb
  |vpiParent:
  \_design: (work@tb)
  |vpiDefName:work@tb
  |vpiNet:
  \_logic_net: (work@tb.clk), line:3:7, endln:3:10, parent:work@tb
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10, parent:work@tb
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10, parent:work@tb
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10, parent:work@tb
    |vpiName:clk
    |vpiFullName:work@tb.clk
    |vpiNetType:48
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10, parent:work@tb
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10, parent:work@tb
  |vpiNet:
  \_logic_net: (work@tb.rstn), line:4:9, endln:4:13, parent:work@tb
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10, parent:work@tb
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10, parent:work@tb
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10, parent:work@tb
    |vpiName:rstn
    |vpiFullName:work@tb.rstn
    |vpiNetType:36
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10, parent:work@tb
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10, parent:work@tb
  |vpiNet:
  \_logic_net: (work@tb.d), line:5:9, endln:5:10, parent:work@tb
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10, parent:work@tb
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10, parent:work@tb
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10, parent:work@tb
    |vpiName:d
    |vpiFullName:work@tb.d
    |vpiNetType:36
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10, parent:work@tb
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10, parent:work@tb
  |vpiNet:
  \_logic_net: (work@tb.o), line:6:7, endln:6:8, parent:work@tb
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10, parent:work@tb
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10, parent:work@tb
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10, parent:work@tb
    |vpiName:o
    |vpiFullName:work@tb.o
    |vpiNetType:48
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10, parent:work@tb
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10, parent:work@tb
  |vpiParent:
  \_design: (work@tb)
  |vpiProcess:
  \_initial: , line:8:3, endln:13:6, parent:work@tb
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10, parent:work@tb
    |vpiStmt:
    \_begin: (work@tb), line:8:11, endln:13:6
      |vpiParent:
      \_initial: , line:8:3, endln:13:6, parent:work@tb
      |vpiFullName:work@tb
      |vpiParent:
      \_initial: , line:8:3, endln:13:6, parent:work@tb
      |vpiStmt:
      \_sys_func_call: ($dumpfile), line:9:5, endln:9:26, parent:work@tb
        |vpiParent:
        \_begin: (work@tb), line:8:11, endln:13:6
        |vpiParent:
        \_begin: (work@tb), line:8:11, endln:13:6
        |vpiArgument:
        \_constant: , line:9:15, endln:9:25, parent:$dumpfile
          |vpiParent:
          \_sys_func_call: ($dumpfile), line:9:5, endln:9:26, parent:work@tb
          |vpiDecompile:test.vcd
          |vpiSize:8
          |STRING:test.vcd
          |vpiParent:
          \_sys_func_call: ($dumpfile), line:9:5, endln:9:26, parent:work@tb
          |vpiConstType:6
        |vpiName:$dumpfile
        |vpiParent:
        \_begin: (work@tb), line:8:11, endln:13:6
      |vpiStmt:
      \_sys_func_call: ($dumpvars), line:10:5, endln:10:14, parent:work@tb
        |vpiParent:
        \_begin: (work@tb), line:8:11, endln:13:6
        |vpiParent:
        \_begin: (work@tb), line:8:11, endln:13:6
        |vpiName:$dumpvars
        |vpiParent:
        \_begin: (work@tb), line:8:11, endln:13:6
      |vpiStmt:
      \_sys_func_call: ($monitor), line:11:5, endln:11:51, parent:work@tb
        |vpiParent:
        \_begin: (work@tb), line:8:11, endln:13:6
        |vpiParent:
        \_begin: (work@tb), line:8:11, endln:13:6
        |vpiArgument:
        \_constant: , line:11:14, endln:11:37, parent:$monitor
          |vpiParent:
          \_sys_func_call: ($monitor), line:11:5, endln:11:51, parent:work@tb
          |vpiDecompile:@%0dns clk = %0d, %0d
          |vpiSize:21
          |STRING:@%0dns clk = %0d, %0d
          |vpiParent:
          \_sys_func_call: ($monitor), line:11:5, endln:11:51, parent:work@tb
          |vpiConstType:6
        |vpiArgument:
        \_sys_func_call: ($time), line:11:38, endln:11:43, parent:$monitor
          |vpiParent:
          \_sys_func_call: ($monitor), line:11:5, endln:11:51, parent:work@tb
          |vpiParent:
          \_sys_func_call: ($monitor), line:11:5, endln:11:51, parent:work@tb
          |vpiName:$time
          |vpiParent:
          \_sys_func_call: ($monitor), line:11:5, endln:11:51, parent:work@tb
        |vpiArgument:
        \_ref_obj: (work@tb.clk), line:11:44, endln:11:47, parent:$monitor
          |vpiParent:
          \_sys_func_call: ($monitor), line:11:5, endln:11:51, parent:work@tb
          |vpiParent:
          \_sys_func_call: ($monitor), line:11:5, endln:11:51, parent:work@tb
          |vpiParent:
          \_sys_func_call: ($monitor), line:11:5, endln:11:51, parent:work@tb
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_logic_net: (work@tb.clk), line:3:7, endln:3:10, parent:work@tb
            |vpiParent:
            \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10
            |vpiTypespec:
            \_logic_typespec: , line:3:3, endln:3:6
            |vpiParent:
            \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10
            |vpiParent:
            \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10
            |vpiName:clk
            |vpiFullName:work@tb.clk
            |vpiNetType:48
            |vpiParent:
            \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10
            |vpiParent:
            \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10
        |vpiArgument:
        \_ref_obj: (work@tb.o), line:11:49, endln:11:50, parent:$monitor
          |vpiParent:
          \_sys_func_call: ($monitor), line:11:5, endln:11:51, parent:work@tb
          |vpiParent:
          \_sys_func_call: ($monitor), line:11:5, endln:11:51, parent:work@tb
          |vpiParent:
          \_sys_func_call: ($monitor), line:11:5, endln:11:51, parent:work@tb
          |vpiName:o
          |vpiFullName:work@tb.o
          |vpiActual:
          \_logic_net: (work@tb.o), line:6:7, endln:6:8, parent:work@tb
            |vpiParent:
            \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10
            |vpiTypespec:
            \_logic_typespec: , line:6:3, endln:6:6
            |vpiParent:
            \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10
            |vpiParent:
            \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10
            |vpiName:o
            |vpiFullName:work@tb.o
            |vpiNetType:48
            |vpiParent:
            \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10
            |vpiParent:
            \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10
        |vpiName:$monitor
        |vpiParent:
        \_begin: (work@tb), line:8:11, endln:13:6
      |vpiStmt:
      \_delay_control: , line:12:5, endln:12:9, parent:work@tb
        |vpiParent:
        \_begin: (work@tb), line:8:11, endln:13:6
        |vpiParent:
        \_begin: (work@tb), line:8:11, endln:13:6
        |#100
        |vpiStmt:
        \_sys_func_call: ($finish), line:12:10, endln:12:19
          |vpiParent:
          \_delay_control: , line:12:5, endln:12:9, parent:work@tb
          |vpiParent:
          \_delay_control: , line:12:5, endln:12:9, parent:work@tb
          |vpiName:$finish
          |vpiParent:
          \_delay_control: , line:12:5, endln:12:9, parent:work@tb
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10, parent:work@tb
  |vpiProcess:
  \_initial: , line:15:3, endln:26:6, parent:work@tb
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10, parent:work@tb
    |vpiStmt:
    \_begin: (work@tb), line:16:5, endln:26:6
      |vpiParent:
      \_initial: , line:15:3, endln:26:6, parent:work@tb
      |vpiFullName:work@tb
      |vpiParent:
      \_initial: , line:15:3, endln:26:6, parent:work@tb
      |vpiStmt:
      \_assignment: , line:17:5, endln:17:13, parent:work@tb
        |vpiParent:
        \_begin: (work@tb), line:16:5, endln:26:6
        |vpiParent:
        \_begin: (work@tb), line:16:5, endln:26:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:17:12, endln:17:13
          |vpiParent:
          \_assignment: , line:17:5, endln:17:13, parent:work@tb
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_assignment: , line:17:5, endln:17:13, parent:work@tb
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@tb.rstn), line:17:5, endln:17:9, parent:work@tb
          |vpiParent:
          \_begin: (work@tb), line:16:5, endln:26:6
          |vpiParent:
          \_begin: (work@tb), line:16:5, endln:26:6
          |vpiParent:
          \_begin: (work@tb), line:16:5, endln:26:6
          |vpiName:rstn
          |vpiFullName:work@tb.rstn
          |vpiActual:
          \_logic_var: (work@tb.rstn), line:4:9, endln:4:13, parent:work@tb
            |vpiParent:
            \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10
            |vpiTypespec:
            \_logic_typespec: , line:4:3, endln:4:8
            |vpiParent:
            \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10
            |vpiParent:
            \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10
            |vpiName:rstn
            |vpiFullName:work@tb.rstn
            |vpiVisibility:1
            |vpiParent:
            \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10
      |vpiStmt:
      \_assignment: , line:18:5, endln:18:12, parent:work@tb
        |vpiParent:
        \_begin: (work@tb), line:16:5, endln:26:6
        |vpiParent:
        \_begin: (work@tb), line:16:5, endln:26:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:18:11, endln:18:12
          |vpiParent:
          \_assignment: , line:18:5, endln:18:12, parent:work@tb
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_assignment: , line:18:5, endln:18:12, parent:work@tb
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@tb.clk), line:18:5, endln:18:8, parent:work@tb
          |vpiParent:
          \_begin: (work@tb), line:16:5, endln:26:6
          |vpiParent:
          \_begin: (work@tb), line:16:5, endln:26:6
          |vpiParent:
          \_begin: (work@tb), line:16:5, endln:26:6
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_logic_net: (work@tb.clk), line:3:7, endln:3:10, parent:work@tb
      |vpiStmt:
      \_assignment: , line:19:5, endln:19:10, parent:work@tb
        |vpiParent:
        \_begin: (work@tb), line:16:5, endln:26:6
        |vpiParent:
        \_begin: (work@tb), line:16:5, endln:26:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:19:9, endln:19:10
          |vpiParent:
          \_assignment: , line:19:5, endln:19:10, parent:work@tb
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_assignment: , line:19:5, endln:19:10, parent:work@tb
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@tb.d), line:19:5, endln:19:6, parent:work@tb
          |vpiParent:
          \_begin: (work@tb), line:16:5, endln:26:6
          |vpiParent:
          \_begin: (work@tb), line:16:5, endln:26:6
          |vpiParent:
          \_begin: (work@tb), line:16:5, endln:26:6
          |vpiName:d
          |vpiFullName:work@tb.d
          |vpiActual:
          \_logic_var: (work@tb.d), line:5:9, endln:5:10, parent:work@tb
            |vpiParent:
            \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10
            |vpiTypespec:
            \_logic_typespec: , line:5:3, endln:5:8
            |vpiParent:
            \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10
            |vpiParent:
            \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10
            |vpiName:d
            |vpiFullName:work@tb.d
            |vpiVisibility:1
            |vpiParent:
            \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10
      |vpiStmt:
      \_delay_control: , line:20:5, endln:20:7, parent:work@tb
        |vpiParent:
        \_begin: (work@tb), line:16:5, endln:26:6
        |vpiParent:
        \_begin: (work@tb), line:16:5, endln:26:6
        |#2
        |vpiStmt:
        \_assignment: , line:20:8, endln:20:16
          |vpiParent:
          \_delay_control: , line:20:5, endln:20:7, parent:work@tb
          |vpiParent:
          \_delay_control: , line:20:5, endln:20:7, parent:work@tb
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:20:15, endln:20:16
            |vpiParent:
            \_assignment: , line:20:8, endln:20:16
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiParent:
            \_assignment: , line:20:8, endln:20:16
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@tb.rstn), line:20:8, endln:20:12
            |vpiParent:
            \_delay_control: , line:20:5, endln:20:7, parent:work@tb
            |vpiParent:
            \_delay_control: , line:20:5, endln:20:7, parent:work@tb
            |vpiParent:
            \_delay_control: , line:20:5, endln:20:7, parent:work@tb
            |vpiName:rstn
            |vpiFullName:work@tb.rstn
            |vpiActual:
            \_logic_var: (work@tb.rstn), line:4:9, endln:4:13, parent:work@tb
      |vpiStmt:
      \_immediate_assert: , line:21:5, endln:21:72, parent:work@tb
        |vpiParent:
        \_begin: (work@tb), line:16:5, endln:26:6
        |vpiParent:
        \_begin: (work@tb), line:16:5, endln:26:6
        |vpiExpr:
        \_operation: , line:21:12, endln:21:18
          |vpiParent:
          \_immediate_assert: , line:21:5, endln:21:72, parent:work@tb
          |vpiParent:
          \_immediate_assert: , line:21:5, endln:21:72, parent:work@tb
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@tb.o), line:21:12, endln:21:13, parent:work@tb
            |vpiParent:
            \_begin: (work@tb), line:16:5, endln:26:6
            |vpiParent:
            \_begin: (work@tb), line:16:5, endln:26:6
            |vpiParent:
            \_begin: (work@tb), line:16:5, endln:26:6
            |vpiName:o
            |vpiFullName:work@tb.o
            |vpiActual:
            \_logic_net: (work@tb.o), line:6:7, endln:6:8, parent:work@tb
          |vpiOperand:
          \_constant: , line:21:17, endln:21:18
            |vpiParent:
            \_operation: , line:21:12, endln:21:18
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_operation: , line:21:12, endln:21:18
            |vpiConstType:9
        |vpiStmt:
        \_sys_func_call: ($display), line:21:20, endln:21:35
          |vpiParent:
          \_immediate_assert: , line:21:5, endln:21:72, parent:work@tb
          |vpiParent:
          \_immediate_assert: , line:21:5, endln:21:72, parent:work@tb
          |vpiArgument:
          \_constant: , line:21:29, endln:21:34, parent:$display
            |vpiParent:
            \_sys_func_call: ($display), line:21:20, endln:21:35
            |vpiDecompile:OK!
            |vpiSize:3
            |STRING:OK!
            |vpiParent:
            \_sys_func_call: ($display), line:21:20, endln:21:35
            |vpiConstType:6
          |vpiName:$display
          |vpiParent:
          \_immediate_assert: , line:21:5, endln:21:72, parent:work@tb
        |vpiElseStmt:
        \_sys_func_call: ($fatal), line:21:42, endln:21:71
          |vpiParent:
          \_immediate_assert: , line:21:5, endln:21:72, parent:work@tb
          |vpiParent:
          \_immediate_assert: , line:21:5, endln:21:72, parent:work@tb
          |vpiArgument:
          \_constant: , line:21:49, endln:21:50, parent:$fatal
            |vpiParent:
            \_sys_func_call: ($fatal), line:21:42, endln:21:71
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiParent:
            \_sys_func_call: ($fatal), line:21:42, endln:21:71
            |vpiConstType:9
          |vpiArgument:
          \_constant: , line:21:52, endln:21:70, parent:$fatal
            |vpiParent:
            \_sys_func_call: ($fatal), line:21:42, endln:21:71
            |vpiDecompile:FAILED ASSERTION
            |vpiSize:16
            |STRING:FAILED ASSERTION
            |vpiParent:
            \_sys_func_call: ($fatal), line:21:42, endln:21:71
            |vpiConstType:6
          |vpiName:$fatal
          |vpiParent:
          \_immediate_assert: , line:21:5, endln:21:72, parent:work@tb
      |vpiStmt:
      \_delay_control: , line:22:5, endln:22:8, parent:work@tb
        |vpiParent:
        \_begin: (work@tb), line:16:5, endln:26:6
        |vpiParent:
        \_begin: (work@tb), line:16:5, endln:26:6
        |#10
        |vpiStmt:
        \_assignment: , line:22:9, endln:22:14
          |vpiParent:
          \_delay_control: , line:22:5, endln:22:8, parent:work@tb
          |vpiParent:
          \_delay_control: , line:22:5, endln:22:8, parent:work@tb
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:22:13, endln:22:14
            |vpiParent:
            \_assignment: , line:22:9, endln:22:14
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiParent:
            \_assignment: , line:22:9, endln:22:14
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@tb.d), line:22:9, endln:22:10
            |vpiParent:
            \_delay_control: , line:22:5, endln:22:8, parent:work@tb
            |vpiParent:
            \_delay_control: , line:22:5, endln:22:8, parent:work@tb
            |vpiParent:
            \_delay_control: , line:22:5, endln:22:8, parent:work@tb
            |vpiName:d
            |vpiFullName:work@tb.d
            |vpiActual:
            \_logic_var: (work@tb.d), line:5:9, endln:5:10, parent:work@tb
      |vpiStmt:
      \_delay_control: , line:23:5, endln:23:7, parent:work@tb
        |vpiParent:
        \_begin: (work@tb), line:16:5, endln:26:6
        |vpiParent:
        \_begin: (work@tb), line:16:5, endln:26:6
        |#5
        |vpiStmt:
        \_immediate_assert: , line:23:8, endln:23:75
          |vpiParent:
          \_delay_control: , line:23:5, endln:23:7, parent:work@tb
          |vpiParent:
          \_delay_control: , line:23:5, endln:23:7, parent:work@tb
          |vpiExpr:
          \_operation: , line:23:15, endln:23:21
            |vpiParent:
            \_immediate_assert: , line:23:8, endln:23:75
            |vpiParent:
            \_immediate_assert: , line:23:8, endln:23:75
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@tb.o), line:23:15, endln:23:16
              |vpiParent:
              \_delay_control: , line:23:5, endln:23:7, parent:work@tb
              |vpiParent:
              \_delay_control: , line:23:5, endln:23:7, parent:work@tb
              |vpiParent:
              \_delay_control: , line:23:5, endln:23:7, parent:work@tb
              |vpiName:o
              |vpiFullName:work@tb.o
              |vpiActual:
              \_logic_net: (work@tb.o), line:6:7, endln:6:8, parent:work@tb
            |vpiOperand:
            \_constant: , line:23:20, endln:23:21
              |vpiParent:
              \_operation: , line:23:15, endln:23:21
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiParent:
              \_operation: , line:23:15, endln:23:21
              |vpiConstType:9
          |vpiStmt:
          \_sys_func_call: ($display), line:23:23, endln:23:38
            |vpiParent:
            \_immediate_assert: , line:23:8, endln:23:75
            |vpiParent:
            \_immediate_assert: , line:23:8, endln:23:75
            |vpiArgument:
            \_constant: , line:23:32, endln:23:37, parent:$display
              |vpiParent:
              \_sys_func_call: ($display), line:23:23, endln:23:38
              |vpiDecompile:OK!
              |vpiSize:3
              |STRING:OK!
              |vpiParent:
              \_sys_func_call: ($display), line:23:23, endln:23:38
              |vpiConstType:6
            |vpiName:$display
            |vpiParent:
            \_immediate_assert: , line:23:8, endln:23:75
          |vpiElseStmt:
          \_sys_func_call: ($fatal), line:23:45, endln:23:74
            |vpiParent:
            \_immediate_assert: , line:23:8, endln:23:75
            |vpiParent:
            \_immediate_assert: , line:23:8, endln:23:75
            |vpiArgument:
            \_constant: , line:23:52, endln:23:53, parent:$fatal
              |vpiParent:
              \_sys_func_call: ($fatal), line:23:45, endln:23:74
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiParent:
              \_sys_func_call: ($fatal), line:23:45, endln:23:74
              |vpiConstType:9
            |vpiArgument:
            \_constant: , line:23:55, endln:23:73, parent:$fatal
              |vpiParent:
              \_sys_func_call: ($fatal), line:23:45, endln:23:74
              |vpiDecompile:FAILED ASSERTION
              |vpiSize:16
              |STRING:FAILED ASSERTION
              |vpiParent:
              \_sys_func_call: ($fatal), line:23:45, endln:23:74
              |vpiConstType:6
            |vpiName:$fatal
            |vpiParent:
            \_immediate_assert: , line:23:8, endln:23:75
      |vpiStmt:
      \_delay_control: , line:24:5, endln:24:8, parent:work@tb
        |vpiParent:
        \_begin: (work@tb), line:16:5, endln:26:6
        |vpiParent:
        \_begin: (work@tb), line:16:5, endln:26:6
        |#20
        |vpiStmt:
        \_assignment: , line:24:9, endln:24:14
          |vpiParent:
          \_delay_control: , line:24:5, endln:24:8, parent:work@tb
          |vpiParent:
          \_delay_control: , line:24:5, endln:24:8, parent:work@tb
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:24:13, endln:24:14
            |vpiParent:
            \_assignment: , line:24:9, endln:24:14
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_assignment: , line:24:9, endln:24:14
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@tb.d), line:24:9, endln:24:10
            |vpiParent:
            \_delay_control: , line:24:5, endln:24:8, parent:work@tb
            |vpiParent:
            \_delay_control: , line:24:5, endln:24:8, parent:work@tb
            |vpiParent:
            \_delay_control: , line:24:5, endln:24:8, parent:work@tb
            |vpiName:d
            |vpiFullName:work@tb.d
            |vpiActual:
            \_logic_var: (work@tb.d), line:5:9, endln:5:10, parent:work@tb
      |vpiStmt:
      \_delay_control: , line:25:5, endln:25:8, parent:work@tb
        |vpiParent:
        \_begin: (work@tb), line:16:5, endln:26:6
        |vpiParent:
        \_begin: (work@tb), line:16:5, endln:26:6
        |#10
        |vpiStmt:
        \_immediate_assert: , line:25:9, endln:25:76
          |vpiParent:
          \_delay_control: , line:25:5, endln:25:8, parent:work@tb
          |vpiParent:
          \_delay_control: , line:25:5, endln:25:8, parent:work@tb
          |vpiExpr:
          \_operation: , line:25:16, endln:25:22
            |vpiParent:
            \_immediate_assert: , line:25:9, endln:25:76
            |vpiParent:
            \_immediate_assert: , line:25:9, endln:25:76
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@tb.o), line:25:16, endln:25:17
              |vpiParent:
              \_delay_control: , line:25:5, endln:25:8, parent:work@tb
              |vpiParent:
              \_delay_control: , line:25:5, endln:25:8, parent:work@tb
              |vpiParent:
              \_delay_control: , line:25:5, endln:25:8, parent:work@tb
              |vpiName:o
              |vpiFullName:work@tb.o
              |vpiActual:
              \_logic_net: (work@tb.o), line:6:7, endln:6:8, parent:work@tb
            |vpiOperand:
            \_constant: , line:25:21, endln:25:22
              |vpiParent:
              \_operation: , line:25:16, endln:25:22
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_operation: , line:25:16, endln:25:22
              |vpiConstType:9
          |vpiStmt:
          \_sys_func_call: ($display), line:25:24, endln:25:39
            |vpiParent:
            \_immediate_assert: , line:25:9, endln:25:76
            |vpiParent:
            \_immediate_assert: , line:25:9, endln:25:76
            |vpiArgument:
            \_constant: , line:25:33, endln:25:38, parent:$display
              |vpiParent:
              \_sys_func_call: ($display), line:25:24, endln:25:39
              |vpiDecompile:OK!
              |vpiSize:3
              |STRING:OK!
              |vpiParent:
              \_sys_func_call: ($display), line:25:24, endln:25:39
              |vpiConstType:6
            |vpiName:$display
            |vpiParent:
            \_immediate_assert: , line:25:9, endln:25:76
          |vpiElseStmt:
          \_sys_func_call: ($fatal), line:25:46, endln:25:75
            |vpiParent:
            \_immediate_assert: , line:25:9, endln:25:76
            |vpiParent:
            \_immediate_assert: , line:25:9, endln:25:76
            |vpiArgument:
            \_constant: , line:25:53, endln:25:54, parent:$fatal
              |vpiParent:
              \_sys_func_call: ($fatal), line:25:46, endln:25:75
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiParent:
              \_sys_func_call: ($fatal), line:25:46, endln:25:75
              |vpiConstType:9
            |vpiArgument:
            \_constant: , line:25:56, endln:25:74, parent:$fatal
              |vpiParent:
              \_sys_func_call: ($fatal), line:25:46, endln:25:75
              |vpiDecompile:FAILED ASSERTION
              |vpiSize:16
              |STRING:FAILED ASSERTION
              |vpiParent:
              \_sys_func_call: ($fatal), line:25:46, endln:25:75
              |vpiConstType:6
            |vpiName:$fatal
            |vpiParent:
            \_immediate_assert: , line:25:9, endln:25:76
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10, parent:work@tb
  |vpiProcess:
  \_always: , line:28:3, endln:29:19, parent:work@tb
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10, parent:work@tb
    |vpiStmt:
    \_delay_control: , line:29:5, endln:29:7
      |vpiParent:
      \_always: , line:28:3, endln:29:19, parent:work@tb
      |vpiParent:
      \_always: , line:28:3, endln:29:19, parent:work@tb
      |#5
      |vpiStmt:
      \_assignment: , line:29:8, endln:29:18
        |vpiParent:
        \_delay_control: , line:29:5, endln:29:7
        |vpiParent:
        \_delay_control: , line:29:5, endln:29:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:29:14, endln:29:18
          |vpiParent:
          \_delay_control: , line:29:5, endln:29:7
          |vpiParent:
          \_delay_control: , line:29:5, endln:29:7
          |vpiOpType:3
          |vpiOperand:
          \_ref_obj: (work@tb.clk), line:29:15, endln:29:18
            |vpiParent:
            \_operation: , line:29:14, endln:29:18
            |vpiParent:
            \_operation: , line:29:14, endln:29:18
            |vpiParent:
            \_operation: , line:29:14, endln:29:18
            |vpiName:clk
            |vpiFullName:work@tb.clk
            |vpiActual:
            \_logic_net: (work@tb.clk), line:3:7, endln:3:10, parent:work@tb
        |vpiLhs:
        \_ref_obj: (work@tb.clk), line:29:8, endln:29:11
          |vpiParent:
          \_delay_control: , line:29:5, endln:29:7
          |vpiParent:
          \_delay_control: , line:29:5, endln:29:7
          |vpiParent:
          \_delay_control: , line:29:5, endln:29:7
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_logic_net: (work@tb.clk), line:3:7, endln:3:10, parent:work@tb
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10, parent:work@tb
    |vpiAlwaysType:1
|uhdmtopModules:
\_module: work@tb (work@tb) tb.v:2:1: , endln:33:10
  |vpiName:work@tb
  |vpiVariables:
  \_logic_var: (work@tb.rstn), line:4:9, endln:4:13, parent:work@tb
  |vpiVariables:
  \_logic_var: (work@tb.d), line:5:9, endln:5:10, parent:work@tb
  |vpiDefName:work@tb
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@tb.clk), line:3:7, endln:3:10, parent:work@tb
  |vpiNet:
  \_logic_net: (work@tb.o), line:6:7, endln:6:8, parent:work@tb
  |vpiTopModule:1
  |vpiModule:
  \_module: work@dut (work@tb.dut1) tb.v:31:3: , endln:31:29, parent:work@tb
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10
    |vpiName:dut1
    |vpiFullName:work@tb.dut1
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10
    |vpiDefName:work@dut
    |vpiDefFile:dut.v
    |vpiDefLineNo:2
    |vpiNet:
    \_logic_net: (work@tb.dut1.d), line:2:20, endln:2:21, parent:work@tb.dut1
    |vpiNet:
    \_logic_net: (work@tb.dut1.rstn), line:3:21, endln:3:25, parent:work@tb.dut1
    |vpiNet:
    \_logic_net: (work@tb.dut1.clk), line:4:21, endln:4:24, parent:work@tb.dut1
    |vpiNet:
    \_logic_net: (work@tb.dut1.q), line:5:26, endln:5:27, parent:work@tb.dut1
    |vpiInstance:
    \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:2:1: , endln:33:10
    |vpiPort:
    \_port: (d), line:2:20, endln:2:21, parent:work@tb.dut1
      |vpiParent:
      \_module: work@dut (work@tb.dut1) tb.v:31:3: , endln:31:29, parent:work@tb
      |vpiName:d
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@tb.d), line:31:12, endln:31:13
        |vpiName:d
        |vpiFullName:work@tb.d
        |vpiActual:
        \_logic_var: (work@tb.d), line:5:9, endln:5:10, parent:work@tb
      |vpiLowConn:
      \_ref_obj: (work@tb.dut1.d), line:2:20, endln:2:21
        |vpiName:d
        |vpiFullName:work@tb.dut1.d
        |vpiActual:
        \_logic_net: (work@tb.dut1.d), line:2:20, endln:2:21, parent:work@tb.dut1
      |vpiParent:
      \_module: work@dut (work@tb.dut1) tb.v:31:3: , endln:31:29, parent:work@tb
    |vpiPort:
    \_port: (rstn), line:3:21, endln:3:25, parent:work@tb.dut1
      |vpiParent:
      \_module: work@dut (work@tb.dut1) tb.v:31:3: , endln:31:29, parent:work@tb
      |vpiName:rstn
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@tb.rstn), line:31:15, endln:31:19
        |vpiName:rstn
        |vpiFullName:work@tb.rstn
        |vpiActual:
        \_logic_var: (work@tb.rstn), line:4:9, endln:4:13, parent:work@tb
      |vpiLowConn:
      \_ref_obj: (work@tb.dut1.rstn), line:3:21, endln:3:25
        |vpiName:rstn
        |vpiFullName:work@tb.dut1.rstn
        |vpiActual:
        \_logic_net: (work@tb.dut1.rstn), line:3:21, endln:3:25, parent:work@tb.dut1
      |vpiParent:
      \_module: work@dut (work@tb.dut1) tb.v:31:3: , endln:31:29, parent:work@tb
    |vpiPort:
    \_port: (clk), line:4:21, endln:4:24, parent:work@tb.dut1
      |vpiParent:
      \_module: work@dut (work@tb.dut1) tb.v:31:3: , endln:31:29, parent:work@tb
      |vpiName:clk
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@tb.clk), line:31:21, endln:31:24
        |vpiName:clk
        |vpiFullName:work@tb.clk
        |vpiActual:
        \_logic_net: (work@tb.clk), line:3:7, endln:3:10, parent:work@tb
      |vpiLowConn:
      \_ref_obj: (work@tb.dut1.clk), line:4:21, endln:4:24
        |vpiName:clk
        |vpiFullName:work@tb.dut1.clk
        |vpiActual:
        \_logic_net: (work@tb.dut1.clk), line:4:21, endln:4:24, parent:work@tb.dut1
      |vpiParent:
      \_module: work@dut (work@tb.dut1) tb.v:31:3: , endln:31:29, parent:work@tb
    |vpiPort:
    \_port: (q), line:5:26, endln:5:27, parent:work@tb.dut1
      |vpiParent:
      \_module: work@dut (work@tb.dut1) tb.v:31:3: , endln:31:29, parent:work@tb
      |vpiName:q
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@tb.o), line:31:26, endln:31:27
        |vpiName:o
        |vpiFullName:work@tb.o
        |vpiActual:
        \_logic_net: (work@tb.o), line:6:7, endln:6:8, parent:work@tb
      |vpiLowConn:
      \_ref_obj: (work@tb.dut1.q), line:5:26, endln:5:27
        |vpiName:q
        |vpiFullName:work@tb.dut1.q
        |vpiActual:
        \_logic_net: (work@tb.dut1.q), line:5:26, endln:5:27, parent:work@tb.dut1
      |vpiTypedef:
      \_logic_typespec: , line:5:22, endln:5:25
      |vpiParent:
      \_module: work@dut (work@tb.dut1) tb.v:31:3: , endln:31:29, parent:work@tb
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/OneFF/dut.v | ${SURELOG_DIR}/build/regression/OneFF/roundtrip/dut_000.v | 4 | 14 | 
[roundtrip]: ${SURELOG_DIR}/tests/OneFF/tb.v  | ${SURELOG_DIR}/build/regression/OneFF/roundtrip/tb_000.v  | 8 | 33 | 

