# TCL File Generated by Component Editor 18.1
# Mon Mar 24 16:00:32 ICT 2025
# DO NOT MODIFY


# 
# klein64 "klein64" v1.0
#  2025.03.24.16:00:32
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module klein64
# 
set_module_property DESCRIPTION ""
set_module_property NAME klein64
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME klein64
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL klein
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file klein.v VERILOG PATH system/synthesis/submodules/klein.v TOP_LEVEL_FILE
add_fileset_file klein_cipher.v VERILOG PATH system/synthesis/submodules/klein_cipher.v
add_fileset_file klein_core.v VERILOG PATH system/synthesis/submodules/klein_core.v
add_fileset_file klein_decipher.v VERILOG PATH system/synthesis/submodules/klein_decipher.v
add_fileset_file klein_keyschedule.v VERILOG PATH system/synthesis/submodules/klein_keyschedule.v
add_fileset_file klein_mixcolumn.v VERILOG PATH system/synthesis/submodules/klein_mixcolumn.v
add_fileset_file klein_sbox.v VERILOG PATH system/synthesis/submodules/klein_sbox.v


# 
# parameters
# 
add_parameter ADDR_CTRL STD_LOGIC_VECTOR 0
set_parameter_property ADDR_CTRL DEFAULT_VALUE 0
set_parameter_property ADDR_CTRL DISPLAY_NAME ADDR_CTRL
set_parameter_property ADDR_CTRL TYPE STD_LOGIC_VECTOR
set_parameter_property ADDR_CTRL UNITS None
set_parameter_property ADDR_CTRL ALLOWED_RANGES 0:511
set_parameter_property ADDR_CTRL HDL_PARAMETER true
add_parameter CTRL_INIT_BIT INTEGER 0
set_parameter_property CTRL_INIT_BIT DEFAULT_VALUE 0
set_parameter_property CTRL_INIT_BIT DISPLAY_NAME CTRL_INIT_BIT
set_parameter_property CTRL_INIT_BIT TYPE INTEGER
set_parameter_property CTRL_INIT_BIT UNITS None
set_parameter_property CTRL_INIT_BIT HDL_PARAMETER true
add_parameter CTRL_NEXT_BIT INTEGER 1
set_parameter_property CTRL_NEXT_BIT DEFAULT_VALUE 1
set_parameter_property CTRL_NEXT_BIT DISPLAY_NAME CTRL_NEXT_BIT
set_parameter_property CTRL_NEXT_BIT TYPE INTEGER
set_parameter_property CTRL_NEXT_BIT UNITS None
set_parameter_property CTRL_NEXT_BIT HDL_PARAMETER true
add_parameter ADDR_CONF STD_LOGIC_VECTOR 1
set_parameter_property ADDR_CONF DEFAULT_VALUE 1
set_parameter_property ADDR_CONF DISPLAY_NAME ADDR_CONF
set_parameter_property ADDR_CONF TYPE STD_LOGIC_VECTOR
set_parameter_property ADDR_CONF UNITS None
set_parameter_property ADDR_CONF ALLOWED_RANGES 0:511
set_parameter_property ADDR_CONF HDL_PARAMETER true
add_parameter CONF_ENCDEC_BIT INTEGER 0
set_parameter_property CONF_ENCDEC_BIT DEFAULT_VALUE 0
set_parameter_property CONF_ENCDEC_BIT DISPLAY_NAME CONF_ENCDEC_BIT
set_parameter_property CONF_ENCDEC_BIT TYPE INTEGER
set_parameter_property CONF_ENCDEC_BIT UNITS None
set_parameter_property CONF_ENCDEC_BIT HDL_PARAMETER true
add_parameter ADDR_STATUS STD_LOGIC_VECTOR 2
set_parameter_property ADDR_STATUS DEFAULT_VALUE 2
set_parameter_property ADDR_STATUS DISPLAY_NAME ADDR_STATUS
set_parameter_property ADDR_STATUS TYPE STD_LOGIC_VECTOR
set_parameter_property ADDR_STATUS UNITS None
set_parameter_property ADDR_STATUS ALLOWED_RANGES 0:511
set_parameter_property ADDR_STATUS HDL_PARAMETER true
add_parameter STATUS_READY_BIT INTEGER 0
set_parameter_property STATUS_READY_BIT DEFAULT_VALUE 0
set_parameter_property STATUS_READY_BIT DISPLAY_NAME STATUS_READY_BIT
set_parameter_property STATUS_READY_BIT TYPE INTEGER
set_parameter_property STATUS_READY_BIT UNITS None
set_parameter_property STATUS_READY_BIT HDL_PARAMETER true
add_parameter STATUS_VALID_BIT INTEGER 1
set_parameter_property STATUS_VALID_BIT DEFAULT_VALUE 1
set_parameter_property STATUS_VALID_BIT DISPLAY_NAME STATUS_VALID_BIT
set_parameter_property STATUS_VALID_BIT TYPE INTEGER
set_parameter_property STATUS_VALID_BIT UNITS None
set_parameter_property STATUS_VALID_BIT HDL_PARAMETER true
add_parameter ADDR_KEY0 STD_LOGIC_VECTOR 16
set_parameter_property ADDR_KEY0 DEFAULT_VALUE 16
set_parameter_property ADDR_KEY0 DISPLAY_NAME ADDR_KEY0
set_parameter_property ADDR_KEY0 TYPE STD_LOGIC_VECTOR
set_parameter_property ADDR_KEY0 UNITS None
set_parameter_property ADDR_KEY0 ALLOWED_RANGES 0:511
set_parameter_property ADDR_KEY0 HDL_PARAMETER true
add_parameter ADDR_KEY1 STD_LOGIC_VECTOR 17
set_parameter_property ADDR_KEY1 DEFAULT_VALUE 17
set_parameter_property ADDR_KEY1 DISPLAY_NAME ADDR_KEY1
set_parameter_property ADDR_KEY1 TYPE STD_LOGIC_VECTOR
set_parameter_property ADDR_KEY1 UNITS None
set_parameter_property ADDR_KEY1 ALLOWED_RANGES 0:511
set_parameter_property ADDR_KEY1 HDL_PARAMETER true
add_parameter ADDR_BLOCK0 STD_LOGIC_VECTOR 32
set_parameter_property ADDR_BLOCK0 DEFAULT_VALUE 32
set_parameter_property ADDR_BLOCK0 DISPLAY_NAME ADDR_BLOCK0
set_parameter_property ADDR_BLOCK0 TYPE STD_LOGIC_VECTOR
set_parameter_property ADDR_BLOCK0 UNITS None
set_parameter_property ADDR_BLOCK0 ALLOWED_RANGES 0:511
set_parameter_property ADDR_BLOCK0 HDL_PARAMETER true
add_parameter ADDR_BLOCK1 STD_LOGIC_VECTOR 33
set_parameter_property ADDR_BLOCK1 DEFAULT_VALUE 33
set_parameter_property ADDR_BLOCK1 DISPLAY_NAME ADDR_BLOCK1
set_parameter_property ADDR_BLOCK1 TYPE STD_LOGIC_VECTOR
set_parameter_property ADDR_BLOCK1 UNITS None
set_parameter_property ADDR_BLOCK1 ALLOWED_RANGES 0:511
set_parameter_property ADDR_BLOCK1 HDL_PARAMETER true
add_parameter ADDR_RESULT0 STD_LOGIC_VECTOR 48
set_parameter_property ADDR_RESULT0 DEFAULT_VALUE 48
set_parameter_property ADDR_RESULT0 DISPLAY_NAME ADDR_RESULT0
set_parameter_property ADDR_RESULT0 TYPE STD_LOGIC_VECTOR
set_parameter_property ADDR_RESULT0 UNITS None
set_parameter_property ADDR_RESULT0 ALLOWED_RANGES 0:511
set_parameter_property ADDR_RESULT0 HDL_PARAMETER true
add_parameter ADDR_RESULT1 STD_LOGIC_VECTOR 49
set_parameter_property ADDR_RESULT1 DEFAULT_VALUE 49
set_parameter_property ADDR_RESULT1 DISPLAY_NAME ADDR_RESULT1
set_parameter_property ADDR_RESULT1 TYPE STD_LOGIC_VECTOR
set_parameter_property ADDR_RESULT1 UNITS None
set_parameter_property ADDR_RESULT1 ALLOWED_RANGES 0:511
set_parameter_property ADDR_RESULT1 HDL_PARAMETER true


# 
# display items
# 


# 
# connection point avalon_slave_0
# 
add_interface avalon_slave_0 avalon end
set_interface_property avalon_slave_0 addressUnits WORDS
set_interface_property avalon_slave_0 associatedClock clock_sink
set_interface_property avalon_slave_0 associatedReset reset_sink
set_interface_property avalon_slave_0 bitsPerSymbol 8
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_0 burstcountUnits WORDS
set_interface_property avalon_slave_0 explicitAddressSpan 0
set_interface_property avalon_slave_0 holdTime 0
set_interface_property avalon_slave_0 linewrapBursts false
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
set_interface_property avalon_slave_0 maximumPendingWriteTransactions 0
set_interface_property avalon_slave_0 readLatency 0
set_interface_property avalon_slave_0 readWaitTime 1
set_interface_property avalon_slave_0 setupTime 0
set_interface_property avalon_slave_0 timingUnits Cycles
set_interface_property avalon_slave_0 writeWaitTime 0
set_interface_property avalon_slave_0 ENABLED true
set_interface_property avalon_slave_0 EXPORT_OF ""
set_interface_property avalon_slave_0 PORT_NAME_MAP ""
set_interface_property avalon_slave_0 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_slave_0 SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave_0 ics chipselect Input 1
add_interface_port avalon_slave_0 iwe write Input 1
add_interface_port avalon_slave_0 iaddress address Input 8
add_interface_port avalon_slave_0 iwrite_data writedata Input 32
add_interface_port avalon_slave_0 oread_data readdata Output 32
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 0
set_interface_property clock_sink ENABLED true
set_interface_property clock_sink EXPORT_OF ""
set_interface_property clock_sink PORT_NAME_MAP ""
set_interface_property clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink SVD_ADDRESS_GROUP ""

add_interface_port clock_sink iclk clk Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock_sink
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink ireset_n reset_n Input 1

