/*
 *  vl2mv: Verilog to BLIF-MV Translator Distribution
 *
 *  Copyright (c) 1992, 1993
 *        Regents of the University of California
 *  All rights reserved.
 *
 *  Use and copying of this software and preparation of derivative works
 *  based upon this software are permitted.  However, any distribution of
 *  this software or derivative works must include the above copyright 
 *  notice.
 *
 *  This software is made available AS IS, and neither the Electronics
 *  Research Laboratory or the Universify of California make any
 *  warranty about the software, its performance or its conformity to
 *  any specification.
 *
 *
 * $Header: /n/rashd/u/riepe/CVS_REPOSITORY/ravel/Srcs/Parser/README,v 1.1.1.1 1993/03/04 23:37:52 riepe Exp $
 */

Software in this directory was borrowed, or was derived from code, borrowed
with permission from U.C. Berkeley.  Obtained by anonymous ftp from
ic.berkeley.edu in directory /pub/stchengvl2mv.tar.Z.  

Berkeley MIS dependencies deleted, and vl_traverse.c routines heavily
modified by Mike Riepe, University of Michigan, 1/28/93.

Per instructions from Berkeley, the above copyright message is to
accompany the source in this directory.

CONTACT: stcheng@ic.berkeley.edu
Login name: stcheng                     In real life: Szu-Tsung Cheng
Office: 524 Cory, 643-7730              Home phone: 845-2440
Directory: /users/stcheng               Shell: /bin/csh
Advisor: RKB
Group: cad
Mail forwarded to: stcheng@ic.Berkeley.EDU
Project: Verilog -> BLIF-MV Translator
Plan:

---------------------------------------------------------------------
Address: 1622 Berkeley Way Apt 1, Berkeley, CA 94703
Phone  : (510)845-2440 (h)

Schedule: c273:t/th:1100-1230:85evans
          ieor268:t/th:200-330:3113etch
          c267:m/w/f:100-200:71evans
---------------------------------------------------------------------
