AArch64 W+RWC.F.FF+cachesyncisb+ctrlisb+po
"CacheSyncIsbdWW Iffe DpCtrlIsbdR Fife PodWR Fife"
Cycle=PodWR Fife CacheSyncIsbdWW Iffe DpCtrlIsbdR Fife
Relax=Iffe Fife
Safe=PodWR CacheSyncIsbdWW DpCtrlIsbdR
Generator=diy7 (version 7.52+10(dev))
Com=Iff Fif Fif
Orig=CacheSyncIsbdWW Iffe DpCtrlIsbdR Fife PodWR Fife
{
0:X0=0x14000001; 0:X1=P2:Lself02; 0:X2=P1:Lself03;
2:X0=0x14000001; 2:X1=P1:Lself04;
}
 P0          | P1           | P2          ;
 STR W0,[X1] | Lself03:     | STR W0,[X1] ;
 DC CVAU,X1  | B L00        | Lself02:    ;
 DSB ISH     | MOV W0,#2    | B L05       ;
 IC IVAU,X1  | B L01        | MOV W2,#2   ;
 DSB ISH     | L00:         | B L06       ;
 ISB         | MOV W0,#1    | L05:        ;
 STR W0,[X2] | L01:         | MOV W2,#1   ;
             | CBNZ W0,LC02 | L06:        ;
             | LC02:        |             ;
             | ISB          |             ;
             | Lself04:     |             ;
             | B L03        |             ;
             | MOV W1,#2    |             ;
             | B L04        |             ;
             | L03:         |             ;
             | MOV W1,#1    |             ;
             | L04:         |             ;
exists
(1:X0=0x2 /\ 1:X1=0x1 /\ 2:X2=0x1)
