RAM : INIT : Loading Instr contents from test/1-binary/addiu_1.instr.hex
WARNING: test/mips_avalon_slave.v:49: $readmemh: Standard inconsistency, following 1364-2005.
WARNING: test/mips_avalon_slave.v:49: $readmemh(test/1-binary/addiu_1.instr.hex): Not enough words in the file for the requested range [0:1023].
RAM : INIT : Loading Data contents from test/1-binary/addiu_1.instr.hex
WARNING: test/mips_avalon_slave.v:53: $readmemh: Standard inconsistency, following 1364-2005.
WARNING: test/mips_avalon_slave.v:53: $readmemh(test/1-binary/addiu_1.data.hex): Not enough words in the file for the requested range [0:1023].
VCD info: dumpfile mips_CPU_bus_tb.vcd opened for output.
TB : STATUS : 00 : Starting test
CPU : Resetting
TB : STATUS : 20 : CPU out of reset
CACHE_CTRL : STATE : IDLE
RAM : STATUS : Read requested at address 0xbfc00000, wait for 1 cycles
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
CACHE_CTRL : STATUS : waitrequest complete
INSTR_CACHE : Replacement required: Valid buffer: 0000
INSTR_CACHE : Trivial case, current valid buffer is 0000
INSTR_CACHE : Loading 0x24020000 into index 0x0, tag 0x05fe0000 assoc[0], address 0xbfc00000
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
CACHE_CTRL : STATUS : waitrequest complete
CACHE_CTRL : STATE : FETCH
INSTR_CACHE : READ HIT
CPU : FETCH : write_en = 0, instr = xxxxxxxx, instr_type =xx, pc = bfc00000, register_v0 = 00000000
CPU : EXEC1 : write_en = 0, instr = 24020000, instr_type =01, pc = bfc00000, register_v0 = 00000000
CACHE_CTRL : STATE : IDLE
CACHE_CTRL : STATE : IDLE
CPU : EXEC2 : write_en = 1, instr = 24020000, instr_type =01, pc = bfc00004, register_v0 = 00000000
CACHE_CTRL : STATE : IDLE
RAM : READ : Read 0x24020000 data at address 0xbfc00004
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
RAM : STATUS : Read requested at address 0xbfc00004, wait for 1 cycles
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
CACHE_CTRL : STATUS : waitrequest complete
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
CACHE_CTRL : STATUS : waitrequest complete
INSTR_CACHE : Replacement required: Valid buffer: 0000
INSTR_CACHE : Trivial case, current valid buffer is 0000
INSTR_CACHE : Loading 0x00000008 into index 0x1, tag 0x05fe0000 assoc[0], address 0xbfc00004
CPU : FETCH : write_en = 0, instr = 24020000, instr_type =01, pc = bfc00004, register_v0 = 00000000
INSTR_CACHE : READ HIT
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATE : IDLE
CPU : EXEC1 : write_en = 0, instr = 00000008, instr_type =00, pc = bfc00004, register_v0 = 00000000
CPU : EXEC2 : write_en = 0, instr = 00000008, instr_type =00, pc = bfc00008, register_v0 = 00000000
CACHE_CTRL : STATE : IDLE
CACHE_CTRL : STATE : IDLE
RAM : READ : Read 0x00000008 data at address 0xbfc00008
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
RAM : STATUS : Read requested at address 0xbfc00008, wait for 1 cycles
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
CACHE_CTRL : STATUS : waitrequest complete
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
CACHE_CTRL : STATUS : waitrequest complete
INSTR_CACHE : Replacement required: Valid buffer: 0000
INSTR_CACHE : Trivial case, current valid buffer is 0000
INSTR_CACHE : Loading 0x00000000 into index 0x2, tag 0x05fe0000 assoc[0], address 0xbfc00008
CPU : FETCH : write_en = 0, instr = 00000008, instr_type =00, pc = bfc00008, register_v0 = 00000000
INSTR_CACHE : READ HIT
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATE : IDLE
CPU : EXEC1 : write_en = 0, instr = 00000000, instr_type =00, pc = bfc00008, register_v0 = 00000000
ERROR: Writing to r0
CPU : EXEC2 : write_en = 1, instr = 00000000, instr_type =00, pc = 00000000, register_v0 = 00000000
CACHE_CTRL : STATE : IDLE
CACHE_CTRL : STATE : IDLE
RAM : READ : Read 0x00000000 data at address 0x00000000
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
RAM : STATUS : Read requested at address 0x00000000, wait for 1 cycles
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
CACHE_CTRL : STATUS : waitrequest complete
CACHE_CTRL : STATE : FETCH
CACHE_CTRL : STATUS : instr_stall: 1, data_stall: 0
CACHE_CTRL : STATUS : waitrequest complete
INSTR_CACHE : Replacement required: Valid buffer: 0001
INSTR_CACHE : Trivial case, current valid buffer is 0001
INSTR_CACHE : Loading 0x00000000 into index 0x0, tag 0x00000000 assoc[1], address 0x00000000
CPU : FETCH : write_en = 0, instr = 00000000, instr_type =00, pc = 00000000, register_v0 = 00000000
INSTR_CACHE : READ HIT
CACHE_CTRL : STATE : FETCH
TB : CYCLES : 0030
TB : V0 : 00000000
TB : FINISH : 325 : CPU finished execution.
CACHE_CTRL : STATE : IDLE
