{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697218188937 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697218188953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 13 10:29:48 2023 " "Processing started: Fri Oct 13 10:29:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697218188953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697218188953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TrafficlightsFinal -c TrafficlightsFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off TrafficlightsFinal -c TrafficlightsFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697218188953 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697218189626 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697218189626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/trafficlight/trafficdecoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /trafficlight/trafficdecoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TrafficDecoder " "Found entity 1: TrafficDecoder" {  } { { "../TrafficLight/TrafficDecoder.bdf" "" { Schematic "E:/TrafficLight/TrafficDecoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697218194868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697218194868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/freqdivider/freqdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /freqdivider/freqdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FreqDivider-FreqBehavior " "Found design unit 1: FreqDivider-FreqBehavior" {  } { { "../FreqDivider/FreqDivider.vhd" "" { Text "E:/FreqDivider/FreqDivider.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697218195133 ""} { "Info" "ISGN_ENTITY_NAME" "1 FreqDivider " "Found entity 1: FreqDivider" {  } { { "../FreqDivider/FreqDivider.vhd" "" { Text "E:/FreqDivider/FreqDivider.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697218195133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697218195133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/timer/timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /timer/timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-TimerCounter " "Found design unit 1: Timer-TimerCounter" {  } { { "../Timer/Timer.vhd" "" { Text "E:/Timer/Timer.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697218195133 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "../Timer/Timer.vhd" "" { Text "E:/Timer/Timer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697218195133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697218195133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sequentiallogic/sequentiallogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /sequentiallogic/sequentiallogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SequentialLogic-SequenceBehavior " "Found design unit 1: SequentialLogic-SequenceBehavior" {  } { { "../SequentialLogic/SequentialLogic.vhd" "" { Text "E:/SequentialLogic/SequentialLogic.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697218195148 ""} { "Info" "ISGN_ENTITY_NAME" "1 SequentialLogic " "Found entity 1: SequentialLogic" {  } { { "../SequentialLogic/SequentialLogic.vhd" "" { Text "E:/SequentialLogic/SequentialLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697218195148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697218195148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/triggerlogic/triggerlogic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /triggerlogic/triggerlogic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Triggerlogic " "Found entity 1: Triggerlogic" {  } { { "../Triggerlogic/Triggerlogic.bdf" "" { Schematic "E:/Triggerlogic/Triggerlogic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697218195148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697218195148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lightdecoder/lightdeocder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /lightdecoder/lightdeocder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LightDeocder " "Found entity 1: LightDeocder" {  } { { "../LightDecoder/LightDeocder.bdf" "" { Schematic "E:/LightDecoder/LightDeocder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697218195148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697218195148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/squenblock/sequentialblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /squenblock/sequentialblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SequentialBlock " "Found entity 1: SequentialBlock" {  } { { "../Squenblock/SequentialBlock.bdf" "" { Schematic "E:/Squenblock/SequentialBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697218195148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697218195148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/timer circuits/timercircuits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /timer circuits/timercircuits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerCircuits-TimerBehavior " "Found design unit 1: TimerCircuits-TimerBehavior" {  } { { "../Timer Circuits/TimerCircuits.vhd" "" { Text "E:/Timer Circuits/TimerCircuits.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697218195148 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerCircuits " "Found entity 1: TimerCircuits" {  } { { "../Timer Circuits/TimerCircuits.vhd" "" { Text "E:/Timer Circuits/TimerCircuits.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697218195148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697218195148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/trafficfinal/trafficfinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /trafficfinal/trafficfinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TrafficFinal " "Found entity 1: TrafficFinal" {  } { { "../TrafficFinal/TrafficFinal.bdf" "" { Schematic "E:/TrafficFinal/TrafficFinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697218195148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697218195148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficlightsfinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trafficlightsfinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TrafficlightsFinal " "Found entity 1: TrafficlightsFinal" {  } { { "TrafficlightsFinal.bdf" "" { Schematic "E:/Trafficlights/TrafficlightsFinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697218195165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697218195165 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TrafficlightsFinal " "Elaborating entity \"TrafficlightsFinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697218195214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TrafficFinal TrafficFinal:inst4 " "Elaborating entity \"TrafficFinal\" for hierarchy \"TrafficFinal:inst4\"" {  } { { "TrafficlightsFinal.bdf" "inst4" { Schematic "E:/Trafficlights/TrafficlightsFinal.bdf" { { 72 632 816 272 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697218195216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LightDeocder TrafficFinal:inst4\|LightDeocder:inst " "Elaborating entity \"LightDeocder\" for hierarchy \"TrafficFinal:inst4\|LightDeocder:inst\"" {  } { { "../TrafficFinal/TrafficFinal.bdf" "inst" { Schematic "E:/TrafficFinal/TrafficFinal.bdf" { { 128 392 488 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697218195216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TrafficDecoder TrafficFinal:inst4\|TrafficDecoder:inst2 " "Elaborating entity \"TrafficDecoder\" for hierarchy \"TrafficFinal:inst4\|TrafficDecoder:inst2\"" {  } { { "../TrafficFinal/TrafficFinal.bdf" "inst2" { Schematic "E:/TrafficFinal/TrafficFinal.bdf" { { 144 152 248 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697218195217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Triggerlogic TrafficFinal:inst4\|Triggerlogic:inst7 " "Elaborating entity \"Triggerlogic\" for hierarchy \"TrafficFinal:inst4\|Triggerlogic:inst7\"" {  } { { "../TrafficFinal/TrafficFinal.bdf" "inst7" { Schematic "E:/TrafficFinal/TrafficFinal.bdf" { { 312 232 408 464 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697218195218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SequentialBlock SequentialBlock:inst " "Elaborating entity \"SequentialBlock\" for hierarchy \"SequentialBlock:inst\"" {  } { { "TrafficlightsFinal.bdf" "inst" { Schematic "E:/Trafficlights/TrafficlightsFinal.bdf" { { 64 328 480 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697218195219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SequentialLogic SequentialBlock:inst\|SequentialLogic:inst2 " "Elaborating entity \"SequentialLogic\" for hierarchy \"SequentialBlock:inst\|SequentialLogic:inst2\"" {  } { { "../Squenblock/SequentialBlock.bdf" "inst2" { Schematic "E:/Squenblock/SequentialBlock.bdf" { { 136 96 224 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697218195220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerCircuits TimerCircuits:inst6 " "Elaborating entity \"TimerCircuits\" for hierarchy \"TimerCircuits:inst6\"" {  } { { "TrafficlightsFinal.bdf" "inst6" { Schematic "E:/Trafficlights/TrafficlightsFinal.bdf" { { 280 328 480 392 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697218195221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer TimerCircuits:inst6\|Timer:TLong " "Elaborating entity \"Timer\" for hierarchy \"TimerCircuits:inst6\|Timer:TLong\"" {  } { { "../Timer Circuits/TimerCircuits.vhd" "TLong" { Text "E:/Timer Circuits/TimerCircuits.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697218195224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FreqDivider FreqDivider:inst5 " "Elaborating entity \"FreqDivider\" for hierarchy \"FreqDivider:inst5\"" {  } { { "TrafficlightsFinal.bdf" "inst5" { Schematic "E:/Trafficlights/TrafficlightsFinal.bdf" { { 288 64 208 368 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697218195225 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697218196007 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697218196654 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697218196654 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697218196996 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697218196996 ""} { "Info" "ICUT_CUT_TM_LCELLS" "61 " "Implemented 61 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697218196996 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697218196996 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697218197182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 13 10:29:57 2023 " "Processing ended: Fri Oct 13 10:29:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697218197182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697218197182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697218197182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697218197182 ""}
