Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Mar 21 20:03:09 2024
| Host         : LAPTOP-24U2CQ3S running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CSSTE_control_sets_placed.rpt
| Design       : CSSTE
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    96 |
|    Minimum number of control sets                        |    96 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   102 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    96 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |    65 |
| >= 14 to < 16      |     1 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           15 |
| No           | No                    | Yes                    |              68 |           20 |
| No           | Yes                   | No                     |              34 |           13 |
| Yes          | No                    | No                     |              64 |           38 |
| Yes          | No                    | Yes                    |             327 |          126 |
| Yes          | Yes                   | No                     |              42 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|         Clock Signal         |             Enable Signal             |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+---------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  U8/clkdiv_BUFG[6]           |                                       |                                           |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[9]           |                                       |                                           |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[9]           |                                       | U9/rst                                    |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[11]          |                                       |                                           |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[11]          |                                       | U9/rst                                    |                1 |              1 |         1.00 |
|  U1/U1/ImmSel_reg[1]_i_1_n_0 |                                       |                                           |                1 |              2 |         2.00 |
|  U8/clkdiv_BUFG[6]           |                                       | U9/rst                                    |                2 |              2 |         1.00 |
| ~U8/Clk_CPU_BUFG             |                                       |                                           |                2 |              3 |         1.50 |
|  U8/Clk_CPU_BUFG             | U1/U2/Regs_U/register[17][31]_i_1_n_0 | U9/rst                                    |                1 |              4 |         4.00 |
|  U8/Clk_CPU_BUFG             | U1/U2/Regs_U/register[18][31]_i_1_n_0 | U9/rst                                    |                1 |              4 |         4.00 |
|  U8/Clk_CPU_BUFG             | U1/U2/Regs_U/register[16][31]_i_1_n_0 | U9/rst                                    |                1 |              4 |         4.00 |
|  U8/Clk_CPU_BUFG             | U1/U2/Regs_U/register[19][31]_i_1_n_0 | U9/rst                                    |                4 |              4 |         1.00 |
| ~U8/Clk_CPU_BUFG             | U10/counter_Ctrl                      | U9/rst                                    |                1 |              6 |         6.00 |
|  U8/clkdiv_BUFG[1]           | U11/vga_controller/v_count            | U9/rst                                    |                4 |             10 |         2.50 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_50          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_63          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_7           |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_39          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_20          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_27          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_46          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_61          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_18          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_3           |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_51          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_64          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_29          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_21          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_28          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_32          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_40          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_45          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_57          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_49          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_58          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_59          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_23          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_35          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_33          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_25          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_43          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_2           |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_42          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_38          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_52          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_36          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_15          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_24          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_17          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_30          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_31          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_14          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_47          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_53          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_54          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_26          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_56          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_6           |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_44          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_41          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_4           |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_60          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_62          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_8           |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_22          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_34          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_48          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_9           |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]             |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_16          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_1           |                                           |                4 |             12 |         3.00 |
|  U8/clkdiv_BUFG[1]           |                                       | U9/rst                                    |                7 |             12 |         1.71 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_10          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_11          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_12          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_13          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_37          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_19          |                                           |                4 |             12 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U11/vga_debugger/vga_b[0]_55          |                                           |                4 |             12 |         3.00 |
|  U8/Clk_CPU_BUFG             | U4/GPIOf0000000_we                    | U9/rst                                    |                5 |             15 |         3.00 |
|  clk_100mhz_IBUF_BUFG        | U9/u1/sw[15]_i_1_n_0                  |                                           |                5 |             16 |         3.20 |
|  clk_100mhz_IBUF_BUFG        |                                       |                                           |                9 |             19 |         2.11 |
|  clk_100mhz_IBUF_BUFG        |                                       | U11/vga_debugger/display_addr[11]_i_1_n_0 |                6 |             22 |         3.67 |
| ~U8/Clk_CPU_BUFG             | U10/counter0_Lock                     | U9/rst                                    |               10 |             32 |         3.20 |
| ~U8/Clk_CPU_BUFG             | U10/counter1_Lock                     | U9/rst                                    |                8 |             32 |         4.00 |
| ~U8/Clk_CPU_BUFG             | U10/counter2_Lock                     | U9/rst                                    |               11 |             32 |         2.91 |
|  U8/Clk_CPU_BUFG             | U1/U2/Regs_U/register[2][31]_i_1_n_0  | U9/rst                                    |               17 |             32 |         1.88 |
|  clk_100mhz_IBUF_BUFG        | U9/u1/sw_counter[0]_i_1_n_0           | U9/u1/sw_counter0_carry__0_n_2            |                8 |             32 |         4.00 |
|  U8/Clk_CPU_BUFG             | U1/U2/Regs_U/register                 | U9/rst                                    |               17 |             32 |         1.88 |
|  U8/clkdiv_BUFG[6]           | U10/counter0[31]                      | U9/rst                                    |                9 |             32 |         3.56 |
|  clk_100mhz_IBUF_BUFG        |                                       | U9/rst                                    |                8 |             32 |         4.00 |
|  U8/Clk_CPU_BUFG             | U1/U2/Regs_U/register[3][31]_i_1_n_0  | U9/rst                                    |               20 |             32 |         1.60 |
|  U8/Clk_CPU_BUFG             |                                       | U9/rst                                    |                8 |             32 |         4.00 |
|  U8/clkdiv_BUFG[9]           | U10/counter1[32]_i_1_n_0              | U9/rst                                    |               10 |             33 |         3.30 |
|  U8/clkdiv_BUFG[11]          | U10/counter2[32]_i_1_n_0              | U9/rst                                    |               11 |             33 |         3.00 |
| ~U8/Clk_CPU_BUFG             | U4/GPIOe0000000_we                    |                                           |               33 |             48 |         1.45 |
+------------------------------+---------------------------------------+-------------------------------------------+------------------+----------------+--------------+


