<div id="pf2b1" class="pf w0 h0" data-page-no="2b1"><div class="pc pc2b1 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg2b1.png"/><div class="c xf1 y3c86 w79 h1bc"><div class="t m5f xe hf3 y3c87 ff2 fs5e fc0 sc0 ls1fa ws482">Interrupt</div><div class="t m0 x13b hf3 y3c88 ff2 fs5e fc0 sc0 ls1fa ws0">Write/Read<span class="_ _243"></span> </div><div class="t m0 x2 hf3 y3c89 ff2 fs5e fc0 sc0 ls0 ws341">Address</div><div class="t m0 x147 h1bd y3c8a ff2 fs5e fc0 sc0 ls1fa ws483">SCL <span class="ls0 ws341 v16">SDA</span></div><div class="t m0 x0 hf3 y3c8b ff2 fs5e fc0 sc0 ls0 ws0"> Module Enable</div><div class="t m0 x11f hf3 y3c8c ff2 fs5e fc0 sc0 ls1fa ws482">CTRL_REG</div><div class="t m0 xfd hf3 y3c8d ff2 fs5e fc0 sc0 ls1d6 ws484">DATA_MUX</div><div class="t m0 x38 hf3 y3c8e ff2 fs5e fc0 sc0 ls1d6 ws484">ADDR_DECODE</div><div class="t m0 xde hf3 y3c8c ff2 fs5e fc0 sc0 ls0 ws341">DATA_REG<span class="_ _244"></span>STATUS_RE<span class="_ _5"></span>G<span class="_ _245"></span>ADDR_REG<span class="_ _226"></span>FREQ_REG</div><div class="t m0 x33 hec y3c8f ff2 fs43 fc0 sc0 ls0 ws0">Input </div><div class="t m0 x33 hec y3c90 ff2 fs43 fc0 sc0 ls0">Sync</div><div class="t m0 xf6 hec y3c91 ff2 fs43 fc0 sc0 ls0 ws0">Clock </div><div class="t m0 xf6 hec y3c92 ff2 fs43 fc0 sc0 ls0">Control</div><div class="t m0 x3b hec y3c93 ff2 fs43 fc0 sc0 ls0 ws0">START </div><div class="t m0 x3b hec y3c94 ff2 fs43 fc0 sc0 ls0 ws0">STOP </div><div class="t m0 x3b hec y3c95 ff2 fs43 fc0 sc0 ls0 ws0">Arbitration </div><div class="t m0 x3b hec y3c96 ff2 fs43 fc0 sc0 ls0">Control</div><div class="t m0 x7f hec y3c97 ff2 fs43 fc0 sc0 ls0 ws0">In/Out </div><div class="t m0 x7f hec y3c98 ff2 fs43 fc0 sc0 ls0 ws0">Data </div><div class="t m0 x7f hec y3c99 ff2 fs43 fc0 sc0 ls0 ws0">Shift </div><div class="t m0 x7f hec y3c9a ff2 fs43 fc0 sc0 ls0">Register</div><div class="t m0 x77 hec y3c9b ff2 fs43 fc0 sc0 ls0 ws0">Address </div><div class="t m0 x77 hec y3c9c ff2 fs43 fc0 sc0 ls0">Compare</div></div><div class="t m0 xe8 h9 y3c9d ff1 fs2 fc0 sc0 ls0 ws0">Figure 38-1. I2C Functional block diagram</div><div class="t m0 x9 h1be y3c9e ff1 fs7 fc0 sc0 ls0 ws281">38.2 I<span class="fsc5 ws485 v14">2</span><span class="ws0">C signal descriptions</span></div><div class="t m0 x9 h15 y3c9f ff3 fs5 fc0 sc0 ls0 ws0">The signal properties of I<span class="fs8 ws198 v3">2</span>C are shown in the following table.</div><div class="t m0 x30 h6e y3ca0 ff1 fs2 fc0 sc0 ls0 ws0">Table 38-1.<span class="_ _1a"> </span>I<span class="fs4 ws190 v13">2</span>C signal descriptions</div><div class="t m0 x2 h10 y3ca1 ff1 fs4 fc0 sc0 ls0 ws2a8">Signal Description<span class="_ _19e"> </span>I/O</div><div class="t m0 x8e h17 y3ca2 ff2 fs4 fc0 sc0 ls0 ws0">SCL<span class="_ _56"> </span>Bidirectional serial clock line of the I<span class="fs9 ls142 v4">2</span>C system.<span class="_ _246"> </span>I/O</div><div class="t m0 x151 h17 y3ca3 ff2 fs4 fc0 sc0 ls0 ws0">SDA<span class="_ _9f"> </span>Bidirectional serial data line of the I<span class="fs9 ls142 v4">2</span>C system.<span class="_ _233"> </span>I/O</div><div class="t m0 xc8 hd y3ca4 ff1 fs7 fc0 sc0 ls0 ws0">Memory map and register descriptions</div><div class="t m0 x9 hf y3ca5 ff3 fs5 fc0 sc0 ls0 ws0">This section describes in detail all I2C registers accessible to the end user.</div><div class="t m0 x9 hd y3ca4 ff1 fs7 fc0 sc0 ls0">38.3</div><div class="t m0 x122 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 38 Inter-Integrated Circuit (I2C)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>689</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
