{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681213745252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681213745253 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 11 14:49:05 2023 " "Processing started: Tue Apr 11 14:49:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681213745253 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213745253 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DMANNN -c DMANNN " "Command: quartus_map --read_settings_files=on --write_settings_files=off DMANNN -c DMANNN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213745253 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681213745738 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681213745738 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/intelFPGA_lite/DMANNN/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1681213754926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/intelFPGA_lite/DMANNN/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681213754926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213754926 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type Processor.v(6) " "Verilog HDL Declaration warning at Processor.v(6): \"type\" is SystemVerilog-2005 keyword" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 6 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1681213754928 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Processor.v(67) " "Verilog HDL warning at Processor.v(67): extended using \"x\" or \"z\"" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213754928 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Processor.v(83) " "Verilog HDL warning at Processor.v(83): extended using \"x\" or \"z\"" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213754928 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Processor.v(97) " "Verilog HDL warning at Processor.v(97): extended using \"x\" or \"z\"" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 97 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213754928 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Processor.v(115) " "Verilog HDL warning at Processor.v(115): extended using \"x\" or \"z\"" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 115 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213754928 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Processor.v(129) " "Verilog HDL warning at Processor.v(129): extended using \"x\" or \"z\"" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 129 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213754928 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Processor.v(154) " "Verilog HDL warning at Processor.v(154): extended using \"x\" or \"z\"" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 154 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213754929 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Processor.v(168) " "Verilog HDL warning at Processor.v(168): extended using \"x\" or \"z\"" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 168 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213754929 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Processor.v(190) " "Verilog HDL warning at Processor.v(190): extended using \"x\" or \"z\"" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 190 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213754929 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Processor.v(202) " "Verilog HDL warning at Processor.v(202): extended using \"x\" or \"z\"" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 202 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213754929 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Processor.v(217) " "Verilog HDL warning at Processor.v(217): extended using \"x\" or \"z\"" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 217 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213754929 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Processor.v(231) " "Verilog HDL warning at Processor.v(231): extended using \"x\" or \"z\"" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 231 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213754929 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Processor.v(251) " "Verilog HDL warning at Processor.v(251): extended using \"x\" or \"z\"" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 251 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213754929 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Processor.v(268) " "Verilog HDL warning at Processor.v(268): extended using \"x\" or \"z\"" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 268 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213754929 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Processor.v(287) " "Verilog HDL warning at Processor.v(287): extended using \"x\" or \"z\"" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 287 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213754929 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Processor.v(305) " "Verilog HDL warning at Processor.v(305): extended using \"x\" or \"z\"" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 305 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213754929 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Processor.v(322) " "Verilog HDL warning at Processor.v(322): extended using \"x\" or \"z\"" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 322 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213754929 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Processor.v(333) " "Verilog HDL warning at Processor.v(333): extended using \"x\" or \"z\"" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 333 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213754929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "C:/intelFPGA_lite/DMANNN/Processor.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681213754930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213754930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestBench " "Found entity 1: TestBench" {  } { { "TestBench.v" "" { Text "C:/intelFPGA_lite/DMANNN/TestBench.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681213754932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213754932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressmux.v 1 1 " "Found 1 design units, including 1 entities, in source file addressmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 addressmux " "Found entity 1: addressmux" {  } { { "addressmux.v" "" { Text "C:/intelFPGA_lite/DMANNN/addressmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681213754934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213754934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file clkgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgenerator " "Found entity 1: clkgenerator" {  } { { "clkgenerator.v" "" { Text "C:/intelFPGA_lite/DMANNN/clkgenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681213754936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213754936 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type DMA_Project.v(4) " "Verilog HDL Declaration warning at DMA_Project.v(4): \"type\" is SystemVerilog-2005 keyword" {  } { { "DMA_Project.v" "" { Text "C:/intelFPGA_lite/DMANNN/DMA_Project.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1681213754938 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DMA_Project.v(63) " "Verilog HDL warning at DMA_Project.v(63): extended using \"x\" or \"z\"" {  } { { "DMA_Project.v" "" { Text "C:/intelFPGA_lite/DMANNN/DMA_Project.v" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213754938 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DMA_Project.v(77) " "Verilog HDL warning at DMA_Project.v(77): extended using \"x\" or \"z\"" {  } { { "DMA_Project.v" "" { Text "C:/intelFPGA_lite/DMANNN/DMA_Project.v" 77 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213754938 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DMA_Project.v(95) " "Verilog HDL warning at DMA_Project.v(95): extended using \"x\" or \"z\"" {  } { { "DMA_Project.v" "" { Text "C:/intelFPGA_lite/DMANNN/DMA_Project.v" 95 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213754938 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DMA_Project.v(109) " "Verilog HDL warning at DMA_Project.v(109): extended using \"x\" or \"z\"" {  } { { "DMA_Project.v" "" { Text "C:/intelFPGA_lite/DMANNN/DMA_Project.v" 109 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213754938 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DMA_Project.v(131) " "Verilog HDL warning at DMA_Project.v(131): extended using \"x\" or \"z\"" {  } { { "DMA_Project.v" "" { Text "C:/intelFPGA_lite/DMANNN/DMA_Project.v" 131 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213754938 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DMA_Project.v(144) " "Verilog HDL warning at DMA_Project.v(144): extended using \"x\" or \"z\"" {  } { { "DMA_Project.v" "" { Text "C:/intelFPGA_lite/DMANNN/DMA_Project.v" 144 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213754938 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DMA_Project.v(149) " "Verilog HDL warning at DMA_Project.v(149): extended using \"x\" or \"z\"" {  } { { "DMA_Project.v" "" { Text "C:/intelFPGA_lite/DMANNN/DMA_Project.v" 149 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213754938 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DMA_Project.v(161) " "Verilog HDL warning at DMA_Project.v(161): extended using \"x\" or \"z\"" {  } { { "DMA_Project.v" "" { Text "C:/intelFPGA_lite/DMANNN/DMA_Project.v" 161 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213754939 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DMA_Project.v(166) " "Verilog HDL warning at DMA_Project.v(166): extended using \"x\" or \"z\"" {  } { { "DMA_Project.v" "" { Text "C:/intelFPGA_lite/DMANNN/DMA_Project.v" 166 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213754939 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DMA_Project.v(177) " "Verilog HDL warning at DMA_Project.v(177): extended using \"x\" or \"z\"" {  } { { "DMA_Project.v" "" { Text "C:/intelFPGA_lite/DMANNN/DMA_Project.v" 177 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213754939 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DMA_Project.v(182) " "Verilog HDL warning at DMA_Project.v(182): extended using \"x\" or \"z\"" {  } { { "DMA_Project.v" "" { Text "C:/intelFPGA_lite/DMANNN/DMA_Project.v" 182 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213754939 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DMA_Project.v(195) " "Verilog HDL warning at DMA_Project.v(195): extended using \"x\" or \"z\"" {  } { { "DMA_Project.v" "" { Text "C:/intelFPGA_lite/DMANNN/DMA_Project.v" 195 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213754939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_project.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMA_Project " "Found entity 1: DMA_Project" {  } { { "DMA_Project.v" "" { Text "C:/intelFPGA_lite/DMANNN/DMA_Project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681213754939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213754939 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "iodevice.v(39) " "Verilog HDL information at iodevice.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "iodevice.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1681213754941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iodevice.v 5 5 " "Found 5 design units, including 5 entities, in source file iodevice.v" { { "Info" "ISGN_ENTITY_NAME" "1 IODevice " "Found entity 1: IODevice" {  } { { "iodevice.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681213754942 ""} { "Info" "ISGN_ENTITY_NAME" "2 newtest " "Found entity 2: newtest" {  } { { "iodevice.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681213754942 ""} { "Info" "ISGN_ENTITY_NAME" "3 testbench " "Found entity 3: testbench" {  } { { "iodevice.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681213754942 ""} { "Info" "ISGN_ENTITY_NAME" "4 clkgenertor " "Found entity 4: clkgenertor" {  } { { "iodevice.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice.v" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681213754942 ""} { "Info" "ISGN_ENTITY_NAME" "5 interrupt_test " "Found entity 5: interrupt_test" {  } { { "iodevice.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681213754942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213754942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iodevice1.v 1 1 " "Found 1 design units, including 1 entities, in source file iodevice1.v" { { "Info" "ISGN_ENTITY_NAME" "1 iodevice1 " "Found entity 1: iodevice1" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681213754944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213754944 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "iodevice2.v(96) " "Verilog HDL syntax warning at iodevice2.v(96): extra block comment delimiter characters /* within block comment" {  } { { "iodevice2.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice2.v" 96 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1681213754946 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "iodevice2.v(104) " "Verilog HDL information at iodevice2.v(104): always construct contains both blocking and non-blocking assignments" {  } { { "iodevice2.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice2.v" 104 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1681213754947 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "iodevice2.v(233) " "Verilog HDL syntax warning at iodevice2.v(233): extra block comment delimiter characters /* within block comment" {  } { { "iodevice2.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice2.v" 233 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1681213754947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iodevice2.v 1 1 " "Found 1 design units, including 1 entities, in source file iodevice2.v" { { "Info" "ISGN_ENTITY_NAME" "1 iodevice2 " "Found entity 1: iodevice2" {  } { { "iodevice2.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681213754947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213754947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/intelFPGA_lite/DMANNN/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681213754949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213754949 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type RegisterFile.v(14) " "Verilog HDL Declaration warning at RegisterFile.v(14): \"type\" is SystemVerilog-2005 keyword" {  } { { "RegisterFile.v" "" { Text "C:/intelFPGA_lite/DMANNN/RegisterFile.v" 14 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1681213754951 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RegisterFile.v(78) " "Verilog HDL warning at RegisterFile.v(78): extended using \"x\" or \"z\"" {  } { { "RegisterFile.v" "" { Text "C:/intelFPGA_lite/DMANNN/RegisterFile.v" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213754951 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RegisterFile.v(101) " "Verilog HDL warning at RegisterFile.v(101): extended using \"x\" or \"z\"" {  } { { "RegisterFile.v" "" { Text "C:/intelFPGA_lite/DMANNN/RegisterFile.v" 101 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213754951 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RegisterFile.v(104) " "Verilog HDL warning at RegisterFile.v(104): extended using \"x\" or \"z\"" {  } { { "RegisterFile.v" "" { Text "C:/intelFPGA_lite/DMANNN/RegisterFile.v" 104 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681213754951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/intelFPGA_lite/DMANNN/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681213754952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213754952 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock TestBench.v(23) " "Verilog HDL Implicit Net warning at TestBench.v(23): created implicit net for \"clock\"" {  } { { "TestBench.v" "" { Text "C:/intelFPGA_lite/DMANNN/TestBench.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681213754952 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock iodevice.v(214) " "Verilog HDL Implicit Net warning at iodevice.v(214): created implicit net for \"clock\"" {  } { { "iodevice.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice.v" 214 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681213754952 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "iodevice1 " "Elaborating entity \"iodevice1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681213755001 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "anything iodevice1.v(15) " "Verilog HDL or VHDL warning at iodevice1.v(15): object \"anything\" assigned a value but never read" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681213755002 "|iodevice1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "StatusReg iodevice1.v(20) " "Verilog HDL or VHDL warning at iodevice1.v(20): object \"StatusReg\" assigned a value but never read" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681213755003 "|iodevice1"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 1 iodevice1.v(62) " "Verilog HDL warning at iodevice1.v(62): number of words (0) in memory file does not match the number of elements in the address range \[0:1\]" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 62 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1681213755006 "|iodevice1"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "31 0 31 iodevice1.v(76) " "Verilog HDL warning at iodevice1.v(76): number of words (31) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 76 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1681213755008 "|iodevice1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "GPIO1 iodevice1.v(58) " "Verilog HDL Always Construct warning at iodevice1.v(58): inferring latch(es) for variable \"GPIO1\", which holds its previous value in one or more paths through the always construct" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681213755016 "|iodevice1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k iodevice1.v(58) " "Verilog HDL Always Construct warning at iodevice1.v(58): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681213755017 "|iodevice1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "databus iodevice1.v(88) " "Verilog HDL Always Construct warning at iodevice1.v(88): variable \"databus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1681213755019 "|iodevice1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IO1_addr iodevice1.v(88) " "Verilog HDL Always Construct warning at iodevice1.v(88): variable \"IO1_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1681213755019 "|iodevice1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IO1_addr iodevice1.v(94) " "Verilog HDL Always Construct warning at iodevice1.v(94): variable \"IO1_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1681213755021 "|iodevice1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ack1 iodevice1.v(102) " "Verilog HDL Always Construct warning at iodevice1.v(102): variable \"Ack1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1681213755027 "|iodevice1"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "31 0 31 iodevice1.v(105) " "Verilog HDL warning at iodevice1.v(105): number of words (31) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 105 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1681213755028 "|iodevice1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count iodevice1.v(110) " "Verilog HDL Always Construct warning at iodevice1.v(110): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1681213755029 "|iodevice1"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "iodevice1.v(127) " "Verilog HDL warning at iodevice1.v(127): ignoring unsupported system task" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 127 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1681213755030 "|iodevice1"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "iodevice1.v(134) " "Verilog HDL warning at iodevice1.v(134): ignoring unsupported system task" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 134 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1681213755031 "|iodevice1"}
{ "Error" "EVRFX_VERI_ILLEGAL_CONSTANT_INDEX_FOR_ARRAY" "32 0 31 0 BufferReg1 iodevice1.v(125) " "Verilog HDL error at iodevice1.v(125): index 32 cannot fall outside the declared range \[0:31\] for dimension 0 of array \"BufferReg1\"" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 125 0 0 } }  } 0 10251 "Verilog HDL error at %6!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for dimension %4!d! of array \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681213755115 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Odatabus iodevice1.v(80) " "Verilog HDL Always Construct warning at iodevice1.v(80): inferring latch(es) for variable \"Odatabus\", which holds its previous value in one or more paths through the always construct" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681213755137 "|iodevice1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i iodevice1.v(80) " "Verilog HDL Always Construct warning at iodevice1.v(80): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681213755139 "|iodevice1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count iodevice1.v(80) " "Verilog HDL Always Construct warning at iodevice1.v(80): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681213755139 "|iodevice1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "startcount iodevice1.v(80) " "Verilog HDL Always Construct warning at iodevice1.v(80): inferring latch(es) for variable \"startcount\", which holds its previous value in one or more paths through the always construct" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681213755141 "|iodevice1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "GPIO1 iodevice1.v(80) " "Verilog HDL Always Construct warning at iodevice1.v(80): inferring latch(es) for variable \"GPIO1\", which holds its previous value in one or more paths through the always construct" {  } { { "iodevice1.v" "" { Text "C:/intelFPGA_lite/DMANNN/iodevice1.v" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681213755142 "|iodevice1"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681213755160 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/DMANNN/output_files/DMANNN.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/DMANNN/output_files/DMANNN.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213755199 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 28 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681213755258 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 11 14:49:15 2023 " "Processing ended: Tue Apr 11 14:49:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681213755258 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681213755258 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681213755258 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681213755258 ""}
