$date
	Sat Oct 22 19:09:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#963078
b100 &
b100 %
1$
b100 !
1"
#963079
0"
#963082
b10 &
b10 %
#963086
b1 &
1#
b1 %
#963090
b0 &
b0 %
0#
0$
#1947081
b1110 !
1"
#1947082
b1110 &
b1110 %
1$
#1947083
0"
#1947086
b111 &
b111 %
#1947090
b10110 &
b10110 %
#1947094
b1011 &
b1011 %
#1947098
b100010 &
b100010 %
#1947102
b10001 &
b10001 %
#1947106
b110100 &
b110100 %
#1947110
b11010 &
b11010 %
#1947114
b1101 &
b1101 %
#1947118
b101000 &
b101000 %
#1947122
b10100 &
b10100 %
#1947126
b1010 &
b1010 %
#1947130
b101 &
b101 %
#1947134
b10000 &
b10000 %
#1947138
b1000 &
b1000 %
#1947142
b100 &
b100 %
#1947146
b10 &
b10 %
#1947150
b1 &
1#
b1 %
#1947154
b0 &
b0 %
0#
0$
#2983035
b1100 !
1"
#2983038
b1100 &
b1100 %
1$
#2983039
0"
#2983042
b110 &
b110 %
#2983046
b11 &
b11 %
#2983050
b1010 &
b1010 %
#2983054
b101 &
b101 %
#2983058
b10000 &
b10000 %
#2983062
b1000 &
b1000 %
#2983066
b100 &
b100 %
#2983070
b10 &
b10 %
#2983074
b1 &
b1 %
1#
#2983078
b0 &
0#
b0 %
0$
#4500012
