I 000052 55 6920          1670230306681 \7_Seg_Top\
(_unit VHDL(\7_Seg_Top\ 0 27(\7_Seg_Top\ 0 30))
	(_version vef)
	(_time 1670230306682 2022.12.05 17:51:46)
	(_source(\../compile/7_Seg_Top.vhd\))
	(_parameters tan)
	(_code 00045203075402155703155a560556050406560700)
	(_ent
		(_time 1668670337119)
	)
	(_comp
		(micro
			(_object
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RESET -1 0 105(_ent (_in))))
				(_port(_int read -1 0 106(_ent (_out))))
				(_port(_int write -1 0 107(_ent (_out))))
				(_port(_int mem_addr 10 0 108(_ent (_out))))
				(_port(_int mem_data 11 0 109(_ent (_inout))))
			)
		)
		(IO_MUX
			(_object
				(_port(_int RD_SEL -1 0 91(_ent (_in))))
				(_port(_int A 8 0 92(_ent (_in))))
				(_port(_int B 8 0 93(_ent (_in))))
				(_port(_int MUX_OUT 8 0 94(_ent (_out))))
			)
		)
		(key
			(_object
				(_port(_int KEY_OUT 9 0 99(_ent (_out))))
			)
		)
		(ext_bi_buf
			(_object
				(_port(_int BUF_IN 7 0 83(_ent (_in))))
				(_port(_int EN -1 0 84(_ent (_in))))
				(_port(_int BID_BUS 7 0 85(_ent (_inout))))
				(_port(_int BUF_OUT 7 0 86(_ent (_out))))
			)
		)
		(CISC_MEMORY
			(_object
				(_port(_int MEM_CLK -1 0 51(_ent (_in))))
				(_port(_int READ -1 0 52(_ent (_in))))
				(_port(_int WRITE -1 0 53(_ent (_in))))
				(_port(_int MEM_ADDR 2 0 54(_ent (_in))))
				(_port(_int MEM_DATA_IN 3 0 55(_ent (_in))))
				(_port(_int MEM_DATA_OUT 3 0 56(_ent (_out))))
			)
		)
		(addr_decoder
			(_object
				(_port(_int WRITE -1 0 36(_ent (_in))))
				(_port(_int WRITE_EN -1 0 37(_ent (_out))))
				(_port(_int MEM_ADDR 0 0 38(_ent (_in))))
				(_port(_int READ -1 0 39(_ent (_in))))
				(_port(_int READ_EN -1 0 40(_ent (_out))))
			)
		)
		(CLOCKGEN
			(_object
				(_port(_int clk -1 0 61(_ent (_out))))
				(_port(_int mem_clk -1 0 62(_ent (_out))))
				(_port(_int reset -1 0 63(_ent (_out))))
			)
		)
		(data_latch
			(_object
				(_port(_int CLK -1 0 68(_ent (_in))))
				(_port(_int EN -1 0 69(_ent (_in))))
				(_port(_int RESET -1 0 70(_ent (_in))))
				(_port(_int LATCH_IN 4 0 71(_ent (_in))))
				(_port(_int LATCH_OUT 4 0 72(_ent (_out))))
			)
		)
		(Bin2BCD
			(_object
				(_port(_int d 1 0 45(_ent (_in))))
				(_port(_int q 1 0 46(_ent (_out))))
			)
		)
		(split
			(_object
				(_port(_int d 12 0 114(_ent (_in))))
				(_port(_int q1 13 0 115(_ent (_out))))
				(_port(_int q2 13 0 116(_ent (_out))))
			)
		)
		(Decoder
			(_object
				(_port(_int d 5 0 77(_ent (_in))))
				(_port(_int q 6 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 144(_comp micro)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((read)(NET962))
			((write)(NET671))
			((mem_addr)(BUS700))
			((mem_data)(BUS703))
		)
		(_use(_ent . micro)
		)
	)
	(_inst U10 0 154(_comp IO_MUX)
		(_port
			((RD_SEL)(NET935))
			((A)(BUS891))
			((B)(BUS899))
			((MUX_OUT)(BUS887))
		)
		(_use(_ent . IO_MUX)
		)
	)
	(_inst U11 0 162(_comp key)
		(_port
			((KEY_OUT)(BUS899))
		)
		(_use(_ent . key)
		)
	)
	(_inst U12 0 167(_comp ext_bi_buf)
		(_port
			((BUF_IN)(BUS887))
			((EN)(NET962))
			((BID_BUS)(BUS703))
			((BUF_OUT)(BUS820))
		)
		(_use(_ent . ext_bi_buf)
		)
	)
	(_inst U2 0 175(_comp CISC_MEMORY)
		(_port
			((MEM_CLK)(NET641))
			((READ)(NET962))
			((WRITE)(NET671))
			((MEM_ADDR)(BUS700))
			((MEM_DATA_IN)(BUS820))
			((MEM_DATA_OUT)(BUS891))
		)
		(_use(_ent . CISC_MEMORY)
		)
	)
	(_inst U3 0 185(_comp addr_decoder)
		(_port
			((WRITE)(NET671))
			((WRITE_EN)(NET674))
			((MEM_ADDR)(BUS700))
			((READ)(NET962))
			((READ_EN)(NET935))
		)
		(_use(_ent . addr_decoder)
		)
	)
	(_inst U4 0 194(_comp CLOCKGEN)
		(_port
			((clk)(clk))
			((mem_clk)(NET641))
			((reset)(reset))
		)
		(_use(_ent . CLOCKGEN)
		)
	)
	(_inst U5 0 201(_comp data_latch)
		(_port
			((CLK)(CLK))
			((EN)(NET674))
			((RESET)(RESET))
			((LATCH_IN)(BUS703))
			((LATCH_OUT)(BUS719))
		)
		(_use(_ent . data_latch)
		)
	)
	(_inst U6 0 210(_comp Bin2BCD)
		(_port
			((d)(BUS719))
			((q)(BUS727))
		)
		(_use(_ent . Bin2BCD)
		)
	)
	(_inst U7 0 216(_comp split)
		(_port
			((d)(BUS727))
			((q1)(BUS739))
			((q2)(BUS747))
		)
		(_use(_ent . split)
		)
	)
	(_inst U8 0 223(_comp Decoder)
		(_port
			((d)(BUS739))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst U9 0 228(_comp Decoder)
		(_port
			((d)(BUS747))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 55(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 78(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 83(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 92(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 99(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 109(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 114(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 115(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLK -1 0 122(_arch(_uni))))
		(_sig(_int NET641 -1 0 123(_arch(_uni))))
		(_sig(_int NET671 -1 0 124(_arch(_uni))))
		(_sig(_int NET674 -1 0 125(_arch(_uni))))
		(_sig(_int NET935 -1 0 126(_arch(_uni))))
		(_sig(_int NET962 -1 0 127(_arch(_uni))))
		(_sig(_int RESET -1 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 129(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS700 14 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1324 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS703 15 0 130(_arch(_uni))))
		(_sig(_int BUS719 15 0 131(_arch(_uni))))
		(_sig(_int BUS727 15 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS739 16 0 133(_arch(_uni))))
		(_sig(_int BUS747 16 0 134(_arch(_uni))))
		(_sig(_int BUS820 15 0 135(_arch(_uni))))
		(_sig(_int BUS887 15 0 136(_arch(_uni))))
		(_sig(_int BUS891 15 0 137(_arch(_uni))))
		(_sig(_int BUS899 15 0 138(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 864           1670230305979 BEHAVIORAL
(_unit VHDL(acc 0 29(behavioral 0 36))
	(_version vef)
	(_time 1670230305980 2022.12.05 17:51:45)
	(_source(\../src/acc.vhd\))
	(_parameters tan)
	(_code 41471543431616574140521b134740474247424740)
	(_ent
		(_time 1668665159635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ACC_IN 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int ACC_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(1))(_read(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000053 55 911           1670230306411 addr_decoder
(_unit VHDL(addr_decoder 0 30(addr_decoder 0 41))
	(_version vef)
	(_time 1670230306412 2022.12.05 17:51:46)
	(_source(\../src/addr_decoder.vhd\))
	(_parameters tan)
	(_code f6f0a1a6f4a1a6e1f5a5b0aca3f0f3f0f5f0a0f0f2)
	(_ent
		(_time 1669871090398)
	)
	(_object
		(_port(_int WRITE -1 0 32(_ent(_in))))
		(_port(_int WRITE_EN -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 34(_ent(_in))))
		(_port(_int READ -1 0 35(_ent(_in))))
		(_port(_int READ_EN -1 0 36(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(1)(4))(_sens(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(50529027 50463235)
		(50529027 33686019)
	)
	(_model . addr_decoder 1 -1)
)
I 000051 55 775           1670230306033 BEHAVIORAL
(_unit VHDL(addr_mux 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670230306034 2022.12.05 17:51:46)
	(_source(\../src/addr_mux.vhd\))
	(_parameters tan)
	(_code 6f693b6f3d383f786c6f29356a686a6867696e696b)
	(_ent
		(_time 1665639925009)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 30(_ent(_in))))
		(_port(_int B 0 0 31(_ent(_in))))
		(_port(_int SEL -1 0 32(_ent(_in))))
		(_port(_int MUX_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000044 55 1045          1670230306070 ALU
(_unit VHDL(alu 0 30(alu 0 36))
	(_version vef)
	(_time 1670230306071 2022.12.05 17:51:46)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 9e98ca9198c8cf889c98ddc5ca989f98cd999b989f)
	(_ent
		(_time 1668666690376)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_port(_int B 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 1 0 33(_ent(_in))))
		(_port(_int ALU_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_subprogram
			(_int ADD 1 0 37(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU 2 -1)
)
I 000051 55 836           1670230306112 BEHAVIORAL
(_unit VHDL(bi_buf 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670230306113 2022.12.05 17:51:46)
	(_source(\../src/bi_buf.vhd\))
	(_parameters tan)
	(_code beb8e9eae2eabca8bdbeabe4e9b8bcb8b7bbe8b8bc)
	(_ent
		(_time 1668664314784)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000044 55 852           1670230306477 beh
(_unit VHDL(bin2bcd 0 30(beh 0 37))
	(_version vef)
	(_time 1670230306478 2022.12.05 17:51:46)
	(_source(\../src/Bin2BCD.vhd\))
	(_parameters tan)
	(_code 35323730396234263562276f6733313337333c3360)
	(_ent
		(_time 1668670771105)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . beh 1 -1)
)
I 000052 55 8640          1670230306378 CISC_MEMORY
(_unit VHDL(cisc_memory 0 31(cisc_memory 0 42))
	(_version vef)
	(_time 1670230306379 2022.12.05 17:51:46)
	(_source(\../src/CISC_MEMORY.vhd\))
	(_parameters tan)
	(_code d7d18285d98180c1d4d383d4938d83d183d181d0d5d0de)
	(_ent
		(_time 1669871162613)
	)
	(_object
		(_port(_int MEM_CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int READ -1 0 34(_ent(_in))))
		(_port(_int WRITE -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37(_array -1((_dto i 11 i 0)))))
		(_port(_int MEM_DATA_IN 1 0 37(_ent(_in))))
		(_port(_int MEM_DATA_OUT 1 0 38(_ent(_out))))
		(_type(_int MEM_WORD 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int MEM_TABLE 0 45(_array 2((_dto i 255 i 0)))))
		(_sig(_int cells 3 0 46(_arch(_uni(((_string \"XXXXXXXXXXXX"\))((_string \"000000000001"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"000000000000"\))((_string \"011011111001"\))((_string \"010111111111"\))((_string \"011100000000"\))((_string \"000100000000"\))((_string \"010011111110"\))((_string \"011011111111"\))((_string \"010111111000"\)))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 306(_scalar (_to i 0 i 255))))
		(_var(_int address 4 0 306(_prcs 0)))
		(_prcs
			(line__305(_arch 0 0 305(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(std_logic_misc)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . CISC_MEMORY 1 -1)
)
I 000049 55 759           1670230306347 CLOCKGEN
(_unit VHDL(clockgen 0 30(clockgen 0 38))
	(_version vef)
	(_time 1670230306348 2022.12.05 17:51:46)
	(_source(\../src/CLOCKGEN.vhd\))
	(_parameters tan)
	(_code b8beedece3efbaaebaebfae2eebebdbeedbebbbeeb)
	(_ent
		(_time 1663222731815)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_out))))
		(_port(_int mem_clk -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_sig(_int var_clk -1 0 39(_arch(_uni((i 2))))))
		(_prcs
			(resetting(_arch 0 0 41(_prcs(_trgt(2)))))
			(clocking(_arch 1 0 48(_prcs(_simple)(_trgt(3)(0)(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . CLOCKGEN 2 -1)
)
I 000051 55 1335          1670230306309 BEHAVIORAL
(_unit VHDL(control_logic 0 29(behavioral 0 45))
	(_version vef)
	(_time 1670230306310 2022.12.05 17:51:46)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 898fdc87d6de889edf8b9bd38e8fda8cdf8fda8fdf)
	(_ent
		(_time 1668663552467)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int PSTATE 1 0 31(_ent(_in))))
		(_port(_int ZERO -1 0 32(_ent(_in))))
		(_port(_int DOUT_EN -1 0 33(_ent(_out))))
		(_port(_int INC -1 0 34(_ent(_out))))
		(_port(_int LD_ACC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 36(_ent(_out))))
		(_port(_int LD_MDR -1 0 37(_ent(_out))))
		(_port(_int LD_PC -1 0 38(_ent(_out))))
		(_port(_int NSTATE 1 0 39(_ent(_out))))
		(_port(_int RD -1 0 40(_ent(_out))))
		(_port(_int SEL -1 0 41(_ent(_out))))
		(_port(_int WR -1 0 42(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 882           1670230306445 data_latch
(_unit VHDL(data_latch 0 30(data_latch 0 42))
	(_version vef)
	(_time 1670230306446 2022.12.05 17:51:46)
	(_source(\../src/data_latch.vhd\))
	(_parameters tan)
	(_code 15121112114345031541534f17131412111316131d)
	(_ent
		(_time 1668668216299)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int EN -1 0 33(_ent(_in))))
		(_port(_int RESET -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35(_array -1((_dto i 11 i 0)))))
		(_port(_int LATCH_IN 0 0 35(_ent(_in))))
		(_port(_int LATCH_OUT 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . data_latch 1 -1)
)
I 000044 55 932           1670230306542 Beh
(_unit VHDL(decoder 0 28(beh 0 35))
	(_version vef)
	(_time 1670230306543 2022.12.05 17:51:46)
	(_source(\../src/Decoder.vhd\))
	(_parameters tan)
	(_code 737477727524246524266729277471757775767570)
	(_ent
		(_time 1668670025422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50528771 131586)
		(33686018 131586)
		(50528770 131586)
	)
	(_model . Beh 1 -1)
)
I 000051 55 844           1670230306574 ext_bi_buf
(_unit VHDL(ext_bi_buf 0 29(ext_bi_buf 0 38))
	(_version vef)
	(_time 1670230306575 2022.12.05 17:51:46)
	(_source(\../src/ext_bi_buf.vhd\))
	(_parameters tan)
	(_code 9295979c98c4c287c5c680c8ca97c4949095979494)
	(_ent
		(_time 1669870641416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . ext_bi_buf 1 -1)
)
I 000051 55 918           1670230306145 BEHAVIORAL
(_unit VHDL(flag 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670230306146 2022.12.05 17:51:46)
	(_source(\../src/flag.vhd\))
	(_parameters tan)
	(_code eceabfbfecbbb9faeabffab6eeeaedeaebeaeaeabf)
	(_ent
		(_time 1668665179096)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ALU_OUT 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int FLAG -1 0 33(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(3))(_sens(1))(_read(0)(2)))))
		)
		(_subprogram
			(_int DETECT_ZERO 1 0 36(_arch(_func -1 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 2 -1)
)
I 000047 55 768           1670230306600 IO_MUX
(_unit VHDL(io_mux 0 30(io_mux 0 39))
	(_version vef)
	(_time 1670230306601 2022.12.05 17:51:46)
	(_source(\../src/IO_MUX.vhd\))
	(_parameters tan)
	(_code b2b5bbe6e6e6b0a4e7e4a7e9ebb4bbb4e4b7e4b4e6)
	(_ent
		(_time 1669870802005)
	)
	(_object
		(_port(_int RD_SEL -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 33(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int B 0 0 34(_ent(_in))))
		(_port(_int MUX_OUT 0 0 35(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . IO_MUX 1 -1)
)
I 000051 55 768           1670230306178 BEHAVIORAL
(_unit VHDL(ir 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670230306179 2022.12.05 17:51:46)
	(_source(\../src/ir.vhd\))
	(_parameters tan)
	(_code 0c0a530b5d5b511b0f0e15575f0a050b0e0a050b0e)
	(_ent
		(_time 1668664367605)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int IR_IN 0 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int IR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000044 55 711           1670230306631 key
(_unit VHDL(key 0 30(key 0 36))
	(_version vef)
	(_time 1670230306632 2022.12.05 17:51:46)
	(_source(\../src/key.vhd\))
	(_parameters tan)
	(_code d1d68383d5878cc782d3c48a89d783d7d4d6d8d783)
	(_ent
		(_time 1669870900235)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int KEY_OUT 0 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33751554)
		(33686018 33686018 50463234)
	)
	(_model . key 1 -1)
)
I 000051 55 772           1670230306210 BEHAVIORAL
(_unit VHDL(mdr 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670230306211 2022.12.05 17:51:46)
	(_source(\../src/mdr.vhd\))
	(_parameters tan)
	(_code 2b2d292f7d7d7d3d7e293f70782d7f2d2f2c292d7f)
	(_ent
		(_time 1668664385654)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int MDR_IN 0 0 32(_ent(_in))))
		(_port(_int MDR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000046 55 8539          1670230306666 micro
(_unit VHDL(micro 0 27(micro 0 38))
	(_version vef)
	(_time 1670230306667 2022.12.05 17:51:46)
	(_source(\../compile/micro.vhd\))
	(_parameters tan)
	(_code f0f7a4a0f9a7a7e7a4a7b6aaf5f6f9f6f3f7f2f6a6)
	(_ent
		(_time 1668665283928)
	)
	(_comp
		(ACC
			(_object
				(_port(_int ACC_IN 2 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int LD -1 0 46(_ent (_in))))
				(_port(_int RESET -1 0 47(_ent (_in))))
				(_port(_int ACC_OUT 2 0 48(_ent (_out))))
			)
		)
		(FLAG
			(_object
				(_port(_int ALU_OUT 9 0 94(_ent (_in))))
				(_port(_int CLK -1 0 95(_ent (_in))))
				(_port(_int LD -1 0 96(_ent (_in))))
				(_port(_int FLAG -1 0 97(_ent (_out))))
			)
		)
		(IR
			(_object
				(_port(_int CLK -1 0 102(_ent (_in))))
				(_port(_int IR_IN 10 0 103(_ent (_in))))
				(_port(_int LD -1 0 104(_ent (_in))))
				(_port(_int IR_OUT 10 0 105(_ent (_out))))
			)
		)
		(ADDR_MUX
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int SEL -1 0 55(_ent (_in))))
				(_port(_int MUX_OUT 3 0 56(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int A 4 0 61(_ent (_in))))
				(_port(_int B 4 0 62(_ent (_in))))
				(_port(_int OP 5 0 63(_ent (_in))))
				(_port(_int ALU_OUT 4 0 64(_ent (_out))))
			)
		)
		(MDR
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int LD -1 0 111(_ent (_in))))
				(_port(_int MDR_IN 11 0 112(_ent (_in))))
				(_port(_int MDR_OUT 11 0 113(_ent (_out))))
			)
		)
		(BI_BUF
			(_object
				(_port(_int BUF_IN 6 0 69(_ent (_in))))
				(_port(_int EN -1 0 70(_ent (_in))))
				(_port(_int BID_BUS 6 0 71(_ent (_inout))))
				(_port(_int BUF_OUT 6 0 72(_ent (_out))))
			)
		)
		(PC_LOGIC
			(_object
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int INC_PC -1 0 119(_ent (_in))))
				(_port(_int LD_PC -1 0 120(_ent (_in))))
				(_port(_int PC_IN 12 0 121(_ent (_in))))
				(_port(_int RESET -1 0 122(_ent (_in))))
				(_port(_int PC_OUT 12 0 123(_ent (_out))))
			)
		)
		(CONTROL_LOGIC
			(_object
				(_port(_int OP 7 0 77(_ent (_in))))
				(_port(_int PSTATE 8 0 78(_ent (_in))))
				(_port(_int ZERO -1 0 79(_ent (_in))))
				(_port(_int DOUT_EN -1 0 80(_ent (_out))))
				(_port(_int INC -1 0 81(_ent (_out))))
				(_port(_int LD_ACC -1 0 82(_ent (_out))))
				(_port(_int LD_IR -1 0 83(_ent (_out))))
				(_port(_int LD_MDR -1 0 84(_ent (_out))))
				(_port(_int LD_PC -1 0 85(_ent (_out))))
				(_port(_int NSTATE 8 0 86(_ent (_out))))
				(_port(_int RD -1 0 87(_ent (_out))))
				(_port(_int SEL -1 0 88(_ent (_out))))
				(_port(_int WR -1 0 89(_ent (_out))))
			)
		)
		(STATE
			(_object
				(_port(_int CLK -1 0 128(_ent (_in))))
				(_port(_int RESET -1 0 129(_ent (_in))))
				(_port(_int STATE_IN 13 0 130(_ent (_in))))
				(_port(_int STATE_OUT 13 0 131(_ent (_out))))
			)
		)
	)
	(_inst U1 0 158(_comp ACC)
		(_port
			((ACC_IN)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((RESET)(RESET))
			((ACC_OUT)(BUS1199))
		)
		(_use(_ent . ACC)
		)
	)
	(_inst U10 0 167(_comp FLAG)
		(_port
			((ALU_OUT)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((FLAG)(NET757))
		)
		(_use(_ent . FLAG)
		)
	)
	(_inst U11 0 175(_comp IR)
		(_port
			((CLK)(CLK))
			((IR_IN)(BUS899))
			((LD)(NET695))
			((IR_OUT)(data))
		)
		(_use(_ent . IR)
		)
	)
	(_inst U2 0 183(_comp ADDR_MUX)
		(_port
			((A)(BUS843))
			((B(7))(data(7)))
			((B(6))(data(6)))
			((B(5))(data(5)))
			((B(4))(data(4)))
			((B(3))(data(3)))
			((B(2))(data(2)))
			((B(1))(data(1)))
			((B(0))(data(0)))
			((SEL)(NET747))
			((MUX_OUT)(mem_addr))
		)
		(_use(_ent . ADDR_MUX)
			(_port
				((A)(A))
				((B)(B))
				((SEL)(SEL))
				((MUX_OUT)(MUX_OUT))
			)
		)
	)
	(_inst U4 0 198(_comp ALU)
		(_port
			((A)(BUS1199))
			((B)(BUS865))
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((ALU_OUT)(BUS781))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((OP)(OP))
				((ALU_OUT)(ALU_OUT))
			)
		)
	)
	(_inst U5 0 209(_comp MDR)
		(_port
			((CLK)(CLK))
			((LD)(NET683))
			((MDR_IN)(BUS899))
			((MDR_OUT)(BUS865))
		)
		(_use(_ent . MDR)
		)
	)
	(_inst U6 0 217(_comp BI_BUF)
		(_port
			((BUF_IN)(BUS1199))
			((EN)(NET707))
			((BID_BUS)(mem_data))
			((BUF_OUT)(BUS899))
		)
		(_use(_ent . BI_BUF)
		)
	)
	(_inst U7 0 225(_comp PC_LOGIC)
		(_port
			((CLK)(CLK))
			((INC_PC)(NET715))
			((LD_PC)(NET723))
			((PC_IN(7))(data(7)))
			((PC_IN(6))(data(6)))
			((PC_IN(5))(data(5)))
			((PC_IN(4))(data(4)))
			((PC_IN(3))(data(3)))
			((PC_IN(2))(data(2)))
			((PC_IN(1))(data(1)))
			((PC_IN(0))(data(0)))
			((RESET)(RESET))
			((PC_OUT)(BUS843))
		)
		(_use(_ent . PC_LOGIC)
			(_port
				((CLK)(CLK))
				((INC_PC)(INC_PC))
				((LD_PC)(LD_PC))
				((PC_IN)(PC_IN))
				((RESET)(RESET))
				((PC_OUT)(PC_OUT))
			)
		)
	)
	(_inst U8 0 242(_comp CONTROL_LOGIC)
		(_port
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((PSTATE)(BUS796))
			((ZERO)(NET757))
			((DOUT_EN)(NET707))
			((INC)(NET715))
			((LD_ACC)(NET665))
			((LD_IR)(NET695))
			((LD_MDR)(NET683))
			((LD_PC)(NET723))
			((NSTATE)(BUS784))
			((RD)(read))
			((SEL)(NET747))
			((WR)(write))
		)
		(_use(_ent . CONTROL_LOGIC)
			(_port
				((OP)(OP))
				((PSTATE)(PSTATE))
				((ZERO)(ZERO))
				((DOUT_EN)(DOUT_EN))
				((INC)(INC))
				((LD_ACC)(LD_ACC))
				((LD_IR)(LD_IR))
				((LD_MDR)(LD_MDR))
				((LD_PC)(LD_PC))
				((NSTATE)(NSTATE))
				((RD)(RD))
				((SEL)(SEL))
				((WR)(WR))
			)
		)
	)
	(_inst U9 0 262(_comp STATE)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((STATE_IN)(BUS784))
			((STATE_OUT)(BUS796))
		)
		(_use(_ent . STATE)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RESET -1 0 30(_ent(_in))))
		(_port(_int read -1 0 31(_ent(_out))))
		(_port(_int write -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int mem_addr 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34(_array -1((_dto i 11 i 0)))))
		(_port(_int mem_data 1 0 34(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 61(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 69(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 94(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 103(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 112(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 121(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int NET665 -1 0 137(_arch(_uni))))
		(_sig(_int NET683 -1 0 138(_arch(_uni))))
		(_sig(_int NET695 -1 0 139(_arch(_uni))))
		(_sig(_int NET707 -1 0 140(_arch(_uni))))
		(_sig(_int NET715 -1 0 141(_arch(_uni))))
		(_sig(_int NET723 -1 0 142(_arch(_uni))))
		(_sig(_int NET747 -1 0 143(_arch(_uni))))
		(_sig(_int NET757 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 145(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS1199 14 0 145(_arch(_uni))))
		(_sig(_int BUS781 14 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS784 15 0 147(_arch(_uni))))
		(_sig(_int BUS796 15 0 148(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 149(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS843 16 0 149(_arch(_uni))))
		(_sig(_int BUS865 14 0 150(_arch(_uni))))
		(_sig(_int BUS899 14 0 151(_arch(_uni))))
		(_sig(_int data 14 0 152(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 1237          1670230306243 BEHAVIORAL
(_unit VHDL(pc_logic 0 30(behavioral 0 38))
	(_version vef)
	(_time 1670230306244 2022.12.05 17:51:46)
	(_source(\../src/pc_logic.vhd\))
	(_parameters tan)
	(_code 4a4d1c48181e485c181a0c101c4c434c494d4a4c49)
	(_ent
		(_time 1665639925051)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int INC_PC -1 0 32(_ent(_in)(_event))))
		(_port(_int LD_PC -1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_IN 0 0 34(_ent(_in)(_event))))
		(_port(_int RESET -1 0 35(_ent(_in)(_event))))
		(_port(_int PC_OUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int pc_out_reg 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5))))
			(line__54(_arch 1 0 54(_assignment(_alias((pc_out)(pc_out_reg)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 50463234)
	)
	(_model . BEHAVIORAL 2 -1)
)
I 000046 55 870           1670230306511 split
(_unit VHDL(split 0 28(split 0 36))
	(_version vef)
	(_time 1670230306512 2022.12.05 17:51:46)
	(_source(\../src/split.vhd\))
	(_parameters tan)
	(_code 54525756500353425d05400f0653545207525d5350)
	(_ent
		(_time 1668669919008)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int q1 1 0 31(_ent(_out))))
		(_port(_int q2 1 0 32(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((q1)(d(d_7_4))))(_trgt(1))(_sens(0(d_7_4))))))
			(line__39(_arch 1 0 39(_assignment(_alias((q2)(d(d_3_0))))(_trgt(2))(_sens(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . split 2 -1)
)
I 000051 55 822           1670230306275 BEHAVIORAL
(_unit VHDL(state 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670230306276 2022.12.05 17:51:46)
	(_source(\../src/state.vhd\))
	(_parameters tan)
	(_code 696e3c68643e3c7e6c6a7c323b6e6d6f686e6d6f6c)
	(_ent
		(_time 1654150164443)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in)(_event))))
		(_port(_int RESET -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int STATE_IN 0 0 32(_ent(_in)(_event))))
		(_port(_int STATE_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 864           1670418990210 BEHAVIORAL
(_unit VHDL(acc 0 29(behavioral 0 36))
	(_version vef)
	(_time 1670418990211 2022.12.07 22:16:30)
	(_source(\../src/acc.vhd\))
	(_parameters tan)
	(_code 0b0f0c0d5a5c5c1d0b0a1851590d0a0d080d080d0a)
	(_ent
		(_time 1668665159635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ACC_IN 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int ACC_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(1))(_read(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 775           1670418990256 BEHAVIORAL
(_unit VHDL(addr_mux 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670418990257 2022.12.07 22:16:30)
	(_source(\../src/addr_mux.vhd\))
	(_parameters tan)
	(_code 3a3e3d3f6f6d6a2d393a7c603f3d3f3d323c3b3c3e)
	(_ent
		(_time 1665639925009)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 30(_ent(_in))))
		(_port(_int B 0 0 31(_ent(_in))))
		(_port(_int SEL -1 0 32(_ent(_in))))
		(_port(_int MUX_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000044 55 1045          1670418990289 ALU
(_unit VHDL(alu 0 30(alu 0 36))
	(_version vef)
	(_time 1670418990290 2022.12.07 22:16:30)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 595d5e5a030f084f5b5f1a020d5f585f0a5e5c5f58)
	(_ent
		(_time 1668666690376)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_port(_int B 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 1 0 33(_ent(_in))))
		(_port(_int ALU_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_subprogram
			(_int ADD 1 0 37(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU 2 -1)
)
I 000051 55 836           1670418990325 BEHAVIORAL
(_unit VHDL(bi_buf 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670418990326 2022.12.07 22:16:30)
	(_source(\../src/bi_buf.vhd\))
	(_parameters tan)
	(_code 787c7c79792c7a6e7b786d222f7e7a7e717d2e7e7a)
	(_ent
		(_time 1668664314784)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 918           1670418990354 BEHAVIORAL
(_unit VHDL(flag 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670418990355 2022.12.07 22:16:30)
	(_source(\../src/flag.vhd\))
	(_parameters tan)
	(_code 989c9897c3cfcd8e9ecb8ec29a9e999e9f9e9e9ecb)
	(_ent
		(_time 1668665179096)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ALU_OUT 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int FLAG -1 0 33(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(3))(_sens(1))(_read(0)(2)))))
		)
		(_subprogram
			(_int DETECT_ZERO 1 0 36(_arch(_func -1 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 768           1670418990385 BEHAVIORAL
(_unit VHDL(ir 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670418990386 2022.12.07 22:16:30)
	(_source(\../src/ir.vhd\))
	(_parameters tan)
	(_code b7b3b8e2b2e0eaa0b4b5aeece4b1beb0b5b1beb0b5)
	(_ent
		(_time 1668664367605)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int IR_IN 0 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int IR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 772           1670418990413 BEHAVIORAL
(_unit VHDL(mdr 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670418990414 2022.12.07 22:16:30)
	(_source(\../src/mdr.vhd\))
	(_parameters tan)
	(_code d6d28484d48080c083d4c28d85d082d0d2d1d4d082)
	(_ent
		(_time 1668664385654)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int MDR_IN 0 0 32(_ent(_in))))
		(_port(_int MDR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1237          1670418990442 BEHAVIORAL
(_unit VHDL(pc_logic 0 30(behavioral 0 38))
	(_version vef)
	(_time 1670418990443 2022.12.07 22:16:30)
	(_source(\../src/pc_logic.vhd\))
	(_parameters tan)
	(_code f5f0f3a5f3a1f7e3a7a5b3afa3f3fcf3f6f2f5f3f6)
	(_ent
		(_time 1665639925051)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int INC_PC -1 0 32(_ent(_in)(_event))))
		(_port(_int LD_PC -1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_IN 0 0 34(_ent(_in)(_event))))
		(_port(_int RESET -1 0 35(_ent(_in)(_event))))
		(_port(_int PC_OUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int pc_out_reg 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5))))
			(line__54(_arch 1 0 54(_assignment(_alias((pc_out)(pc_out_reg)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 50463234)
	)
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 822           1670418990473 BEHAVIORAL
(_unit VHDL(state 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670418990474 2022.12.07 22:16:30)
	(_source(\../src/state.vhd\))
	(_parameters tan)
	(_code 15101113144240021016004e471211131412111310)
	(_ent
		(_time 1654150164443)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in)(_event))))
		(_port(_int RESET -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int STATE_IN 0 0 32(_ent(_in)(_event))))
		(_port(_int STATE_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1335          1670418990504 BEHAVIORAL
(_unit VHDL(control_logic 0 29(behavioral 0 45))
	(_version vef)
	(_time 1670418990505 2022.12.07 22:16:30)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 34303031666335236236266e333267316232673262)
	(_ent
		(_time 1668663552467)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int PSTATE 1 0 31(_ent(_in))))
		(_port(_int ZERO -1 0 32(_ent(_in))))
		(_port(_int DOUT_EN -1 0 33(_ent(_out))))
		(_port(_int INC -1 0 34(_ent(_out))))
		(_port(_int LD_ACC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 36(_ent(_out))))
		(_port(_int LD_MDR -1 0 37(_ent(_out))))
		(_port(_int LD_PC -1 0 38(_ent(_out))))
		(_port(_int NSTATE 1 0 39(_ent(_out))))
		(_port(_int RD -1 0 40(_ent(_out))))
		(_port(_int SEL -1 0 41(_ent(_out))))
		(_port(_int WR -1 0 42(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000049 55 759           1670418990538 CLOCKGEN
(_unit VHDL(clockgen 0 30(clockgen 0 38))
	(_version vef)
	(_time 1670418990539 2022.12.07 22:16:30)
	(_source(\../src/CLOCKGEN.vhd\))
	(_parameters tan)
	(_code 535757500304514551001109055556550655505500)
	(_ent
		(_time 1663222731815)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_out))))
		(_port(_int mem_clk -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_sig(_int var_clk -1 0 39(_arch(_uni((i 2))))))
		(_prcs
			(resetting(_arch 0 0 41(_prcs(_trgt(2)))))
			(clocking(_arch 1 0 48(_prcs(_simple)(_trgt(0)(1)(3))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . CLOCKGEN 2 -1)
)
I 000053 55 911           1670418990569 addr_decoder
(_unit VHDL(addr_decoder 0 30(addr_decoder 0 41))
	(_version vef)
	(_time 1670418990570 2022.12.07 22:16:30)
	(_source(\../src/addr_decoder.vhd\))
	(_parameters tan)
	(_code 727674737425226571213428277477747174247476)
	(_ent
		(_time 1669871090398)
	)
	(_object
		(_port(_int WRITE -1 0 32(_ent(_in))))
		(_port(_int WRITE_EN -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 34(_ent(_in))))
		(_port(_int READ -1 0 35(_ent(_in))))
		(_port(_int READ_EN -1 0 36(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(1)(4))(_sens(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(50529027 50463235)
		(50529027 33686019)
	)
	(_model . addr_decoder 1 -1)
)
I 000051 55 882           1670418990600 data_latch
(_unit VHDL(data_latch 0 30(data_latch 0 42))
	(_version vef)
	(_time 1670418990601 2022.12.07 22:16:30)
	(_source(\../src/data_latch.vhd\))
	(_parameters tan)
	(_code 9296919d91c4c28492c6d4c890949395969491949a)
	(_ent
		(_time 1668668216299)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int EN -1 0 33(_ent(_in))))
		(_port(_int RESET -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35(_array -1((_dto i 11 i 0)))))
		(_port(_int LATCH_IN 0 0 35(_ent(_in))))
		(_port(_int LATCH_OUT 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . data_latch 1 -1)
)
I 000044 55 852           1670418990630 beh
(_unit VHDL(bin2bcd 0 30(beh 0 37))
	(_version vef)
	(_time 1670418990631 2022.12.07 22:16:30)
	(_source(\../src/Bin2BCD.vhd\))
	(_parameters tan)
	(_code b1b5b4e5b9e6b0a2b1e6a3ebe3b7b5b7b3b7b8b7e4)
	(_ent
		(_time 1668670771105)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . beh 1 -1)
)
I 000046 55 870           1670418990661 split
(_unit VHDL(split 0 28(split 0 36))
	(_version vef)
	(_time 1670418990662 2022.12.07 22:16:30)
	(_source(\../src/split.vhd\))
	(_parameters tan)
	(_code d0d5d483d087d7c6d981c48b82d7d0d683d6d9d7d4)
	(_ent
		(_time 1668669919008)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int q1 1 0 31(_ent(_out))))
		(_port(_int q2 1 0 32(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((q1)(d(d_7_4))))(_trgt(1))(_sens(0(d_7_4))))))
			(line__39(_arch 1 0 39(_assignment(_alias((q2)(d(d_3_0))))(_trgt(2))(_sens(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . split 2 -1)
)
I 000044 55 932           1670418990690 Beh
(_unit VHDL(decoder 0 28(beh 0 35))
	(_version vef)
	(_time 1670418990691 2022.12.07 22:16:30)
	(_source(\../src/Decoder.vhd\))
	(_parameters tan)
	(_code e0e4e3b3e5b7b7f6b7b5f4bab4e7e2e6e4e6e5e6e3)
	(_ent
		(_time 1668670025422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50528771 131586)
		(33686018 131586)
		(50528770 131586)
	)
	(_model . Beh 1 -1)
)
I 000051 55 844           1670418990736 ext_bi_buf
(_unit VHDL(ext_bi_buf 0 29(ext_bi_buf 0 38))
	(_version vef)
	(_time 1670418990737 2022.12.07 22:16:30)
	(_source(\../src/ext_bi_buf.vhd\))
	(_parameters tan)
	(_code 0f0b020851595f1a585b1d55570a59090d080a0909)
	(_ent
		(_time 1669870641416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . ext_bi_buf 1 -1)
)
I 000047 55 768           1670418990762 IO_MUX
(_unit VHDL(io_mux 0 30(io_mux 0 39))
	(_version vef)
	(_time 1670418990763 2022.12.07 22:16:30)
	(_source(\../src/IO_MUX.vhd\))
	(_parameters tan)
	(_code 2e2a2f2a2d7a2c387b783b7577282728782b78287a)
	(_ent
		(_time 1669870802005)
	)
	(_object
		(_port(_int RD_SEL -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 33(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int B 0 0 34(_ent(_in))))
		(_port(_int MUX_OUT 0 0 35(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . IO_MUX 1 -1)
)
I 000044 55 711           1670418990793 key
(_unit VHDL(key 0 30(key 0 36))
	(_version vef)
	(_time 1670418990794 2022.12.07 22:16:30)
	(_source(\../src/key.vhd\))
	(_parameters tan)
	(_code 4d49174f1c1b105b1e4f5816154b1f4b484a444b1f)
	(_ent
		(_time 1669870900235)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int KEY_OUT 0 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33751554)
		(33686018 33686018 50463234)
	)
	(_model . key 1 -1)
)
I 000046 55 8539          1670418990825 micro
(_unit VHDL(micro 0 27(micro 0 38))
	(_version vef)
	(_time 1670418990826 2022.12.07 22:16:30)
	(_source(\../compile/micro.vhd\))
	(_parameters tan)
	(_code 6c68306c363b3b7b383b2a36696a656a6f6b6e6a3a)
	(_ent
		(_time 1668665283928)
	)
	(_comp
		(ACC
			(_object
				(_port(_int ACC_IN 2 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int LD -1 0 46(_ent (_in))))
				(_port(_int RESET -1 0 47(_ent (_in))))
				(_port(_int ACC_OUT 2 0 48(_ent (_out))))
			)
		)
		(FLAG
			(_object
				(_port(_int ALU_OUT 9 0 94(_ent (_in))))
				(_port(_int CLK -1 0 95(_ent (_in))))
				(_port(_int LD -1 0 96(_ent (_in))))
				(_port(_int FLAG -1 0 97(_ent (_out))))
			)
		)
		(IR
			(_object
				(_port(_int CLK -1 0 102(_ent (_in))))
				(_port(_int IR_IN 10 0 103(_ent (_in))))
				(_port(_int LD -1 0 104(_ent (_in))))
				(_port(_int IR_OUT 10 0 105(_ent (_out))))
			)
		)
		(ADDR_MUX
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int SEL -1 0 55(_ent (_in))))
				(_port(_int MUX_OUT 3 0 56(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int A 4 0 61(_ent (_in))))
				(_port(_int B 4 0 62(_ent (_in))))
				(_port(_int OP 5 0 63(_ent (_in))))
				(_port(_int ALU_OUT 4 0 64(_ent (_out))))
			)
		)
		(MDR
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int LD -1 0 111(_ent (_in))))
				(_port(_int MDR_IN 11 0 112(_ent (_in))))
				(_port(_int MDR_OUT 11 0 113(_ent (_out))))
			)
		)
		(BI_BUF
			(_object
				(_port(_int BUF_IN 6 0 69(_ent (_in))))
				(_port(_int EN -1 0 70(_ent (_in))))
				(_port(_int BID_BUS 6 0 71(_ent (_inout))))
				(_port(_int BUF_OUT 6 0 72(_ent (_out))))
			)
		)
		(PC_LOGIC
			(_object
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int INC_PC -1 0 119(_ent (_in))))
				(_port(_int LD_PC -1 0 120(_ent (_in))))
				(_port(_int PC_IN 12 0 121(_ent (_in))))
				(_port(_int RESET -1 0 122(_ent (_in))))
				(_port(_int PC_OUT 12 0 123(_ent (_out))))
			)
		)
		(CONTROL_LOGIC
			(_object
				(_port(_int OP 7 0 77(_ent (_in))))
				(_port(_int PSTATE 8 0 78(_ent (_in))))
				(_port(_int ZERO -1 0 79(_ent (_in))))
				(_port(_int DOUT_EN -1 0 80(_ent (_out))))
				(_port(_int INC -1 0 81(_ent (_out))))
				(_port(_int LD_ACC -1 0 82(_ent (_out))))
				(_port(_int LD_IR -1 0 83(_ent (_out))))
				(_port(_int LD_MDR -1 0 84(_ent (_out))))
				(_port(_int LD_PC -1 0 85(_ent (_out))))
				(_port(_int NSTATE 8 0 86(_ent (_out))))
				(_port(_int RD -1 0 87(_ent (_out))))
				(_port(_int SEL -1 0 88(_ent (_out))))
				(_port(_int WR -1 0 89(_ent (_out))))
			)
		)
		(STATE
			(_object
				(_port(_int CLK -1 0 128(_ent (_in))))
				(_port(_int RESET -1 0 129(_ent (_in))))
				(_port(_int STATE_IN 13 0 130(_ent (_in))))
				(_port(_int STATE_OUT 13 0 131(_ent (_out))))
			)
		)
	)
	(_inst U1 0 158(_comp ACC)
		(_port
			((ACC_IN)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((RESET)(RESET))
			((ACC_OUT)(BUS1199))
		)
		(_use(_ent . ACC)
		)
	)
	(_inst U10 0 167(_comp FLAG)
		(_port
			((ALU_OUT)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((FLAG)(NET757))
		)
		(_use(_ent . FLAG)
		)
	)
	(_inst U11 0 175(_comp IR)
		(_port
			((CLK)(CLK))
			((IR_IN)(BUS899))
			((LD)(NET695))
			((IR_OUT)(data))
		)
		(_use(_ent . IR)
		)
	)
	(_inst U2 0 183(_comp ADDR_MUX)
		(_port
			((A)(BUS843))
			((B(7))(data(7)))
			((B(6))(data(6)))
			((B(5))(data(5)))
			((B(4))(data(4)))
			((B(3))(data(3)))
			((B(2))(data(2)))
			((B(1))(data(1)))
			((B(0))(data(0)))
			((SEL)(NET747))
			((MUX_OUT)(mem_addr))
		)
		(_use(_ent . ADDR_MUX)
			(_port
				((A)(A))
				((B)(B))
				((SEL)(SEL))
				((MUX_OUT)(MUX_OUT))
			)
		)
	)
	(_inst U4 0 198(_comp ALU)
		(_port
			((A)(BUS1199))
			((B)(BUS865))
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((ALU_OUT)(BUS781))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((OP)(OP))
				((ALU_OUT)(ALU_OUT))
			)
		)
	)
	(_inst U5 0 209(_comp MDR)
		(_port
			((CLK)(CLK))
			((LD)(NET683))
			((MDR_IN)(BUS899))
			((MDR_OUT)(BUS865))
		)
		(_use(_ent . MDR)
		)
	)
	(_inst U6 0 217(_comp BI_BUF)
		(_port
			((BUF_IN)(BUS1199))
			((EN)(NET707))
			((BID_BUS)(mem_data))
			((BUF_OUT)(BUS899))
		)
		(_use(_ent . BI_BUF)
		)
	)
	(_inst U7 0 225(_comp PC_LOGIC)
		(_port
			((CLK)(CLK))
			((INC_PC)(NET715))
			((LD_PC)(NET723))
			((PC_IN(7))(data(7)))
			((PC_IN(6))(data(6)))
			((PC_IN(5))(data(5)))
			((PC_IN(4))(data(4)))
			((PC_IN(3))(data(3)))
			((PC_IN(2))(data(2)))
			((PC_IN(1))(data(1)))
			((PC_IN(0))(data(0)))
			((RESET)(RESET))
			((PC_OUT)(BUS843))
		)
		(_use(_ent . PC_LOGIC)
			(_port
				((CLK)(CLK))
				((INC_PC)(INC_PC))
				((LD_PC)(LD_PC))
				((PC_IN)(PC_IN))
				((RESET)(RESET))
				((PC_OUT)(PC_OUT))
			)
		)
	)
	(_inst U8 0 242(_comp CONTROL_LOGIC)
		(_port
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((PSTATE)(BUS796))
			((ZERO)(NET757))
			((DOUT_EN)(NET707))
			((INC)(NET715))
			((LD_ACC)(NET665))
			((LD_IR)(NET695))
			((LD_MDR)(NET683))
			((LD_PC)(NET723))
			((NSTATE)(BUS784))
			((RD)(read))
			((SEL)(NET747))
			((WR)(write))
		)
		(_use(_ent . CONTROL_LOGIC)
			(_port
				((OP)(OP))
				((PSTATE)(PSTATE))
				((ZERO)(ZERO))
				((DOUT_EN)(DOUT_EN))
				((INC)(INC))
				((LD_ACC)(LD_ACC))
				((LD_IR)(LD_IR))
				((LD_MDR)(LD_MDR))
				((LD_PC)(LD_PC))
				((NSTATE)(NSTATE))
				((RD)(RD))
				((SEL)(SEL))
				((WR)(WR))
			)
		)
	)
	(_inst U9 0 262(_comp STATE)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((STATE_IN)(BUS784))
			((STATE_OUT)(BUS796))
		)
		(_use(_ent . STATE)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RESET -1 0 30(_ent(_in))))
		(_port(_int read -1 0 31(_ent(_out))))
		(_port(_int write -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int mem_addr 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34(_array -1((_dto i 11 i 0)))))
		(_port(_int mem_data 1 0 34(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 61(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 69(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 94(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 103(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 112(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 121(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int NET665 -1 0 137(_arch(_uni))))
		(_sig(_int NET683 -1 0 138(_arch(_uni))))
		(_sig(_int NET695 -1 0 139(_arch(_uni))))
		(_sig(_int NET707 -1 0 140(_arch(_uni))))
		(_sig(_int NET715 -1 0 141(_arch(_uni))))
		(_sig(_int NET723 -1 0 142(_arch(_uni))))
		(_sig(_int NET747 -1 0 143(_arch(_uni))))
		(_sig(_int NET757 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 145(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS1199 14 0 145(_arch(_uni))))
		(_sig(_int BUS781 14 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS784 15 0 147(_arch(_uni))))
		(_sig(_int BUS796 15 0 148(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 149(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS843 16 0 149(_arch(_uni))))
		(_sig(_int BUS865 14 0 150(_arch(_uni))))
		(_sig(_int BUS899 14 0 151(_arch(_uni))))
		(_sig(_int data 14 0 152(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000052 55 6920          1670418990838 \7_Seg_Top\
(_unit VHDL(\7_Seg_Top\ 0 27(\7_Seg_Top\ 0 30))
	(_version vef)
	(_time 1670418990839 2022.12.07 22:16:30)
	(_source(\../compile/7_Seg_Top.vhd\))
	(_parameters tan)
	(_code 7c7b277828287e692b7f69262a792a79787a2a7b7c)
	(_ent
		(_time 1668670337119)
	)
	(_comp
		(micro
			(_object
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RESET -1 0 105(_ent (_in))))
				(_port(_int read -1 0 106(_ent (_out))))
				(_port(_int write -1 0 107(_ent (_out))))
				(_port(_int mem_addr 10 0 108(_ent (_out))))
				(_port(_int mem_data 11 0 109(_ent (_inout))))
			)
		)
		(IO_MUX
			(_object
				(_port(_int RD_SEL -1 0 91(_ent (_in))))
				(_port(_int A 8 0 92(_ent (_in))))
				(_port(_int B 8 0 93(_ent (_in))))
				(_port(_int MUX_OUT 8 0 94(_ent (_out))))
			)
		)
		(key
			(_object
				(_port(_int KEY_OUT 9 0 99(_ent (_out))))
			)
		)
		(ext_bi_buf
			(_object
				(_port(_int BUF_IN 7 0 83(_ent (_in))))
				(_port(_int EN -1 0 84(_ent (_in))))
				(_port(_int BID_BUS 7 0 85(_ent (_inout))))
				(_port(_int BUF_OUT 7 0 86(_ent (_out))))
			)
		)
		(CISC_MEMORY
			(_object
				(_port(_int MEM_CLK -1 0 51(_ent (_in))))
				(_port(_int READ -1 0 52(_ent (_in))))
				(_port(_int WRITE -1 0 53(_ent (_in))))
				(_port(_int MEM_ADDR 2 0 54(_ent (_in))))
				(_port(_int MEM_DATA_IN 3 0 55(_ent (_in))))
				(_port(_int MEM_DATA_OUT 3 0 56(_ent (_out))))
			)
		)
		(addr_decoder
			(_object
				(_port(_int WRITE -1 0 36(_ent (_in))))
				(_port(_int WRITE_EN -1 0 37(_ent (_out))))
				(_port(_int MEM_ADDR 0 0 38(_ent (_in))))
				(_port(_int READ -1 0 39(_ent (_in))))
				(_port(_int READ_EN -1 0 40(_ent (_out))))
			)
		)
		(CLOCKGEN
			(_object
				(_port(_int clk -1 0 61(_ent (_out))))
				(_port(_int mem_clk -1 0 62(_ent (_out))))
				(_port(_int reset -1 0 63(_ent (_out))))
			)
		)
		(data_latch
			(_object
				(_port(_int CLK -1 0 68(_ent (_in))))
				(_port(_int EN -1 0 69(_ent (_in))))
				(_port(_int RESET -1 0 70(_ent (_in))))
				(_port(_int LATCH_IN 4 0 71(_ent (_in))))
				(_port(_int LATCH_OUT 4 0 72(_ent (_out))))
			)
		)
		(Bin2BCD
			(_object
				(_port(_int d 1 0 45(_ent (_in))))
				(_port(_int q 1 0 46(_ent (_out))))
			)
		)
		(split
			(_object
				(_port(_int d 12 0 114(_ent (_in))))
				(_port(_int q1 13 0 115(_ent (_out))))
				(_port(_int q2 13 0 116(_ent (_out))))
			)
		)
		(Decoder
			(_object
				(_port(_int d 5 0 77(_ent (_in))))
				(_port(_int q 6 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 144(_comp micro)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((read)(NET962))
			((write)(NET671))
			((mem_addr)(BUS700))
			((mem_data)(BUS703))
		)
		(_use(_ent . micro)
		)
	)
	(_inst U10 0 154(_comp IO_MUX)
		(_port
			((RD_SEL)(NET935))
			((A)(BUS891))
			((B)(BUS899))
			((MUX_OUT)(BUS887))
		)
		(_use(_ent . IO_MUX)
		)
	)
	(_inst U11 0 162(_comp key)
		(_port
			((KEY_OUT)(BUS899))
		)
		(_use(_ent . key)
		)
	)
	(_inst U12 0 167(_comp ext_bi_buf)
		(_port
			((BUF_IN)(BUS887))
			((EN)(NET962))
			((BID_BUS)(BUS703))
			((BUF_OUT)(BUS820))
		)
		(_use(_ent . ext_bi_buf)
		)
	)
	(_inst U2 0 175(_comp CISC_MEMORY)
		(_port
			((MEM_CLK)(NET641))
			((READ)(NET962))
			((WRITE)(NET671))
			((MEM_ADDR)(BUS700))
			((MEM_DATA_IN)(BUS820))
			((MEM_DATA_OUT)(BUS891))
		)
		(_use(_ent . CISC_MEMORY)
		)
	)
	(_inst U3 0 185(_comp addr_decoder)
		(_port
			((WRITE)(NET671))
			((WRITE_EN)(NET674))
			((MEM_ADDR)(BUS700))
			((READ)(NET962))
			((READ_EN)(NET935))
		)
		(_use(_ent . addr_decoder)
		)
	)
	(_inst U4 0 194(_comp CLOCKGEN)
		(_port
			((clk)(clk))
			((mem_clk)(NET641))
			((reset)(reset))
		)
		(_use(_ent . CLOCKGEN)
		)
	)
	(_inst U5 0 201(_comp data_latch)
		(_port
			((CLK)(CLK))
			((EN)(NET674))
			((RESET)(RESET))
			((LATCH_IN)(BUS703))
			((LATCH_OUT)(BUS719))
		)
		(_use(_ent . data_latch)
		)
	)
	(_inst U6 0 210(_comp Bin2BCD)
		(_port
			((d)(BUS719))
			((q)(BUS727))
		)
		(_use(_ent . Bin2BCD)
		)
	)
	(_inst U7 0 216(_comp split)
		(_port
			((d)(BUS727))
			((q1)(BUS739))
			((q2)(BUS747))
		)
		(_use(_ent . split)
		)
	)
	(_inst U8 0 223(_comp Decoder)
		(_port
			((d)(BUS739))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst U9 0 228(_comp Decoder)
		(_port
			((d)(BUS747))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 55(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 78(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 83(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 92(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 99(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 109(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 114(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 115(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLK -1 0 122(_arch(_uni))))
		(_sig(_int NET641 -1 0 123(_arch(_uni))))
		(_sig(_int NET671 -1 0 124(_arch(_uni))))
		(_sig(_int NET674 -1 0 125(_arch(_uni))))
		(_sig(_int NET935 -1 0 126(_arch(_uni))))
		(_sig(_int NET962 -1 0 127(_arch(_uni))))
		(_sig(_int RESET -1 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 129(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS700 14 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1324 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS703 15 0 130(_arch(_uni))))
		(_sig(_int BUS719 15 0 131(_arch(_uni))))
		(_sig(_int BUS727 15 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS739 16 0 133(_arch(_uni))))
		(_sig(_int BUS747 16 0 134(_arch(_uni))))
		(_sig(_int BUS820 15 0 135(_arch(_uni))))
		(_sig(_int BUS887 15 0 136(_arch(_uni))))
		(_sig(_int BUS891 15 0 137(_arch(_uni))))
		(_sig(_int BUS899 15 0 138(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 864           1670419024872 BEHAVIORAL
(_unit VHDL(acc 0 29(behavioral 0 36))
	(_version vef)
	(_time 1670419024873 2022.12.07 22:17:04)
	(_source(\../src/acc.vhd\))
	(_parameters tan)
	(_code 6b3c3e6b3a3c3c7d6b6a7831396d6a6d686d686d6a)
	(_ent
		(_time 1668665159635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ACC_IN 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int ACC_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(1))(_read(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 775           1670419024890 BEHAVIORAL
(_unit VHDL(addr_mux 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670419024891 2022.12.07 22:17:04)
	(_source(\../src/addr_mux.vhd\))
	(_parameters tan)
	(_code 7b2c2e7a2d2c2b6c787b3d217e7c7e7c737d7a7d7f)
	(_ent
		(_time 1665639925009)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 30(_ent(_in))))
		(_port(_int B 0 0 31(_ent(_in))))
		(_port(_int SEL -1 0 32(_ent(_in))))
		(_port(_int MUX_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000044 55 1045          1670419024907 ALU
(_unit VHDL(alu 0 30(alu 0 36))
	(_version vef)
	(_time 1670419024908 2022.12.07 22:17:04)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 8adddf8488dcdb9c888cc9d1de8c8b8cd98d8f8c8b)
	(_ent
		(_time 1668666690376)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_port(_int B 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 1 0 33(_ent(_in))))
		(_port(_int ALU_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_subprogram
			(_int ADD 1 0 37(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU 2 -1)
)
I 000051 55 836           1670419024933 BEHAVIORAL
(_unit VHDL(bi_buf 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670419024934 2022.12.07 22:17:04)
	(_source(\../src/bi_buf.vhd\))
	(_parameters tan)
	(_code aafdfcfdf2fea8bca9aabff0fdaca8aca3affcaca8)
	(_ent
		(_time 1668664314784)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 918           1670419024948 BEHAVIORAL
(_unit VHDL(flag 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670419024949 2022.12.07 22:17:04)
	(_source(\../src/flag.vhd\))
	(_parameters tan)
	(_code b9eeebede3eeecafbfeaafe3bbbfb8bfbebfbfbfea)
	(_ent
		(_time 1668665179096)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ALU_OUT 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int FLAG -1 0 33(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(3))(_sens(1))(_read(0)(2)))))
		)
		(_subprogram
			(_int DETECT_ZERO 1 0 36(_arch(_func -1 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 768           1670419024964 BEHAVIORAL
(_unit VHDL(ir 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670419024965 2022.12.07 22:17:04)
	(_source(\../src/ir.vhd\))
	(_parameters tan)
	(_code c99e949dc29e94decacbd0929acfc0cecbcfc0cecb)
	(_ent
		(_time 1668664367605)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int IR_IN 0 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int IR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 772           1670419024983 BEHAVIORAL
(_unit VHDL(mdr 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670419024984 2022.12.07 22:17:04)
	(_source(\../src/mdr.vhd\))
	(_parameters tan)
	(_code d98ed98bd48f8fcf8cdbcd828adf8ddfdddedbdf8d)
	(_ent
		(_time 1668664385654)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int MDR_IN 0 0 32(_ent(_in))))
		(_port(_int MDR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1237          1670419025003 BEHAVIORAL
(_unit VHDL(pc_logic 0 30(behavioral 0 38))
	(_version vef)
	(_time 1670419025004 2022.12.07 22:17:05)
	(_source(\../src/pc_logic.vhd\))
	(_parameters tan)
	(_code f8aeaca8f3acfaeeaaa8bea2aefef1fefbfff8fefb)
	(_ent
		(_time 1665639925051)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int INC_PC -1 0 32(_ent(_in)(_event))))
		(_port(_int LD_PC -1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_IN 0 0 34(_ent(_in)(_event))))
		(_port(_int RESET -1 0 35(_ent(_in)(_event))))
		(_port(_int PC_OUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int pc_out_reg 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5))))
			(line__54(_arch 1 0 54(_assignment(_alias((pc_out)(pc_out_reg)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 50463234)
	)
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 822           1670419025022 BEHAVIORAL
(_unit VHDL(state 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670419025023 2022.12.07 22:17:05)
	(_source(\../src/state.vhd\))
	(_parameters tan)
	(_code 07515100045052100204125c550003010600030102)
	(_ent
		(_time 1654150164443)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in)(_event))))
		(_port(_int RESET -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int STATE_IN 0 0 32(_ent(_in)(_event))))
		(_port(_int STATE_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1335          1670419025047 BEHAVIORAL
(_unit VHDL(control_logic 0 29(behavioral 0 45))
	(_version vef)
	(_time 1670419025048 2022.12.07 22:17:05)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 17404110464016004115054d101144124111441141)
	(_ent
		(_time 1668663552467)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int PSTATE 1 0 31(_ent(_in))))
		(_port(_int ZERO -1 0 32(_ent(_in))))
		(_port(_int DOUT_EN -1 0 33(_ent(_out))))
		(_port(_int INC -1 0 34(_ent(_out))))
		(_port(_int LD_ACC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 36(_ent(_out))))
		(_port(_int LD_MDR -1 0 37(_ent(_out))))
		(_port(_int LD_PC -1 0 38(_ent(_out))))
		(_port(_int NSTATE 1 0 39(_ent(_out))))
		(_port(_int RD -1 0 40(_ent(_out))))
		(_port(_int SEL -1 0 41(_ent(_out))))
		(_port(_int WR -1 0 42(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000049 55 759           1670419025079 CLOCKGEN
(_unit VHDL(clockgen 0 30(clockgen 0 38))
	(_version vef)
	(_time 1670419025080 2022.12.07 22:17:05)
	(_source(\../src/CLOCKGEN.vhd\))
	(_parameters tan)
	(_code 36616033636134203465746c603033306330353065)
	(_ent
		(_time 1663222731815)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_out))))
		(_port(_int mem_clk -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_sig(_int var_clk -1 0 39(_arch(_uni((i 2))))))
		(_prcs
			(resetting(_arch 0 0 41(_prcs(_trgt(2)))))
			(clocking(_arch 1 0 48(_prcs(_simple)(_trgt(0)(1)(3))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . CLOCKGEN 2 -1)
)
I 000053 55 911           1670419025095 addr_decoder
(_unit VHDL(addr_decoder 0 30(addr_decoder 0 41))
	(_version vef)
	(_time 1670419025096 2022.12.07 22:17:05)
	(_source(\../src/addr_decoder.vhd\))
	(_parameters tan)
	(_code 46111244441116514515001c134043404540104042)
	(_ent
		(_time 1669871090398)
	)
	(_object
		(_port(_int WRITE -1 0 32(_ent(_in))))
		(_port(_int WRITE_EN -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 34(_ent(_in))))
		(_port(_int READ -1 0 35(_ent(_in))))
		(_port(_int READ_EN -1 0 36(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(1)(4))(_sens(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(50529027 50463235)
		(50529027 33686019)
	)
	(_model . addr_decoder 1 -1)
)
I 000051 55 882           1670419025113 data_latch
(_unit VHDL(data_latch 0 30(data_latch 0 42))
	(_version vef)
	(_time 1670419025114 2022.12.07 22:17:05)
	(_source(\../src/data_latch.vhd\))
	(_parameters tan)
	(_code 65323465613335736531233f67636462616366636d)
	(_ent
		(_time 1668668216299)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int EN -1 0 33(_ent(_in))))
		(_port(_int RESET -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35(_array -1((_dto i 11 i 0)))))
		(_port(_int LATCH_IN 0 0 35(_ent(_in))))
		(_port(_int LATCH_OUT 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . data_latch 1 -1)
)
I 000044 55 852           1670419025130 beh
(_unit VHDL(bin2bcd 0 30(beh 0 37))
	(_version vef)
	(_time 1670419025131 2022.12.07 22:17:05)
	(_source(\../src/Bin2BCD.vhd\))
	(_parameters tan)
	(_code 75222274792274667522672f2773717377737c7320)
	(_ent
		(_time 1668670771105)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . beh 1 -1)
)
I 000046 55 870           1670419025150 split
(_unit VHDL(split 0 28(split 0 36))
	(_version vef)
	(_time 1670419025151 2022.12.07 22:17:05)
	(_source(\../src/split.vhd\))
	(_parameters tan)
	(_code 84d2d28b80d383928dd590dfd6838482d7828d8380)
	(_ent
		(_time 1668669919008)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int q1 1 0 31(_ent(_out))))
		(_port(_int q2 1 0 32(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((q1)(d(d_7_4))))(_trgt(1))(_sens(0(d_7_4))))))
			(line__39(_arch 1 0 39(_assignment(_alias((q2)(d(d_3_0))))(_trgt(2))(_sens(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . split 2 -1)
)
I 000044 55 932           1670419025164 Beh
(_unit VHDL(decoder 0 28(beh 0 35))
	(_version vef)
	(_time 1670419025165 2022.12.07 22:17:05)
	(_source(\../src/Decoder.vhd\))
	(_parameters tan)
	(_code 94c3c59b95c3c382c3c180cec09396929092919297)
	(_ent
		(_time 1668670025422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50528771 131586)
		(33686018 131586)
		(50528770 131586)
	)
	(_model . Beh 1 -1)
)
I 000052 55 8640          1670419025190 CISC_MEMORY
(_unit VHDL(cisc_memory 0 31(cisc_memory 0 42))
	(_version vef)
	(_time 1670419025191 2022.12.07 22:17:05)
	(_source(\../src/CISC_MEMORY.vhd\))
	(_parameters tan)
	(_code a4f3f2f3a9f2f3b2a7a0f0a7e0fef0a2f0a2f2a3a6a3ad)
	(_ent
		(_time 1669871162613)
	)
	(_object
		(_port(_int MEM_CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int READ -1 0 34(_ent(_in))))
		(_port(_int WRITE -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37(_array -1((_dto i 11 i 0)))))
		(_port(_int MEM_DATA_IN 1 0 37(_ent(_in))))
		(_port(_int MEM_DATA_OUT 1 0 38(_ent(_out))))
		(_type(_int MEM_WORD 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int MEM_TABLE 0 45(_array 2((_dto i 255 i 0)))))
		(_sig(_int cells 3 0 46(_arch(_uni(((_string \"XXXXXXXXXXXX"\))((_string \"000000000001"\))((_string \"000000000001"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"000000000000"\))((_string \"011011111001"\))((_string \"010111111111"\))((_string \"011100000000"\))((_string \"000100000000"\))((_string \"010011111110"\))((_string \"001011111101"\))((_string \"011011111111"\))((_string \"010111111000"\)))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 306(_scalar (_to i 0 i 255))))
		(_var(_int address 4 0 306(_prcs 0)))
		(_prcs
			(line__305(_arch 0 0 305(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(std_logic_misc)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . CISC_MEMORY 1 -1)
)
I 000051 55 844           1670419025221 ext_bi_buf
(_unit VHDL(ext_bi_buf 0 29(ext_bi_buf 0 38))
	(_version vef)
	(_time 1670419025222 2022.12.07 22:17:05)
	(_source(\../src/ext_bi_buf.vhd\))
	(_parameters tan)
	(_code d3848380d88583c68487c1898bd685d5d1d4d6d5d5)
	(_ent
		(_time 1669870641416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . ext_bi_buf 1 -1)
)
I 000047 55 768           1670419025247 IO_MUX
(_unit VHDL(io_mux 0 30(io_mux 0 39))
	(_version vef)
	(_time 1670419025248 2022.12.07 22:17:05)
	(_source(\../src/IO_MUX.vhd\))
	(_parameters tan)
	(_code e2b5beb1b6b6e0f4b7b4f7b9bbe4ebe4b4e7b4e4b6)
	(_ent
		(_time 1669870802005)
	)
	(_object
		(_port(_int RD_SEL -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 33(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int B 0 0 34(_ent(_in))))
		(_port(_int MUX_OUT 0 0 35(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . IO_MUX 1 -1)
)
I 000044 55 711           1670419025277 key
(_unit VHDL(key 0 30(key 0 36))
	(_version vef)
	(_time 1670419025278 2022.12.07 22:17:05)
	(_source(\../src/key.vhd\))
	(_parameters tan)
	(_code 0156050705575c175203145a590753070406080753)
	(_ent
		(_time 1669870900235)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int KEY_OUT 0 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33751554)
		(33686018 33686018 50463234)
	)
	(_model . key 1 -1)
)
I 000046 55 8539          1670419025305 micro
(_unit VHDL(micro 0 27(micro 0 38))
	(_version vef)
	(_time 1670419025306 2022.12.07 22:17:05)
	(_source(\../compile/micro.vhd\))
	(_parameters tan)
	(_code 21762325297676367576677b242728272226232777)
	(_ent
		(_time 1668665283928)
	)
	(_comp
		(ACC
			(_object
				(_port(_int ACC_IN 2 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int LD -1 0 46(_ent (_in))))
				(_port(_int RESET -1 0 47(_ent (_in))))
				(_port(_int ACC_OUT 2 0 48(_ent (_out))))
			)
		)
		(FLAG
			(_object
				(_port(_int ALU_OUT 9 0 94(_ent (_in))))
				(_port(_int CLK -1 0 95(_ent (_in))))
				(_port(_int LD -1 0 96(_ent (_in))))
				(_port(_int FLAG -1 0 97(_ent (_out))))
			)
		)
		(IR
			(_object
				(_port(_int CLK -1 0 102(_ent (_in))))
				(_port(_int IR_IN 10 0 103(_ent (_in))))
				(_port(_int LD -1 0 104(_ent (_in))))
				(_port(_int IR_OUT 10 0 105(_ent (_out))))
			)
		)
		(ADDR_MUX
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int SEL -1 0 55(_ent (_in))))
				(_port(_int MUX_OUT 3 0 56(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int A 4 0 61(_ent (_in))))
				(_port(_int B 4 0 62(_ent (_in))))
				(_port(_int OP 5 0 63(_ent (_in))))
				(_port(_int ALU_OUT 4 0 64(_ent (_out))))
			)
		)
		(MDR
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int LD -1 0 111(_ent (_in))))
				(_port(_int MDR_IN 11 0 112(_ent (_in))))
				(_port(_int MDR_OUT 11 0 113(_ent (_out))))
			)
		)
		(BI_BUF
			(_object
				(_port(_int BUF_IN 6 0 69(_ent (_in))))
				(_port(_int EN -1 0 70(_ent (_in))))
				(_port(_int BID_BUS 6 0 71(_ent (_inout))))
				(_port(_int BUF_OUT 6 0 72(_ent (_out))))
			)
		)
		(PC_LOGIC
			(_object
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int INC_PC -1 0 119(_ent (_in))))
				(_port(_int LD_PC -1 0 120(_ent (_in))))
				(_port(_int PC_IN 12 0 121(_ent (_in))))
				(_port(_int RESET -1 0 122(_ent (_in))))
				(_port(_int PC_OUT 12 0 123(_ent (_out))))
			)
		)
		(CONTROL_LOGIC
			(_object
				(_port(_int OP 7 0 77(_ent (_in))))
				(_port(_int PSTATE 8 0 78(_ent (_in))))
				(_port(_int ZERO -1 0 79(_ent (_in))))
				(_port(_int DOUT_EN -1 0 80(_ent (_out))))
				(_port(_int INC -1 0 81(_ent (_out))))
				(_port(_int LD_ACC -1 0 82(_ent (_out))))
				(_port(_int LD_IR -1 0 83(_ent (_out))))
				(_port(_int LD_MDR -1 0 84(_ent (_out))))
				(_port(_int LD_PC -1 0 85(_ent (_out))))
				(_port(_int NSTATE 8 0 86(_ent (_out))))
				(_port(_int RD -1 0 87(_ent (_out))))
				(_port(_int SEL -1 0 88(_ent (_out))))
				(_port(_int WR -1 0 89(_ent (_out))))
			)
		)
		(STATE
			(_object
				(_port(_int CLK -1 0 128(_ent (_in))))
				(_port(_int RESET -1 0 129(_ent (_in))))
				(_port(_int STATE_IN 13 0 130(_ent (_in))))
				(_port(_int STATE_OUT 13 0 131(_ent (_out))))
			)
		)
	)
	(_inst U1 0 158(_comp ACC)
		(_port
			((ACC_IN)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((RESET)(RESET))
			((ACC_OUT)(BUS1199))
		)
		(_use(_ent . ACC)
		)
	)
	(_inst U10 0 167(_comp FLAG)
		(_port
			((ALU_OUT)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((FLAG)(NET757))
		)
		(_use(_ent . FLAG)
		)
	)
	(_inst U11 0 175(_comp IR)
		(_port
			((CLK)(CLK))
			((IR_IN)(BUS899))
			((LD)(NET695))
			((IR_OUT)(data))
		)
		(_use(_ent . IR)
		)
	)
	(_inst U2 0 183(_comp ADDR_MUX)
		(_port
			((A)(BUS843))
			((B(7))(data(7)))
			((B(6))(data(6)))
			((B(5))(data(5)))
			((B(4))(data(4)))
			((B(3))(data(3)))
			((B(2))(data(2)))
			((B(1))(data(1)))
			((B(0))(data(0)))
			((SEL)(NET747))
			((MUX_OUT)(mem_addr))
		)
		(_use(_ent . ADDR_MUX)
			(_port
				((A)(A))
				((B)(B))
				((SEL)(SEL))
				((MUX_OUT)(MUX_OUT))
			)
		)
	)
	(_inst U4 0 198(_comp ALU)
		(_port
			((A)(BUS1199))
			((B)(BUS865))
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((ALU_OUT)(BUS781))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((OP)(OP))
				((ALU_OUT)(ALU_OUT))
			)
		)
	)
	(_inst U5 0 209(_comp MDR)
		(_port
			((CLK)(CLK))
			((LD)(NET683))
			((MDR_IN)(BUS899))
			((MDR_OUT)(BUS865))
		)
		(_use(_ent . MDR)
		)
	)
	(_inst U6 0 217(_comp BI_BUF)
		(_port
			((BUF_IN)(BUS1199))
			((EN)(NET707))
			((BID_BUS)(mem_data))
			((BUF_OUT)(BUS899))
		)
		(_use(_ent . BI_BUF)
		)
	)
	(_inst U7 0 225(_comp PC_LOGIC)
		(_port
			((CLK)(CLK))
			((INC_PC)(NET715))
			((LD_PC)(NET723))
			((PC_IN(7))(data(7)))
			((PC_IN(6))(data(6)))
			((PC_IN(5))(data(5)))
			((PC_IN(4))(data(4)))
			((PC_IN(3))(data(3)))
			((PC_IN(2))(data(2)))
			((PC_IN(1))(data(1)))
			((PC_IN(0))(data(0)))
			((RESET)(RESET))
			((PC_OUT)(BUS843))
		)
		(_use(_ent . PC_LOGIC)
			(_port
				((CLK)(CLK))
				((INC_PC)(INC_PC))
				((LD_PC)(LD_PC))
				((PC_IN)(PC_IN))
				((RESET)(RESET))
				((PC_OUT)(PC_OUT))
			)
		)
	)
	(_inst U8 0 242(_comp CONTROL_LOGIC)
		(_port
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((PSTATE)(BUS796))
			((ZERO)(NET757))
			((DOUT_EN)(NET707))
			((INC)(NET715))
			((LD_ACC)(NET665))
			((LD_IR)(NET695))
			((LD_MDR)(NET683))
			((LD_PC)(NET723))
			((NSTATE)(BUS784))
			((RD)(read))
			((SEL)(NET747))
			((WR)(write))
		)
		(_use(_ent . CONTROL_LOGIC)
			(_port
				((OP)(OP))
				((PSTATE)(PSTATE))
				((ZERO)(ZERO))
				((DOUT_EN)(DOUT_EN))
				((INC)(INC))
				((LD_ACC)(LD_ACC))
				((LD_IR)(LD_IR))
				((LD_MDR)(LD_MDR))
				((LD_PC)(LD_PC))
				((NSTATE)(NSTATE))
				((RD)(RD))
				((SEL)(SEL))
				((WR)(WR))
			)
		)
	)
	(_inst U9 0 262(_comp STATE)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((STATE_IN)(BUS784))
			((STATE_OUT)(BUS796))
		)
		(_use(_ent . STATE)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RESET -1 0 30(_ent(_in))))
		(_port(_int read -1 0 31(_ent(_out))))
		(_port(_int write -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int mem_addr 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34(_array -1((_dto i 11 i 0)))))
		(_port(_int mem_data 1 0 34(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 61(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 69(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 94(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 103(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 112(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 121(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int NET665 -1 0 137(_arch(_uni))))
		(_sig(_int NET683 -1 0 138(_arch(_uni))))
		(_sig(_int NET695 -1 0 139(_arch(_uni))))
		(_sig(_int NET707 -1 0 140(_arch(_uni))))
		(_sig(_int NET715 -1 0 141(_arch(_uni))))
		(_sig(_int NET723 -1 0 142(_arch(_uni))))
		(_sig(_int NET747 -1 0 143(_arch(_uni))))
		(_sig(_int NET757 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 145(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS1199 14 0 145(_arch(_uni))))
		(_sig(_int BUS781 14 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS784 15 0 147(_arch(_uni))))
		(_sig(_int BUS796 15 0 148(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 149(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS843 16 0 149(_arch(_uni))))
		(_sig(_int BUS865 14 0 150(_arch(_uni))))
		(_sig(_int BUS899 14 0 151(_arch(_uni))))
		(_sig(_int data 14 0 152(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000052 55 6920          1670419025318 \7_Seg_Top\
(_unit VHDL(\7_Seg_Top\ 0 27(\7_Seg_Top\ 0 30))
	(_version vef)
	(_time 1670419025319 2022.12.07 22:17:05)
	(_source(\../compile/7_Seg_Top.vhd\))
	(_parameters tan)
	(_code 30643530376432256733256a663566353436663730)
	(_ent
		(_time 1668670337119)
	)
	(_comp
		(micro
			(_object
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RESET -1 0 105(_ent (_in))))
				(_port(_int read -1 0 106(_ent (_out))))
				(_port(_int write -1 0 107(_ent (_out))))
				(_port(_int mem_addr 10 0 108(_ent (_out))))
				(_port(_int mem_data 11 0 109(_ent (_inout))))
			)
		)
		(IO_MUX
			(_object
				(_port(_int RD_SEL -1 0 91(_ent (_in))))
				(_port(_int A 8 0 92(_ent (_in))))
				(_port(_int B 8 0 93(_ent (_in))))
				(_port(_int MUX_OUT 8 0 94(_ent (_out))))
			)
		)
		(key
			(_object
				(_port(_int KEY_OUT 9 0 99(_ent (_out))))
			)
		)
		(ext_bi_buf
			(_object
				(_port(_int BUF_IN 7 0 83(_ent (_in))))
				(_port(_int EN -1 0 84(_ent (_in))))
				(_port(_int BID_BUS 7 0 85(_ent (_inout))))
				(_port(_int BUF_OUT 7 0 86(_ent (_out))))
			)
		)
		(CISC_MEMORY
			(_object
				(_port(_int MEM_CLK -1 0 51(_ent (_in))))
				(_port(_int READ -1 0 52(_ent (_in))))
				(_port(_int WRITE -1 0 53(_ent (_in))))
				(_port(_int MEM_ADDR 2 0 54(_ent (_in))))
				(_port(_int MEM_DATA_IN 3 0 55(_ent (_in))))
				(_port(_int MEM_DATA_OUT 3 0 56(_ent (_out))))
			)
		)
		(addr_decoder
			(_object
				(_port(_int WRITE -1 0 36(_ent (_in))))
				(_port(_int WRITE_EN -1 0 37(_ent (_out))))
				(_port(_int MEM_ADDR 0 0 38(_ent (_in))))
				(_port(_int READ -1 0 39(_ent (_in))))
				(_port(_int READ_EN -1 0 40(_ent (_out))))
			)
		)
		(CLOCKGEN
			(_object
				(_port(_int clk -1 0 61(_ent (_out))))
				(_port(_int mem_clk -1 0 62(_ent (_out))))
				(_port(_int reset -1 0 63(_ent (_out))))
			)
		)
		(data_latch
			(_object
				(_port(_int CLK -1 0 68(_ent (_in))))
				(_port(_int EN -1 0 69(_ent (_in))))
				(_port(_int RESET -1 0 70(_ent (_in))))
				(_port(_int LATCH_IN 4 0 71(_ent (_in))))
				(_port(_int LATCH_OUT 4 0 72(_ent (_out))))
			)
		)
		(Bin2BCD
			(_object
				(_port(_int d 1 0 45(_ent (_in))))
				(_port(_int q 1 0 46(_ent (_out))))
			)
		)
		(split
			(_object
				(_port(_int d 12 0 114(_ent (_in))))
				(_port(_int q1 13 0 115(_ent (_out))))
				(_port(_int q2 13 0 116(_ent (_out))))
			)
		)
		(Decoder
			(_object
				(_port(_int d 5 0 77(_ent (_in))))
				(_port(_int q 6 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 144(_comp micro)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((read)(NET962))
			((write)(NET671))
			((mem_addr)(BUS700))
			((mem_data)(BUS703))
		)
		(_use(_ent . micro)
		)
	)
	(_inst U10 0 154(_comp IO_MUX)
		(_port
			((RD_SEL)(NET935))
			((A)(BUS891))
			((B)(BUS899))
			((MUX_OUT)(BUS887))
		)
		(_use(_ent . IO_MUX)
		)
	)
	(_inst U11 0 162(_comp key)
		(_port
			((KEY_OUT)(BUS899))
		)
		(_use(_ent . key)
		)
	)
	(_inst U12 0 167(_comp ext_bi_buf)
		(_port
			((BUF_IN)(BUS887))
			((EN)(NET962))
			((BID_BUS)(BUS703))
			((BUF_OUT)(BUS820))
		)
		(_use(_ent . ext_bi_buf)
		)
	)
	(_inst U2 0 175(_comp CISC_MEMORY)
		(_port
			((MEM_CLK)(NET641))
			((READ)(NET962))
			((WRITE)(NET671))
			((MEM_ADDR)(BUS700))
			((MEM_DATA_IN)(BUS820))
			((MEM_DATA_OUT)(BUS891))
		)
		(_use(_ent . CISC_MEMORY)
		)
	)
	(_inst U3 0 185(_comp addr_decoder)
		(_port
			((WRITE)(NET671))
			((WRITE_EN)(NET674))
			((MEM_ADDR)(BUS700))
			((READ)(NET962))
			((READ_EN)(NET935))
		)
		(_use(_ent . addr_decoder)
		)
	)
	(_inst U4 0 194(_comp CLOCKGEN)
		(_port
			((clk)(clk))
			((mem_clk)(NET641))
			((reset)(reset))
		)
		(_use(_ent . CLOCKGEN)
		)
	)
	(_inst U5 0 201(_comp data_latch)
		(_port
			((CLK)(CLK))
			((EN)(NET674))
			((RESET)(RESET))
			((LATCH_IN)(BUS703))
			((LATCH_OUT)(BUS719))
		)
		(_use(_ent . data_latch)
		)
	)
	(_inst U6 0 210(_comp Bin2BCD)
		(_port
			((d)(BUS719))
			((q)(BUS727))
		)
		(_use(_ent . Bin2BCD)
		)
	)
	(_inst U7 0 216(_comp split)
		(_port
			((d)(BUS727))
			((q1)(BUS739))
			((q2)(BUS747))
		)
		(_use(_ent . split)
		)
	)
	(_inst U8 0 223(_comp Decoder)
		(_port
			((d)(BUS739))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst U9 0 228(_comp Decoder)
		(_port
			((d)(BUS747))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 55(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 78(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 83(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 92(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 99(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 109(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 114(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 115(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLK -1 0 122(_arch(_uni))))
		(_sig(_int NET641 -1 0 123(_arch(_uni))))
		(_sig(_int NET671 -1 0 124(_arch(_uni))))
		(_sig(_int NET674 -1 0 125(_arch(_uni))))
		(_sig(_int NET935 -1 0 126(_arch(_uni))))
		(_sig(_int NET962 -1 0 127(_arch(_uni))))
		(_sig(_int RESET -1 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 129(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS700 14 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1324 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS703 15 0 130(_arch(_uni))))
		(_sig(_int BUS719 15 0 131(_arch(_uni))))
		(_sig(_int BUS727 15 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS739 16 0 133(_arch(_uni))))
		(_sig(_int BUS747 16 0 134(_arch(_uni))))
		(_sig(_int BUS820 15 0 135(_arch(_uni))))
		(_sig(_int BUS887 15 0 136(_arch(_uni))))
		(_sig(_int BUS891 15 0 137(_arch(_uni))))
		(_sig(_int BUS899 15 0 138(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 864           1670419181899 BEHAVIORAL
(_unit VHDL(acc 0 29(behavioral 0 36))
	(_version vef)
	(_time 1670419181900 2022.12.07 22:19:41)
	(_source(\../src/acc.vhd\))
	(_parameters tan)
	(_code d2d5d180d38585c4d2d3c18880d4d3d4d1d4d1d4d3)
	(_ent
		(_time 1668665159635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ACC_IN 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int ACC_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(1))(_read(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 775           1670419181917 BEHAVIORAL
(_unit VHDL(addr_mux 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670419181918 2022.12.07 22:19:41)
	(_source(\../src/addr_mux.vhd\))
	(_parameters tan)
	(_code e2e5e1b1e4b5b2f5e1e2a4b8e7e5e7e5eae4e3e4e6)
	(_ent
		(_time 1665639925009)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 30(_ent(_in))))
		(_port(_int B 0 0 31(_ent(_in))))
		(_port(_int SEL -1 0 32(_ent(_in))))
		(_port(_int MUX_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000044 55 1045          1670419181934 ALU
(_unit VHDL(alu 0 30(alu 0 36))
	(_version vef)
	(_time 1670419181935 2022.12.07 22:19:41)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code f2f5f1a2a3a4a3e4f0f4b1a9a6f4f3f4a1f5f7f4f3)
	(_ent
		(_time 1668666690376)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_port(_int B 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 1 0 33(_ent(_in))))
		(_port(_int ALU_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_subprogram
			(_int ADD 1 0 37(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU 2 -1)
)
I 000051 55 836           1670419181959 BEHAVIORAL
(_unit VHDL(bi_buf 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670419181960 2022.12.07 22:19:41)
	(_source(\../src/bi_buf.vhd\))
	(_parameters tan)
	(_code 11161016194513071211044b461713171814471713)
	(_ent
		(_time 1668664314784)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 918           1670419181974 BEHAVIORAL
(_unit VHDL(flag 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670419181975 2022.12.07 22:19:41)
	(_source(\../src/flag.vhd\))
	(_parameters tan)
	(_code 21262425737674372772377b232720272627272772)
	(_ent
		(_time 1668665179096)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ALU_OUT 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int FLAG -1 0 33(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(3))(_sens(1))(_read(0)(2)))))
		)
		(_subprogram
			(_int DETECT_ZERO 1 0 36(_arch(_func -1 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 768           1670419181991 BEHAVIORAL
(_unit VHDL(ir 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670419181992 2022.12.07 22:19:41)
	(_source(\../src/ir.vhd\))
	(_parameters tan)
	(_code 30373a3432676d273332296b633639373236393732)
	(_ent
		(_time 1668664367605)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int IR_IN 0 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int IR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 772           1670419182010 BEHAVIORAL
(_unit VHDL(mdr 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670419182011 2022.12.07 22:19:42)
	(_source(\../src/mdr.vhd\))
	(_parameters tan)
	(_code 40471742441616561542541b134614464447424614)
	(_ent
		(_time 1668664385654)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int MDR_IN 0 0 32(_ent(_in))))
		(_port(_int MDR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1237          1670419182027 BEHAVIORAL
(_unit VHDL(pc_logic 0 30(behavioral 0 38))
	(_version vef)
	(_time 1670419182028 2022.12.07 22:19:42)
	(_source(\../src/pc_logic.vhd\))
	(_parameters tan)
	(_code 4f494c4d1a1b4d591d1f0915194946494c484f494c)
	(_ent
		(_time 1665639925051)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int INC_PC -1 0 32(_ent(_in)(_event))))
		(_port(_int LD_PC -1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_IN 0 0 34(_ent(_in)(_event))))
		(_port(_int RESET -1 0 35(_ent(_in)(_event))))
		(_port(_int PC_OUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int pc_out_reg 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5))))
			(line__54(_arch 1 0 54(_assignment(_alias((pc_out)(pc_out_reg)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 50463234)
	)
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 822           1670419182055 BEHAVIORAL
(_unit VHDL(state 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670419182056 2022.12.07 22:19:42)
	(_source(\../src/state.vhd\))
	(_parameters tan)
	(_code 6f696f6e3d383a786a6c7a343d686b696e686b696a)
	(_ent
		(_time 1654150164443)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in)(_event))))
		(_port(_int RESET -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int STATE_IN 0 0 32(_ent(_in)(_event))))
		(_port(_int STATE_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1335          1670419182080 BEHAVIORAL
(_unit VHDL(control_logic 0 29(behavioral 0 45))
	(_version vef)
	(_time 1670419182081 2022.12.07 22:19:42)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 7e797e7f7d297f69287c6c2479782d7b28782d7828)
	(_ent
		(_time 1668663552467)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int PSTATE 1 0 31(_ent(_in))))
		(_port(_int ZERO -1 0 32(_ent(_in))))
		(_port(_int DOUT_EN -1 0 33(_ent(_out))))
		(_port(_int INC -1 0 34(_ent(_out))))
		(_port(_int LD_ACC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 36(_ent(_out))))
		(_port(_int LD_MDR -1 0 37(_ent(_out))))
		(_port(_int LD_PC -1 0 38(_ent(_out))))
		(_port(_int NSTATE 1 0 39(_ent(_out))))
		(_port(_int RD -1 0 40(_ent(_out))))
		(_port(_int SEL -1 0 41(_ent(_out))))
		(_port(_int WR -1 0 42(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000049 55 759           1670419182110 CLOCKGEN
(_unit VHDL(clockgen 0 30(clockgen 0 38))
	(_version vef)
	(_time 1670419182111 2022.12.07 22:19:42)
	(_source(\../src/CLOCKGEN.vhd\))
	(_parameters tan)
	(_code 9e999e9198c99c889ccddcc4c8989b98cb989d98cd)
	(_ent
		(_time 1663222731815)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_out))))
		(_port(_int mem_clk -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_sig(_int var_clk -1 0 39(_arch(_uni((i 2))))))
		(_prcs
			(resetting(_arch 0 0 41(_prcs(_trgt(2)))))
			(clocking(_arch 1 0 48(_prcs(_simple)(_trgt(3)(0)(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . CLOCKGEN 2 -1)
)
I 000053 55 911           1670419182128 addr_decoder
(_unit VHDL(addr_decoder 0 30(addr_decoder 0 41))
	(_version vef)
	(_time 1670419182129 2022.12.07 22:19:42)
	(_source(\../src/addr_decoder.vhd\))
	(_parameters tan)
	(_code adaaaffafdfafdbaaefeebf7f8aba8abaeabfbaba9)
	(_ent
		(_time 1669871090398)
	)
	(_object
		(_port(_int WRITE -1 0 32(_ent(_in))))
		(_port(_int WRITE_EN -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 34(_ent(_in))))
		(_port(_int READ -1 0 35(_ent(_in))))
		(_port(_int READ_EN -1 0 36(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(1)(4))(_sens(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(50529027 50463235)
		(50529027 33686019)
	)
	(_model . addr_decoder 1 -1)
)
I 000051 55 882           1670419182144 data_latch
(_unit VHDL(data_latch 0 30(data_latch 0 42))
	(_version vef)
	(_time 1670419182145 2022.12.07 22:19:42)
	(_source(\../src/data_latch.vhd\))
	(_parameters tan)
	(_code cccbcb999e9a9cdacc988a96cecacdcbc8cacfcac4)
	(_ent
		(_time 1668668216299)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int EN -1 0 33(_ent(_in))))
		(_port(_int RESET -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35(_array -1((_dto i 11 i 0)))))
		(_port(_int LATCH_IN 0 0 35(_ent(_in))))
		(_port(_int LATCH_OUT 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . data_latch 1 -1)
)
I 000044 55 852           1670419182160 beh
(_unit VHDL(bin2bcd 0 30(beh 0 37))
	(_version vef)
	(_time 1670419182161 2022.12.07 22:19:42)
	(_source(\../src/Bin2BCD.vhd\))
	(_parameters tan)
	(_code dcdbdd8e868bddcfdc8bce868edad8dadedad5da89)
	(_ent
		(_time 1668670771105)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . beh 1 -1)
)
I 000046 55 870           1670419182182 split
(_unit VHDL(split 0 28(split 0 36))
	(_version vef)
	(_time 1670419182183 2022.12.07 22:19:42)
	(_source(\../src/split.vhd\))
	(_parameters tan)
	(_code eceaecbebfbbebfae5bdf8b7beebeceabfeae5ebe8)
	(_ent
		(_time 1668669919008)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int q1 1 0 31(_ent(_out))))
		(_port(_int q2 1 0 32(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((q1)(d(d_7_4))))(_trgt(1))(_sens(0(d_7_4))))))
			(line__39(_arch 1 0 39(_assignment(_alias((q2)(d(d_3_0))))(_trgt(2))(_sens(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . split 2 -1)
)
I 000044 55 932           1670419182197 Beh
(_unit VHDL(decoder 0 28(beh 0 35))
	(_version vef)
	(_time 1670419182198 2022.12.07 22:19:42)
	(_source(\../src/Decoder.vhd\))
	(_parameters tan)
	(_code fbfcfcabacacacedacaeefa1affcf9fdfffdfefdf8)
	(_ent
		(_time 1668670025422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50528771 131586)
		(33686018 131586)
		(50528770 131586)
	)
	(_model . Beh 1 -1)
)
I 000052 55 8640          1670419182226 CISC_MEMORY
(_unit VHDL(cisc_memory 0 31(cisc_memory 0 42))
	(_version vef)
	(_time 1670419182227 2022.12.07 22:19:42)
	(_source(\../src/CISC_MEMORY.vhd\))
	(_parameters tan)
	(_code 1b1c1c1c404d4c0d181f4f185f414f1d4f1d4d1c191c12)
	(_ent
		(_time 1669871162613)
	)
	(_object
		(_port(_int MEM_CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int READ -1 0 34(_ent(_in))))
		(_port(_int WRITE -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37(_array -1((_dto i 11 i 0)))))
		(_port(_int MEM_DATA_IN 1 0 37(_ent(_in))))
		(_port(_int MEM_DATA_OUT 1 0 38(_ent(_out))))
		(_type(_int MEM_WORD 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int MEM_TABLE 0 45(_array 2((_dto i 255 i 0)))))
		(_sig(_int cells 3 0 46(_arch(_uni(((_string \"XXXXXXXXXXXX"\))((_string \"000000001000"\))((_string \"000000000001"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"000000000000"\))((_string \"011011111001"\))((_string \"010111111111"\))((_string \"011100000000"\))((_string \"000100000000"\))((_string \"010011111110"\))((_string \"001011111101"\))((_string \"011011111111"\))((_string \"010111111000"\)))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 306(_scalar (_to i 0 i 255))))
		(_var(_int address 4 0 306(_prcs 0)))
		(_prcs
			(line__305(_arch 0 0 305(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(std_logic_misc)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . CISC_MEMORY 1 -1)
)
I 000051 55 844           1670419182245 ext_bi_buf
(_unit VHDL(ext_bi_buf 0 29(ext_bi_buf 0 38))
	(_version vef)
	(_time 1670419182246 2022.12.07 22:19:42)
	(_source(\../src/ext_bi_buf.vhd\))
	(_parameters tan)
	(_code 2a2d2b2f737c7a3f7d7e3870722f7c2c282d2f2c2c)
	(_ent
		(_time 1669870641416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . ext_bi_buf 1 -1)
)
I 000047 55 768           1670419182263 IO_MUX
(_unit VHDL(io_mux 0 30(io_mux 0 39))
	(_version vef)
	(_time 1670419182264 2022.12.07 22:19:42)
	(_source(\../src/IO_MUX.vhd\))
	(_parameters tan)
	(_code 3a3d373f3d6e382c6f6c2f61633c333c6c3f6c3c6e)
	(_ent
		(_time 1669870802005)
	)
	(_object
		(_port(_int RD_SEL -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 33(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int B 0 0 34(_ent(_in))))
		(_port(_int MUX_OUT 0 0 35(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . IO_MUX 1 -1)
)
I 000044 55 711           1670419182286 key
(_unit VHDL(key 0 30(key 0 36))
	(_version vef)
	(_time 1670419182287 2022.12.07 22:19:42)
	(_source(\../src/key.vhd\))
	(_parameters tan)
	(_code 595e0f5a550f044f0a5b4c02015f0b5f5c5e505f0b)
	(_ent
		(_time 1669870900235)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int KEY_OUT 0 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33751554)
		(33686018 33686018 50463234)
	)
	(_model . key 1 -1)
)
I 000046 55 8539          1670419182313 micro
(_unit VHDL(micro 0 27(micro 0 38))
	(_version vef)
	(_time 1670419182314 2022.12.07 22:19:42)
	(_source(\../compile/micro.vhd\))
	(_parameters tan)
	(_code 696e3969693e3e7e3d3e2f336c6f606f6a6e6b6f3f)
	(_ent
		(_time 1668665283928)
	)
	(_comp
		(ACC
			(_object
				(_port(_int ACC_IN 2 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int LD -1 0 46(_ent (_in))))
				(_port(_int RESET -1 0 47(_ent (_in))))
				(_port(_int ACC_OUT 2 0 48(_ent (_out))))
			)
		)
		(FLAG
			(_object
				(_port(_int ALU_OUT 9 0 94(_ent (_in))))
				(_port(_int CLK -1 0 95(_ent (_in))))
				(_port(_int LD -1 0 96(_ent (_in))))
				(_port(_int FLAG -1 0 97(_ent (_out))))
			)
		)
		(IR
			(_object
				(_port(_int CLK -1 0 102(_ent (_in))))
				(_port(_int IR_IN 10 0 103(_ent (_in))))
				(_port(_int LD -1 0 104(_ent (_in))))
				(_port(_int IR_OUT 10 0 105(_ent (_out))))
			)
		)
		(ADDR_MUX
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int SEL -1 0 55(_ent (_in))))
				(_port(_int MUX_OUT 3 0 56(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int A 4 0 61(_ent (_in))))
				(_port(_int B 4 0 62(_ent (_in))))
				(_port(_int OP 5 0 63(_ent (_in))))
				(_port(_int ALU_OUT 4 0 64(_ent (_out))))
			)
		)
		(MDR
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int LD -1 0 111(_ent (_in))))
				(_port(_int MDR_IN 11 0 112(_ent (_in))))
				(_port(_int MDR_OUT 11 0 113(_ent (_out))))
			)
		)
		(BI_BUF
			(_object
				(_port(_int BUF_IN 6 0 69(_ent (_in))))
				(_port(_int EN -1 0 70(_ent (_in))))
				(_port(_int BID_BUS 6 0 71(_ent (_inout))))
				(_port(_int BUF_OUT 6 0 72(_ent (_out))))
			)
		)
		(PC_LOGIC
			(_object
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int INC_PC -1 0 119(_ent (_in))))
				(_port(_int LD_PC -1 0 120(_ent (_in))))
				(_port(_int PC_IN 12 0 121(_ent (_in))))
				(_port(_int RESET -1 0 122(_ent (_in))))
				(_port(_int PC_OUT 12 0 123(_ent (_out))))
			)
		)
		(CONTROL_LOGIC
			(_object
				(_port(_int OP 7 0 77(_ent (_in))))
				(_port(_int PSTATE 8 0 78(_ent (_in))))
				(_port(_int ZERO -1 0 79(_ent (_in))))
				(_port(_int DOUT_EN -1 0 80(_ent (_out))))
				(_port(_int INC -1 0 81(_ent (_out))))
				(_port(_int LD_ACC -1 0 82(_ent (_out))))
				(_port(_int LD_IR -1 0 83(_ent (_out))))
				(_port(_int LD_MDR -1 0 84(_ent (_out))))
				(_port(_int LD_PC -1 0 85(_ent (_out))))
				(_port(_int NSTATE 8 0 86(_ent (_out))))
				(_port(_int RD -1 0 87(_ent (_out))))
				(_port(_int SEL -1 0 88(_ent (_out))))
				(_port(_int WR -1 0 89(_ent (_out))))
			)
		)
		(STATE
			(_object
				(_port(_int CLK -1 0 128(_ent (_in))))
				(_port(_int RESET -1 0 129(_ent (_in))))
				(_port(_int STATE_IN 13 0 130(_ent (_in))))
				(_port(_int STATE_OUT 13 0 131(_ent (_out))))
			)
		)
	)
	(_inst U1 0 158(_comp ACC)
		(_port
			((ACC_IN)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((RESET)(RESET))
			((ACC_OUT)(BUS1199))
		)
		(_use(_ent . ACC)
		)
	)
	(_inst U10 0 167(_comp FLAG)
		(_port
			((ALU_OUT)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((FLAG)(NET757))
		)
		(_use(_ent . FLAG)
		)
	)
	(_inst U11 0 175(_comp IR)
		(_port
			((CLK)(CLK))
			((IR_IN)(BUS899))
			((LD)(NET695))
			((IR_OUT)(data))
		)
		(_use(_ent . IR)
		)
	)
	(_inst U2 0 183(_comp ADDR_MUX)
		(_port
			((A)(BUS843))
			((B(7))(data(7)))
			((B(6))(data(6)))
			((B(5))(data(5)))
			((B(4))(data(4)))
			((B(3))(data(3)))
			((B(2))(data(2)))
			((B(1))(data(1)))
			((B(0))(data(0)))
			((SEL)(NET747))
			((MUX_OUT)(mem_addr))
		)
		(_use(_ent . ADDR_MUX)
			(_port
				((A)(A))
				((B)(B))
				((SEL)(SEL))
				((MUX_OUT)(MUX_OUT))
			)
		)
	)
	(_inst U4 0 198(_comp ALU)
		(_port
			((A)(BUS1199))
			((B)(BUS865))
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((ALU_OUT)(BUS781))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((OP)(OP))
				((ALU_OUT)(ALU_OUT))
			)
		)
	)
	(_inst U5 0 209(_comp MDR)
		(_port
			((CLK)(CLK))
			((LD)(NET683))
			((MDR_IN)(BUS899))
			((MDR_OUT)(BUS865))
		)
		(_use(_ent . MDR)
		)
	)
	(_inst U6 0 217(_comp BI_BUF)
		(_port
			((BUF_IN)(BUS1199))
			((EN)(NET707))
			((BID_BUS)(mem_data))
			((BUF_OUT)(BUS899))
		)
		(_use(_ent . BI_BUF)
		)
	)
	(_inst U7 0 225(_comp PC_LOGIC)
		(_port
			((CLK)(CLK))
			((INC_PC)(NET715))
			((LD_PC)(NET723))
			((PC_IN(7))(data(7)))
			((PC_IN(6))(data(6)))
			((PC_IN(5))(data(5)))
			((PC_IN(4))(data(4)))
			((PC_IN(3))(data(3)))
			((PC_IN(2))(data(2)))
			((PC_IN(1))(data(1)))
			((PC_IN(0))(data(0)))
			((RESET)(RESET))
			((PC_OUT)(BUS843))
		)
		(_use(_ent . PC_LOGIC)
			(_port
				((CLK)(CLK))
				((INC_PC)(INC_PC))
				((LD_PC)(LD_PC))
				((PC_IN)(PC_IN))
				((RESET)(RESET))
				((PC_OUT)(PC_OUT))
			)
		)
	)
	(_inst U8 0 242(_comp CONTROL_LOGIC)
		(_port
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((PSTATE)(BUS796))
			((ZERO)(NET757))
			((DOUT_EN)(NET707))
			((INC)(NET715))
			((LD_ACC)(NET665))
			((LD_IR)(NET695))
			((LD_MDR)(NET683))
			((LD_PC)(NET723))
			((NSTATE)(BUS784))
			((RD)(read))
			((SEL)(NET747))
			((WR)(write))
		)
		(_use(_ent . CONTROL_LOGIC)
			(_port
				((OP)(OP))
				((PSTATE)(PSTATE))
				((ZERO)(ZERO))
				((DOUT_EN)(DOUT_EN))
				((INC)(INC))
				((LD_ACC)(LD_ACC))
				((LD_IR)(LD_IR))
				((LD_MDR)(LD_MDR))
				((LD_PC)(LD_PC))
				((NSTATE)(NSTATE))
				((RD)(RD))
				((SEL)(SEL))
				((WR)(WR))
			)
		)
	)
	(_inst U9 0 262(_comp STATE)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((STATE_IN)(BUS784))
			((STATE_OUT)(BUS796))
		)
		(_use(_ent . STATE)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RESET -1 0 30(_ent(_in))))
		(_port(_int read -1 0 31(_ent(_out))))
		(_port(_int write -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int mem_addr 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34(_array -1((_dto i 11 i 0)))))
		(_port(_int mem_data 1 0 34(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 61(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 69(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 94(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 103(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 112(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 121(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int NET665 -1 0 137(_arch(_uni))))
		(_sig(_int NET683 -1 0 138(_arch(_uni))))
		(_sig(_int NET695 -1 0 139(_arch(_uni))))
		(_sig(_int NET707 -1 0 140(_arch(_uni))))
		(_sig(_int NET715 -1 0 141(_arch(_uni))))
		(_sig(_int NET723 -1 0 142(_arch(_uni))))
		(_sig(_int NET747 -1 0 143(_arch(_uni))))
		(_sig(_int NET757 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 145(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS1199 14 0 145(_arch(_uni))))
		(_sig(_int BUS781 14 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS784 15 0 147(_arch(_uni))))
		(_sig(_int BUS796 15 0 148(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 149(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS843 16 0 149(_arch(_uni))))
		(_sig(_int BUS865 14 0 150(_arch(_uni))))
		(_sig(_int BUS899 14 0 151(_arch(_uni))))
		(_sig(_int data 14 0 152(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000052 55 6920          1670419182321 \7_Seg_Top\
(_unit VHDL(\7_Seg_Top\ 0 27(\7_Seg_Top\ 0 30))
	(_version vef)
	(_time 1670419182322 2022.12.07 22:19:42)
	(_source(\../compile/7_Seg_Top.vhd\))
	(_parameters tan)
	(_code 787c2f7c772c7a6d2f7b6d222e7d2e7d7c7e2e7f78)
	(_ent
		(_time 1668670337119)
	)
	(_comp
		(micro
			(_object
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RESET -1 0 105(_ent (_in))))
				(_port(_int read -1 0 106(_ent (_out))))
				(_port(_int write -1 0 107(_ent (_out))))
				(_port(_int mem_addr 10 0 108(_ent (_out))))
				(_port(_int mem_data 11 0 109(_ent (_inout))))
			)
		)
		(IO_MUX
			(_object
				(_port(_int RD_SEL -1 0 91(_ent (_in))))
				(_port(_int A 8 0 92(_ent (_in))))
				(_port(_int B 8 0 93(_ent (_in))))
				(_port(_int MUX_OUT 8 0 94(_ent (_out))))
			)
		)
		(key
			(_object
				(_port(_int KEY_OUT 9 0 99(_ent (_out))))
			)
		)
		(ext_bi_buf
			(_object
				(_port(_int BUF_IN 7 0 83(_ent (_in))))
				(_port(_int EN -1 0 84(_ent (_in))))
				(_port(_int BID_BUS 7 0 85(_ent (_inout))))
				(_port(_int BUF_OUT 7 0 86(_ent (_out))))
			)
		)
		(CISC_MEMORY
			(_object
				(_port(_int MEM_CLK -1 0 51(_ent (_in))))
				(_port(_int READ -1 0 52(_ent (_in))))
				(_port(_int WRITE -1 0 53(_ent (_in))))
				(_port(_int MEM_ADDR 2 0 54(_ent (_in))))
				(_port(_int MEM_DATA_IN 3 0 55(_ent (_in))))
				(_port(_int MEM_DATA_OUT 3 0 56(_ent (_out))))
			)
		)
		(addr_decoder
			(_object
				(_port(_int WRITE -1 0 36(_ent (_in))))
				(_port(_int WRITE_EN -1 0 37(_ent (_out))))
				(_port(_int MEM_ADDR 0 0 38(_ent (_in))))
				(_port(_int READ -1 0 39(_ent (_in))))
				(_port(_int READ_EN -1 0 40(_ent (_out))))
			)
		)
		(CLOCKGEN
			(_object
				(_port(_int clk -1 0 61(_ent (_out))))
				(_port(_int mem_clk -1 0 62(_ent (_out))))
				(_port(_int reset -1 0 63(_ent (_out))))
			)
		)
		(data_latch
			(_object
				(_port(_int CLK -1 0 68(_ent (_in))))
				(_port(_int EN -1 0 69(_ent (_in))))
				(_port(_int RESET -1 0 70(_ent (_in))))
				(_port(_int LATCH_IN 4 0 71(_ent (_in))))
				(_port(_int LATCH_OUT 4 0 72(_ent (_out))))
			)
		)
		(Bin2BCD
			(_object
				(_port(_int d 1 0 45(_ent (_in))))
				(_port(_int q 1 0 46(_ent (_out))))
			)
		)
		(split
			(_object
				(_port(_int d 12 0 114(_ent (_in))))
				(_port(_int q1 13 0 115(_ent (_out))))
				(_port(_int q2 13 0 116(_ent (_out))))
			)
		)
		(Decoder
			(_object
				(_port(_int d 5 0 77(_ent (_in))))
				(_port(_int q 6 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 144(_comp micro)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((read)(NET962))
			((write)(NET671))
			((mem_addr)(BUS700))
			((mem_data)(BUS703))
		)
		(_use(_ent . micro)
		)
	)
	(_inst U10 0 154(_comp IO_MUX)
		(_port
			((RD_SEL)(NET935))
			((A)(BUS891))
			((B)(BUS899))
			((MUX_OUT)(BUS887))
		)
		(_use(_ent . IO_MUX)
		)
	)
	(_inst U11 0 162(_comp key)
		(_port
			((KEY_OUT)(BUS899))
		)
		(_use(_ent . key)
		)
	)
	(_inst U12 0 167(_comp ext_bi_buf)
		(_port
			((BUF_IN)(BUS887))
			((EN)(NET962))
			((BID_BUS)(BUS703))
			((BUF_OUT)(BUS820))
		)
		(_use(_ent . ext_bi_buf)
		)
	)
	(_inst U2 0 175(_comp CISC_MEMORY)
		(_port
			((MEM_CLK)(NET641))
			((READ)(NET962))
			((WRITE)(NET671))
			((MEM_ADDR)(BUS700))
			((MEM_DATA_IN)(BUS820))
			((MEM_DATA_OUT)(BUS891))
		)
		(_use(_ent . CISC_MEMORY)
		)
	)
	(_inst U3 0 185(_comp addr_decoder)
		(_port
			((WRITE)(NET671))
			((WRITE_EN)(NET674))
			((MEM_ADDR)(BUS700))
			((READ)(NET962))
			((READ_EN)(NET935))
		)
		(_use(_ent . addr_decoder)
		)
	)
	(_inst U4 0 194(_comp CLOCKGEN)
		(_port
			((clk)(clk))
			((mem_clk)(NET641))
			((reset)(reset))
		)
		(_use(_ent . CLOCKGEN)
		)
	)
	(_inst U5 0 201(_comp data_latch)
		(_port
			((CLK)(CLK))
			((EN)(NET674))
			((RESET)(RESET))
			((LATCH_IN)(BUS703))
			((LATCH_OUT)(BUS719))
		)
		(_use(_ent . data_latch)
		)
	)
	(_inst U6 0 210(_comp Bin2BCD)
		(_port
			((d)(BUS719))
			((q)(BUS727))
		)
		(_use(_ent . Bin2BCD)
		)
	)
	(_inst U7 0 216(_comp split)
		(_port
			((d)(BUS727))
			((q1)(BUS739))
			((q2)(BUS747))
		)
		(_use(_ent . split)
		)
	)
	(_inst U8 0 223(_comp Decoder)
		(_port
			((d)(BUS739))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst U9 0 228(_comp Decoder)
		(_port
			((d)(BUS747))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 55(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 78(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 83(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 92(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 99(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 109(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 114(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 115(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLK -1 0 122(_arch(_uni))))
		(_sig(_int NET641 -1 0 123(_arch(_uni))))
		(_sig(_int NET671 -1 0 124(_arch(_uni))))
		(_sig(_int NET674 -1 0 125(_arch(_uni))))
		(_sig(_int NET935 -1 0 126(_arch(_uni))))
		(_sig(_int NET962 -1 0 127(_arch(_uni))))
		(_sig(_int RESET -1 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 129(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS700 14 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1324 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS703 15 0 130(_arch(_uni))))
		(_sig(_int BUS719 15 0 131(_arch(_uni))))
		(_sig(_int BUS727 15 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS739 16 0 133(_arch(_uni))))
		(_sig(_int BUS747 16 0 134(_arch(_uni))))
		(_sig(_int BUS820 15 0 135(_arch(_uni))))
		(_sig(_int BUS887 15 0 136(_arch(_uni))))
		(_sig(_int BUS891 15 0 137(_arch(_uni))))
		(_sig(_int BUS899 15 0 138(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 864           1670419211321 BEHAVIORAL
(_unit VHDL(acc 0 29(behavioral 0 36))
	(_version vef)
	(_time 1670419211322 2022.12.07 22:20:11)
	(_source(\../src/acc.vhd\))
	(_parameters tan)
	(_code c0cec495c39797d6c0c1d39a92c6c1c6c3c6c3c6c1)
	(_ent
		(_time 1668665159635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ACC_IN 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int ACC_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(1))(_read(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 775           1670419211340 BEHAVIORAL
(_unit VHDL(addr_mux 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670419211341 2022.12.07 22:20:11)
	(_source(\../src/addr_mux.vhd\))
	(_parameters tan)
	(_code d0ded482d48780c7d3d0968ad5d7d5d7d8d6d1d6d4)
	(_ent
		(_time 1665639925009)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 30(_ent(_in))))
		(_port(_int B 0 0 31(_ent(_in))))
		(_port(_int SEL -1 0 32(_ent(_in))))
		(_port(_int MUX_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000044 55 1045          1670419211358 ALU
(_unit VHDL(alu 0 30(alu 0 36))
	(_version vef)
	(_time 1670419211359 2022.12.07 22:20:11)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code e0eee4b3b3b6b1f6e2e6a3bbb4e6e1e6b3e7e5e6e1)
	(_ent
		(_time 1668666690376)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_port(_int B 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 1 0 33(_ent(_in))))
		(_port(_int ALU_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_subprogram
			(_int ADD 1 0 37(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU 2 -1)
)
I 000051 55 836           1670419211383 BEHAVIORAL
(_unit VHDL(bi_buf 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670419211384 2022.12.07 22:20:11)
	(_source(\../src/bi_buf.vhd\))
	(_parameters tan)
	(_code fff1f8afa0abfde9fcffeaa5a8f9fdf9f6faa9f9fd)
	(_ent
		(_time 1668664314784)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 918           1670419211398 BEHAVIORAL
(_unit VHDL(flag 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670419211399 2022.12.07 22:20:11)
	(_source(\../src/flag.vhd\))
	(_parameters tan)
	(_code 0e000e0808595b18085d18540c080f08090808085d)
	(_ent
		(_time 1668665179096)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ALU_OUT 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int FLAG -1 0 33(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(3))(_sens(1))(_read(0)(2)))))
		)
		(_subprogram
			(_int DETECT_ZERO 1 0 36(_arch(_func -1 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 768           1670419211415 BEHAVIORAL
(_unit VHDL(ir 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670419211416 2022.12.07 22:20:11)
	(_source(\../src/ir.vhd\))
	(_parameters tan)
	(_code 1e101118494943091d1c07454d1817191c1817191c)
	(_ent
		(_time 1668664367605)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int IR_IN 0 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int IR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 772           1670419211435 BEHAVIORAL
(_unit VHDL(mdr 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670419211436 2022.12.07 22:20:11)
	(_source(\../src/mdr.vhd\))
	(_parameters tan)
	(_code 2e207c2a7f7878387b2c3a757d287a282a292c287a)
	(_ent
		(_time 1668664385654)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int MDR_IN 0 0 32(_ent(_in))))
		(_port(_int MDR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1237          1670419211458 BEHAVIORAL
(_unit VHDL(pc_logic 0 30(behavioral 0 38))
	(_version vef)
	(_time 1670419211459 2022.12.07 22:20:11)
	(_source(\../src/pc_logic.vhd\))
	(_parameters tan)
	(_code 4d424b4f1a194f5b1f1d0b171b4b444b4e4a4d4b4e)
	(_ent
		(_time 1665639925051)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int INC_PC -1 0 32(_ent(_in)(_event))))
		(_port(_int LD_PC -1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_IN 0 0 34(_ent(_in)(_event))))
		(_port(_int RESET -1 0 35(_ent(_in)(_event))))
		(_port(_int PC_OUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int pc_out_reg 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5))))
			(line__54(_arch 1 0 54(_assignment(_alias((pc_out)(pc_out_reg)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 50463234)
	)
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 822           1670419211477 BEHAVIORAL
(_unit VHDL(state 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670419211478 2022.12.07 22:20:11)
	(_source(\../src/state.vhd\))
	(_parameters tan)
	(_code 5d52585f0d0a084a585e48060f5a595b5c5a595b58)
	(_ent
		(_time 1654150164443)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in)(_event))))
		(_port(_int RESET -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int STATE_IN 0 0 32(_ent(_in)(_event))))
		(_port(_int STATE_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1335          1670419211498 BEHAVIORAL
(_unit VHDL(control_logic 0 29(behavioral 0 45))
	(_version vef)
	(_time 1670419211499 2022.12.07 22:20:11)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 6c62696c693b6d7b3a6e7e366b6a3f693a6a3f6a3a)
	(_ent
		(_time 1668663552467)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int PSTATE 1 0 31(_ent(_in))))
		(_port(_int ZERO -1 0 32(_ent(_in))))
		(_port(_int DOUT_EN -1 0 33(_ent(_out))))
		(_port(_int INC -1 0 34(_ent(_out))))
		(_port(_int LD_ACC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 36(_ent(_out))))
		(_port(_int LD_MDR -1 0 37(_ent(_out))))
		(_port(_int LD_PC -1 0 38(_ent(_out))))
		(_port(_int NSTATE 1 0 39(_ent(_out))))
		(_port(_int RD -1 0 40(_ent(_out))))
		(_port(_int SEL -1 0 41(_ent(_out))))
		(_port(_int WR -1 0 42(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000049 55 759           1670419211529 CLOCKGEN
(_unit VHDL(clockgen 0 30(clockgen 0 38))
	(_version vef)
	(_time 1670419211530 2022.12.07 22:20:11)
	(_source(\../src/CLOCKGEN.vhd\))
	(_parameters tan)
	(_code 8b858e858adc899d89d8c9d1dd8d8e8dde8d888dd8)
	(_ent
		(_time 1663222731815)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_out))))
		(_port(_int mem_clk -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_sig(_int var_clk -1 0 39(_arch(_uni((i 2))))))
		(_prcs
			(resetting(_arch 0 0 41(_prcs(_trgt(2)))))
			(clocking(_arch 1 0 48(_prcs(_simple)(_trgt(3)(0)(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . CLOCKGEN 2 -1)
)
I 000053 55 911           1670419211547 addr_decoder
(_unit VHDL(addr_decoder 0 30(addr_decoder 0 41))
	(_version vef)
	(_time 1670419211548 2022.12.07 22:20:11)
	(_source(\../src/addr_decoder.vhd\))
	(_parameters tan)
	(_code 9b959c94cdcccb8c98c8ddc1ce9d9e9d989dcd9d9f)
	(_ent
		(_time 1669871090398)
	)
	(_object
		(_port(_int WRITE -1 0 32(_ent(_in))))
		(_port(_int WRITE_EN -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 34(_ent(_in))))
		(_port(_int READ -1 0 35(_ent(_in))))
		(_port(_int READ_EN -1 0 36(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(1)(4))(_sens(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(50529027 50463235)
		(50529027 33686019)
	)
	(_model . addr_decoder 1 -1)
)
I 000051 55 882           1670419211564 data_latch
(_unit VHDL(data_latch 0 30(data_latch 0 42))
	(_version vef)
	(_time 1670419211565 2022.12.07 22:20:11)
	(_source(\../src/data_latch.vhd\))
	(_parameters tan)
	(_code aba5a9fcf8fdfbbdabffedf1a9adaaacafada8ada3)
	(_ent
		(_time 1668668216299)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int EN -1 0 33(_ent(_in))))
		(_port(_int RESET -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35(_array -1((_dto i 11 i 0)))))
		(_port(_int LATCH_IN 0 0 35(_ent(_in))))
		(_port(_int LATCH_OUT 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . data_latch 1 -1)
)
I 000044 55 852           1670419211580 beh
(_unit VHDL(bin2bcd 0 30(beh 0 37))
	(_version vef)
	(_time 1670419211581 2022.12.07 22:20:11)
	(_source(\../src/Bin2BCD.vhd\))
	(_parameters tan)
	(_code bab4beeee2edbba9baeda8e0e8bcbebcb8bcb3bcef)
	(_ent
		(_time 1668670771105)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . beh 1 -1)
)
I 000046 55 870           1670419211601 split
(_unit VHDL(split 0 28(split 0 36))
	(_version vef)
	(_time 1670419211602 2022.12.07 22:20:11)
	(_source(\../src/split.vhd\))
	(_parameters tan)
	(_code dad5df898b8dddccd38bce8188dddadc89dcd3ddde)
	(_ent
		(_time 1668669919008)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int q1 1 0 31(_ent(_out))))
		(_port(_int q2 1 0 32(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((q1)(d(d_7_4))))(_trgt(1))(_sens(0(d_7_4))))))
			(line__39(_arch 1 0 39(_assignment(_alias((q2)(d(d_3_0))))(_trgt(2))(_sens(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . split 2 -1)
)
I 000044 55 932           1670419211616 Beh
(_unit VHDL(decoder 0 28(beh 0 35))
	(_version vef)
	(_time 1670419211617 2022.12.07 22:20:11)
	(_source(\../src/Decoder.vhd\))
	(_parameters tan)
	(_code e9e7ebbae5bebeffbebcfdb3bdeeebefedefecefea)
	(_ent
		(_time 1668670025422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50528771 131586)
		(33686018 131586)
		(50528770 131586)
	)
	(_model . Beh 1 -1)
)
I 000052 55 8640          1670419211644 CISC_MEMORY
(_unit VHDL(cisc_memory 0 31(cisc_memory 0 42))
	(_version vef)
	(_time 1670419211645 2022.12.07 22:20:11)
	(_source(\../src/CISC_MEMORY.vhd\))
	(_parameters tan)
	(_code 08060c0e095e5f1e0b0c5c0b4c525c0e5c0e5e0f0a0f01)
	(_ent
		(_time 1669871162613)
	)
	(_object
		(_port(_int MEM_CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int READ -1 0 34(_ent(_in))))
		(_port(_int WRITE -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37(_array -1((_dto i 11 i 0)))))
		(_port(_int MEM_DATA_IN 1 0 37(_ent(_in))))
		(_port(_int MEM_DATA_OUT 1 0 38(_ent(_out))))
		(_type(_int MEM_WORD 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int MEM_TABLE 0 45(_array 2((_dto i 255 i 0)))))
		(_sig(_int cells 3 0 46(_arch(_uni(((_string \"XXXXXXXXXXXX"\))((_string \"000000001000"\))((_string \"000000000001"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"000000000000"\))((_string \"011011111001"\))((_string \"010111111111"\))((_string \"011100000000"\))((_string \"000100000000"\))((_string \"010011111110"\))((_string \"001011111101"\))((_string \"011011111111"\))((_string \"010111111000"\)))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 306(_scalar (_to i 0 i 255))))
		(_var(_int address 4 0 306(_prcs 0)))
		(_prcs
			(line__305(_arch 0 0 305(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(std_logic_misc)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . CISC_MEMORY 1 -1)
)
I 000051 55 844           1670419211671 ext_bi_buf
(_unit VHDL(ext_bi_buf 0 29(ext_bi_buf 0 38))
	(_version vef)
	(_time 1670419211672 2022.12.07 22:20:11)
	(_source(\../src/ext_bi_buf.vhd\))
	(_parameters tan)
	(_code 18161a1e184e480d4f4c0a42401d4e1e1a1f1d1e1e)
	(_ent
		(_time 1669870641416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . ext_bi_buf 1 -1)
)
I 000047 55 768           1670419211689 IO_MUX
(_unit VHDL(io_mux 0 30(io_mux 0 39))
	(_version vef)
	(_time 1670419211690 2022.12.07 22:20:11)
	(_source(\../src/IO_MUX.vhd\))
	(_parameters tan)
	(_code 2826262c767c2a3e7d7e3d73712e212e7e2d7e2e7c)
	(_ent
		(_time 1669870802005)
	)
	(_object
		(_port(_int RD_SEL -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 33(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int B 0 0 34(_ent(_in))))
		(_port(_int MUX_OUT 0 0 35(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . IO_MUX 1 -1)
)
I 000044 55 711           1670419211710 key
(_unit VHDL(key 0 30(key 0 36))
	(_version vef)
	(_time 1670419211711 2022.12.07 22:20:11)
	(_source(\../src/key.vhd\))
	(_parameters tan)
	(_code 4749124545111a511445521c1f41154142404e4115)
	(_ent
		(_time 1669870900235)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int KEY_OUT 0 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33751554)
		(33686018 33686018 50463234)
	)
	(_model . key 1 -1)
)
I 000046 55 8539          1670419211734 micro
(_unit VHDL(micro 0 27(micro 0 38))
	(_version vef)
	(_time 1670419211735 2022.12.07 22:20:11)
	(_source(\../compile/micro.vhd\))
	(_parameters tan)
	(_code 57590454590000400300110d52515e515450555101)
	(_ent
		(_time 1668665283928)
	)
	(_comp
		(ACC
			(_object
				(_port(_int ACC_IN 2 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int LD -1 0 46(_ent (_in))))
				(_port(_int RESET -1 0 47(_ent (_in))))
				(_port(_int ACC_OUT 2 0 48(_ent (_out))))
			)
		)
		(FLAG
			(_object
				(_port(_int ALU_OUT 9 0 94(_ent (_in))))
				(_port(_int CLK -1 0 95(_ent (_in))))
				(_port(_int LD -1 0 96(_ent (_in))))
				(_port(_int FLAG -1 0 97(_ent (_out))))
			)
		)
		(IR
			(_object
				(_port(_int CLK -1 0 102(_ent (_in))))
				(_port(_int IR_IN 10 0 103(_ent (_in))))
				(_port(_int LD -1 0 104(_ent (_in))))
				(_port(_int IR_OUT 10 0 105(_ent (_out))))
			)
		)
		(ADDR_MUX
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int SEL -1 0 55(_ent (_in))))
				(_port(_int MUX_OUT 3 0 56(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int A 4 0 61(_ent (_in))))
				(_port(_int B 4 0 62(_ent (_in))))
				(_port(_int OP 5 0 63(_ent (_in))))
				(_port(_int ALU_OUT 4 0 64(_ent (_out))))
			)
		)
		(MDR
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int LD -1 0 111(_ent (_in))))
				(_port(_int MDR_IN 11 0 112(_ent (_in))))
				(_port(_int MDR_OUT 11 0 113(_ent (_out))))
			)
		)
		(BI_BUF
			(_object
				(_port(_int BUF_IN 6 0 69(_ent (_in))))
				(_port(_int EN -1 0 70(_ent (_in))))
				(_port(_int BID_BUS 6 0 71(_ent (_inout))))
				(_port(_int BUF_OUT 6 0 72(_ent (_out))))
			)
		)
		(PC_LOGIC
			(_object
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int INC_PC -1 0 119(_ent (_in))))
				(_port(_int LD_PC -1 0 120(_ent (_in))))
				(_port(_int PC_IN 12 0 121(_ent (_in))))
				(_port(_int RESET -1 0 122(_ent (_in))))
				(_port(_int PC_OUT 12 0 123(_ent (_out))))
			)
		)
		(CONTROL_LOGIC
			(_object
				(_port(_int OP 7 0 77(_ent (_in))))
				(_port(_int PSTATE 8 0 78(_ent (_in))))
				(_port(_int ZERO -1 0 79(_ent (_in))))
				(_port(_int DOUT_EN -1 0 80(_ent (_out))))
				(_port(_int INC -1 0 81(_ent (_out))))
				(_port(_int LD_ACC -1 0 82(_ent (_out))))
				(_port(_int LD_IR -1 0 83(_ent (_out))))
				(_port(_int LD_MDR -1 0 84(_ent (_out))))
				(_port(_int LD_PC -1 0 85(_ent (_out))))
				(_port(_int NSTATE 8 0 86(_ent (_out))))
				(_port(_int RD -1 0 87(_ent (_out))))
				(_port(_int SEL -1 0 88(_ent (_out))))
				(_port(_int WR -1 0 89(_ent (_out))))
			)
		)
		(STATE
			(_object
				(_port(_int CLK -1 0 128(_ent (_in))))
				(_port(_int RESET -1 0 129(_ent (_in))))
				(_port(_int STATE_IN 13 0 130(_ent (_in))))
				(_port(_int STATE_OUT 13 0 131(_ent (_out))))
			)
		)
	)
	(_inst U1 0 158(_comp ACC)
		(_port
			((ACC_IN)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((RESET)(RESET))
			((ACC_OUT)(BUS1199))
		)
		(_use(_ent . ACC)
		)
	)
	(_inst U10 0 167(_comp FLAG)
		(_port
			((ALU_OUT)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((FLAG)(NET757))
		)
		(_use(_ent . FLAG)
		)
	)
	(_inst U11 0 175(_comp IR)
		(_port
			((CLK)(CLK))
			((IR_IN)(BUS899))
			((LD)(NET695))
			((IR_OUT)(data))
		)
		(_use(_ent . IR)
		)
	)
	(_inst U2 0 183(_comp ADDR_MUX)
		(_port
			((A)(BUS843))
			((B(7))(data(7)))
			((B(6))(data(6)))
			((B(5))(data(5)))
			((B(4))(data(4)))
			((B(3))(data(3)))
			((B(2))(data(2)))
			((B(1))(data(1)))
			((B(0))(data(0)))
			((SEL)(NET747))
			((MUX_OUT)(mem_addr))
		)
		(_use(_ent . ADDR_MUX)
			(_port
				((A)(A))
				((B)(B))
				((SEL)(SEL))
				((MUX_OUT)(MUX_OUT))
			)
		)
	)
	(_inst U4 0 198(_comp ALU)
		(_port
			((A)(BUS1199))
			((B)(BUS865))
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((ALU_OUT)(BUS781))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((OP)(OP))
				((ALU_OUT)(ALU_OUT))
			)
		)
	)
	(_inst U5 0 209(_comp MDR)
		(_port
			((CLK)(CLK))
			((LD)(NET683))
			((MDR_IN)(BUS899))
			((MDR_OUT)(BUS865))
		)
		(_use(_ent . MDR)
		)
	)
	(_inst U6 0 217(_comp BI_BUF)
		(_port
			((BUF_IN)(BUS1199))
			((EN)(NET707))
			((BID_BUS)(mem_data))
			((BUF_OUT)(BUS899))
		)
		(_use(_ent . BI_BUF)
		)
	)
	(_inst U7 0 225(_comp PC_LOGIC)
		(_port
			((CLK)(CLK))
			((INC_PC)(NET715))
			((LD_PC)(NET723))
			((PC_IN(7))(data(7)))
			((PC_IN(6))(data(6)))
			((PC_IN(5))(data(5)))
			((PC_IN(4))(data(4)))
			((PC_IN(3))(data(3)))
			((PC_IN(2))(data(2)))
			((PC_IN(1))(data(1)))
			((PC_IN(0))(data(0)))
			((RESET)(RESET))
			((PC_OUT)(BUS843))
		)
		(_use(_ent . PC_LOGIC)
			(_port
				((CLK)(CLK))
				((INC_PC)(INC_PC))
				((LD_PC)(LD_PC))
				((PC_IN)(PC_IN))
				((RESET)(RESET))
				((PC_OUT)(PC_OUT))
			)
		)
	)
	(_inst U8 0 242(_comp CONTROL_LOGIC)
		(_port
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((PSTATE)(BUS796))
			((ZERO)(NET757))
			((DOUT_EN)(NET707))
			((INC)(NET715))
			((LD_ACC)(NET665))
			((LD_IR)(NET695))
			((LD_MDR)(NET683))
			((LD_PC)(NET723))
			((NSTATE)(BUS784))
			((RD)(read))
			((SEL)(NET747))
			((WR)(write))
		)
		(_use(_ent . CONTROL_LOGIC)
			(_port
				((OP)(OP))
				((PSTATE)(PSTATE))
				((ZERO)(ZERO))
				((DOUT_EN)(DOUT_EN))
				((INC)(INC))
				((LD_ACC)(LD_ACC))
				((LD_IR)(LD_IR))
				((LD_MDR)(LD_MDR))
				((LD_PC)(LD_PC))
				((NSTATE)(NSTATE))
				((RD)(RD))
				((SEL)(SEL))
				((WR)(WR))
			)
		)
	)
	(_inst U9 0 262(_comp STATE)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((STATE_IN)(BUS784))
			((STATE_OUT)(BUS796))
		)
		(_use(_ent . STATE)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RESET -1 0 30(_ent(_in))))
		(_port(_int read -1 0 31(_ent(_out))))
		(_port(_int write -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int mem_addr 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34(_array -1((_dto i 11 i 0)))))
		(_port(_int mem_data 1 0 34(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 61(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 69(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 94(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 103(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 112(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 121(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int NET665 -1 0 137(_arch(_uni))))
		(_sig(_int NET683 -1 0 138(_arch(_uni))))
		(_sig(_int NET695 -1 0 139(_arch(_uni))))
		(_sig(_int NET707 -1 0 140(_arch(_uni))))
		(_sig(_int NET715 -1 0 141(_arch(_uni))))
		(_sig(_int NET723 -1 0 142(_arch(_uni))))
		(_sig(_int NET747 -1 0 143(_arch(_uni))))
		(_sig(_int NET757 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 145(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS1199 14 0 145(_arch(_uni))))
		(_sig(_int BUS781 14 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS784 15 0 147(_arch(_uni))))
		(_sig(_int BUS796 15 0 148(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 149(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS843 16 0 149(_arch(_uni))))
		(_sig(_int BUS865 14 0 150(_arch(_uni))))
		(_sig(_int BUS899 14 0 151(_arch(_uni))))
		(_sig(_int data 14 0 152(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000052 55 6920          1670419211741 \7_Seg_Top\
(_unit VHDL(\7_Seg_Top\ 0 27(\7_Seg_Top\ 0 30))
	(_version vef)
	(_time 1670419211742 2022.12.07 22:20:11)
	(_source(\../compile/7_Seg_Top.vhd\))
	(_parameters tan)
	(_code 666b3263673264733165733c306330636260306166)
	(_ent
		(_time 1668670337119)
	)
	(_comp
		(micro
			(_object
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RESET -1 0 105(_ent (_in))))
				(_port(_int read -1 0 106(_ent (_out))))
				(_port(_int write -1 0 107(_ent (_out))))
				(_port(_int mem_addr 10 0 108(_ent (_out))))
				(_port(_int mem_data 11 0 109(_ent (_inout))))
			)
		)
		(IO_MUX
			(_object
				(_port(_int RD_SEL -1 0 91(_ent (_in))))
				(_port(_int A 8 0 92(_ent (_in))))
				(_port(_int B 8 0 93(_ent (_in))))
				(_port(_int MUX_OUT 8 0 94(_ent (_out))))
			)
		)
		(key
			(_object
				(_port(_int KEY_OUT 9 0 99(_ent (_out))))
			)
		)
		(ext_bi_buf
			(_object
				(_port(_int BUF_IN 7 0 83(_ent (_in))))
				(_port(_int EN -1 0 84(_ent (_in))))
				(_port(_int BID_BUS 7 0 85(_ent (_inout))))
				(_port(_int BUF_OUT 7 0 86(_ent (_out))))
			)
		)
		(CISC_MEMORY
			(_object
				(_port(_int MEM_CLK -1 0 51(_ent (_in))))
				(_port(_int READ -1 0 52(_ent (_in))))
				(_port(_int WRITE -1 0 53(_ent (_in))))
				(_port(_int MEM_ADDR 2 0 54(_ent (_in))))
				(_port(_int MEM_DATA_IN 3 0 55(_ent (_in))))
				(_port(_int MEM_DATA_OUT 3 0 56(_ent (_out))))
			)
		)
		(addr_decoder
			(_object
				(_port(_int WRITE -1 0 36(_ent (_in))))
				(_port(_int WRITE_EN -1 0 37(_ent (_out))))
				(_port(_int MEM_ADDR 0 0 38(_ent (_in))))
				(_port(_int READ -1 0 39(_ent (_in))))
				(_port(_int READ_EN -1 0 40(_ent (_out))))
			)
		)
		(CLOCKGEN
			(_object
				(_port(_int clk -1 0 61(_ent (_out))))
				(_port(_int mem_clk -1 0 62(_ent (_out))))
				(_port(_int reset -1 0 63(_ent (_out))))
			)
		)
		(data_latch
			(_object
				(_port(_int CLK -1 0 68(_ent (_in))))
				(_port(_int EN -1 0 69(_ent (_in))))
				(_port(_int RESET -1 0 70(_ent (_in))))
				(_port(_int LATCH_IN 4 0 71(_ent (_in))))
				(_port(_int LATCH_OUT 4 0 72(_ent (_out))))
			)
		)
		(Bin2BCD
			(_object
				(_port(_int d 1 0 45(_ent (_in))))
				(_port(_int q 1 0 46(_ent (_out))))
			)
		)
		(split
			(_object
				(_port(_int d 12 0 114(_ent (_in))))
				(_port(_int q1 13 0 115(_ent (_out))))
				(_port(_int q2 13 0 116(_ent (_out))))
			)
		)
		(Decoder
			(_object
				(_port(_int d 5 0 77(_ent (_in))))
				(_port(_int q 6 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 144(_comp micro)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((read)(NET962))
			((write)(NET671))
			((mem_addr)(BUS700))
			((mem_data)(BUS703))
		)
		(_use(_ent . micro)
		)
	)
	(_inst U10 0 154(_comp IO_MUX)
		(_port
			((RD_SEL)(NET935))
			((A)(BUS891))
			((B)(BUS899))
			((MUX_OUT)(BUS887))
		)
		(_use(_ent . IO_MUX)
		)
	)
	(_inst U11 0 162(_comp key)
		(_port
			((KEY_OUT)(BUS899))
		)
		(_use(_ent . key)
		)
	)
	(_inst U12 0 167(_comp ext_bi_buf)
		(_port
			((BUF_IN)(BUS887))
			((EN)(NET962))
			((BID_BUS)(BUS703))
			((BUF_OUT)(BUS820))
		)
		(_use(_ent . ext_bi_buf)
		)
	)
	(_inst U2 0 175(_comp CISC_MEMORY)
		(_port
			((MEM_CLK)(NET641))
			((READ)(NET962))
			((WRITE)(NET671))
			((MEM_ADDR)(BUS700))
			((MEM_DATA_IN)(BUS820))
			((MEM_DATA_OUT)(BUS891))
		)
		(_use(_ent . CISC_MEMORY)
		)
	)
	(_inst U3 0 185(_comp addr_decoder)
		(_port
			((WRITE)(NET671))
			((WRITE_EN)(NET674))
			((MEM_ADDR)(BUS700))
			((READ)(NET962))
			((READ_EN)(NET935))
		)
		(_use(_ent . addr_decoder)
		)
	)
	(_inst U4 0 194(_comp CLOCKGEN)
		(_port
			((clk)(clk))
			((mem_clk)(NET641))
			((reset)(reset))
		)
		(_use(_ent . CLOCKGEN)
		)
	)
	(_inst U5 0 201(_comp data_latch)
		(_port
			((CLK)(CLK))
			((EN)(NET674))
			((RESET)(RESET))
			((LATCH_IN)(BUS703))
			((LATCH_OUT)(BUS719))
		)
		(_use(_ent . data_latch)
		)
	)
	(_inst U6 0 210(_comp Bin2BCD)
		(_port
			((d)(BUS719))
			((q)(BUS727))
		)
		(_use(_ent . Bin2BCD)
		)
	)
	(_inst U7 0 216(_comp split)
		(_port
			((d)(BUS727))
			((q1)(BUS739))
			((q2)(BUS747))
		)
		(_use(_ent . split)
		)
	)
	(_inst U8 0 223(_comp Decoder)
		(_port
			((d)(BUS739))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst U9 0 228(_comp Decoder)
		(_port
			((d)(BUS747))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 55(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 78(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 83(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 92(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 99(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 109(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 114(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 115(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLK -1 0 122(_arch(_uni))))
		(_sig(_int NET641 -1 0 123(_arch(_uni))))
		(_sig(_int NET671 -1 0 124(_arch(_uni))))
		(_sig(_int NET674 -1 0 125(_arch(_uni))))
		(_sig(_int NET935 -1 0 126(_arch(_uni))))
		(_sig(_int NET962 -1 0 127(_arch(_uni))))
		(_sig(_int RESET -1 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 129(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS700 14 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1324 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS703 15 0 130(_arch(_uni))))
		(_sig(_int BUS719 15 0 131(_arch(_uni))))
		(_sig(_int BUS727 15 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS739 16 0 133(_arch(_uni))))
		(_sig(_int BUS747 16 0 134(_arch(_uni))))
		(_sig(_int BUS820 15 0 135(_arch(_uni))))
		(_sig(_int BUS887 15 0 136(_arch(_uni))))
		(_sig(_int BUS891 15 0 137(_arch(_uni))))
		(_sig(_int BUS899 15 0 138(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 864           1670419327787 BEHAVIORAL
(_unit VHDL(acc 0 29(behavioral 0 36))
	(_version vef)
	(_time 1670419327788 2022.12.07 22:22:07)
	(_source(\../src/acc.vhd\))
	(_parameters tan)
	(_code b5b7e7e1b3e2e2a3b5b4a6efe7b3b4b3b6b3b6b3b4)
	(_ent
		(_time 1668665159635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ACC_IN 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int ACC_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(1))(_read(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 775           1670419327805 BEHAVIORAL
(_unit VHDL(addr_mux 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670419327806 2022.12.07 22:22:07)
	(_source(\../src/addr_mux.vhd\))
	(_parameters tan)
	(_code c5c79790c49295d2c6c5839fc0c2c0c2cdc3c4c3c1)
	(_ent
		(_time 1665639925009)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 30(_ent(_in))))
		(_port(_int B 0 0 31(_ent(_in))))
		(_port(_int SEL -1 0 32(_ent(_in))))
		(_port(_int MUX_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000044 55 1045          1670419327823 ALU
(_unit VHDL(alu 0 30(alu 0 36))
	(_version vef)
	(_time 1670419327824 2022.12.07 22:22:07)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code d4d68686838285c2d6d2978f80d2d5d287d3d1d2d5)
	(_ent
		(_time 1668666690376)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_port(_int B 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 1 0 33(_ent(_in))))
		(_port(_int ALU_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_subprogram
			(_int ADD 1 0 37(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU 2 -1)
)
I 000051 55 836           1670419327847 BEHAVIORAL
(_unit VHDL(bi_buf 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670419327848 2022.12.07 22:22:07)
	(_source(\../src/bi_buf.vhd\))
	(_parameters tan)
	(_code f4f6a5a4f9a0f6e2f7f4e1aea3f2f6f2fdf1a2f2f6)
	(_ent
		(_time 1668664314784)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 918           1670419327863 BEHAVIORAL
(_unit VHDL(flag 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670419327864 2022.12.07 22:22:07)
	(_source(\../src/flag.vhd\))
	(_parameters tan)
	(_code f4f6a1a4a3a3a1e2f2a7e2aef6f2f5f2f3f2f2f2a7)
	(_ent
		(_time 1668665179096)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ALU_OUT 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int FLAG -1 0 33(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(3))(_sens(1))(_read(0)(2)))))
		)
		(_subprogram
			(_int DETECT_ZERO 1 0 36(_arch(_func -1 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 768           1670419327879 BEHAVIORAL
(_unit VHDL(ir 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670419327880 2022.12.07 22:22:07)
	(_source(\../src/ir.vhd\))
	(_parameters tan)
	(_code 13114e1512444e0410110a4840151a1411151a1411)
	(_ent
		(_time 1668664367605)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int IR_IN 0 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int IR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 772           1670419327898 BEHAVIORAL
(_unit VHDL(mdr 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670419327899 2022.12.07 22:22:07)
	(_source(\../src/mdr.vhd\))
	(_parameters tan)
	(_code 222022262474743477203679712476242625202476)
	(_ent
		(_time 1668664385654)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int MDR_IN 0 0 32(_ent(_in))))
		(_port(_int MDR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1237          1670419327914 BEHAVIORAL
(_unit VHDL(pc_logic 0 30(behavioral 0 38))
	(_version vef)
	(_time 1670419327915 2022.12.07 22:22:07)
	(_source(\../src/pc_logic.vhd\))
	(_parameters tan)
	(_code 32316637336630246062746864343b343135323431)
	(_ent
		(_time 1665639925051)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int INC_PC -1 0 32(_ent(_in)(_event))))
		(_port(_int LD_PC -1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_IN 0 0 34(_ent(_in)(_event))))
		(_port(_int RESET -1 0 35(_ent(_in)(_event))))
		(_port(_int PC_OUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int pc_out_reg 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5))))
			(line__54(_arch 1 0 54(_assignment(_alias((pc_out)(pc_out_reg)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 50463234)
	)
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 822           1670419327936 BEHAVIORAL
(_unit VHDL(state 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670419327937 2022.12.07 22:22:07)
	(_source(\../src/state.vhd\))
	(_parameters tan)
	(_code 424115414415175547415719104546444345464447)
	(_ent
		(_time 1654150164443)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in)(_event))))
		(_port(_int RESET -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int STATE_IN 0 0 32(_ent(_in)(_event))))
		(_port(_int STATE_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1335          1670419327957 BEHAVIORAL
(_unit VHDL(control_logic 0 29(behavioral 0 45))
	(_version vef)
	(_time 1670419327958 2022.12.07 22:22:07)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 61633661363660763763733b666732643767326737)
	(_ent
		(_time 1668663552467)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int PSTATE 1 0 31(_ent(_in))))
		(_port(_int ZERO -1 0 32(_ent(_in))))
		(_port(_int DOUT_EN -1 0 33(_ent(_out))))
		(_port(_int INC -1 0 34(_ent(_out))))
		(_port(_int LD_ACC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 36(_ent(_out))))
		(_port(_int LD_MDR -1 0 37(_ent(_out))))
		(_port(_int LD_PC -1 0 38(_ent(_out))))
		(_port(_int NSTATE 1 0 39(_ent(_out))))
		(_port(_int RD -1 0 40(_ent(_out))))
		(_port(_int SEL -1 0 41(_ent(_out))))
		(_port(_int WR -1 0 42(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000049 55 759           1670419327987 CLOCKGEN
(_unit VHDL(clockgen 0 30(clockgen 0 38))
	(_version vef)
	(_time 1670419327988 2022.12.07 22:22:07)
	(_source(\../src/CLOCKGEN.vhd\))
	(_parameters tan)
	(_code 71732670232673677322332b277774772477727722)
	(_ent
		(_time 1663222731815)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_out))))
		(_port(_int mem_clk -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_sig(_int var_clk -1 0 39(_arch(_uni((i 2))))))
		(_prcs
			(resetting(_arch 0 0 41(_prcs(_trgt(2)))))
			(clocking(_arch 1 0 48(_prcs(_simple)(_trgt(3)(0)(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . CLOCKGEN 2 -1)
)
I 000053 55 911           1670419328004 addr_decoder
(_unit VHDL(addr_decoder 0 30(addr_decoder 0 41))
	(_version vef)
	(_time 1670419328005 2022.12.07 22:22:08)
	(_source(\../src/addr_decoder.vhd\))
	(_parameters tan)
	(_code 9092c59f94c7c08793c3d6cac59695969396c69694)
	(_ent
		(_time 1669871090398)
	)
	(_object
		(_port(_int WRITE -1 0 32(_ent(_in))))
		(_port(_int WRITE_EN -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 34(_ent(_in))))
		(_port(_int READ -1 0 35(_ent(_in))))
		(_port(_int READ_EN -1 0 36(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(1)(4))(_sens(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(50529027 50463235)
		(50529027 33686019)
	)
	(_model . addr_decoder 1 -1)
)
I 000051 55 882           1670419328020 data_latch
(_unit VHDL(data_latch 0 30(data_latch 0 42))
	(_version vef)
	(_time 1670419328021 2022.12.07 22:22:08)
	(_source(\../src/data_latch.vhd\))
	(_parameters tan)
	(_code 9f9dcf90c8c9cf899fcbd9c59d999e989b999c9997)
	(_ent
		(_time 1668668216299)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int EN -1 0 33(_ent(_in))))
		(_port(_int RESET -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35(_array -1((_dto i 11 i 0)))))
		(_port(_int LATCH_IN 0 0 35(_ent(_in))))
		(_port(_int LATCH_OUT 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . data_latch 1 -1)
)
I 000044 55 852           1670419328041 beh
(_unit VHDL(bin2bcd 0 30(beh 0 37))
	(_version vef)
	(_time 1670419328042 2022.12.07 22:22:08)
	(_source(\../src/Bin2BCD.vhd\))
	(_parameters tan)
	(_code afadf9f8f0f8aebcaff8bdf5fda9aba9ada9a6a9fa)
	(_ent
		(_time 1668670771105)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . beh 1 -1)
)
I 000046 55 870           1670419328063 split
(_unit VHDL(split 0 28(split 0 36))
	(_version vef)
	(_time 1670419328064 2022.12.07 22:22:08)
	(_source(\../src/split.vhd\))
	(_parameters tan)
	(_code bfbce8eae9e8b8a9b6eeabe4edb8bfb9ecb9b6b8bb)
	(_ent
		(_time 1668669919008)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int q1 1 0 31(_ent(_out))))
		(_port(_int q2 1 0 32(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((q1)(d(d_7_4))))(_trgt(1))(_sens(0(d_7_4))))))
			(line__39(_arch 1 0 39(_assignment(_alias((q2)(d(d_3_0))))(_trgt(2))(_sens(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . split 2 -1)
)
I 000044 55 932           1670419328077 Beh
(_unit VHDL(decoder 0 28(beh 0 35))
	(_version vef)
	(_time 1670419328078 2022.12.07 22:22:08)
	(_source(\../src/Decoder.vhd\))
	(_parameters tan)
	(_code cecc9e9b9e9999d8999bda949ac9ccc8cac8cbc8cd)
	(_ent
		(_time 1668670025422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50528771 131586)
		(33686018 131586)
		(50528770 131586)
	)
	(_model . Beh 1 -1)
)
I 000052 55 8640          1670419328106 CISC_MEMORY
(_unit VHDL(cisc_memory 0 31(cisc_memory 0 42))
	(_version vef)
	(_time 1670419328107 2022.12.07 22:22:08)
	(_source(\../src/CISC_MEMORY.vhd\))
	(_parameters tan)
	(_code eeecb9bdb2b8b9f8edeabaedaab4bae8bae8b8e9ece9e7)
	(_ent
		(_time 1669871162613)
	)
	(_object
		(_port(_int MEM_CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int READ -1 0 34(_ent(_in))))
		(_port(_int WRITE -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37(_array -1((_dto i 11 i 0)))))
		(_port(_int MEM_DATA_IN 1 0 37(_ent(_in))))
		(_port(_int MEM_DATA_OUT 1 0 38(_ent(_out))))
		(_type(_int MEM_WORD 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int MEM_TABLE 0 45(_array 2((_dto i 255 i 0)))))
		(_sig(_int cells 3 0 46(_arch(_uni(((_string \"XXXXXXXXXXXX"\))((_string \"000000001000"\))((_string \"000000000001"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"000000000001"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"000000000000"\))((_string \"011011111001"\))((_string \"010111111111"\))((_string \"011100000000"\))((_string \"000100000000"\))((_string \"010011111110"\))((_string \"001011111101"\))((_string \"011011111111"\))((_string \"010111111000"\)))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 306(_scalar (_to i 0 i 255))))
		(_var(_int address 4 0 306(_prcs 0)))
		(_prcs
			(line__305(_arch 0 0 305(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(std_logic_misc)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . CISC_MEMORY 1 -1)
)
I 000051 55 844           1670419328126 ext_bi_buf
(_unit VHDL(ext_bi_buf 0 29(ext_bi_buf 0 38))
	(_version vef)
	(_time 1670419328127 2022.12.07 22:22:08)
	(_source(\../src/ext_bi_buf.vhd\))
	(_parameters tan)
	(_code fdffacaca1abade8aaa9efa7a5f8abfbfffaf8fbfb)
	(_ent
		(_time 1669870641416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . ext_bi_buf 1 -1)
)
I 000047 55 768           1670419328145 IO_MUX
(_unit VHDL(io_mux 0 30(io_mux 0 39))
	(_version vef)
	(_time 1670419328146 2022.12.07 22:22:08)
	(_source(\../src/IO_MUX.vhd\))
	(_parameters tan)
	(_code 1c1e401b19481e0a494a0947451a151a4a194a1a48)
	(_ent
		(_time 1669870802005)
	)
	(_object
		(_port(_int RD_SEL -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 33(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int B 0 0 34(_ent(_in))))
		(_port(_int MUX_OUT 0 0 35(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . IO_MUX 1 -1)
)
I 000044 55 711           1670419328172 key
(_unit VHDL(key 0 30(key 0 36))
	(_version vef)
	(_time 1670419328173 2022.12.07 22:22:08)
	(_source(\../src/key.vhd\))
	(_parameters tan)
	(_code 2c2e2b287a7a713a7f2e3977742a7e2a292b252a7e)
	(_ent
		(_time 1669870900235)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int KEY_OUT 0 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33751554)
		(33686018 33686018 50463234)
	)
	(_model . key 1 -1)
)
I 000046 55 8539          1670419328193 micro
(_unit VHDL(micro 0 27(micro 0 38))
	(_version vef)
	(_time 1670419328194 2022.12.07 22:22:08)
	(_source(\../compile/micro.vhd\))
	(_parameters tan)
	(_code 4b494a49101c1c5c1f1c0d114e4d424d484c494d1d)
	(_ent
		(_time 1668665283928)
	)
	(_comp
		(ACC
			(_object
				(_port(_int ACC_IN 2 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int LD -1 0 46(_ent (_in))))
				(_port(_int RESET -1 0 47(_ent (_in))))
				(_port(_int ACC_OUT 2 0 48(_ent (_out))))
			)
		)
		(FLAG
			(_object
				(_port(_int ALU_OUT 9 0 94(_ent (_in))))
				(_port(_int CLK -1 0 95(_ent (_in))))
				(_port(_int LD -1 0 96(_ent (_in))))
				(_port(_int FLAG -1 0 97(_ent (_out))))
			)
		)
		(IR
			(_object
				(_port(_int CLK -1 0 102(_ent (_in))))
				(_port(_int IR_IN 10 0 103(_ent (_in))))
				(_port(_int LD -1 0 104(_ent (_in))))
				(_port(_int IR_OUT 10 0 105(_ent (_out))))
			)
		)
		(ADDR_MUX
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int SEL -1 0 55(_ent (_in))))
				(_port(_int MUX_OUT 3 0 56(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int A 4 0 61(_ent (_in))))
				(_port(_int B 4 0 62(_ent (_in))))
				(_port(_int OP 5 0 63(_ent (_in))))
				(_port(_int ALU_OUT 4 0 64(_ent (_out))))
			)
		)
		(MDR
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int LD -1 0 111(_ent (_in))))
				(_port(_int MDR_IN 11 0 112(_ent (_in))))
				(_port(_int MDR_OUT 11 0 113(_ent (_out))))
			)
		)
		(BI_BUF
			(_object
				(_port(_int BUF_IN 6 0 69(_ent (_in))))
				(_port(_int EN -1 0 70(_ent (_in))))
				(_port(_int BID_BUS 6 0 71(_ent (_inout))))
				(_port(_int BUF_OUT 6 0 72(_ent (_out))))
			)
		)
		(PC_LOGIC
			(_object
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int INC_PC -1 0 119(_ent (_in))))
				(_port(_int LD_PC -1 0 120(_ent (_in))))
				(_port(_int PC_IN 12 0 121(_ent (_in))))
				(_port(_int RESET -1 0 122(_ent (_in))))
				(_port(_int PC_OUT 12 0 123(_ent (_out))))
			)
		)
		(CONTROL_LOGIC
			(_object
				(_port(_int OP 7 0 77(_ent (_in))))
				(_port(_int PSTATE 8 0 78(_ent (_in))))
				(_port(_int ZERO -1 0 79(_ent (_in))))
				(_port(_int DOUT_EN -1 0 80(_ent (_out))))
				(_port(_int INC -1 0 81(_ent (_out))))
				(_port(_int LD_ACC -1 0 82(_ent (_out))))
				(_port(_int LD_IR -1 0 83(_ent (_out))))
				(_port(_int LD_MDR -1 0 84(_ent (_out))))
				(_port(_int LD_PC -1 0 85(_ent (_out))))
				(_port(_int NSTATE 8 0 86(_ent (_out))))
				(_port(_int RD -1 0 87(_ent (_out))))
				(_port(_int SEL -1 0 88(_ent (_out))))
				(_port(_int WR -1 0 89(_ent (_out))))
			)
		)
		(STATE
			(_object
				(_port(_int CLK -1 0 128(_ent (_in))))
				(_port(_int RESET -1 0 129(_ent (_in))))
				(_port(_int STATE_IN 13 0 130(_ent (_in))))
				(_port(_int STATE_OUT 13 0 131(_ent (_out))))
			)
		)
	)
	(_inst U1 0 158(_comp ACC)
		(_port
			((ACC_IN)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((RESET)(RESET))
			((ACC_OUT)(BUS1199))
		)
		(_use(_ent . ACC)
		)
	)
	(_inst U10 0 167(_comp FLAG)
		(_port
			((ALU_OUT)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((FLAG)(NET757))
		)
		(_use(_ent . FLAG)
		)
	)
	(_inst U11 0 175(_comp IR)
		(_port
			((CLK)(CLK))
			((IR_IN)(BUS899))
			((LD)(NET695))
			((IR_OUT)(data))
		)
		(_use(_ent . IR)
		)
	)
	(_inst U2 0 183(_comp ADDR_MUX)
		(_port
			((A)(BUS843))
			((B(7))(data(7)))
			((B(6))(data(6)))
			((B(5))(data(5)))
			((B(4))(data(4)))
			((B(3))(data(3)))
			((B(2))(data(2)))
			((B(1))(data(1)))
			((B(0))(data(0)))
			((SEL)(NET747))
			((MUX_OUT)(mem_addr))
		)
		(_use(_ent . ADDR_MUX)
			(_port
				((A)(A))
				((B)(B))
				((SEL)(SEL))
				((MUX_OUT)(MUX_OUT))
			)
		)
	)
	(_inst U4 0 198(_comp ALU)
		(_port
			((A)(BUS1199))
			((B)(BUS865))
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((ALU_OUT)(BUS781))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((OP)(OP))
				((ALU_OUT)(ALU_OUT))
			)
		)
	)
	(_inst U5 0 209(_comp MDR)
		(_port
			((CLK)(CLK))
			((LD)(NET683))
			((MDR_IN)(BUS899))
			((MDR_OUT)(BUS865))
		)
		(_use(_ent . MDR)
		)
	)
	(_inst U6 0 217(_comp BI_BUF)
		(_port
			((BUF_IN)(BUS1199))
			((EN)(NET707))
			((BID_BUS)(mem_data))
			((BUF_OUT)(BUS899))
		)
		(_use(_ent . BI_BUF)
		)
	)
	(_inst U7 0 225(_comp PC_LOGIC)
		(_port
			((CLK)(CLK))
			((INC_PC)(NET715))
			((LD_PC)(NET723))
			((PC_IN(7))(data(7)))
			((PC_IN(6))(data(6)))
			((PC_IN(5))(data(5)))
			((PC_IN(4))(data(4)))
			((PC_IN(3))(data(3)))
			((PC_IN(2))(data(2)))
			((PC_IN(1))(data(1)))
			((PC_IN(0))(data(0)))
			((RESET)(RESET))
			((PC_OUT)(BUS843))
		)
		(_use(_ent . PC_LOGIC)
			(_port
				((CLK)(CLK))
				((INC_PC)(INC_PC))
				((LD_PC)(LD_PC))
				((PC_IN)(PC_IN))
				((RESET)(RESET))
				((PC_OUT)(PC_OUT))
			)
		)
	)
	(_inst U8 0 242(_comp CONTROL_LOGIC)
		(_port
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((PSTATE)(BUS796))
			((ZERO)(NET757))
			((DOUT_EN)(NET707))
			((INC)(NET715))
			((LD_ACC)(NET665))
			((LD_IR)(NET695))
			((LD_MDR)(NET683))
			((LD_PC)(NET723))
			((NSTATE)(BUS784))
			((RD)(read))
			((SEL)(NET747))
			((WR)(write))
		)
		(_use(_ent . CONTROL_LOGIC)
			(_port
				((OP)(OP))
				((PSTATE)(PSTATE))
				((ZERO)(ZERO))
				((DOUT_EN)(DOUT_EN))
				((INC)(INC))
				((LD_ACC)(LD_ACC))
				((LD_IR)(LD_IR))
				((LD_MDR)(LD_MDR))
				((LD_PC)(LD_PC))
				((NSTATE)(NSTATE))
				((RD)(RD))
				((SEL)(SEL))
				((WR)(WR))
			)
		)
	)
	(_inst U9 0 262(_comp STATE)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((STATE_IN)(BUS784))
			((STATE_OUT)(BUS796))
		)
		(_use(_ent . STATE)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RESET -1 0 30(_ent(_in))))
		(_port(_int read -1 0 31(_ent(_out))))
		(_port(_int write -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int mem_addr 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34(_array -1((_dto i 11 i 0)))))
		(_port(_int mem_data 1 0 34(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 61(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 69(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 94(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 103(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 112(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 121(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int NET665 -1 0 137(_arch(_uni))))
		(_sig(_int NET683 -1 0 138(_arch(_uni))))
		(_sig(_int NET695 -1 0 139(_arch(_uni))))
		(_sig(_int NET707 -1 0 140(_arch(_uni))))
		(_sig(_int NET715 -1 0 141(_arch(_uni))))
		(_sig(_int NET723 -1 0 142(_arch(_uni))))
		(_sig(_int NET747 -1 0 143(_arch(_uni))))
		(_sig(_int NET757 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 145(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS1199 14 0 145(_arch(_uni))))
		(_sig(_int BUS781 14 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS784 15 0 147(_arch(_uni))))
		(_sig(_int BUS796 15 0 148(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 149(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS843 16 0 149(_arch(_uni))))
		(_sig(_int BUS865 14 0 150(_arch(_uni))))
		(_sig(_int BUS899 14 0 151(_arch(_uni))))
		(_sig(_int data 14 0 152(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000052 55 6920          1670419328200 \7_Seg_Top\
(_unit VHDL(\7_Seg_Top\ 0 27(\7_Seg_Top\ 0 30))
	(_version vef)
	(_time 1670419328201 2022.12.07 22:22:08)
	(_source(\../compile/7_Seg_Top.vhd\))
	(_parameters tan)
	(_code 4b4a4d4c1e1f495e1c485e111d4e1d4e4f4d1d4c4b)
	(_ent
		(_time 1668670337119)
	)
	(_comp
		(micro
			(_object
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RESET -1 0 105(_ent (_in))))
				(_port(_int read -1 0 106(_ent (_out))))
				(_port(_int write -1 0 107(_ent (_out))))
				(_port(_int mem_addr 10 0 108(_ent (_out))))
				(_port(_int mem_data 11 0 109(_ent (_inout))))
			)
		)
		(IO_MUX
			(_object
				(_port(_int RD_SEL -1 0 91(_ent (_in))))
				(_port(_int A 8 0 92(_ent (_in))))
				(_port(_int B 8 0 93(_ent (_in))))
				(_port(_int MUX_OUT 8 0 94(_ent (_out))))
			)
		)
		(key
			(_object
				(_port(_int KEY_OUT 9 0 99(_ent (_out))))
			)
		)
		(ext_bi_buf
			(_object
				(_port(_int BUF_IN 7 0 83(_ent (_in))))
				(_port(_int EN -1 0 84(_ent (_in))))
				(_port(_int BID_BUS 7 0 85(_ent (_inout))))
				(_port(_int BUF_OUT 7 0 86(_ent (_out))))
			)
		)
		(CISC_MEMORY
			(_object
				(_port(_int MEM_CLK -1 0 51(_ent (_in))))
				(_port(_int READ -1 0 52(_ent (_in))))
				(_port(_int WRITE -1 0 53(_ent (_in))))
				(_port(_int MEM_ADDR 2 0 54(_ent (_in))))
				(_port(_int MEM_DATA_IN 3 0 55(_ent (_in))))
				(_port(_int MEM_DATA_OUT 3 0 56(_ent (_out))))
			)
		)
		(addr_decoder
			(_object
				(_port(_int WRITE -1 0 36(_ent (_in))))
				(_port(_int WRITE_EN -1 0 37(_ent (_out))))
				(_port(_int MEM_ADDR 0 0 38(_ent (_in))))
				(_port(_int READ -1 0 39(_ent (_in))))
				(_port(_int READ_EN -1 0 40(_ent (_out))))
			)
		)
		(CLOCKGEN
			(_object
				(_port(_int clk -1 0 61(_ent (_out))))
				(_port(_int mem_clk -1 0 62(_ent (_out))))
				(_port(_int reset -1 0 63(_ent (_out))))
			)
		)
		(data_latch
			(_object
				(_port(_int CLK -1 0 68(_ent (_in))))
				(_port(_int EN -1 0 69(_ent (_in))))
				(_port(_int RESET -1 0 70(_ent (_in))))
				(_port(_int LATCH_IN 4 0 71(_ent (_in))))
				(_port(_int LATCH_OUT 4 0 72(_ent (_out))))
			)
		)
		(Bin2BCD
			(_object
				(_port(_int d 1 0 45(_ent (_in))))
				(_port(_int q 1 0 46(_ent (_out))))
			)
		)
		(split
			(_object
				(_port(_int d 12 0 114(_ent (_in))))
				(_port(_int q1 13 0 115(_ent (_out))))
				(_port(_int q2 13 0 116(_ent (_out))))
			)
		)
		(Decoder
			(_object
				(_port(_int d 5 0 77(_ent (_in))))
				(_port(_int q 6 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 144(_comp micro)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((read)(NET962))
			((write)(NET671))
			((mem_addr)(BUS700))
			((mem_data)(BUS703))
		)
		(_use(_ent . micro)
		)
	)
	(_inst U10 0 154(_comp IO_MUX)
		(_port
			((RD_SEL)(NET935))
			((A)(BUS891))
			((B)(BUS899))
			((MUX_OUT)(BUS887))
		)
		(_use(_ent . IO_MUX)
		)
	)
	(_inst U11 0 162(_comp key)
		(_port
			((KEY_OUT)(BUS899))
		)
		(_use(_ent . key)
		)
	)
	(_inst U12 0 167(_comp ext_bi_buf)
		(_port
			((BUF_IN)(BUS887))
			((EN)(NET962))
			((BID_BUS)(BUS703))
			((BUF_OUT)(BUS820))
		)
		(_use(_ent . ext_bi_buf)
		)
	)
	(_inst U2 0 175(_comp CISC_MEMORY)
		(_port
			((MEM_CLK)(NET641))
			((READ)(NET962))
			((WRITE)(NET671))
			((MEM_ADDR)(BUS700))
			((MEM_DATA_IN)(BUS820))
			((MEM_DATA_OUT)(BUS891))
		)
		(_use(_ent . CISC_MEMORY)
		)
	)
	(_inst U3 0 185(_comp addr_decoder)
		(_port
			((WRITE)(NET671))
			((WRITE_EN)(NET674))
			((MEM_ADDR)(BUS700))
			((READ)(NET962))
			((READ_EN)(NET935))
		)
		(_use(_ent . addr_decoder)
		)
	)
	(_inst U4 0 194(_comp CLOCKGEN)
		(_port
			((clk)(clk))
			((mem_clk)(NET641))
			((reset)(reset))
		)
		(_use(_ent . CLOCKGEN)
		)
	)
	(_inst U5 0 201(_comp data_latch)
		(_port
			((CLK)(CLK))
			((EN)(NET674))
			((RESET)(RESET))
			((LATCH_IN)(BUS703))
			((LATCH_OUT)(BUS719))
		)
		(_use(_ent . data_latch)
		)
	)
	(_inst U6 0 210(_comp Bin2BCD)
		(_port
			((d)(BUS719))
			((q)(BUS727))
		)
		(_use(_ent . Bin2BCD)
		)
	)
	(_inst U7 0 216(_comp split)
		(_port
			((d)(BUS727))
			((q1)(BUS739))
			((q2)(BUS747))
		)
		(_use(_ent . split)
		)
	)
	(_inst U8 0 223(_comp Decoder)
		(_port
			((d)(BUS739))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst U9 0 228(_comp Decoder)
		(_port
			((d)(BUS747))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 55(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 78(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 83(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 92(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 99(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 109(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 114(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 115(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLK -1 0 122(_arch(_uni))))
		(_sig(_int NET641 -1 0 123(_arch(_uni))))
		(_sig(_int NET671 -1 0 124(_arch(_uni))))
		(_sig(_int NET674 -1 0 125(_arch(_uni))))
		(_sig(_int NET935 -1 0 126(_arch(_uni))))
		(_sig(_int NET962 -1 0 127(_arch(_uni))))
		(_sig(_int RESET -1 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 129(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS700 14 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1324 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS703 15 0 130(_arch(_uni))))
		(_sig(_int BUS719 15 0 131(_arch(_uni))))
		(_sig(_int BUS727 15 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS739 16 0 133(_arch(_uni))))
		(_sig(_int BUS747 16 0 134(_arch(_uni))))
		(_sig(_int BUS820 15 0 135(_arch(_uni))))
		(_sig(_int BUS887 15 0 136(_arch(_uni))))
		(_sig(_int BUS891 15 0 137(_arch(_uni))))
		(_sig(_int BUS899 15 0 138(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 864           1670420452283 BEHAVIORAL
(_unit VHDL(acc 0 29(behavioral 0 36))
	(_version vef)
	(_time 1670420452284 2022.12.07 22:40:52)
	(_source(\../src/acc.vhd\))
	(_parameters tan)
	(_code 39383d3c336e6e2f39382a636b3f383f3a3f3a3f38)
	(_ent
		(_time 1668665159635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ACC_IN 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int ACC_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(1))(_read(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 775           1670420452306 BEHAVIORAL
(_unit VHDL(addr_mux 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670420452307 2022.12.07 22:40:52)
	(_source(\../src/addr_mux.vhd\))
	(_parameters tan)
	(_code 59585d5a540e094e5a591f035c5e5c5e515f585f5d)
	(_ent
		(_time 1665639925009)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 30(_ent(_in))))
		(_port(_int B 0 0 31(_ent(_in))))
		(_port(_int SEL -1 0 32(_ent(_in))))
		(_port(_int MUX_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000044 55 1045          1670420452331 ALU
(_unit VHDL(alu 0 30(alu 0 36))
	(_version vef)
	(_time 1670420452332 2022.12.07 22:40:52)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 78797c79232e296e7a7e3b232c7e797e2b7f7d7e79)
	(_ent
		(_time 1668666690376)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_port(_int B 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 1 0 33(_ent(_in))))
		(_port(_int ALU_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_subprogram
			(_int ADD 1 0 37(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU 2 -1)
)
I 000051 55 836           1670420452360 BEHAVIORAL
(_unit VHDL(bi_buf 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670420452361 2022.12.07 22:40:52)
	(_source(\../src/bi_buf.vhd\))
	(_parameters tan)
	(_code 88898f8689dc8a9e8b889dd2df8e8a8e818dde8e8a)
	(_ent
		(_time 1668664314784)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 918           1670420452379 BEHAVIORAL
(_unit VHDL(flag 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670420452380 2022.12.07 22:40:52)
	(_source(\../src/flag.vhd\))
	(_parameters tan)
	(_code a7a6a4f0f3f0f2b1a1f4b1fda5a1a6a1a0a1a1a1f4)
	(_ent
		(_time 1668665179096)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ALU_OUT 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int FLAG -1 0 33(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(3))(_sens(1))(_read(0)(2)))))
		)
		(_subprogram
			(_int DETECT_ZERO 1 0 36(_arch(_func -1 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 768           1670420452395 BEHAVIORAL
(_unit VHDL(ir 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670420452396 2022.12.07 22:40:52)
	(_source(\../src/ir.vhd\))
	(_parameters tan)
	(_code b6b7bae3b2e1eba1b5b4afede5b0bfb1b4b0bfb1b4)
	(_ent
		(_time 1668664367605)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int IR_IN 0 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int IR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 772           1670420452415 BEHAVIORAL
(_unit VHDL(mdr 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670420452416 2022.12.07 22:40:52)
	(_source(\../src/mdr.vhd\))
	(_parameters tan)
	(_code c6c79793c49090d093c4d29d95c092c0c2c1c4c092)
	(_ent
		(_time 1668664385654)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int MDR_IN 0 0 32(_ent(_in))))
		(_port(_int MDR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1237          1670420452437 BEHAVIORAL
(_unit VHDL(pc_logic 0 30(behavioral 0 38))
	(_version vef)
	(_time 1670420452438 2022.12.07 22:40:52)
	(_source(\../src/pc_logic.vhd\))
	(_parameters tan)
	(_code d6d6d384d382d4c08486908c80d0dfd0d5d1d6d0d5)
	(_ent
		(_time 1665639925051)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int INC_PC -1 0 32(_ent(_in)(_event))))
		(_port(_int LD_PC -1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_IN 0 0 34(_ent(_in)(_event))))
		(_port(_int RESET -1 0 35(_ent(_in)(_event))))
		(_port(_int PC_OUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int pc_out_reg 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5))))
			(line__54(_arch 1 0 54(_assignment(_alias((pc_out)(pc_out_reg)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 50463234)
	)
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 822           1670420452455 BEHAVIORAL
(_unit VHDL(state 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670420452456 2022.12.07 22:40:52)
	(_source(\../src/state.vhd\))
	(_parameters tan)
	(_code e5e5e3b7e4b2b0f2e0e6f0beb7e2e1e3e4e2e1e3e0)
	(_ent
		(_time 1654150164443)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in)(_event))))
		(_port(_int RESET -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int STATE_IN 0 0 32(_ent(_in)(_event))))
		(_port(_int STATE_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1335          1670420452484 BEHAVIORAL
(_unit VHDL(control_logic 0 29(behavioral 0 45))
	(_version vef)
	(_time 1670420452485 2022.12.07 22:40:52)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 05040003565204125307175f020356005303560353)
	(_ent
		(_time 1668663552467)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int PSTATE 1 0 31(_ent(_in))))
		(_port(_int ZERO -1 0 32(_ent(_in))))
		(_port(_int DOUT_EN -1 0 33(_ent(_out))))
		(_port(_int INC -1 0 34(_ent(_out))))
		(_port(_int LD_ACC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 36(_ent(_out))))
		(_port(_int LD_MDR -1 0 37(_ent(_out))))
		(_port(_int LD_PC -1 0 38(_ent(_out))))
		(_port(_int NSTATE 1 0 39(_ent(_out))))
		(_port(_int RD -1 0 40(_ent(_out))))
		(_port(_int SEL -1 0 41(_ent(_out))))
		(_port(_int WR -1 0 42(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000049 55 759           1670420452514 CLOCKGEN
(_unit VHDL(clockgen 0 30(clockgen 0 38))
	(_version vef)
	(_time 1670420452515 2022.12.07 22:40:52)
	(_source(\../src/CLOCKGEN.vhd\))
	(_parameters tan)
	(_code 24252120737326322677667e722221227122272277)
	(_ent
		(_time 1663222731815)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_out))))
		(_port(_int mem_clk -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_sig(_int var_clk -1 0 39(_arch(_uni((i 2))))))
		(_prcs
			(resetting(_arch 0 0 41(_prcs(_trgt(2)))))
			(clocking(_arch 1 0 48(_prcs(_simple)(_trgt(3)(0)(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . CLOCKGEN 2 -1)
)
I 000053 55 911           1670420452532 addr_decoder
(_unit VHDL(addr_decoder 0 30(addr_decoder 0 41))
	(_version vef)
	(_time 1670420452533 2022.12.07 22:40:52)
	(_source(\../src/addr_decoder.vhd\))
	(_parameters tan)
	(_code 333234363464632430607569663536353035653537)
	(_ent
		(_time 1669871090398)
	)
	(_object
		(_port(_int WRITE -1 0 32(_ent(_in))))
		(_port(_int WRITE_EN -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 34(_ent(_in))))
		(_port(_int READ -1 0 35(_ent(_in))))
		(_port(_int READ_EN -1 0 36(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(1)(4))(_sens(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(50529027 50463235)
		(50529027 33686019)
	)
	(_model . addr_decoder 1 -1)
)
I 000051 55 882           1670420452548 data_latch
(_unit VHDL(data_latch 0 30(data_latch 0 42))
	(_version vef)
	(_time 1670420452549 2022.12.07 22:40:52)
	(_source(\../src/data_latch.vhd\))
	(_parameters tan)
	(_code 43424141411513554317051941454244474540454b)
	(_ent
		(_time 1668668216299)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int EN -1 0 33(_ent(_in))))
		(_port(_int RESET -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35(_array -1((_dto i 11 i 0)))))
		(_port(_int LATCH_IN 0 0 35(_ent(_in))))
		(_port(_int LATCH_OUT 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . data_latch 1 -1)
)
I 000044 55 852           1670420452566 beh
(_unit VHDL(bin2bcd 0 30(beh 0 37))
	(_version vef)
	(_time 1670420452567 2022.12.07 22:40:52)
	(_source(\../src/Bin2BCD.vhd\))
	(_parameters tan)
	(_code 6263666269356371623570383064666460646b6437)
	(_ent
		(_time 1668670771105)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . beh 1 -1)
)
I 000046 55 870           1670420452592 split
(_unit VHDL(split 0 28(split 0 36))
	(_version vef)
	(_time 1670420452593 2022.12.07 22:40:52)
	(_source(\../src/split.vhd\))
	(_parameters tan)
	(_code 72727772702575647b2366292075727421747b7576)
	(_ent
		(_time 1668669919008)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int q1 1 0 31(_ent(_out))))
		(_port(_int q2 1 0 32(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((q1)(d(d_7_4))))(_trgt(1))(_sens(0(d_7_4))))))
			(line__39(_arch 1 0 39(_assignment(_alias((q2)(d(d_3_0))))(_trgt(2))(_sens(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . split 2 -1)
)
I 000044 55 932           1670420452611 Beh
(_unit VHDL(decoder 0 28(beh 0 35))
	(_version vef)
	(_time 1670420452612 2022.12.07 22:40:52)
	(_source(\../src/Decoder.vhd\))
	(_parameters tan)
	(_code 8283808c85d5d594d5d796d8d68580848684878481)
	(_ent
		(_time 1668670025422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50528771 131586)
		(33686018 131586)
		(50528770 131586)
	)
	(_model . Beh 1 -1)
)
I 000052 55 8640          1670420452639 CISC_MEMORY
(_unit VHDL(cisc_memory 0 31(cisc_memory 0 42))
	(_version vef)
	(_time 1670420452640 2022.12.07 22:40:52)
	(_source(\../src/CISC_MEMORY.vhd\))
	(_parameters tan)
	(_code a1a0a4f6a9f7f6b7a2a5f5a2e5fbf5a7f5a7f7a6a3a6a8)
	(_ent
		(_time 1669871162613)
	)
	(_object
		(_port(_int MEM_CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int READ -1 0 34(_ent(_in))))
		(_port(_int WRITE -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37(_array -1((_dto i 11 i 0)))))
		(_port(_int MEM_DATA_IN 1 0 37(_ent(_in))))
		(_port(_int MEM_DATA_OUT 1 0 38(_ent(_out))))
		(_type(_int MEM_WORD 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int MEM_TABLE 0 45(_array 2((_dto i 255 i 0)))))
		(_sig(_int cells 3 0 46(_arch(_uni(((_string \"XXXXXXXXXXXX"\))((_string \"000000001000"\))((_string \"000000000001"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"000000000000"\))((_string \"011011111001"\))((_string \"010111111111"\))((_string \"011100000000"\))((_string \"000100000000"\))((_string \"010011111110"\))((_string \"001011111101"\))((_string \"011011111111"\))((_string \"010111111000"\)))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 306(_scalar (_to i 0 i 255))))
		(_var(_int address 4 0 306(_prcs 0)))
		(_prcs
			(line__305(_arch 0 0 305(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(std_logic_misc)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . CISC_MEMORY 1 -1)
)
I 000051 55 844           1670420452662 ext_bi_buf
(_unit VHDL(ext_bi_buf 0 29(ext_bi_buf 0 38))
	(_version vef)
	(_time 1670420452663 2022.12.07 22:40:52)
	(_source(\../src/ext_bi_buf.vhd\))
	(_parameters tan)
	(_code c0c1c394c89690d59794d29a98c596c6c2c7c5c6c6)
	(_ent
		(_time 1669870641416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . ext_bi_buf 1 -1)
)
I 000047 55 768           1670420452688 IO_MUX
(_unit VHDL(io_mux 0 30(io_mux 0 39))
	(_version vef)
	(_time 1670420452689 2022.12.07 22:40:52)
	(_source(\../src/IO_MUX.vhd\))
	(_parameters tan)
	(_code d0d1df828684d2c68586c58b89d6d9d686d586d684)
	(_ent
		(_time 1669870802005)
	)
	(_object
		(_port(_int RD_SEL -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 33(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int B 0 0 34(_ent(_in))))
		(_port(_int MUX_OUT 0 0 35(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . IO_MUX 1 -1)
)
I 000046 55 8539          1670420452727 micro
(_unit VHDL(micro 0 27(micro 0 38))
	(_version vef)
	(_time 1670420452728 2022.12.07 22:40:52)
	(_source(\../compile/micro.vhd\))
	(_parameters tan)
	(_code fffeadafa0a8a8e8aba8b9a5faf9f6f9fcf8fdf9a9)
	(_ent
		(_time 1668665283928)
	)
	(_comp
		(ACC
			(_object
				(_port(_int ACC_IN 2 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int LD -1 0 46(_ent (_in))))
				(_port(_int RESET -1 0 47(_ent (_in))))
				(_port(_int ACC_OUT 2 0 48(_ent (_out))))
			)
		)
		(FLAG
			(_object
				(_port(_int ALU_OUT 9 0 94(_ent (_in))))
				(_port(_int CLK -1 0 95(_ent (_in))))
				(_port(_int LD -1 0 96(_ent (_in))))
				(_port(_int FLAG -1 0 97(_ent (_out))))
			)
		)
		(IR
			(_object
				(_port(_int CLK -1 0 102(_ent (_in))))
				(_port(_int IR_IN 10 0 103(_ent (_in))))
				(_port(_int LD -1 0 104(_ent (_in))))
				(_port(_int IR_OUT 10 0 105(_ent (_out))))
			)
		)
		(ADDR_MUX
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int SEL -1 0 55(_ent (_in))))
				(_port(_int MUX_OUT 3 0 56(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int A 4 0 61(_ent (_in))))
				(_port(_int B 4 0 62(_ent (_in))))
				(_port(_int OP 5 0 63(_ent (_in))))
				(_port(_int ALU_OUT 4 0 64(_ent (_out))))
			)
		)
		(MDR
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int LD -1 0 111(_ent (_in))))
				(_port(_int MDR_IN 11 0 112(_ent (_in))))
				(_port(_int MDR_OUT 11 0 113(_ent (_out))))
			)
		)
		(BI_BUF
			(_object
				(_port(_int BUF_IN 6 0 69(_ent (_in))))
				(_port(_int EN -1 0 70(_ent (_in))))
				(_port(_int BID_BUS 6 0 71(_ent (_inout))))
				(_port(_int BUF_OUT 6 0 72(_ent (_out))))
			)
		)
		(PC_LOGIC
			(_object
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int INC_PC -1 0 119(_ent (_in))))
				(_port(_int LD_PC -1 0 120(_ent (_in))))
				(_port(_int PC_IN 12 0 121(_ent (_in))))
				(_port(_int RESET -1 0 122(_ent (_in))))
				(_port(_int PC_OUT 12 0 123(_ent (_out))))
			)
		)
		(CONTROL_LOGIC
			(_object
				(_port(_int OP 7 0 77(_ent (_in))))
				(_port(_int PSTATE 8 0 78(_ent (_in))))
				(_port(_int ZERO -1 0 79(_ent (_in))))
				(_port(_int DOUT_EN -1 0 80(_ent (_out))))
				(_port(_int INC -1 0 81(_ent (_out))))
				(_port(_int LD_ACC -1 0 82(_ent (_out))))
				(_port(_int LD_IR -1 0 83(_ent (_out))))
				(_port(_int LD_MDR -1 0 84(_ent (_out))))
				(_port(_int LD_PC -1 0 85(_ent (_out))))
				(_port(_int NSTATE 8 0 86(_ent (_out))))
				(_port(_int RD -1 0 87(_ent (_out))))
				(_port(_int SEL -1 0 88(_ent (_out))))
				(_port(_int WR -1 0 89(_ent (_out))))
			)
		)
		(STATE
			(_object
				(_port(_int CLK -1 0 128(_ent (_in))))
				(_port(_int RESET -1 0 129(_ent (_in))))
				(_port(_int STATE_IN 13 0 130(_ent (_in))))
				(_port(_int STATE_OUT 13 0 131(_ent (_out))))
			)
		)
	)
	(_inst U1 0 158(_comp ACC)
		(_port
			((ACC_IN)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((RESET)(RESET))
			((ACC_OUT)(BUS1199))
		)
		(_use(_ent . ACC)
		)
	)
	(_inst U10 0 167(_comp FLAG)
		(_port
			((ALU_OUT)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((FLAG)(NET757))
		)
		(_use(_ent . FLAG)
		)
	)
	(_inst U11 0 175(_comp IR)
		(_port
			((CLK)(CLK))
			((IR_IN)(BUS899))
			((LD)(NET695))
			((IR_OUT)(data))
		)
		(_use(_ent . IR)
		)
	)
	(_inst U2 0 183(_comp ADDR_MUX)
		(_port
			((A)(BUS843))
			((B(7))(data(7)))
			((B(6))(data(6)))
			((B(5))(data(5)))
			((B(4))(data(4)))
			((B(3))(data(3)))
			((B(2))(data(2)))
			((B(1))(data(1)))
			((B(0))(data(0)))
			((SEL)(NET747))
			((MUX_OUT)(mem_addr))
		)
		(_use(_ent . ADDR_MUX)
			(_port
				((A)(A))
				((B)(B))
				((SEL)(SEL))
				((MUX_OUT)(MUX_OUT))
			)
		)
	)
	(_inst U4 0 198(_comp ALU)
		(_port
			((A)(BUS1199))
			((B)(BUS865))
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((ALU_OUT)(BUS781))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((OP)(OP))
				((ALU_OUT)(ALU_OUT))
			)
		)
	)
	(_inst U5 0 209(_comp MDR)
		(_port
			((CLK)(CLK))
			((LD)(NET683))
			((MDR_IN)(BUS899))
			((MDR_OUT)(BUS865))
		)
		(_use(_ent . MDR)
		)
	)
	(_inst U6 0 217(_comp BI_BUF)
		(_port
			((BUF_IN)(BUS1199))
			((EN)(NET707))
			((BID_BUS)(mem_data))
			((BUF_OUT)(BUS899))
		)
		(_use(_ent . BI_BUF)
		)
	)
	(_inst U7 0 225(_comp PC_LOGIC)
		(_port
			((CLK)(CLK))
			((INC_PC)(NET715))
			((LD_PC)(NET723))
			((PC_IN(7))(data(7)))
			((PC_IN(6))(data(6)))
			((PC_IN(5))(data(5)))
			((PC_IN(4))(data(4)))
			((PC_IN(3))(data(3)))
			((PC_IN(2))(data(2)))
			((PC_IN(1))(data(1)))
			((PC_IN(0))(data(0)))
			((RESET)(RESET))
			((PC_OUT)(BUS843))
		)
		(_use(_ent . PC_LOGIC)
			(_port
				((CLK)(CLK))
				((INC_PC)(INC_PC))
				((LD_PC)(LD_PC))
				((PC_IN)(PC_IN))
				((RESET)(RESET))
				((PC_OUT)(PC_OUT))
			)
		)
	)
	(_inst U8 0 242(_comp CONTROL_LOGIC)
		(_port
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((PSTATE)(BUS796))
			((ZERO)(NET757))
			((DOUT_EN)(NET707))
			((INC)(NET715))
			((LD_ACC)(NET665))
			((LD_IR)(NET695))
			((LD_MDR)(NET683))
			((LD_PC)(NET723))
			((NSTATE)(BUS784))
			((RD)(read))
			((SEL)(NET747))
			((WR)(write))
		)
		(_use(_ent . CONTROL_LOGIC)
			(_port
				((OP)(OP))
				((PSTATE)(PSTATE))
				((ZERO)(ZERO))
				((DOUT_EN)(DOUT_EN))
				((INC)(INC))
				((LD_ACC)(LD_ACC))
				((LD_IR)(LD_IR))
				((LD_MDR)(LD_MDR))
				((LD_PC)(LD_PC))
				((NSTATE)(NSTATE))
				((RD)(RD))
				((SEL)(SEL))
				((WR)(WR))
			)
		)
	)
	(_inst U9 0 262(_comp STATE)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((STATE_IN)(BUS784))
			((STATE_OUT)(BUS796))
		)
		(_use(_ent . STATE)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RESET -1 0 30(_ent(_in))))
		(_port(_int read -1 0 31(_ent(_out))))
		(_port(_int write -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int mem_addr 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34(_array -1((_dto i 11 i 0)))))
		(_port(_int mem_data 1 0 34(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 61(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 69(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 94(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 103(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 112(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 121(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int NET665 -1 0 137(_arch(_uni))))
		(_sig(_int NET683 -1 0 138(_arch(_uni))))
		(_sig(_int NET695 -1 0 139(_arch(_uni))))
		(_sig(_int NET707 -1 0 140(_arch(_uni))))
		(_sig(_int NET715 -1 0 141(_arch(_uni))))
		(_sig(_int NET723 -1 0 142(_arch(_uni))))
		(_sig(_int NET747 -1 0 143(_arch(_uni))))
		(_sig(_int NET757 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 145(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS1199 14 0 145(_arch(_uni))))
		(_sig(_int BUS781 14 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS784 15 0 147(_arch(_uni))))
		(_sig(_int BUS796 15 0 148(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 149(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS843 16 0 149(_arch(_uni))))
		(_sig(_int BUS865 14 0 150(_arch(_uni))))
		(_sig(_int BUS899 14 0 151(_arch(_uni))))
		(_sig(_int data 14 0 152(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000052 55 6920          1670420452740 \7_Seg_Top\
(_unit VHDL(\7_Seg_Top\ 0 27(\7_Seg_Top\ 0 30))
	(_version vef)
	(_time 1670420452741 2022.12.07 22:40:52)
	(_source(\../compile/7_Seg_Top.vhd\))
	(_parameters tan)
	(_code 0e0c5a0d5c5a0c1b590d1b54580b580b0a0858090e)
	(_ent
		(_time 1668670337119)
	)
	(_comp
		(micro
			(_object
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RESET -1 0 105(_ent (_in))))
				(_port(_int read -1 0 106(_ent (_out))))
				(_port(_int write -1 0 107(_ent (_out))))
				(_port(_int mem_addr 10 0 108(_ent (_out))))
				(_port(_int mem_data 11 0 109(_ent (_inout))))
			)
		)
		(IO_MUX
			(_object
				(_port(_int RD_SEL -1 0 91(_ent (_in))))
				(_port(_int A 8 0 92(_ent (_in))))
				(_port(_int B 8 0 93(_ent (_in))))
				(_port(_int MUX_OUT 8 0 94(_ent (_out))))
			)
		)
		(key
			(_object
				(_port(_int KEY_OUT 9 0 99(_ent (_out))))
			)
		)
		(ext_bi_buf
			(_object
				(_port(_int BUF_IN 7 0 83(_ent (_in))))
				(_port(_int EN -1 0 84(_ent (_in))))
				(_port(_int BID_BUS 7 0 85(_ent (_inout))))
				(_port(_int BUF_OUT 7 0 86(_ent (_out))))
			)
		)
		(CISC_MEMORY
			(_object
				(_port(_int MEM_CLK -1 0 51(_ent (_in))))
				(_port(_int READ -1 0 52(_ent (_in))))
				(_port(_int WRITE -1 0 53(_ent (_in))))
				(_port(_int MEM_ADDR 2 0 54(_ent (_in))))
				(_port(_int MEM_DATA_IN 3 0 55(_ent (_in))))
				(_port(_int MEM_DATA_OUT 3 0 56(_ent (_out))))
			)
		)
		(addr_decoder
			(_object
				(_port(_int WRITE -1 0 36(_ent (_in))))
				(_port(_int WRITE_EN -1 0 37(_ent (_out))))
				(_port(_int MEM_ADDR 0 0 38(_ent (_in))))
				(_port(_int READ -1 0 39(_ent (_in))))
				(_port(_int READ_EN -1 0 40(_ent (_out))))
			)
		)
		(CLOCKGEN
			(_object
				(_port(_int clk -1 0 61(_ent (_out))))
				(_port(_int mem_clk -1 0 62(_ent (_out))))
				(_port(_int reset -1 0 63(_ent (_out))))
			)
		)
		(data_latch
			(_object
				(_port(_int CLK -1 0 68(_ent (_in))))
				(_port(_int EN -1 0 69(_ent (_in))))
				(_port(_int RESET -1 0 70(_ent (_in))))
				(_port(_int LATCH_IN 4 0 71(_ent (_in))))
				(_port(_int LATCH_OUT 4 0 72(_ent (_out))))
			)
		)
		(Bin2BCD
			(_object
				(_port(_int d 1 0 45(_ent (_in))))
				(_port(_int q 1 0 46(_ent (_out))))
			)
		)
		(split
			(_object
				(_port(_int d 12 0 114(_ent (_in))))
				(_port(_int q1 13 0 115(_ent (_out))))
				(_port(_int q2 13 0 116(_ent (_out))))
			)
		)
		(Decoder
			(_object
				(_port(_int d 5 0 77(_ent (_in))))
				(_port(_int q 6 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 144(_comp micro)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((read)(NET962))
			((write)(NET671))
			((mem_addr)(BUS700))
			((mem_data)(BUS703))
		)
		(_use(_ent . micro)
		)
	)
	(_inst U10 0 154(_comp IO_MUX)
		(_port
			((RD_SEL)(NET935))
			((A)(BUS891))
			((B)(BUS899))
			((MUX_OUT)(BUS887))
		)
		(_use(_ent . IO_MUX)
		)
	)
	(_inst U11 0 162(_comp key)
		(_port
			((KEY_OUT)(BUS899))
		)
		(_use(_ent . key)
		)
	)
	(_inst U12 0 167(_comp ext_bi_buf)
		(_port
			((BUF_IN)(BUS887))
			((EN)(NET962))
			((BID_BUS)(BUS703))
			((BUF_OUT)(BUS820))
		)
		(_use(_ent . ext_bi_buf)
		)
	)
	(_inst U2 0 175(_comp CISC_MEMORY)
		(_port
			((MEM_CLK)(NET641))
			((READ)(NET962))
			((WRITE)(NET671))
			((MEM_ADDR)(BUS700))
			((MEM_DATA_IN)(BUS820))
			((MEM_DATA_OUT)(BUS891))
		)
		(_use(_ent . CISC_MEMORY)
		)
	)
	(_inst U3 0 185(_comp addr_decoder)
		(_port
			((WRITE)(NET671))
			((WRITE_EN)(NET674))
			((MEM_ADDR)(BUS700))
			((READ)(NET962))
			((READ_EN)(NET935))
		)
		(_use(_ent . addr_decoder)
		)
	)
	(_inst U4 0 194(_comp CLOCKGEN)
		(_port
			((clk)(clk))
			((mem_clk)(NET641))
			((reset)(reset))
		)
		(_use(_ent . CLOCKGEN)
		)
	)
	(_inst U5 0 201(_comp data_latch)
		(_port
			((CLK)(CLK))
			((EN)(NET674))
			((RESET)(RESET))
			((LATCH_IN)(BUS703))
			((LATCH_OUT)(BUS719))
		)
		(_use(_ent . data_latch)
		)
	)
	(_inst U6 0 210(_comp Bin2BCD)
		(_port
			((d)(BUS719))
			((q)(BUS727))
		)
		(_use(_ent . Bin2BCD)
		)
	)
	(_inst U7 0 216(_comp split)
		(_port
			((d)(BUS727))
			((q1)(BUS739))
			((q2)(BUS747))
		)
		(_use(_ent . split)
		)
	)
	(_inst U8 0 223(_comp Decoder)
		(_port
			((d)(BUS739))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst U9 0 228(_comp Decoder)
		(_port
			((d)(BUS747))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 55(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 78(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 83(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 92(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 99(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 109(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 114(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 115(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLK -1 0 122(_arch(_uni))))
		(_sig(_int NET641 -1 0 123(_arch(_uni))))
		(_sig(_int NET671 -1 0 124(_arch(_uni))))
		(_sig(_int NET674 -1 0 125(_arch(_uni))))
		(_sig(_int NET935 -1 0 126(_arch(_uni))))
		(_sig(_int NET962 -1 0 127(_arch(_uni))))
		(_sig(_int RESET -1 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 129(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS700 14 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1324 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS703 15 0 130(_arch(_uni))))
		(_sig(_int BUS719 15 0 131(_arch(_uni))))
		(_sig(_int BUS727 15 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS739 16 0 133(_arch(_uni))))
		(_sig(_int BUS747 16 0 134(_arch(_uni))))
		(_sig(_int BUS820 15 0 135(_arch(_uni))))
		(_sig(_int BUS887 15 0 136(_arch(_uni))))
		(_sig(_int BUS891 15 0 137(_arch(_uni))))
		(_sig(_int BUS899 15 0 138(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 864           1670420498830 BEHAVIORAL
(_unit VHDL(acc 0 29(behavioral 0 36))
	(_version vef)
	(_time 1670420498831 2022.12.07 22:41:38)
	(_source(\../src/acc.vhd\))
	(_parameters tan)
	(_code 0c085f0a5c5b5b1a0c0d1f565e0a0d0a0f0a0f0a0d)
	(_ent
		(_time 1668665159635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ACC_IN 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int ACC_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(1))(_read(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 775           1670420498853 BEHAVIORAL
(_unit VHDL(addr_mux 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670420498854 2022.12.07 22:41:38)
	(_source(\../src/addr_mux.vhd\))
	(_parameters tan)
	(_code 2c287f287b7b7c3b2f2c6a76292b292b242a2d2a28)
	(_ent
		(_time 1665639925009)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 30(_ent(_in))))
		(_port(_int B 0 0 31(_ent(_in))))
		(_port(_int SEL -1 0 32(_ent(_in))))
		(_port(_int MUX_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000044 55 1045          1670420498872 ALU
(_unit VHDL(alu 0 30(alu 0 36))
	(_version vef)
	(_time 1670420498873 2022.12.07 22:41:38)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 3b3f683e3a6d6a2d393d78606f3d3a3d683c3e3d3a)
	(_ent
		(_time 1668666690376)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_port(_int B 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 1 0 33(_ent(_in))))
		(_port(_int ALU_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_subprogram
			(_int ADD 1 0 37(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU 2 -1)
)
I 000051 55 836           1670420498896 BEHAVIORAL
(_unit VHDL(bi_buf 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670420498897 2022.12.07 22:41:38)
	(_source(\../src/bi_buf.vhd\))
	(_parameters tan)
	(_code 5a5e0a59020e584c595a4f000d5c585c535f0c5c58)
	(_ent
		(_time 1668664314784)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 918           1670420498911 BEHAVIORAL
(_unit VHDL(flag 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670420498912 2022.12.07 22:41:38)
	(_source(\../src/flag.vhd\))
	(_parameters tan)
	(_code 6a6e3e6a683d3f7c6c397c30686c6b6c6d6c6c6c39)
	(_ent
		(_time 1668665179096)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ALU_OUT 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int FLAG -1 0 33(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(3))(_sens(1))(_read(0)(2)))))
		)
		(_subprogram
			(_int DETECT_ZERO 1 0 36(_arch(_func -1 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 768           1670420498927 BEHAVIORAL
(_unit VHDL(ir 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670420498928 2022.12.07 22:41:38)
	(_source(\../src/ir.vhd\))
	(_parameters tan)
	(_code 7a7e217a292d276d79786321297c737d787c737d78)
	(_ent
		(_time 1668664367605)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int IR_IN 0 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int IR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 772           1670420498951 BEHAVIORAL
(_unit VHDL(mdr 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670420498952 2022.12.07 22:41:38)
	(_source(\../src/mdr.vhd\))
	(_parameters tan)
	(_code 898d8f8784dfdf9fdc8b9dd2da8fdd8f8d8e8b8fdd)
	(_ent
		(_time 1668664385654)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int MDR_IN 0 0 32(_ent(_in))))
		(_port(_int MDR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1237          1670420498968 BEHAVIORAL
(_unit VHDL(pc_logic 0 30(behavioral 0 38))
	(_version vef)
	(_time 1670420498969 2022.12.07 22:41:38)
	(_source(\../src/pc_logic.vhd\))
	(_parameters tan)
	(_code 999ccb9693cd9b8fcbc9dfc3cf9f909f9a9e999f9a)
	(_ent
		(_time 1665639925051)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int INC_PC -1 0 32(_ent(_in)(_event))))
		(_port(_int LD_PC -1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_IN 0 0 34(_ent(_in)(_event))))
		(_port(_int RESET -1 0 35(_ent(_in)(_event))))
		(_port(_int PC_OUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int pc_out_reg 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5))))
			(line__54(_arch 1 0 54(_assignment(_alias((pc_out)(pc_out_reg)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 50463234)
	)
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 822           1670420498990 BEHAVIORAL
(_unit VHDL(state 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670420498991 2022.12.07 22:41:38)
	(_source(\../src/state.vhd\))
	(_parameters tan)
	(_code b8bde9edb4efedafbdbbade3eabfbcbeb9bfbcbebd)
	(_ent
		(_time 1654150164443)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in)(_event))))
		(_port(_int RESET -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int STATE_IN 0 0 32(_ent(_in)(_event))))
		(_port(_int STATE_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1335          1670420499011 BEHAVIORAL
(_unit VHDL(control_logic 0 29(behavioral 0 45))
	(_version vef)
	(_time 1670420499012 2022.12.07 22:41:39)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code c8cc999d969fc9df9ecada92cfce9bcd9ece9bce9e)
	(_ent
		(_time 1668663552467)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int PSTATE 1 0 31(_ent(_in))))
		(_port(_int ZERO -1 0 32(_ent(_in))))
		(_port(_int DOUT_EN -1 0 33(_ent(_out))))
		(_port(_int INC -1 0 34(_ent(_out))))
		(_port(_int LD_ACC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 36(_ent(_out))))
		(_port(_int LD_MDR -1 0 37(_ent(_out))))
		(_port(_int LD_PC -1 0 38(_ent(_out))))
		(_port(_int NSTATE 1 0 39(_ent(_out))))
		(_port(_int RD -1 0 40(_ent(_out))))
		(_port(_int SEL -1 0 41(_ent(_out))))
		(_port(_int WR -1 0 42(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000049 55 759           1670420499041 CLOCKGEN
(_unit VHDL(clockgen 0 30(clockgen 0 38))
	(_version vef)
	(_time 1670420499042 2022.12.07 22:41:39)
	(_source(\../src/CLOCKGEN.vhd\))
	(_parameters tan)
	(_code e7e3b6b4b3b0e5f1e5b4a5bdb1e1e2e1b2e1e4e1b4)
	(_ent
		(_time 1663222731815)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_out))))
		(_port(_int mem_clk -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_sig(_int var_clk -1 0 39(_arch(_uni((i 2))))))
		(_prcs
			(resetting(_arch 0 0 41(_prcs(_trgt(2)))))
			(clocking(_arch 1 0 48(_prcs(_simple)(_trgt(3)(0)(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . CLOCKGEN 2 -1)
)
I 000053 55 911           1670420499057 addr_decoder
(_unit VHDL(addr_decoder 0 30(addr_decoder 0 41))
	(_version vef)
	(_time 1670420499058 2022.12.07 22:41:39)
	(_source(\../src/addr_decoder.vhd\))
	(_parameters tan)
	(_code f7f3a4a7f4a0a7e0f4a4b1ada2f1f2f1f4f1a1f1f3)
	(_ent
		(_time 1669871090398)
	)
	(_object
		(_port(_int WRITE -1 0 32(_ent(_in))))
		(_port(_int WRITE_EN -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 34(_ent(_in))))
		(_port(_int READ -1 0 35(_ent(_in))))
		(_port(_int READ_EN -1 0 36(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(1)(4))(_sens(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(50529027 50463235)
		(50529027 33686019)
	)
	(_model . addr_decoder 1 -1)
)
I 000051 55 882           1670420499073 data_latch
(_unit VHDL(data_latch 0 30(data_latch 0 42))
	(_version vef)
	(_time 1670420499074 2022.12.07 22:41:39)
	(_source(\../src/data_latch.vhd\))
	(_parameters tan)
	(_code 06025100015056100652405c04000701020005000e)
	(_ent
		(_time 1668668216299)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int EN -1 0 33(_ent(_in))))
		(_port(_int RESET -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35(_array -1((_dto i 11 i 0)))))
		(_port(_int LATCH_IN 0 0 35(_ent(_in))))
		(_port(_int LATCH_OUT 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . data_latch 1 -1)
)
I 000044 55 852           1670420499089 beh
(_unit VHDL(bin2bcd 0 30(beh 0 37))
	(_version vef)
	(_time 1670420499090 2022.12.07 22:41:39)
	(_source(\../src/Bin2BCD.vhd\))
	(_parameters tan)
	(_code 16124711194117051641044c4410121014101f1043)
	(_ent
		(_time 1668670771105)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . beh 1 -1)
)
I 000046 55 870           1670420499110 split
(_unit VHDL(split 0 28(split 0 36))
	(_version vef)
	(_time 1670420499111 2022.12.07 22:41:39)
	(_source(\../src/split.vhd\))
	(_parameters tan)
	(_code 26237623207121302f77327d7421262075202f2122)
	(_ent
		(_time 1668669919008)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int q1 1 0 31(_ent(_out))))
		(_port(_int q2 1 0 32(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((q1)(d(d_7_4))))(_trgt(1))(_sens(0(d_7_4))))))
			(line__39(_arch 1 0 39(_assignment(_alias((q2)(d(d_3_0))))(_trgt(2))(_sens(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . split 2 -1)
)
I 000044 55 932           1670420499129 Beh
(_unit VHDL(decoder 0 28(beh 0 35))
	(_version vef)
	(_time 1670420499130 2022.12.07 22:41:39)
	(_source(\../src/Decoder.vhd\))
	(_parameters tan)
	(_code 45411247451212531210511f114247434143404346)
	(_ent
		(_time 1668670025422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50528771 131586)
		(33686018 131586)
		(50528770 131586)
	)
	(_model . Beh 1 -1)
)
I 000052 55 8640          1670420499157 CISC_MEMORY
(_unit VHDL(cisc_memory 0 31(cisc_memory 0 42))
	(_version vef)
	(_time 1670420499158 2022.12.07 22:41:39)
	(_source(\../src/CISC_MEMORY.vhd\))
	(_parameters tan)
	(_code 545004575902034257500057100e00520052025356535d)
	(_ent
		(_time 1669871162613)
	)
	(_object
		(_port(_int MEM_CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int READ -1 0 34(_ent(_in))))
		(_port(_int WRITE -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37(_array -1((_dto i 11 i 0)))))
		(_port(_int MEM_DATA_IN 1 0 37(_ent(_in))))
		(_port(_int MEM_DATA_OUT 1 0 38(_ent(_out))))
		(_type(_int MEM_WORD 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int MEM_TABLE 0 45(_array 2((_dto i 255 i 0)))))
		(_sig(_int cells 3 0 46(_arch(_uni(((_string \"XXXXXXXXXXXX"\))((_string \"000000001000"\))((_string \"000000000001"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"000000000000"\))((_string \"011011111001"\))((_string \"010111111111"\))((_string \"011100000000"\))((_string \"000100000000"\))((_string \"010011111110"\))((_string \"001011111101"\))((_string \"011011111111"\))((_string \"010111111000"\)))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 306(_scalar (_to i 0 i 255))))
		(_var(_int address 4 0 306(_prcs 0)))
		(_prcs
			(line__305(_arch 0 0 305(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(std_logic_misc)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . CISC_MEMORY 1 -1)
)
I 000051 55 844           1670420499176 ext_bi_buf
(_unit VHDL(ext_bi_buf 0 29(ext_bi_buf 0 38))
	(_version vef)
	(_time 1670420499177 2022.12.07 22:41:39)
	(_source(\../src/ext_bi_buf.vhd\))
	(_parameters tan)
	(_code 74702274782224612320662e2c7122727673717272)
	(_ent
		(_time 1669870641416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . ext_bi_buf 1 -1)
)
I 000047 55 768           1670420499193 IO_MUX
(_unit VHDL(io_mux 0 30(io_mux 0 39))
	(_version vef)
	(_time 1670420499194 2022.12.07 22:41:39)
	(_source(\../src/IO_MUX.vhd\))
	(_parameters tan)
	(_code 8387d98dd6d78195d6d596d8da858a85d586d585d7)
	(_ent
		(_time 1669870802005)
	)
	(_object
		(_port(_int RD_SEL -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 33(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int B 0 0 34(_ent(_in))))
		(_port(_int MUX_OUT 0 0 35(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . IO_MUX 1 -1)
)
I 000044 55 711           1670420499214 key
(_unit VHDL(key 0 30(key 0 36))
	(_version vef)
	(_time 1670420499215 2022.12.07 22:41:39)
	(_source(\../src/key.vhd\))
	(_parameters tan)
	(_code 9397929c95c5ce85c09186c8cb95c19596949a95c1)
	(_ent
		(_time 1669870900235)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int KEY_OUT 0 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 50529026)
		(33686018 33686018 50528770)
	)
	(_model . key 1 -1)
)
I 000046 55 8539          1670420499239 micro
(_unit VHDL(micro 0 27(micro 0 38))
	(_version vef)
	(_time 1670420499240 2022.12.07 22:41:39)
	(_source(\../compile/micro.vhd\))
	(_parameters tan)
	(_code b2b6b5e6b9e5e5a5e6e5f4e8b7b4bbb4b1b5b0b4e4)
	(_ent
		(_time 1668665283928)
	)
	(_comp
		(ACC
			(_object
				(_port(_int ACC_IN 2 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int LD -1 0 46(_ent (_in))))
				(_port(_int RESET -1 0 47(_ent (_in))))
				(_port(_int ACC_OUT 2 0 48(_ent (_out))))
			)
		)
		(FLAG
			(_object
				(_port(_int ALU_OUT 9 0 94(_ent (_in))))
				(_port(_int CLK -1 0 95(_ent (_in))))
				(_port(_int LD -1 0 96(_ent (_in))))
				(_port(_int FLAG -1 0 97(_ent (_out))))
			)
		)
		(IR
			(_object
				(_port(_int CLK -1 0 102(_ent (_in))))
				(_port(_int IR_IN 10 0 103(_ent (_in))))
				(_port(_int LD -1 0 104(_ent (_in))))
				(_port(_int IR_OUT 10 0 105(_ent (_out))))
			)
		)
		(ADDR_MUX
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int SEL -1 0 55(_ent (_in))))
				(_port(_int MUX_OUT 3 0 56(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int A 4 0 61(_ent (_in))))
				(_port(_int B 4 0 62(_ent (_in))))
				(_port(_int OP 5 0 63(_ent (_in))))
				(_port(_int ALU_OUT 4 0 64(_ent (_out))))
			)
		)
		(MDR
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int LD -1 0 111(_ent (_in))))
				(_port(_int MDR_IN 11 0 112(_ent (_in))))
				(_port(_int MDR_OUT 11 0 113(_ent (_out))))
			)
		)
		(BI_BUF
			(_object
				(_port(_int BUF_IN 6 0 69(_ent (_in))))
				(_port(_int EN -1 0 70(_ent (_in))))
				(_port(_int BID_BUS 6 0 71(_ent (_inout))))
				(_port(_int BUF_OUT 6 0 72(_ent (_out))))
			)
		)
		(PC_LOGIC
			(_object
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int INC_PC -1 0 119(_ent (_in))))
				(_port(_int LD_PC -1 0 120(_ent (_in))))
				(_port(_int PC_IN 12 0 121(_ent (_in))))
				(_port(_int RESET -1 0 122(_ent (_in))))
				(_port(_int PC_OUT 12 0 123(_ent (_out))))
			)
		)
		(CONTROL_LOGIC
			(_object
				(_port(_int OP 7 0 77(_ent (_in))))
				(_port(_int PSTATE 8 0 78(_ent (_in))))
				(_port(_int ZERO -1 0 79(_ent (_in))))
				(_port(_int DOUT_EN -1 0 80(_ent (_out))))
				(_port(_int INC -1 0 81(_ent (_out))))
				(_port(_int LD_ACC -1 0 82(_ent (_out))))
				(_port(_int LD_IR -1 0 83(_ent (_out))))
				(_port(_int LD_MDR -1 0 84(_ent (_out))))
				(_port(_int LD_PC -1 0 85(_ent (_out))))
				(_port(_int NSTATE 8 0 86(_ent (_out))))
				(_port(_int RD -1 0 87(_ent (_out))))
				(_port(_int SEL -1 0 88(_ent (_out))))
				(_port(_int WR -1 0 89(_ent (_out))))
			)
		)
		(STATE
			(_object
				(_port(_int CLK -1 0 128(_ent (_in))))
				(_port(_int RESET -1 0 129(_ent (_in))))
				(_port(_int STATE_IN 13 0 130(_ent (_in))))
				(_port(_int STATE_OUT 13 0 131(_ent (_out))))
			)
		)
	)
	(_inst U1 0 158(_comp ACC)
		(_port
			((ACC_IN)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((RESET)(RESET))
			((ACC_OUT)(BUS1199))
		)
		(_use(_ent . ACC)
		)
	)
	(_inst U10 0 167(_comp FLAG)
		(_port
			((ALU_OUT)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((FLAG)(NET757))
		)
		(_use(_ent . FLAG)
		)
	)
	(_inst U11 0 175(_comp IR)
		(_port
			((CLK)(CLK))
			((IR_IN)(BUS899))
			((LD)(NET695))
			((IR_OUT)(data))
		)
		(_use(_ent . IR)
		)
	)
	(_inst U2 0 183(_comp ADDR_MUX)
		(_port
			((A)(BUS843))
			((B(7))(data(7)))
			((B(6))(data(6)))
			((B(5))(data(5)))
			((B(4))(data(4)))
			((B(3))(data(3)))
			((B(2))(data(2)))
			((B(1))(data(1)))
			((B(0))(data(0)))
			((SEL)(NET747))
			((MUX_OUT)(mem_addr))
		)
		(_use(_ent . ADDR_MUX)
			(_port
				((A)(A))
				((B)(B))
				((SEL)(SEL))
				((MUX_OUT)(MUX_OUT))
			)
		)
	)
	(_inst U4 0 198(_comp ALU)
		(_port
			((A)(BUS1199))
			((B)(BUS865))
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((ALU_OUT)(BUS781))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((OP)(OP))
				((ALU_OUT)(ALU_OUT))
			)
		)
	)
	(_inst U5 0 209(_comp MDR)
		(_port
			((CLK)(CLK))
			((LD)(NET683))
			((MDR_IN)(BUS899))
			((MDR_OUT)(BUS865))
		)
		(_use(_ent . MDR)
		)
	)
	(_inst U6 0 217(_comp BI_BUF)
		(_port
			((BUF_IN)(BUS1199))
			((EN)(NET707))
			((BID_BUS)(mem_data))
			((BUF_OUT)(BUS899))
		)
		(_use(_ent . BI_BUF)
		)
	)
	(_inst U7 0 225(_comp PC_LOGIC)
		(_port
			((CLK)(CLK))
			((INC_PC)(NET715))
			((LD_PC)(NET723))
			((PC_IN(7))(data(7)))
			((PC_IN(6))(data(6)))
			((PC_IN(5))(data(5)))
			((PC_IN(4))(data(4)))
			((PC_IN(3))(data(3)))
			((PC_IN(2))(data(2)))
			((PC_IN(1))(data(1)))
			((PC_IN(0))(data(0)))
			((RESET)(RESET))
			((PC_OUT)(BUS843))
		)
		(_use(_ent . PC_LOGIC)
			(_port
				((CLK)(CLK))
				((INC_PC)(INC_PC))
				((LD_PC)(LD_PC))
				((PC_IN)(PC_IN))
				((RESET)(RESET))
				((PC_OUT)(PC_OUT))
			)
		)
	)
	(_inst U8 0 242(_comp CONTROL_LOGIC)
		(_port
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((PSTATE)(BUS796))
			((ZERO)(NET757))
			((DOUT_EN)(NET707))
			((INC)(NET715))
			((LD_ACC)(NET665))
			((LD_IR)(NET695))
			((LD_MDR)(NET683))
			((LD_PC)(NET723))
			((NSTATE)(BUS784))
			((RD)(read))
			((SEL)(NET747))
			((WR)(write))
		)
		(_use(_ent . CONTROL_LOGIC)
			(_port
				((OP)(OP))
				((PSTATE)(PSTATE))
				((ZERO)(ZERO))
				((DOUT_EN)(DOUT_EN))
				((INC)(INC))
				((LD_ACC)(LD_ACC))
				((LD_IR)(LD_IR))
				((LD_MDR)(LD_MDR))
				((LD_PC)(LD_PC))
				((NSTATE)(NSTATE))
				((RD)(RD))
				((SEL)(SEL))
				((WR)(WR))
			)
		)
	)
	(_inst U9 0 262(_comp STATE)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((STATE_IN)(BUS784))
			((STATE_OUT)(BUS796))
		)
		(_use(_ent . STATE)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RESET -1 0 30(_ent(_in))))
		(_port(_int read -1 0 31(_ent(_out))))
		(_port(_int write -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int mem_addr 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34(_array -1((_dto i 11 i 0)))))
		(_port(_int mem_data 1 0 34(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 61(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 69(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 94(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 103(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 112(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 121(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int NET665 -1 0 137(_arch(_uni))))
		(_sig(_int NET683 -1 0 138(_arch(_uni))))
		(_sig(_int NET695 -1 0 139(_arch(_uni))))
		(_sig(_int NET707 -1 0 140(_arch(_uni))))
		(_sig(_int NET715 -1 0 141(_arch(_uni))))
		(_sig(_int NET723 -1 0 142(_arch(_uni))))
		(_sig(_int NET747 -1 0 143(_arch(_uni))))
		(_sig(_int NET757 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 145(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS1199 14 0 145(_arch(_uni))))
		(_sig(_int BUS781 14 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS784 15 0 147(_arch(_uni))))
		(_sig(_int BUS796 15 0 148(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 149(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS843 16 0 149(_arch(_uni))))
		(_sig(_int BUS865 14 0 150(_arch(_uni))))
		(_sig(_int BUS899 14 0 151(_arch(_uni))))
		(_sig(_int data 14 0 152(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000052 55 6920          1670420499248 \7_Seg_Top\
(_unit VHDL(\7_Seg_Top\ 0 27(\7_Seg_Top\ 0 30))
	(_version vef)
	(_time 1670420499249 2022.12.07 22:41:39)
	(_source(\../compile/7_Seg_Top.vhd\))
	(_parameters tan)
	(_code b2b5b2e3b7e6b0a7e5b1a7e8e4b7e4b7b6b4e4b5b2)
	(_ent
		(_time 1668670337119)
	)
	(_comp
		(micro
			(_object
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RESET -1 0 105(_ent (_in))))
				(_port(_int read -1 0 106(_ent (_out))))
				(_port(_int write -1 0 107(_ent (_out))))
				(_port(_int mem_addr 10 0 108(_ent (_out))))
				(_port(_int mem_data 11 0 109(_ent (_inout))))
			)
		)
		(IO_MUX
			(_object
				(_port(_int RD_SEL -1 0 91(_ent (_in))))
				(_port(_int A 8 0 92(_ent (_in))))
				(_port(_int B 8 0 93(_ent (_in))))
				(_port(_int MUX_OUT 8 0 94(_ent (_out))))
			)
		)
		(key
			(_object
				(_port(_int KEY_OUT 9 0 99(_ent (_out))))
			)
		)
		(ext_bi_buf
			(_object
				(_port(_int BUF_IN 7 0 83(_ent (_in))))
				(_port(_int EN -1 0 84(_ent (_in))))
				(_port(_int BID_BUS 7 0 85(_ent (_inout))))
				(_port(_int BUF_OUT 7 0 86(_ent (_out))))
			)
		)
		(CISC_MEMORY
			(_object
				(_port(_int MEM_CLK -1 0 51(_ent (_in))))
				(_port(_int READ -1 0 52(_ent (_in))))
				(_port(_int WRITE -1 0 53(_ent (_in))))
				(_port(_int MEM_ADDR 2 0 54(_ent (_in))))
				(_port(_int MEM_DATA_IN 3 0 55(_ent (_in))))
				(_port(_int MEM_DATA_OUT 3 0 56(_ent (_out))))
			)
		)
		(addr_decoder
			(_object
				(_port(_int WRITE -1 0 36(_ent (_in))))
				(_port(_int WRITE_EN -1 0 37(_ent (_out))))
				(_port(_int MEM_ADDR 0 0 38(_ent (_in))))
				(_port(_int READ -1 0 39(_ent (_in))))
				(_port(_int READ_EN -1 0 40(_ent (_out))))
			)
		)
		(CLOCKGEN
			(_object
				(_port(_int clk -1 0 61(_ent (_out))))
				(_port(_int mem_clk -1 0 62(_ent (_out))))
				(_port(_int reset -1 0 63(_ent (_out))))
			)
		)
		(data_latch
			(_object
				(_port(_int CLK -1 0 68(_ent (_in))))
				(_port(_int EN -1 0 69(_ent (_in))))
				(_port(_int RESET -1 0 70(_ent (_in))))
				(_port(_int LATCH_IN 4 0 71(_ent (_in))))
				(_port(_int LATCH_OUT 4 0 72(_ent (_out))))
			)
		)
		(Bin2BCD
			(_object
				(_port(_int d 1 0 45(_ent (_in))))
				(_port(_int q 1 0 46(_ent (_out))))
			)
		)
		(split
			(_object
				(_port(_int d 12 0 114(_ent (_in))))
				(_port(_int q1 13 0 115(_ent (_out))))
				(_port(_int q2 13 0 116(_ent (_out))))
			)
		)
		(Decoder
			(_object
				(_port(_int d 5 0 77(_ent (_in))))
				(_port(_int q 6 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 144(_comp micro)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((read)(NET962))
			((write)(NET671))
			((mem_addr)(BUS700))
			((mem_data)(BUS703))
		)
		(_use(_ent . micro)
		)
	)
	(_inst U10 0 154(_comp IO_MUX)
		(_port
			((RD_SEL)(NET935))
			((A)(BUS891))
			((B)(BUS899))
			((MUX_OUT)(BUS887))
		)
		(_use(_ent . IO_MUX)
		)
	)
	(_inst U11 0 162(_comp key)
		(_port
			((KEY_OUT)(BUS899))
		)
		(_use(_ent . key)
		)
	)
	(_inst U12 0 167(_comp ext_bi_buf)
		(_port
			((BUF_IN)(BUS887))
			((EN)(NET962))
			((BID_BUS)(BUS703))
			((BUF_OUT)(BUS820))
		)
		(_use(_ent . ext_bi_buf)
		)
	)
	(_inst U2 0 175(_comp CISC_MEMORY)
		(_port
			((MEM_CLK)(NET641))
			((READ)(NET962))
			((WRITE)(NET671))
			((MEM_ADDR)(BUS700))
			((MEM_DATA_IN)(BUS820))
			((MEM_DATA_OUT)(BUS891))
		)
		(_use(_ent . CISC_MEMORY)
		)
	)
	(_inst U3 0 185(_comp addr_decoder)
		(_port
			((WRITE)(NET671))
			((WRITE_EN)(NET674))
			((MEM_ADDR)(BUS700))
			((READ)(NET962))
			((READ_EN)(NET935))
		)
		(_use(_ent . addr_decoder)
		)
	)
	(_inst U4 0 194(_comp CLOCKGEN)
		(_port
			((clk)(clk))
			((mem_clk)(NET641))
			((reset)(reset))
		)
		(_use(_ent . CLOCKGEN)
		)
	)
	(_inst U5 0 201(_comp data_latch)
		(_port
			((CLK)(CLK))
			((EN)(NET674))
			((RESET)(RESET))
			((LATCH_IN)(BUS703))
			((LATCH_OUT)(BUS719))
		)
		(_use(_ent . data_latch)
		)
	)
	(_inst U6 0 210(_comp Bin2BCD)
		(_port
			((d)(BUS719))
			((q)(BUS727))
		)
		(_use(_ent . Bin2BCD)
		)
	)
	(_inst U7 0 216(_comp split)
		(_port
			((d)(BUS727))
			((q1)(BUS739))
			((q2)(BUS747))
		)
		(_use(_ent . split)
		)
	)
	(_inst U8 0 223(_comp Decoder)
		(_port
			((d)(BUS739))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst U9 0 228(_comp Decoder)
		(_port
			((d)(BUS747))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 55(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 78(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 83(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 92(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 99(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 109(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 114(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 115(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLK -1 0 122(_arch(_uni))))
		(_sig(_int NET641 -1 0 123(_arch(_uni))))
		(_sig(_int NET671 -1 0 124(_arch(_uni))))
		(_sig(_int NET674 -1 0 125(_arch(_uni))))
		(_sig(_int NET935 -1 0 126(_arch(_uni))))
		(_sig(_int NET962 -1 0 127(_arch(_uni))))
		(_sig(_int RESET -1 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 129(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS700 14 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1324 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS703 15 0 130(_arch(_uni))))
		(_sig(_int BUS719 15 0 131(_arch(_uni))))
		(_sig(_int BUS727 15 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS739 16 0 133(_arch(_uni))))
		(_sig(_int BUS747 16 0 134(_arch(_uni))))
		(_sig(_int BUS820 15 0 135(_arch(_uni))))
		(_sig(_int BUS887 15 0 136(_arch(_uni))))
		(_sig(_int BUS891 15 0 137(_arch(_uni))))
		(_sig(_int BUS899 15 0 138(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 864           1670420538748 BEHAVIORAL
(_unit VHDL(acc 0 29(behavioral 0 36))
	(_version vef)
	(_time 1670420538749 2022.12.07 22:42:18)
	(_source(\../src/acc.vhd\))
	(_parameters tan)
	(_code feabf9aea8a9a9e8feffeda4acf8fff8fdf8fdf8ff)
	(_ent
		(_time 1668665159635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ACC_IN 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int ACC_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(1))(_read(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 775           1670420538766 BEHAVIORAL
(_unit VHDL(addr_mux 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670420538767 2022.12.07 22:42:18)
	(_source(\../src/addr_mux.vhd\))
	(_parameters tan)
	(_code 0e5b08085f595e190d0e48540b090b0906080f080a)
	(_ent
		(_time 1665639925009)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 30(_ent(_in))))
		(_port(_int B 0 0 31(_ent(_in))))
		(_port(_int SEL -1 0 32(_ent(_in))))
		(_port(_int MUX_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000044 55 1045          1670420538784 ALU
(_unit VHDL(alu 0 30(alu 0 36))
	(_version vef)
	(_time 1670420538785 2022.12.07 22:42:18)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 2d782b292a7b7c3b2f2b6e76792b2c2b7e2a282b2c)
	(_ent
		(_time 1668666690376)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_port(_int B 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 1 0 33(_ent(_in))))
		(_port(_int ALU_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_subprogram
			(_int ADD 1 0 37(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU 2 -1)
)
I 000051 55 836           1670420538810 BEHAVIORAL
(_unit VHDL(bi_buf 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670420538811 2022.12.07 22:42:18)
	(_source(\../src/bi_buf.vhd\))
	(_parameters tan)
	(_code 3d68383860693f2b3e3d28676a3b3f3b34386b3b3f)
	(_ent
		(_time 1668664314784)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 918           1670420538825 BEHAVIORAL
(_unit VHDL(flag 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670420538826 2022.12.07 22:42:18)
	(_source(\../src/flag.vhd\))
	(_parameters tan)
	(_code 4c194d4e4c1b195a4a1f5a164e4a4d4a4b4a4a4a1f)
	(_ent
		(_time 1668665179096)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ALU_OUT 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int FLAG -1 0 33(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(3))(_sens(1))(_read(0)(2)))))
		)
		(_subprogram
			(_int DETECT_ZERO 1 0 36(_arch(_func -1 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 768           1670420538841 BEHAVIORAL
(_unit VHDL(ir 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670420538842 2022.12.07 22:42:18)
	(_source(\../src/ir.vhd\))
	(_parameters tan)
	(_code 5c09525e0d0b014b5f5e45070f5a555b5e5a555b5e)
	(_ent
		(_time 1668664367605)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int IR_IN 0 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int IR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 772           1670420538864 BEHAVIORAL
(_unit VHDL(mdr 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670420538865 2022.12.07 22:42:18)
	(_source(\../src/mdr.vhd\))
	(_parameters tan)
	(_code 7b2e287a2d2d2d6d2e796f20287d2f7d7f7c797d2f)
	(_ent
		(_time 1668664385654)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int MDR_IN 0 0 32(_ent(_in))))
		(_port(_int MDR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1237          1670420538881 BEHAVIORAL
(_unit VHDL(pc_logic 0 30(behavioral 0 38))
	(_version vef)
	(_time 1670420538882 2022.12.07 22:42:18)
	(_source(\../src/pc_logic.vhd\))
	(_parameters tan)
	(_code 8bdf8c85dadf899dd9dbcdd1dd8d828d888c8b8d88)
	(_ent
		(_time 1665639925051)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int INC_PC -1 0 32(_ent(_in)(_event))))
		(_port(_int LD_PC -1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_IN 0 0 34(_ent(_in)(_event))))
		(_port(_int RESET -1 0 35(_ent(_in)(_event))))
		(_port(_int PC_OUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int pc_out_reg 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5))))
			(line__54(_arch 1 0 54(_assignment(_alias((pc_out)(pc_out_reg)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 50463234)
	)
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 822           1670420538903 BEHAVIORAL
(_unit VHDL(state 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670420538904 2022.12.07 22:42:18)
	(_source(\../src/state.vhd\))
	(_parameters tan)
	(_code 9ace9e94cfcdcf8d9f998fc1c89d9e9c9b9d9e9c9f)
	(_ent
		(_time 1654150164443)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in)(_event))))
		(_port(_int RESET -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int STATE_IN 0 0 32(_ent(_in)(_event))))
		(_port(_int STATE_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1335          1670420538922 BEHAVIORAL
(_unit VHDL(control_logic 0 29(behavioral 0 45))
	(_version vef)
	(_time 1670420538923 2022.12.07 22:42:18)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code aaffaefdadfdabbdfca8b8f0adacf9affcacf9acfc)
	(_ent
		(_time 1668663552467)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int PSTATE 1 0 31(_ent(_in))))
		(_port(_int ZERO -1 0 32(_ent(_in))))
		(_port(_int DOUT_EN -1 0 33(_ent(_out))))
		(_port(_int INC -1 0 34(_ent(_out))))
		(_port(_int LD_ACC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 36(_ent(_out))))
		(_port(_int LD_MDR -1 0 37(_ent(_out))))
		(_port(_int LD_PC -1 0 38(_ent(_out))))
		(_port(_int NSTATE 1 0 39(_ent(_out))))
		(_port(_int RD -1 0 40(_ent(_out))))
		(_port(_int SEL -1 0 41(_ent(_out))))
		(_port(_int WR -1 0 42(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000049 55 759           1670420538952 CLOCKGEN
(_unit VHDL(clockgen 0 30(clockgen 0 38))
	(_version vef)
	(_time 1670420538953 2022.12.07 22:42:18)
	(_source(\../src/CLOCKGEN.vhd\))
	(_parameters tan)
	(_code c99ccd9c939ecbdfcb9a8b939fcfcccf9ccfcacf9a)
	(_ent
		(_time 1663222731815)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_out))))
		(_port(_int mem_clk -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_sig(_int var_clk -1 0 39(_arch(_uni((i 2))))))
		(_prcs
			(resetting(_arch 0 0 41(_prcs(_trgt(2)))))
			(clocking(_arch 1 0 48(_prcs(_simple)(_trgt(3)(0)(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . CLOCKGEN 2 -1)
)
I 000053 55 911           1670420538973 addr_decoder
(_unit VHDL(addr_decoder 0 30(addr_decoder 0 41))
	(_version vef)
	(_time 1670420538974 2022.12.07 22:42:18)
	(_source(\../src/addr_decoder.vhd\))
	(_parameters tan)
	(_code e9bcefbae4beb9feeabaafb3bcefecefeaefbfefed)
	(_ent
		(_time 1669871090398)
	)
	(_object
		(_port(_int WRITE -1 0 32(_ent(_in))))
		(_port(_int WRITE_EN -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 34(_ent(_in))))
		(_port(_int READ -1 0 35(_ent(_in))))
		(_port(_int READ_EN -1 0 36(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(1)(4))(_sens(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(50529027 50463235)
		(50529027 33686019)
	)
	(_model . addr_decoder 1 -1)
)
I 000051 55 882           1670420538990 data_latch
(_unit VHDL(data_latch 0 30(data_latch 0 42))
	(_version vef)
	(_time 1670420538991 2022.12.07 22:42:18)
	(_source(\../src/data_latch.vhd\))
	(_parameters tan)
	(_code f8adfba8f1aea8eef8acbea2fafef9fffcfefbfef0)
	(_ent
		(_time 1668668216299)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int EN -1 0 33(_ent(_in))))
		(_port(_int RESET -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35(_array -1((_dto i 11 i 0)))))
		(_port(_int LATCH_IN 0 0 35(_ent(_in))))
		(_port(_int LATCH_OUT 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . data_latch 1 -1)
)
I 000044 55 852           1670420539006 beh
(_unit VHDL(bin2bcd 0 30(beh 0 37))
	(_version vef)
	(_time 1670420539007 2022.12.07 22:42:19)
	(_source(\../src/Bin2BCD.vhd\))
	(_parameters tan)
	(_code 085d020e095f091b085f1a525a0e0c0e0a0e010e5d)
	(_ent
		(_time 1668670771105)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . beh 1 -1)
)
I 000046 55 870           1670420539030 split
(_unit VHDL(split 0 28(split 0 36))
	(_version vef)
	(_time 1670420539031 2022.12.07 22:42:19)
	(_source(\../src/split.vhd\))
	(_parameters tan)
	(_code 17431c11104010011e46034c4510171144111e1013)
	(_ent
		(_time 1668669919008)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int q1 1 0 31(_ent(_out))))
		(_port(_int q2 1 0 32(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((q1)(d(d_7_4))))(_trgt(1))(_sens(0(d_7_4))))))
			(line__39(_arch 1 0 39(_assignment(_alias((q2)(d(d_3_0))))(_trgt(2))(_sens(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . split 2 -1)
)
I 000044 55 932           1670420539045 Beh
(_unit VHDL(decoder 0 28(beh 0 35))
	(_version vef)
	(_time 1670420539046 2022.12.07 22:42:19)
	(_source(\../src/Decoder.vhd\))
	(_parameters tan)
	(_code 27722b23257070317072337d732025212321222124)
	(_ent
		(_time 1668670025422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50528771 131586)
		(33686018 131586)
		(50528770 131586)
	)
	(_model . Beh 1 -1)
)
I 000052 55 8640          1670420539074 CISC_MEMORY
(_unit VHDL(cisc_memory 0 31(cisc_memory 0 42))
	(_version vef)
	(_time 1670420539075 2022.12.07 22:42:19)
	(_source(\../src/CISC_MEMORY.vhd\))
	(_parameters tan)
	(_code 46134d444910115045421245021c12401240104144414f)
	(_ent
		(_time 1669871162613)
	)
	(_object
		(_port(_int MEM_CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int READ -1 0 34(_ent(_in))))
		(_port(_int WRITE -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37(_array -1((_dto i 11 i 0)))))
		(_port(_int MEM_DATA_IN 1 0 37(_ent(_in))))
		(_port(_int MEM_DATA_OUT 1 0 38(_ent(_out))))
		(_type(_int MEM_WORD 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int MEM_TABLE 0 45(_array 2((_dto i 255 i 0)))))
		(_sig(_int cells 3 0 46(_arch(_uni(((_string \"XXXXXXXXXXXX"\))((_string \"000000001000"\))((_string \"000000000001"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"000000000000"\))((_string \"011011111001"\))((_string \"010111111111"\))((_string \"011100000000"\))((_string \"000100000000"\))((_string \"010011111110"\))((_string \"001011111101"\))((_string \"011011111111"\))((_string \"010111111000"\)))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 306(_scalar (_to i 0 i 255))))
		(_var(_int address 4 0 306(_prcs 0)))
		(_prcs
			(line__305(_arch 0 0 305(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(std_logic_misc)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . CISC_MEMORY 1 -1)
)
I 000051 55 844           1670420539100 ext_bi_buf
(_unit VHDL(ext_bi_buf 0 29(ext_bi_buf 0 38))
	(_version vef)
	(_time 1670420539101 2022.12.07 22:42:19)
	(_source(\../src/ext_bi_buf.vhd\))
	(_parameters tan)
	(_code 66336b67683036733132743c3e6330606461636060)
	(_ent
		(_time 1669870641416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . ext_bi_buf 1 -1)
)
I 000047 55 768           1670420539119 IO_MUX
(_unit VHDL(io_mux 0 30(io_mux 0 39))
	(_version vef)
	(_time 1670420539120 2022.12.07 22:42:19)
	(_source(\../src/IO_MUX.vhd\))
	(_parameters tan)
	(_code 75207474262177632023602e2c737c732370237321)
	(_ent
		(_time 1669870802005)
	)
	(_object
		(_port(_int RD_SEL -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 33(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int B 0 0 34(_ent(_in))))
		(_port(_int MUX_OUT 0 0 35(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . IO_MUX 1 -1)
)
I 000044 55 711           1670420539141 key
(_unit VHDL(key 0 30(key 0 36))
	(_version vef)
	(_time 1670420539142 2022.12.07 22:42:19)
	(_source(\../src/key.vhd\))
	(_parameters tan)
	(_code 85d0df8b85d3d893d68790dedd83d78380828c83d7)
	(_ent
		(_time 1669870900235)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int KEY_OUT 0 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 50529026)
		(33686018 33686018 50528770)
	)
	(_model . key 1 -1)
)
I 000046 55 8539          1670420539167 micro
(_unit VHDL(micro 0 27(micro 0 38))
	(_version vef)
	(_time 1670420539168 2022.12.07 22:42:19)
	(_source(\../compile/micro.vhd\))
	(_parameters tan)
	(_code a4f1f8f3a9f3f3b3f0f3e2fea1a2ada2a7a3a6a2f2)
	(_ent
		(_time 1668665283928)
	)
	(_comp
		(ACC
			(_object
				(_port(_int ACC_IN 2 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int LD -1 0 46(_ent (_in))))
				(_port(_int RESET -1 0 47(_ent (_in))))
				(_port(_int ACC_OUT 2 0 48(_ent (_out))))
			)
		)
		(FLAG
			(_object
				(_port(_int ALU_OUT 9 0 94(_ent (_in))))
				(_port(_int CLK -1 0 95(_ent (_in))))
				(_port(_int LD -1 0 96(_ent (_in))))
				(_port(_int FLAG -1 0 97(_ent (_out))))
			)
		)
		(IR
			(_object
				(_port(_int CLK -1 0 102(_ent (_in))))
				(_port(_int IR_IN 10 0 103(_ent (_in))))
				(_port(_int LD -1 0 104(_ent (_in))))
				(_port(_int IR_OUT 10 0 105(_ent (_out))))
			)
		)
		(ADDR_MUX
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int SEL -1 0 55(_ent (_in))))
				(_port(_int MUX_OUT 3 0 56(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int A 4 0 61(_ent (_in))))
				(_port(_int B 4 0 62(_ent (_in))))
				(_port(_int OP 5 0 63(_ent (_in))))
				(_port(_int ALU_OUT 4 0 64(_ent (_out))))
			)
		)
		(MDR
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int LD -1 0 111(_ent (_in))))
				(_port(_int MDR_IN 11 0 112(_ent (_in))))
				(_port(_int MDR_OUT 11 0 113(_ent (_out))))
			)
		)
		(BI_BUF
			(_object
				(_port(_int BUF_IN 6 0 69(_ent (_in))))
				(_port(_int EN -1 0 70(_ent (_in))))
				(_port(_int BID_BUS 6 0 71(_ent (_inout))))
				(_port(_int BUF_OUT 6 0 72(_ent (_out))))
			)
		)
		(PC_LOGIC
			(_object
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int INC_PC -1 0 119(_ent (_in))))
				(_port(_int LD_PC -1 0 120(_ent (_in))))
				(_port(_int PC_IN 12 0 121(_ent (_in))))
				(_port(_int RESET -1 0 122(_ent (_in))))
				(_port(_int PC_OUT 12 0 123(_ent (_out))))
			)
		)
		(CONTROL_LOGIC
			(_object
				(_port(_int OP 7 0 77(_ent (_in))))
				(_port(_int PSTATE 8 0 78(_ent (_in))))
				(_port(_int ZERO -1 0 79(_ent (_in))))
				(_port(_int DOUT_EN -1 0 80(_ent (_out))))
				(_port(_int INC -1 0 81(_ent (_out))))
				(_port(_int LD_ACC -1 0 82(_ent (_out))))
				(_port(_int LD_IR -1 0 83(_ent (_out))))
				(_port(_int LD_MDR -1 0 84(_ent (_out))))
				(_port(_int LD_PC -1 0 85(_ent (_out))))
				(_port(_int NSTATE 8 0 86(_ent (_out))))
				(_port(_int RD -1 0 87(_ent (_out))))
				(_port(_int SEL -1 0 88(_ent (_out))))
				(_port(_int WR -1 0 89(_ent (_out))))
			)
		)
		(STATE
			(_object
				(_port(_int CLK -1 0 128(_ent (_in))))
				(_port(_int RESET -1 0 129(_ent (_in))))
				(_port(_int STATE_IN 13 0 130(_ent (_in))))
				(_port(_int STATE_OUT 13 0 131(_ent (_out))))
			)
		)
	)
	(_inst U1 0 158(_comp ACC)
		(_port
			((ACC_IN)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((RESET)(RESET))
			((ACC_OUT)(BUS1199))
		)
		(_use(_ent . ACC)
		)
	)
	(_inst U10 0 167(_comp FLAG)
		(_port
			((ALU_OUT)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((FLAG)(NET757))
		)
		(_use(_ent . FLAG)
		)
	)
	(_inst U11 0 175(_comp IR)
		(_port
			((CLK)(CLK))
			((IR_IN)(BUS899))
			((LD)(NET695))
			((IR_OUT)(data))
		)
		(_use(_ent . IR)
		)
	)
	(_inst U2 0 183(_comp ADDR_MUX)
		(_port
			((A)(BUS843))
			((B(7))(data(7)))
			((B(6))(data(6)))
			((B(5))(data(5)))
			((B(4))(data(4)))
			((B(3))(data(3)))
			((B(2))(data(2)))
			((B(1))(data(1)))
			((B(0))(data(0)))
			((SEL)(NET747))
			((MUX_OUT)(mem_addr))
		)
		(_use(_ent . ADDR_MUX)
			(_port
				((A)(A))
				((B)(B))
				((SEL)(SEL))
				((MUX_OUT)(MUX_OUT))
			)
		)
	)
	(_inst U4 0 198(_comp ALU)
		(_port
			((A)(BUS1199))
			((B)(BUS865))
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((ALU_OUT)(BUS781))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((OP)(OP))
				((ALU_OUT)(ALU_OUT))
			)
		)
	)
	(_inst U5 0 209(_comp MDR)
		(_port
			((CLK)(CLK))
			((LD)(NET683))
			((MDR_IN)(BUS899))
			((MDR_OUT)(BUS865))
		)
		(_use(_ent . MDR)
		)
	)
	(_inst U6 0 217(_comp BI_BUF)
		(_port
			((BUF_IN)(BUS1199))
			((EN)(NET707))
			((BID_BUS)(mem_data))
			((BUF_OUT)(BUS899))
		)
		(_use(_ent . BI_BUF)
		)
	)
	(_inst U7 0 225(_comp PC_LOGIC)
		(_port
			((CLK)(CLK))
			((INC_PC)(NET715))
			((LD_PC)(NET723))
			((PC_IN(7))(data(7)))
			((PC_IN(6))(data(6)))
			((PC_IN(5))(data(5)))
			((PC_IN(4))(data(4)))
			((PC_IN(3))(data(3)))
			((PC_IN(2))(data(2)))
			((PC_IN(1))(data(1)))
			((PC_IN(0))(data(0)))
			((RESET)(RESET))
			((PC_OUT)(BUS843))
		)
		(_use(_ent . PC_LOGIC)
			(_port
				((CLK)(CLK))
				((INC_PC)(INC_PC))
				((LD_PC)(LD_PC))
				((PC_IN)(PC_IN))
				((RESET)(RESET))
				((PC_OUT)(PC_OUT))
			)
		)
	)
	(_inst U8 0 242(_comp CONTROL_LOGIC)
		(_port
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((PSTATE)(BUS796))
			((ZERO)(NET757))
			((DOUT_EN)(NET707))
			((INC)(NET715))
			((LD_ACC)(NET665))
			((LD_IR)(NET695))
			((LD_MDR)(NET683))
			((LD_PC)(NET723))
			((NSTATE)(BUS784))
			((RD)(read))
			((SEL)(NET747))
			((WR)(write))
		)
		(_use(_ent . CONTROL_LOGIC)
			(_port
				((OP)(OP))
				((PSTATE)(PSTATE))
				((ZERO)(ZERO))
				((DOUT_EN)(DOUT_EN))
				((INC)(INC))
				((LD_ACC)(LD_ACC))
				((LD_IR)(LD_IR))
				((LD_MDR)(LD_MDR))
				((LD_PC)(LD_PC))
				((NSTATE)(NSTATE))
				((RD)(RD))
				((SEL)(SEL))
				((WR)(WR))
			)
		)
	)
	(_inst U9 0 262(_comp STATE)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((STATE_IN)(BUS784))
			((STATE_OUT)(BUS796))
		)
		(_use(_ent . STATE)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RESET -1 0 30(_ent(_in))))
		(_port(_int read -1 0 31(_ent(_out))))
		(_port(_int write -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int mem_addr 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34(_array -1((_dto i 11 i 0)))))
		(_port(_int mem_data 1 0 34(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 61(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 69(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 94(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 103(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 112(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 121(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int NET665 -1 0 137(_arch(_uni))))
		(_sig(_int NET683 -1 0 138(_arch(_uni))))
		(_sig(_int NET695 -1 0 139(_arch(_uni))))
		(_sig(_int NET707 -1 0 140(_arch(_uni))))
		(_sig(_int NET715 -1 0 141(_arch(_uni))))
		(_sig(_int NET723 -1 0 142(_arch(_uni))))
		(_sig(_int NET747 -1 0 143(_arch(_uni))))
		(_sig(_int NET757 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 145(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS1199 14 0 145(_arch(_uni))))
		(_sig(_int BUS781 14 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS784 15 0 147(_arch(_uni))))
		(_sig(_int BUS796 15 0 148(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 149(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS843 16 0 149(_arch(_uni))))
		(_sig(_int BUS865 14 0 150(_arch(_uni))))
		(_sig(_int BUS899 14 0 151(_arch(_uni))))
		(_sig(_int data 14 0 152(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000052 55 6920          1670420539174 \7_Seg_Top\
(_unit VHDL(\7_Seg_Top\ 0 27(\7_Seg_Top\ 0 30))
	(_version vef)
	(_time 1670420539175 2022.12.07 22:42:19)
	(_source(\../compile/7_Seg_Top.vhd\))
	(_parameters tan)
	(_code a4f2fff6a7f0a6b1f3a7b1fef2a1f2a1a0a2f2a3a4)
	(_ent
		(_time 1668670337119)
	)
	(_comp
		(micro
			(_object
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RESET -1 0 105(_ent (_in))))
				(_port(_int read -1 0 106(_ent (_out))))
				(_port(_int write -1 0 107(_ent (_out))))
				(_port(_int mem_addr 10 0 108(_ent (_out))))
				(_port(_int mem_data 11 0 109(_ent (_inout))))
			)
		)
		(IO_MUX
			(_object
				(_port(_int RD_SEL -1 0 91(_ent (_in))))
				(_port(_int A 8 0 92(_ent (_in))))
				(_port(_int B 8 0 93(_ent (_in))))
				(_port(_int MUX_OUT 8 0 94(_ent (_out))))
			)
		)
		(key
			(_object
				(_port(_int KEY_OUT 9 0 99(_ent (_out))))
			)
		)
		(ext_bi_buf
			(_object
				(_port(_int BUF_IN 7 0 83(_ent (_in))))
				(_port(_int EN -1 0 84(_ent (_in))))
				(_port(_int BID_BUS 7 0 85(_ent (_inout))))
				(_port(_int BUF_OUT 7 0 86(_ent (_out))))
			)
		)
		(CISC_MEMORY
			(_object
				(_port(_int MEM_CLK -1 0 51(_ent (_in))))
				(_port(_int READ -1 0 52(_ent (_in))))
				(_port(_int WRITE -1 0 53(_ent (_in))))
				(_port(_int MEM_ADDR 2 0 54(_ent (_in))))
				(_port(_int MEM_DATA_IN 3 0 55(_ent (_in))))
				(_port(_int MEM_DATA_OUT 3 0 56(_ent (_out))))
			)
		)
		(addr_decoder
			(_object
				(_port(_int WRITE -1 0 36(_ent (_in))))
				(_port(_int WRITE_EN -1 0 37(_ent (_out))))
				(_port(_int MEM_ADDR 0 0 38(_ent (_in))))
				(_port(_int READ -1 0 39(_ent (_in))))
				(_port(_int READ_EN -1 0 40(_ent (_out))))
			)
		)
		(CLOCKGEN
			(_object
				(_port(_int clk -1 0 61(_ent (_out))))
				(_port(_int mem_clk -1 0 62(_ent (_out))))
				(_port(_int reset -1 0 63(_ent (_out))))
			)
		)
		(data_latch
			(_object
				(_port(_int CLK -1 0 68(_ent (_in))))
				(_port(_int EN -1 0 69(_ent (_in))))
				(_port(_int RESET -1 0 70(_ent (_in))))
				(_port(_int LATCH_IN 4 0 71(_ent (_in))))
				(_port(_int LATCH_OUT 4 0 72(_ent (_out))))
			)
		)
		(Bin2BCD
			(_object
				(_port(_int d 1 0 45(_ent (_in))))
				(_port(_int q 1 0 46(_ent (_out))))
			)
		)
		(split
			(_object
				(_port(_int d 12 0 114(_ent (_in))))
				(_port(_int q1 13 0 115(_ent (_out))))
				(_port(_int q2 13 0 116(_ent (_out))))
			)
		)
		(Decoder
			(_object
				(_port(_int d 5 0 77(_ent (_in))))
				(_port(_int q 6 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 144(_comp micro)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((read)(NET962))
			((write)(NET671))
			((mem_addr)(BUS700))
			((mem_data)(BUS703))
		)
		(_use(_ent . micro)
		)
	)
	(_inst U10 0 154(_comp IO_MUX)
		(_port
			((RD_SEL)(NET935))
			((A)(BUS891))
			((B)(BUS899))
			((MUX_OUT)(BUS887))
		)
		(_use(_ent . IO_MUX)
		)
	)
	(_inst U11 0 162(_comp key)
		(_port
			((KEY_OUT)(BUS899))
		)
		(_use(_ent . key)
		)
	)
	(_inst U12 0 167(_comp ext_bi_buf)
		(_port
			((BUF_IN)(BUS887))
			((EN)(NET962))
			((BID_BUS)(BUS703))
			((BUF_OUT)(BUS820))
		)
		(_use(_ent . ext_bi_buf)
		)
	)
	(_inst U2 0 175(_comp CISC_MEMORY)
		(_port
			((MEM_CLK)(NET641))
			((READ)(NET962))
			((WRITE)(NET671))
			((MEM_ADDR)(BUS700))
			((MEM_DATA_IN)(BUS820))
			((MEM_DATA_OUT)(BUS891))
		)
		(_use(_ent . CISC_MEMORY)
		)
	)
	(_inst U3 0 185(_comp addr_decoder)
		(_port
			((WRITE)(NET671))
			((WRITE_EN)(NET674))
			((MEM_ADDR)(BUS700))
			((READ)(NET962))
			((READ_EN)(NET935))
		)
		(_use(_ent . addr_decoder)
		)
	)
	(_inst U4 0 194(_comp CLOCKGEN)
		(_port
			((clk)(clk))
			((mem_clk)(NET641))
			((reset)(reset))
		)
		(_use(_ent . CLOCKGEN)
		)
	)
	(_inst U5 0 201(_comp data_latch)
		(_port
			((CLK)(CLK))
			((EN)(NET674))
			((RESET)(RESET))
			((LATCH_IN)(BUS703))
			((LATCH_OUT)(BUS719))
		)
		(_use(_ent . data_latch)
		)
	)
	(_inst U6 0 210(_comp Bin2BCD)
		(_port
			((d)(BUS719))
			((q)(BUS727))
		)
		(_use(_ent . Bin2BCD)
		)
	)
	(_inst U7 0 216(_comp split)
		(_port
			((d)(BUS727))
			((q1)(BUS739))
			((q2)(BUS747))
		)
		(_use(_ent . split)
		)
	)
	(_inst U8 0 223(_comp Decoder)
		(_port
			((d)(BUS739))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst U9 0 228(_comp Decoder)
		(_port
			((d)(BUS747))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 55(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 78(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 83(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 92(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 99(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 109(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 114(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 115(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLK -1 0 122(_arch(_uni))))
		(_sig(_int NET641 -1 0 123(_arch(_uni))))
		(_sig(_int NET671 -1 0 124(_arch(_uni))))
		(_sig(_int NET674 -1 0 125(_arch(_uni))))
		(_sig(_int NET935 -1 0 126(_arch(_uni))))
		(_sig(_int NET962 -1 0 127(_arch(_uni))))
		(_sig(_int RESET -1 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 129(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS700 14 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1324 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS703 15 0 130(_arch(_uni))))
		(_sig(_int BUS719 15 0 131(_arch(_uni))))
		(_sig(_int BUS727 15 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS739 16 0 133(_arch(_uni))))
		(_sig(_int BUS747 16 0 134(_arch(_uni))))
		(_sig(_int BUS820 15 0 135(_arch(_uni))))
		(_sig(_int BUS887 15 0 136(_arch(_uni))))
		(_sig(_int BUS891 15 0 137(_arch(_uni))))
		(_sig(_int BUS899 15 0 138(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 864           1670420680554 BEHAVIORAL
(_unit VHDL(acc 0 29(behavioral 0 36))
	(_version vef)
	(_time 1670420680555 2022.12.07 22:44:40)
	(_source(\../src/acc.vhd\))
	(_parameters tan)
	(_code f3a3f2a3f3a4a4e5f3f2e0a9a1f5f2f5f0f5f0f5f2)
	(_ent
		(_time 1668665159635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ACC_IN 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int ACC_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(1))(_read(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 775           1670420680572 BEHAVIORAL
(_unit VHDL(addr_mux 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670420680573 2022.12.07 22:44:40)
	(_source(\../src/addr_mux.vhd\))
	(_parameters tan)
	(_code 025202040455521501024458070507050a04030406)
	(_ent
		(_time 1665639925009)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 30(_ent(_in))))
		(_port(_int B 0 0 31(_ent(_in))))
		(_port(_int SEL -1 0 32(_ent(_in))))
		(_port(_int MUX_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000044 55 1045          1670420680589 ALU
(_unit VHDL(alu 0 30(alu 0 36))
	(_version vef)
	(_time 1670420680590 2022.12.07 22:44:40)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 124212154344430410145149461413144115171413)
	(_ent
		(_time 1668666690376)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_port(_int B 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 1 0 33(_ent(_in))))
		(_port(_int ALU_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_subprogram
			(_int ADD 1 0 37(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU 2 -1)
)
I 000051 55 836           1670420680613 BEHAVIORAL
(_unit VHDL(bi_buf 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670420680614 2022.12.07 22:44:40)
	(_source(\../src/bi_buf.vhd\))
	(_parameters tan)
	(_code 227221262976203421223778752420242b27742420)
	(_ent
		(_time 1668664314784)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 918           1670420680628 BEHAVIORAL
(_unit VHDL(flag 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670420680629 2022.12.07 22:44:40)
	(_source(\../src/flag.vhd\))
	(_parameters tan)
	(_code 31613634636664273762276b333730373637373762)
	(_ent
		(_time 1668665179096)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ALU_OUT 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int FLAG -1 0 33(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(3))(_sens(1))(_read(0)(2)))))
		)
		(_subprogram
			(_int DETECT_ZERO 1 0 36(_arch(_func -1 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 768           1670420680644 BEHAVIORAL
(_unit VHDL(ir 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670420680645 2022.12.07 22:44:40)
	(_source(\../src/ir.vhd\))
	(_parameters tan)
	(_code 4111494242161c564243581a124748464347484643)
	(_ent
		(_time 1668664367605)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int IR_IN 0 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int IR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 772           1670420680662 BEHAVIORAL
(_unit VHDL(mdr 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670420680663 2022.12.07 22:44:40)
	(_source(\../src/mdr.vhd\))
	(_parameters tan)
	(_code 60303560643636763562743b336634666467626634)
	(_ent
		(_time 1668664385654)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int MDR_IN 0 0 32(_ent(_in))))
		(_port(_int MDR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1237          1670420680681 BEHAVIORAL
(_unit VHDL(pc_logic 0 30(behavioral 0 38))
	(_version vef)
	(_time 1670420680682 2022.12.07 22:44:40)
	(_source(\../src/pc_logic.vhd\))
	(_parameters tan)
	(_code 70217171732472662220362a267679767377707673)
	(_ent
		(_time 1665639925051)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int INC_PC -1 0 32(_ent(_in)(_event))))
		(_port(_int LD_PC -1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_IN 0 0 34(_ent(_in)(_event))))
		(_port(_int RESET -1 0 35(_ent(_in)(_event))))
		(_port(_int PC_OUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int pc_out_reg 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5))))
			(line__54(_arch 1 0 54(_assignment(_alias((pc_out)(pc_out_reg)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 50463234)
	)
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 822           1670420680703 BEHAVIORAL
(_unit VHDL(state 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670420680704 2022.12.07 22:44:40)
	(_source(\../src/state.vhd\))
	(_parameters tan)
	(_code 7f2e7d7f2d282a687a7c6a242d787b797e787b797a)
	(_ent
		(_time 1654150164443)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in)(_event))))
		(_port(_int RESET -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int STATE_IN 0 0 32(_ent(_in)(_event))))
		(_port(_int STATE_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1335          1670420680725 BEHAVIORAL
(_unit VHDL(control_logic 0 29(behavioral 0 45))
	(_version vef)
	(_time 1670420680726 2022.12.07 22:44:40)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 9fcf9d909fc89e88c99d8dc59899cc9ac999cc99c9)
	(_ent
		(_time 1668663552467)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int PSTATE 1 0 31(_ent(_in))))
		(_port(_int ZERO -1 0 32(_ent(_in))))
		(_port(_int DOUT_EN -1 0 33(_ent(_out))))
		(_port(_int INC -1 0 34(_ent(_out))))
		(_port(_int LD_ACC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 36(_ent(_out))))
		(_port(_int LD_MDR -1 0 37(_ent(_out))))
		(_port(_int LD_PC -1 0 38(_ent(_out))))
		(_port(_int NSTATE 1 0 39(_ent(_out))))
		(_port(_int RD -1 0 40(_ent(_out))))
		(_port(_int SEL -1 0 41(_ent(_out))))
		(_port(_int WR -1 0 42(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000049 55 759           1670420680754 CLOCKGEN
(_unit VHDL(clockgen 0 30(clockgen 0 38))
	(_version vef)
	(_time 1670420680755 2022.12.07 22:44:40)
	(_source(\../src/CLOCKGEN.vhd\))
	(_parameters tan)
	(_code beeebceab8e9bca8bcedfce4e8b8bbb8ebb8bdb8ed)
	(_ent
		(_time 1663222731815)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_out))))
		(_port(_int mem_clk -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_sig(_int var_clk -1 0 39(_arch(_uni((i 2))))))
		(_prcs
			(resetting(_arch 0 0 41(_prcs(_trgt(2)))))
			(clocking(_arch 1 0 48(_prcs(_simple)(_trgt(3)(0)(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . CLOCKGEN 2 -1)
)
I 000053 55 911           1670420680774 addr_decoder
(_unit VHDL(addr_decoder 0 30(addr_decoder 0 41))
	(_version vef)
	(_time 1670420680775 2022.12.07 22:44:40)
	(_source(\../src/addr_decoder.vhd\))
	(_parameters tan)
	(_code cd9dcd989d9a9ddace9e8b9798cbc8cbcecb9bcbc9)
	(_ent
		(_time 1669871090398)
	)
	(_object
		(_port(_int WRITE -1 0 32(_ent(_in))))
		(_port(_int WRITE_EN -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 34(_ent(_in))))
		(_port(_int READ -1 0 35(_ent(_in))))
		(_port(_int READ_EN -1 0 36(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(1)(4))(_sens(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(50529027 50463235)
		(50529027 33686019)
	)
	(_model . addr_decoder 1 -1)
)
I 000051 55 882           1670420680790 data_latch
(_unit VHDL(data_latch 0 30(data_latch 0 42))
	(_version vef)
	(_time 1670420680791 2022.12.07 22:44:40)
	(_source(\../src/data_latch.vhd\))
	(_parameters tan)
	(_code dd8dd88f888b8dcbdd899b87dfdbdcdad9dbdedbd5)
	(_ent
		(_time 1668668216299)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int EN -1 0 33(_ent(_in))))
		(_port(_int RESET -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35(_array -1((_dto i 11 i 0)))))
		(_port(_int LATCH_IN 0 0 35(_ent(_in))))
		(_port(_int LATCH_OUT 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . data_latch 1 -1)
)
I 000044 55 852           1670420680808 beh
(_unit VHDL(bin2bcd 0 30(beh 0 37))
	(_version vef)
	(_time 1670420680809 2022.12.07 22:44:40)
	(_source(\../src/Bin2BCD.vhd\))
	(_parameters tan)
	(_code edbdeebeb0baecfeedbaffb7bfebe9ebefebe4ebb8)
	(_ent
		(_time 1668670771105)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . beh 1 -1)
)
I 000046 55 870           1670420680830 split
(_unit VHDL(split 0 28(split 0 36))
	(_version vef)
	(_time 1670420680831 2022.12.07 22:44:40)
	(_source(\../src/split.vhd\))
	(_parameters tan)
	(_code fcadfeadafabfbeaf5ade8a7aefbfcfaaffaf5fbf8)
	(_ent
		(_time 1668669919008)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int q1 1 0 31(_ent(_out))))
		(_port(_int q2 1 0 32(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((q1)(d(d_7_4))))(_trgt(1))(_sens(0(d_7_4))))))
			(line__39(_arch 1 0 39(_assignment(_alias((q2)(d(d_3_0))))(_trgt(2))(_sens(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . split 2 -1)
)
I 000044 55 932           1670420680845 Beh
(_unit VHDL(decoder 0 28(beh 0 35))
	(_version vef)
	(_time 1670420680846 2022.12.07 22:44:40)
	(_source(\../src/Decoder.vhd\))
	(_parameters tan)
	(_code 0c5c0a0a5a5b5b1a5b591856580b0e0a080a090a0f)
	(_ent
		(_time 1668670025422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50528771 131586)
		(33686018 131586)
		(50528770 131586)
	)
	(_model . Beh 1 -1)
)
I 000052 55 8640          1670420680872 CISC_MEMORY
(_unit VHDL(cisc_memory 0 31(cisc_memory 0 42))
	(_version vef)
	(_time 1670420680873 2022.12.07 22:44:40)
	(_source(\../src/CISC_MEMORY.vhd\))
	(_parameters tan)
	(_code 2b7b2a2f707d7c3d282f7f286f717f2d7f2d7d2c292c22)
	(_ent
		(_time 1669871162613)
	)
	(_object
		(_port(_int MEM_CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int READ -1 0 34(_ent(_in))))
		(_port(_int WRITE -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37(_array -1((_dto i 11 i 0)))))
		(_port(_int MEM_DATA_IN 1 0 37(_ent(_in))))
		(_port(_int MEM_DATA_OUT 1 0 38(_ent(_out))))
		(_type(_int MEM_WORD 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int MEM_TABLE 0 45(_array 2((_dto i 255 i 0)))))
		(_sig(_int cells 3 0 46(_arch(_uni(((_string \"XXXXXXXXXXXX"\))((_string \"000000001000"\))((_string \"000000000001"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"000000000000"\))((_string \"011011111001"\))((_string \"010111111111"\))((_string \"011100000000"\))((_string \"000100000000"\))((_string \"010011111110"\))((_string \"001011111101"\))((_string \"011011111111"\))((_string \"010111111000"\)))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 306(_scalar (_to i 0 i 255))))
		(_var(_int address 4 0 306(_prcs 0)))
		(_prcs
			(line__305(_arch 0 0 305(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(std_logic_misc)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . CISC_MEMORY 1 -1)
)
I 000051 55 844           1670420680895 ext_bi_buf
(_unit VHDL(ext_bi_buf 0 29(ext_bi_buf 0 38))
	(_version vef)
	(_time 1670420680896 2022.12.07 22:44:40)
	(_source(\../src/ext_bi_buf.vhd\))
	(_parameters tan)
	(_code 4a1a4d49131c1a5f1d1e5810124f1c4c484d4f4c4c)
	(_ent
		(_time 1669870641416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . ext_bi_buf 1 -1)
)
I 000047 55 768           1670420680912 IO_MUX
(_unit VHDL(io_mux 0 30(io_mux 0 39))
	(_version vef)
	(_time 1670420680913 2022.12.07 22:44:40)
	(_source(\../src/IO_MUX.vhd\))
	(_parameters tan)
	(_code 5a0a51595d0e584c0f0c4f01035c535c0c5f0c5c0e)
	(_ent
		(_time 1669870802005)
	)
	(_object
		(_port(_int RD_SEL -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 33(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int B 0 0 34(_ent(_in))))
		(_port(_int MUX_OUT 0 0 35(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . IO_MUX 1 -1)
)
I 000044 55 775           1670420680932 key
(_unit VHDL(key 0 30(key 0 36))
	(_version vef)
	(_time 1670420680933 2022.12.07 22:44:40)
	(_source(\../src/key.vhd\))
	(_parameters tan)
	(_code 6a3a3a6a3e3c377c39697f31326c386c6f6d636c38)
	(_ent
		(_time 1669870900235)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int KEY_OUT 0 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 50528770)
		(33686018 33686018 50463234)
		(33686018 33686018 50529026)
		(33686018 33686018 33751810)
	)
	(_model . key 1 -1)
)
I 000046 55 8539          1670420680957 micro
(_unit VHDL(micro 0 27(micro 0 38))
	(_version vef)
	(_time 1670420680958 2022.12.07 22:44:40)
	(_source(\../compile/micro.vhd\))
	(_parameters tan)
	(_code 89d9df8789dede9edddecfd38c8f808f8a8e8b8fdf)
	(_ent
		(_time 1668665283928)
	)
	(_comp
		(ACC
			(_object
				(_port(_int ACC_IN 2 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int LD -1 0 46(_ent (_in))))
				(_port(_int RESET -1 0 47(_ent (_in))))
				(_port(_int ACC_OUT 2 0 48(_ent (_out))))
			)
		)
		(FLAG
			(_object
				(_port(_int ALU_OUT 9 0 94(_ent (_in))))
				(_port(_int CLK -1 0 95(_ent (_in))))
				(_port(_int LD -1 0 96(_ent (_in))))
				(_port(_int FLAG -1 0 97(_ent (_out))))
			)
		)
		(IR
			(_object
				(_port(_int CLK -1 0 102(_ent (_in))))
				(_port(_int IR_IN 10 0 103(_ent (_in))))
				(_port(_int LD -1 0 104(_ent (_in))))
				(_port(_int IR_OUT 10 0 105(_ent (_out))))
			)
		)
		(ADDR_MUX
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int SEL -1 0 55(_ent (_in))))
				(_port(_int MUX_OUT 3 0 56(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int A 4 0 61(_ent (_in))))
				(_port(_int B 4 0 62(_ent (_in))))
				(_port(_int OP 5 0 63(_ent (_in))))
				(_port(_int ALU_OUT 4 0 64(_ent (_out))))
			)
		)
		(MDR
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int LD -1 0 111(_ent (_in))))
				(_port(_int MDR_IN 11 0 112(_ent (_in))))
				(_port(_int MDR_OUT 11 0 113(_ent (_out))))
			)
		)
		(BI_BUF
			(_object
				(_port(_int BUF_IN 6 0 69(_ent (_in))))
				(_port(_int EN -1 0 70(_ent (_in))))
				(_port(_int BID_BUS 6 0 71(_ent (_inout))))
				(_port(_int BUF_OUT 6 0 72(_ent (_out))))
			)
		)
		(PC_LOGIC
			(_object
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int INC_PC -1 0 119(_ent (_in))))
				(_port(_int LD_PC -1 0 120(_ent (_in))))
				(_port(_int PC_IN 12 0 121(_ent (_in))))
				(_port(_int RESET -1 0 122(_ent (_in))))
				(_port(_int PC_OUT 12 0 123(_ent (_out))))
			)
		)
		(CONTROL_LOGIC
			(_object
				(_port(_int OP 7 0 77(_ent (_in))))
				(_port(_int PSTATE 8 0 78(_ent (_in))))
				(_port(_int ZERO -1 0 79(_ent (_in))))
				(_port(_int DOUT_EN -1 0 80(_ent (_out))))
				(_port(_int INC -1 0 81(_ent (_out))))
				(_port(_int LD_ACC -1 0 82(_ent (_out))))
				(_port(_int LD_IR -1 0 83(_ent (_out))))
				(_port(_int LD_MDR -1 0 84(_ent (_out))))
				(_port(_int LD_PC -1 0 85(_ent (_out))))
				(_port(_int NSTATE 8 0 86(_ent (_out))))
				(_port(_int RD -1 0 87(_ent (_out))))
				(_port(_int SEL -1 0 88(_ent (_out))))
				(_port(_int WR -1 0 89(_ent (_out))))
			)
		)
		(STATE
			(_object
				(_port(_int CLK -1 0 128(_ent (_in))))
				(_port(_int RESET -1 0 129(_ent (_in))))
				(_port(_int STATE_IN 13 0 130(_ent (_in))))
				(_port(_int STATE_OUT 13 0 131(_ent (_out))))
			)
		)
	)
	(_inst U1 0 158(_comp ACC)
		(_port
			((ACC_IN)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((RESET)(RESET))
			((ACC_OUT)(BUS1199))
		)
		(_use(_ent . ACC)
		)
	)
	(_inst U10 0 167(_comp FLAG)
		(_port
			((ALU_OUT)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((FLAG)(NET757))
		)
		(_use(_ent . FLAG)
		)
	)
	(_inst U11 0 175(_comp IR)
		(_port
			((CLK)(CLK))
			((IR_IN)(BUS899))
			((LD)(NET695))
			((IR_OUT)(data))
		)
		(_use(_ent . IR)
		)
	)
	(_inst U2 0 183(_comp ADDR_MUX)
		(_port
			((A)(BUS843))
			((B(7))(data(7)))
			((B(6))(data(6)))
			((B(5))(data(5)))
			((B(4))(data(4)))
			((B(3))(data(3)))
			((B(2))(data(2)))
			((B(1))(data(1)))
			((B(0))(data(0)))
			((SEL)(NET747))
			((MUX_OUT)(mem_addr))
		)
		(_use(_ent . ADDR_MUX)
			(_port
				((A)(A))
				((B)(B))
				((SEL)(SEL))
				((MUX_OUT)(MUX_OUT))
			)
		)
	)
	(_inst U4 0 198(_comp ALU)
		(_port
			((A)(BUS1199))
			((B)(BUS865))
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((ALU_OUT)(BUS781))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((OP)(OP))
				((ALU_OUT)(ALU_OUT))
			)
		)
	)
	(_inst U5 0 209(_comp MDR)
		(_port
			((CLK)(CLK))
			((LD)(NET683))
			((MDR_IN)(BUS899))
			((MDR_OUT)(BUS865))
		)
		(_use(_ent . MDR)
		)
	)
	(_inst U6 0 217(_comp BI_BUF)
		(_port
			((BUF_IN)(BUS1199))
			((EN)(NET707))
			((BID_BUS)(mem_data))
			((BUF_OUT)(BUS899))
		)
		(_use(_ent . BI_BUF)
		)
	)
	(_inst U7 0 225(_comp PC_LOGIC)
		(_port
			((CLK)(CLK))
			((INC_PC)(NET715))
			((LD_PC)(NET723))
			((PC_IN(7))(data(7)))
			((PC_IN(6))(data(6)))
			((PC_IN(5))(data(5)))
			((PC_IN(4))(data(4)))
			((PC_IN(3))(data(3)))
			((PC_IN(2))(data(2)))
			((PC_IN(1))(data(1)))
			((PC_IN(0))(data(0)))
			((RESET)(RESET))
			((PC_OUT)(BUS843))
		)
		(_use(_ent . PC_LOGIC)
			(_port
				((CLK)(CLK))
				((INC_PC)(INC_PC))
				((LD_PC)(LD_PC))
				((PC_IN)(PC_IN))
				((RESET)(RESET))
				((PC_OUT)(PC_OUT))
			)
		)
	)
	(_inst U8 0 242(_comp CONTROL_LOGIC)
		(_port
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((PSTATE)(BUS796))
			((ZERO)(NET757))
			((DOUT_EN)(NET707))
			((INC)(NET715))
			((LD_ACC)(NET665))
			((LD_IR)(NET695))
			((LD_MDR)(NET683))
			((LD_PC)(NET723))
			((NSTATE)(BUS784))
			((RD)(read))
			((SEL)(NET747))
			((WR)(write))
		)
		(_use(_ent . CONTROL_LOGIC)
			(_port
				((OP)(OP))
				((PSTATE)(PSTATE))
				((ZERO)(ZERO))
				((DOUT_EN)(DOUT_EN))
				((INC)(INC))
				((LD_ACC)(LD_ACC))
				((LD_IR)(LD_IR))
				((LD_MDR)(LD_MDR))
				((LD_PC)(LD_PC))
				((NSTATE)(NSTATE))
				((RD)(RD))
				((SEL)(SEL))
				((WR)(WR))
			)
		)
	)
	(_inst U9 0 262(_comp STATE)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((STATE_IN)(BUS784))
			((STATE_OUT)(BUS796))
		)
		(_use(_ent . STATE)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RESET -1 0 30(_ent(_in))))
		(_port(_int read -1 0 31(_ent(_out))))
		(_port(_int write -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int mem_addr 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34(_array -1((_dto i 11 i 0)))))
		(_port(_int mem_data 1 0 34(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 61(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 69(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 94(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 103(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 112(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 121(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int NET665 -1 0 137(_arch(_uni))))
		(_sig(_int NET683 -1 0 138(_arch(_uni))))
		(_sig(_int NET695 -1 0 139(_arch(_uni))))
		(_sig(_int NET707 -1 0 140(_arch(_uni))))
		(_sig(_int NET715 -1 0 141(_arch(_uni))))
		(_sig(_int NET723 -1 0 142(_arch(_uni))))
		(_sig(_int NET747 -1 0 143(_arch(_uni))))
		(_sig(_int NET757 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 145(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS1199 14 0 145(_arch(_uni))))
		(_sig(_int BUS781 14 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS784 15 0 147(_arch(_uni))))
		(_sig(_int BUS796 15 0 148(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 149(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS843 16 0 149(_arch(_uni))))
		(_sig(_int BUS865 14 0 150(_arch(_uni))))
		(_sig(_int BUS899 14 0 151(_arch(_uni))))
		(_sig(_int data 14 0 152(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000052 55 6920          1670420680964 \7_Seg_Top\
(_unit VHDL(\7_Seg_Top\ 0 27(\7_Seg_Top\ 0 30))
	(_version vef)
	(_time 1670420680965 2022.12.07 22:44:40)
	(_source(\../compile/7_Seg_Top.vhd\))
	(_parameters tan)
	(_code 89dad88287dd8b9cde8a9cd3df8cdf8c8d8fdf8e89)
	(_ent
		(_time 1668670337119)
	)
	(_comp
		(micro
			(_object
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RESET -1 0 105(_ent (_in))))
				(_port(_int read -1 0 106(_ent (_out))))
				(_port(_int write -1 0 107(_ent (_out))))
				(_port(_int mem_addr 10 0 108(_ent (_out))))
				(_port(_int mem_data 11 0 109(_ent (_inout))))
			)
		)
		(IO_MUX
			(_object
				(_port(_int RD_SEL -1 0 91(_ent (_in))))
				(_port(_int A 8 0 92(_ent (_in))))
				(_port(_int B 8 0 93(_ent (_in))))
				(_port(_int MUX_OUT 8 0 94(_ent (_out))))
			)
		)
		(key
			(_object
				(_port(_int KEY_OUT 9 0 99(_ent (_out))))
			)
		)
		(ext_bi_buf
			(_object
				(_port(_int BUF_IN 7 0 83(_ent (_in))))
				(_port(_int EN -1 0 84(_ent (_in))))
				(_port(_int BID_BUS 7 0 85(_ent (_inout))))
				(_port(_int BUF_OUT 7 0 86(_ent (_out))))
			)
		)
		(CISC_MEMORY
			(_object
				(_port(_int MEM_CLK -1 0 51(_ent (_in))))
				(_port(_int READ -1 0 52(_ent (_in))))
				(_port(_int WRITE -1 0 53(_ent (_in))))
				(_port(_int MEM_ADDR 2 0 54(_ent (_in))))
				(_port(_int MEM_DATA_IN 3 0 55(_ent (_in))))
				(_port(_int MEM_DATA_OUT 3 0 56(_ent (_out))))
			)
		)
		(addr_decoder
			(_object
				(_port(_int WRITE -1 0 36(_ent (_in))))
				(_port(_int WRITE_EN -1 0 37(_ent (_out))))
				(_port(_int MEM_ADDR 0 0 38(_ent (_in))))
				(_port(_int READ -1 0 39(_ent (_in))))
				(_port(_int READ_EN -1 0 40(_ent (_out))))
			)
		)
		(CLOCKGEN
			(_object
				(_port(_int clk -1 0 61(_ent (_out))))
				(_port(_int mem_clk -1 0 62(_ent (_out))))
				(_port(_int reset -1 0 63(_ent (_out))))
			)
		)
		(data_latch
			(_object
				(_port(_int CLK -1 0 68(_ent (_in))))
				(_port(_int EN -1 0 69(_ent (_in))))
				(_port(_int RESET -1 0 70(_ent (_in))))
				(_port(_int LATCH_IN 4 0 71(_ent (_in))))
				(_port(_int LATCH_OUT 4 0 72(_ent (_out))))
			)
		)
		(Bin2BCD
			(_object
				(_port(_int d 1 0 45(_ent (_in))))
				(_port(_int q 1 0 46(_ent (_out))))
			)
		)
		(split
			(_object
				(_port(_int d 12 0 114(_ent (_in))))
				(_port(_int q1 13 0 115(_ent (_out))))
				(_port(_int q2 13 0 116(_ent (_out))))
			)
		)
		(Decoder
			(_object
				(_port(_int d 5 0 77(_ent (_in))))
				(_port(_int q 6 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 144(_comp micro)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((read)(NET962))
			((write)(NET671))
			((mem_addr)(BUS700))
			((mem_data)(BUS703))
		)
		(_use(_ent . micro)
		)
	)
	(_inst U10 0 154(_comp IO_MUX)
		(_port
			((RD_SEL)(NET935))
			((A)(BUS891))
			((B)(BUS899))
			((MUX_OUT)(BUS887))
		)
		(_use(_ent . IO_MUX)
		)
	)
	(_inst U11 0 162(_comp key)
		(_port
			((KEY_OUT)(BUS899))
		)
		(_use(_ent . key)
		)
	)
	(_inst U12 0 167(_comp ext_bi_buf)
		(_port
			((BUF_IN)(BUS887))
			((EN)(NET962))
			((BID_BUS)(BUS703))
			((BUF_OUT)(BUS820))
		)
		(_use(_ent . ext_bi_buf)
		)
	)
	(_inst U2 0 175(_comp CISC_MEMORY)
		(_port
			((MEM_CLK)(NET641))
			((READ)(NET962))
			((WRITE)(NET671))
			((MEM_ADDR)(BUS700))
			((MEM_DATA_IN)(BUS820))
			((MEM_DATA_OUT)(BUS891))
		)
		(_use(_ent . CISC_MEMORY)
		)
	)
	(_inst U3 0 185(_comp addr_decoder)
		(_port
			((WRITE)(NET671))
			((WRITE_EN)(NET674))
			((MEM_ADDR)(BUS700))
			((READ)(NET962))
			((READ_EN)(NET935))
		)
		(_use(_ent . addr_decoder)
		)
	)
	(_inst U4 0 194(_comp CLOCKGEN)
		(_port
			((clk)(clk))
			((mem_clk)(NET641))
			((reset)(reset))
		)
		(_use(_ent . CLOCKGEN)
		)
	)
	(_inst U5 0 201(_comp data_latch)
		(_port
			((CLK)(CLK))
			((EN)(NET674))
			((RESET)(RESET))
			((LATCH_IN)(BUS703))
			((LATCH_OUT)(BUS719))
		)
		(_use(_ent . data_latch)
		)
	)
	(_inst U6 0 210(_comp Bin2BCD)
		(_port
			((d)(BUS719))
			((q)(BUS727))
		)
		(_use(_ent . Bin2BCD)
		)
	)
	(_inst U7 0 216(_comp split)
		(_port
			((d)(BUS727))
			((q1)(BUS739))
			((q2)(BUS747))
		)
		(_use(_ent . split)
		)
	)
	(_inst U8 0 223(_comp Decoder)
		(_port
			((d)(BUS739))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst U9 0 228(_comp Decoder)
		(_port
			((d)(BUS747))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 55(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 78(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 83(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 92(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 99(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 109(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 114(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 115(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLK -1 0 122(_arch(_uni))))
		(_sig(_int NET641 -1 0 123(_arch(_uni))))
		(_sig(_int NET671 -1 0 124(_arch(_uni))))
		(_sig(_int NET674 -1 0 125(_arch(_uni))))
		(_sig(_int NET935 -1 0 126(_arch(_uni))))
		(_sig(_int NET962 -1 0 127(_arch(_uni))))
		(_sig(_int RESET -1 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 129(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS700 14 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1324 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS703 15 0 130(_arch(_uni))))
		(_sig(_int BUS719 15 0 131(_arch(_uni))))
		(_sig(_int BUS727 15 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS739 16 0 133(_arch(_uni))))
		(_sig(_int BUS747 16 0 134(_arch(_uni))))
		(_sig(_int BUS820 15 0 135(_arch(_uni))))
		(_sig(_int BUS887 15 0 136(_arch(_uni))))
		(_sig(_int BUS891 15 0 137(_arch(_uni))))
		(_sig(_int BUS899 15 0 138(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 864           1670420684440 BEHAVIORAL
(_unit VHDL(acc 0 29(behavioral 0 36))
	(_version vef)
	(_time 1670420684441 2022.12.07 22:44:44)
	(_source(\../src/acc.vhd\))
	(_parameters tan)
	(_code 16101711134141001617054c441017101510151017)
	(_ent
		(_time 1668665159635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ACC_IN 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int ACC_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(1))(_read(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 775           1670420684458 BEHAVIORAL
(_unit VHDL(addr_mux 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670420684459 2022.12.07 22:44:44)
	(_source(\../src/addr_mux.vhd\))
	(_parameters tan)
	(_code 35333430346265223635736f303230323d33343331)
	(_ent
		(_time 1665639925009)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 30(_ent(_in))))
		(_port(_int B 0 0 31(_ent(_in))))
		(_port(_int SEL -1 0 32(_ent(_in))))
		(_port(_int MUX_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000044 55 1045          1670420684475 ALU
(_unit VHDL(alu 0 30(alu 0 36))
	(_version vef)
	(_time 1670420684476 2022.12.07 22:44:44)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 45434447131314534743061e114344431642404344)
	(_ent
		(_time 1668666690376)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_port(_int B 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 1 0 33(_ent(_in))))
		(_port(_int ALU_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_subprogram
			(_int ADD 1 0 37(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU 2 -1)
)
I 000051 55 836           1670420684500 BEHAVIORAL
(_unit VHDL(bi_buf 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670420684501 2022.12.07 22:44:44)
	(_source(\../src/bi_buf.vhd\))
	(_parameters tan)
	(_code 54525657590056425754410e035256525d51025256)
	(_ent
		(_time 1668664314784)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 918           1670420684516 BEHAVIORAL
(_unit VHDL(flag 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670420684517 2022.12.07 22:44:44)
	(_source(\../src/flag.vhd\))
	(_parameters tan)
	(_code 64626264333331726237723e666265626362626237)
	(_ent
		(_time 1668665179096)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ALU_OUT 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int FLAG -1 0 33(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(3))(_sens(1))(_read(0)(2)))))
		)
		(_subprogram
			(_int DETECT_ZERO 1 0 36(_arch(_func -1 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 768           1670420684533 BEHAVIORAL
(_unit VHDL(ir 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670420684534 2022.12.07 22:44:44)
	(_source(\../src/ir.vhd\))
	(_parameters tan)
	(_code 73757a7372242e6470716a2820757a7471757a7471)
	(_ent
		(_time 1668664367605)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int IR_IN 0 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int IR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 772           1670420684552 BEHAVIORAL
(_unit VHDL(mdr 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670420684553 2022.12.07 22:44:44)
	(_source(\../src/mdr.vhd\))
	(_parameters tan)
	(_code 9395c79c94c5c585c69187c8c095c79597949195c7)
	(_ent
		(_time 1668664385654)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int MDR_IN 0 0 32(_ent(_in))))
		(_port(_int MDR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1237          1670420684567 BEHAVIORAL
(_unit VHDL(pc_logic 0 30(behavioral 0 38))
	(_version vef)
	(_time 1670420684568 2022.12.07 22:44:44)
	(_source(\../src/pc_logic.vhd\))
	(_parameters tan)
	(_code a2a5a2f5a3f6a0b4f0f2e4f8f4a4aba4a1a5a2a4a1)
	(_ent
		(_time 1665639925051)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int INC_PC -1 0 32(_ent(_in)(_event))))
		(_port(_int LD_PC -1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_IN 0 0 34(_ent(_in)(_event))))
		(_port(_int RESET -1 0 35(_ent(_in)(_event))))
		(_port(_int PC_OUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int pc_out_reg 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5))))
			(line__54(_arch 1 0 54(_assignment(_alias((pc_out)(pc_out_reg)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 50463234)
	)
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 822           1670420684585 BEHAVIORAL
(_unit VHDL(state 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670420684586 2022.12.07 22:44:44)
	(_source(\../src/state.vhd\))
	(_parameters tan)
	(_code b2b5b1e7b4e5e7a5b7b1a7e9e0b5b6b4b3b5b6b4b7)
	(_ent
		(_time 1654150164443)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in)(_event))))
		(_port(_int RESET -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int STATE_IN 0 0 32(_ent(_in)(_event))))
		(_port(_int STATE_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1335          1670420684607 BEHAVIORAL
(_unit VHDL(control_logic 0 29(behavioral 0 45))
	(_version vef)
	(_time 1670420684608 2022.12.07 22:44:44)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code c2c4c1979695c3d594c0d098c5c491c794c491c494)
	(_ent
		(_time 1668663552467)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int PSTATE 1 0 31(_ent(_in))))
		(_port(_int ZERO -1 0 32(_ent(_in))))
		(_port(_int DOUT_EN -1 0 33(_ent(_out))))
		(_port(_int INC -1 0 34(_ent(_out))))
		(_port(_int LD_ACC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 36(_ent(_out))))
		(_port(_int LD_MDR -1 0 37(_ent(_out))))
		(_port(_int LD_PC -1 0 38(_ent(_out))))
		(_port(_int NSTATE 1 0 39(_ent(_out))))
		(_port(_int RD -1 0 40(_ent(_out))))
		(_port(_int SEL -1 0 41(_ent(_out))))
		(_port(_int WR -1 0 42(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000049 55 759           1670420684637 CLOCKGEN
(_unit VHDL(clockgen 0 30(clockgen 0 38))
	(_version vef)
	(_time 1670420684638 2022.12.07 22:44:44)
	(_source(\../src/CLOCKGEN.vhd\))
	(_parameters tan)
	(_code e1e7e2b2b3b6e3f7e3b2a3bbb7e7e4e7b4e7e2e7b2)
	(_ent
		(_time 1663222731815)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_out))))
		(_port(_int mem_clk -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_sig(_int var_clk -1 0 39(_arch(_uni((i 2))))))
		(_prcs
			(resetting(_arch 0 0 41(_prcs(_trgt(2)))))
			(clocking(_arch 1 0 48(_prcs(_simple)(_trgt(3)(0)(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . CLOCKGEN 2 -1)
)
I 000053 55 911           1670420684653 addr_decoder
(_unit VHDL(addr_decoder 0 30(addr_decoder 0 41))
	(_version vef)
	(_time 1670420684654 2022.12.07 22:44:44)
	(_source(\../src/addr_decoder.vhd\))
	(_parameters tan)
	(_code f0f6f1a0f4a7a0e7f3a3b6aaa5f6f5f6f3f6a6f6f4)
	(_ent
		(_time 1669871090398)
	)
	(_object
		(_port(_int WRITE -1 0 32(_ent(_in))))
		(_port(_int WRITE_EN -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 34(_ent(_in))))
		(_port(_int READ -1 0 35(_ent(_in))))
		(_port(_int READ_EN -1 0 36(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(1)(4))(_sens(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(50529027 50463235)
		(50529027 33686019)
	)
	(_model . addr_decoder 1 -1)
)
I 000051 55 882           1670420684669 data_latch
(_unit VHDL(data_latch 0 30(data_latch 0 42))
	(_version vef)
	(_time 1670420684670 2022.12.07 22:44:44)
	(_source(\../src/data_latch.vhd\))
	(_parameters tan)
	(_code 00060506015650160054465a020601070406030608)
	(_ent
		(_time 1668668216299)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int EN -1 0 33(_ent(_in))))
		(_port(_int RESET -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35(_array -1((_dto i 11 i 0)))))
		(_port(_int LATCH_IN 0 0 35(_ent(_in))))
		(_port(_int LATCH_OUT 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . data_latch 1 -1)
)
I 000044 55 852           1670420684688 beh
(_unit VHDL(bin2bcd 0 30(beh 0 37))
	(_version vef)
	(_time 1670420684689 2022.12.07 22:44:44)
	(_source(\../src/Bin2BCD.vhd\))
	(_parameters tan)
	(_code 10161317194711031047024a421614161216191645)
	(_ent
		(_time 1668670771105)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . beh 1 -1)
)
I 000046 55 870           1670420684709 split
(_unit VHDL(split 0 28(split 0 36))
	(_version vef)
	(_time 1670420684710 2022.12.07 22:44:44)
	(_source(\../src/split.vhd\))
	(_parameters tan)
	(_code 2f282d2a79782839267e3b747d282f297c2926282b)
	(_ent
		(_time 1668669919008)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int q1 1 0 31(_ent(_out))))
		(_port(_int q2 1 0 32(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((q1)(d(d_7_4))))(_trgt(1))(_sens(0(d_7_4))))))
			(line__39(_arch 1 0 39(_assignment(_alias((q2)(d(d_3_0))))(_trgt(2))(_sens(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . split 2 -1)
)
I 000044 55 932           1670420684724 Beh
(_unit VHDL(decoder 0 28(beh 0 35))
	(_version vef)
	(_time 1670420684725 2022.12.07 22:44:44)
	(_source(\../src/Decoder.vhd\))
	(_parameters tan)
	(_code 3f393a3a6c686829686a2b656b383d393b393a393c)
	(_ent
		(_time 1668670025422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50528771 131586)
		(33686018 131586)
		(50528770 131586)
	)
	(_model . Beh 1 -1)
)
I 000052 55 8640          1670420684747 CISC_MEMORY
(_unit VHDL(cisc_memory 0 31(cisc_memory 0 42))
	(_version vef)
	(_time 1670420684748 2022.12.07 22:44:44)
	(_source(\../src/CISC_MEMORY.vhd\))
	(_parameters tan)
	(_code 4e484c4c121819584d4a1a4d0a141a481a4818494c4947)
	(_ent
		(_time 1669871162613)
	)
	(_object
		(_port(_int MEM_CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int READ -1 0 34(_ent(_in))))
		(_port(_int WRITE -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37(_array -1((_dto i 11 i 0)))))
		(_port(_int MEM_DATA_IN 1 0 37(_ent(_in))))
		(_port(_int MEM_DATA_OUT 1 0 38(_ent(_out))))
		(_type(_int MEM_WORD 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int MEM_TABLE 0 45(_array 2((_dto i 255 i 0)))))
		(_sig(_int cells 3 0 46(_arch(_uni(((_string \"XXXXXXXXXXXX"\))((_string \"000000001000"\))((_string \"000000000001"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"000000000000"\))((_string \"011011111001"\))((_string \"010111111111"\))((_string \"011100000000"\))((_string \"000100000000"\))((_string \"010011111110"\))((_string \"001011111101"\))((_string \"011011111111"\))((_string \"010111111000"\)))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 306(_scalar (_to i 0 i 255))))
		(_var(_int address 4 0 306(_prcs 0)))
		(_prcs
			(line__305(_arch 0 0 305(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(std_logic_misc)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . CISC_MEMORY 1 -1)
)
I 000051 55 844           1670420684766 ext_bi_buf
(_unit VHDL(ext_bi_buf 0 29(ext_bi_buf 0 38))
	(_version vef)
	(_time 1670420684767 2022.12.07 22:44:44)
	(_source(\../src/ext_bi_buf.vhd\))
	(_parameters tan)
	(_code 5e585a5c03080e4b090a4c04065b08585c595b5858)
	(_ent
		(_time 1669870641416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . ext_bi_buf 1 -1)
)
I 000047 55 768           1670420684783 IO_MUX
(_unit VHDL(io_mux 0 30(io_mux 0 39))
	(_version vef)
	(_time 1670420684784 2022.12.07 22:44:44)
	(_source(\../src/IO_MUX.vhd\))
	(_parameters tan)
	(_code 6d6b656d6f396f7b383b7836346b646b3b683b6b39)
	(_ent
		(_time 1669870802005)
	)
	(_object
		(_port(_int RD_SEL -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 33(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int B 0 0 34(_ent(_in))))
		(_port(_int MUX_OUT 0 0 35(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . IO_MUX 1 -1)
)
I 000044 55 775           1670420684803 key
(_unit VHDL(key 0 30(key 0 36))
	(_version vef)
	(_time 1670420684804 2022.12.07 22:44:44)
	(_source(\../src/key.vhd\))
	(_parameters tan)
	(_code 8d8bde83dcdbd09bde8e98d6d58bdf8b888a848bdf)
	(_ent
		(_time 1669870900235)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int KEY_OUT 0 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 50528770)
		(33686018 33686018 50463234)
		(33686018 33686018 50529026)
		(33686018 33686018 33751810)
	)
	(_model . key 1 -1)
)
I 000046 55 8539          1670420684827 micro
(_unit VHDL(micro 0 27(micro 0 38))
	(_version vef)
	(_time 1670420684828 2022.12.07 22:44:44)
	(_source(\../compile/micro.vhd\))
	(_parameters tan)
	(_code 9c9ac993c6cbcb8bc8cbdac6999a959a9f9b9e9aca)
	(_ent
		(_time 1668665283928)
	)
	(_comp
		(ACC
			(_object
				(_port(_int ACC_IN 2 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int LD -1 0 46(_ent (_in))))
				(_port(_int RESET -1 0 47(_ent (_in))))
				(_port(_int ACC_OUT 2 0 48(_ent (_out))))
			)
		)
		(FLAG
			(_object
				(_port(_int ALU_OUT 9 0 94(_ent (_in))))
				(_port(_int CLK -1 0 95(_ent (_in))))
				(_port(_int LD -1 0 96(_ent (_in))))
				(_port(_int FLAG -1 0 97(_ent (_out))))
			)
		)
		(IR
			(_object
				(_port(_int CLK -1 0 102(_ent (_in))))
				(_port(_int IR_IN 10 0 103(_ent (_in))))
				(_port(_int LD -1 0 104(_ent (_in))))
				(_port(_int IR_OUT 10 0 105(_ent (_out))))
			)
		)
		(ADDR_MUX
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int SEL -1 0 55(_ent (_in))))
				(_port(_int MUX_OUT 3 0 56(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int A 4 0 61(_ent (_in))))
				(_port(_int B 4 0 62(_ent (_in))))
				(_port(_int OP 5 0 63(_ent (_in))))
				(_port(_int ALU_OUT 4 0 64(_ent (_out))))
			)
		)
		(MDR
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int LD -1 0 111(_ent (_in))))
				(_port(_int MDR_IN 11 0 112(_ent (_in))))
				(_port(_int MDR_OUT 11 0 113(_ent (_out))))
			)
		)
		(BI_BUF
			(_object
				(_port(_int BUF_IN 6 0 69(_ent (_in))))
				(_port(_int EN -1 0 70(_ent (_in))))
				(_port(_int BID_BUS 6 0 71(_ent (_inout))))
				(_port(_int BUF_OUT 6 0 72(_ent (_out))))
			)
		)
		(PC_LOGIC
			(_object
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int INC_PC -1 0 119(_ent (_in))))
				(_port(_int LD_PC -1 0 120(_ent (_in))))
				(_port(_int PC_IN 12 0 121(_ent (_in))))
				(_port(_int RESET -1 0 122(_ent (_in))))
				(_port(_int PC_OUT 12 0 123(_ent (_out))))
			)
		)
		(CONTROL_LOGIC
			(_object
				(_port(_int OP 7 0 77(_ent (_in))))
				(_port(_int PSTATE 8 0 78(_ent (_in))))
				(_port(_int ZERO -1 0 79(_ent (_in))))
				(_port(_int DOUT_EN -1 0 80(_ent (_out))))
				(_port(_int INC -1 0 81(_ent (_out))))
				(_port(_int LD_ACC -1 0 82(_ent (_out))))
				(_port(_int LD_IR -1 0 83(_ent (_out))))
				(_port(_int LD_MDR -1 0 84(_ent (_out))))
				(_port(_int LD_PC -1 0 85(_ent (_out))))
				(_port(_int NSTATE 8 0 86(_ent (_out))))
				(_port(_int RD -1 0 87(_ent (_out))))
				(_port(_int SEL -1 0 88(_ent (_out))))
				(_port(_int WR -1 0 89(_ent (_out))))
			)
		)
		(STATE
			(_object
				(_port(_int CLK -1 0 128(_ent (_in))))
				(_port(_int RESET -1 0 129(_ent (_in))))
				(_port(_int STATE_IN 13 0 130(_ent (_in))))
				(_port(_int STATE_OUT 13 0 131(_ent (_out))))
			)
		)
	)
	(_inst U1 0 158(_comp ACC)
		(_port
			((ACC_IN)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((RESET)(RESET))
			((ACC_OUT)(BUS1199))
		)
		(_use(_ent . ACC)
		)
	)
	(_inst U10 0 167(_comp FLAG)
		(_port
			((ALU_OUT)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((FLAG)(NET757))
		)
		(_use(_ent . FLAG)
		)
	)
	(_inst U11 0 175(_comp IR)
		(_port
			((CLK)(CLK))
			((IR_IN)(BUS899))
			((LD)(NET695))
			((IR_OUT)(data))
		)
		(_use(_ent . IR)
		)
	)
	(_inst U2 0 183(_comp ADDR_MUX)
		(_port
			((A)(BUS843))
			((B(7))(data(7)))
			((B(6))(data(6)))
			((B(5))(data(5)))
			((B(4))(data(4)))
			((B(3))(data(3)))
			((B(2))(data(2)))
			((B(1))(data(1)))
			((B(0))(data(0)))
			((SEL)(NET747))
			((MUX_OUT)(mem_addr))
		)
		(_use(_ent . ADDR_MUX)
			(_port
				((A)(A))
				((B)(B))
				((SEL)(SEL))
				((MUX_OUT)(MUX_OUT))
			)
		)
	)
	(_inst U4 0 198(_comp ALU)
		(_port
			((A)(BUS1199))
			((B)(BUS865))
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((ALU_OUT)(BUS781))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((OP)(OP))
				((ALU_OUT)(ALU_OUT))
			)
		)
	)
	(_inst U5 0 209(_comp MDR)
		(_port
			((CLK)(CLK))
			((LD)(NET683))
			((MDR_IN)(BUS899))
			((MDR_OUT)(BUS865))
		)
		(_use(_ent . MDR)
		)
	)
	(_inst U6 0 217(_comp BI_BUF)
		(_port
			((BUF_IN)(BUS1199))
			((EN)(NET707))
			((BID_BUS)(mem_data))
			((BUF_OUT)(BUS899))
		)
		(_use(_ent . BI_BUF)
		)
	)
	(_inst U7 0 225(_comp PC_LOGIC)
		(_port
			((CLK)(CLK))
			((INC_PC)(NET715))
			((LD_PC)(NET723))
			((PC_IN(7))(data(7)))
			((PC_IN(6))(data(6)))
			((PC_IN(5))(data(5)))
			((PC_IN(4))(data(4)))
			((PC_IN(3))(data(3)))
			((PC_IN(2))(data(2)))
			((PC_IN(1))(data(1)))
			((PC_IN(0))(data(0)))
			((RESET)(RESET))
			((PC_OUT)(BUS843))
		)
		(_use(_ent . PC_LOGIC)
			(_port
				((CLK)(CLK))
				((INC_PC)(INC_PC))
				((LD_PC)(LD_PC))
				((PC_IN)(PC_IN))
				((RESET)(RESET))
				((PC_OUT)(PC_OUT))
			)
		)
	)
	(_inst U8 0 242(_comp CONTROL_LOGIC)
		(_port
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((PSTATE)(BUS796))
			((ZERO)(NET757))
			((DOUT_EN)(NET707))
			((INC)(NET715))
			((LD_ACC)(NET665))
			((LD_IR)(NET695))
			((LD_MDR)(NET683))
			((LD_PC)(NET723))
			((NSTATE)(BUS784))
			((RD)(read))
			((SEL)(NET747))
			((WR)(write))
		)
		(_use(_ent . CONTROL_LOGIC)
			(_port
				((OP)(OP))
				((PSTATE)(PSTATE))
				((ZERO)(ZERO))
				((DOUT_EN)(DOUT_EN))
				((INC)(INC))
				((LD_ACC)(LD_ACC))
				((LD_IR)(LD_IR))
				((LD_MDR)(LD_MDR))
				((LD_PC)(LD_PC))
				((NSTATE)(NSTATE))
				((RD)(RD))
				((SEL)(SEL))
				((WR)(WR))
			)
		)
	)
	(_inst U9 0 262(_comp STATE)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((STATE_IN)(BUS784))
			((STATE_OUT)(BUS796))
		)
		(_use(_ent . STATE)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RESET -1 0 30(_ent(_in))))
		(_port(_int read -1 0 31(_ent(_out))))
		(_port(_int write -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int mem_addr 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34(_array -1((_dto i 11 i 0)))))
		(_port(_int mem_data 1 0 34(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 61(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 69(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 94(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 103(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 112(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 121(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int NET665 -1 0 137(_arch(_uni))))
		(_sig(_int NET683 -1 0 138(_arch(_uni))))
		(_sig(_int NET695 -1 0 139(_arch(_uni))))
		(_sig(_int NET707 -1 0 140(_arch(_uni))))
		(_sig(_int NET715 -1 0 141(_arch(_uni))))
		(_sig(_int NET723 -1 0 142(_arch(_uni))))
		(_sig(_int NET747 -1 0 143(_arch(_uni))))
		(_sig(_int NET757 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 145(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS1199 14 0 145(_arch(_uni))))
		(_sig(_int BUS781 14 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS784 15 0 147(_arch(_uni))))
		(_sig(_int BUS796 15 0 148(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 149(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS843 16 0 149(_arch(_uni))))
		(_sig(_int BUS865 14 0 150(_arch(_uni))))
		(_sig(_int BUS899 14 0 151(_arch(_uni))))
		(_sig(_int data 14 0 152(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000052 55 6920          1670420684834 \7_Seg_Top\
(_unit VHDL(\7_Seg_Top\ 0 27(\7_Seg_Top\ 0 30))
	(_version vef)
	(_time 1670420684835 2022.12.07 22:44:44)
	(_source(\../compile/7_Seg_Top.vhd\))
	(_parameters tan)
	(_code aca9fefef8f8aeb9fbafb9f6faa9faa9a8aafaabac)
	(_ent
		(_time 1668670337119)
	)
	(_comp
		(micro
			(_object
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RESET -1 0 105(_ent (_in))))
				(_port(_int read -1 0 106(_ent (_out))))
				(_port(_int write -1 0 107(_ent (_out))))
				(_port(_int mem_addr 10 0 108(_ent (_out))))
				(_port(_int mem_data 11 0 109(_ent (_inout))))
			)
		)
		(IO_MUX
			(_object
				(_port(_int RD_SEL -1 0 91(_ent (_in))))
				(_port(_int A 8 0 92(_ent (_in))))
				(_port(_int B 8 0 93(_ent (_in))))
				(_port(_int MUX_OUT 8 0 94(_ent (_out))))
			)
		)
		(key
			(_object
				(_port(_int KEY_OUT 9 0 99(_ent (_out))))
			)
		)
		(ext_bi_buf
			(_object
				(_port(_int BUF_IN 7 0 83(_ent (_in))))
				(_port(_int EN -1 0 84(_ent (_in))))
				(_port(_int BID_BUS 7 0 85(_ent (_inout))))
				(_port(_int BUF_OUT 7 0 86(_ent (_out))))
			)
		)
		(CISC_MEMORY
			(_object
				(_port(_int MEM_CLK -1 0 51(_ent (_in))))
				(_port(_int READ -1 0 52(_ent (_in))))
				(_port(_int WRITE -1 0 53(_ent (_in))))
				(_port(_int MEM_ADDR 2 0 54(_ent (_in))))
				(_port(_int MEM_DATA_IN 3 0 55(_ent (_in))))
				(_port(_int MEM_DATA_OUT 3 0 56(_ent (_out))))
			)
		)
		(addr_decoder
			(_object
				(_port(_int WRITE -1 0 36(_ent (_in))))
				(_port(_int WRITE_EN -1 0 37(_ent (_out))))
				(_port(_int MEM_ADDR 0 0 38(_ent (_in))))
				(_port(_int READ -1 0 39(_ent (_in))))
				(_port(_int READ_EN -1 0 40(_ent (_out))))
			)
		)
		(CLOCKGEN
			(_object
				(_port(_int clk -1 0 61(_ent (_out))))
				(_port(_int mem_clk -1 0 62(_ent (_out))))
				(_port(_int reset -1 0 63(_ent (_out))))
			)
		)
		(data_latch
			(_object
				(_port(_int CLK -1 0 68(_ent (_in))))
				(_port(_int EN -1 0 69(_ent (_in))))
				(_port(_int RESET -1 0 70(_ent (_in))))
				(_port(_int LATCH_IN 4 0 71(_ent (_in))))
				(_port(_int LATCH_OUT 4 0 72(_ent (_out))))
			)
		)
		(Bin2BCD
			(_object
				(_port(_int d 1 0 45(_ent (_in))))
				(_port(_int q 1 0 46(_ent (_out))))
			)
		)
		(split
			(_object
				(_port(_int d 12 0 114(_ent (_in))))
				(_port(_int q1 13 0 115(_ent (_out))))
				(_port(_int q2 13 0 116(_ent (_out))))
			)
		)
		(Decoder
			(_object
				(_port(_int d 5 0 77(_ent (_in))))
				(_port(_int q 6 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 144(_comp micro)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((read)(NET962))
			((write)(NET671))
			((mem_addr)(BUS700))
			((mem_data)(BUS703))
		)
		(_use(_ent . micro)
		)
	)
	(_inst U10 0 154(_comp IO_MUX)
		(_port
			((RD_SEL)(NET935))
			((A)(BUS891))
			((B)(BUS899))
			((MUX_OUT)(BUS887))
		)
		(_use(_ent . IO_MUX)
		)
	)
	(_inst U11 0 162(_comp key)
		(_port
			((KEY_OUT)(BUS899))
		)
		(_use(_ent . key)
		)
	)
	(_inst U12 0 167(_comp ext_bi_buf)
		(_port
			((BUF_IN)(BUS887))
			((EN)(NET962))
			((BID_BUS)(BUS703))
			((BUF_OUT)(BUS820))
		)
		(_use(_ent . ext_bi_buf)
		)
	)
	(_inst U2 0 175(_comp CISC_MEMORY)
		(_port
			((MEM_CLK)(NET641))
			((READ)(NET962))
			((WRITE)(NET671))
			((MEM_ADDR)(BUS700))
			((MEM_DATA_IN)(BUS820))
			((MEM_DATA_OUT)(BUS891))
		)
		(_use(_ent . CISC_MEMORY)
		)
	)
	(_inst U3 0 185(_comp addr_decoder)
		(_port
			((WRITE)(NET671))
			((WRITE_EN)(NET674))
			((MEM_ADDR)(BUS700))
			((READ)(NET962))
			((READ_EN)(NET935))
		)
		(_use(_ent . addr_decoder)
		)
	)
	(_inst U4 0 194(_comp CLOCKGEN)
		(_port
			((clk)(clk))
			((mem_clk)(NET641))
			((reset)(reset))
		)
		(_use(_ent . CLOCKGEN)
		)
	)
	(_inst U5 0 201(_comp data_latch)
		(_port
			((CLK)(CLK))
			((EN)(NET674))
			((RESET)(RESET))
			((LATCH_IN)(BUS703))
			((LATCH_OUT)(BUS719))
		)
		(_use(_ent . data_latch)
		)
	)
	(_inst U6 0 210(_comp Bin2BCD)
		(_port
			((d)(BUS719))
			((q)(BUS727))
		)
		(_use(_ent . Bin2BCD)
		)
	)
	(_inst U7 0 216(_comp split)
		(_port
			((d)(BUS727))
			((q1)(BUS739))
			((q2)(BUS747))
		)
		(_use(_ent . split)
		)
	)
	(_inst U8 0 223(_comp Decoder)
		(_port
			((d)(BUS739))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst U9 0 228(_comp Decoder)
		(_port
			((d)(BUS747))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 55(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 78(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 83(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 92(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 99(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 109(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 114(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 115(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLK -1 0 122(_arch(_uni))))
		(_sig(_int NET641 -1 0 123(_arch(_uni))))
		(_sig(_int NET671 -1 0 124(_arch(_uni))))
		(_sig(_int NET674 -1 0 125(_arch(_uni))))
		(_sig(_int NET935 -1 0 126(_arch(_uni))))
		(_sig(_int NET962 -1 0 127(_arch(_uni))))
		(_sig(_int RESET -1 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 129(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS700 14 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1324 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS703 15 0 130(_arch(_uni))))
		(_sig(_int BUS719 15 0 131(_arch(_uni))))
		(_sig(_int BUS727 15 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS739 16 0 133(_arch(_uni))))
		(_sig(_int BUS747 16 0 134(_arch(_uni))))
		(_sig(_int BUS820 15 0 135(_arch(_uni))))
		(_sig(_int BUS887 15 0 136(_arch(_uni))))
		(_sig(_int BUS891 15 0 137(_arch(_uni))))
		(_sig(_int BUS899 15 0 138(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 864           1670421141251 BEHAVIORAL
(_unit VHDL(acc 0 29(behavioral 0 36))
	(_version vef)
	(_time 1670421141252 2022.12.07 22:52:21)
	(_source(\../src/acc.vhd\))
	(_parameters tan)
	(_code 82d28b8c83d5d594828391d8d08483848184818483)
	(_ent
		(_time 1668665159635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ACC_IN 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int ACC_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(1))(_read(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 775           1670421141269 BEHAVIORAL
(_unit VHDL(addr_mux 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670421141270 2022.12.07 22:52:21)
	(_source(\../src/addr_mux.vhd\))
	(_parameters tan)
	(_code a1f1a8f6a4f6f1b6a2a1e7fba4a6a4a6a9a7a0a7a5)
	(_ent
		(_time 1665639925009)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 30(_ent(_in))))
		(_port(_int B 0 0 31(_ent(_in))))
		(_port(_int SEL -1 0 32(_ent(_in))))
		(_port(_int MUX_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000044 55 1045          1670421141287 ALU
(_unit VHDL(alu 0 30(alu 0 36))
	(_version vef)
	(_time 1670421141288 2022.12.07 22:52:21)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code b1e1b8e5e3e7e0a7b3b7f2eae5b7b0b7e2b6b4b7b0)
	(_ent
		(_time 1668666690376)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_port(_int B 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 1 0 33(_ent(_in))))
		(_port(_int ALU_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_subprogram
			(_int ADD 1 0 37(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU 2 -1)
)
I 000051 55 836           1670421141311 BEHAVIORAL
(_unit VHDL(bi_buf 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670421141312 2022.12.07 22:52:21)
	(_source(\../src/bi_buf.vhd\))
	(_parameters tan)
	(_code c191cb94c995c3d7c2c1d49b96c7c3c7c8c497c7c3)
	(_ent
		(_time 1668664314784)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 918           1670421141327 BEHAVIORAL
(_unit VHDL(flag 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670421141328 2022.12.07 22:52:21)
	(_source(\../src/flag.vhd\))
	(_parameters tan)
	(_code d080de82838785c6d683c68ad2d6d1d6d7d6d6d683)
	(_ent
		(_time 1668665179096)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ALU_OUT 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int FLAG -1 0 33(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(3))(_sens(1))(_read(0)(2)))))
		)
		(_subprogram
			(_int DETECT_ZERO 1 0 36(_arch(_func -1 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 768           1670421141344 BEHAVIORAL
(_unit VHDL(ir 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670421141345 2022.12.07 22:52:21)
	(_source(\../src/ir.vhd\))
	(_parameters tan)
	(_code e0b0e1b2e2b7bdf7e3e2f9bbb3e6e9e7e2e6e9e7e2)
	(_ent
		(_time 1668664367605)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int IR_IN 0 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int IR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 772           1670421141364 BEHAVIORAL
(_unit VHDL(mdr 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670421141365 2022.12.07 22:52:21)
	(_source(\../src/mdr.vhd\))
	(_parameters tan)
	(_code ffafa3afada9a9e9aafdeba4acf9abf9fbf8fdf9ab)
	(_ent
		(_time 1668664385654)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int MDR_IN 0 0 32(_ent(_in))))
		(_port(_int MDR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1237          1670421141385 BEHAVIORAL
(_unit VHDL(pc_logic 0 30(behavioral 0 38))
	(_version vef)
	(_time 1670421141386 2022.12.07 22:52:21)
	(_source(\../src/pc_logic.vhd\))
	(_parameters tan)
	(_code 0f5e06095a5b0d195d5f4955590906090c080f090c)
	(_ent
		(_time 1665639925051)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int INC_PC -1 0 32(_ent(_in)(_event))))
		(_port(_int LD_PC -1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_IN 0 0 34(_ent(_in)(_event))))
		(_port(_int RESET -1 0 35(_ent(_in)(_event))))
		(_port(_int PC_OUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int pc_out_reg 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5))))
			(line__54(_arch 1 0 54(_assignment(_alias((pc_out)(pc_out_reg)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 50463234)
	)
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 822           1670421141410 BEHAVIORAL
(_unit VHDL(state 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670421141411 2022.12.07 22:52:21)
	(_source(\../src/state.vhd\))
	(_parameters tan)
	(_code 2e7f242b7f797b392b2d3b757c292a282f292a282b)
	(_ent
		(_time 1654150164443)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in)(_event))))
		(_port(_int RESET -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int STATE_IN 0 0 32(_ent(_in)(_event))))
		(_port(_int STATE_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1335          1670421141432 BEHAVIORAL
(_unit VHDL(control_logic 0 29(behavioral 0 45))
	(_version vef)
	(_time 1670421141433 2022.12.07 22:52:21)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 3e6e343b3d693f29683c2c6439386d3b68386d3868)
	(_ent
		(_time 1668663552467)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int PSTATE 1 0 31(_ent(_in))))
		(_port(_int ZERO -1 0 32(_ent(_in))))
		(_port(_int DOUT_EN -1 0 33(_ent(_out))))
		(_port(_int INC -1 0 34(_ent(_out))))
		(_port(_int LD_ACC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 36(_ent(_out))))
		(_port(_int LD_MDR -1 0 37(_ent(_out))))
		(_port(_int LD_PC -1 0 38(_ent(_out))))
		(_port(_int NSTATE 1 0 39(_ent(_out))))
		(_port(_int RD -1 0 40(_ent(_out))))
		(_port(_int SEL -1 0 41(_ent(_out))))
		(_port(_int WR -1 0 42(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000049 55 759           1670421141462 CLOCKGEN
(_unit VHDL(clockgen 0 30(clockgen 0 38))
	(_version vef)
	(_time 1670421141463 2022.12.07 22:52:21)
	(_source(\../src/CLOCKGEN.vhd\))
	(_parameters tan)
	(_code 5d0d575e5a0a5f4b5f0e1f070b5b585b085b5e5b0e)
	(_ent
		(_time 1663222731815)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_out))))
		(_port(_int mem_clk -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_sig(_int var_clk -1 0 39(_arch(_uni((i 2))))))
		(_prcs
			(resetting(_arch 0 0 41(_prcs(_trgt(2)))))
			(clocking(_arch 1 0 48(_prcs(_simple)(_trgt(0)(1)(3))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . CLOCKGEN 2 -1)
)
I 000053 55 911           1670421141480 addr_decoder
(_unit VHDL(addr_decoder 0 30(addr_decoder 0 41))
	(_version vef)
	(_time 1670421141481 2022.12.07 22:52:21)
	(_source(\../src/addr_decoder.vhd\))
	(_parameters tan)
	(_code 6d3d656d3d3a3d7a6e3e2b37386b686b6e6b3b6b69)
	(_ent
		(_time 1669871090398)
	)
	(_object
		(_port(_int WRITE -1 0 32(_ent(_in))))
		(_port(_int WRITE_EN -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 34(_ent(_in))))
		(_port(_int READ -1 0 35(_ent(_in))))
		(_port(_int READ_EN -1 0 36(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(1)(4))(_sens(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(50529027 50463235)
		(50529027 33686019)
	)
	(_model . addr_decoder 1 -1)
)
I 000051 55 882           1670421141496 data_latch
(_unit VHDL(data_latch 0 30(data_latch 0 42))
	(_version vef)
	(_time 1670421141497 2022.12.07 22:52:21)
	(_source(\../src/data_latch.vhd\))
	(_parameters tan)
	(_code 7c2c717d2e2a2c6a7c283a267e7a7d7b787a7f7a74)
	(_ent
		(_time 1668668216299)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int EN -1 0 33(_ent(_in))))
		(_port(_int RESET -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35(_array -1((_dto i 11 i 0)))))
		(_port(_int LATCH_IN 0 0 35(_ent(_in))))
		(_port(_int LATCH_OUT 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . data_latch 1 -1)
)
I 000044 55 852           1670421141513 beh
(_unit VHDL(bin2bcd 0 30(beh 0 37))
	(_version vef)
	(_time 1670421141514 2022.12.07 22:52:21)
	(_source(\../src/Bin2BCD.vhd\))
	(_parameters tan)
	(_code 8cdc8782d6db8d9f8cdb9ed6de8a888a8e8a858ad9)
	(_ent
		(_time 1668670771105)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . beh 1 -1)
)
I 000046 55 870           1670421141534 split
(_unit VHDL(split 0 28(split 0 36))
	(_version vef)
	(_time 1670421141535 2022.12.07 22:52:21)
	(_source(\../src/split.vhd\))
	(_parameters tan)
	(_code 9bca9195c9cc9c8d92ca8fc0c99c9b9dc89d929c9f)
	(_ent
		(_time 1668669919008)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int q1 1 0 31(_ent(_out))))
		(_port(_int q2 1 0 32(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((q1)(d(d_7_4))))(_trgt(1))(_sens(0(d_7_4))))))
			(line__39(_arch 1 0 39(_assignment(_alias((q2)(d(d_3_0))))(_trgt(2))(_sens(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . split 2 -1)
)
I 000044 55 932           1670421141549 Beh
(_unit VHDL(decoder 0 28(beh 0 35))
	(_version vef)
	(_time 1670421141550 2022.12.07 22:52:21)
	(_source(\../src/Decoder.vhd\))
	(_parameters tan)
	(_code abfba6fcfcfcfcbdfcfebff1ffaca9adafadaeada8)
	(_ent
		(_time 1668670025422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50528771 131586)
		(33686018 131586)
		(50528770 131586)
	)
	(_model . Beh 1 -1)
)
I 000052 55 8640          1670421141574 CISC_MEMORY
(_unit VHDL(cisc_memory 0 31(cisc_memory 0 42))
	(_version vef)
	(_time 1670421141575 2022.12.07 22:52:21)
	(_source(\../src/CISC_MEMORY.vhd\))
	(_parameters tan)
	(_code ca9ac09f929c9ddcc9ce9ec98e909ecc9ecc9ccdc8cdc3)
	(_ent
		(_time 1669871162613)
	)
	(_object
		(_port(_int MEM_CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int READ -1 0 34(_ent(_in))))
		(_port(_int WRITE -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37(_array -1((_dto i 11 i 0)))))
		(_port(_int MEM_DATA_IN 1 0 37(_ent(_in))))
		(_port(_int MEM_DATA_OUT 1 0 38(_ent(_out))))
		(_type(_int MEM_WORD 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int MEM_TABLE 0 45(_array 2((_dto i 255 i 0)))))
		(_sig(_int cells 3 0 46(_arch(_uni(((_string \"XXXXXXXXXXXX"\))((_string \"000000001000"\))((_string \"000000000001"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"000000000000"\))((_string \"011011111001"\))((_string \"010111111111"\))((_string \"011100000000"\))((_string \"000100000000"\))((_string \"010011111110"\))((_string \"001011111101"\))((_string \"011011111111"\))((_string \"010111111000"\)))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 306(_scalar (_to i 0 i 255))))
		(_var(_int address 4 0 306(_prcs 0)))
		(_prcs
			(line__305(_arch 0 0 305(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(std_logic_misc)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . CISC_MEMORY 1 -1)
)
I 000051 55 844           1670421141593 ext_bi_buf
(_unit VHDL(ext_bi_buf 0 29(ext_bi_buf 0 38))
	(_version vef)
	(_time 1670421141594 2022.12.07 22:52:21)
	(_source(\../src/ext_bi_buf.vhd\))
	(_parameters tan)
	(_code da8ad689838c8acf8d8ec88082df8cdcd8dddfdcdc)
	(_ent
		(_time 1669870641416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . ext_bi_buf 1 -1)
)
I 000047 55 768           1670421141612 IO_MUX
(_unit VHDL(io_mux 0 30(io_mux 0 39))
	(_version vef)
	(_time 1670421141613 2022.12.07 22:52:21)
	(_source(\../src/IO_MUX.vhd\))
	(_parameters tan)
	(_code f9a9f9a9a6adfbefacafeca2a0fff0ffaffcafffad)
	(_ent
		(_time 1669870802005)
	)
	(_object
		(_port(_int RD_SEL -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 33(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int B 0 0 34(_ent(_in))))
		(_port(_int MUX_OUT 0 0 35(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . IO_MUX 1 -1)
)
I 000044 55 711           1670421141638 key
(_unit VHDL(key 0 30(key 0 36))
	(_version vef)
	(_time 1670421141639 2022.12.07 22:52:21)
	(_source(\../src/key.vhd\))
	(_parameters tan)
	(_code 09590a0f055f541f5a0b1c52510f5b0f0c0e000f5b)
	(_ent
		(_time 1669870900235)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int KEY_OUT 0 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 50528770)
		(33686018 33686018 50463234)
	)
	(_model . key 1 -1)
)
I 000046 55 8539          1670421141663 micro
(_unit VHDL(micro 0 27(micro 0 38))
	(_version vef)
	(_time 1670421141664 2022.12.07 22:52:21)
	(_source(\../compile/micro.vhd\))
	(_parameters tan)
	(_code 28782d2c297f7f3f7c7f6e722d2e212e2b2f2a2e7e)
	(_ent
		(_time 1668665283928)
	)
	(_comp
		(ACC
			(_object
				(_port(_int ACC_IN 2 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int LD -1 0 46(_ent (_in))))
				(_port(_int RESET -1 0 47(_ent (_in))))
				(_port(_int ACC_OUT 2 0 48(_ent (_out))))
			)
		)
		(FLAG
			(_object
				(_port(_int ALU_OUT 9 0 94(_ent (_in))))
				(_port(_int CLK -1 0 95(_ent (_in))))
				(_port(_int LD -1 0 96(_ent (_in))))
				(_port(_int FLAG -1 0 97(_ent (_out))))
			)
		)
		(IR
			(_object
				(_port(_int CLK -1 0 102(_ent (_in))))
				(_port(_int IR_IN 10 0 103(_ent (_in))))
				(_port(_int LD -1 0 104(_ent (_in))))
				(_port(_int IR_OUT 10 0 105(_ent (_out))))
			)
		)
		(ADDR_MUX
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int SEL -1 0 55(_ent (_in))))
				(_port(_int MUX_OUT 3 0 56(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int A 4 0 61(_ent (_in))))
				(_port(_int B 4 0 62(_ent (_in))))
				(_port(_int OP 5 0 63(_ent (_in))))
				(_port(_int ALU_OUT 4 0 64(_ent (_out))))
			)
		)
		(MDR
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int LD -1 0 111(_ent (_in))))
				(_port(_int MDR_IN 11 0 112(_ent (_in))))
				(_port(_int MDR_OUT 11 0 113(_ent (_out))))
			)
		)
		(BI_BUF
			(_object
				(_port(_int BUF_IN 6 0 69(_ent (_in))))
				(_port(_int EN -1 0 70(_ent (_in))))
				(_port(_int BID_BUS 6 0 71(_ent (_inout))))
				(_port(_int BUF_OUT 6 0 72(_ent (_out))))
			)
		)
		(PC_LOGIC
			(_object
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int INC_PC -1 0 119(_ent (_in))))
				(_port(_int LD_PC -1 0 120(_ent (_in))))
				(_port(_int PC_IN 12 0 121(_ent (_in))))
				(_port(_int RESET -1 0 122(_ent (_in))))
				(_port(_int PC_OUT 12 0 123(_ent (_out))))
			)
		)
		(CONTROL_LOGIC
			(_object
				(_port(_int OP 7 0 77(_ent (_in))))
				(_port(_int PSTATE 8 0 78(_ent (_in))))
				(_port(_int ZERO -1 0 79(_ent (_in))))
				(_port(_int DOUT_EN -1 0 80(_ent (_out))))
				(_port(_int INC -1 0 81(_ent (_out))))
				(_port(_int LD_ACC -1 0 82(_ent (_out))))
				(_port(_int LD_IR -1 0 83(_ent (_out))))
				(_port(_int LD_MDR -1 0 84(_ent (_out))))
				(_port(_int LD_PC -1 0 85(_ent (_out))))
				(_port(_int NSTATE 8 0 86(_ent (_out))))
				(_port(_int RD -1 0 87(_ent (_out))))
				(_port(_int SEL -1 0 88(_ent (_out))))
				(_port(_int WR -1 0 89(_ent (_out))))
			)
		)
		(STATE
			(_object
				(_port(_int CLK -1 0 128(_ent (_in))))
				(_port(_int RESET -1 0 129(_ent (_in))))
				(_port(_int STATE_IN 13 0 130(_ent (_in))))
				(_port(_int STATE_OUT 13 0 131(_ent (_out))))
			)
		)
	)
	(_inst U1 0 158(_comp ACC)
		(_port
			((ACC_IN)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((RESET)(RESET))
			((ACC_OUT)(BUS1199))
		)
		(_use(_ent . ACC)
		)
	)
	(_inst U10 0 167(_comp FLAG)
		(_port
			((ALU_OUT)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((FLAG)(NET757))
		)
		(_use(_ent . FLAG)
		)
	)
	(_inst U11 0 175(_comp IR)
		(_port
			((CLK)(CLK))
			((IR_IN)(BUS899))
			((LD)(NET695))
			((IR_OUT)(data))
		)
		(_use(_ent . IR)
		)
	)
	(_inst U2 0 183(_comp ADDR_MUX)
		(_port
			((A)(BUS843))
			((B(7))(data(7)))
			((B(6))(data(6)))
			((B(5))(data(5)))
			((B(4))(data(4)))
			((B(3))(data(3)))
			((B(2))(data(2)))
			((B(1))(data(1)))
			((B(0))(data(0)))
			((SEL)(NET747))
			((MUX_OUT)(mem_addr))
		)
		(_use(_ent . ADDR_MUX)
			(_port
				((A)(A))
				((B)(B))
				((SEL)(SEL))
				((MUX_OUT)(MUX_OUT))
			)
		)
	)
	(_inst U4 0 198(_comp ALU)
		(_port
			((A)(BUS1199))
			((B)(BUS865))
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((ALU_OUT)(BUS781))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((OP)(OP))
				((ALU_OUT)(ALU_OUT))
			)
		)
	)
	(_inst U5 0 209(_comp MDR)
		(_port
			((CLK)(CLK))
			((LD)(NET683))
			((MDR_IN)(BUS899))
			((MDR_OUT)(BUS865))
		)
		(_use(_ent . MDR)
		)
	)
	(_inst U6 0 217(_comp BI_BUF)
		(_port
			((BUF_IN)(BUS1199))
			((EN)(NET707))
			((BID_BUS)(mem_data))
			((BUF_OUT)(BUS899))
		)
		(_use(_ent . BI_BUF)
		)
	)
	(_inst U7 0 225(_comp PC_LOGIC)
		(_port
			((CLK)(CLK))
			((INC_PC)(NET715))
			((LD_PC)(NET723))
			((PC_IN(7))(data(7)))
			((PC_IN(6))(data(6)))
			((PC_IN(5))(data(5)))
			((PC_IN(4))(data(4)))
			((PC_IN(3))(data(3)))
			((PC_IN(2))(data(2)))
			((PC_IN(1))(data(1)))
			((PC_IN(0))(data(0)))
			((RESET)(RESET))
			((PC_OUT)(BUS843))
		)
		(_use(_ent . PC_LOGIC)
			(_port
				((CLK)(CLK))
				((INC_PC)(INC_PC))
				((LD_PC)(LD_PC))
				((PC_IN)(PC_IN))
				((RESET)(RESET))
				((PC_OUT)(PC_OUT))
			)
		)
	)
	(_inst U8 0 242(_comp CONTROL_LOGIC)
		(_port
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((PSTATE)(BUS796))
			((ZERO)(NET757))
			((DOUT_EN)(NET707))
			((INC)(NET715))
			((LD_ACC)(NET665))
			((LD_IR)(NET695))
			((LD_MDR)(NET683))
			((LD_PC)(NET723))
			((NSTATE)(BUS784))
			((RD)(read))
			((SEL)(NET747))
			((WR)(write))
		)
		(_use(_ent . CONTROL_LOGIC)
			(_port
				((OP)(OP))
				((PSTATE)(PSTATE))
				((ZERO)(ZERO))
				((DOUT_EN)(DOUT_EN))
				((INC)(INC))
				((LD_ACC)(LD_ACC))
				((LD_IR)(LD_IR))
				((LD_MDR)(LD_MDR))
				((LD_PC)(LD_PC))
				((NSTATE)(NSTATE))
				((RD)(RD))
				((SEL)(SEL))
				((WR)(WR))
			)
		)
	)
	(_inst U9 0 262(_comp STATE)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((STATE_IN)(BUS784))
			((STATE_OUT)(BUS796))
		)
		(_use(_ent . STATE)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RESET -1 0 30(_ent(_in))))
		(_port(_int read -1 0 31(_ent(_out))))
		(_port(_int write -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int mem_addr 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34(_array -1((_dto i 11 i 0)))))
		(_port(_int mem_data 1 0 34(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 61(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 69(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 94(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 103(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 112(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 121(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int NET665 -1 0 137(_arch(_uni))))
		(_sig(_int NET683 -1 0 138(_arch(_uni))))
		(_sig(_int NET695 -1 0 139(_arch(_uni))))
		(_sig(_int NET707 -1 0 140(_arch(_uni))))
		(_sig(_int NET715 -1 0 141(_arch(_uni))))
		(_sig(_int NET723 -1 0 142(_arch(_uni))))
		(_sig(_int NET747 -1 0 143(_arch(_uni))))
		(_sig(_int NET757 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 145(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS1199 14 0 145(_arch(_uni))))
		(_sig(_int BUS781 14 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS784 15 0 147(_arch(_uni))))
		(_sig(_int BUS796 15 0 148(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 149(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS843 16 0 149(_arch(_uni))))
		(_sig(_int BUS865 14 0 150(_arch(_uni))))
		(_sig(_int BUS899 14 0 151(_arch(_uni))))
		(_sig(_int data 14 0 152(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000052 55 6920          1670421141670 \7_Seg_Top\
(_unit VHDL(\7_Seg_Top\ 0 27(\7_Seg_Top\ 0 30))
	(_version vef)
	(_time 1670421141671 2022.12.07 22:52:21)
	(_source(\../compile/7_Seg_Top.vhd\))
	(_parameters tan)
	(_code 287b2a29277c2a3d7f2b3d727e2d7e2d2c2e7e2f28)
	(_ent
		(_time 1668670337119)
	)
	(_comp
		(micro
			(_object
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RESET -1 0 105(_ent (_in))))
				(_port(_int read -1 0 106(_ent (_out))))
				(_port(_int write -1 0 107(_ent (_out))))
				(_port(_int mem_addr 10 0 108(_ent (_out))))
				(_port(_int mem_data 11 0 109(_ent (_inout))))
			)
		)
		(IO_MUX
			(_object
				(_port(_int RD_SEL -1 0 91(_ent (_in))))
				(_port(_int A 8 0 92(_ent (_in))))
				(_port(_int B 8 0 93(_ent (_in))))
				(_port(_int MUX_OUT 8 0 94(_ent (_out))))
			)
		)
		(key
			(_object
				(_port(_int KEY_OUT 9 0 99(_ent (_out))))
			)
		)
		(ext_bi_buf
			(_object
				(_port(_int BUF_IN 7 0 83(_ent (_in))))
				(_port(_int EN -1 0 84(_ent (_in))))
				(_port(_int BID_BUS 7 0 85(_ent (_inout))))
				(_port(_int BUF_OUT 7 0 86(_ent (_out))))
			)
		)
		(CISC_MEMORY
			(_object
				(_port(_int MEM_CLK -1 0 51(_ent (_in))))
				(_port(_int READ -1 0 52(_ent (_in))))
				(_port(_int WRITE -1 0 53(_ent (_in))))
				(_port(_int MEM_ADDR 2 0 54(_ent (_in))))
				(_port(_int MEM_DATA_IN 3 0 55(_ent (_in))))
				(_port(_int MEM_DATA_OUT 3 0 56(_ent (_out))))
			)
		)
		(addr_decoder
			(_object
				(_port(_int WRITE -1 0 36(_ent (_in))))
				(_port(_int WRITE_EN -1 0 37(_ent (_out))))
				(_port(_int MEM_ADDR 0 0 38(_ent (_in))))
				(_port(_int READ -1 0 39(_ent (_in))))
				(_port(_int READ_EN -1 0 40(_ent (_out))))
			)
		)
		(CLOCKGEN
			(_object
				(_port(_int clk -1 0 61(_ent (_out))))
				(_port(_int mem_clk -1 0 62(_ent (_out))))
				(_port(_int reset -1 0 63(_ent (_out))))
			)
		)
		(data_latch
			(_object
				(_port(_int CLK -1 0 68(_ent (_in))))
				(_port(_int EN -1 0 69(_ent (_in))))
				(_port(_int RESET -1 0 70(_ent (_in))))
				(_port(_int LATCH_IN 4 0 71(_ent (_in))))
				(_port(_int LATCH_OUT 4 0 72(_ent (_out))))
			)
		)
		(Bin2BCD
			(_object
				(_port(_int d 1 0 45(_ent (_in))))
				(_port(_int q 1 0 46(_ent (_out))))
			)
		)
		(split
			(_object
				(_port(_int d 12 0 114(_ent (_in))))
				(_port(_int q1 13 0 115(_ent (_out))))
				(_port(_int q2 13 0 116(_ent (_out))))
			)
		)
		(Decoder
			(_object
				(_port(_int d 5 0 77(_ent (_in))))
				(_port(_int q 6 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 144(_comp micro)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((read)(NET962))
			((write)(NET671))
			((mem_addr)(BUS700))
			((mem_data)(BUS703))
		)
		(_use(_ent . micro)
		)
	)
	(_inst U10 0 154(_comp IO_MUX)
		(_port
			((RD_SEL)(NET935))
			((A)(BUS891))
			((B)(BUS899))
			((MUX_OUT)(BUS887))
		)
		(_use(_ent . IO_MUX)
		)
	)
	(_inst U11 0 162(_comp key)
		(_port
			((KEY_OUT)(BUS899))
		)
		(_use(_ent . key)
		)
	)
	(_inst U12 0 167(_comp ext_bi_buf)
		(_port
			((BUF_IN)(BUS887))
			((EN)(NET962))
			((BID_BUS)(BUS703))
			((BUF_OUT)(BUS820))
		)
		(_use(_ent . ext_bi_buf)
		)
	)
	(_inst U2 0 175(_comp CISC_MEMORY)
		(_port
			((MEM_CLK)(NET641))
			((READ)(NET962))
			((WRITE)(NET671))
			((MEM_ADDR)(BUS700))
			((MEM_DATA_IN)(BUS820))
			((MEM_DATA_OUT)(BUS891))
		)
		(_use(_ent . CISC_MEMORY)
		)
	)
	(_inst U3 0 185(_comp addr_decoder)
		(_port
			((WRITE)(NET671))
			((WRITE_EN)(NET674))
			((MEM_ADDR)(BUS700))
			((READ)(NET962))
			((READ_EN)(NET935))
		)
		(_use(_ent . addr_decoder)
		)
	)
	(_inst U4 0 194(_comp CLOCKGEN)
		(_port
			((clk)(clk))
			((mem_clk)(NET641))
			((reset)(reset))
		)
		(_use(_ent . CLOCKGEN)
		)
	)
	(_inst U5 0 201(_comp data_latch)
		(_port
			((CLK)(CLK))
			((EN)(NET674))
			((RESET)(RESET))
			((LATCH_IN)(BUS703))
			((LATCH_OUT)(BUS719))
		)
		(_use(_ent . data_latch)
		)
	)
	(_inst U6 0 210(_comp Bin2BCD)
		(_port
			((d)(BUS719))
			((q)(BUS727))
		)
		(_use(_ent . Bin2BCD)
		)
	)
	(_inst U7 0 216(_comp split)
		(_port
			((d)(BUS727))
			((q1)(BUS739))
			((q2)(BUS747))
		)
		(_use(_ent . split)
		)
	)
	(_inst U8 0 223(_comp Decoder)
		(_port
			((d)(BUS739))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst U9 0 228(_comp Decoder)
		(_port
			((d)(BUS747))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 55(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 78(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 83(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 92(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 99(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 109(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 114(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 115(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLK -1 0 122(_arch(_uni))))
		(_sig(_int NET641 -1 0 123(_arch(_uni))))
		(_sig(_int NET671 -1 0 124(_arch(_uni))))
		(_sig(_int NET674 -1 0 125(_arch(_uni))))
		(_sig(_int NET935 -1 0 126(_arch(_uni))))
		(_sig(_int NET962 -1 0 127(_arch(_uni))))
		(_sig(_int RESET -1 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 129(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS700 14 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1324 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS703 15 0 130(_arch(_uni))))
		(_sig(_int BUS719 15 0 131(_arch(_uni))))
		(_sig(_int BUS727 15 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS739 16 0 133(_arch(_uni))))
		(_sig(_int BUS747 16 0 134(_arch(_uni))))
		(_sig(_int BUS820 15 0 135(_arch(_uni))))
		(_sig(_int BUS887 15 0 136(_arch(_uni))))
		(_sig(_int BUS891 15 0 137(_arch(_uni))))
		(_sig(_int BUS899 15 0 138(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 864           1670421203997 BEHAVIORAL
(_unit VHDL(acc 0 29(behavioral 0 36))
	(_version vef)
	(_time 1670421203998 2022.12.07 22:53:23)
	(_source(\../src/acc.vhd\))
	(_parameters tan)
	(_code a0f3f5f7a3f7f7b6a0a1b3faf2a6a1a6a3a6a3a6a1)
	(_ent
		(_time 1668665159635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ACC_IN 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int ACC_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(1))(_read(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 775           1670421204020 BEHAVIORAL
(_unit VHDL(addr_mux 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670421204021 2022.12.07 22:53:24)
	(_source(\../src/addr_mux.vhd\))
	(_parameters tan)
	(_code bfeceaebede8efa8bcbff9e5bab8bab8b7b9beb9bb)
	(_ent
		(_time 1665639925009)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 30(_ent(_in))))
		(_port(_int B 0 0 31(_ent(_in))))
		(_port(_int SEL -1 0 32(_ent(_in))))
		(_port(_int MUX_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000044 55 1045          1670421204043 ALU
(_unit VHDL(alu 0 30(alu 0 36))
	(_version vef)
	(_time 1670421204044 2022.12.07 22:53:24)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code cf9c9a9aca999ed9cdc98c949bc9cec99cc8cac9ce)
	(_ent
		(_time 1668666690376)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_port(_int B 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 1 0 33(_ent(_in))))
		(_port(_int ALU_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_subprogram
			(_int ADD 1 0 37(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU 2 -1)
)
I 000051 55 836           1670421204071 BEHAVIORAL
(_unit VHDL(bi_buf 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670421204072 2022.12.07 22:53:24)
	(_source(\../src/bi_buf.vhd\))
	(_parameters tan)
	(_code eebdb8bdb2baecf8edeefbb4b9e8ece8e7ebb8e8ec)
	(_ent
		(_time 1668664314784)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 918           1670421204092 BEHAVIORAL
(_unit VHDL(flag 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670421204093 2022.12.07 22:53:24)
	(_source(\../src/flag.vhd\))
	(_parameters tan)
	(_code feadacaef8a9abe8f8ade8a4fcf8fff8f9f8f8f8ad)
	(_ent
		(_time 1668665179096)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ALU_OUT 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int FLAG -1 0 33(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(3))(_sens(1))(_read(0)(2)))))
		)
		(_subprogram
			(_int DETECT_ZERO 1 0 36(_arch(_func -1 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 768           1670421204113 BEHAVIORAL
(_unit VHDL(ir 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670421204114 2022.12.07 22:53:24)
	(_source(\../src/ir.vhd\))
	(_parameters tan)
	(_code 1d4e411b4b4a400a1e1f04464e1b141a1f1b141a1f)
	(_ent
		(_time 1668664367605)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int IR_IN 0 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int IR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 772           1670421204140 BEHAVIORAL
(_unit VHDL(mdr 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670421204141 2022.12.07 22:53:24)
	(_source(\../src/mdr.vhd\))
	(_parameters tan)
	(_code 2d7e2c297d7b7b3b782f39767e2b792b292a2f2b79)
	(_ent
		(_time 1668664385654)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int MDR_IN 0 0 32(_ent(_in))))
		(_port(_int MDR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1237          1670421204168 BEHAVIORAL
(_unit VHDL(pc_logic 0 30(behavioral 0 38))
	(_version vef)
	(_time 1670421204169 2022.12.07 22:53:24)
	(_source(\../src/pc_logic.vhd\))
	(_parameters tan)
	(_code 4c1e194e1c184e5a1e1c0a161a4a454a4f4b4c4a4f)
	(_ent
		(_time 1665639925051)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int INC_PC -1 0 32(_ent(_in)(_event))))
		(_port(_int LD_PC -1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_IN 0 0 34(_ent(_in)(_event))))
		(_port(_int RESET -1 0 35(_ent(_in)(_event))))
		(_port(_int PC_OUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int pc_out_reg 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5))))
			(line__54(_arch 1 0 54(_assignment(_alias((pc_out)(pc_out_reg)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 50463234)
	)
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 822           1670421204197 BEHAVIORAL
(_unit VHDL(state 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670421204198 2022.12.07 22:53:24)
	(_source(\../src/state.vhd\))
	(_parameters tan)
	(_code 6b393d6a3d3c3e7c6e687e30396c6f6d6a6c6f6d6e)
	(_ent
		(_time 1654150164443)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in)(_event))))
		(_port(_int RESET -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int STATE_IN 0 0 32(_ent(_in)(_event))))
		(_port(_int STATE_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1335          1670421204223 BEHAVIORAL
(_unit VHDL(control_logic 0 29(behavioral 0 45))
	(_version vef)
	(_time 1670421204224 2022.12.07 22:53:24)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 8bd8dd858fdc8a9cdd8999d18c8dd88edd8dd88ddd)
	(_ent
		(_time 1668663552467)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int PSTATE 1 0 31(_ent(_in))))
		(_port(_int ZERO -1 0 32(_ent(_in))))
		(_port(_int DOUT_EN -1 0 33(_ent(_out))))
		(_port(_int INC -1 0 34(_ent(_out))))
		(_port(_int LD_ACC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 36(_ent(_out))))
		(_port(_int LD_MDR -1 0 37(_ent(_out))))
		(_port(_int LD_PC -1 0 38(_ent(_out))))
		(_port(_int NSTATE 1 0 39(_ent(_out))))
		(_port(_int RD -1 0 40(_ent(_out))))
		(_port(_int SEL -1 0 41(_ent(_out))))
		(_port(_int WR -1 0 42(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000049 55 759           1670421204261 CLOCKGEN
(_unit VHDL(clockgen 0 30(clockgen 0 38))
	(_version vef)
	(_time 1670421204262 2022.12.07 22:53:24)
	(_source(\../src/CLOCKGEN.vhd\))
	(_parameters tan)
	(_code aaf9fcfda8fda8bca8f9e8f0fcacafacffaca9acf9)
	(_ent
		(_time 1663222731815)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_out))))
		(_port(_int mem_clk -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_sig(_int var_clk -1 0 39(_arch(_uni((i 2))))))
		(_prcs
			(resetting(_arch 0 0 41(_prcs(_trgt(2)))))
			(clocking(_arch 1 0 48(_prcs(_simple)(_trgt(3)(0)(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . CLOCKGEN 2 -1)
)
I 000053 55 911           1670421204284 addr_decoder
(_unit VHDL(addr_decoder 0 30(addr_decoder 0 41))
	(_version vef)
	(_time 1670421204285 2022.12.07 22:53:24)
	(_source(\../src/addr_decoder.vhd\))
	(_parameters tan)
	(_code b9eaededb4eee9aebaeaffe3ecbfbcbfbabfefbfbd)
	(_ent
		(_time 1669871090398)
	)
	(_object
		(_port(_int WRITE -1 0 32(_ent(_in))))
		(_port(_int WRITE_EN -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 34(_ent(_in))))
		(_port(_int READ -1 0 35(_ent(_in))))
		(_port(_int READ_EN -1 0 36(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(1)(4))(_sens(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(50529027 50463235)
		(50529027 33686019)
	)
	(_model . addr_decoder 1 -1)
)
I 000051 55 882           1670421204304 data_latch
(_unit VHDL(data_latch 0 30(data_latch 0 42))
	(_version vef)
	(_time 1670421204305 2022.12.07 22:53:24)
	(_source(\../src/data_latch.vhd\))
	(_parameters tan)
	(_code d98a888bd18f89cfd98d9f83dbdfd8dedddfdadfd1)
	(_ent
		(_time 1668668216299)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int EN -1 0 33(_ent(_in))))
		(_port(_int RESET -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35(_array -1((_dto i 11 i 0)))))
		(_port(_int LATCH_IN 0 0 35(_ent(_in))))
		(_port(_int LATCH_OUT 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . data_latch 1 -1)
)
I 000044 55 852           1670421204321 beh
(_unit VHDL(bin2bcd 0 30(beh 0 37))
	(_version vef)
	(_time 1670421204322 2022.12.07 22:53:24)
	(_source(\../src/Bin2BCD.vhd\))
	(_parameters tan)
	(_code e8bbbfbbe9bfe9fbe8bffab2baeeeceeeaeee1eebd)
	(_ent
		(_time 1668670771105)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . beh 1 -1)
)
I 000046 55 870           1670421204350 split
(_unit VHDL(split 0 28(split 0 36))
	(_version vef)
	(_time 1670421204351 2022.12.07 22:53:24)
	(_source(\../src/split.vhd\))
	(_parameters tan)
	(_code 085a5d0f005f0f1e01591c535a0f080e5b0e010f0c)
	(_ent
		(_time 1668669919008)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int q1 1 0 31(_ent(_out))))
		(_port(_int q2 1 0 32(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((q1)(d(d_7_4))))(_trgt(1))(_sens(0(d_7_4))))))
			(line__39(_arch 1 0 39(_assignment(_alias((q2)(d(d_3_0))))(_trgt(2))(_sens(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . split 2 -1)
)
I 000044 55 932           1670421204369 Beh
(_unit VHDL(decoder 0 28(beh 0 35))
	(_version vef)
	(_time 1670421204370 2022.12.07 22:53:24)
	(_source(\../src/Decoder.vhd\))
	(_parameters tan)
	(_code 17444510154040014042034d431015111311121114)
	(_ent
		(_time 1668670025422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50528771 131586)
		(33686018 131586)
		(50528770 131586)
	)
	(_model . Beh 1 -1)
)
I 000052 55 8640          1670421204404 CISC_MEMORY
(_unit VHDL(cisc_memory 0 31(cisc_memory 0 42))
	(_version vef)
	(_time 1670421204405 2022.12.07 22:53:24)
	(_source(\../src/CISC_MEMORY.vhd\))
	(_parameters tan)
	(_code 366563333960612035326235726c62306230603134313f)
	(_ent
		(_time 1669871162613)
	)
	(_object
		(_port(_int MEM_CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int READ -1 0 34(_ent(_in))))
		(_port(_int WRITE -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37(_array -1((_dto i 11 i 0)))))
		(_port(_int MEM_DATA_IN 1 0 37(_ent(_in))))
		(_port(_int MEM_DATA_OUT 1 0 38(_ent(_out))))
		(_type(_int MEM_WORD 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int MEM_TABLE 0 45(_array 2((_dto i 255 i 0)))))
		(_sig(_int cells 3 0 46(_arch(_uni(((_string \"XXXXXXXXXXXX"\))((_string \"000000001000"\))((_string \"000000000001"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"000000000000"\))((_string \"011011111001"\))((_string \"010111111111"\))((_string \"011100000000"\))((_string \"000100000000"\))((_string \"010011111110"\))((_string \"001011111101"\))((_string \"011011111111"\))((_string \"010111111000"\)))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 306(_scalar (_to i 0 i 255))))
		(_var(_int address 4 0 306(_prcs 0)))
		(_prcs
			(line__305(_arch 0 0 305(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(std_logic_misc)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . CISC_MEMORY 1 -1)
)
I 000051 55 844           1670421204427 ext_bi_buf
(_unit VHDL(ext_bi_buf 0 29(ext_bi_buf 0 38))
	(_version vef)
	(_time 1670421204428 2022.12.07 22:53:24)
	(_source(\../src/ext_bi_buf.vhd\))
	(_parameters tan)
	(_code 56050554580006430102440c0e5300505451535050)
	(_ent
		(_time 1669870641416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . ext_bi_buf 1 -1)
)
I 000047 55 768           1670421204449 IO_MUX
(_unit VHDL(io_mux 0 30(io_mux 0 39))
	(_version vef)
	(_time 1670421204450 2022.12.07 22:53:24)
	(_source(\../src/IO_MUX.vhd\))
	(_parameters tan)
	(_code 65363a65363167733033703e3c636c633360336331)
	(_ent
		(_time 1669870802005)
	)
	(_object
		(_port(_int RD_SEL -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 33(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int B 0 0 34(_ent(_in))))
		(_port(_int MUX_OUT 0 0 35(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . IO_MUX 1 -1)
)
I 000044 55 711           1670421204480 key
(_unit VHDL(key 0 30(key 0 36))
	(_version vef)
	(_time 1670421204481 2022.12.07 22:53:24)
	(_source(\../src/key.vhd\))
	(_parameters tan)
	(_code 85d6818b85d3d893d68790dedd83d78380828c83d7)
	(_ent
		(_time 1669870900235)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int KEY_OUT 0 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 50528770)
		(33686018 33686018 50463234)
	)
	(_model . key 1 -1)
)
I 000046 55 8539          1670421204511 micro
(_unit VHDL(micro 0 27(micro 0 38))
	(_version vef)
	(_time 1670421204512 2022.12.07 22:53:24)
	(_source(\../compile/micro.vhd\))
	(_parameters tan)
	(_code a4f7a6f3a9f3f3b3f0f3e2fea1a2ada2a7a3a6a2f2)
	(_ent
		(_time 1668665283928)
	)
	(_comp
		(ACC
			(_object
				(_port(_int ACC_IN 2 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int LD -1 0 46(_ent (_in))))
				(_port(_int RESET -1 0 47(_ent (_in))))
				(_port(_int ACC_OUT 2 0 48(_ent (_out))))
			)
		)
		(FLAG
			(_object
				(_port(_int ALU_OUT 9 0 94(_ent (_in))))
				(_port(_int CLK -1 0 95(_ent (_in))))
				(_port(_int LD -1 0 96(_ent (_in))))
				(_port(_int FLAG -1 0 97(_ent (_out))))
			)
		)
		(IR
			(_object
				(_port(_int CLK -1 0 102(_ent (_in))))
				(_port(_int IR_IN 10 0 103(_ent (_in))))
				(_port(_int LD -1 0 104(_ent (_in))))
				(_port(_int IR_OUT 10 0 105(_ent (_out))))
			)
		)
		(ADDR_MUX
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int SEL -1 0 55(_ent (_in))))
				(_port(_int MUX_OUT 3 0 56(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int A 4 0 61(_ent (_in))))
				(_port(_int B 4 0 62(_ent (_in))))
				(_port(_int OP 5 0 63(_ent (_in))))
				(_port(_int ALU_OUT 4 0 64(_ent (_out))))
			)
		)
		(MDR
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int LD -1 0 111(_ent (_in))))
				(_port(_int MDR_IN 11 0 112(_ent (_in))))
				(_port(_int MDR_OUT 11 0 113(_ent (_out))))
			)
		)
		(BI_BUF
			(_object
				(_port(_int BUF_IN 6 0 69(_ent (_in))))
				(_port(_int EN -1 0 70(_ent (_in))))
				(_port(_int BID_BUS 6 0 71(_ent (_inout))))
				(_port(_int BUF_OUT 6 0 72(_ent (_out))))
			)
		)
		(PC_LOGIC
			(_object
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int INC_PC -1 0 119(_ent (_in))))
				(_port(_int LD_PC -1 0 120(_ent (_in))))
				(_port(_int PC_IN 12 0 121(_ent (_in))))
				(_port(_int RESET -1 0 122(_ent (_in))))
				(_port(_int PC_OUT 12 0 123(_ent (_out))))
			)
		)
		(CONTROL_LOGIC
			(_object
				(_port(_int OP 7 0 77(_ent (_in))))
				(_port(_int PSTATE 8 0 78(_ent (_in))))
				(_port(_int ZERO -1 0 79(_ent (_in))))
				(_port(_int DOUT_EN -1 0 80(_ent (_out))))
				(_port(_int INC -1 0 81(_ent (_out))))
				(_port(_int LD_ACC -1 0 82(_ent (_out))))
				(_port(_int LD_IR -1 0 83(_ent (_out))))
				(_port(_int LD_MDR -1 0 84(_ent (_out))))
				(_port(_int LD_PC -1 0 85(_ent (_out))))
				(_port(_int NSTATE 8 0 86(_ent (_out))))
				(_port(_int RD -1 0 87(_ent (_out))))
				(_port(_int SEL -1 0 88(_ent (_out))))
				(_port(_int WR -1 0 89(_ent (_out))))
			)
		)
		(STATE
			(_object
				(_port(_int CLK -1 0 128(_ent (_in))))
				(_port(_int RESET -1 0 129(_ent (_in))))
				(_port(_int STATE_IN 13 0 130(_ent (_in))))
				(_port(_int STATE_OUT 13 0 131(_ent (_out))))
			)
		)
	)
	(_inst U1 0 158(_comp ACC)
		(_port
			((ACC_IN)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((RESET)(RESET))
			((ACC_OUT)(BUS1199))
		)
		(_use(_ent . ACC)
		)
	)
	(_inst U10 0 167(_comp FLAG)
		(_port
			((ALU_OUT)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((FLAG)(NET757))
		)
		(_use(_ent . FLAG)
		)
	)
	(_inst U11 0 175(_comp IR)
		(_port
			((CLK)(CLK))
			((IR_IN)(BUS899))
			((LD)(NET695))
			((IR_OUT)(data))
		)
		(_use(_ent . IR)
		)
	)
	(_inst U2 0 183(_comp ADDR_MUX)
		(_port
			((A)(BUS843))
			((B(7))(data(7)))
			((B(6))(data(6)))
			((B(5))(data(5)))
			((B(4))(data(4)))
			((B(3))(data(3)))
			((B(2))(data(2)))
			((B(1))(data(1)))
			((B(0))(data(0)))
			((SEL)(NET747))
			((MUX_OUT)(mem_addr))
		)
		(_use(_ent . ADDR_MUX)
			(_port
				((A)(A))
				((B)(B))
				((SEL)(SEL))
				((MUX_OUT)(MUX_OUT))
			)
		)
	)
	(_inst U4 0 198(_comp ALU)
		(_port
			((A)(BUS1199))
			((B)(BUS865))
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((ALU_OUT)(BUS781))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((OP)(OP))
				((ALU_OUT)(ALU_OUT))
			)
		)
	)
	(_inst U5 0 209(_comp MDR)
		(_port
			((CLK)(CLK))
			((LD)(NET683))
			((MDR_IN)(BUS899))
			((MDR_OUT)(BUS865))
		)
		(_use(_ent . MDR)
		)
	)
	(_inst U6 0 217(_comp BI_BUF)
		(_port
			((BUF_IN)(BUS1199))
			((EN)(NET707))
			((BID_BUS)(mem_data))
			((BUF_OUT)(BUS899))
		)
		(_use(_ent . BI_BUF)
		)
	)
	(_inst U7 0 225(_comp PC_LOGIC)
		(_port
			((CLK)(CLK))
			((INC_PC)(NET715))
			((LD_PC)(NET723))
			((PC_IN(7))(data(7)))
			((PC_IN(6))(data(6)))
			((PC_IN(5))(data(5)))
			((PC_IN(4))(data(4)))
			((PC_IN(3))(data(3)))
			((PC_IN(2))(data(2)))
			((PC_IN(1))(data(1)))
			((PC_IN(0))(data(0)))
			((RESET)(RESET))
			((PC_OUT)(BUS843))
		)
		(_use(_ent . PC_LOGIC)
			(_port
				((CLK)(CLK))
				((INC_PC)(INC_PC))
				((LD_PC)(LD_PC))
				((PC_IN)(PC_IN))
				((RESET)(RESET))
				((PC_OUT)(PC_OUT))
			)
		)
	)
	(_inst U8 0 242(_comp CONTROL_LOGIC)
		(_port
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((PSTATE)(BUS796))
			((ZERO)(NET757))
			((DOUT_EN)(NET707))
			((INC)(NET715))
			((LD_ACC)(NET665))
			((LD_IR)(NET695))
			((LD_MDR)(NET683))
			((LD_PC)(NET723))
			((NSTATE)(BUS784))
			((RD)(read))
			((SEL)(NET747))
			((WR)(write))
		)
		(_use(_ent . CONTROL_LOGIC)
			(_port
				((OP)(OP))
				((PSTATE)(PSTATE))
				((ZERO)(ZERO))
				((DOUT_EN)(DOUT_EN))
				((INC)(INC))
				((LD_ACC)(LD_ACC))
				((LD_IR)(LD_IR))
				((LD_MDR)(LD_MDR))
				((LD_PC)(LD_PC))
				((NSTATE)(NSTATE))
				((RD)(RD))
				((SEL)(SEL))
				((WR)(WR))
			)
		)
	)
	(_inst U9 0 262(_comp STATE)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((STATE_IN)(BUS784))
			((STATE_OUT)(BUS796))
		)
		(_use(_ent . STATE)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RESET -1 0 30(_ent(_in))))
		(_port(_int read -1 0 31(_ent(_out))))
		(_port(_int write -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int mem_addr 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34(_array -1((_dto i 11 i 0)))))
		(_port(_int mem_data 1 0 34(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 61(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 69(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 94(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 103(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 112(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 121(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int NET665 -1 0 137(_arch(_uni))))
		(_sig(_int NET683 -1 0 138(_arch(_uni))))
		(_sig(_int NET695 -1 0 139(_arch(_uni))))
		(_sig(_int NET707 -1 0 140(_arch(_uni))))
		(_sig(_int NET715 -1 0 141(_arch(_uni))))
		(_sig(_int NET723 -1 0 142(_arch(_uni))))
		(_sig(_int NET747 -1 0 143(_arch(_uni))))
		(_sig(_int NET757 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 145(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS1199 14 0 145(_arch(_uni))))
		(_sig(_int BUS781 14 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS784 15 0 147(_arch(_uni))))
		(_sig(_int BUS796 15 0 148(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 149(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS843 16 0 149(_arch(_uni))))
		(_sig(_int BUS865 14 0 150(_arch(_uni))))
		(_sig(_int BUS899 14 0 151(_arch(_uni))))
		(_sig(_int data 14 0 152(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000052 55 6920          1670421204520 \7_Seg_Top\
(_unit VHDL(\7_Seg_Top\ 0 27(\7_Seg_Top\ 0 30))
	(_version vef)
	(_time 1670421204521 2022.12.07 22:53:24)
	(_source(\../compile/7_Seg_Top.vhd\))
	(_parameters tan)
	(_code b3e3b6e2b7e7b1a6e4b0a6e9e5b6e5b6b7b5e5b4b3)
	(_ent
		(_time 1668670337119)
	)
	(_comp
		(micro
			(_object
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RESET -1 0 105(_ent (_in))))
				(_port(_int read -1 0 106(_ent (_out))))
				(_port(_int write -1 0 107(_ent (_out))))
				(_port(_int mem_addr 10 0 108(_ent (_out))))
				(_port(_int mem_data 11 0 109(_ent (_inout))))
			)
		)
		(IO_MUX
			(_object
				(_port(_int RD_SEL -1 0 91(_ent (_in))))
				(_port(_int A 8 0 92(_ent (_in))))
				(_port(_int B 8 0 93(_ent (_in))))
				(_port(_int MUX_OUT 8 0 94(_ent (_out))))
			)
		)
		(key
			(_object
				(_port(_int KEY_OUT 9 0 99(_ent (_out))))
			)
		)
		(ext_bi_buf
			(_object
				(_port(_int BUF_IN 7 0 83(_ent (_in))))
				(_port(_int EN -1 0 84(_ent (_in))))
				(_port(_int BID_BUS 7 0 85(_ent (_inout))))
				(_port(_int BUF_OUT 7 0 86(_ent (_out))))
			)
		)
		(CISC_MEMORY
			(_object
				(_port(_int MEM_CLK -1 0 51(_ent (_in))))
				(_port(_int READ -1 0 52(_ent (_in))))
				(_port(_int WRITE -1 0 53(_ent (_in))))
				(_port(_int MEM_ADDR 2 0 54(_ent (_in))))
				(_port(_int MEM_DATA_IN 3 0 55(_ent (_in))))
				(_port(_int MEM_DATA_OUT 3 0 56(_ent (_out))))
			)
		)
		(addr_decoder
			(_object
				(_port(_int WRITE -1 0 36(_ent (_in))))
				(_port(_int WRITE_EN -1 0 37(_ent (_out))))
				(_port(_int MEM_ADDR 0 0 38(_ent (_in))))
				(_port(_int READ -1 0 39(_ent (_in))))
				(_port(_int READ_EN -1 0 40(_ent (_out))))
			)
		)
		(CLOCKGEN
			(_object
				(_port(_int clk -1 0 61(_ent (_out))))
				(_port(_int mem_clk -1 0 62(_ent (_out))))
				(_port(_int reset -1 0 63(_ent (_out))))
			)
		)
		(data_latch
			(_object
				(_port(_int CLK -1 0 68(_ent (_in))))
				(_port(_int EN -1 0 69(_ent (_in))))
				(_port(_int RESET -1 0 70(_ent (_in))))
				(_port(_int LATCH_IN 4 0 71(_ent (_in))))
				(_port(_int LATCH_OUT 4 0 72(_ent (_out))))
			)
		)
		(Bin2BCD
			(_object
				(_port(_int d 1 0 45(_ent (_in))))
				(_port(_int q 1 0 46(_ent (_out))))
			)
		)
		(split
			(_object
				(_port(_int d 12 0 114(_ent (_in))))
				(_port(_int q1 13 0 115(_ent (_out))))
				(_port(_int q2 13 0 116(_ent (_out))))
			)
		)
		(Decoder
			(_object
				(_port(_int d 5 0 77(_ent (_in))))
				(_port(_int q 6 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 144(_comp micro)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((read)(NET962))
			((write)(NET671))
			((mem_addr)(BUS700))
			((mem_data)(BUS703))
		)
		(_use(_ent . micro)
		)
	)
	(_inst U10 0 154(_comp IO_MUX)
		(_port
			((RD_SEL)(NET935))
			((A)(BUS891))
			((B)(BUS899))
			((MUX_OUT)(BUS887))
		)
		(_use(_ent . IO_MUX)
		)
	)
	(_inst U11 0 162(_comp key)
		(_port
			((KEY_OUT)(BUS899))
		)
		(_use(_ent . key)
		)
	)
	(_inst U12 0 167(_comp ext_bi_buf)
		(_port
			((BUF_IN)(BUS887))
			((EN)(NET962))
			((BID_BUS)(BUS703))
			((BUF_OUT)(BUS820))
		)
		(_use(_ent . ext_bi_buf)
		)
	)
	(_inst U2 0 175(_comp CISC_MEMORY)
		(_port
			((MEM_CLK)(NET641))
			((READ)(NET962))
			((WRITE)(NET671))
			((MEM_ADDR)(BUS700))
			((MEM_DATA_IN)(BUS820))
			((MEM_DATA_OUT)(BUS891))
		)
		(_use(_ent . CISC_MEMORY)
		)
	)
	(_inst U3 0 185(_comp addr_decoder)
		(_port
			((WRITE)(NET671))
			((WRITE_EN)(NET674))
			((MEM_ADDR)(BUS700))
			((READ)(NET962))
			((READ_EN)(NET935))
		)
		(_use(_ent . addr_decoder)
		)
	)
	(_inst U4 0 194(_comp CLOCKGEN)
		(_port
			((clk)(clk))
			((mem_clk)(NET641))
			((reset)(reset))
		)
		(_use(_ent . CLOCKGEN)
		)
	)
	(_inst U5 0 201(_comp data_latch)
		(_port
			((CLK)(CLK))
			((EN)(NET674))
			((RESET)(RESET))
			((LATCH_IN)(BUS703))
			((LATCH_OUT)(BUS719))
		)
		(_use(_ent . data_latch)
		)
	)
	(_inst U6 0 210(_comp Bin2BCD)
		(_port
			((d)(BUS719))
			((q)(BUS727))
		)
		(_use(_ent . Bin2BCD)
		)
	)
	(_inst U7 0 216(_comp split)
		(_port
			((d)(BUS727))
			((q1)(BUS739))
			((q2)(BUS747))
		)
		(_use(_ent . split)
		)
	)
	(_inst U8 0 223(_comp Decoder)
		(_port
			((d)(BUS739))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst U9 0 228(_comp Decoder)
		(_port
			((d)(BUS747))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 55(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 78(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 83(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 92(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 99(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 109(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 114(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 115(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLK -1 0 122(_arch(_uni))))
		(_sig(_int NET641 -1 0 123(_arch(_uni))))
		(_sig(_int NET671 -1 0 124(_arch(_uni))))
		(_sig(_int NET674 -1 0 125(_arch(_uni))))
		(_sig(_int NET935 -1 0 126(_arch(_uni))))
		(_sig(_int NET962 -1 0 127(_arch(_uni))))
		(_sig(_int RESET -1 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 129(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS700 14 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1324 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS703 15 0 130(_arch(_uni))))
		(_sig(_int BUS719 15 0 131(_arch(_uni))))
		(_sig(_int BUS727 15 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS739 16 0 133(_arch(_uni))))
		(_sig(_int BUS747 16 0 134(_arch(_uni))))
		(_sig(_int BUS820 15 0 135(_arch(_uni))))
		(_sig(_int BUS887 15 0 136(_arch(_uni))))
		(_sig(_int BUS891 15 0 137(_arch(_uni))))
		(_sig(_int BUS899 15 0 138(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 864           1670421228811 BEHAVIORAL
(_unit VHDL(acc 0 29(behavioral 0 36))
	(_version vef)
	(_time 1670421228812 2022.12.07 22:53:48)
	(_source(\../src/acc.vhd\))
	(_parameters tan)
	(_code 8d8fd983dadada9b8d8c9ed7df8b8c8b8e8b8e8b8c)
	(_ent
		(_time 1668665159635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ACC_IN 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int ACC_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(1))(_read(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 775           1670421228829 BEHAVIORAL
(_unit VHDL(addr_mux 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670421228830 2022.12.07 22:53:48)
	(_source(\../src/addr_mux.vhd\))
	(_parameters tan)
	(_code 9c9ec893cbcbcc8b9f9cdac6999b999b949a9d9a98)
	(_ent
		(_time 1665639925009)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 30(_ent(_in))))
		(_port(_int B 0 0 31(_ent(_in))))
		(_port(_int SEL -1 0 32(_ent(_in))))
		(_port(_int MUX_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000044 55 1045          1670421228847 ALU
(_unit VHDL(alu 0 30(alu 0 36))
	(_version vef)
	(_time 1670421228848 2022.12.07 22:53:48)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code bcbee8e8bceaedaabebaffe7e8babdbaefbbb9babd)
	(_ent
		(_time 1668666690376)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_port(_int B 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 1 0 33(_ent(_in))))
		(_port(_int ALU_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_subprogram
			(_int ADD 1 0 37(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU 2 -1)
)
I 000051 55 836           1670421228872 BEHAVIORAL
(_unit VHDL(bi_buf 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670421228873 2022.12.07 22:53:48)
	(_source(\../src/bi_buf.vhd\))
	(_parameters tan)
	(_code cbc99c9e909fc9ddc8cbde919ccdc9cdc2ce9dcdc9)
	(_ent
		(_time 1668664314784)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 918           1670421228888 BEHAVIORAL
(_unit VHDL(flag 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670421228889 2022.12.07 22:53:48)
	(_source(\../src/flag.vhd\))
	(_parameters tan)
	(_code dbd98889da8c8ecddd88cd81d9dddadddcdddddd88)
	(_ent
		(_time 1668665179096)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ALU_OUT 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int FLAG -1 0 33(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(3))(_sens(1))(_read(0)(2)))))
		)
		(_subprogram
			(_int DETECT_ZERO 1 0 36(_arch(_func -1 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 768           1670421228904 BEHAVIORAL
(_unit VHDL(ir 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670421228905 2022.12.07 22:53:48)
	(_source(\../src/ir.vhd\))
	(_parameters tan)
	(_code eae8b6b8b9bdb7fde9e8f3b1b9ece3ede8ece3ede8)
	(_ent
		(_time 1668664367605)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int IR_IN 0 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int IR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 772           1670421228924 BEHAVIORAL
(_unit VHDL(mdr 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670421228925 2022.12.07 22:53:48)
	(_source(\../src/mdr.vhd\))
	(_parameters tan)
	(_code faf8fbaaafacacecaff8eea1a9fcaefcfefdf8fcae)
	(_ent
		(_time 1668664385654)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int MDR_IN 0 0 32(_ent(_in))))
		(_port(_int MDR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1237          1670421228940 BEHAVIORAL
(_unit VHDL(pc_logic 0 30(behavioral 0 38))
	(_version vef)
	(_time 1670421228941 2022.12.07 22:53:48)
	(_source(\../src/pc_logic.vhd\))
	(_parameters tan)
	(_code 0a095c0c585e081c585a4c505c0c030c090d0a0c09)
	(_ent
		(_time 1665639925051)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int INC_PC -1 0 32(_ent(_in)(_event))))
		(_port(_int LD_PC -1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_IN 0 0 34(_ent(_in)(_event))))
		(_port(_int RESET -1 0 35(_ent(_in)(_event))))
		(_port(_int PC_OUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int pc_out_reg 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5))))
			(line__54(_arch 1 0 54(_assignment(_alias((pc_out)(pc_out_reg)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 50463234)
	)
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 822           1670421228967 BEHAVIORAL
(_unit VHDL(state 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670421228968 2022.12.07 22:53:48)
	(_source(\../src/state.vhd\))
	(_parameters tan)
	(_code 292a7c2c247e7c3e2c2a3c727b2e2d2f282e2d2f2c)
	(_ent
		(_time 1654150164443)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in)(_event))))
		(_port(_int RESET -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int STATE_IN 0 0 32(_ent(_in)(_event))))
		(_port(_int STATE_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1335          1670421228989 BEHAVIORAL
(_unit VHDL(control_logic 0 29(behavioral 0 45))
	(_version vef)
	(_time 1670421228990 2022.12.07 22:53:48)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 484a1d4a161f495f1e4a5a124f4e1b4d1e4e1b4e1e)
	(_ent
		(_time 1668663552467)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int PSTATE 1 0 31(_ent(_in))))
		(_port(_int ZERO -1 0 32(_ent(_in))))
		(_port(_int DOUT_EN -1 0 33(_ent(_out))))
		(_port(_int INC -1 0 34(_ent(_out))))
		(_port(_int LD_ACC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 36(_ent(_out))))
		(_port(_int LD_MDR -1 0 37(_ent(_out))))
		(_port(_int LD_PC -1 0 38(_ent(_out))))
		(_port(_int NSTATE 1 0 39(_ent(_out))))
		(_port(_int RD -1 0 40(_ent(_out))))
		(_port(_int SEL -1 0 41(_ent(_out))))
		(_port(_int WR -1 0 42(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000049 55 759           1670421229021 CLOCKGEN
(_unit VHDL(clockgen 0 30(clockgen 0 38))
	(_version vef)
	(_time 1670421229022 2022.12.07 22:53:49)
	(_source(\../src/CLOCKGEN.vhd\))
	(_parameters tan)
	(_code 67653267333065716534253d316162613261646134)
	(_ent
		(_time 1663222731815)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_out))))
		(_port(_int mem_clk -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_sig(_int var_clk -1 0 39(_arch(_uni((i 2))))))
		(_prcs
			(resetting(_arch 0 0 41(_prcs(_trgt(2)))))
			(clocking(_arch 1 0 48(_prcs(_simple)(_trgt(3)(0)(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . CLOCKGEN 2 -1)
)
I 000053 55 911           1670421229039 addr_decoder
(_unit VHDL(addr_decoder 0 30(addr_decoder 0 41))
	(_version vef)
	(_time 1670421229040 2022.12.07 22:53:49)
	(_source(\../src/addr_decoder.vhd\))
	(_parameters tan)
	(_code 77752076742027607424312d227172717471217173)
	(_ent
		(_time 1669871090398)
	)
	(_object
		(_port(_int WRITE -1 0 32(_ent(_in))))
		(_port(_int WRITE_EN -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 34(_ent(_in))))
		(_port(_int READ -1 0 35(_ent(_in))))
		(_port(_int READ_EN -1 0 36(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(1)(4))(_sens(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(50529027 50463235)
		(50529027 33686019)
	)
	(_model . addr_decoder 1 -1)
)
I 000051 55 882           1670421229057 data_latch
(_unit VHDL(data_latch 0 30(data_latch 0 42))
	(_version vef)
	(_time 1670421229058 2022.12.07 22:53:49)
	(_source(\../src/data_latch.vhd\))
	(_parameters tan)
	(_code 8785d58981d1d79187d3c1dd85818680838184818f)
	(_ent
		(_time 1668668216299)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int EN -1 0 33(_ent(_in))))
		(_port(_int RESET -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35(_array -1((_dto i 11 i 0)))))
		(_port(_int LATCH_IN 0 0 35(_ent(_in))))
		(_port(_int LATCH_OUT 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . data_latch 1 -1)
)
I 000044 55 852           1670421229072 beh
(_unit VHDL(bin2bcd 0 30(beh 0 37))
	(_version vef)
	(_time 1670421229073 2022.12.07 22:53:49)
	(_source(\../src/Bin2BCD.vhd\))
	(_parameters tan)
	(_code 9694c29999c1978596c184ccc490929094909f90c3)
	(_ent
		(_time 1668670771105)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . beh 1 -1)
)
I 000046 55 870           1670421229093 split
(_unit VHDL(split 0 28(split 0 36))
	(_version vef)
	(_time 1670421229094 2022.12.07 22:53:49)
	(_source(\../src/split.vhd\))
	(_parameters tan)
	(_code a6a5f3f0a0f1a1b0aff7b2fdf4a1a6a0f5a0afa1a2)
	(_ent
		(_time 1668669919008)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int q1 1 0 31(_ent(_out))))
		(_port(_int q2 1 0 32(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((q1)(d(d_7_4))))(_trgt(1))(_sens(0(d_7_4))))))
			(line__39(_arch 1 0 39(_assignment(_alias((q2)(d(d_3_0))))(_trgt(2))(_sens(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . split 2 -1)
)
I 000044 55 932           1670421229106 Beh
(_unit VHDL(decoder 0 28(beh 0 35))
	(_version vef)
	(_time 1670421229107 2022.12.07 22:53:49)
	(_source(\../src/Decoder.vhd\))
	(_parameters tan)
	(_code b6b4e4e2b5e1e1a0e1e3a2ece2b1b4b0b2b0b3b0b5)
	(_ent
		(_time 1668670025422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50528771 131586)
		(33686018 131586)
		(50528770 131586)
	)
	(_model . Beh 1 -1)
)
I 000052 55 8640          1670421229133 CISC_MEMORY
(_unit VHDL(cisc_memory 0 31(cisc_memory 0 42))
	(_version vef)
	(_time 1670421229134 2022.12.07 22:53:49)
	(_source(\../src/CISC_MEMORY.vhd\))
	(_parameters tan)
	(_code d5d78087d98382c3d6d181d6918f81d381d383d2d7d2dc)
	(_ent
		(_time 1669871162613)
	)
	(_object
		(_port(_int MEM_CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int READ -1 0 34(_ent(_in))))
		(_port(_int WRITE -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37(_array -1((_dto i 11 i 0)))))
		(_port(_int MEM_DATA_IN 1 0 37(_ent(_in))))
		(_port(_int MEM_DATA_OUT 1 0 38(_ent(_out))))
		(_type(_int MEM_WORD 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int MEM_TABLE 0 45(_array 2((_dto i 255 i 0)))))
		(_sig(_int cells 3 0 46(_arch(_uni(((_string \"XXXXXXXXXXXX"\))((_string \"000000001000"\))((_string \"000000000001"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"000000000000"\))((_string \"011011111001"\))((_string \"010111111111"\))((_string \"011100000000"\))((_string \"000100000000"\))((_string \"010011111110"\))((_string \"001011111101"\))((_string \"011011111111"\))((_string \"010111111000"\)))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 306(_scalar (_to i 0 i 255))))
		(_var(_int address 4 0 306(_prcs 0)))
		(_prcs
			(line__305(_arch 0 0 305(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(std_logic_misc)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . CISC_MEMORY 1 -1)
)
I 000051 55 844           1670421229152 ext_bi_buf
(_unit VHDL(ext_bi_buf 0 29(ext_bi_buf 0 38))
	(_version vef)
	(_time 1670421229153 2022.12.07 22:53:49)
	(_source(\../src/ext_bi_buf.vhd\))
	(_parameters tan)
	(_code e4e6b7b6e8b2b4f1b3b0f6bebce1b2e2e6e3e1e2e2)
	(_ent
		(_time 1669870641416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . ext_bi_buf 1 -1)
)
I 000047 55 768           1670421229170 IO_MUX
(_unit VHDL(io_mux 0 30(io_mux 0 39))
	(_version vef)
	(_time 1670421229171 2022.12.07 22:53:49)
	(_source(\../src/IO_MUX.vhd\))
	(_parameters tan)
	(_code f4f6aba4a6a0f6e2a1a2e1afadf2fdf2a2f1a2f2a0)
	(_ent
		(_time 1669870802005)
	)
	(_object
		(_port(_int RD_SEL -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 33(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int B 0 0 34(_ent(_in))))
		(_port(_int MUX_OUT 0 0 35(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . IO_MUX 1 -1)
)
I 000044 55 711           1670421229195 key
(_unit VHDL(key 0 30(key 0 36))
	(_version vef)
	(_time 1670421229196 2022.12.07 22:53:49)
	(_source(\../src/key.vhd\))
	(_parameters tan)
	(_code 1310411415454e05401106484b15411516141a1541)
	(_ent
		(_time 1669870900235)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int KEY_OUT 0 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 50463234)
		(33686018 33686018 33686018)
	)
	(_model . key 1 -1)
)
I 000046 55 8539          1670421229220 micro
(_unit VHDL(micro 0 27(micro 0 38))
	(_version vef)
	(_time 1670421229221 2022.12.07 22:53:49)
	(_source(\../compile/micro.vhd\))
	(_parameters tan)
	(_code 23207727297474347774657926252a252024212575)
	(_ent
		(_time 1668665283928)
	)
	(_comp
		(ACC
			(_object
				(_port(_int ACC_IN 2 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int LD -1 0 46(_ent (_in))))
				(_port(_int RESET -1 0 47(_ent (_in))))
				(_port(_int ACC_OUT 2 0 48(_ent (_out))))
			)
		)
		(FLAG
			(_object
				(_port(_int ALU_OUT 9 0 94(_ent (_in))))
				(_port(_int CLK -1 0 95(_ent (_in))))
				(_port(_int LD -1 0 96(_ent (_in))))
				(_port(_int FLAG -1 0 97(_ent (_out))))
			)
		)
		(IR
			(_object
				(_port(_int CLK -1 0 102(_ent (_in))))
				(_port(_int IR_IN 10 0 103(_ent (_in))))
				(_port(_int LD -1 0 104(_ent (_in))))
				(_port(_int IR_OUT 10 0 105(_ent (_out))))
			)
		)
		(ADDR_MUX
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int SEL -1 0 55(_ent (_in))))
				(_port(_int MUX_OUT 3 0 56(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int A 4 0 61(_ent (_in))))
				(_port(_int B 4 0 62(_ent (_in))))
				(_port(_int OP 5 0 63(_ent (_in))))
				(_port(_int ALU_OUT 4 0 64(_ent (_out))))
			)
		)
		(MDR
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int LD -1 0 111(_ent (_in))))
				(_port(_int MDR_IN 11 0 112(_ent (_in))))
				(_port(_int MDR_OUT 11 0 113(_ent (_out))))
			)
		)
		(BI_BUF
			(_object
				(_port(_int BUF_IN 6 0 69(_ent (_in))))
				(_port(_int EN -1 0 70(_ent (_in))))
				(_port(_int BID_BUS 6 0 71(_ent (_inout))))
				(_port(_int BUF_OUT 6 0 72(_ent (_out))))
			)
		)
		(PC_LOGIC
			(_object
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int INC_PC -1 0 119(_ent (_in))))
				(_port(_int LD_PC -1 0 120(_ent (_in))))
				(_port(_int PC_IN 12 0 121(_ent (_in))))
				(_port(_int RESET -1 0 122(_ent (_in))))
				(_port(_int PC_OUT 12 0 123(_ent (_out))))
			)
		)
		(CONTROL_LOGIC
			(_object
				(_port(_int OP 7 0 77(_ent (_in))))
				(_port(_int PSTATE 8 0 78(_ent (_in))))
				(_port(_int ZERO -1 0 79(_ent (_in))))
				(_port(_int DOUT_EN -1 0 80(_ent (_out))))
				(_port(_int INC -1 0 81(_ent (_out))))
				(_port(_int LD_ACC -1 0 82(_ent (_out))))
				(_port(_int LD_IR -1 0 83(_ent (_out))))
				(_port(_int LD_MDR -1 0 84(_ent (_out))))
				(_port(_int LD_PC -1 0 85(_ent (_out))))
				(_port(_int NSTATE 8 0 86(_ent (_out))))
				(_port(_int RD -1 0 87(_ent (_out))))
				(_port(_int SEL -1 0 88(_ent (_out))))
				(_port(_int WR -1 0 89(_ent (_out))))
			)
		)
		(STATE
			(_object
				(_port(_int CLK -1 0 128(_ent (_in))))
				(_port(_int RESET -1 0 129(_ent (_in))))
				(_port(_int STATE_IN 13 0 130(_ent (_in))))
				(_port(_int STATE_OUT 13 0 131(_ent (_out))))
			)
		)
	)
	(_inst U1 0 158(_comp ACC)
		(_port
			((ACC_IN)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((RESET)(RESET))
			((ACC_OUT)(BUS1199))
		)
		(_use(_ent . ACC)
		)
	)
	(_inst U10 0 167(_comp FLAG)
		(_port
			((ALU_OUT)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((FLAG)(NET757))
		)
		(_use(_ent . FLAG)
		)
	)
	(_inst U11 0 175(_comp IR)
		(_port
			((CLK)(CLK))
			((IR_IN)(BUS899))
			((LD)(NET695))
			((IR_OUT)(data))
		)
		(_use(_ent . IR)
		)
	)
	(_inst U2 0 183(_comp ADDR_MUX)
		(_port
			((A)(BUS843))
			((B(7))(data(7)))
			((B(6))(data(6)))
			((B(5))(data(5)))
			((B(4))(data(4)))
			((B(3))(data(3)))
			((B(2))(data(2)))
			((B(1))(data(1)))
			((B(0))(data(0)))
			((SEL)(NET747))
			((MUX_OUT)(mem_addr))
		)
		(_use(_ent . ADDR_MUX)
			(_port
				((A)(A))
				((B)(B))
				((SEL)(SEL))
				((MUX_OUT)(MUX_OUT))
			)
		)
	)
	(_inst U4 0 198(_comp ALU)
		(_port
			((A)(BUS1199))
			((B)(BUS865))
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((ALU_OUT)(BUS781))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((OP)(OP))
				((ALU_OUT)(ALU_OUT))
			)
		)
	)
	(_inst U5 0 209(_comp MDR)
		(_port
			((CLK)(CLK))
			((LD)(NET683))
			((MDR_IN)(BUS899))
			((MDR_OUT)(BUS865))
		)
		(_use(_ent . MDR)
		)
	)
	(_inst U6 0 217(_comp BI_BUF)
		(_port
			((BUF_IN)(BUS1199))
			((EN)(NET707))
			((BID_BUS)(mem_data))
			((BUF_OUT)(BUS899))
		)
		(_use(_ent . BI_BUF)
		)
	)
	(_inst U7 0 225(_comp PC_LOGIC)
		(_port
			((CLK)(CLK))
			((INC_PC)(NET715))
			((LD_PC)(NET723))
			((PC_IN(7))(data(7)))
			((PC_IN(6))(data(6)))
			((PC_IN(5))(data(5)))
			((PC_IN(4))(data(4)))
			((PC_IN(3))(data(3)))
			((PC_IN(2))(data(2)))
			((PC_IN(1))(data(1)))
			((PC_IN(0))(data(0)))
			((RESET)(RESET))
			((PC_OUT)(BUS843))
		)
		(_use(_ent . PC_LOGIC)
			(_port
				((CLK)(CLK))
				((INC_PC)(INC_PC))
				((LD_PC)(LD_PC))
				((PC_IN)(PC_IN))
				((RESET)(RESET))
				((PC_OUT)(PC_OUT))
			)
		)
	)
	(_inst U8 0 242(_comp CONTROL_LOGIC)
		(_port
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((PSTATE)(BUS796))
			((ZERO)(NET757))
			((DOUT_EN)(NET707))
			((INC)(NET715))
			((LD_ACC)(NET665))
			((LD_IR)(NET695))
			((LD_MDR)(NET683))
			((LD_PC)(NET723))
			((NSTATE)(BUS784))
			((RD)(read))
			((SEL)(NET747))
			((WR)(write))
		)
		(_use(_ent . CONTROL_LOGIC)
			(_port
				((OP)(OP))
				((PSTATE)(PSTATE))
				((ZERO)(ZERO))
				((DOUT_EN)(DOUT_EN))
				((INC)(INC))
				((LD_ACC)(LD_ACC))
				((LD_IR)(LD_IR))
				((LD_MDR)(LD_MDR))
				((LD_PC)(LD_PC))
				((NSTATE)(NSTATE))
				((RD)(RD))
				((SEL)(SEL))
				((WR)(WR))
			)
		)
	)
	(_inst U9 0 262(_comp STATE)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((STATE_IN)(BUS784))
			((STATE_OUT)(BUS796))
		)
		(_use(_ent . STATE)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RESET -1 0 30(_ent(_in))))
		(_port(_int read -1 0 31(_ent(_out))))
		(_port(_int write -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int mem_addr 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34(_array -1((_dto i 11 i 0)))))
		(_port(_int mem_data 1 0 34(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 61(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 69(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 94(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 103(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 112(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 121(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int NET665 -1 0 137(_arch(_uni))))
		(_sig(_int NET683 -1 0 138(_arch(_uni))))
		(_sig(_int NET695 -1 0 139(_arch(_uni))))
		(_sig(_int NET707 -1 0 140(_arch(_uni))))
		(_sig(_int NET715 -1 0 141(_arch(_uni))))
		(_sig(_int NET723 -1 0 142(_arch(_uni))))
		(_sig(_int NET747 -1 0 143(_arch(_uni))))
		(_sig(_int NET757 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 145(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS1199 14 0 145(_arch(_uni))))
		(_sig(_int BUS781 14 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS784 15 0 147(_arch(_uni))))
		(_sig(_int BUS796 15 0 148(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 149(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS843 16 0 149(_arch(_uni))))
		(_sig(_int BUS865 14 0 150(_arch(_uni))))
		(_sig(_int BUS899 14 0 151(_arch(_uni))))
		(_sig(_int data 14 0 152(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000052 55 6920          1670421229227 \7_Seg_Top\
(_unit VHDL(\7_Seg_Top\ 0 27(\7_Seg_Top\ 0 30))
	(_version vef)
	(_time 1670421229228 2022.12.07 22:53:49)
	(_source(\../compile/7_Seg_Top.vhd\))
	(_parameters tan)
	(_code 333360333767312664302669653665363735653433)
	(_ent
		(_time 1668670337119)
	)
	(_comp
		(micro
			(_object
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RESET -1 0 105(_ent (_in))))
				(_port(_int read -1 0 106(_ent (_out))))
				(_port(_int write -1 0 107(_ent (_out))))
				(_port(_int mem_addr 10 0 108(_ent (_out))))
				(_port(_int mem_data 11 0 109(_ent (_inout))))
			)
		)
		(IO_MUX
			(_object
				(_port(_int RD_SEL -1 0 91(_ent (_in))))
				(_port(_int A 8 0 92(_ent (_in))))
				(_port(_int B 8 0 93(_ent (_in))))
				(_port(_int MUX_OUT 8 0 94(_ent (_out))))
			)
		)
		(key
			(_object
				(_port(_int KEY_OUT 9 0 99(_ent (_out))))
			)
		)
		(ext_bi_buf
			(_object
				(_port(_int BUF_IN 7 0 83(_ent (_in))))
				(_port(_int EN -1 0 84(_ent (_in))))
				(_port(_int BID_BUS 7 0 85(_ent (_inout))))
				(_port(_int BUF_OUT 7 0 86(_ent (_out))))
			)
		)
		(CISC_MEMORY
			(_object
				(_port(_int MEM_CLK -1 0 51(_ent (_in))))
				(_port(_int READ -1 0 52(_ent (_in))))
				(_port(_int WRITE -1 0 53(_ent (_in))))
				(_port(_int MEM_ADDR 2 0 54(_ent (_in))))
				(_port(_int MEM_DATA_IN 3 0 55(_ent (_in))))
				(_port(_int MEM_DATA_OUT 3 0 56(_ent (_out))))
			)
		)
		(addr_decoder
			(_object
				(_port(_int WRITE -1 0 36(_ent (_in))))
				(_port(_int WRITE_EN -1 0 37(_ent (_out))))
				(_port(_int MEM_ADDR 0 0 38(_ent (_in))))
				(_port(_int READ -1 0 39(_ent (_in))))
				(_port(_int READ_EN -1 0 40(_ent (_out))))
			)
		)
		(CLOCKGEN
			(_object
				(_port(_int clk -1 0 61(_ent (_out))))
				(_port(_int mem_clk -1 0 62(_ent (_out))))
				(_port(_int reset -1 0 63(_ent (_out))))
			)
		)
		(data_latch
			(_object
				(_port(_int CLK -1 0 68(_ent (_in))))
				(_port(_int EN -1 0 69(_ent (_in))))
				(_port(_int RESET -1 0 70(_ent (_in))))
				(_port(_int LATCH_IN 4 0 71(_ent (_in))))
				(_port(_int LATCH_OUT 4 0 72(_ent (_out))))
			)
		)
		(Bin2BCD
			(_object
				(_port(_int d 1 0 45(_ent (_in))))
				(_port(_int q 1 0 46(_ent (_out))))
			)
		)
		(split
			(_object
				(_port(_int d 12 0 114(_ent (_in))))
				(_port(_int q1 13 0 115(_ent (_out))))
				(_port(_int q2 13 0 116(_ent (_out))))
			)
		)
		(Decoder
			(_object
				(_port(_int d 5 0 77(_ent (_in))))
				(_port(_int q 6 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 144(_comp micro)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((read)(NET962))
			((write)(NET671))
			((mem_addr)(BUS700))
			((mem_data)(BUS703))
		)
		(_use(_ent . micro)
		)
	)
	(_inst U10 0 154(_comp IO_MUX)
		(_port
			((RD_SEL)(NET935))
			((A)(BUS891))
			((B)(BUS899))
			((MUX_OUT)(BUS887))
		)
		(_use(_ent . IO_MUX)
		)
	)
	(_inst U11 0 162(_comp key)
		(_port
			((KEY_OUT)(BUS899))
		)
		(_use(_ent . key)
		)
	)
	(_inst U12 0 167(_comp ext_bi_buf)
		(_port
			((BUF_IN)(BUS887))
			((EN)(NET962))
			((BID_BUS)(BUS703))
			((BUF_OUT)(BUS820))
		)
		(_use(_ent . ext_bi_buf)
		)
	)
	(_inst U2 0 175(_comp CISC_MEMORY)
		(_port
			((MEM_CLK)(NET641))
			((READ)(NET962))
			((WRITE)(NET671))
			((MEM_ADDR)(BUS700))
			((MEM_DATA_IN)(BUS820))
			((MEM_DATA_OUT)(BUS891))
		)
		(_use(_ent . CISC_MEMORY)
		)
	)
	(_inst U3 0 185(_comp addr_decoder)
		(_port
			((WRITE)(NET671))
			((WRITE_EN)(NET674))
			((MEM_ADDR)(BUS700))
			((READ)(NET962))
			((READ_EN)(NET935))
		)
		(_use(_ent . addr_decoder)
		)
	)
	(_inst U4 0 194(_comp CLOCKGEN)
		(_port
			((clk)(clk))
			((mem_clk)(NET641))
			((reset)(reset))
		)
		(_use(_ent . CLOCKGEN)
		)
	)
	(_inst U5 0 201(_comp data_latch)
		(_port
			((CLK)(CLK))
			((EN)(NET674))
			((RESET)(RESET))
			((LATCH_IN)(BUS703))
			((LATCH_OUT)(BUS719))
		)
		(_use(_ent . data_latch)
		)
	)
	(_inst U6 0 210(_comp Bin2BCD)
		(_port
			((d)(BUS719))
			((q)(BUS727))
		)
		(_use(_ent . Bin2BCD)
		)
	)
	(_inst U7 0 216(_comp split)
		(_port
			((d)(BUS727))
			((q1)(BUS739))
			((q2)(BUS747))
		)
		(_use(_ent . split)
		)
	)
	(_inst U8 0 223(_comp Decoder)
		(_port
			((d)(BUS739))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst U9 0 228(_comp Decoder)
		(_port
			((d)(BUS747))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 55(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 78(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 83(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 92(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 99(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 109(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 114(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 115(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLK -1 0 122(_arch(_uni))))
		(_sig(_int NET641 -1 0 123(_arch(_uni))))
		(_sig(_int NET671 -1 0 124(_arch(_uni))))
		(_sig(_int NET674 -1 0 125(_arch(_uni))))
		(_sig(_int NET935 -1 0 126(_arch(_uni))))
		(_sig(_int NET962 -1 0 127(_arch(_uni))))
		(_sig(_int RESET -1 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 129(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS700 14 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1324 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS703 15 0 130(_arch(_uni))))
		(_sig(_int BUS719 15 0 131(_arch(_uni))))
		(_sig(_int BUS727 15 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS739 16 0 133(_arch(_uni))))
		(_sig(_int BUS747 16 0 134(_arch(_uni))))
		(_sig(_int BUS820 15 0 135(_arch(_uni))))
		(_sig(_int BUS887 15 0 136(_arch(_uni))))
		(_sig(_int BUS891 15 0 137(_arch(_uni))))
		(_sig(_int BUS899 15 0 138(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 864           1670422578919 BEHAVIORAL
(_unit VHDL(acc 0 29(behavioral 0 36))
	(_version vef)
	(_time 1670422578920 2022.12.07 23:16:18)
	(_source(\../src/acc.vhd\))
	(_parameters tan)
	(_code 6a39636a383d3d7c6a6b7930386c6b6c696c696c6b)
	(_ent
		(_time 1668665159635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ACC_IN 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int ACC_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(1))(_read(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 775           1670422578938 BEHAVIORAL
(_unit VHDL(addr_mux 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670422578939 2022.12.07 23:16:18)
	(_source(\../src/addr_mux.vhd\))
	(_parameters tan)
	(_code 7a29737b2f2d2a6d797a3c207f7d7f7d727c7b7c7e)
	(_ent
		(_time 1665639925009)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 30(_ent(_in))))
		(_port(_int B 0 0 31(_ent(_in))))
		(_port(_int SEL -1 0 32(_ent(_in))))
		(_port(_int MUX_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000044 55 1045          1670422578956 ALU
(_unit VHDL(alu 0 30(alu 0 36))
	(_version vef)
	(_time 1670422578957 2022.12.07 23:16:18)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 99ca9096c3cfc88f9b9fdac2cd9f989fca9e9c9f98)
	(_ent
		(_time 1668666690376)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_port(_int B 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 1 0 33(_ent(_in))))
		(_port(_int ALU_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_subprogram
			(_int ADD 1 0 37(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU 2 -1)
)
I 000051 55 836           1670422578980 BEHAVIORAL
(_unit VHDL(bi_buf 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670422578981 2022.12.07 23:16:18)
	(_source(\../src/bi_buf.vhd\))
	(_parameters tan)
	(_code a9faa3fea9fdabbfaaa9bcf3feafabafa0acffafab)
	(_ent
		(_time 1668664314784)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 918           1670422578996 BEHAVIORAL
(_unit VHDL(flag 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670422578997 2022.12.07 23:16:18)
	(_source(\../src/flag.vhd\))
	(_parameters tan)
	(_code b8ebb6ece3efedaebeebaee2babeb9bebfbebebeeb)
	(_ent
		(_time 1668665179096)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ALU_OUT 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int FLAG -1 0 33(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(3))(_sens(1))(_read(0)(2)))))
		)
		(_subprogram
			(_int DETECT_ZERO 1 0 36(_arch(_func -1 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 768           1670422579013 BEHAVIORAL
(_unit VHDL(ir 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670422579014 2022.12.07 23:16:19)
	(_source(\../src/ir.vhd\))
	(_parameters tan)
	(_code c89bc99cc29f95dfcbcad1939bcec1cfcacec1cfca)
	(_ent
		(_time 1668664367605)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int IR_IN 0 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int IR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 772           1670422579032 BEHAVIORAL
(_unit VHDL(mdr 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670422579033 2022.12.07 23:16:19)
	(_source(\../src/mdr.vhd\))
	(_parameters tan)
	(_code d7848b85d48181c182d5c38c84d183d1d3d0d5d183)
	(_ent
		(_time 1668664385654)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int MDR_IN 0 0 32(_ent(_in))))
		(_port(_int MDR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1237          1670422579052 BEHAVIORAL
(_unit VHDL(pc_logic 0 30(behavioral 0 38))
	(_version vef)
	(_time 1670422579053 2022.12.07 23:16:19)
	(_source(\../src/pc_logic.vhd\))
	(_parameters tan)
	(_code f7a5ffa7f3a3f5e1a5a7b1ada1f1fef1f4f0f7f1f4)
	(_ent
		(_time 1665639925051)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int INC_PC -1 0 32(_ent(_in)(_event))))
		(_port(_int LD_PC -1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_IN 0 0 34(_ent(_in)(_event))))
		(_port(_int RESET -1 0 35(_ent(_in)(_event))))
		(_port(_int PC_OUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int pc_out_reg 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5))))
			(line__54(_arch 1 0 54(_assignment(_alias((pc_out)(pc_out_reg)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 50463234)
	)
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 822           1670422579071 BEHAVIORAL
(_unit VHDL(state 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670422579072 2022.12.07 23:16:19)
	(_source(\../src/state.vhd\))
	(_parameters tan)
	(_code 06540c01045153110305135d540102000701020003)
	(_ent
		(_time 1654150164443)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in)(_event))))
		(_port(_int RESET -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int STATE_IN 0 0 32(_ent(_in)(_event))))
		(_port(_int STATE_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1335          1670422579091 BEHAVIORAL
(_unit VHDL(control_logic 0 29(behavioral 0 45))
	(_version vef)
	(_time 1670422579092 2022.12.07 23:16:19)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 16451c11464117014014044c111045134010451040)
	(_ent
		(_time 1668663552467)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int PSTATE 1 0 31(_ent(_in))))
		(_port(_int ZERO -1 0 32(_ent(_in))))
		(_port(_int DOUT_EN -1 0 33(_ent(_out))))
		(_port(_int INC -1 0 34(_ent(_out))))
		(_port(_int LD_ACC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 36(_ent(_out))))
		(_port(_int LD_MDR -1 0 37(_ent(_out))))
		(_port(_int LD_PC -1 0 38(_ent(_out))))
		(_port(_int NSTATE 1 0 39(_ent(_out))))
		(_port(_int RD -1 0 40(_ent(_out))))
		(_port(_int SEL -1 0 41(_ent(_out))))
		(_port(_int WR -1 0 42(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000049 55 759           1670422579121 CLOCKGEN
(_unit VHDL(clockgen 0 30(clockgen 0 38))
	(_version vef)
	(_time 1670422579122 2022.12.07 23:16:19)
	(_source(\../src/CLOCKGEN.vhd\))
	(_parameters tan)
	(_code 35663f30636237233766776f633330336033363366)
	(_ent
		(_time 1663222731815)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_out))))
		(_port(_int mem_clk -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_sig(_int var_clk -1 0 39(_arch(_uni((i 2))))))
		(_prcs
			(resetting(_arch 0 0 41(_prcs(_trgt(2)))))
			(clocking(_arch 1 0 48(_prcs(_simple)(_trgt(3)(0)(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . CLOCKGEN 2 -1)
)
I 000053 55 911           1670422579137 addr_decoder
(_unit VHDL(addr_decoder 0 30(addr_decoder 0 41))
	(_version vef)
	(_time 1670422579138 2022.12.07 23:16:19)
	(_source(\../src/addr_decoder.vhd\))
	(_parameters tan)
	(_code 45164d47441215524616031f104340434643134341)
	(_ent
		(_time 1669871090398)
	)
	(_object
		(_port(_int WRITE -1 0 32(_ent(_in))))
		(_port(_int WRITE_EN -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 34(_ent(_in))))
		(_port(_int READ -1 0 35(_ent(_in))))
		(_port(_int READ_EN -1 0 36(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(1)(4))(_sens(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(50529027 50463235)
		(50529027 33686019)
	)
	(_model . addr_decoder 1 -1)
)
I 000051 55 882           1670422579153 data_latch
(_unit VHDL(data_latch 0 30(data_latch 0 42))
	(_version vef)
	(_time 1670422579154 2022.12.07 23:16:19)
	(_source(\../src/data_latch.vhd\))
	(_parameters tan)
	(_code 54075957510204425400120e56525553505257525c)
	(_ent
		(_time 1668668216299)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int EN -1 0 33(_ent(_in))))
		(_port(_int RESET -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35(_array -1((_dto i 11 i 0)))))
		(_port(_int LATCH_IN 0 0 35(_ent(_in))))
		(_port(_int LATCH_OUT 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . data_latch 1 -1)
)
I 000044 55 852           1670422579169 beh
(_unit VHDL(bin2bcd 0 30(beh 0 37))
	(_version vef)
	(_time 1670422579170 2022.12.07 23:16:19)
	(_source(\../src/Bin2BCD.vhd\))
	(_parameters tan)
	(_code 64376f64693365776433763e3662606266626d6231)
	(_ent
		(_time 1668670771105)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . beh 1 -1)
)
I 000046 55 870           1670422579189 split
(_unit VHDL(split 0 28(split 0 36))
	(_version vef)
	(_time 1670422579190 2022.12.07 23:16:19)
	(_source(\../src/split.vhd\))
	(_parameters tan)
	(_code 74267e74702373627d25602f2673747227727d7370)
	(_ent
		(_time 1668669919008)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int q1 1 0 31(_ent(_out))))
		(_port(_int q2 1 0 32(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((q1)(d(d_7_4))))(_trgt(1))(_sens(0(d_7_4))))))
			(line__39(_arch 1 0 39(_assignment(_alias((q2)(d(d_3_0))))(_trgt(2))(_sens(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . split 2 -1)
)
I 000044 55 932           1670422579204 Beh
(_unit VHDL(decoder 0 28(beh 0 35))
	(_version vef)
	(_time 1670422579205 2022.12.07 23:16:19)
	(_source(\../src/Decoder.vhd\))
	(_parameters tan)
	(_code 83d08e8d85d4d495d4d697d9d78481858785868580)
	(_ent
		(_time 1668670025422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50528771 131586)
		(33686018 131586)
		(50528770 131586)
	)
	(_model . Beh 1 -1)
)
I 000052 55 8640          1670422579231 CISC_MEMORY
(_unit VHDL(cisc_memory 0 31(cisc_memory 0 42))
	(_version vef)
	(_time 1670422579232 2022.12.07 23:16:19)
	(_source(\../src/CISC_MEMORY.vhd\))
	(_parameters tan)
	(_code a3f0a9f4a9f5f4b5a0a7f7a0e7f9f7a5f7a5f5a4a1a4aa)
	(_ent
		(_time 1669871162613)
	)
	(_object
		(_port(_int MEM_CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int READ -1 0 34(_ent(_in))))
		(_port(_int WRITE -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37(_array -1((_dto i 11 i 0)))))
		(_port(_int MEM_DATA_IN 1 0 37(_ent(_in))))
		(_port(_int MEM_DATA_OUT 1 0 38(_ent(_out))))
		(_type(_int MEM_WORD 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int MEM_TABLE 0 45(_array 2((_dto i 255 i 0)))))
		(_sig(_int cells 3 0 46(_arch(_uni(((_string \"000000000010"\))((_string \"000000000001"\))((_string \"000000000001"\))((_string \"000000001010"\))((_string \"000000000010"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"000000000000"\))((_string \"011011111001"\))((_string \"010111111010"\))((_string \"011100000000"\))((_string \"000100000000"\))((_string \"010011111100"\))((_string \"011011111110"\))((_string \"001011111101"\))((_string \"010111111110"\))((_string \"011011111010"\))((_string \"100011111011"\))((_string \"010111111111"\))((_string \"011011111010"\))((_string \"010111111000"\)))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 306(_scalar (_to i 0 i 255))))
		(_var(_int address 4 0 306(_prcs 0)))
		(_prcs
			(line__305(_arch 0 0 305(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(std_logic_misc)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . CISC_MEMORY 1 -1)
)
I 000051 55 844           1670422579251 ext_bi_buf
(_unit VHDL(ext_bi_buf 0 29(ext_bi_buf 0 38))
	(_version vef)
	(_time 1670422579252 2022.12.07 23:16:19)
	(_source(\../src/ext_bi_buf.vhd\))
	(_parameters tan)
	(_code b2e1bee7b8e4e2a7e5e6a0e8eab7e4b4b0b5b7b4b4)
	(_ent
		(_time 1669870641416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . ext_bi_buf 1 -1)
)
I 000047 55 768           1670422579268 IO_MUX
(_unit VHDL(io_mux 0 30(io_mux 0 39))
	(_version vef)
	(_time 1670422579269 2022.12.07 23:16:19)
	(_source(\../src/IO_MUX.vhd\))
	(_parameters tan)
	(_code c291c2979696c0d49794d7999bc4cbc494c794c496)
	(_ent
		(_time 1669870802005)
	)
	(_object
		(_port(_int RD_SEL -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 33(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int B 0 0 34(_ent(_in))))
		(_port(_int MUX_OUT 0 0 35(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . IO_MUX 1 -1)
)
I 000044 55 711           1670422579289 key
(_unit VHDL(key 0 30(key 0 36))
	(_version vef)
	(_time 1670422579290 2022.12.07 23:16:19)
	(_source(\../src/key.vhd\))
	(_parameters tan)
	(_code e1b2bab2e5b7bcf7b2e3f4bab9e7b3e7e4e6e8e7b3)
	(_ent
		(_time 1669870900235)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int KEY_OUT 0 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 50463234)
		(33686018 33686018 33686018)
	)
	(_model . key 1 -1)
)
I 000046 55 8539          1670422579310 micro
(_unit VHDL(micro 0 27(micro 0 38))
	(_version vef)
	(_time 1670422579311 2022.12.07 23:16:19)
	(_source(\../compile/micro.vhd\))
	(_parameters tan)
	(_code f1a2aca1f9a6a6e6a5a6b7abf4f7f8f7f2f6f3f7a7)
	(_ent
		(_time 1668665283928)
	)
	(_comp
		(ACC
			(_object
				(_port(_int ACC_IN 2 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int LD -1 0 46(_ent (_in))))
				(_port(_int RESET -1 0 47(_ent (_in))))
				(_port(_int ACC_OUT 2 0 48(_ent (_out))))
			)
		)
		(FLAG
			(_object
				(_port(_int ALU_OUT 9 0 94(_ent (_in))))
				(_port(_int CLK -1 0 95(_ent (_in))))
				(_port(_int LD -1 0 96(_ent (_in))))
				(_port(_int FLAG -1 0 97(_ent (_out))))
			)
		)
		(IR
			(_object
				(_port(_int CLK -1 0 102(_ent (_in))))
				(_port(_int IR_IN 10 0 103(_ent (_in))))
				(_port(_int LD -1 0 104(_ent (_in))))
				(_port(_int IR_OUT 10 0 105(_ent (_out))))
			)
		)
		(ADDR_MUX
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int SEL -1 0 55(_ent (_in))))
				(_port(_int MUX_OUT 3 0 56(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int A 4 0 61(_ent (_in))))
				(_port(_int B 4 0 62(_ent (_in))))
				(_port(_int OP 5 0 63(_ent (_in))))
				(_port(_int ALU_OUT 4 0 64(_ent (_out))))
			)
		)
		(MDR
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int LD -1 0 111(_ent (_in))))
				(_port(_int MDR_IN 11 0 112(_ent (_in))))
				(_port(_int MDR_OUT 11 0 113(_ent (_out))))
			)
		)
		(BI_BUF
			(_object
				(_port(_int BUF_IN 6 0 69(_ent (_in))))
				(_port(_int EN -1 0 70(_ent (_in))))
				(_port(_int BID_BUS 6 0 71(_ent (_inout))))
				(_port(_int BUF_OUT 6 0 72(_ent (_out))))
			)
		)
		(PC_LOGIC
			(_object
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int INC_PC -1 0 119(_ent (_in))))
				(_port(_int LD_PC -1 0 120(_ent (_in))))
				(_port(_int PC_IN 12 0 121(_ent (_in))))
				(_port(_int RESET -1 0 122(_ent (_in))))
				(_port(_int PC_OUT 12 0 123(_ent (_out))))
			)
		)
		(CONTROL_LOGIC
			(_object
				(_port(_int OP 7 0 77(_ent (_in))))
				(_port(_int PSTATE 8 0 78(_ent (_in))))
				(_port(_int ZERO -1 0 79(_ent (_in))))
				(_port(_int DOUT_EN -1 0 80(_ent (_out))))
				(_port(_int INC -1 0 81(_ent (_out))))
				(_port(_int LD_ACC -1 0 82(_ent (_out))))
				(_port(_int LD_IR -1 0 83(_ent (_out))))
				(_port(_int LD_MDR -1 0 84(_ent (_out))))
				(_port(_int LD_PC -1 0 85(_ent (_out))))
				(_port(_int NSTATE 8 0 86(_ent (_out))))
				(_port(_int RD -1 0 87(_ent (_out))))
				(_port(_int SEL -1 0 88(_ent (_out))))
				(_port(_int WR -1 0 89(_ent (_out))))
			)
		)
		(STATE
			(_object
				(_port(_int CLK -1 0 128(_ent (_in))))
				(_port(_int RESET -1 0 129(_ent (_in))))
				(_port(_int STATE_IN 13 0 130(_ent (_in))))
				(_port(_int STATE_OUT 13 0 131(_ent (_out))))
			)
		)
	)
	(_inst U1 0 158(_comp ACC)
		(_port
			((ACC_IN)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((RESET)(RESET))
			((ACC_OUT)(BUS1199))
		)
		(_use(_ent . ACC)
		)
	)
	(_inst U10 0 167(_comp FLAG)
		(_port
			((ALU_OUT)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((FLAG)(NET757))
		)
		(_use(_ent . FLAG)
		)
	)
	(_inst U11 0 175(_comp IR)
		(_port
			((CLK)(CLK))
			((IR_IN)(BUS899))
			((LD)(NET695))
			((IR_OUT)(data))
		)
		(_use(_ent . IR)
		)
	)
	(_inst U2 0 183(_comp ADDR_MUX)
		(_port
			((A)(BUS843))
			((B(7))(data(7)))
			((B(6))(data(6)))
			((B(5))(data(5)))
			((B(4))(data(4)))
			((B(3))(data(3)))
			((B(2))(data(2)))
			((B(1))(data(1)))
			((B(0))(data(0)))
			((SEL)(NET747))
			((MUX_OUT)(mem_addr))
		)
		(_use(_ent . ADDR_MUX)
			(_port
				((A)(A))
				((B)(B))
				((SEL)(SEL))
				((MUX_OUT)(MUX_OUT))
			)
		)
	)
	(_inst U4 0 198(_comp ALU)
		(_port
			((A)(BUS1199))
			((B)(BUS865))
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((ALU_OUT)(BUS781))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((OP)(OP))
				((ALU_OUT)(ALU_OUT))
			)
		)
	)
	(_inst U5 0 209(_comp MDR)
		(_port
			((CLK)(CLK))
			((LD)(NET683))
			((MDR_IN)(BUS899))
			((MDR_OUT)(BUS865))
		)
		(_use(_ent . MDR)
		)
	)
	(_inst U6 0 217(_comp BI_BUF)
		(_port
			((BUF_IN)(BUS1199))
			((EN)(NET707))
			((BID_BUS)(mem_data))
			((BUF_OUT)(BUS899))
		)
		(_use(_ent . BI_BUF)
		)
	)
	(_inst U7 0 225(_comp PC_LOGIC)
		(_port
			((CLK)(CLK))
			((INC_PC)(NET715))
			((LD_PC)(NET723))
			((PC_IN(7))(data(7)))
			((PC_IN(6))(data(6)))
			((PC_IN(5))(data(5)))
			((PC_IN(4))(data(4)))
			((PC_IN(3))(data(3)))
			((PC_IN(2))(data(2)))
			((PC_IN(1))(data(1)))
			((PC_IN(0))(data(0)))
			((RESET)(RESET))
			((PC_OUT)(BUS843))
		)
		(_use(_ent . PC_LOGIC)
			(_port
				((CLK)(CLK))
				((INC_PC)(INC_PC))
				((LD_PC)(LD_PC))
				((PC_IN)(PC_IN))
				((RESET)(RESET))
				((PC_OUT)(PC_OUT))
			)
		)
	)
	(_inst U8 0 242(_comp CONTROL_LOGIC)
		(_port
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((PSTATE)(BUS796))
			((ZERO)(NET757))
			((DOUT_EN)(NET707))
			((INC)(NET715))
			((LD_ACC)(NET665))
			((LD_IR)(NET695))
			((LD_MDR)(NET683))
			((LD_PC)(NET723))
			((NSTATE)(BUS784))
			((RD)(read))
			((SEL)(NET747))
			((WR)(write))
		)
		(_use(_ent . CONTROL_LOGIC)
			(_port
				((OP)(OP))
				((PSTATE)(PSTATE))
				((ZERO)(ZERO))
				((DOUT_EN)(DOUT_EN))
				((INC)(INC))
				((LD_ACC)(LD_ACC))
				((LD_IR)(LD_IR))
				((LD_MDR)(LD_MDR))
				((LD_PC)(LD_PC))
				((NSTATE)(NSTATE))
				((RD)(RD))
				((SEL)(SEL))
				((WR)(WR))
			)
		)
	)
	(_inst U9 0 262(_comp STATE)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((STATE_IN)(BUS784))
			((STATE_OUT)(BUS796))
		)
		(_use(_ent . STATE)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RESET -1 0 30(_ent(_in))))
		(_port(_int read -1 0 31(_ent(_out))))
		(_port(_int write -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int mem_addr 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34(_array -1((_dto i 11 i 0)))))
		(_port(_int mem_data 1 0 34(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 61(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 69(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 94(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 103(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 112(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 121(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int NET665 -1 0 137(_arch(_uni))))
		(_sig(_int NET683 -1 0 138(_arch(_uni))))
		(_sig(_int NET695 -1 0 139(_arch(_uni))))
		(_sig(_int NET707 -1 0 140(_arch(_uni))))
		(_sig(_int NET715 -1 0 141(_arch(_uni))))
		(_sig(_int NET723 -1 0 142(_arch(_uni))))
		(_sig(_int NET747 -1 0 143(_arch(_uni))))
		(_sig(_int NET757 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 145(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS1199 14 0 145(_arch(_uni))))
		(_sig(_int BUS781 14 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS784 15 0 147(_arch(_uni))))
		(_sig(_int BUS796 15 0 148(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 149(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS843 16 0 149(_arch(_uni))))
		(_sig(_int BUS865 14 0 150(_arch(_uni))))
		(_sig(_int BUS899 14 0 151(_arch(_uni))))
		(_sig(_int data 14 0 152(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000052 55 6920          1670422579318 \7_Seg_Top\
(_unit VHDL(\7_Seg_Top\ 0 27(\7_Seg_Top\ 0 30))
	(_version vef)
	(_time 1670422579319 2022.12.07 23:16:19)
	(_source(\../compile/7_Seg_Top.vhd\))
	(_parameters tan)
	(_code 00500203075402155703155a560556050406560700)
	(_ent
		(_time 1668670337119)
	)
	(_comp
		(micro
			(_object
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RESET -1 0 105(_ent (_in))))
				(_port(_int read -1 0 106(_ent (_out))))
				(_port(_int write -1 0 107(_ent (_out))))
				(_port(_int mem_addr 10 0 108(_ent (_out))))
				(_port(_int mem_data 11 0 109(_ent (_inout))))
			)
		)
		(IO_MUX
			(_object
				(_port(_int RD_SEL -1 0 91(_ent (_in))))
				(_port(_int A 8 0 92(_ent (_in))))
				(_port(_int B 8 0 93(_ent (_in))))
				(_port(_int MUX_OUT 8 0 94(_ent (_out))))
			)
		)
		(key
			(_object
				(_port(_int KEY_OUT 9 0 99(_ent (_out))))
			)
		)
		(ext_bi_buf
			(_object
				(_port(_int BUF_IN 7 0 83(_ent (_in))))
				(_port(_int EN -1 0 84(_ent (_in))))
				(_port(_int BID_BUS 7 0 85(_ent (_inout))))
				(_port(_int BUF_OUT 7 0 86(_ent (_out))))
			)
		)
		(CISC_MEMORY
			(_object
				(_port(_int MEM_CLK -1 0 51(_ent (_in))))
				(_port(_int READ -1 0 52(_ent (_in))))
				(_port(_int WRITE -1 0 53(_ent (_in))))
				(_port(_int MEM_ADDR 2 0 54(_ent (_in))))
				(_port(_int MEM_DATA_IN 3 0 55(_ent (_in))))
				(_port(_int MEM_DATA_OUT 3 0 56(_ent (_out))))
			)
		)
		(addr_decoder
			(_object
				(_port(_int WRITE -1 0 36(_ent (_in))))
				(_port(_int WRITE_EN -1 0 37(_ent (_out))))
				(_port(_int MEM_ADDR 0 0 38(_ent (_in))))
				(_port(_int READ -1 0 39(_ent (_in))))
				(_port(_int READ_EN -1 0 40(_ent (_out))))
			)
		)
		(CLOCKGEN
			(_object
				(_port(_int clk -1 0 61(_ent (_out))))
				(_port(_int mem_clk -1 0 62(_ent (_out))))
				(_port(_int reset -1 0 63(_ent (_out))))
			)
		)
		(data_latch
			(_object
				(_port(_int CLK -1 0 68(_ent (_in))))
				(_port(_int EN -1 0 69(_ent (_in))))
				(_port(_int RESET -1 0 70(_ent (_in))))
				(_port(_int LATCH_IN 4 0 71(_ent (_in))))
				(_port(_int LATCH_OUT 4 0 72(_ent (_out))))
			)
		)
		(Bin2BCD
			(_object
				(_port(_int d 1 0 45(_ent (_in))))
				(_port(_int q 1 0 46(_ent (_out))))
			)
		)
		(split
			(_object
				(_port(_int d 12 0 114(_ent (_in))))
				(_port(_int q1 13 0 115(_ent (_out))))
				(_port(_int q2 13 0 116(_ent (_out))))
			)
		)
		(Decoder
			(_object
				(_port(_int d 5 0 77(_ent (_in))))
				(_port(_int q 6 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 144(_comp micro)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((read)(NET962))
			((write)(NET671))
			((mem_addr)(BUS700))
			((mem_data)(BUS703))
		)
		(_use(_ent . micro)
		)
	)
	(_inst U10 0 154(_comp IO_MUX)
		(_port
			((RD_SEL)(NET935))
			((A)(BUS891))
			((B)(BUS899))
			((MUX_OUT)(BUS887))
		)
		(_use(_ent . IO_MUX)
		)
	)
	(_inst U11 0 162(_comp key)
		(_port
			((KEY_OUT)(BUS899))
		)
		(_use(_ent . key)
		)
	)
	(_inst U12 0 167(_comp ext_bi_buf)
		(_port
			((BUF_IN)(BUS887))
			((EN)(NET962))
			((BID_BUS)(BUS703))
			((BUF_OUT)(BUS820))
		)
		(_use(_ent . ext_bi_buf)
		)
	)
	(_inst U2 0 175(_comp CISC_MEMORY)
		(_port
			((MEM_CLK)(NET641))
			((READ)(NET962))
			((WRITE)(NET671))
			((MEM_ADDR)(BUS700))
			((MEM_DATA_IN)(BUS820))
			((MEM_DATA_OUT)(BUS891))
		)
		(_use(_ent . CISC_MEMORY)
		)
	)
	(_inst U3 0 185(_comp addr_decoder)
		(_port
			((WRITE)(NET671))
			((WRITE_EN)(NET674))
			((MEM_ADDR)(BUS700))
			((READ)(NET962))
			((READ_EN)(NET935))
		)
		(_use(_ent . addr_decoder)
		)
	)
	(_inst U4 0 194(_comp CLOCKGEN)
		(_port
			((clk)(clk))
			((mem_clk)(NET641))
			((reset)(reset))
		)
		(_use(_ent . CLOCKGEN)
		)
	)
	(_inst U5 0 201(_comp data_latch)
		(_port
			((CLK)(CLK))
			((EN)(NET674))
			((RESET)(RESET))
			((LATCH_IN)(BUS703))
			((LATCH_OUT)(BUS719))
		)
		(_use(_ent . data_latch)
		)
	)
	(_inst U6 0 210(_comp Bin2BCD)
		(_port
			((d)(BUS719))
			((q)(BUS727))
		)
		(_use(_ent . Bin2BCD)
		)
	)
	(_inst U7 0 216(_comp split)
		(_port
			((d)(BUS727))
			((q1)(BUS739))
			((q2)(BUS747))
		)
		(_use(_ent . split)
		)
	)
	(_inst U8 0 223(_comp Decoder)
		(_port
			((d)(BUS739))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst U9 0 228(_comp Decoder)
		(_port
			((d)(BUS747))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 55(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 78(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 83(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 92(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 99(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 109(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 114(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 115(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLK -1 0 122(_arch(_uni))))
		(_sig(_int NET641 -1 0 123(_arch(_uni))))
		(_sig(_int NET671 -1 0 124(_arch(_uni))))
		(_sig(_int NET674 -1 0 125(_arch(_uni))))
		(_sig(_int NET935 -1 0 126(_arch(_uni))))
		(_sig(_int NET962 -1 0 127(_arch(_uni))))
		(_sig(_int RESET -1 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 129(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS700 14 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1324 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS703 15 0 130(_arch(_uni))))
		(_sig(_int BUS719 15 0 131(_arch(_uni))))
		(_sig(_int BUS727 15 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS739 16 0 133(_arch(_uni))))
		(_sig(_int BUS747 16 0 134(_arch(_uni))))
		(_sig(_int BUS820 15 0 135(_arch(_uni))))
		(_sig(_int BUS887 15 0 136(_arch(_uni))))
		(_sig(_int BUS891 15 0 137(_arch(_uni))))
		(_sig(_int BUS899 15 0 138(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 864           1670422781658 BEHAVIORAL
(_unit VHDL(acc 0 29(behavioral 0 36))
	(_version vef)
	(_time 1670422781659 2022.12.07 23:19:41)
	(_source(\../src/acc.vhd\))
	(_parameters tan)
	(_code 585e595b530f0f4e58594b020a5e595e5b5e5b5e59)
	(_ent
		(_time 1668665159635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ACC_IN 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int ACC_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(1))(_read(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 775           1670422781676 BEHAVIORAL
(_unit VHDL(addr_mux 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670422781677 2022.12.07 23:19:41)
	(_source(\../src/addr_mux.vhd\))
	(_parameters tan)
	(_code 787e7979742f286f7b783e227d7f7d7f707e797e7c)
	(_ent
		(_time 1665639925009)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 30(_ent(_in))))
		(_port(_int B 0 0 31(_ent(_in))))
		(_port(_int SEL -1 0 32(_ent(_in))))
		(_port(_int MUX_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000044 55 1045          1670422781694 ALU
(_unit VHDL(alu 0 30(alu 0 36))
	(_version vef)
	(_time 1670422781695 2022.12.07 23:19:41)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 87818689d3d1d6918581c4dcd3818681d480828186)
	(_ent
		(_time 1668666690376)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_port(_int B 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 1 0 33(_ent(_in))))
		(_port(_int ALU_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_subprogram
			(_int ADD 1 0 37(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU 2 -1)
)
I 000051 55 836           1670422781718 BEHAVIORAL
(_unit VHDL(bi_buf 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670422781719 2022.12.07 23:19:41)
	(_source(\../src/bi_buf.vhd\))
	(_parameters tan)
	(_code 9791959899c39581949782cdc09195919e92c19195)
	(_ent
		(_time 1668664314784)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 918           1670422781733 BEHAVIORAL
(_unit VHDL(flag 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670422781734 2022.12.07 23:19:41)
	(_source(\../src/flag.vhd\))
	(_parameters tan)
	(_code a7a1a1f0f3f0f2b1a1f4b1fda5a1a6a1a0a1a1a1f4)
	(_ent
		(_time 1668665179096)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ALU_OUT 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int FLAG -1 0 33(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(3))(_sens(1))(_read(0)(2)))))
		)
		(_subprogram
			(_int DETECT_ZERO 1 0 36(_arch(_func -1 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 768           1670422781750 BEHAVIORAL
(_unit VHDL(ir 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670422781751 2022.12.07 23:19:41)
	(_source(\../src/ir.vhd\))
	(_parameters tan)
	(_code b6b0bfe3b2e1eba1b5b4afede5b0bfb1b4b0bfb1b4)
	(_ent
		(_time 1668664367605)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int IR_IN 0 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int IR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 772           1670422781769 BEHAVIORAL
(_unit VHDL(mdr 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670422781770 2022.12.07 23:19:41)
	(_source(\../src/mdr.vhd\))
	(_parameters tan)
	(_code c6c09293c49090d093c4d29d95c092c0c2c1c4c092)
	(_ent
		(_time 1668664385654)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int MDR_IN 0 0 32(_ent(_in))))
		(_port(_int MDR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1237          1670422781786 BEHAVIORAL
(_unit VHDL(pc_logic 0 30(behavioral 0 38))
	(_version vef)
	(_time 1670422781787 2022.12.07 23:19:41)
	(_source(\../src/pc_logic.vhd\))
	(_parameters tan)
	(_code e5e2e5b6e3b1e7f3b7b5a3bfb3e3ece3e6e2e5e3e6)
	(_ent
		(_time 1665639925051)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int INC_PC -1 0 32(_ent(_in)(_event))))
		(_port(_int LD_PC -1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_IN 0 0 34(_ent(_in)(_event))))
		(_port(_int RESET -1 0 35(_ent(_in)(_event))))
		(_port(_int PC_OUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int pc_out_reg 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5))))
			(line__54(_arch 1 0 54(_assignment(_alias((pc_out)(pc_out_reg)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 50463234)
	)
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 822           1670422781808 BEHAVIORAL
(_unit VHDL(state 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670422781809 2022.12.07 23:19:41)
	(_source(\../src/state.vhd\))
	(_parameters tan)
	(_code f5f2f6a4f4a2a0e2f0f6e0aea7f2f1f3f4f2f1f3f0)
	(_ent
		(_time 1654150164443)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in)(_event))))
		(_port(_int RESET -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int STATE_IN 0 0 32(_ent(_in)(_event))))
		(_port(_int STATE_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1335          1670422781829 BEHAVIORAL
(_unit VHDL(control_logic 0 29(behavioral 0 45))
	(_version vef)
	(_time 1670422781830 2022.12.07 23:19:41)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 04020602565305135206165e030257015202570252)
	(_ent
		(_time 1668663552467)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int PSTATE 1 0 31(_ent(_in))))
		(_port(_int ZERO -1 0 32(_ent(_in))))
		(_port(_int DOUT_EN -1 0 33(_ent(_out))))
		(_port(_int INC -1 0 34(_ent(_out))))
		(_port(_int LD_ACC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 36(_ent(_out))))
		(_port(_int LD_MDR -1 0 37(_ent(_out))))
		(_port(_int LD_PC -1 0 38(_ent(_out))))
		(_port(_int NSTATE 1 0 39(_ent(_out))))
		(_port(_int RD -1 0 40(_ent(_out))))
		(_port(_int SEL -1 0 41(_ent(_out))))
		(_port(_int WR -1 0 42(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000049 55 759           1670422781859 CLOCKGEN
(_unit VHDL(clockgen 0 30(clockgen 0 38))
	(_version vef)
	(_time 1670422781860 2022.12.07 23:19:41)
	(_source(\../src/CLOCKGEN.vhd\))
	(_parameters tan)
	(_code 24222620737326322677667e722221227122272277)
	(_ent
		(_time 1663222731815)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_out))))
		(_port(_int mem_clk -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_sig(_int var_clk -1 0 39(_arch(_uni((i 2))))))
		(_prcs
			(resetting(_arch 0 0 41(_prcs(_trgt(2)))))
			(clocking(_arch 1 0 48(_prcs(_simple)(_trgt(3)(0)(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . CLOCKGEN 2 -1)
)
I 000053 55 911           1670422781876 addr_decoder
(_unit VHDL(addr_decoder 0 30(addr_decoder 0 41))
	(_version vef)
	(_time 1670422781877 2022.12.07 23:19:41)
	(_source(\../src/addr_decoder.vhd\))
	(_parameters tan)
	(_code 333533363464632430607569663536353035653537)
	(_ent
		(_time 1669871090398)
	)
	(_object
		(_port(_int WRITE -1 0 32(_ent(_in))))
		(_port(_int WRITE_EN -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 34(_ent(_in))))
		(_port(_int READ -1 0 35(_ent(_in))))
		(_port(_int READ_EN -1 0 36(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(1)(4))(_sens(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(50529027 50463235)
		(50529027 33686019)
	)
	(_model . addr_decoder 1 -1)
)
I 000051 55 882           1670422781892 data_latch
(_unit VHDL(data_latch 0 30(data_latch 0 42))
	(_version vef)
	(_time 1670422781893 2022.12.07 23:19:41)
	(_source(\../src/data_latch.vhd\))
	(_parameters tan)
	(_code 43454641411513554317051941454244474540454b)
	(_ent
		(_time 1668668216299)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int EN -1 0 33(_ent(_in))))
		(_port(_int RESET -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35(_array -1((_dto i 11 i 0)))))
		(_port(_int LATCH_IN 0 0 35(_ent(_in))))
		(_port(_int LATCH_OUT 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . data_latch 1 -1)
)
I 000044 55 852           1670422781908 beh
(_unit VHDL(bin2bcd 0 30(beh 0 37))
	(_version vef)
	(_time 1670422781909 2022.12.07 23:19:41)
	(_source(\../src/Bin2BCD.vhd\))
	(_parameters tan)
	(_code 5254515159055341520540080054565450545b5407)
	(_ent
		(_time 1668670771105)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . beh 1 -1)
)
I 000046 55 870           1670422781928 split
(_unit VHDL(split 0 28(split 0 36))
	(_version vef)
	(_time 1670422781929 2022.12.07 23:19:41)
	(_source(\../src/split.vhd\))
	(_parameters tan)
	(_code 72757072702575647b2366292075727421747b7576)
	(_ent
		(_time 1668669919008)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int q1 1 0 31(_ent(_out))))
		(_port(_int q2 1 0 32(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((q1)(d(d_7_4))))(_trgt(1))(_sens(0(d_7_4))))))
			(line__39(_arch 1 0 39(_assignment(_alias((q2)(d(d_3_0))))(_trgt(2))(_sens(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . split 2 -1)
)
I 000044 55 932           1670422781943 Beh
(_unit VHDL(decoder 0 28(beh 0 35))
	(_version vef)
	(_time 1670422781944 2022.12.07 23:19:41)
	(_source(\../src/Decoder.vhd\))
	(_parameters tan)
	(_code 8187848f85d6d697d6d495dbd58683878587848782)
	(_ent
		(_time 1668670025422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50528771 131586)
		(33686018 131586)
		(50528770 131586)
	)
	(_model . Beh 1 -1)
)
I 000052 55 8640          1670422781973 CISC_MEMORY
(_unit VHDL(cisc_memory 0 31(cisc_memory 0 42))
	(_version vef)
	(_time 1670422781974 2022.12.07 23:19:41)
	(_source(\../src/CISC_MEMORY.vhd\))
	(_parameters tan)
	(_code a1a7a3f6a9f7f6b7a2a5f5a2e5fbf5a7f5a7f7a6a3a6a8)
	(_ent
		(_time 1669871162613)
	)
	(_object
		(_port(_int MEM_CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int READ -1 0 34(_ent(_in))))
		(_port(_int WRITE -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37(_array -1((_dto i 11 i 0)))))
		(_port(_int MEM_DATA_IN 1 0 37(_ent(_in))))
		(_port(_int MEM_DATA_OUT 1 0 38(_ent(_out))))
		(_type(_int MEM_WORD 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int MEM_TABLE 0 45(_array 2((_dto i 255 i 0)))))
		(_sig(_int cells 3 0 46(_arch(_uni(((_string \"000000000010"\))((_string \"000000000001"\))((_string \"000000000001"\))((_string \"000000001010"\))((_string \"000000000010"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"000000000000"\))((_string \"011100000000"\))((_string \"000100000000"\))((_string \"010011111100"\))((_string \"011011111110"\))((_string \"001011111101"\))((_string \"010111111110"\))((_string \"011011111001"\))((_string \"010111111010"\))((_string \"011011111010"\))((_string \"100011111011"\))((_string \"010111111111"\))((_string \"011011111010"\))((_string \"010111111000"\)))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 306(_scalar (_to i 0 i 255))))
		(_var(_int address 4 0 306(_prcs 0)))
		(_prcs
			(line__305(_arch 0 0 305(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(std_logic_misc)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . CISC_MEMORY 1 -1)
)
I 000051 55 844           1670422781992 ext_bi_buf
(_unit VHDL(ext_bi_buf 0 29(ext_bi_buf 0 38))
	(_version vef)
	(_time 1670422781993 2022.12.07 23:19:41)
	(_source(\../src/ext_bi_buf.vhd\))
	(_parameters tan)
	(_code b0b6b4e5b8e6e0a5e7e4a2eae8b5e6b6b2b7b5b6b6)
	(_ent
		(_time 1669870641416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . ext_bi_buf 1 -1)
)
I 000047 55 768           1670422782014 IO_MUX
(_unit VHDL(io_mux 0 30(io_mux 0 39))
	(_version vef)
	(_time 1670422782015 2022.12.07 23:19:42)
	(_source(\../src/IO_MUX.vhd\))
	(_parameters tan)
	(_code c0c6c8959694c2d69596d59b99c6c9c696c596c694)
	(_ent
		(_time 1669870802005)
	)
	(_object
		(_port(_int RD_SEL -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 33(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int B 0 0 34(_ent(_in))))
		(_port(_int MUX_OUT 0 0 35(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . IO_MUX 1 -1)
)
I 000044 55 711           1670422782039 key
(_unit VHDL(key 0 30(key 0 36))
	(_version vef)
	(_time 1670422782040 2022.12.07 23:19:42)
	(_source(\../src/key.vhd\))
	(_parameters tan)
	(_code dfd98c8d8c8982c98cddca8487d98dd9dad8d6d98d)
	(_ent
		(_time 1669870900235)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int KEY_OUT 0 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 50463234)
		(33686018 33686018 33686018)
	)
	(_model . key 1 -1)
)
I 000046 55 8539          1670422782063 micro
(_unit VHDL(micro 0 27(micro 0 38))
	(_version vef)
	(_time 1670422782064 2022.12.07 23:19:42)
	(_source(\../compile/micro.vhd\))
	(_parameters tan)
	(_code efe9babcb0b8b8f8bbb8a9b5eae9e6e9ece8ede9b9)
	(_ent
		(_time 1668665283928)
	)
	(_comp
		(ACC
			(_object
				(_port(_int ACC_IN 2 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int LD -1 0 46(_ent (_in))))
				(_port(_int RESET -1 0 47(_ent (_in))))
				(_port(_int ACC_OUT 2 0 48(_ent (_out))))
			)
		)
		(FLAG
			(_object
				(_port(_int ALU_OUT 9 0 94(_ent (_in))))
				(_port(_int CLK -1 0 95(_ent (_in))))
				(_port(_int LD -1 0 96(_ent (_in))))
				(_port(_int FLAG -1 0 97(_ent (_out))))
			)
		)
		(IR
			(_object
				(_port(_int CLK -1 0 102(_ent (_in))))
				(_port(_int IR_IN 10 0 103(_ent (_in))))
				(_port(_int LD -1 0 104(_ent (_in))))
				(_port(_int IR_OUT 10 0 105(_ent (_out))))
			)
		)
		(ADDR_MUX
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int SEL -1 0 55(_ent (_in))))
				(_port(_int MUX_OUT 3 0 56(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int A 4 0 61(_ent (_in))))
				(_port(_int B 4 0 62(_ent (_in))))
				(_port(_int OP 5 0 63(_ent (_in))))
				(_port(_int ALU_OUT 4 0 64(_ent (_out))))
			)
		)
		(MDR
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int LD -1 0 111(_ent (_in))))
				(_port(_int MDR_IN 11 0 112(_ent (_in))))
				(_port(_int MDR_OUT 11 0 113(_ent (_out))))
			)
		)
		(BI_BUF
			(_object
				(_port(_int BUF_IN 6 0 69(_ent (_in))))
				(_port(_int EN -1 0 70(_ent (_in))))
				(_port(_int BID_BUS 6 0 71(_ent (_inout))))
				(_port(_int BUF_OUT 6 0 72(_ent (_out))))
			)
		)
		(PC_LOGIC
			(_object
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int INC_PC -1 0 119(_ent (_in))))
				(_port(_int LD_PC -1 0 120(_ent (_in))))
				(_port(_int PC_IN 12 0 121(_ent (_in))))
				(_port(_int RESET -1 0 122(_ent (_in))))
				(_port(_int PC_OUT 12 0 123(_ent (_out))))
			)
		)
		(CONTROL_LOGIC
			(_object
				(_port(_int OP 7 0 77(_ent (_in))))
				(_port(_int PSTATE 8 0 78(_ent (_in))))
				(_port(_int ZERO -1 0 79(_ent (_in))))
				(_port(_int DOUT_EN -1 0 80(_ent (_out))))
				(_port(_int INC -1 0 81(_ent (_out))))
				(_port(_int LD_ACC -1 0 82(_ent (_out))))
				(_port(_int LD_IR -1 0 83(_ent (_out))))
				(_port(_int LD_MDR -1 0 84(_ent (_out))))
				(_port(_int LD_PC -1 0 85(_ent (_out))))
				(_port(_int NSTATE 8 0 86(_ent (_out))))
				(_port(_int RD -1 0 87(_ent (_out))))
				(_port(_int SEL -1 0 88(_ent (_out))))
				(_port(_int WR -1 0 89(_ent (_out))))
			)
		)
		(STATE
			(_object
				(_port(_int CLK -1 0 128(_ent (_in))))
				(_port(_int RESET -1 0 129(_ent (_in))))
				(_port(_int STATE_IN 13 0 130(_ent (_in))))
				(_port(_int STATE_OUT 13 0 131(_ent (_out))))
			)
		)
	)
	(_inst U1 0 158(_comp ACC)
		(_port
			((ACC_IN)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((RESET)(RESET))
			((ACC_OUT)(BUS1199))
		)
		(_use(_ent . ACC)
		)
	)
	(_inst U10 0 167(_comp FLAG)
		(_port
			((ALU_OUT)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((FLAG)(NET757))
		)
		(_use(_ent . FLAG)
		)
	)
	(_inst U11 0 175(_comp IR)
		(_port
			((CLK)(CLK))
			((IR_IN)(BUS899))
			((LD)(NET695))
			((IR_OUT)(data))
		)
		(_use(_ent . IR)
		)
	)
	(_inst U2 0 183(_comp ADDR_MUX)
		(_port
			((A)(BUS843))
			((B(7))(data(7)))
			((B(6))(data(6)))
			((B(5))(data(5)))
			((B(4))(data(4)))
			((B(3))(data(3)))
			((B(2))(data(2)))
			((B(1))(data(1)))
			((B(0))(data(0)))
			((SEL)(NET747))
			((MUX_OUT)(mem_addr))
		)
		(_use(_ent . ADDR_MUX)
			(_port
				((A)(A))
				((B)(B))
				((SEL)(SEL))
				((MUX_OUT)(MUX_OUT))
			)
		)
	)
	(_inst U4 0 198(_comp ALU)
		(_port
			((A)(BUS1199))
			((B)(BUS865))
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((ALU_OUT)(BUS781))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((OP)(OP))
				((ALU_OUT)(ALU_OUT))
			)
		)
	)
	(_inst U5 0 209(_comp MDR)
		(_port
			((CLK)(CLK))
			((LD)(NET683))
			((MDR_IN)(BUS899))
			((MDR_OUT)(BUS865))
		)
		(_use(_ent . MDR)
		)
	)
	(_inst U6 0 217(_comp BI_BUF)
		(_port
			((BUF_IN)(BUS1199))
			((EN)(NET707))
			((BID_BUS)(mem_data))
			((BUF_OUT)(BUS899))
		)
		(_use(_ent . BI_BUF)
		)
	)
	(_inst U7 0 225(_comp PC_LOGIC)
		(_port
			((CLK)(CLK))
			((INC_PC)(NET715))
			((LD_PC)(NET723))
			((PC_IN(7))(data(7)))
			((PC_IN(6))(data(6)))
			((PC_IN(5))(data(5)))
			((PC_IN(4))(data(4)))
			((PC_IN(3))(data(3)))
			((PC_IN(2))(data(2)))
			((PC_IN(1))(data(1)))
			((PC_IN(0))(data(0)))
			((RESET)(RESET))
			((PC_OUT)(BUS843))
		)
		(_use(_ent . PC_LOGIC)
			(_port
				((CLK)(CLK))
				((INC_PC)(INC_PC))
				((LD_PC)(LD_PC))
				((PC_IN)(PC_IN))
				((RESET)(RESET))
				((PC_OUT)(PC_OUT))
			)
		)
	)
	(_inst U8 0 242(_comp CONTROL_LOGIC)
		(_port
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((PSTATE)(BUS796))
			((ZERO)(NET757))
			((DOUT_EN)(NET707))
			((INC)(NET715))
			((LD_ACC)(NET665))
			((LD_IR)(NET695))
			((LD_MDR)(NET683))
			((LD_PC)(NET723))
			((NSTATE)(BUS784))
			((RD)(read))
			((SEL)(NET747))
			((WR)(write))
		)
		(_use(_ent . CONTROL_LOGIC)
			(_port
				((OP)(OP))
				((PSTATE)(PSTATE))
				((ZERO)(ZERO))
				((DOUT_EN)(DOUT_EN))
				((INC)(INC))
				((LD_ACC)(LD_ACC))
				((LD_IR)(LD_IR))
				((LD_MDR)(LD_MDR))
				((LD_PC)(LD_PC))
				((NSTATE)(NSTATE))
				((RD)(RD))
				((SEL)(SEL))
				((WR)(WR))
			)
		)
	)
	(_inst U9 0 262(_comp STATE)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((STATE_IN)(BUS784))
			((STATE_OUT)(BUS796))
		)
		(_use(_ent . STATE)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RESET -1 0 30(_ent(_in))))
		(_port(_int read -1 0 31(_ent(_out))))
		(_port(_int write -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int mem_addr 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34(_array -1((_dto i 11 i 0)))))
		(_port(_int mem_data 1 0 34(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 61(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 69(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 94(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 103(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 112(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 121(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int NET665 -1 0 137(_arch(_uni))))
		(_sig(_int NET683 -1 0 138(_arch(_uni))))
		(_sig(_int NET695 -1 0 139(_arch(_uni))))
		(_sig(_int NET707 -1 0 140(_arch(_uni))))
		(_sig(_int NET715 -1 0 141(_arch(_uni))))
		(_sig(_int NET723 -1 0 142(_arch(_uni))))
		(_sig(_int NET747 -1 0 143(_arch(_uni))))
		(_sig(_int NET757 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 145(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS1199 14 0 145(_arch(_uni))))
		(_sig(_int BUS781 14 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS784 15 0 147(_arch(_uni))))
		(_sig(_int BUS796 15 0 148(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 149(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS843 16 0 149(_arch(_uni))))
		(_sig(_int BUS865 14 0 150(_arch(_uni))))
		(_sig(_int BUS899 14 0 151(_arch(_uni))))
		(_sig(_int data 14 0 152(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000052 55 6920          1670422782070 \7_Seg_Top\
(_unit VHDL(\7_Seg_Top\ 0 27(\7_Seg_Top\ 0 30))
	(_version vef)
	(_time 1670422782071 2022.12.07 23:19:42)
	(_source(\../compile/7_Seg_Top.vhd\))
	(_parameters tan)
	(_code fefbacabacaafceba9fdeba4a8fba8fbfaf8a8f9fe)
	(_ent
		(_time 1668670337119)
	)
	(_comp
		(micro
			(_object
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RESET -1 0 105(_ent (_in))))
				(_port(_int read -1 0 106(_ent (_out))))
				(_port(_int write -1 0 107(_ent (_out))))
				(_port(_int mem_addr 10 0 108(_ent (_out))))
				(_port(_int mem_data 11 0 109(_ent (_inout))))
			)
		)
		(IO_MUX
			(_object
				(_port(_int RD_SEL -1 0 91(_ent (_in))))
				(_port(_int A 8 0 92(_ent (_in))))
				(_port(_int B 8 0 93(_ent (_in))))
				(_port(_int MUX_OUT 8 0 94(_ent (_out))))
			)
		)
		(key
			(_object
				(_port(_int KEY_OUT 9 0 99(_ent (_out))))
			)
		)
		(ext_bi_buf
			(_object
				(_port(_int BUF_IN 7 0 83(_ent (_in))))
				(_port(_int EN -1 0 84(_ent (_in))))
				(_port(_int BID_BUS 7 0 85(_ent (_inout))))
				(_port(_int BUF_OUT 7 0 86(_ent (_out))))
			)
		)
		(CISC_MEMORY
			(_object
				(_port(_int MEM_CLK -1 0 51(_ent (_in))))
				(_port(_int READ -1 0 52(_ent (_in))))
				(_port(_int WRITE -1 0 53(_ent (_in))))
				(_port(_int MEM_ADDR 2 0 54(_ent (_in))))
				(_port(_int MEM_DATA_IN 3 0 55(_ent (_in))))
				(_port(_int MEM_DATA_OUT 3 0 56(_ent (_out))))
			)
		)
		(addr_decoder
			(_object
				(_port(_int WRITE -1 0 36(_ent (_in))))
				(_port(_int WRITE_EN -1 0 37(_ent (_out))))
				(_port(_int MEM_ADDR 0 0 38(_ent (_in))))
				(_port(_int READ -1 0 39(_ent (_in))))
				(_port(_int READ_EN -1 0 40(_ent (_out))))
			)
		)
		(CLOCKGEN
			(_object
				(_port(_int clk -1 0 61(_ent (_out))))
				(_port(_int mem_clk -1 0 62(_ent (_out))))
				(_port(_int reset -1 0 63(_ent (_out))))
			)
		)
		(data_latch
			(_object
				(_port(_int CLK -1 0 68(_ent (_in))))
				(_port(_int EN -1 0 69(_ent (_in))))
				(_port(_int RESET -1 0 70(_ent (_in))))
				(_port(_int LATCH_IN 4 0 71(_ent (_in))))
				(_port(_int LATCH_OUT 4 0 72(_ent (_out))))
			)
		)
		(Bin2BCD
			(_object
				(_port(_int d 1 0 45(_ent (_in))))
				(_port(_int q 1 0 46(_ent (_out))))
			)
		)
		(split
			(_object
				(_port(_int d 12 0 114(_ent (_in))))
				(_port(_int q1 13 0 115(_ent (_out))))
				(_port(_int q2 13 0 116(_ent (_out))))
			)
		)
		(Decoder
			(_object
				(_port(_int d 5 0 77(_ent (_in))))
				(_port(_int q 6 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 144(_comp micro)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((read)(NET962))
			((write)(NET671))
			((mem_addr)(BUS700))
			((mem_data)(BUS703))
		)
		(_use(_ent . micro)
		)
	)
	(_inst U10 0 154(_comp IO_MUX)
		(_port
			((RD_SEL)(NET935))
			((A)(BUS891))
			((B)(BUS899))
			((MUX_OUT)(BUS887))
		)
		(_use(_ent . IO_MUX)
		)
	)
	(_inst U11 0 162(_comp key)
		(_port
			((KEY_OUT)(BUS899))
		)
		(_use(_ent . key)
		)
	)
	(_inst U12 0 167(_comp ext_bi_buf)
		(_port
			((BUF_IN)(BUS887))
			((EN)(NET962))
			((BID_BUS)(BUS703))
			((BUF_OUT)(BUS820))
		)
		(_use(_ent . ext_bi_buf)
		)
	)
	(_inst U2 0 175(_comp CISC_MEMORY)
		(_port
			((MEM_CLK)(NET641))
			((READ)(NET962))
			((WRITE)(NET671))
			((MEM_ADDR)(BUS700))
			((MEM_DATA_IN)(BUS820))
			((MEM_DATA_OUT)(BUS891))
		)
		(_use(_ent . CISC_MEMORY)
		)
	)
	(_inst U3 0 185(_comp addr_decoder)
		(_port
			((WRITE)(NET671))
			((WRITE_EN)(NET674))
			((MEM_ADDR)(BUS700))
			((READ)(NET962))
			((READ_EN)(NET935))
		)
		(_use(_ent . addr_decoder)
		)
	)
	(_inst U4 0 194(_comp CLOCKGEN)
		(_port
			((clk)(clk))
			((mem_clk)(NET641))
			((reset)(reset))
		)
		(_use(_ent . CLOCKGEN)
		)
	)
	(_inst U5 0 201(_comp data_latch)
		(_port
			((CLK)(CLK))
			((EN)(NET674))
			((RESET)(RESET))
			((LATCH_IN)(BUS703))
			((LATCH_OUT)(BUS719))
		)
		(_use(_ent . data_latch)
		)
	)
	(_inst U6 0 210(_comp Bin2BCD)
		(_port
			((d)(BUS719))
			((q)(BUS727))
		)
		(_use(_ent . Bin2BCD)
		)
	)
	(_inst U7 0 216(_comp split)
		(_port
			((d)(BUS727))
			((q1)(BUS739))
			((q2)(BUS747))
		)
		(_use(_ent . split)
		)
	)
	(_inst U8 0 223(_comp Decoder)
		(_port
			((d)(BUS739))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst U9 0 228(_comp Decoder)
		(_port
			((d)(BUS747))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 55(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 78(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 83(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 92(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 99(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 109(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 114(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 115(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLK -1 0 122(_arch(_uni))))
		(_sig(_int NET641 -1 0 123(_arch(_uni))))
		(_sig(_int NET671 -1 0 124(_arch(_uni))))
		(_sig(_int NET674 -1 0 125(_arch(_uni))))
		(_sig(_int NET935 -1 0 126(_arch(_uni))))
		(_sig(_int NET962 -1 0 127(_arch(_uni))))
		(_sig(_int RESET -1 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 129(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS700 14 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1324 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS703 15 0 130(_arch(_uni))))
		(_sig(_int BUS719 15 0 131(_arch(_uni))))
		(_sig(_int BUS727 15 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS739 16 0 133(_arch(_uni))))
		(_sig(_int BUS747 16 0 134(_arch(_uni))))
		(_sig(_int BUS820 15 0 135(_arch(_uni))))
		(_sig(_int BUS887 15 0 136(_arch(_uni))))
		(_sig(_int BUS891 15 0 137(_arch(_uni))))
		(_sig(_int BUS899 15 0 138(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 864           1670423040332 BEHAVIORAL
(_unit VHDL(acc 0 29(behavioral 0 36))
	(_version vef)
	(_time 1670423040333 2022.12.07 23:24:00)
	(_source(\../src/acc.vhd\))
	(_parameters tan)
	(_code d888db8ad38f8fced8d9cb828aded9dedbdedbded9)
	(_ent
		(_time 1668665159635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ACC_IN 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int ACC_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(1))(_read(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 775           1670423040350 BEHAVIORAL
(_unit VHDL(addr_mux 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423040351 2022.12.07 23:24:00)
	(_source(\../src/addr_mux.vhd\))
	(_parameters tan)
	(_code e8b8ebbbe4bfb8ffebe8aeb2edefedefe0eee9eeec)
	(_ent
		(_time 1665639925009)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 30(_ent(_in))))
		(_port(_int B 0 0 31(_ent(_in))))
		(_port(_int SEL -1 0 32(_ent(_in))))
		(_port(_int MUX_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000044 55 1045          1670423040371 ALU
(_unit VHDL(alu 0 30(alu 0 36))
	(_version vef)
	(_time 1670423040372 2022.12.07 23:24:00)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code f7a7f4a7a3a1a6e1f5f1b4aca3f1f6f1a4f0f2f1f6)
	(_ent
		(_time 1668666690376)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_port(_int B 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 1 0 33(_ent(_in))))
		(_port(_int ALU_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_subprogram
			(_int ADD 1 0 37(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU 2 -1)
)
I 000051 55 836           1670423040395 BEHAVIORAL
(_unit VHDL(bi_buf 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423040396 2022.12.07 23:24:00)
	(_source(\../src/bi_buf.vhd\))
	(_parameters tan)
	(_code 16461711194214001516034c411014101f13401014)
	(_ent
		(_time 1668664314784)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 918           1670423040410 BEHAVIORAL
(_unit VHDL(flag 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423040411 2022.12.07 23:24:00)
	(_source(\../src/flag.vhd\))
	(_parameters tan)
	(_code 26762322737173302075307c242027202120202075)
	(_ent
		(_time 1668665179096)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ALU_OUT 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int FLAG -1 0 33(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(3))(_sens(1))(_read(0)(2)))))
		)
		(_subprogram
			(_int DETECT_ZERO 1 0 36(_arch(_func -1 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 768           1670423040433 BEHAVIORAL
(_unit VHDL(ir 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423040434 2022.12.07 23:24:00)
	(_source(\../src/ir.vhd\))
	(_parameters tan)
	(_code 36663c3232616b2135342f6d65303f3134303f3134)
	(_ent
		(_time 1668664367605)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int IR_IN 0 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int IR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 772           1670423040454 BEHAVIORAL
(_unit VHDL(mdr 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423040455 2022.12.07 23:24:00)
	(_source(\../src/mdr.vhd\))
	(_parameters tan)
	(_code 45151247441313531047511e164311434142474311)
	(_ent
		(_time 1668664385654)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int MDR_IN 0 0 32(_ent(_in))))
		(_port(_int MDR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1237          1670423040475 BEHAVIORAL
(_unit VHDL(pc_logic 0 30(behavioral 0 38))
	(_version vef)
	(_time 1670423040476 2022.12.07 23:24:00)
	(_source(\../src/pc_logic.vhd\))
	(_parameters tan)
	(_code 65346665633167733735233f33636c636662656366)
	(_ent
		(_time 1665639925051)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int INC_PC -1 0 32(_ent(_in)(_event))))
		(_port(_int LD_PC -1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_IN 0 0 34(_ent(_in)(_event))))
		(_port(_int RESET -1 0 35(_ent(_in)(_event))))
		(_port(_int PC_OUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int pc_out_reg 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5))))
			(line__54(_arch 1 0 54(_assignment(_alias((pc_out)(pc_out_reg)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 50463234)
	)
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 822           1670423040498 BEHAVIORAL
(_unit VHDL(state 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423040499 2022.12.07 23:24:00)
	(_source(\../src/state.vhd\))
	(_parameters tan)
	(_code 74257474742321637177612f267370727573707271)
	(_ent
		(_time 1654150164443)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in)(_event))))
		(_port(_int RESET -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int STATE_IN 0 0 32(_ent(_in)(_event))))
		(_port(_int STATE_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1335          1670423040519 BEHAVIORAL
(_unit VHDL(control_logic 0 29(behavioral 0 45))
	(_version vef)
	(_time 1670423040520 2022.12.07 23:24:00)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 93c3939cc6c49284c59181c99495c096c595c095c5)
	(_ent
		(_time 1668663552467)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int PSTATE 1 0 31(_ent(_in))))
		(_port(_int ZERO -1 0 32(_ent(_in))))
		(_port(_int DOUT_EN -1 0 33(_ent(_out))))
		(_port(_int INC -1 0 34(_ent(_out))))
		(_port(_int LD_ACC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 36(_ent(_out))))
		(_port(_int LD_MDR -1 0 37(_ent(_out))))
		(_port(_int LD_PC -1 0 38(_ent(_out))))
		(_port(_int NSTATE 1 0 39(_ent(_out))))
		(_port(_int RD -1 0 40(_ent(_out))))
		(_port(_int SEL -1 0 41(_ent(_out))))
		(_port(_int WR -1 0 42(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000049 55 759           1670423040553 CLOCKGEN
(_unit VHDL(clockgen 0 30(clockgen 0 38))
	(_version vef)
	(_time 1670423040554 2022.12.07 23:24:00)
	(_source(\../src/CLOCKGEN.vhd\))
	(_parameters tan)
	(_code b3e3b3e7e3e4b1a5b1e0f1e9e5b5b6b5e6b5b0b5e0)
	(_ent
		(_time 1663222731815)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_out))))
		(_port(_int mem_clk -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_sig(_int var_clk -1 0 39(_arch(_uni((i 2))))))
		(_prcs
			(resetting(_arch 0 0 41(_prcs(_trgt(2)))))
			(clocking(_arch 1 0 48(_prcs(_simple)(_trgt(0)(1)(3))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . CLOCKGEN 2 -1)
)
I 000053 55 911           1670423040571 addr_decoder
(_unit VHDL(addr_decoder 0 30(addr_decoder 0 41))
	(_version vef)
	(_time 1670423040572 2022.12.07 23:24:00)
	(_source(\../src/addr_decoder.vhd\))
	(_parameters tan)
	(_code c292c097c49592d5c191849897c4c7c4c1c494c4c6)
	(_ent
		(_time 1669871090398)
	)
	(_object
		(_port(_int WRITE -1 0 32(_ent(_in))))
		(_port(_int WRITE_EN -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 34(_ent(_in))))
		(_port(_int READ -1 0 35(_ent(_in))))
		(_port(_int READ_EN -1 0 36(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(1)(4))(_sens(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(50529027 50463235)
		(50529027 33686019)
	)
	(_model . addr_decoder 1 -1)
)
I 000051 55 882           1670423040587 data_latch
(_unit VHDL(data_latch 0 30(data_latch 0 42))
	(_version vef)
	(_time 1670423040588 2022.12.07 23:24:00)
	(_source(\../src/data_latch.vhd\))
	(_parameters tan)
	(_code d282d580d18482c4d2869488d0d4d3d5d6d4d1d4da)
	(_ent
		(_time 1668668216299)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int EN -1 0 33(_ent(_in))))
		(_port(_int RESET -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35(_array -1((_dto i 11 i 0)))))
		(_port(_int LATCH_IN 0 0 35(_ent(_in))))
		(_port(_int LATCH_OUT 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . data_latch 1 -1)
)
I 000044 55 852           1670423040604 beh
(_unit VHDL(bin2bcd 0 30(beh 0 37))
	(_version vef)
	(_time 1670423040605 2022.12.07 23:24:00)
	(_source(\../src/Bin2BCD.vhd\))
	(_parameters tan)
	(_code e2b2e3b1e9b5e3f1e2b5f0b8b0e4e6e4e0e4ebe4b7)
	(_ent
		(_time 1668670771105)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . beh 1 -1)
)
I 000046 55 870           1670423040630 split
(_unit VHDL(split 0 28(split 0 36))
	(_version vef)
	(_time 1670423040631 2022.12.07 23:24:00)
	(_source(\../src/split.vhd\))
	(_parameters tan)
	(_code 01500606005606170850155a530601075207080605)
	(_ent
		(_time 1668669919008)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int q1 1 0 31(_ent(_out))))
		(_port(_int q2 1 0 32(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((q1)(d(d_7_4))))(_trgt(1))(_sens(0(d_7_4))))))
			(line__39(_arch 1 0 39(_assignment(_alias((q2)(d(d_3_0))))(_trgt(2))(_sens(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . split 2 -1)
)
I 000044 55 932           1670423040646 Beh
(_unit VHDL(decoder 0 28(beh 0 35))
	(_version vef)
	(_time 1670423040647 2022.12.07 23:24:00)
	(_source(\../src/Decoder.vhd\))
	(_parameters tan)
	(_code 10401017154747064745044a441712161416151613)
	(_ent
		(_time 1668670025422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50528771 131586)
		(33686018 131586)
		(50528770 131586)
	)
	(_model . Beh 1 -1)
)
I 000052 55 8640          1670423040673 CISC_MEMORY
(_unit VHDL(cisc_memory 0 31(cisc_memory 0 42))
	(_version vef)
	(_time 1670423040674 2022.12.07 23:24:00)
	(_source(\../src/CISC_MEMORY.vhd\))
	(_parameters tan)
	(_code 207027242976773623247423647a742674267627222729)
	(_ent
		(_time 1669871162613)
	)
	(_object
		(_port(_int MEM_CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int READ -1 0 34(_ent(_in))))
		(_port(_int WRITE -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37(_array -1((_dto i 11 i 0)))))
		(_port(_int MEM_DATA_IN 1 0 37(_ent(_in))))
		(_port(_int MEM_DATA_OUT 1 0 38(_ent(_out))))
		(_type(_int MEM_WORD 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int MEM_TABLE 0 45(_array 2((_dto i 255 i 0)))))
		(_sig(_int cells 3 0 46(_arch(_uni(((_string \"000000000010"\))((_string \"000000000001"\))((_string \"000000000001"\))((_string \"000000001010"\))((_string \"000000000010"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"000000000000"\))((_string \"011100000000"\))((_string \"000100000000"\))((_string \"010011111100"\))((_string \"011011111110"\))((_string \"001011111101"\))((_string \"010111111110"\))((_string \"011011111001"\))((_string \"010111111010"\))((_string \"011011111010"\))((_string \"100011111011"\))((_string \"010111111111"\))((_string \"010111111000"\)))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 306(_scalar (_to i 0 i 255))))
		(_var(_int address 4 0 306(_prcs 0)))
		(_prcs
			(line__305(_arch 0 0 305(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(std_logic_misc)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . CISC_MEMORY 1 -1)
)
I 000051 55 844           1670423040692 ext_bi_buf
(_unit VHDL(ext_bi_buf 0 29(ext_bi_buf 0 38))
	(_version vef)
	(_time 1670423040693 2022.12.07 23:24:00)
	(_source(\../src/ext_bi_buf.vhd\))
	(_parameters tan)
	(_code 3f6f3e3b61696f2a686b2d65673a69393d383a3939)
	(_ent
		(_time 1669870641416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . ext_bi_buf 1 -1)
)
I 000047 55 768           1670423040711 IO_MUX
(_unit VHDL(io_mux 0 30(io_mux 0 39))
	(_version vef)
	(_time 1670423040712 2022.12.07 23:24:00)
	(_source(\../src/IO_MUX.vhd\))
	(_parameters tan)
	(_code 4f1f424d4f1b4d591a195a1416494649194a19491b)
	(_ent
		(_time 1669870802005)
	)
	(_object
		(_port(_int RD_SEL -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 33(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int B 0 0 34(_ent(_in))))
		(_port(_int MUX_OUT 0 0 35(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . IO_MUX 1 -1)
)
I 000044 55 711           1670423040740 key
(_unit VHDL(key 0 30(key 0 36))
	(_version vef)
	(_time 1670423040741 2022.12.07 23:24:00)
	(_source(\../src/key.vhd\))
	(_parameters tan)
	(_code 6e3e386e3e3833783d6c7b3536683c686b6967683c)
	(_ent
		(_time 1669870900235)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int KEY_OUT 0 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 50463234)
		(33686018 33686018 33686018)
	)
	(_model . key 1 -1)
)
I 000046 55 8539          1670423040766 micro
(_unit VHDL(micro 0 27(micro 0 38))
	(_version vef)
	(_time 1670423040767 2022.12.07 23:24:00)
	(_source(\../compile/micro.vhd\))
	(_parameters tan)
	(_code 7e2e2e7f222929692a2938247b7877787d797c7828)
	(_ent
		(_time 1668665283928)
	)
	(_comp
		(ACC
			(_object
				(_port(_int ACC_IN 2 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int LD -1 0 46(_ent (_in))))
				(_port(_int RESET -1 0 47(_ent (_in))))
				(_port(_int ACC_OUT 2 0 48(_ent (_out))))
			)
		)
		(FLAG
			(_object
				(_port(_int ALU_OUT 9 0 94(_ent (_in))))
				(_port(_int CLK -1 0 95(_ent (_in))))
				(_port(_int LD -1 0 96(_ent (_in))))
				(_port(_int FLAG -1 0 97(_ent (_out))))
			)
		)
		(IR
			(_object
				(_port(_int CLK -1 0 102(_ent (_in))))
				(_port(_int IR_IN 10 0 103(_ent (_in))))
				(_port(_int LD -1 0 104(_ent (_in))))
				(_port(_int IR_OUT 10 0 105(_ent (_out))))
			)
		)
		(ADDR_MUX
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int SEL -1 0 55(_ent (_in))))
				(_port(_int MUX_OUT 3 0 56(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int A 4 0 61(_ent (_in))))
				(_port(_int B 4 0 62(_ent (_in))))
				(_port(_int OP 5 0 63(_ent (_in))))
				(_port(_int ALU_OUT 4 0 64(_ent (_out))))
			)
		)
		(MDR
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int LD -1 0 111(_ent (_in))))
				(_port(_int MDR_IN 11 0 112(_ent (_in))))
				(_port(_int MDR_OUT 11 0 113(_ent (_out))))
			)
		)
		(BI_BUF
			(_object
				(_port(_int BUF_IN 6 0 69(_ent (_in))))
				(_port(_int EN -1 0 70(_ent (_in))))
				(_port(_int BID_BUS 6 0 71(_ent (_inout))))
				(_port(_int BUF_OUT 6 0 72(_ent (_out))))
			)
		)
		(PC_LOGIC
			(_object
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int INC_PC -1 0 119(_ent (_in))))
				(_port(_int LD_PC -1 0 120(_ent (_in))))
				(_port(_int PC_IN 12 0 121(_ent (_in))))
				(_port(_int RESET -1 0 122(_ent (_in))))
				(_port(_int PC_OUT 12 0 123(_ent (_out))))
			)
		)
		(CONTROL_LOGIC
			(_object
				(_port(_int OP 7 0 77(_ent (_in))))
				(_port(_int PSTATE 8 0 78(_ent (_in))))
				(_port(_int ZERO -1 0 79(_ent (_in))))
				(_port(_int DOUT_EN -1 0 80(_ent (_out))))
				(_port(_int INC -1 0 81(_ent (_out))))
				(_port(_int LD_ACC -1 0 82(_ent (_out))))
				(_port(_int LD_IR -1 0 83(_ent (_out))))
				(_port(_int LD_MDR -1 0 84(_ent (_out))))
				(_port(_int LD_PC -1 0 85(_ent (_out))))
				(_port(_int NSTATE 8 0 86(_ent (_out))))
				(_port(_int RD -1 0 87(_ent (_out))))
				(_port(_int SEL -1 0 88(_ent (_out))))
				(_port(_int WR -1 0 89(_ent (_out))))
			)
		)
		(STATE
			(_object
				(_port(_int CLK -1 0 128(_ent (_in))))
				(_port(_int RESET -1 0 129(_ent (_in))))
				(_port(_int STATE_IN 13 0 130(_ent (_in))))
				(_port(_int STATE_OUT 13 0 131(_ent (_out))))
			)
		)
	)
	(_inst U1 0 158(_comp ACC)
		(_port
			((ACC_IN)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((RESET)(RESET))
			((ACC_OUT)(BUS1199))
		)
		(_use(_ent . ACC)
		)
	)
	(_inst U10 0 167(_comp FLAG)
		(_port
			((ALU_OUT)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((FLAG)(NET757))
		)
		(_use(_ent . FLAG)
		)
	)
	(_inst U11 0 175(_comp IR)
		(_port
			((CLK)(CLK))
			((IR_IN)(BUS899))
			((LD)(NET695))
			((IR_OUT)(data))
		)
		(_use(_ent . IR)
		)
	)
	(_inst U2 0 183(_comp ADDR_MUX)
		(_port
			((A)(BUS843))
			((B(7))(data(7)))
			((B(6))(data(6)))
			((B(5))(data(5)))
			((B(4))(data(4)))
			((B(3))(data(3)))
			((B(2))(data(2)))
			((B(1))(data(1)))
			((B(0))(data(0)))
			((SEL)(NET747))
			((MUX_OUT)(mem_addr))
		)
		(_use(_ent . ADDR_MUX)
			(_port
				((A)(A))
				((B)(B))
				((SEL)(SEL))
				((MUX_OUT)(MUX_OUT))
			)
		)
	)
	(_inst U4 0 198(_comp ALU)
		(_port
			((A)(BUS1199))
			((B)(BUS865))
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((ALU_OUT)(BUS781))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((OP)(OP))
				((ALU_OUT)(ALU_OUT))
			)
		)
	)
	(_inst U5 0 209(_comp MDR)
		(_port
			((CLK)(CLK))
			((LD)(NET683))
			((MDR_IN)(BUS899))
			((MDR_OUT)(BUS865))
		)
		(_use(_ent . MDR)
		)
	)
	(_inst U6 0 217(_comp BI_BUF)
		(_port
			((BUF_IN)(BUS1199))
			((EN)(NET707))
			((BID_BUS)(mem_data))
			((BUF_OUT)(BUS899))
		)
		(_use(_ent . BI_BUF)
		)
	)
	(_inst U7 0 225(_comp PC_LOGIC)
		(_port
			((CLK)(CLK))
			((INC_PC)(NET715))
			((LD_PC)(NET723))
			((PC_IN(7))(data(7)))
			((PC_IN(6))(data(6)))
			((PC_IN(5))(data(5)))
			((PC_IN(4))(data(4)))
			((PC_IN(3))(data(3)))
			((PC_IN(2))(data(2)))
			((PC_IN(1))(data(1)))
			((PC_IN(0))(data(0)))
			((RESET)(RESET))
			((PC_OUT)(BUS843))
		)
		(_use(_ent . PC_LOGIC)
			(_port
				((CLK)(CLK))
				((INC_PC)(INC_PC))
				((LD_PC)(LD_PC))
				((PC_IN)(PC_IN))
				((RESET)(RESET))
				((PC_OUT)(PC_OUT))
			)
		)
	)
	(_inst U8 0 242(_comp CONTROL_LOGIC)
		(_port
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((PSTATE)(BUS796))
			((ZERO)(NET757))
			((DOUT_EN)(NET707))
			((INC)(NET715))
			((LD_ACC)(NET665))
			((LD_IR)(NET695))
			((LD_MDR)(NET683))
			((LD_PC)(NET723))
			((NSTATE)(BUS784))
			((RD)(read))
			((SEL)(NET747))
			((WR)(write))
		)
		(_use(_ent . CONTROL_LOGIC)
			(_port
				((OP)(OP))
				((PSTATE)(PSTATE))
				((ZERO)(ZERO))
				((DOUT_EN)(DOUT_EN))
				((INC)(INC))
				((LD_ACC)(LD_ACC))
				((LD_IR)(LD_IR))
				((LD_MDR)(LD_MDR))
				((LD_PC)(LD_PC))
				((NSTATE)(NSTATE))
				((RD)(RD))
				((SEL)(SEL))
				((WR)(WR))
			)
		)
	)
	(_inst U9 0 262(_comp STATE)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((STATE_IN)(BUS784))
			((STATE_OUT)(BUS796))
		)
		(_use(_ent . STATE)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RESET -1 0 30(_ent(_in))))
		(_port(_int read -1 0 31(_ent(_out))))
		(_port(_int write -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int mem_addr 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34(_array -1((_dto i 11 i 0)))))
		(_port(_int mem_data 1 0 34(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 61(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 69(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 94(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 103(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 112(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 121(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int NET665 -1 0 137(_arch(_uni))))
		(_sig(_int NET683 -1 0 138(_arch(_uni))))
		(_sig(_int NET695 -1 0 139(_arch(_uni))))
		(_sig(_int NET707 -1 0 140(_arch(_uni))))
		(_sig(_int NET715 -1 0 141(_arch(_uni))))
		(_sig(_int NET723 -1 0 142(_arch(_uni))))
		(_sig(_int NET747 -1 0 143(_arch(_uni))))
		(_sig(_int NET757 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 145(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS1199 14 0 145(_arch(_uni))))
		(_sig(_int BUS781 14 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS784 15 0 147(_arch(_uni))))
		(_sig(_int BUS796 15 0 148(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 149(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS843 16 0 149(_arch(_uni))))
		(_sig(_int BUS865 14 0 150(_arch(_uni))))
		(_sig(_int BUS899 14 0 151(_arch(_uni))))
		(_sig(_int data 14 0 152(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000052 55 6920          1670423040773 \7_Seg_Top\
(_unit VHDL(\7_Seg_Top\ 0 27(\7_Seg_Top\ 0 30))
	(_version vef)
	(_time 1670423040774 2022.12.07 23:24:00)
	(_source(\../compile/7_Seg_Top.vhd\))
	(_parameters tan)
	(_code 8ddeda86ded98f98da8e98d7db88db88898bdb8a8d)
	(_ent
		(_time 1668670337119)
	)
	(_comp
		(micro
			(_object
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RESET -1 0 105(_ent (_in))))
				(_port(_int read -1 0 106(_ent (_out))))
				(_port(_int write -1 0 107(_ent (_out))))
				(_port(_int mem_addr 10 0 108(_ent (_out))))
				(_port(_int mem_data 11 0 109(_ent (_inout))))
			)
		)
		(IO_MUX
			(_object
				(_port(_int RD_SEL -1 0 91(_ent (_in))))
				(_port(_int A 8 0 92(_ent (_in))))
				(_port(_int B 8 0 93(_ent (_in))))
				(_port(_int MUX_OUT 8 0 94(_ent (_out))))
			)
		)
		(key
			(_object
				(_port(_int KEY_OUT 9 0 99(_ent (_out))))
			)
		)
		(ext_bi_buf
			(_object
				(_port(_int BUF_IN 7 0 83(_ent (_in))))
				(_port(_int EN -1 0 84(_ent (_in))))
				(_port(_int BID_BUS 7 0 85(_ent (_inout))))
				(_port(_int BUF_OUT 7 0 86(_ent (_out))))
			)
		)
		(CISC_MEMORY
			(_object
				(_port(_int MEM_CLK -1 0 51(_ent (_in))))
				(_port(_int READ -1 0 52(_ent (_in))))
				(_port(_int WRITE -1 0 53(_ent (_in))))
				(_port(_int MEM_ADDR 2 0 54(_ent (_in))))
				(_port(_int MEM_DATA_IN 3 0 55(_ent (_in))))
				(_port(_int MEM_DATA_OUT 3 0 56(_ent (_out))))
			)
		)
		(addr_decoder
			(_object
				(_port(_int WRITE -1 0 36(_ent (_in))))
				(_port(_int WRITE_EN -1 0 37(_ent (_out))))
				(_port(_int MEM_ADDR 0 0 38(_ent (_in))))
				(_port(_int READ -1 0 39(_ent (_in))))
				(_port(_int READ_EN -1 0 40(_ent (_out))))
			)
		)
		(CLOCKGEN
			(_object
				(_port(_int clk -1 0 61(_ent (_out))))
				(_port(_int mem_clk -1 0 62(_ent (_out))))
				(_port(_int reset -1 0 63(_ent (_out))))
			)
		)
		(data_latch
			(_object
				(_port(_int CLK -1 0 68(_ent (_in))))
				(_port(_int EN -1 0 69(_ent (_in))))
				(_port(_int RESET -1 0 70(_ent (_in))))
				(_port(_int LATCH_IN 4 0 71(_ent (_in))))
				(_port(_int LATCH_OUT 4 0 72(_ent (_out))))
			)
		)
		(Bin2BCD
			(_object
				(_port(_int d 1 0 45(_ent (_in))))
				(_port(_int q 1 0 46(_ent (_out))))
			)
		)
		(split
			(_object
				(_port(_int d 12 0 114(_ent (_in))))
				(_port(_int q1 13 0 115(_ent (_out))))
				(_port(_int q2 13 0 116(_ent (_out))))
			)
		)
		(Decoder
			(_object
				(_port(_int d 5 0 77(_ent (_in))))
				(_port(_int q 6 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 144(_comp micro)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((read)(NET962))
			((write)(NET671))
			((mem_addr)(BUS700))
			((mem_data)(BUS703))
		)
		(_use(_ent . micro)
		)
	)
	(_inst U10 0 154(_comp IO_MUX)
		(_port
			((RD_SEL)(NET935))
			((A)(BUS891))
			((B)(BUS899))
			((MUX_OUT)(BUS887))
		)
		(_use(_ent . IO_MUX)
		)
	)
	(_inst U11 0 162(_comp key)
		(_port
			((KEY_OUT)(BUS899))
		)
		(_use(_ent . key)
		)
	)
	(_inst U12 0 167(_comp ext_bi_buf)
		(_port
			((BUF_IN)(BUS887))
			((EN)(NET962))
			((BID_BUS)(BUS703))
			((BUF_OUT)(BUS820))
		)
		(_use(_ent . ext_bi_buf)
		)
	)
	(_inst U2 0 175(_comp CISC_MEMORY)
		(_port
			((MEM_CLK)(NET641))
			((READ)(NET962))
			((WRITE)(NET671))
			((MEM_ADDR)(BUS700))
			((MEM_DATA_IN)(BUS820))
			((MEM_DATA_OUT)(BUS891))
		)
		(_use(_ent . CISC_MEMORY)
		)
	)
	(_inst U3 0 185(_comp addr_decoder)
		(_port
			((WRITE)(NET671))
			((WRITE_EN)(NET674))
			((MEM_ADDR)(BUS700))
			((READ)(NET962))
			((READ_EN)(NET935))
		)
		(_use(_ent . addr_decoder)
		)
	)
	(_inst U4 0 194(_comp CLOCKGEN)
		(_port
			((clk)(clk))
			((mem_clk)(NET641))
			((reset)(reset))
		)
		(_use(_ent . CLOCKGEN)
		)
	)
	(_inst U5 0 201(_comp data_latch)
		(_port
			((CLK)(CLK))
			((EN)(NET674))
			((RESET)(RESET))
			((LATCH_IN)(BUS703))
			((LATCH_OUT)(BUS719))
		)
		(_use(_ent . data_latch)
		)
	)
	(_inst U6 0 210(_comp Bin2BCD)
		(_port
			((d)(BUS719))
			((q)(BUS727))
		)
		(_use(_ent . Bin2BCD)
		)
	)
	(_inst U7 0 216(_comp split)
		(_port
			((d)(BUS727))
			((q1)(BUS739))
			((q2)(BUS747))
		)
		(_use(_ent . split)
		)
	)
	(_inst U8 0 223(_comp Decoder)
		(_port
			((d)(BUS739))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst U9 0 228(_comp Decoder)
		(_port
			((d)(BUS747))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 55(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 78(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 83(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 92(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 99(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 109(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 114(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 115(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLK -1 0 122(_arch(_uni))))
		(_sig(_int NET641 -1 0 123(_arch(_uni))))
		(_sig(_int NET671 -1 0 124(_arch(_uni))))
		(_sig(_int NET674 -1 0 125(_arch(_uni))))
		(_sig(_int NET935 -1 0 126(_arch(_uni))))
		(_sig(_int NET962 -1 0 127(_arch(_uni))))
		(_sig(_int RESET -1 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 129(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS700 14 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1324 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS703 15 0 130(_arch(_uni))))
		(_sig(_int BUS719 15 0 131(_arch(_uni))))
		(_sig(_int BUS727 15 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS739 16 0 133(_arch(_uni))))
		(_sig(_int BUS747 16 0 134(_arch(_uni))))
		(_sig(_int BUS820 15 0 135(_arch(_uni))))
		(_sig(_int BUS887 15 0 136(_arch(_uni))))
		(_sig(_int BUS891 15 0 137(_arch(_uni))))
		(_sig(_int BUS899 15 0 138(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 864           1670423210485 BEHAVIORAL
(_unit VHDL(acc 0 29(behavioral 0 36))
	(_version vef)
	(_time 1670423210486 2022.12.07 23:26:50)
	(_source(\../src/acc.vhd\))
	(_parameters tan)
	(_code 757b2674732222637574662f277374737673767374)
	(_ent
		(_time 1668665159635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ACC_IN 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int ACC_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(1))(_read(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 775           1670423210508 BEHAVIORAL
(_unit VHDL(addr_mux 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423210509 2022.12.07 23:26:50)
	(_source(\../src/addr_mux.vhd\))
	(_parameters tan)
	(_code 949ac79b94c3c4839794d2ce919391939c92959290)
	(_ent
		(_time 1665639925009)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 30(_ent(_in))))
		(_port(_int B 0 0 31(_ent(_in))))
		(_port(_int SEL -1 0 32(_ent(_in))))
		(_port(_int MUX_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000044 55 1045          1670423210526 ALU
(_unit VHDL(alu 0 30(alu 0 36))
	(_version vef)
	(_time 1670423210527 2022.12.07 23:26:50)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code a3adf0f4f3f5f2b5a1a5e0f8f7a5a2a5f0a4a6a5a2)
	(_ent
		(_time 1668666690376)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_port(_int B 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 1 0 33(_ent(_in))))
		(_port(_int ALU_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_subprogram
			(_int ADD 1 0 37(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU 2 -1)
)
I 000051 55 836           1670423210550 BEHAVIORAL
(_unit VHDL(bi_buf 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423210551 2022.12.07 23:26:50)
	(_source(\../src/bi_buf.vhd\))
	(_parameters tan)
	(_code c3cd9396c997c1d5c0c3d69994c5c1c5cac695c5c1)
	(_ent
		(_time 1668664314784)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 918           1670423210566 BEHAVIORAL
(_unit VHDL(flag 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423210567 2022.12.07 23:26:50)
	(_source(\../src/flag.vhd\))
	(_parameters tan)
	(_code c3cd9796939496d5c590d599c1c5c2c5c4c5c5c590)
	(_ent
		(_time 1668665179096)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ALU_OUT 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int FLAG -1 0 33(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(3))(_sens(1))(_read(0)(2)))))
		)
		(_subprogram
			(_int DETECT_ZERO 1 0 36(_arch(_func -1 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 768           1670423210582 BEHAVIORAL
(_unit VHDL(ir 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423210583 2022.12.07 23:26:50)
	(_source(\../src/ir.vhd\))
	(_parameters tan)
	(_code e2ecb9b0e2b5bff5e1e0fbb9b1e4ebe5e0e4ebe5e0)
	(_ent
		(_time 1668664367605)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int IR_IN 0 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int IR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 772           1670423210601 BEHAVIORAL
(_unit VHDL(mdr 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423210602 2022.12.07 23:26:50)
	(_source(\../src/mdr.vhd\))
	(_parameters tan)
	(_code f2fcf4a2f4a4a4e4a7f0e6a9a1f4a6f4f6f5f0f4a6)
	(_ent
		(_time 1668664385654)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int MDR_IN 0 0 32(_ent(_in))))
		(_port(_int MDR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1237          1670423210622 BEHAVIORAL
(_unit VHDL(pc_logic 0 30(behavioral 0 38))
	(_version vef)
	(_time 1670423210623 2022.12.07 23:26:50)
	(_source(\../src/pc_logic.vhd\))
	(_parameters tan)
	(_code 010e5207035503175351475b570708070206010702)
	(_ent
		(_time 1665639925051)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int INC_PC -1 0 32(_ent(_in)(_event))))
		(_port(_int LD_PC -1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_IN 0 0 34(_ent(_in)(_event))))
		(_port(_int RESET -1 0 35(_ent(_in)(_event))))
		(_port(_int PC_OUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int pc_out_reg 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5))))
			(line__54(_arch 1 0 54(_assignment(_alias((pc_out)(pc_out_reg)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 50463234)
	)
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 822           1670423210643 BEHAVIORAL
(_unit VHDL(state 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423210644 2022.12.07 23:26:50)
	(_source(\../src/state.vhd\))
	(_parameters tan)
	(_code 111e4117144644061412044a431615171016151714)
	(_ent
		(_time 1654150164443)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in)(_event))))
		(_port(_int RESET -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int STATE_IN 0 0 32(_ent(_in)(_event))))
		(_port(_int STATE_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1335          1670423210663 BEHAVIORAL
(_unit VHDL(control_logic 0 29(behavioral 0 45))
	(_version vef)
	(_time 1670423210664 2022.12.07 23:26:50)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 303e6035666731276632226a373663356636633666)
	(_ent
		(_time 1668663552467)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int PSTATE 1 0 31(_ent(_in))))
		(_port(_int ZERO -1 0 32(_ent(_in))))
		(_port(_int DOUT_EN -1 0 33(_ent(_out))))
		(_port(_int INC -1 0 34(_ent(_out))))
		(_port(_int LD_ACC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 36(_ent(_out))))
		(_port(_int LD_MDR -1 0 37(_ent(_out))))
		(_port(_int LD_PC -1 0 38(_ent(_out))))
		(_port(_int NSTATE 1 0 39(_ent(_out))))
		(_port(_int RD -1 0 40(_ent(_out))))
		(_port(_int SEL -1 0 41(_ent(_out))))
		(_port(_int WR -1 0 42(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000049 55 759           1670423210693 CLOCKGEN
(_unit VHDL(clockgen 0 30(clockgen 0 38))
	(_version vef)
	(_time 1670423210694 2022.12.07 23:26:50)
	(_source(\../src/CLOCKGEN.vhd\))
	(_parameters tan)
	(_code 4f411f4d4a184d594d1c0d1519494a491a494c491c)
	(_ent
		(_time 1663222731815)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_out))))
		(_port(_int mem_clk -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_sig(_int var_clk -1 0 39(_arch(_uni((i 2))))))
		(_prcs
			(resetting(_arch 0 0 41(_prcs(_trgt(2)))))
			(clocking(_arch 1 0 48(_prcs(_simple)(_trgt(0)(1)(3))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . CLOCKGEN 2 -1)
)
I 000053 55 911           1670423210710 addr_decoder
(_unit VHDL(addr_decoder 0 30(addr_decoder 0 41))
	(_version vef)
	(_time 1670423210711 2022.12.07 23:26:50)
	(_source(\../src/addr_decoder.vhd\))
	(_parameters tan)
	(_code 5f510d5c0d080f485c0c19050a595a595c5909595b)
	(_ent
		(_time 1669871090398)
	)
	(_object
		(_port(_int WRITE -1 0 32(_ent(_in))))
		(_port(_int WRITE_EN -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 34(_ent(_in))))
		(_port(_int READ -1 0 35(_ent(_in))))
		(_port(_int READ_EN -1 0 36(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(1)(4))(_sens(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(50529027 50463235)
		(50529027 33686019)
	)
	(_model . addr_decoder 1 -1)
)
I 000051 55 882           1670423210727 data_latch
(_unit VHDL(data_latch 0 30(data_latch 0 42))
	(_version vef)
	(_time 1670423210728 2022.12.07 23:26:50)
	(_source(\../src/data_latch.vhd\))
	(_parameters tan)
	(_code 6f61386f38393f796f3b29356d696e686b696c6967)
	(_ent
		(_time 1668668216299)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int EN -1 0 33(_ent(_in))))
		(_port(_int RESET -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35(_array -1((_dto i 11 i 0)))))
		(_port(_int LATCH_IN 0 0 35(_ent(_in))))
		(_port(_int LATCH_OUT 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . data_latch 1 -1)
)
I 000044 55 852           1670423210744 beh
(_unit VHDL(bin2bcd 0 30(beh 0 37))
	(_version vef)
	(_time 1670423210745 2022.12.07 23:26:50)
	(_source(\../src/Bin2BCD.vhd\))
	(_parameters tan)
	(_code 7e702f7f22297f6d7e296c242c787a787c7877782b)
	(_ent
		(_time 1668670771105)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . beh 1 -1)
)
I 000046 55 870           1670423210769 split
(_unit VHDL(split 0 28(split 0 36))
	(_version vef)
	(_time 1670423210770 2022.12.07 23:26:50)
	(_source(\../src/split.vhd\))
	(_parameters tan)
	(_code 8e81de81dbd9899887df9ad5dc898e88dd8887898a)
	(_ent
		(_time 1668669919008)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int q1 1 0 31(_ent(_out))))
		(_port(_int q2 1 0 32(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((q1)(d(d_7_4))))(_trgt(1))(_sens(0(d_7_4))))))
			(line__39(_arch 1 0 39(_assignment(_alias((q2)(d(d_3_0))))(_trgt(2))(_sens(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . split 2 -1)
)
I 000044 55 932           1670423210789 Beh
(_unit VHDL(decoder 0 28(beh 0 35))
	(_version vef)
	(_time 1670423210790 2022.12.07 23:26:50)
	(_source(\../src/Decoder.vhd\))
	(_parameters tan)
	(_code ada3fafafcfafabbfaf8b9f7f9aaafaba9aba8abae)
	(_ent
		(_time 1668670025422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50528771 131586)
		(33686018 131586)
		(50528770 131586)
	)
	(_model . Beh 1 -1)
)
I 000052 55 8640          1670423210819 CISC_MEMORY
(_unit VHDL(cisc_memory 0 31(cisc_memory 0 42))
	(_version vef)
	(_time 1670423210820 2022.12.07 23:26:50)
	(_source(\../src/CISC_MEMORY.vhd\))
	(_parameters tan)
	(_code ccc29c99969a9bdacfc898cf889698ca98ca9acbcecbc5)
	(_ent
		(_time 1669871162613)
	)
	(_object
		(_port(_int MEM_CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int READ -1 0 34(_ent(_in))))
		(_port(_int WRITE -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37(_array -1((_dto i 11 i 0)))))
		(_port(_int MEM_DATA_IN 1 0 37(_ent(_in))))
		(_port(_int MEM_DATA_OUT 1 0 38(_ent(_out))))
		(_type(_int MEM_WORD 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int MEM_TABLE 0 45(_array 2((_dto i 255 i 0)))))
		(_sig(_int cells 3 0 46(_arch(_uni(((_string \"000000000010"\))((_string \"000000000001"\))((_string \"000000000001"\))((_string \"000000001010"\))((_string \"000000000001"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"000000000000"\))((_string \"011100000000"\))((_string \"000100000000"\))((_string \"010011111100"\))((_string \"011011111110"\))((_string \"001011111101"\))((_string \"010111111110"\))((_string \"011011111011"\))((_string \"001011111101"\))((_string \"010111111011"\))((_string \"011011111001"\))((_string \"010111111010"\))((_string \"011011111010"\))((_string \"100011111011"\))((_string \"010111111111"\))((_string \"010111111000"\)))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 306(_scalar (_to i 0 i 255))))
		(_var(_int address 4 0 306(_prcs 0)))
		(_prcs
			(line__305(_arch 0 0 305(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(std_logic_misc)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . CISC_MEMORY 1 -1)
)
I 000051 55 844           1670423210837 ext_bi_buf
(_unit VHDL(ext_bi_buf 0 29(ext_bi_buf 0 38))
	(_version vef)
	(_time 1670423210838 2022.12.07 23:26:50)
	(_source(\../src/ext_bi_buf.vhd\))
	(_parameters tan)
	(_code dcd28a8f878a8cc98b88ce8684d98adadedbd9dada)
	(_ent
		(_time 1669870641416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . ext_bi_buf 1 -1)
)
I 000047 55 768           1670423210855 IO_MUX
(_unit VHDL(io_mux 0 30(io_mux 0 39))
	(_version vef)
	(_time 1670423210856 2022.12.07 23:26:50)
	(_source(\../src/IO_MUX.vhd\))
	(_parameters tan)
	(_code ece2b6bfe9b8eefab9baf9b7b5eae5eabae9baeab8)
	(_ent
		(_time 1669870802005)
	)
	(_object
		(_port(_int RD_SEL -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 33(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int B 0 0 34(_ent(_in))))
		(_port(_int MUX_OUT 0 0 35(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . IO_MUX 1 -1)
)
I 000044 55 711           1670423210880 key
(_unit VHDL(key 0 30(key 0 36))
	(_version vef)
	(_time 1670423210881 2022.12.07 23:26:50)
	(_source(\../src/key.vhd\))
	(_parameters tan)
	(_code 0b050d0d5c5d561d58091e50530d590d0e0c020d59)
	(_ent
		(_time 1669870900235)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int KEY_OUT 0 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 50463234)
		(33686018 33686018 33686018)
	)
	(_model . key 1 -1)
)
I 000046 55 8539          1670423210904 micro
(_unit VHDL(micro 0 27(micro 0 38))
	(_version vef)
	(_time 1670423210905 2022.12.07 23:26:50)
	(_source(\../compile/micro.vhd\))
	(_parameters tan)
	(_code 1a141a1d424d4d0d4e4d5c401f1c131c191d181c4c)
	(_ent
		(_time 1668665283928)
	)
	(_comp
		(ACC
			(_object
				(_port(_int ACC_IN 2 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int LD -1 0 46(_ent (_in))))
				(_port(_int RESET -1 0 47(_ent (_in))))
				(_port(_int ACC_OUT 2 0 48(_ent (_out))))
			)
		)
		(FLAG
			(_object
				(_port(_int ALU_OUT 9 0 94(_ent (_in))))
				(_port(_int CLK -1 0 95(_ent (_in))))
				(_port(_int LD -1 0 96(_ent (_in))))
				(_port(_int FLAG -1 0 97(_ent (_out))))
			)
		)
		(IR
			(_object
				(_port(_int CLK -1 0 102(_ent (_in))))
				(_port(_int IR_IN 10 0 103(_ent (_in))))
				(_port(_int LD -1 0 104(_ent (_in))))
				(_port(_int IR_OUT 10 0 105(_ent (_out))))
			)
		)
		(ADDR_MUX
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int SEL -1 0 55(_ent (_in))))
				(_port(_int MUX_OUT 3 0 56(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int A 4 0 61(_ent (_in))))
				(_port(_int B 4 0 62(_ent (_in))))
				(_port(_int OP 5 0 63(_ent (_in))))
				(_port(_int ALU_OUT 4 0 64(_ent (_out))))
			)
		)
		(MDR
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int LD -1 0 111(_ent (_in))))
				(_port(_int MDR_IN 11 0 112(_ent (_in))))
				(_port(_int MDR_OUT 11 0 113(_ent (_out))))
			)
		)
		(BI_BUF
			(_object
				(_port(_int BUF_IN 6 0 69(_ent (_in))))
				(_port(_int EN -1 0 70(_ent (_in))))
				(_port(_int BID_BUS 6 0 71(_ent (_inout))))
				(_port(_int BUF_OUT 6 0 72(_ent (_out))))
			)
		)
		(PC_LOGIC
			(_object
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int INC_PC -1 0 119(_ent (_in))))
				(_port(_int LD_PC -1 0 120(_ent (_in))))
				(_port(_int PC_IN 12 0 121(_ent (_in))))
				(_port(_int RESET -1 0 122(_ent (_in))))
				(_port(_int PC_OUT 12 0 123(_ent (_out))))
			)
		)
		(CONTROL_LOGIC
			(_object
				(_port(_int OP 7 0 77(_ent (_in))))
				(_port(_int PSTATE 8 0 78(_ent (_in))))
				(_port(_int ZERO -1 0 79(_ent (_in))))
				(_port(_int DOUT_EN -1 0 80(_ent (_out))))
				(_port(_int INC -1 0 81(_ent (_out))))
				(_port(_int LD_ACC -1 0 82(_ent (_out))))
				(_port(_int LD_IR -1 0 83(_ent (_out))))
				(_port(_int LD_MDR -1 0 84(_ent (_out))))
				(_port(_int LD_PC -1 0 85(_ent (_out))))
				(_port(_int NSTATE 8 0 86(_ent (_out))))
				(_port(_int RD -1 0 87(_ent (_out))))
				(_port(_int SEL -1 0 88(_ent (_out))))
				(_port(_int WR -1 0 89(_ent (_out))))
			)
		)
		(STATE
			(_object
				(_port(_int CLK -1 0 128(_ent (_in))))
				(_port(_int RESET -1 0 129(_ent (_in))))
				(_port(_int STATE_IN 13 0 130(_ent (_in))))
				(_port(_int STATE_OUT 13 0 131(_ent (_out))))
			)
		)
	)
	(_inst U1 0 158(_comp ACC)
		(_port
			((ACC_IN)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((RESET)(RESET))
			((ACC_OUT)(BUS1199))
		)
		(_use(_ent . ACC)
		)
	)
	(_inst U10 0 167(_comp FLAG)
		(_port
			((ALU_OUT)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((FLAG)(NET757))
		)
		(_use(_ent . FLAG)
		)
	)
	(_inst U11 0 175(_comp IR)
		(_port
			((CLK)(CLK))
			((IR_IN)(BUS899))
			((LD)(NET695))
			((IR_OUT)(data))
		)
		(_use(_ent . IR)
		)
	)
	(_inst U2 0 183(_comp ADDR_MUX)
		(_port
			((A)(BUS843))
			((B(7))(data(7)))
			((B(6))(data(6)))
			((B(5))(data(5)))
			((B(4))(data(4)))
			((B(3))(data(3)))
			((B(2))(data(2)))
			((B(1))(data(1)))
			((B(0))(data(0)))
			((SEL)(NET747))
			((MUX_OUT)(mem_addr))
		)
		(_use(_ent . ADDR_MUX)
			(_port
				((A)(A))
				((B)(B))
				((SEL)(SEL))
				((MUX_OUT)(MUX_OUT))
			)
		)
	)
	(_inst U4 0 198(_comp ALU)
		(_port
			((A)(BUS1199))
			((B)(BUS865))
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((ALU_OUT)(BUS781))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((OP)(OP))
				((ALU_OUT)(ALU_OUT))
			)
		)
	)
	(_inst U5 0 209(_comp MDR)
		(_port
			((CLK)(CLK))
			((LD)(NET683))
			((MDR_IN)(BUS899))
			((MDR_OUT)(BUS865))
		)
		(_use(_ent . MDR)
		)
	)
	(_inst U6 0 217(_comp BI_BUF)
		(_port
			((BUF_IN)(BUS1199))
			((EN)(NET707))
			((BID_BUS)(mem_data))
			((BUF_OUT)(BUS899))
		)
		(_use(_ent . BI_BUF)
		)
	)
	(_inst U7 0 225(_comp PC_LOGIC)
		(_port
			((CLK)(CLK))
			((INC_PC)(NET715))
			((LD_PC)(NET723))
			((PC_IN(7))(data(7)))
			((PC_IN(6))(data(6)))
			((PC_IN(5))(data(5)))
			((PC_IN(4))(data(4)))
			((PC_IN(3))(data(3)))
			((PC_IN(2))(data(2)))
			((PC_IN(1))(data(1)))
			((PC_IN(0))(data(0)))
			((RESET)(RESET))
			((PC_OUT)(BUS843))
		)
		(_use(_ent . PC_LOGIC)
			(_port
				((CLK)(CLK))
				((INC_PC)(INC_PC))
				((LD_PC)(LD_PC))
				((PC_IN)(PC_IN))
				((RESET)(RESET))
				((PC_OUT)(PC_OUT))
			)
		)
	)
	(_inst U8 0 242(_comp CONTROL_LOGIC)
		(_port
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((PSTATE)(BUS796))
			((ZERO)(NET757))
			((DOUT_EN)(NET707))
			((INC)(NET715))
			((LD_ACC)(NET665))
			((LD_IR)(NET695))
			((LD_MDR)(NET683))
			((LD_PC)(NET723))
			((NSTATE)(BUS784))
			((RD)(read))
			((SEL)(NET747))
			((WR)(write))
		)
		(_use(_ent . CONTROL_LOGIC)
			(_port
				((OP)(OP))
				((PSTATE)(PSTATE))
				((ZERO)(ZERO))
				((DOUT_EN)(DOUT_EN))
				((INC)(INC))
				((LD_ACC)(LD_ACC))
				((LD_IR)(LD_IR))
				((LD_MDR)(LD_MDR))
				((LD_PC)(LD_PC))
				((NSTATE)(NSTATE))
				((RD)(RD))
				((SEL)(SEL))
				((WR)(WR))
			)
		)
	)
	(_inst U9 0 262(_comp STATE)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((STATE_IN)(BUS784))
			((STATE_OUT)(BUS796))
		)
		(_use(_ent . STATE)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RESET -1 0 30(_ent(_in))))
		(_port(_int read -1 0 31(_ent(_out))))
		(_port(_int write -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int mem_addr 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34(_array -1((_dto i 11 i 0)))))
		(_port(_int mem_data 1 0 34(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 61(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 69(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 94(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 103(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 112(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 121(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int NET665 -1 0 137(_arch(_uni))))
		(_sig(_int NET683 -1 0 138(_arch(_uni))))
		(_sig(_int NET695 -1 0 139(_arch(_uni))))
		(_sig(_int NET707 -1 0 140(_arch(_uni))))
		(_sig(_int NET715 -1 0 141(_arch(_uni))))
		(_sig(_int NET723 -1 0 142(_arch(_uni))))
		(_sig(_int NET747 -1 0 143(_arch(_uni))))
		(_sig(_int NET757 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 145(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS1199 14 0 145(_arch(_uni))))
		(_sig(_int BUS781 14 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS784 15 0 147(_arch(_uni))))
		(_sig(_int BUS796 15 0 148(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 149(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS843 16 0 149(_arch(_uni))))
		(_sig(_int BUS865 14 0 150(_arch(_uni))))
		(_sig(_int BUS899 14 0 151(_arch(_uni))))
		(_sig(_int data 14 0 152(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000052 55 6920          1670423210911 \7_Seg_Top\
(_unit VHDL(\7_Seg_Top\ 0 27(\7_Seg_Top\ 0 30))
	(_version vef)
	(_time 1670423210912 2022.12.07 23:26:50)
	(_source(\../compile/7_Seg_Top.vhd\))
	(_parameters tan)
	(_code 2a272d2b7c7e283f7d293f707c2f7c2f2e2c7c2d2a)
	(_ent
		(_time 1668670337119)
	)
	(_comp
		(micro
			(_object
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RESET -1 0 105(_ent (_in))))
				(_port(_int read -1 0 106(_ent (_out))))
				(_port(_int write -1 0 107(_ent (_out))))
				(_port(_int mem_addr 10 0 108(_ent (_out))))
				(_port(_int mem_data 11 0 109(_ent (_inout))))
			)
		)
		(IO_MUX
			(_object
				(_port(_int RD_SEL -1 0 91(_ent (_in))))
				(_port(_int A 8 0 92(_ent (_in))))
				(_port(_int B 8 0 93(_ent (_in))))
				(_port(_int MUX_OUT 8 0 94(_ent (_out))))
			)
		)
		(key
			(_object
				(_port(_int KEY_OUT 9 0 99(_ent (_out))))
			)
		)
		(ext_bi_buf
			(_object
				(_port(_int BUF_IN 7 0 83(_ent (_in))))
				(_port(_int EN -1 0 84(_ent (_in))))
				(_port(_int BID_BUS 7 0 85(_ent (_inout))))
				(_port(_int BUF_OUT 7 0 86(_ent (_out))))
			)
		)
		(CISC_MEMORY
			(_object
				(_port(_int MEM_CLK -1 0 51(_ent (_in))))
				(_port(_int READ -1 0 52(_ent (_in))))
				(_port(_int WRITE -1 0 53(_ent (_in))))
				(_port(_int MEM_ADDR 2 0 54(_ent (_in))))
				(_port(_int MEM_DATA_IN 3 0 55(_ent (_in))))
				(_port(_int MEM_DATA_OUT 3 0 56(_ent (_out))))
			)
		)
		(addr_decoder
			(_object
				(_port(_int WRITE -1 0 36(_ent (_in))))
				(_port(_int WRITE_EN -1 0 37(_ent (_out))))
				(_port(_int MEM_ADDR 0 0 38(_ent (_in))))
				(_port(_int READ -1 0 39(_ent (_in))))
				(_port(_int READ_EN -1 0 40(_ent (_out))))
			)
		)
		(CLOCKGEN
			(_object
				(_port(_int clk -1 0 61(_ent (_out))))
				(_port(_int mem_clk -1 0 62(_ent (_out))))
				(_port(_int reset -1 0 63(_ent (_out))))
			)
		)
		(data_latch
			(_object
				(_port(_int CLK -1 0 68(_ent (_in))))
				(_port(_int EN -1 0 69(_ent (_in))))
				(_port(_int RESET -1 0 70(_ent (_in))))
				(_port(_int LATCH_IN 4 0 71(_ent (_in))))
				(_port(_int LATCH_OUT 4 0 72(_ent (_out))))
			)
		)
		(Bin2BCD
			(_object
				(_port(_int d 1 0 45(_ent (_in))))
				(_port(_int q 1 0 46(_ent (_out))))
			)
		)
		(split
			(_object
				(_port(_int d 12 0 114(_ent (_in))))
				(_port(_int q1 13 0 115(_ent (_out))))
				(_port(_int q2 13 0 116(_ent (_out))))
			)
		)
		(Decoder
			(_object
				(_port(_int d 5 0 77(_ent (_in))))
				(_port(_int q 6 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 144(_comp micro)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((read)(NET962))
			((write)(NET671))
			((mem_addr)(BUS700))
			((mem_data)(BUS703))
		)
		(_use(_ent . micro)
		)
	)
	(_inst U10 0 154(_comp IO_MUX)
		(_port
			((RD_SEL)(NET935))
			((A)(BUS891))
			((B)(BUS899))
			((MUX_OUT)(BUS887))
		)
		(_use(_ent . IO_MUX)
		)
	)
	(_inst U11 0 162(_comp key)
		(_port
			((KEY_OUT)(BUS899))
		)
		(_use(_ent . key)
		)
	)
	(_inst U12 0 167(_comp ext_bi_buf)
		(_port
			((BUF_IN)(BUS887))
			((EN)(NET962))
			((BID_BUS)(BUS703))
			((BUF_OUT)(BUS820))
		)
		(_use(_ent . ext_bi_buf)
		)
	)
	(_inst U2 0 175(_comp CISC_MEMORY)
		(_port
			((MEM_CLK)(NET641))
			((READ)(NET962))
			((WRITE)(NET671))
			((MEM_ADDR)(BUS700))
			((MEM_DATA_IN)(BUS820))
			((MEM_DATA_OUT)(BUS891))
		)
		(_use(_ent . CISC_MEMORY)
		)
	)
	(_inst U3 0 185(_comp addr_decoder)
		(_port
			((WRITE)(NET671))
			((WRITE_EN)(NET674))
			((MEM_ADDR)(BUS700))
			((READ)(NET962))
			((READ_EN)(NET935))
		)
		(_use(_ent . addr_decoder)
		)
	)
	(_inst U4 0 194(_comp CLOCKGEN)
		(_port
			((clk)(clk))
			((mem_clk)(NET641))
			((reset)(reset))
		)
		(_use(_ent . CLOCKGEN)
		)
	)
	(_inst U5 0 201(_comp data_latch)
		(_port
			((CLK)(CLK))
			((EN)(NET674))
			((RESET)(RESET))
			((LATCH_IN)(BUS703))
			((LATCH_OUT)(BUS719))
		)
		(_use(_ent . data_latch)
		)
	)
	(_inst U6 0 210(_comp Bin2BCD)
		(_port
			((d)(BUS719))
			((q)(BUS727))
		)
		(_use(_ent . Bin2BCD)
		)
	)
	(_inst U7 0 216(_comp split)
		(_port
			((d)(BUS727))
			((q1)(BUS739))
			((q2)(BUS747))
		)
		(_use(_ent . split)
		)
	)
	(_inst U8 0 223(_comp Decoder)
		(_port
			((d)(BUS739))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst U9 0 228(_comp Decoder)
		(_port
			((d)(BUS747))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 55(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 78(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 83(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 92(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 99(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 109(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 114(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 115(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLK -1 0 122(_arch(_uni))))
		(_sig(_int NET641 -1 0 123(_arch(_uni))))
		(_sig(_int NET671 -1 0 124(_arch(_uni))))
		(_sig(_int NET674 -1 0 125(_arch(_uni))))
		(_sig(_int NET935 -1 0 126(_arch(_uni))))
		(_sig(_int NET962 -1 0 127(_arch(_uni))))
		(_sig(_int RESET -1 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 129(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS700 14 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1324 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS703 15 0 130(_arch(_uni))))
		(_sig(_int BUS719 15 0 131(_arch(_uni))))
		(_sig(_int BUS727 15 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS739 16 0 133(_arch(_uni))))
		(_sig(_int BUS747 16 0 134(_arch(_uni))))
		(_sig(_int BUS820 15 0 135(_arch(_uni))))
		(_sig(_int BUS887 15 0 136(_arch(_uni))))
		(_sig(_int BUS891 15 0 137(_arch(_uni))))
		(_sig(_int BUS899 15 0 138(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 864           1670423329770 BEHAVIORAL
(_unit VHDL(acc 0 29(behavioral 0 36))
	(_version vef)
	(_time 1670423329771 2022.12.07 23:28:49)
	(_source(\../src/acc.vhd\))
	(_parameters tan)
	(_code 75762074732222637574662f277374737673767374)
	(_ent
		(_time 1668665159635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ACC_IN 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int ACC_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(1))(_read(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 775           1670423329788 BEHAVIORAL
(_unit VHDL(addr_mux 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423329789 2022.12.07 23:28:49)
	(_source(\../src/addr_mux.vhd\))
	(_parameters tan)
	(_code 8586d08b84d2d5928685c3df808280828d83848381)
	(_ent
		(_time 1665639925009)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 30(_ent(_in))))
		(_port(_int B 0 0 31(_ent(_in))))
		(_port(_int SEL -1 0 32(_ent(_in))))
		(_port(_int MUX_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000044 55 1045          1670423329812 ALU
(_unit VHDL(alu 0 30(alu 0 36))
	(_version vef)
	(_time 1670423329813 2022.12.07 23:28:49)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 9596c09ac3c3c4839793d6cec1939493c692909394)
	(_ent
		(_time 1668666690376)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_port(_int B 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 1 0 33(_ent(_in))))
		(_port(_int ALU_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_subprogram
			(_int ADD 1 0 37(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU 2 -1)
)
I 000051 55 836           1670423329837 BEHAVIORAL
(_unit VHDL(bi_buf 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423329838 2022.12.07 23:28:49)
	(_source(\../src/bi_buf.vhd\))
	(_parameters tan)
	(_code b4b7e2e0b9e0b6a2b7b4a1eee3b2b6b2bdb1e2b2b6)
	(_ent
		(_time 1668664314784)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 918           1670423329853 BEHAVIORAL
(_unit VHDL(flag 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423329854 2022.12.07 23:28:49)
	(_source(\../src/flag.vhd\))
	(_parameters tan)
	(_code c4c79691939391d2c297d29ec6c2c5c2c3c2c2c297)
	(_ent
		(_time 1668665179096)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ALU_OUT 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int FLAG -1 0 33(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(3))(_sens(1))(_read(0)(2)))))
		)
		(_subprogram
			(_int DETECT_ZERO 1 0 36(_arch(_func -1 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 768           1670423329869 BEHAVIORAL
(_unit VHDL(ir 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423329870 2022.12.07 23:28:49)
	(_source(\../src/ir.vhd\))
	(_parameters tan)
	(_code d3d08e80d2848ec4d0d1ca8880d5dad4d1d5dad4d1)
	(_ent
		(_time 1668664367605)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int IR_IN 0 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int IR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 772           1670423329889 BEHAVIORAL
(_unit VHDL(mdr 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423329890 2022.12.07 23:28:49)
	(_source(\../src/mdr.vhd\))
	(_parameters tan)
	(_code e3e0e3b0e4b5b5f5b6e1f7b8b0e5b7e5e7e4e1e5b7)
	(_ent
		(_time 1668664385654)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int MDR_IN 0 0 32(_ent(_in))))
		(_port(_int MDR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1237          1670423329909 BEHAVIORAL
(_unit VHDL(pc_logic 0 30(behavioral 0 38))
	(_version vef)
	(_time 1670423329910 2022.12.07 23:28:49)
	(_source(\../src/pc_logic.vhd\))
	(_parameters tan)
	(_code f2f0a6a2f3a6f0e4a0a2b4a8a4f4fbf4f1f5f2f4f1)
	(_ent
		(_time 1665639925051)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int INC_PC -1 0 32(_ent(_in)(_event))))
		(_port(_int LD_PC -1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_IN 0 0 34(_ent(_in)(_event))))
		(_port(_int RESET -1 0 35(_ent(_in)(_event))))
		(_port(_int PC_OUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int pc_out_reg 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5))))
			(line__54(_arch 1 0 54(_assignment(_alias((pc_out)(pc_out_reg)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 50463234)
	)
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 822           1670423329927 BEHAVIORAL
(_unit VHDL(state 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423329928 2022.12.07 23:28:49)
	(_source(\../src/state.vhd\))
	(_parameters tan)
	(_code 121044141445470517110749401516141315161417)
	(_ent
		(_time 1654150164443)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in)(_event))))
		(_port(_int RESET -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int STATE_IN 0 0 32(_ent(_in)(_event))))
		(_port(_int STATE_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1335          1670423329948 BEHAVIORAL
(_unit VHDL(control_logic 0 29(behavioral 0 45))
	(_version vef)
	(_time 1670423329949 2022.12.07 23:28:49)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 21227725767620367723337b262772247727722777)
	(_ent
		(_time 1668663552467)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int PSTATE 1 0 31(_ent(_in))))
		(_port(_int ZERO -1 0 32(_ent(_in))))
		(_port(_int DOUT_EN -1 0 33(_ent(_out))))
		(_port(_int INC -1 0 34(_ent(_out))))
		(_port(_int LD_ACC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 36(_ent(_out))))
		(_port(_int LD_MDR -1 0 37(_ent(_out))))
		(_port(_int LD_PC -1 0 38(_ent(_out))))
		(_port(_int NSTATE 1 0 39(_ent(_out))))
		(_port(_int RD -1 0 40(_ent(_out))))
		(_port(_int SEL -1 0 41(_ent(_out))))
		(_port(_int WR -1 0 42(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000049 55 759           1670423329980 CLOCKGEN
(_unit VHDL(clockgen 0 30(clockgen 0 38))
	(_version vef)
	(_time 1670423329981 2022.12.07 23:28:49)
	(_source(\../src/CLOCKGEN.vhd\))
	(_parameters tan)
	(_code 41421743131643574312031b174744471447424712)
	(_ent
		(_time 1663222731815)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_out))))
		(_port(_int mem_clk -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_sig(_int var_clk -1 0 39(_arch(_uni((i 2))))))
		(_prcs
			(resetting(_arch 0 0 41(_prcs(_trgt(2)))))
			(clocking(_arch 1 0 48(_prcs(_simple)(_trgt(3)(0)(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . CLOCKGEN 2 -1)
)
I 000053 55 911           1670423329997 addr_decoder
(_unit VHDL(addr_decoder 0 30(addr_decoder 0 41))
	(_version vef)
	(_time 1670423329998 2022.12.07 23:28:49)
	(_source(\../src/addr_decoder.vhd\))
	(_parameters tan)
	(_code 50530453540700475303160a055655565356065654)
	(_ent
		(_time 1669871090398)
	)
	(_object
		(_port(_int WRITE -1 0 32(_ent(_in))))
		(_port(_int WRITE_EN -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 34(_ent(_in))))
		(_port(_int READ -1 0 35(_ent(_in))))
		(_port(_int READ_EN -1 0 36(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(1)(4))(_sens(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(50529027 50463235)
		(50529027 33686019)
	)
	(_model . addr_decoder 1 -1)
)
I 000051 55 882           1670423330013 data_latch
(_unit VHDL(data_latch 0 30(data_latch 0 42))
	(_version vef)
	(_time 1670423330014 2022.12.07 23:28:50)
	(_source(\../src/data_latch.vhd\))
	(_parameters tan)
	(_code 60633160613630766034263a626661676466636668)
	(_ent
		(_time 1668668216299)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int EN -1 0 33(_ent(_in))))
		(_port(_int RESET -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35(_array -1((_dto i 11 i 0)))))
		(_port(_int LATCH_IN 0 0 35(_ent(_in))))
		(_port(_int LATCH_OUT 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . data_latch 1 -1)
)
I 000044 55 852           1670423330029 beh
(_unit VHDL(bin2bcd 0 30(beh 0 37))
	(_version vef)
	(_time 1670423330030 2022.12.07 23:28:50)
	(_source(\../src/Bin2BCD.vhd\))
	(_parameters tan)
	(_code 6f6c386f30386e7c6f387d353d696b696d6966693a)
	(_ent
		(_time 1668670771105)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . beh 1 -1)
)
I 000046 55 870           1670423330057 split
(_unit VHDL(split 0 28(split 0 36))
	(_version vef)
	(_time 1670423330058 2022.12.07 23:28:50)
	(_source(\../src/split.vhd\))
	(_parameters tan)
	(_code 8f8dd980d9d8889986de9bd4dd888f89dc8986888b)
	(_ent
		(_time 1668669919008)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int q1 1 0 31(_ent(_out))))
		(_port(_int q2 1 0 32(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((q1)(d(d_7_4))))(_trgt(1))(_sens(0(d_7_4))))))
			(line__39(_arch 1 0 39(_assignment(_alias((q2)(d(d_3_0))))(_trgt(2))(_sens(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . split 2 -1)
)
I 000044 55 932           1670423330073 Beh
(_unit VHDL(decoder 0 28(beh 0 35))
	(_version vef)
	(_time 1670423330074 2022.12.07 23:28:50)
	(_source(\../src/Decoder.vhd\))
	(_parameters tan)
	(_code 9e9dcf91cec9c988c9cb8ac4ca999c989a989b989d)
	(_ent
		(_time 1668670025422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50528771 131586)
		(33686018 131586)
		(50528770 131586)
	)
	(_model . Beh 1 -1)
)
I 000052 55 8640          1670423330102 CISC_MEMORY
(_unit VHDL(cisc_memory 0 31(cisc_memory 0 42))
	(_version vef)
	(_time 1670423330103 2022.12.07 23:28:50)
	(_source(\../src/CISC_MEMORY.vhd\))
	(_parameters tan)
	(_code bebde8eae2e8e9a8bdbaeabdfae4eab8eab8e8b9bcb9b7)
	(_ent
		(_time 1669871162613)
	)
	(_object
		(_port(_int MEM_CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int READ -1 0 34(_ent(_in))))
		(_port(_int WRITE -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37(_array -1((_dto i 11 i 0)))))
		(_port(_int MEM_DATA_IN 1 0 37(_ent(_in))))
		(_port(_int MEM_DATA_OUT 1 0 38(_ent(_out))))
		(_type(_int MEM_WORD 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int MEM_TABLE 0 45(_array 2((_dto i 255 i 0)))))
		(_sig(_int cells 3 0 46(_arch(_uni(((_string \"000000000010"\))((_string \"000000000000"\))((_string \"000000000001"\))((_string \"000000001010"\))((_string \"000000000001"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"000000000000"\))((_string \"011100000000"\))((_string \"000100000000"\))((_string \"010011111100"\))((_string \"011011111110"\))((_string \"001011111101"\))((_string \"010111111110"\))((_string \"011011111011"\))((_string \"001011111101"\))((_string \"010111111011"\))((_string \"011011111001"\))((_string \"010111111010"\))((_string \"011011111010"\))((_string \"100011111011"\))((_string \"010111111111"\))((_string \"010111111000"\)))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 306(_scalar (_to i 0 i 255))))
		(_var(_int address 4 0 306(_prcs 0)))
		(_prcs
			(line__305(_arch 0 0 305(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(std_logic_misc)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . CISC_MEMORY 1 -1)
)
I 000051 55 844           1670423330122 ext_bi_buf
(_unit VHDL(ext_bi_buf 0 29(ext_bi_buf 0 38))
	(_version vef)
	(_time 1670423330123 2022.12.07 23:28:50)
	(_source(\../src/ext_bi_buf.vhd\))
	(_parameters tan)
	(_code cdce9d99919b9dd89a99df9795c89bcbcfcac8cbcb)
	(_ent
		(_time 1669870641416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . ext_bi_buf 1 -1)
)
I 000047 55 768           1670423330142 IO_MUX
(_unit VHDL(io_mux 0 30(io_mux 0 39))
	(_version vef)
	(_time 1670423330143 2022.12.07 23:28:50)
	(_source(\../src/IO_MUX.vhd\))
	(_parameters tan)
	(_code ddde818fdf89dfcb888bc88684dbd4db8bd88bdb89)
	(_ent
		(_time 1669870802005)
	)
	(_object
		(_port(_int RD_SEL -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 33(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int B 0 0 34(_ent(_in))))
		(_port(_int MUX_OUT 0 0 35(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . IO_MUX 1 -1)
)
I 000044 55 711           1670423330169 key
(_unit VHDL(key 0 30(key 0 36))
	(_version vef)
	(_time 1670423330170 2022.12.07 23:28:50)
	(_source(\../src/key.vhd\))
	(_parameters tan)
	(_code fcfffbacaaaaa1eaaffee9a7a4faaefaf9fbf5faae)
	(_ent
		(_time 1669870900235)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int KEY_OUT 0 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 50463234)
		(33686018 33686018 33686018)
	)
	(_model . key 1 -1)
)
I 000046 55 8539          1670423330194 micro
(_unit VHDL(micro 0 27(micro 0 38))
	(_version vef)
	(_time 1670423330195 2022.12.07 23:28:50)
	(_source(\../compile/micro.vhd\))
	(_parameters tan)
	(_code 1b18191c404c4c0c4f4c5d411e1d121d181c191d4d)
	(_ent
		(_time 1668665283928)
	)
	(_comp
		(ACC
			(_object
				(_port(_int ACC_IN 2 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int LD -1 0 46(_ent (_in))))
				(_port(_int RESET -1 0 47(_ent (_in))))
				(_port(_int ACC_OUT 2 0 48(_ent (_out))))
			)
		)
		(FLAG
			(_object
				(_port(_int ALU_OUT 9 0 94(_ent (_in))))
				(_port(_int CLK -1 0 95(_ent (_in))))
				(_port(_int LD -1 0 96(_ent (_in))))
				(_port(_int FLAG -1 0 97(_ent (_out))))
			)
		)
		(IR
			(_object
				(_port(_int CLK -1 0 102(_ent (_in))))
				(_port(_int IR_IN 10 0 103(_ent (_in))))
				(_port(_int LD -1 0 104(_ent (_in))))
				(_port(_int IR_OUT 10 0 105(_ent (_out))))
			)
		)
		(ADDR_MUX
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int SEL -1 0 55(_ent (_in))))
				(_port(_int MUX_OUT 3 0 56(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int A 4 0 61(_ent (_in))))
				(_port(_int B 4 0 62(_ent (_in))))
				(_port(_int OP 5 0 63(_ent (_in))))
				(_port(_int ALU_OUT 4 0 64(_ent (_out))))
			)
		)
		(MDR
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int LD -1 0 111(_ent (_in))))
				(_port(_int MDR_IN 11 0 112(_ent (_in))))
				(_port(_int MDR_OUT 11 0 113(_ent (_out))))
			)
		)
		(BI_BUF
			(_object
				(_port(_int BUF_IN 6 0 69(_ent (_in))))
				(_port(_int EN -1 0 70(_ent (_in))))
				(_port(_int BID_BUS 6 0 71(_ent (_inout))))
				(_port(_int BUF_OUT 6 0 72(_ent (_out))))
			)
		)
		(PC_LOGIC
			(_object
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int INC_PC -1 0 119(_ent (_in))))
				(_port(_int LD_PC -1 0 120(_ent (_in))))
				(_port(_int PC_IN 12 0 121(_ent (_in))))
				(_port(_int RESET -1 0 122(_ent (_in))))
				(_port(_int PC_OUT 12 0 123(_ent (_out))))
			)
		)
		(CONTROL_LOGIC
			(_object
				(_port(_int OP 7 0 77(_ent (_in))))
				(_port(_int PSTATE 8 0 78(_ent (_in))))
				(_port(_int ZERO -1 0 79(_ent (_in))))
				(_port(_int DOUT_EN -1 0 80(_ent (_out))))
				(_port(_int INC -1 0 81(_ent (_out))))
				(_port(_int LD_ACC -1 0 82(_ent (_out))))
				(_port(_int LD_IR -1 0 83(_ent (_out))))
				(_port(_int LD_MDR -1 0 84(_ent (_out))))
				(_port(_int LD_PC -1 0 85(_ent (_out))))
				(_port(_int NSTATE 8 0 86(_ent (_out))))
				(_port(_int RD -1 0 87(_ent (_out))))
				(_port(_int SEL -1 0 88(_ent (_out))))
				(_port(_int WR -1 0 89(_ent (_out))))
			)
		)
		(STATE
			(_object
				(_port(_int CLK -1 0 128(_ent (_in))))
				(_port(_int RESET -1 0 129(_ent (_in))))
				(_port(_int STATE_IN 13 0 130(_ent (_in))))
				(_port(_int STATE_OUT 13 0 131(_ent (_out))))
			)
		)
	)
	(_inst U1 0 158(_comp ACC)
		(_port
			((ACC_IN)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((RESET)(RESET))
			((ACC_OUT)(BUS1199))
		)
		(_use(_ent . ACC)
		)
	)
	(_inst U10 0 167(_comp FLAG)
		(_port
			((ALU_OUT)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((FLAG)(NET757))
		)
		(_use(_ent . FLAG)
		)
	)
	(_inst U11 0 175(_comp IR)
		(_port
			((CLK)(CLK))
			((IR_IN)(BUS899))
			((LD)(NET695))
			((IR_OUT)(data))
		)
		(_use(_ent . IR)
		)
	)
	(_inst U2 0 183(_comp ADDR_MUX)
		(_port
			((A)(BUS843))
			((B(7))(data(7)))
			((B(6))(data(6)))
			((B(5))(data(5)))
			((B(4))(data(4)))
			((B(3))(data(3)))
			((B(2))(data(2)))
			((B(1))(data(1)))
			((B(0))(data(0)))
			((SEL)(NET747))
			((MUX_OUT)(mem_addr))
		)
		(_use(_ent . ADDR_MUX)
			(_port
				((A)(A))
				((B)(B))
				((SEL)(SEL))
				((MUX_OUT)(MUX_OUT))
			)
		)
	)
	(_inst U4 0 198(_comp ALU)
		(_port
			((A)(BUS1199))
			((B)(BUS865))
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((ALU_OUT)(BUS781))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((OP)(OP))
				((ALU_OUT)(ALU_OUT))
			)
		)
	)
	(_inst U5 0 209(_comp MDR)
		(_port
			((CLK)(CLK))
			((LD)(NET683))
			((MDR_IN)(BUS899))
			((MDR_OUT)(BUS865))
		)
		(_use(_ent . MDR)
		)
	)
	(_inst U6 0 217(_comp BI_BUF)
		(_port
			((BUF_IN)(BUS1199))
			((EN)(NET707))
			((BID_BUS)(mem_data))
			((BUF_OUT)(BUS899))
		)
		(_use(_ent . BI_BUF)
		)
	)
	(_inst U7 0 225(_comp PC_LOGIC)
		(_port
			((CLK)(CLK))
			((INC_PC)(NET715))
			((LD_PC)(NET723))
			((PC_IN(7))(data(7)))
			((PC_IN(6))(data(6)))
			((PC_IN(5))(data(5)))
			((PC_IN(4))(data(4)))
			((PC_IN(3))(data(3)))
			((PC_IN(2))(data(2)))
			((PC_IN(1))(data(1)))
			((PC_IN(0))(data(0)))
			((RESET)(RESET))
			((PC_OUT)(BUS843))
		)
		(_use(_ent . PC_LOGIC)
			(_port
				((CLK)(CLK))
				((INC_PC)(INC_PC))
				((LD_PC)(LD_PC))
				((PC_IN)(PC_IN))
				((RESET)(RESET))
				((PC_OUT)(PC_OUT))
			)
		)
	)
	(_inst U8 0 242(_comp CONTROL_LOGIC)
		(_port
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((PSTATE)(BUS796))
			((ZERO)(NET757))
			((DOUT_EN)(NET707))
			((INC)(NET715))
			((LD_ACC)(NET665))
			((LD_IR)(NET695))
			((LD_MDR)(NET683))
			((LD_PC)(NET723))
			((NSTATE)(BUS784))
			((RD)(read))
			((SEL)(NET747))
			((WR)(write))
		)
		(_use(_ent . CONTROL_LOGIC)
			(_port
				((OP)(OP))
				((PSTATE)(PSTATE))
				((ZERO)(ZERO))
				((DOUT_EN)(DOUT_EN))
				((INC)(INC))
				((LD_ACC)(LD_ACC))
				((LD_IR)(LD_IR))
				((LD_MDR)(LD_MDR))
				((LD_PC)(LD_PC))
				((NSTATE)(NSTATE))
				((RD)(RD))
				((SEL)(SEL))
				((WR)(WR))
			)
		)
	)
	(_inst U9 0 262(_comp STATE)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((STATE_IN)(BUS784))
			((STATE_OUT)(BUS796))
		)
		(_use(_ent . STATE)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RESET -1 0 30(_ent(_in))))
		(_port(_int read -1 0 31(_ent(_out))))
		(_port(_int write -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int mem_addr 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34(_array -1((_dto i 11 i 0)))))
		(_port(_int mem_data 1 0 34(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 61(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 69(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 94(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 103(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 112(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 121(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int NET665 -1 0 137(_arch(_uni))))
		(_sig(_int NET683 -1 0 138(_arch(_uni))))
		(_sig(_int NET695 -1 0 139(_arch(_uni))))
		(_sig(_int NET707 -1 0 140(_arch(_uni))))
		(_sig(_int NET715 -1 0 141(_arch(_uni))))
		(_sig(_int NET723 -1 0 142(_arch(_uni))))
		(_sig(_int NET747 -1 0 143(_arch(_uni))))
		(_sig(_int NET757 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 145(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS1199 14 0 145(_arch(_uni))))
		(_sig(_int BUS781 14 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS784 15 0 147(_arch(_uni))))
		(_sig(_int BUS796 15 0 148(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 149(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS843 16 0 149(_arch(_uni))))
		(_sig(_int BUS865 14 0 150(_arch(_uni))))
		(_sig(_int BUS899 14 0 151(_arch(_uni))))
		(_sig(_int data 14 0 152(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000052 55 6920          1670423330202 \7_Seg_Top\
(_unit VHDL(\7_Seg_Top\ 0 27(\7_Seg_Top\ 0 30))
	(_version vef)
	(_time 1670423330203 2022.12.07 23:28:50)
	(_source(\../compile/7_Seg_Top.vhd\))
	(_parameters tan)
	(_code 1b1b1e194e4f190e4c180e414d1e4d1e1f1d4d1c1b)
	(_ent
		(_time 1668670337119)
	)
	(_comp
		(micro
			(_object
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RESET -1 0 105(_ent (_in))))
				(_port(_int read -1 0 106(_ent (_out))))
				(_port(_int write -1 0 107(_ent (_out))))
				(_port(_int mem_addr 10 0 108(_ent (_out))))
				(_port(_int mem_data 11 0 109(_ent (_inout))))
			)
		)
		(IO_MUX
			(_object
				(_port(_int RD_SEL -1 0 91(_ent (_in))))
				(_port(_int A 8 0 92(_ent (_in))))
				(_port(_int B 8 0 93(_ent (_in))))
				(_port(_int MUX_OUT 8 0 94(_ent (_out))))
			)
		)
		(key
			(_object
				(_port(_int KEY_OUT 9 0 99(_ent (_out))))
			)
		)
		(ext_bi_buf
			(_object
				(_port(_int BUF_IN 7 0 83(_ent (_in))))
				(_port(_int EN -1 0 84(_ent (_in))))
				(_port(_int BID_BUS 7 0 85(_ent (_inout))))
				(_port(_int BUF_OUT 7 0 86(_ent (_out))))
			)
		)
		(CISC_MEMORY
			(_object
				(_port(_int MEM_CLK -1 0 51(_ent (_in))))
				(_port(_int READ -1 0 52(_ent (_in))))
				(_port(_int WRITE -1 0 53(_ent (_in))))
				(_port(_int MEM_ADDR 2 0 54(_ent (_in))))
				(_port(_int MEM_DATA_IN 3 0 55(_ent (_in))))
				(_port(_int MEM_DATA_OUT 3 0 56(_ent (_out))))
			)
		)
		(addr_decoder
			(_object
				(_port(_int WRITE -1 0 36(_ent (_in))))
				(_port(_int WRITE_EN -1 0 37(_ent (_out))))
				(_port(_int MEM_ADDR 0 0 38(_ent (_in))))
				(_port(_int READ -1 0 39(_ent (_in))))
				(_port(_int READ_EN -1 0 40(_ent (_out))))
			)
		)
		(CLOCKGEN
			(_object
				(_port(_int clk -1 0 61(_ent (_out))))
				(_port(_int mem_clk -1 0 62(_ent (_out))))
				(_port(_int reset -1 0 63(_ent (_out))))
			)
		)
		(data_latch
			(_object
				(_port(_int CLK -1 0 68(_ent (_in))))
				(_port(_int EN -1 0 69(_ent (_in))))
				(_port(_int RESET -1 0 70(_ent (_in))))
				(_port(_int LATCH_IN 4 0 71(_ent (_in))))
				(_port(_int LATCH_OUT 4 0 72(_ent (_out))))
			)
		)
		(Bin2BCD
			(_object
				(_port(_int d 1 0 45(_ent (_in))))
				(_port(_int q 1 0 46(_ent (_out))))
			)
		)
		(split
			(_object
				(_port(_int d 12 0 114(_ent (_in))))
				(_port(_int q1 13 0 115(_ent (_out))))
				(_port(_int q2 13 0 116(_ent (_out))))
			)
		)
		(Decoder
			(_object
				(_port(_int d 5 0 77(_ent (_in))))
				(_port(_int q 6 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 144(_comp micro)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((read)(NET962))
			((write)(NET671))
			((mem_addr)(BUS700))
			((mem_data)(BUS703))
		)
		(_use(_ent . micro)
		)
	)
	(_inst U10 0 154(_comp IO_MUX)
		(_port
			((RD_SEL)(NET935))
			((A)(BUS891))
			((B)(BUS899))
			((MUX_OUT)(BUS887))
		)
		(_use(_ent . IO_MUX)
		)
	)
	(_inst U11 0 162(_comp key)
		(_port
			((KEY_OUT)(BUS899))
		)
		(_use(_ent . key)
		)
	)
	(_inst U12 0 167(_comp ext_bi_buf)
		(_port
			((BUF_IN)(BUS887))
			((EN)(NET962))
			((BID_BUS)(BUS703))
			((BUF_OUT)(BUS820))
		)
		(_use(_ent . ext_bi_buf)
		)
	)
	(_inst U2 0 175(_comp CISC_MEMORY)
		(_port
			((MEM_CLK)(NET641))
			((READ)(NET962))
			((WRITE)(NET671))
			((MEM_ADDR)(BUS700))
			((MEM_DATA_IN)(BUS820))
			((MEM_DATA_OUT)(BUS891))
		)
		(_use(_ent . CISC_MEMORY)
		)
	)
	(_inst U3 0 185(_comp addr_decoder)
		(_port
			((WRITE)(NET671))
			((WRITE_EN)(NET674))
			((MEM_ADDR)(BUS700))
			((READ)(NET962))
			((READ_EN)(NET935))
		)
		(_use(_ent . addr_decoder)
		)
	)
	(_inst U4 0 194(_comp CLOCKGEN)
		(_port
			((clk)(clk))
			((mem_clk)(NET641))
			((reset)(reset))
		)
		(_use(_ent . CLOCKGEN)
		)
	)
	(_inst U5 0 201(_comp data_latch)
		(_port
			((CLK)(CLK))
			((EN)(NET674))
			((RESET)(RESET))
			((LATCH_IN)(BUS703))
			((LATCH_OUT)(BUS719))
		)
		(_use(_ent . data_latch)
		)
	)
	(_inst U6 0 210(_comp Bin2BCD)
		(_port
			((d)(BUS719))
			((q)(BUS727))
		)
		(_use(_ent . Bin2BCD)
		)
	)
	(_inst U7 0 216(_comp split)
		(_port
			((d)(BUS727))
			((q1)(BUS739))
			((q2)(BUS747))
		)
		(_use(_ent . split)
		)
	)
	(_inst U8 0 223(_comp Decoder)
		(_port
			((d)(BUS739))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst U9 0 228(_comp Decoder)
		(_port
			((d)(BUS747))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 55(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 78(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 83(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 92(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 99(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 109(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 114(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 115(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLK -1 0 122(_arch(_uni))))
		(_sig(_int NET641 -1 0 123(_arch(_uni))))
		(_sig(_int NET671 -1 0 124(_arch(_uni))))
		(_sig(_int NET674 -1 0 125(_arch(_uni))))
		(_sig(_int NET935 -1 0 126(_arch(_uni))))
		(_sig(_int NET962 -1 0 127(_arch(_uni))))
		(_sig(_int RESET -1 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 129(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS700 14 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1324 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS703 15 0 130(_arch(_uni))))
		(_sig(_int BUS719 15 0 131(_arch(_uni))))
		(_sig(_int BUS727 15 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS739 16 0 133(_arch(_uni))))
		(_sig(_int BUS747 16 0 134(_arch(_uni))))
		(_sig(_int BUS820 15 0 135(_arch(_uni))))
		(_sig(_int BUS887 15 0 136(_arch(_uni))))
		(_sig(_int BUS891 15 0 137(_arch(_uni))))
		(_sig(_int BUS899 15 0 138(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 864           1670423386627 BEHAVIORAL
(_unit VHDL(acc 0 29(behavioral 0 36))
	(_version vef)
	(_time 1670423386628 2022.12.07 23:29:46)
	(_source(\../src/acc.vhd\))
	(_parameters tan)
	(_code 8184d28f83d6d697818092dbd38780878287828780)
	(_ent
		(_time 1668665159635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ACC_IN 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int ACC_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(1))(_read(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 775           1670423386646 BEHAVIORAL
(_unit VHDL(addr_mux 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423386647 2022.12.07 23:29:46)
	(_source(\../src/addr_mux.vhd\))
	(_parameters tan)
	(_code a0a5f3f7a4f7f0b7a3a0e6faa5a7a5a7a8a6a1a6a4)
	(_ent
		(_time 1665639925009)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 30(_ent(_in))))
		(_port(_int B 0 0 31(_ent(_in))))
		(_port(_int SEL -1 0 32(_ent(_in))))
		(_port(_int MUX_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000044 55 1045          1670423386663 ALU
(_unit VHDL(alu 0 30(alu 0 36))
	(_version vef)
	(_time 1670423386664 2022.12.07 23:29:46)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code b0b5e3e4e3e6e1a6b2b6f3ebe4b6b1b6e3b7b5b6b1)
	(_ent
		(_time 1668666690376)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_port(_int B 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 1 0 33(_ent(_in))))
		(_port(_int ALU_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_subprogram
			(_int ADD 1 0 37(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU 2 -1)
)
I 000051 55 836           1670423386691 BEHAVIORAL
(_unit VHDL(bi_buf 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423386692 2022.12.07 23:29:46)
	(_source(\../src/bi_buf.vhd\))
	(_parameters tan)
	(_code cfca9f9a909bcdd9cccfda9598c9cdc9c6ca99c9cd)
	(_ent
		(_time 1668664314784)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 918           1670423386706 BEHAVIORAL
(_unit VHDL(flag 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423386707 2022.12.07 23:29:46)
	(_source(\../src/flag.vhd\))
	(_parameters tan)
	(_code dfda8b8dda888ac9d98cc985ddd9ded9d8d9d9d98c)
	(_ent
		(_time 1668665179096)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ALU_OUT 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int FLAG -1 0 33(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(3))(_sens(1))(_read(0)(2)))))
		)
		(_subprogram
			(_int DETECT_ZERO 1 0 36(_arch(_func -1 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 768           1670423386722 BEHAVIORAL
(_unit VHDL(ir 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423386723 2022.12.07 23:29:46)
	(_source(\../src/ir.vhd\))
	(_parameters tan)
	(_code dfda848c8b8882c8dcddc6848cd9d6d8ddd9d6d8dd)
	(_ent
		(_time 1668664367605)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int IR_IN 0 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int IR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 772           1670423386740 BEHAVIORAL
(_unit VHDL(mdr 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423386741 2022.12.07 23:29:46)
	(_source(\../src/mdr.vhd\))
	(_parameters tan)
	(_code fefbf8aeafa8a8e8abfceaa5adf8aaf8faf9fcf8aa)
	(_ent
		(_time 1668664385654)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int MDR_IN 0 0 32(_ent(_in))))
		(_port(_int MDR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1237          1670423386761 BEHAVIORAL
(_unit VHDL(pc_logic 0 30(behavioral 0 38))
	(_version vef)
	(_time 1670423386762 2022.12.07 23:29:46)
	(_source(\../src/pc_logic.vhd\))
	(_parameters tan)
	(_code 0e0a5d08585a0c185c5e4854580807080d090e080d)
	(_ent
		(_time 1665639925051)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int INC_PC -1 0 32(_ent(_in)(_event))))
		(_port(_int LD_PC -1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_IN 0 0 34(_ent(_in)(_event))))
		(_port(_int RESET -1 0 35(_ent(_in)(_event))))
		(_port(_int PC_OUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int pc_out_reg 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5))))
			(line__54(_arch 1 0 54(_assignment(_alias((pc_out)(pc_out_reg)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 50463234)
	)
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 822           1670423386780 BEHAVIORAL
(_unit VHDL(state 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423386781 2022.12.07 23:29:46)
	(_source(\../src/state.vhd\))
	(_parameters tan)
	(_code 1d194d1b4d4a480a181e08464f1a191b1c1a191b18)
	(_ent
		(_time 1654150164443)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in)(_event))))
		(_port(_int RESET -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int STATE_IN 0 0 32(_ent(_in)(_event))))
		(_port(_int STATE_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1335          1670423386801 BEHAVIORAL
(_unit VHDL(control_logic 0 29(behavioral 0 45))
	(_version vef)
	(_time 1670423386802 2022.12.07 23:29:46)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 3d386d383f6a3c2a6b3f2f673a3b6e386b3b6e3b6b)
	(_ent
		(_time 1668663552467)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int PSTATE 1 0 31(_ent(_in))))
		(_port(_int ZERO -1 0 32(_ent(_in))))
		(_port(_int DOUT_EN -1 0 33(_ent(_out))))
		(_port(_int INC -1 0 34(_ent(_out))))
		(_port(_int LD_ACC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 36(_ent(_out))))
		(_port(_int LD_MDR -1 0 37(_ent(_out))))
		(_port(_int LD_PC -1 0 38(_ent(_out))))
		(_port(_int NSTATE 1 0 39(_ent(_out))))
		(_port(_int RD -1 0 40(_ent(_out))))
		(_port(_int SEL -1 0 41(_ent(_out))))
		(_port(_int WR -1 0 42(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000049 55 759           1670423386830 CLOCKGEN
(_unit VHDL(clockgen 0 30(clockgen 0 38))
	(_version vef)
	(_time 1670423386831 2022.12.07 23:29:46)
	(_source(\../src/CLOCKGEN.vhd\))
	(_parameters tan)
	(_code 4c491c4e4c1b4e5a4e1f0e161a4a494a194a4f4a1f)
	(_ent
		(_time 1663222731815)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_out))))
		(_port(_int mem_clk -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_sig(_int var_clk -1 0 39(_arch(_uni((i 2))))))
		(_prcs
			(resetting(_arch 0 0 41(_prcs(_trgt(2)))))
			(clocking(_arch 1 0 48(_prcs(_simple)(_trgt(0)(1)(3))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . CLOCKGEN 2 -1)
)
I 000053 55 911           1670423386848 addr_decoder
(_unit VHDL(addr_decoder 0 30(addr_decoder 0 41))
	(_version vef)
	(_time 1670423386849 2022.12.07 23:29:46)
	(_source(\../src/addr_decoder.vhd\))
	(_parameters tan)
	(_code 6c693e6c3b3b3c7b6f3f2a36396a696a6f6a3a6a68)
	(_ent
		(_time 1669871090398)
	)
	(_object
		(_port(_int WRITE -1 0 32(_ent(_in))))
		(_port(_int WRITE_EN -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 34(_ent(_in))))
		(_port(_int READ -1 0 35(_ent(_in))))
		(_port(_int READ_EN -1 0 36(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(1)(4))(_sens(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(50529027 50463235)
		(50529027 33686019)
	)
	(_model . addr_decoder 1 -1)
)
I 000051 55 882           1670423386864 data_latch
(_unit VHDL(data_latch 0 30(data_latch 0 42))
	(_version vef)
	(_time 1670423386865 2022.12.07 23:29:46)
	(_source(\../src/data_latch.vhd\))
	(_parameters tan)
	(_code 7b7e2c7a282d2b6d7b2f3d21797d7a7c7f7d787d73)
	(_ent
		(_time 1668668216299)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int EN -1 0 33(_ent(_in))))
		(_port(_int RESET -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35(_array -1((_dto i 11 i 0)))))
		(_port(_int LATCH_IN 0 0 35(_ent(_in))))
		(_port(_int LATCH_OUT 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . data_latch 1 -1)
)
I 000044 55 852           1670423386880 beh
(_unit VHDL(bin2bcd 0 30(beh 0 37))
	(_version vef)
	(_time 1670423386881 2022.12.07 23:29:46)
	(_source(\../src/Bin2BCD.vhd\))
	(_parameters tan)
	(_code 8b8eda85d0dc8a988bdc99d1d98d8f8d898d828dde)
	(_ent
		(_time 1668670771105)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . beh 1 -1)
)
I 000046 55 870           1670423386902 split
(_unit VHDL(split 0 28(split 0 36))
	(_version vef)
	(_time 1670423386903 2022.12.07 23:29:46)
	(_source(\../src/split.vhd\))
	(_parameters tan)
	(_code 9a9eca94cbcd9d8c93cb8ec1c89d9a9cc99c939d9e)
	(_ent
		(_time 1668669919008)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int q1 1 0 31(_ent(_out))))
		(_port(_int q2 1 0 32(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((q1)(d(d_7_4))))(_trgt(1))(_sens(0(d_7_4))))))
			(line__39(_arch 1 0 39(_assignment(_alias((q2)(d(d_3_0))))(_trgt(2))(_sens(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . split 2 -1)
)
I 000044 55 932           1670423386918 Beh
(_unit VHDL(decoder 0 28(beh 0 35))
	(_version vef)
	(_time 1670423386919 2022.12.07 23:29:46)
	(_source(\../src/Decoder.vhd\))
	(_parameters tan)
	(_code aaaffdfdfefdfdbcfdffbef0feada8acaeacafaca9)
	(_ent
		(_time 1668670025422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50528771 131586)
		(33686018 131586)
		(50528770 131586)
	)
	(_model . Beh 1 -1)
)
I 000052 55 8640          1670423386945 CISC_MEMORY
(_unit VHDL(cisc_memory 0 31(cisc_memory 0 42))
	(_version vef)
	(_time 1670423386946 2022.12.07 23:29:46)
	(_source(\../src/CISC_MEMORY.vhd\))
	(_parameters tan)
	(_code c9cc999cc99f9edfcacd9dca8d939dcf9dcf9fcecbcec0)
	(_ent
		(_time 1669871162613)
	)
	(_object
		(_port(_int MEM_CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int READ -1 0 34(_ent(_in))))
		(_port(_int WRITE -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37(_array -1((_dto i 11 i 0)))))
		(_port(_int MEM_DATA_IN 1 0 37(_ent(_in))))
		(_port(_int MEM_DATA_OUT 1 0 38(_ent(_out))))
		(_type(_int MEM_WORD 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int MEM_TABLE 0 45(_array 2((_dto i 255 i 0)))))
		(_sig(_int cells 3 0 46(_arch(_uni(((_string \"000000000011"\))((_string \"000000000000"\))((_string \"000000000001"\))((_string \"000000001010"\))((_string \"000000000001"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"000000000000"\))((_string \"011100000000"\))((_string \"000100000000"\))((_string \"010011111100"\))((_string \"011011111110"\))((_string \"001011111101"\))((_string \"010111111110"\))((_string \"011011111011"\))((_string \"001011111101"\))((_string \"010111111011"\))((_string \"011011111001"\))((_string \"010111111010"\))((_string \"011011111010"\))((_string \"100011111011"\))((_string \"010111111111"\))((_string \"010111111000"\)))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 306(_scalar (_to i 0 i 255))))
		(_var(_int address 4 0 306(_prcs 0)))
		(_prcs
			(line__305(_arch 0 0 305(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(std_logic_misc)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . CISC_MEMORY 1 -1)
)
I 000051 55 844           1670423386964 ext_bi_buf
(_unit VHDL(ext_bi_buf 0 29(ext_bi_buf 0 38))
	(_version vef)
	(_time 1670423386965 2022.12.07 23:29:46)
	(_source(\../src/ext_bi_buf.vhd\))
	(_parameters tan)
	(_code d9dc8f8ad88f89cc8e8dcb8381dc8fdfdbdedcdfdf)
	(_ent
		(_time 1669870641416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . ext_bi_buf 1 -1)
)
I 000047 55 768           1670423386982 IO_MUX
(_unit VHDL(io_mux 0 30(io_mux 0 39))
	(_version vef)
	(_time 1670423386983 2022.12.07 23:29:46)
	(_source(\../src/IO_MUX.vhd\))
	(_parameters tan)
	(_code e9ecb3bab6bdebffbcbffcb2b0efe0efbfecbfefbd)
	(_ent
		(_time 1669870802005)
	)
	(_object
		(_port(_int RD_SEL -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 33(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int B 0 0 34(_ent(_in))))
		(_port(_int MUX_OUT 0 0 35(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . IO_MUX 1 -1)
)
I 000044 55 711           1670423387008 key
(_unit VHDL(key 0 30(key 0 36))
	(_version vef)
	(_time 1670423387009 2022.12.07 23:29:47)
	(_source(\../src/key.vhd\))
	(_parameters tan)
	(_code 080d0e0e055e551e5b0a1d53500e5a0e0d0f010e5a)
	(_ent
		(_time 1669870900235)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int KEY_OUT 0 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 50463234)
		(33686018 33686018 33686018)
	)
	(_model . key 1 -1)
)
I 000046 55 8539          1670423387037 micro
(_unit VHDL(micro 0 27(micro 0 38))
	(_version vef)
	(_time 1670423387038 2022.12.07 23:29:47)
	(_source(\../compile/micro.vhd\))
	(_parameters tan)
	(_code 27222723297070307370617d22212e212420252171)
	(_ent
		(_time 1668665283928)
	)
	(_comp
		(ACC
			(_object
				(_port(_int ACC_IN 2 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int LD -1 0 46(_ent (_in))))
				(_port(_int RESET -1 0 47(_ent (_in))))
				(_port(_int ACC_OUT 2 0 48(_ent (_out))))
			)
		)
		(FLAG
			(_object
				(_port(_int ALU_OUT 9 0 94(_ent (_in))))
				(_port(_int CLK -1 0 95(_ent (_in))))
				(_port(_int LD -1 0 96(_ent (_in))))
				(_port(_int FLAG -1 0 97(_ent (_out))))
			)
		)
		(IR
			(_object
				(_port(_int CLK -1 0 102(_ent (_in))))
				(_port(_int IR_IN 10 0 103(_ent (_in))))
				(_port(_int LD -1 0 104(_ent (_in))))
				(_port(_int IR_OUT 10 0 105(_ent (_out))))
			)
		)
		(ADDR_MUX
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int SEL -1 0 55(_ent (_in))))
				(_port(_int MUX_OUT 3 0 56(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int A 4 0 61(_ent (_in))))
				(_port(_int B 4 0 62(_ent (_in))))
				(_port(_int OP 5 0 63(_ent (_in))))
				(_port(_int ALU_OUT 4 0 64(_ent (_out))))
			)
		)
		(MDR
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int LD -1 0 111(_ent (_in))))
				(_port(_int MDR_IN 11 0 112(_ent (_in))))
				(_port(_int MDR_OUT 11 0 113(_ent (_out))))
			)
		)
		(BI_BUF
			(_object
				(_port(_int BUF_IN 6 0 69(_ent (_in))))
				(_port(_int EN -1 0 70(_ent (_in))))
				(_port(_int BID_BUS 6 0 71(_ent (_inout))))
				(_port(_int BUF_OUT 6 0 72(_ent (_out))))
			)
		)
		(PC_LOGIC
			(_object
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int INC_PC -1 0 119(_ent (_in))))
				(_port(_int LD_PC -1 0 120(_ent (_in))))
				(_port(_int PC_IN 12 0 121(_ent (_in))))
				(_port(_int RESET -1 0 122(_ent (_in))))
				(_port(_int PC_OUT 12 0 123(_ent (_out))))
			)
		)
		(CONTROL_LOGIC
			(_object
				(_port(_int OP 7 0 77(_ent (_in))))
				(_port(_int PSTATE 8 0 78(_ent (_in))))
				(_port(_int ZERO -1 0 79(_ent (_in))))
				(_port(_int DOUT_EN -1 0 80(_ent (_out))))
				(_port(_int INC -1 0 81(_ent (_out))))
				(_port(_int LD_ACC -1 0 82(_ent (_out))))
				(_port(_int LD_IR -1 0 83(_ent (_out))))
				(_port(_int LD_MDR -1 0 84(_ent (_out))))
				(_port(_int LD_PC -1 0 85(_ent (_out))))
				(_port(_int NSTATE 8 0 86(_ent (_out))))
				(_port(_int RD -1 0 87(_ent (_out))))
				(_port(_int SEL -1 0 88(_ent (_out))))
				(_port(_int WR -1 0 89(_ent (_out))))
			)
		)
		(STATE
			(_object
				(_port(_int CLK -1 0 128(_ent (_in))))
				(_port(_int RESET -1 0 129(_ent (_in))))
				(_port(_int STATE_IN 13 0 130(_ent (_in))))
				(_port(_int STATE_OUT 13 0 131(_ent (_out))))
			)
		)
	)
	(_inst U1 0 158(_comp ACC)
		(_port
			((ACC_IN)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((RESET)(RESET))
			((ACC_OUT)(BUS1199))
		)
		(_use(_ent . ACC)
		)
	)
	(_inst U10 0 167(_comp FLAG)
		(_port
			((ALU_OUT)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((FLAG)(NET757))
		)
		(_use(_ent . FLAG)
		)
	)
	(_inst U11 0 175(_comp IR)
		(_port
			((CLK)(CLK))
			((IR_IN)(BUS899))
			((LD)(NET695))
			((IR_OUT)(data))
		)
		(_use(_ent . IR)
		)
	)
	(_inst U2 0 183(_comp ADDR_MUX)
		(_port
			((A)(BUS843))
			((B(7))(data(7)))
			((B(6))(data(6)))
			((B(5))(data(5)))
			((B(4))(data(4)))
			((B(3))(data(3)))
			((B(2))(data(2)))
			((B(1))(data(1)))
			((B(0))(data(0)))
			((SEL)(NET747))
			((MUX_OUT)(mem_addr))
		)
		(_use(_ent . ADDR_MUX)
			(_port
				((A)(A))
				((B)(B))
				((SEL)(SEL))
				((MUX_OUT)(MUX_OUT))
			)
		)
	)
	(_inst U4 0 198(_comp ALU)
		(_port
			((A)(BUS1199))
			((B)(BUS865))
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((ALU_OUT)(BUS781))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((OP)(OP))
				((ALU_OUT)(ALU_OUT))
			)
		)
	)
	(_inst U5 0 209(_comp MDR)
		(_port
			((CLK)(CLK))
			((LD)(NET683))
			((MDR_IN)(BUS899))
			((MDR_OUT)(BUS865))
		)
		(_use(_ent . MDR)
		)
	)
	(_inst U6 0 217(_comp BI_BUF)
		(_port
			((BUF_IN)(BUS1199))
			((EN)(NET707))
			((BID_BUS)(mem_data))
			((BUF_OUT)(BUS899))
		)
		(_use(_ent . BI_BUF)
		)
	)
	(_inst U7 0 225(_comp PC_LOGIC)
		(_port
			((CLK)(CLK))
			((INC_PC)(NET715))
			((LD_PC)(NET723))
			((PC_IN(7))(data(7)))
			((PC_IN(6))(data(6)))
			((PC_IN(5))(data(5)))
			((PC_IN(4))(data(4)))
			((PC_IN(3))(data(3)))
			((PC_IN(2))(data(2)))
			((PC_IN(1))(data(1)))
			((PC_IN(0))(data(0)))
			((RESET)(RESET))
			((PC_OUT)(BUS843))
		)
		(_use(_ent . PC_LOGIC)
			(_port
				((CLK)(CLK))
				((INC_PC)(INC_PC))
				((LD_PC)(LD_PC))
				((PC_IN)(PC_IN))
				((RESET)(RESET))
				((PC_OUT)(PC_OUT))
			)
		)
	)
	(_inst U8 0 242(_comp CONTROL_LOGIC)
		(_port
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((PSTATE)(BUS796))
			((ZERO)(NET757))
			((DOUT_EN)(NET707))
			((INC)(NET715))
			((LD_ACC)(NET665))
			((LD_IR)(NET695))
			((LD_MDR)(NET683))
			((LD_PC)(NET723))
			((NSTATE)(BUS784))
			((RD)(read))
			((SEL)(NET747))
			((WR)(write))
		)
		(_use(_ent . CONTROL_LOGIC)
			(_port
				((OP)(OP))
				((PSTATE)(PSTATE))
				((ZERO)(ZERO))
				((DOUT_EN)(DOUT_EN))
				((INC)(INC))
				((LD_ACC)(LD_ACC))
				((LD_IR)(LD_IR))
				((LD_MDR)(LD_MDR))
				((LD_PC)(LD_PC))
				((NSTATE)(NSTATE))
				((RD)(RD))
				((SEL)(SEL))
				((WR)(WR))
			)
		)
	)
	(_inst U9 0 262(_comp STATE)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((STATE_IN)(BUS784))
			((STATE_OUT)(BUS796))
		)
		(_use(_ent . STATE)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RESET -1 0 30(_ent(_in))))
		(_port(_int read -1 0 31(_ent(_out))))
		(_port(_int write -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int mem_addr 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34(_array -1((_dto i 11 i 0)))))
		(_port(_int mem_data 1 0 34(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 61(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 69(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 94(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 103(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 112(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 121(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int NET665 -1 0 137(_arch(_uni))))
		(_sig(_int NET683 -1 0 138(_arch(_uni))))
		(_sig(_int NET695 -1 0 139(_arch(_uni))))
		(_sig(_int NET707 -1 0 140(_arch(_uni))))
		(_sig(_int NET715 -1 0 141(_arch(_uni))))
		(_sig(_int NET723 -1 0 142(_arch(_uni))))
		(_sig(_int NET747 -1 0 143(_arch(_uni))))
		(_sig(_int NET757 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 145(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS1199 14 0 145(_arch(_uni))))
		(_sig(_int BUS781 14 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS784 15 0 147(_arch(_uni))))
		(_sig(_int BUS796 15 0 148(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 149(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS843 16 0 149(_arch(_uni))))
		(_sig(_int BUS865 14 0 150(_arch(_uni))))
		(_sig(_int BUS899 14 0 151(_arch(_uni))))
		(_sig(_int data 14 0 152(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000052 55 6920          1670423387044 \7_Seg_Top\
(_unit VHDL(\7_Seg_Top\ 0 27(\7_Seg_Top\ 0 30))
	(_version vef)
	(_time 1670423387045 2022.12.07 23:29:47)
	(_source(\../compile/7_Seg_Top.vhd\))
	(_parameters tan)
	(_code 27212026277325327024327d712271222321712027)
	(_ent
		(_time 1668670337119)
	)
	(_comp
		(micro
			(_object
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RESET -1 0 105(_ent (_in))))
				(_port(_int read -1 0 106(_ent (_out))))
				(_port(_int write -1 0 107(_ent (_out))))
				(_port(_int mem_addr 10 0 108(_ent (_out))))
				(_port(_int mem_data 11 0 109(_ent (_inout))))
			)
		)
		(IO_MUX
			(_object
				(_port(_int RD_SEL -1 0 91(_ent (_in))))
				(_port(_int A 8 0 92(_ent (_in))))
				(_port(_int B 8 0 93(_ent (_in))))
				(_port(_int MUX_OUT 8 0 94(_ent (_out))))
			)
		)
		(key
			(_object
				(_port(_int KEY_OUT 9 0 99(_ent (_out))))
			)
		)
		(ext_bi_buf
			(_object
				(_port(_int BUF_IN 7 0 83(_ent (_in))))
				(_port(_int EN -1 0 84(_ent (_in))))
				(_port(_int BID_BUS 7 0 85(_ent (_inout))))
				(_port(_int BUF_OUT 7 0 86(_ent (_out))))
			)
		)
		(CISC_MEMORY
			(_object
				(_port(_int MEM_CLK -1 0 51(_ent (_in))))
				(_port(_int READ -1 0 52(_ent (_in))))
				(_port(_int WRITE -1 0 53(_ent (_in))))
				(_port(_int MEM_ADDR 2 0 54(_ent (_in))))
				(_port(_int MEM_DATA_IN 3 0 55(_ent (_in))))
				(_port(_int MEM_DATA_OUT 3 0 56(_ent (_out))))
			)
		)
		(addr_decoder
			(_object
				(_port(_int WRITE -1 0 36(_ent (_in))))
				(_port(_int WRITE_EN -1 0 37(_ent (_out))))
				(_port(_int MEM_ADDR 0 0 38(_ent (_in))))
				(_port(_int READ -1 0 39(_ent (_in))))
				(_port(_int READ_EN -1 0 40(_ent (_out))))
			)
		)
		(CLOCKGEN
			(_object
				(_port(_int clk -1 0 61(_ent (_out))))
				(_port(_int mem_clk -1 0 62(_ent (_out))))
				(_port(_int reset -1 0 63(_ent (_out))))
			)
		)
		(data_latch
			(_object
				(_port(_int CLK -1 0 68(_ent (_in))))
				(_port(_int EN -1 0 69(_ent (_in))))
				(_port(_int RESET -1 0 70(_ent (_in))))
				(_port(_int LATCH_IN 4 0 71(_ent (_in))))
				(_port(_int LATCH_OUT 4 0 72(_ent (_out))))
			)
		)
		(Bin2BCD
			(_object
				(_port(_int d 1 0 45(_ent (_in))))
				(_port(_int q 1 0 46(_ent (_out))))
			)
		)
		(split
			(_object
				(_port(_int d 12 0 114(_ent (_in))))
				(_port(_int q1 13 0 115(_ent (_out))))
				(_port(_int q2 13 0 116(_ent (_out))))
			)
		)
		(Decoder
			(_object
				(_port(_int d 5 0 77(_ent (_in))))
				(_port(_int q 6 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 144(_comp micro)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((read)(NET962))
			((write)(NET671))
			((mem_addr)(BUS700))
			((mem_data)(BUS703))
		)
		(_use(_ent . micro)
		)
	)
	(_inst U10 0 154(_comp IO_MUX)
		(_port
			((RD_SEL)(NET935))
			((A)(BUS891))
			((B)(BUS899))
			((MUX_OUT)(BUS887))
		)
		(_use(_ent . IO_MUX)
		)
	)
	(_inst U11 0 162(_comp key)
		(_port
			((KEY_OUT)(BUS899))
		)
		(_use(_ent . key)
		)
	)
	(_inst U12 0 167(_comp ext_bi_buf)
		(_port
			((BUF_IN)(BUS887))
			((EN)(NET962))
			((BID_BUS)(BUS703))
			((BUF_OUT)(BUS820))
		)
		(_use(_ent . ext_bi_buf)
		)
	)
	(_inst U2 0 175(_comp CISC_MEMORY)
		(_port
			((MEM_CLK)(NET641))
			((READ)(NET962))
			((WRITE)(NET671))
			((MEM_ADDR)(BUS700))
			((MEM_DATA_IN)(BUS820))
			((MEM_DATA_OUT)(BUS891))
		)
		(_use(_ent . CISC_MEMORY)
		)
	)
	(_inst U3 0 185(_comp addr_decoder)
		(_port
			((WRITE)(NET671))
			((WRITE_EN)(NET674))
			((MEM_ADDR)(BUS700))
			((READ)(NET962))
			((READ_EN)(NET935))
		)
		(_use(_ent . addr_decoder)
		)
	)
	(_inst U4 0 194(_comp CLOCKGEN)
		(_port
			((clk)(clk))
			((mem_clk)(NET641))
			((reset)(reset))
		)
		(_use(_ent . CLOCKGEN)
		)
	)
	(_inst U5 0 201(_comp data_latch)
		(_port
			((CLK)(CLK))
			((EN)(NET674))
			((RESET)(RESET))
			((LATCH_IN)(BUS703))
			((LATCH_OUT)(BUS719))
		)
		(_use(_ent . data_latch)
		)
	)
	(_inst U6 0 210(_comp Bin2BCD)
		(_port
			((d)(BUS719))
			((q)(BUS727))
		)
		(_use(_ent . Bin2BCD)
		)
	)
	(_inst U7 0 216(_comp split)
		(_port
			((d)(BUS727))
			((q1)(BUS739))
			((q2)(BUS747))
		)
		(_use(_ent . split)
		)
	)
	(_inst U8 0 223(_comp Decoder)
		(_port
			((d)(BUS739))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst U9 0 228(_comp Decoder)
		(_port
			((d)(BUS747))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 55(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 78(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 83(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 92(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 99(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 109(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 114(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 115(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLK -1 0 122(_arch(_uni))))
		(_sig(_int NET641 -1 0 123(_arch(_uni))))
		(_sig(_int NET671 -1 0 124(_arch(_uni))))
		(_sig(_int NET674 -1 0 125(_arch(_uni))))
		(_sig(_int NET935 -1 0 126(_arch(_uni))))
		(_sig(_int NET962 -1 0 127(_arch(_uni))))
		(_sig(_int RESET -1 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 129(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS700 14 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1324 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS703 15 0 130(_arch(_uni))))
		(_sig(_int BUS719 15 0 131(_arch(_uni))))
		(_sig(_int BUS727 15 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS739 16 0 133(_arch(_uni))))
		(_sig(_int BUS747 16 0 134(_arch(_uni))))
		(_sig(_int BUS820 15 0 135(_arch(_uni))))
		(_sig(_int BUS887 15 0 136(_arch(_uni))))
		(_sig(_int BUS891 15 0 137(_arch(_uni))))
		(_sig(_int BUS899 15 0 138(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 864           1670423746732 BEHAVIORAL
(_unit VHDL(acc 0 29(behavioral 0 36))
	(_version vef)
	(_time 1670423746733 2022.12.07 23:35:46)
	(_source(\../src/acc.vhd\))
	(_parameters tan)
	(_code 2f7b7f2b7a7878392f2e3c757d292e292c292c292e)
	(_ent
		(_time 1668665159635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ACC_IN 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int ACC_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(1))(_read(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 775           1670423746750 BEHAVIORAL
(_unit VHDL(addr_mux 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423746751 2022.12.07 23:35:46)
	(_source(\../src/addr_mux.vhd\))
	(_parameters tan)
	(_code 3e6a6e3b6f696e293d3e78643b393b3936383f383a)
	(_ent
		(_time 1665639925009)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 30(_ent(_in))))
		(_port(_int B 0 0 31(_ent(_in))))
		(_port(_int SEL -1 0 32(_ent(_in))))
		(_port(_int MUX_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000044 55 1045          1670423746768 ALU
(_unit VHDL(alu 0 30(alu 0 36))
	(_version vef)
	(_time 1670423746769 2022.12.07 23:35:46)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 5d090d5e5a0b0c4b5f5b1e06095b5c5b0e5a585b5c)
	(_ent
		(_time 1668666690376)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_port(_int B 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 1 0 33(_ent(_in))))
		(_port(_int ALU_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_subprogram
			(_int ADD 1 0 37(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU 2 -1)
)
I 000051 55 836           1670423746793 BEHAVIORAL
(_unit VHDL(bi_buf 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423746794 2022.12.07 23:35:46)
	(_source(\../src/bi_buf.vhd\))
	(_parameters tan)
	(_code 6d393e6d30396f7b6e6d78373a6b6f6b64683b6b6f)
	(_ent
		(_time 1668664314784)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 918           1670423746808 BEHAVIORAL
(_unit VHDL(flag 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423746809 2022.12.07 23:35:46)
	(_source(\../src/flag.vhd\))
	(_parameters tan)
	(_code 7d292a7c7a2a286b7b2e6b277f7b7c7b7a7b7b7b2e)
	(_ent
		(_time 1668665179096)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ALU_OUT 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int FLAG -1 0 33(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(3))(_sens(1))(_read(0)(2)))))
		)
		(_subprogram
			(_int DETECT_ZERO 1 0 36(_arch(_func -1 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 768           1670423746825 BEHAVIORAL
(_unit VHDL(ir 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423746826 2022.12.07 23:35:46)
	(_source(\../src/ir.vhd\))
	(_parameters tan)
	(_code 8cd8d483dddbd19b8f8e95d7df8a858b8e8a858b8e)
	(_ent
		(_time 1668664367605)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int IR_IN 0 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int IR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 772           1670423746845 BEHAVIORAL
(_unit VHDL(mdr 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423746846 2022.12.07 23:35:46)
	(_source(\../src/mdr.vhd\))
	(_parameters tan)
	(_code 9cc89993cbcaca8ac99e88c7cf9ac89a989b9e9ac8)
	(_ent
		(_time 1668664385654)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int MDR_IN 0 0 32(_ent(_in))))
		(_port(_int MDR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1237          1670423746862 BEHAVIORAL
(_unit VHDL(pc_logic 0 30(behavioral 0 38))
	(_version vef)
	(_time 1670423746863 2022.12.07 23:35:46)
	(_source(\../src/pc_logic.vhd\))
	(_parameters tan)
	(_code acf9fdfbfcf8aebafefceaf6faaaa5aaafabacaaaf)
	(_ent
		(_time 1665639925051)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int INC_PC -1 0 32(_ent(_in)(_event))))
		(_port(_int LD_PC -1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_IN 0 0 34(_ent(_in)(_event))))
		(_port(_int RESET -1 0 35(_ent(_in)(_event))))
		(_port(_int PC_OUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int pc_out_reg 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5))))
			(line__54(_arch 1 0 54(_assignment(_alias((pc_out)(pc_out_reg)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 50463234)
	)
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 822           1670423746885 BEHAVIORAL
(_unit VHDL(state 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423746886 2022.12.07 23:35:46)
	(_source(\../src/state.vhd\))
	(_parameters tan)
	(_code cb9e999f9d9c9edccec8de9099cccfcdcacccfcdce)
	(_ent
		(_time 1654150164443)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in)(_event))))
		(_port(_int RESET -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int STATE_IN 0 0 32(_ent(_in)(_event))))
		(_port(_int STATE_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1335          1670423746905 BEHAVIORAL
(_unit VHDL(control_logic 0 29(behavioral 0 45))
	(_version vef)
	(_time 1670423746906 2022.12.07 23:35:46)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code da8e8888dd8ddbcd8cd8c880dddc89df8cdc89dc8c)
	(_ent
		(_time 1668663552467)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int PSTATE 1 0 31(_ent(_in))))
		(_port(_int ZERO -1 0 32(_ent(_in))))
		(_port(_int DOUT_EN -1 0 33(_ent(_out))))
		(_port(_int INC -1 0 34(_ent(_out))))
		(_port(_int LD_ACC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 36(_ent(_out))))
		(_port(_int LD_MDR -1 0 37(_ent(_out))))
		(_port(_int LD_PC -1 0 38(_ent(_out))))
		(_port(_int NSTATE 1 0 39(_ent(_out))))
		(_port(_int RD -1 0 40(_ent(_out))))
		(_port(_int SEL -1 0 41(_ent(_out))))
		(_port(_int WR -1 0 42(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000049 55 759           1670423746934 CLOCKGEN
(_unit VHDL(clockgen 0 30(clockgen 0 38))
	(_version vef)
	(_time 1670423746935 2022.12.07 23:35:46)
	(_source(\../src/CLOCKGEN.vhd\))
	(_parameters tan)
	(_code faaea8aaf8adf8ecf8a9b8a0acfcfffcaffcf9fca9)
	(_ent
		(_time 1663222731815)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_out))))
		(_port(_int mem_clk -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_sig(_int var_clk -1 0 39(_arch(_uni((i 2))))))
		(_prcs
			(resetting(_arch 0 0 41(_prcs(_trgt(2)))))
			(clocking(_arch 1 0 48(_prcs(_simple)(_trgt(0)(1)(3))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . CLOCKGEN 2 -1)
)
I 000053 55 911           1670423746951 addr_decoder
(_unit VHDL(addr_decoder 0 30(addr_decoder 0 41))
	(_version vef)
	(_time 1670423746952 2022.12.07 23:35:46)
	(_source(\../src/addr_decoder.vhd\))
	(_parameters tan)
	(_code 095d5a0f045e591e0a5a4f535c0f0c0f0a0f5f0f0d)
	(_ent
		(_time 1669871090398)
	)
	(_object
		(_port(_int WRITE -1 0 32(_ent(_in))))
		(_port(_int WRITE_EN -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 34(_ent(_in))))
		(_port(_int READ -1 0 35(_ent(_in))))
		(_port(_int READ_EN -1 0 36(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(1)(4))(_sens(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(50529027 50463235)
		(50529027 33686019)
	)
	(_model . addr_decoder 1 -1)
)
I 000051 55 882           1670423746967 data_latch
(_unit VHDL(data_latch 0 30(data_latch 0 42))
	(_version vef)
	(_time 1670423746968 2022.12.07 23:35:46)
	(_source(\../src/data_latch.vhd\))
	(_parameters tan)
	(_code 194d4f1e114f490f194d5f431b1f181e1d1f1a1f11)
	(_ent
		(_time 1668668216299)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int EN -1 0 33(_ent(_in))))
		(_port(_int RESET -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35(_array -1((_dto i 11 i 0)))))
		(_port(_int LATCH_IN 0 0 35(_ent(_in))))
		(_port(_int LATCH_OUT 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . data_latch 1 -1)
)
I 000044 55 852           1670423746982 beh
(_unit VHDL(bin2bcd 0 30(beh 0 37))
	(_version vef)
	(_time 1670423746983 2022.12.07 23:35:46)
	(_source(\../src/Bin2BCD.vhd\))
	(_parameters tan)
	(_code 297d792d297e283a297e3b737b2f2d2f2b2f202f7c)
	(_ent
		(_time 1668670771105)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . beh 1 -1)
)
I 000046 55 870           1670423747003 split
(_unit VHDL(split 0 28(split 0 36))
	(_version vef)
	(_time 1670423747004 2022.12.07 23:35:47)
	(_source(\../src/split.vhd\))
	(_parameters tan)
	(_code 386d693c306f3f2e31692c636a3f383e6b3e313f3c)
	(_ent
		(_time 1668669919008)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int q1 1 0 31(_ent(_out))))
		(_port(_int q2 1 0 32(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((q1)(d(d_7_4))))(_trgt(1))(_sens(0(d_7_4))))))
			(line__39(_arch 1 0 39(_assignment(_alias((q2)(d(d_3_0))))(_trgt(2))(_sens(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . split 2 -1)
)
I 000044 55 932           1670423747018 Beh
(_unit VHDL(decoder 0 28(beh 0 35))
	(_version vef)
	(_time 1670423747019 2022.12.07 23:35:47)
	(_source(\../src/Decoder.vhd\))
	(_parameters tan)
	(_code 481c1e4a451f1f5e1f1d5c121c4f4a4e4c4e4d4e4b)
	(_ent
		(_time 1668670025422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50528771 131586)
		(33686018 131586)
		(50528770 131586)
	)
	(_model . Beh 1 -1)
)
I 000052 55 8640          1670423747045 CISC_MEMORY
(_unit VHDL(cisc_memory 0 31(cisc_memory 0 42))
	(_version vef)
	(_time 1670423747046 2022.12.07 23:35:47)
	(_source(\../src/CISC_MEMORY.vhd\))
	(_parameters tan)
	(_code 673336676931307164633364233d33613361316065606e)
	(_ent
		(_time 1669871162613)
	)
	(_object
		(_port(_int MEM_CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int READ -1 0 34(_ent(_in))))
		(_port(_int WRITE -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37(_array -1((_dto i 11 i 0)))))
		(_port(_int MEM_DATA_IN 1 0 37(_ent(_in))))
		(_port(_int MEM_DATA_OUT 1 0 38(_ent(_out))))
		(_type(_int MEM_WORD 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int MEM_TABLE 0 45(_array 2((_dto i 255 i 0)))))
		(_sig(_int cells 3 0 46(_arch(_uni(((_string \"000000000011"\))((_string \"000000000001"\))((_string \"000000000001"\))((_string \"000000001001"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"000000000000"\))((_string \"011100000000"\))((_string \"000100000000"\))((_string \"010011111100"\))((_string \"011011111110"\))((_string \"001011111101"\))((_string \"010111111110"\))((_string \"011011111001"\))((_string \"010111111010"\))((_string \"011011111010"\))((_string \"100011111110"\))((_string \"010111111111"\))((_string \"010111111000"\)))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 306(_scalar (_to i 0 i 255))))
		(_var(_int address 4 0 306(_prcs 0)))
		(_prcs
			(line__305(_arch 0 0 305(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(std_logic_misc)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . CISC_MEMORY 1 -1)
)
I 000051 55 844           1670423747065 ext_bi_buf
(_unit VHDL(ext_bi_buf 0 29(ext_bi_buf 0 38))
	(_version vef)
	(_time 1670423747066 2022.12.07 23:35:47)
	(_source(\../src/ext_bi_buf.vhd\))
	(_parameters tan)
	(_code 86d2d18988d0d693d1d294dcde83d0808481838080)
	(_ent
		(_time 1669870641416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . ext_bi_buf 1 -1)
)
I 000047 55 768           1670423747086 IO_MUX
(_unit VHDL(io_mux 0 30(io_mux 0 39))
	(_version vef)
	(_time 1670423747087 2022.12.07 23:35:47)
	(_source(\../src/IO_MUX.vhd\))
	(_parameters tan)
	(_code 96c2cd99c6c29480c3c083cdcf909f90c093c090c2)
	(_ent
		(_time 1669870802005)
	)
	(_object
		(_port(_int RD_SEL -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 33(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int B 0 0 34(_ent(_in))))
		(_port(_int MUX_OUT 0 0 35(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . IO_MUX 1 -1)
)
I 000044 55 711           1670423747107 key
(_unit VHDL(key 0 30(key 0 36))
	(_version vef)
	(_time 1670423747108 2022.12.07 23:35:47)
	(_source(\../src/key.vhd\))
	(_parameters tan)
	(_code a6f2a6f1a5f0fbb0f5a4b3fdfea0f4a0a3a1afa0f4)
	(_ent
		(_time 1669870900235)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int KEY_OUT 0 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 50463234)
		(33686018 33686018 33686018)
	)
	(_model . key 1 -1)
)
I 000046 55 8539          1670423747128 micro
(_unit VHDL(micro 0 27(micro 0 38))
	(_version vef)
	(_time 1670423747129 2022.12.07 23:35:47)
	(_source(\../compile/micro.vhd\))
	(_parameters tan)
	(_code b5e1b3e1b9e2e2a2e1e2f3efb0b3bcb3b6b2b7b3e3)
	(_ent
		(_time 1668665283928)
	)
	(_comp
		(ACC
			(_object
				(_port(_int ACC_IN 2 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int LD -1 0 46(_ent (_in))))
				(_port(_int RESET -1 0 47(_ent (_in))))
				(_port(_int ACC_OUT 2 0 48(_ent (_out))))
			)
		)
		(FLAG
			(_object
				(_port(_int ALU_OUT 9 0 94(_ent (_in))))
				(_port(_int CLK -1 0 95(_ent (_in))))
				(_port(_int LD -1 0 96(_ent (_in))))
				(_port(_int FLAG -1 0 97(_ent (_out))))
			)
		)
		(IR
			(_object
				(_port(_int CLK -1 0 102(_ent (_in))))
				(_port(_int IR_IN 10 0 103(_ent (_in))))
				(_port(_int LD -1 0 104(_ent (_in))))
				(_port(_int IR_OUT 10 0 105(_ent (_out))))
			)
		)
		(ADDR_MUX
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int SEL -1 0 55(_ent (_in))))
				(_port(_int MUX_OUT 3 0 56(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int A 4 0 61(_ent (_in))))
				(_port(_int B 4 0 62(_ent (_in))))
				(_port(_int OP 5 0 63(_ent (_in))))
				(_port(_int ALU_OUT 4 0 64(_ent (_out))))
			)
		)
		(MDR
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int LD -1 0 111(_ent (_in))))
				(_port(_int MDR_IN 11 0 112(_ent (_in))))
				(_port(_int MDR_OUT 11 0 113(_ent (_out))))
			)
		)
		(BI_BUF
			(_object
				(_port(_int BUF_IN 6 0 69(_ent (_in))))
				(_port(_int EN -1 0 70(_ent (_in))))
				(_port(_int BID_BUS 6 0 71(_ent (_inout))))
				(_port(_int BUF_OUT 6 0 72(_ent (_out))))
			)
		)
		(PC_LOGIC
			(_object
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int INC_PC -1 0 119(_ent (_in))))
				(_port(_int LD_PC -1 0 120(_ent (_in))))
				(_port(_int PC_IN 12 0 121(_ent (_in))))
				(_port(_int RESET -1 0 122(_ent (_in))))
				(_port(_int PC_OUT 12 0 123(_ent (_out))))
			)
		)
		(CONTROL_LOGIC
			(_object
				(_port(_int OP 7 0 77(_ent (_in))))
				(_port(_int PSTATE 8 0 78(_ent (_in))))
				(_port(_int ZERO -1 0 79(_ent (_in))))
				(_port(_int DOUT_EN -1 0 80(_ent (_out))))
				(_port(_int INC -1 0 81(_ent (_out))))
				(_port(_int LD_ACC -1 0 82(_ent (_out))))
				(_port(_int LD_IR -1 0 83(_ent (_out))))
				(_port(_int LD_MDR -1 0 84(_ent (_out))))
				(_port(_int LD_PC -1 0 85(_ent (_out))))
				(_port(_int NSTATE 8 0 86(_ent (_out))))
				(_port(_int RD -1 0 87(_ent (_out))))
				(_port(_int SEL -1 0 88(_ent (_out))))
				(_port(_int WR -1 0 89(_ent (_out))))
			)
		)
		(STATE
			(_object
				(_port(_int CLK -1 0 128(_ent (_in))))
				(_port(_int RESET -1 0 129(_ent (_in))))
				(_port(_int STATE_IN 13 0 130(_ent (_in))))
				(_port(_int STATE_OUT 13 0 131(_ent (_out))))
			)
		)
	)
	(_inst U1 0 158(_comp ACC)
		(_port
			((ACC_IN)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((RESET)(RESET))
			((ACC_OUT)(BUS1199))
		)
		(_use(_ent . ACC)
		)
	)
	(_inst U10 0 167(_comp FLAG)
		(_port
			((ALU_OUT)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((FLAG)(NET757))
		)
		(_use(_ent . FLAG)
		)
	)
	(_inst U11 0 175(_comp IR)
		(_port
			((CLK)(CLK))
			((IR_IN)(BUS899))
			((LD)(NET695))
			((IR_OUT)(data))
		)
		(_use(_ent . IR)
		)
	)
	(_inst U2 0 183(_comp ADDR_MUX)
		(_port
			((A)(BUS843))
			((B(7))(data(7)))
			((B(6))(data(6)))
			((B(5))(data(5)))
			((B(4))(data(4)))
			((B(3))(data(3)))
			((B(2))(data(2)))
			((B(1))(data(1)))
			((B(0))(data(0)))
			((SEL)(NET747))
			((MUX_OUT)(mem_addr))
		)
		(_use(_ent . ADDR_MUX)
			(_port
				((A)(A))
				((B)(B))
				((SEL)(SEL))
				((MUX_OUT)(MUX_OUT))
			)
		)
	)
	(_inst U4 0 198(_comp ALU)
		(_port
			((A)(BUS1199))
			((B)(BUS865))
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((ALU_OUT)(BUS781))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((OP)(OP))
				((ALU_OUT)(ALU_OUT))
			)
		)
	)
	(_inst U5 0 209(_comp MDR)
		(_port
			((CLK)(CLK))
			((LD)(NET683))
			((MDR_IN)(BUS899))
			((MDR_OUT)(BUS865))
		)
		(_use(_ent . MDR)
		)
	)
	(_inst U6 0 217(_comp BI_BUF)
		(_port
			((BUF_IN)(BUS1199))
			((EN)(NET707))
			((BID_BUS)(mem_data))
			((BUF_OUT)(BUS899))
		)
		(_use(_ent . BI_BUF)
		)
	)
	(_inst U7 0 225(_comp PC_LOGIC)
		(_port
			((CLK)(CLK))
			((INC_PC)(NET715))
			((LD_PC)(NET723))
			((PC_IN(7))(data(7)))
			((PC_IN(6))(data(6)))
			((PC_IN(5))(data(5)))
			((PC_IN(4))(data(4)))
			((PC_IN(3))(data(3)))
			((PC_IN(2))(data(2)))
			((PC_IN(1))(data(1)))
			((PC_IN(0))(data(0)))
			((RESET)(RESET))
			((PC_OUT)(BUS843))
		)
		(_use(_ent . PC_LOGIC)
			(_port
				((CLK)(CLK))
				((INC_PC)(INC_PC))
				((LD_PC)(LD_PC))
				((PC_IN)(PC_IN))
				((RESET)(RESET))
				((PC_OUT)(PC_OUT))
			)
		)
	)
	(_inst U8 0 242(_comp CONTROL_LOGIC)
		(_port
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((PSTATE)(BUS796))
			((ZERO)(NET757))
			((DOUT_EN)(NET707))
			((INC)(NET715))
			((LD_ACC)(NET665))
			((LD_IR)(NET695))
			((LD_MDR)(NET683))
			((LD_PC)(NET723))
			((NSTATE)(BUS784))
			((RD)(read))
			((SEL)(NET747))
			((WR)(write))
		)
		(_use(_ent . CONTROL_LOGIC)
			(_port
				((OP)(OP))
				((PSTATE)(PSTATE))
				((ZERO)(ZERO))
				((DOUT_EN)(DOUT_EN))
				((INC)(INC))
				((LD_ACC)(LD_ACC))
				((LD_IR)(LD_IR))
				((LD_MDR)(LD_MDR))
				((LD_PC)(LD_PC))
				((NSTATE)(NSTATE))
				((RD)(RD))
				((SEL)(SEL))
				((WR)(WR))
			)
		)
	)
	(_inst U9 0 262(_comp STATE)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((STATE_IN)(BUS784))
			((STATE_OUT)(BUS796))
		)
		(_use(_ent . STATE)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RESET -1 0 30(_ent(_in))))
		(_port(_int read -1 0 31(_ent(_out))))
		(_port(_int write -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int mem_addr 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34(_array -1((_dto i 11 i 0)))))
		(_port(_int mem_data 1 0 34(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 61(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 69(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 94(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 103(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 112(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 121(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int NET665 -1 0 137(_arch(_uni))))
		(_sig(_int NET683 -1 0 138(_arch(_uni))))
		(_sig(_int NET695 -1 0 139(_arch(_uni))))
		(_sig(_int NET707 -1 0 140(_arch(_uni))))
		(_sig(_int NET715 -1 0 141(_arch(_uni))))
		(_sig(_int NET723 -1 0 142(_arch(_uni))))
		(_sig(_int NET747 -1 0 143(_arch(_uni))))
		(_sig(_int NET757 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 145(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS1199 14 0 145(_arch(_uni))))
		(_sig(_int BUS781 14 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS784 15 0 147(_arch(_uni))))
		(_sig(_int BUS796 15 0 148(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 149(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS843 16 0 149(_arch(_uni))))
		(_sig(_int BUS865 14 0 150(_arch(_uni))))
		(_sig(_int BUS899 14 0 151(_arch(_uni))))
		(_sig(_int data 14 0 152(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000052 55 6920          1670423747135 \7_Seg_Top\
(_unit VHDL(\7_Seg_Top\ 0 27(\7_Seg_Top\ 0 30))
	(_version vef)
	(_time 1670423747136 2022.12.07 23:35:47)
	(_source(\../compile/7_Seg_Top.vhd\))
	(_parameters tan)
	(_code c592c495c791c7d092c6d09f93c093c0c1c393c2c5)
	(_ent
		(_time 1668670337119)
	)
	(_comp
		(micro
			(_object
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RESET -1 0 105(_ent (_in))))
				(_port(_int read -1 0 106(_ent (_out))))
				(_port(_int write -1 0 107(_ent (_out))))
				(_port(_int mem_addr 10 0 108(_ent (_out))))
				(_port(_int mem_data 11 0 109(_ent (_inout))))
			)
		)
		(IO_MUX
			(_object
				(_port(_int RD_SEL -1 0 91(_ent (_in))))
				(_port(_int A 8 0 92(_ent (_in))))
				(_port(_int B 8 0 93(_ent (_in))))
				(_port(_int MUX_OUT 8 0 94(_ent (_out))))
			)
		)
		(key
			(_object
				(_port(_int KEY_OUT 9 0 99(_ent (_out))))
			)
		)
		(ext_bi_buf
			(_object
				(_port(_int BUF_IN 7 0 83(_ent (_in))))
				(_port(_int EN -1 0 84(_ent (_in))))
				(_port(_int BID_BUS 7 0 85(_ent (_inout))))
				(_port(_int BUF_OUT 7 0 86(_ent (_out))))
			)
		)
		(CISC_MEMORY
			(_object
				(_port(_int MEM_CLK -1 0 51(_ent (_in))))
				(_port(_int READ -1 0 52(_ent (_in))))
				(_port(_int WRITE -1 0 53(_ent (_in))))
				(_port(_int MEM_ADDR 2 0 54(_ent (_in))))
				(_port(_int MEM_DATA_IN 3 0 55(_ent (_in))))
				(_port(_int MEM_DATA_OUT 3 0 56(_ent (_out))))
			)
		)
		(addr_decoder
			(_object
				(_port(_int WRITE -1 0 36(_ent (_in))))
				(_port(_int WRITE_EN -1 0 37(_ent (_out))))
				(_port(_int MEM_ADDR 0 0 38(_ent (_in))))
				(_port(_int READ -1 0 39(_ent (_in))))
				(_port(_int READ_EN -1 0 40(_ent (_out))))
			)
		)
		(CLOCKGEN
			(_object
				(_port(_int clk -1 0 61(_ent (_out))))
				(_port(_int mem_clk -1 0 62(_ent (_out))))
				(_port(_int reset -1 0 63(_ent (_out))))
			)
		)
		(data_latch
			(_object
				(_port(_int CLK -1 0 68(_ent (_in))))
				(_port(_int EN -1 0 69(_ent (_in))))
				(_port(_int RESET -1 0 70(_ent (_in))))
				(_port(_int LATCH_IN 4 0 71(_ent (_in))))
				(_port(_int LATCH_OUT 4 0 72(_ent (_out))))
			)
		)
		(Bin2BCD
			(_object
				(_port(_int d 1 0 45(_ent (_in))))
				(_port(_int q 1 0 46(_ent (_out))))
			)
		)
		(split
			(_object
				(_port(_int d 12 0 114(_ent (_in))))
				(_port(_int q1 13 0 115(_ent (_out))))
				(_port(_int q2 13 0 116(_ent (_out))))
			)
		)
		(Decoder
			(_object
				(_port(_int d 5 0 77(_ent (_in))))
				(_port(_int q 6 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 144(_comp micro)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((read)(NET962))
			((write)(NET671))
			((mem_addr)(BUS700))
			((mem_data)(BUS703))
		)
		(_use(_ent . micro)
		)
	)
	(_inst U10 0 154(_comp IO_MUX)
		(_port
			((RD_SEL)(NET935))
			((A)(BUS891))
			((B)(BUS899))
			((MUX_OUT)(BUS887))
		)
		(_use(_ent . IO_MUX)
		)
	)
	(_inst U11 0 162(_comp key)
		(_port
			((KEY_OUT)(BUS899))
		)
		(_use(_ent . key)
		)
	)
	(_inst U12 0 167(_comp ext_bi_buf)
		(_port
			((BUF_IN)(BUS887))
			((EN)(NET962))
			((BID_BUS)(BUS703))
			((BUF_OUT)(BUS820))
		)
		(_use(_ent . ext_bi_buf)
		)
	)
	(_inst U2 0 175(_comp CISC_MEMORY)
		(_port
			((MEM_CLK)(NET641))
			((READ)(NET962))
			((WRITE)(NET671))
			((MEM_ADDR)(BUS700))
			((MEM_DATA_IN)(BUS820))
			((MEM_DATA_OUT)(BUS891))
		)
		(_use(_ent . CISC_MEMORY)
		)
	)
	(_inst U3 0 185(_comp addr_decoder)
		(_port
			((WRITE)(NET671))
			((WRITE_EN)(NET674))
			((MEM_ADDR)(BUS700))
			((READ)(NET962))
			((READ_EN)(NET935))
		)
		(_use(_ent . addr_decoder)
		)
	)
	(_inst U4 0 194(_comp CLOCKGEN)
		(_port
			((clk)(clk))
			((mem_clk)(NET641))
			((reset)(reset))
		)
		(_use(_ent . CLOCKGEN)
		)
	)
	(_inst U5 0 201(_comp data_latch)
		(_port
			((CLK)(CLK))
			((EN)(NET674))
			((RESET)(RESET))
			((LATCH_IN)(BUS703))
			((LATCH_OUT)(BUS719))
		)
		(_use(_ent . data_latch)
		)
	)
	(_inst U6 0 210(_comp Bin2BCD)
		(_port
			((d)(BUS719))
			((q)(BUS727))
		)
		(_use(_ent . Bin2BCD)
		)
	)
	(_inst U7 0 216(_comp split)
		(_port
			((d)(BUS727))
			((q1)(BUS739))
			((q2)(BUS747))
		)
		(_use(_ent . split)
		)
	)
	(_inst U8 0 223(_comp Decoder)
		(_port
			((d)(BUS739))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst U9 0 228(_comp Decoder)
		(_port
			((d)(BUS747))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 55(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 78(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 83(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 92(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 99(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 109(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 114(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 115(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLK -1 0 122(_arch(_uni))))
		(_sig(_int NET641 -1 0 123(_arch(_uni))))
		(_sig(_int NET671 -1 0 124(_arch(_uni))))
		(_sig(_int NET674 -1 0 125(_arch(_uni))))
		(_sig(_int NET935 -1 0 126(_arch(_uni))))
		(_sig(_int NET962 -1 0 127(_arch(_uni))))
		(_sig(_int RESET -1 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 129(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS700 14 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1324 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS703 15 0 130(_arch(_uni))))
		(_sig(_int BUS719 15 0 131(_arch(_uni))))
		(_sig(_int BUS727 15 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS739 16 0 133(_arch(_uni))))
		(_sig(_int BUS747 16 0 134(_arch(_uni))))
		(_sig(_int BUS820 15 0 135(_arch(_uni))))
		(_sig(_int BUS887 15 0 136(_arch(_uni))))
		(_sig(_int BUS891 15 0 137(_arch(_uni))))
		(_sig(_int BUS899 15 0 138(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 864           1670423821465 BEHAVIORAL
(_unit VHDL(acc 0 29(behavioral 0 36))
	(_version vef)
	(_time 1670423821466 2022.12.07 23:37:01)
	(_source(\../src/acc.vhd\))
	(_parameters tan)
	(_code 1d4f491a4a4a4a0b1d1c0e474f1b1c1b1e1b1e1b1c)
	(_ent
		(_time 1668665159635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ACC_IN 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int ACC_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(1))(_read(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 775           1670423821484 BEHAVIORAL
(_unit VHDL(addr_mux 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423821485 2022.12.07 23:37:01)
	(_source(\../src/addr_mux.vhd\))
	(_parameters tan)
	(_code 2d7f79297d7a7d3a2e2d6b77282a282a252b2c2b29)
	(_ent
		(_time 1665639925009)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 30(_ent(_in))))
		(_port(_int B 0 0 31(_ent(_in))))
		(_port(_int SEL -1 0 32(_ent(_in))))
		(_port(_int MUX_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000044 55 1045          1670423821503 ALU
(_unit VHDL(alu 0 30(alu 0 36))
	(_version vef)
	(_time 1670423821504 2022.12.07 23:37:01)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 4c1e184e4c1a1d5a4e4a0f17184a4d4a1f4b494a4d)
	(_ent
		(_time 1668666690376)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_port(_int B 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 1 0 33(_ent(_in))))
		(_port(_int ALU_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_subprogram
			(_int ADD 1 0 37(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU 2 -1)
)
I 000051 55 836           1670423821532 BEHAVIORAL
(_unit VHDL(bi_buf 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423821533 2022.12.07 23:37:01)
	(_source(\../src/bi_buf.vhd\))
	(_parameters tan)
	(_code 5b090c58000f594d585b4e010c5d595d525e0d5d59)
	(_ent
		(_time 1668664314784)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 918           1670423821548 BEHAVIORAL
(_unit VHDL(flag 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423821549 2022.12.07 23:37:01)
	(_source(\../src/flag.vhd\))
	(_parameters tan)
	(_code 6b39386b6a3c3e7d6d387d31696d6a6d6c6d6d6d38)
	(_ent
		(_time 1668665179096)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ALU_OUT 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int FLAG -1 0 33(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(3))(_sens(1))(_read(0)(2)))))
		)
		(_subprogram
			(_int DETECT_ZERO 1 0 36(_arch(_func -1 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 768           1670423821569 BEHAVIORAL
(_unit VHDL(ir 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423821570 2022.12.07 23:37:01)
	(_source(\../src/ir.vhd\))
	(_parameters tan)
	(_code 8ad8d685d9ddd79d898893d1d98c838d888c838d88)
	(_ent
		(_time 1668664367605)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int IR_IN 0 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int IR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 772           1670423821588 BEHAVIORAL
(_unit VHDL(mdr 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423821589 2022.12.07 23:37:01)
	(_source(\../src/mdr.vhd\))
	(_parameters tan)
	(_code 9ac89b95cfcccc8ccf988ec1c99cce9c9e9d989cce)
	(_ent
		(_time 1668664385654)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int MDR_IN 0 0 32(_ent(_in))))
		(_port(_int MDR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1237          1670423821609 BEHAVIORAL
(_unit VHDL(pc_logic 0 30(behavioral 0 38))
	(_version vef)
	(_time 1670423821610 2022.12.07 23:37:01)
	(_source(\../src/pc_logic.vhd\))
	(_parameters tan)
	(_code aaf9fffdf8fea8bcf8faecf0fcaca3aca9adaaaca9)
	(_ent
		(_time 1665639925051)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int INC_PC -1 0 32(_ent(_in)(_event))))
		(_port(_int LD_PC -1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_IN 0 0 34(_ent(_in)(_event))))
		(_port(_int RESET -1 0 35(_ent(_in)(_event))))
		(_port(_int PC_OUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int pc_out_reg 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5))))
			(line__54(_arch 1 0 54(_assignment(_alias((pc_out)(pc_out_reg)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 50463234)
	)
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 822           1670423821627 BEHAVIORAL
(_unit VHDL(state 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423821628 2022.12.07 23:37:01)
	(_source(\../src/state.vhd\))
	(_parameters tan)
	(_code b9eaefecb4eeecaebcbaace2ebbebdbfb8bebdbfbc)
	(_ent
		(_time 1654150164443)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in)(_event))))
		(_port(_int RESET -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int STATE_IN 0 0 32(_ent(_in)(_event))))
		(_port(_int STATE_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1335          1670423821647 BEHAVIORAL
(_unit VHDL(control_logic 0 29(behavioral 0 45))
	(_version vef)
	(_time 1670423821648 2022.12.07 23:37:01)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code d88a8e8a868fd9cf8edaca82dfde8bdd8ede8bde8e)
	(_ent
		(_time 1668663552467)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int PSTATE 1 0 31(_ent(_in))))
		(_port(_int ZERO -1 0 32(_ent(_in))))
		(_port(_int DOUT_EN -1 0 33(_ent(_out))))
		(_port(_int INC -1 0 34(_ent(_out))))
		(_port(_int LD_ACC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 36(_ent(_out))))
		(_port(_int LD_MDR -1 0 37(_ent(_out))))
		(_port(_int LD_PC -1 0 38(_ent(_out))))
		(_port(_int NSTATE 1 0 39(_ent(_out))))
		(_port(_int RD -1 0 40(_ent(_out))))
		(_port(_int SEL -1 0 41(_ent(_out))))
		(_port(_int WR -1 0 42(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000049 55 759           1670423821677 CLOCKGEN
(_unit VHDL(clockgen 0 30(clockgen 0 38))
	(_version vef)
	(_time 1670423821678 2022.12.07 23:37:01)
	(_source(\../src/CLOCKGEN.vhd\))
	(_parameters tan)
	(_code f8aaaea8a3affaeefaabbaa2aefefdfeadfefbfeab)
	(_ent
		(_time 1663222731815)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_out))))
		(_port(_int mem_clk -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_sig(_int var_clk -1 0 39(_arch(_uni((i 2))))))
		(_prcs
			(resetting(_arch 0 0 41(_prcs(_trgt(2)))))
			(clocking(_arch 1 0 48(_prcs(_simple)(_trgt(3)(0)(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . CLOCKGEN 2 -1)
)
I 000053 55 911           1670423821695 addr_decoder
(_unit VHDL(addr_decoder 0 30(addr_decoder 0 41))
	(_version vef)
	(_time 1670423821696 2022.12.07 23:37:01)
	(_source(\../src/addr_decoder.vhd\))
	(_parameters tan)
	(_code 07555001045057100454415d520102010401510103)
	(_ent
		(_time 1669871090398)
	)
	(_object
		(_port(_int WRITE -1 0 32(_ent(_in))))
		(_port(_int WRITE_EN -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 34(_ent(_in))))
		(_port(_int READ -1 0 35(_ent(_in))))
		(_port(_int READ_EN -1 0 36(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(1)(4))(_sens(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(50529027 50463235)
		(50529027 33686019)
	)
	(_model . addr_decoder 1 -1)
)
I 000051 55 882           1670423821712 data_latch
(_unit VHDL(data_latch 0 30(data_latch 0 42))
	(_version vef)
	(_time 1670423821713 2022.12.07 23:37:01)
	(_source(\../src/data_latch.vhd\))
	(_parameters tan)
	(_code 17454510114147011743514d15111610131114111f)
	(_ent
		(_time 1668668216299)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int EN -1 0 33(_ent(_in))))
		(_port(_int RESET -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35(_array -1((_dto i 11 i 0)))))
		(_port(_int LATCH_IN 0 0 35(_ent(_in))))
		(_port(_int LATCH_OUT 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . data_latch 1 -1)
)
I 000044 55 852           1670423821728 beh
(_unit VHDL(bin2bcd 0 30(beh 0 37))
	(_version vef)
	(_time 1670423821729 2022.12.07 23:37:01)
	(_source(\../src/Bin2BCD.vhd\))
	(_parameters tan)
	(_code 27757323297026342770357d7521232125212e2172)
	(_ent
		(_time 1668670771105)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . beh 1 -1)
)
I 000046 55 870           1670423821750 split
(_unit VHDL(split 0 28(split 0 36))
	(_version vef)
	(_time 1670423821751 2022.12.07 23:37:01)
	(_source(\../src/split.vhd\))
	(_parameters tan)
	(_code 36656332306131203f67226d6431363065303f3132)
	(_ent
		(_time 1668669919008)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int q1 1 0 31(_ent(_out))))
		(_port(_int q2 1 0 32(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((q1)(d(d_7_4))))(_trgt(1))(_sens(0(d_7_4))))))
			(line__39(_arch 1 0 39(_assignment(_alias((q2)(d(d_3_0))))(_trgt(2))(_sens(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . split 2 -1)
)
I 000044 55 932           1670423821765 Beh
(_unit VHDL(decoder 0 28(beh 0 35))
	(_version vef)
	(_time 1670423821766 2022.12.07 23:37:01)
	(_source(\../src/Decoder.vhd\))
	(_parameters tan)
	(_code 46141444451111501113521c124144404240434045)
	(_ent
		(_time 1668670025422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50528771 131586)
		(33686018 131586)
		(50528770 131586)
	)
	(_model . Beh 1 -1)
)
I 000052 55 8640          1670423821794 CISC_MEMORY
(_unit VHDL(cisc_memory 0 31(cisc_memory 0 42))
	(_version vef)
	(_time 1670423821795 2022.12.07 23:37:01)
	(_source(\../src/CISC_MEMORY.vhd\))
	(_parameters tan)
	(_code 653730656933327366613166213f31633163336267626c)
	(_ent
		(_time 1669871162613)
	)
	(_object
		(_port(_int MEM_CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int READ -1 0 34(_ent(_in))))
		(_port(_int WRITE -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37(_array -1((_dto i 11 i 0)))))
		(_port(_int MEM_DATA_IN 1 0 37(_ent(_in))))
		(_port(_int MEM_DATA_OUT 1 0 38(_ent(_out))))
		(_type(_int MEM_WORD 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int MEM_TABLE 0 45(_array 2((_dto i 255 i 0)))))
		(_sig(_int cells 3 0 46(_arch(_uni(((_string \"000000000011"\))((_string \"000000000000"\))((_string \"000000000001"\))((_string \"000000001001"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"000000000000"\))((_string \"011100000000"\))((_string \"000100000000"\))((_string \"010011111100"\))((_string \"011011111110"\))((_string \"001011111101"\))((_string \"010111111110"\))((_string \"011011111001"\))((_string \"010111111010"\))((_string \"011011111010"\))((_string \"100011111110"\))((_string \"010111111111"\))((_string \"010111111000"\)))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 306(_scalar (_to i 0 i 255))))
		(_var(_int address 4 0 306(_prcs 0)))
		(_prcs
			(line__305(_arch 0 0 305(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(std_logic_misc)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . CISC_MEMORY 1 -1)
)
I 000051 55 844           1670423821818 ext_bi_buf
(_unit VHDL(ext_bi_buf 0 29(ext_bi_buf 0 38))
	(_version vef)
	(_time 1670423821819 2022.12.07 23:37:01)
	(_source(\../src/ext_bi_buf.vhd\))
	(_parameters tan)
	(_code 84d6d78b88d2d491d3d096dedc81d2828683818282)
	(_ent
		(_time 1669870641416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . ext_bi_buf 1 -1)
)
I 000047 55 768           1670423821838 IO_MUX
(_unit VHDL(io_mux 0 30(io_mux 0 39))
	(_version vef)
	(_time 1670423821839 2022.12.07 23:37:01)
	(_source(\../src/IO_MUX.vhd\))
	(_parameters tan)
	(_code 94c6cb9bc6c09682c1c281cfcd929d92c291c292c0)
	(_ent
		(_time 1669870802005)
	)
	(_object
		(_port(_int RD_SEL -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 33(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int B 0 0 34(_ent(_in))))
		(_port(_int MUX_OUT 0 0 35(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . IO_MUX 1 -1)
)
I 000044 55 711           1670423821865 key
(_unit VHDL(key 0 30(key 0 36))
	(_version vef)
	(_time 1670423821866 2022.12.07 23:37:01)
	(_source(\../src/key.vhd\))
	(_parameters tan)
	(_code b3e1b7e7b5e5eea5e0b1a6e8ebb5e1b5b6b4bab5e1)
	(_ent
		(_time 1669870900235)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int KEY_OUT 0 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 50463234)
		(33686018 33686018 33686018)
	)
	(_model . key 1 -1)
)
I 000046 55 8539          1670423821890 micro
(_unit VHDL(micro 0 27(micro 0 38))
	(_version vef)
	(_time 1670423821891 2022.12.07 23:37:01)
	(_source(\../compile/micro.vhd\))
	(_parameters tan)
	(_code c391c196c99494d497948599c6c5cac5c0c4c1c595)
	(_ent
		(_time 1668665283928)
	)
	(_comp
		(ACC
			(_object
				(_port(_int ACC_IN 2 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int LD -1 0 46(_ent (_in))))
				(_port(_int RESET -1 0 47(_ent (_in))))
				(_port(_int ACC_OUT 2 0 48(_ent (_out))))
			)
		)
		(FLAG
			(_object
				(_port(_int ALU_OUT 9 0 94(_ent (_in))))
				(_port(_int CLK -1 0 95(_ent (_in))))
				(_port(_int LD -1 0 96(_ent (_in))))
				(_port(_int FLAG -1 0 97(_ent (_out))))
			)
		)
		(IR
			(_object
				(_port(_int CLK -1 0 102(_ent (_in))))
				(_port(_int IR_IN 10 0 103(_ent (_in))))
				(_port(_int LD -1 0 104(_ent (_in))))
				(_port(_int IR_OUT 10 0 105(_ent (_out))))
			)
		)
		(ADDR_MUX
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int SEL -1 0 55(_ent (_in))))
				(_port(_int MUX_OUT 3 0 56(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int A 4 0 61(_ent (_in))))
				(_port(_int B 4 0 62(_ent (_in))))
				(_port(_int OP 5 0 63(_ent (_in))))
				(_port(_int ALU_OUT 4 0 64(_ent (_out))))
			)
		)
		(MDR
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int LD -1 0 111(_ent (_in))))
				(_port(_int MDR_IN 11 0 112(_ent (_in))))
				(_port(_int MDR_OUT 11 0 113(_ent (_out))))
			)
		)
		(BI_BUF
			(_object
				(_port(_int BUF_IN 6 0 69(_ent (_in))))
				(_port(_int EN -1 0 70(_ent (_in))))
				(_port(_int BID_BUS 6 0 71(_ent (_inout))))
				(_port(_int BUF_OUT 6 0 72(_ent (_out))))
			)
		)
		(PC_LOGIC
			(_object
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int INC_PC -1 0 119(_ent (_in))))
				(_port(_int LD_PC -1 0 120(_ent (_in))))
				(_port(_int PC_IN 12 0 121(_ent (_in))))
				(_port(_int RESET -1 0 122(_ent (_in))))
				(_port(_int PC_OUT 12 0 123(_ent (_out))))
			)
		)
		(CONTROL_LOGIC
			(_object
				(_port(_int OP 7 0 77(_ent (_in))))
				(_port(_int PSTATE 8 0 78(_ent (_in))))
				(_port(_int ZERO -1 0 79(_ent (_in))))
				(_port(_int DOUT_EN -1 0 80(_ent (_out))))
				(_port(_int INC -1 0 81(_ent (_out))))
				(_port(_int LD_ACC -1 0 82(_ent (_out))))
				(_port(_int LD_IR -1 0 83(_ent (_out))))
				(_port(_int LD_MDR -1 0 84(_ent (_out))))
				(_port(_int LD_PC -1 0 85(_ent (_out))))
				(_port(_int NSTATE 8 0 86(_ent (_out))))
				(_port(_int RD -1 0 87(_ent (_out))))
				(_port(_int SEL -1 0 88(_ent (_out))))
				(_port(_int WR -1 0 89(_ent (_out))))
			)
		)
		(STATE
			(_object
				(_port(_int CLK -1 0 128(_ent (_in))))
				(_port(_int RESET -1 0 129(_ent (_in))))
				(_port(_int STATE_IN 13 0 130(_ent (_in))))
				(_port(_int STATE_OUT 13 0 131(_ent (_out))))
			)
		)
	)
	(_inst U1 0 158(_comp ACC)
		(_port
			((ACC_IN)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((RESET)(RESET))
			((ACC_OUT)(BUS1199))
		)
		(_use(_ent . ACC)
		)
	)
	(_inst U10 0 167(_comp FLAG)
		(_port
			((ALU_OUT)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((FLAG)(NET757))
		)
		(_use(_ent . FLAG)
		)
	)
	(_inst U11 0 175(_comp IR)
		(_port
			((CLK)(CLK))
			((IR_IN)(BUS899))
			((LD)(NET695))
			((IR_OUT)(data))
		)
		(_use(_ent . IR)
		)
	)
	(_inst U2 0 183(_comp ADDR_MUX)
		(_port
			((A)(BUS843))
			((B(7))(data(7)))
			((B(6))(data(6)))
			((B(5))(data(5)))
			((B(4))(data(4)))
			((B(3))(data(3)))
			((B(2))(data(2)))
			((B(1))(data(1)))
			((B(0))(data(0)))
			((SEL)(NET747))
			((MUX_OUT)(mem_addr))
		)
		(_use(_ent . ADDR_MUX)
			(_port
				((A)(A))
				((B)(B))
				((SEL)(SEL))
				((MUX_OUT)(MUX_OUT))
			)
		)
	)
	(_inst U4 0 198(_comp ALU)
		(_port
			((A)(BUS1199))
			((B)(BUS865))
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((ALU_OUT)(BUS781))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((OP)(OP))
				((ALU_OUT)(ALU_OUT))
			)
		)
	)
	(_inst U5 0 209(_comp MDR)
		(_port
			((CLK)(CLK))
			((LD)(NET683))
			((MDR_IN)(BUS899))
			((MDR_OUT)(BUS865))
		)
		(_use(_ent . MDR)
		)
	)
	(_inst U6 0 217(_comp BI_BUF)
		(_port
			((BUF_IN)(BUS1199))
			((EN)(NET707))
			((BID_BUS)(mem_data))
			((BUF_OUT)(BUS899))
		)
		(_use(_ent . BI_BUF)
		)
	)
	(_inst U7 0 225(_comp PC_LOGIC)
		(_port
			((CLK)(CLK))
			((INC_PC)(NET715))
			((LD_PC)(NET723))
			((PC_IN(7))(data(7)))
			((PC_IN(6))(data(6)))
			((PC_IN(5))(data(5)))
			((PC_IN(4))(data(4)))
			((PC_IN(3))(data(3)))
			((PC_IN(2))(data(2)))
			((PC_IN(1))(data(1)))
			((PC_IN(0))(data(0)))
			((RESET)(RESET))
			((PC_OUT)(BUS843))
		)
		(_use(_ent . PC_LOGIC)
			(_port
				((CLK)(CLK))
				((INC_PC)(INC_PC))
				((LD_PC)(LD_PC))
				((PC_IN)(PC_IN))
				((RESET)(RESET))
				((PC_OUT)(PC_OUT))
			)
		)
	)
	(_inst U8 0 242(_comp CONTROL_LOGIC)
		(_port
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((PSTATE)(BUS796))
			((ZERO)(NET757))
			((DOUT_EN)(NET707))
			((INC)(NET715))
			((LD_ACC)(NET665))
			((LD_IR)(NET695))
			((LD_MDR)(NET683))
			((LD_PC)(NET723))
			((NSTATE)(BUS784))
			((RD)(read))
			((SEL)(NET747))
			((WR)(write))
		)
		(_use(_ent . CONTROL_LOGIC)
			(_port
				((OP)(OP))
				((PSTATE)(PSTATE))
				((ZERO)(ZERO))
				((DOUT_EN)(DOUT_EN))
				((INC)(INC))
				((LD_ACC)(LD_ACC))
				((LD_IR)(LD_IR))
				((LD_MDR)(LD_MDR))
				((LD_PC)(LD_PC))
				((NSTATE)(NSTATE))
				((RD)(RD))
				((SEL)(SEL))
				((WR)(WR))
			)
		)
	)
	(_inst U9 0 262(_comp STATE)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((STATE_IN)(BUS784))
			((STATE_OUT)(BUS796))
		)
		(_use(_ent . STATE)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RESET -1 0 30(_ent(_in))))
		(_port(_int read -1 0 31(_ent(_out))))
		(_port(_int write -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int mem_addr 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34(_array -1((_dto i 11 i 0)))))
		(_port(_int mem_data 1 0 34(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 61(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 69(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 94(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 103(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 112(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 121(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int NET665 -1 0 137(_arch(_uni))))
		(_sig(_int NET683 -1 0 138(_arch(_uni))))
		(_sig(_int NET695 -1 0 139(_arch(_uni))))
		(_sig(_int NET707 -1 0 140(_arch(_uni))))
		(_sig(_int NET715 -1 0 141(_arch(_uni))))
		(_sig(_int NET723 -1 0 142(_arch(_uni))))
		(_sig(_int NET747 -1 0 143(_arch(_uni))))
		(_sig(_int NET757 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 145(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS1199 14 0 145(_arch(_uni))))
		(_sig(_int BUS781 14 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS784 15 0 147(_arch(_uni))))
		(_sig(_int BUS796 15 0 148(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 149(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS843 16 0 149(_arch(_uni))))
		(_sig(_int BUS865 14 0 150(_arch(_uni))))
		(_sig(_int BUS899 14 0 151(_arch(_uni))))
		(_sig(_int data 14 0 152(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000052 55 6920          1670423821897 \7_Seg_Top\
(_unit VHDL(\7_Seg_Top\ 0 27(\7_Seg_Top\ 0 30))
	(_version vef)
	(_time 1670423821898 2022.12.07 23:37:01)
	(_source(\../compile/7_Seg_Top.vhd\))
	(_parameters tan)
	(_code d283d785d786d0c785d1c78884d784d7d6d484d5d2)
	(_ent
		(_time 1668670337119)
	)
	(_comp
		(micro
			(_object
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RESET -1 0 105(_ent (_in))))
				(_port(_int read -1 0 106(_ent (_out))))
				(_port(_int write -1 0 107(_ent (_out))))
				(_port(_int mem_addr 10 0 108(_ent (_out))))
				(_port(_int mem_data 11 0 109(_ent (_inout))))
			)
		)
		(IO_MUX
			(_object
				(_port(_int RD_SEL -1 0 91(_ent (_in))))
				(_port(_int A 8 0 92(_ent (_in))))
				(_port(_int B 8 0 93(_ent (_in))))
				(_port(_int MUX_OUT 8 0 94(_ent (_out))))
			)
		)
		(key
			(_object
				(_port(_int KEY_OUT 9 0 99(_ent (_out))))
			)
		)
		(ext_bi_buf
			(_object
				(_port(_int BUF_IN 7 0 83(_ent (_in))))
				(_port(_int EN -1 0 84(_ent (_in))))
				(_port(_int BID_BUS 7 0 85(_ent (_inout))))
				(_port(_int BUF_OUT 7 0 86(_ent (_out))))
			)
		)
		(CISC_MEMORY
			(_object
				(_port(_int MEM_CLK -1 0 51(_ent (_in))))
				(_port(_int READ -1 0 52(_ent (_in))))
				(_port(_int WRITE -1 0 53(_ent (_in))))
				(_port(_int MEM_ADDR 2 0 54(_ent (_in))))
				(_port(_int MEM_DATA_IN 3 0 55(_ent (_in))))
				(_port(_int MEM_DATA_OUT 3 0 56(_ent (_out))))
			)
		)
		(addr_decoder
			(_object
				(_port(_int WRITE -1 0 36(_ent (_in))))
				(_port(_int WRITE_EN -1 0 37(_ent (_out))))
				(_port(_int MEM_ADDR 0 0 38(_ent (_in))))
				(_port(_int READ -1 0 39(_ent (_in))))
				(_port(_int READ_EN -1 0 40(_ent (_out))))
			)
		)
		(CLOCKGEN
			(_object
				(_port(_int clk -1 0 61(_ent (_out))))
				(_port(_int mem_clk -1 0 62(_ent (_out))))
				(_port(_int reset -1 0 63(_ent (_out))))
			)
		)
		(data_latch
			(_object
				(_port(_int CLK -1 0 68(_ent (_in))))
				(_port(_int EN -1 0 69(_ent (_in))))
				(_port(_int RESET -1 0 70(_ent (_in))))
				(_port(_int LATCH_IN 4 0 71(_ent (_in))))
				(_port(_int LATCH_OUT 4 0 72(_ent (_out))))
			)
		)
		(Bin2BCD
			(_object
				(_port(_int d 1 0 45(_ent (_in))))
				(_port(_int q 1 0 46(_ent (_out))))
			)
		)
		(split
			(_object
				(_port(_int d 12 0 114(_ent (_in))))
				(_port(_int q1 13 0 115(_ent (_out))))
				(_port(_int q2 13 0 116(_ent (_out))))
			)
		)
		(Decoder
			(_object
				(_port(_int d 5 0 77(_ent (_in))))
				(_port(_int q 6 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 144(_comp micro)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((read)(NET962))
			((write)(NET671))
			((mem_addr)(BUS700))
			((mem_data)(BUS703))
		)
		(_use(_ent . micro)
		)
	)
	(_inst U10 0 154(_comp IO_MUX)
		(_port
			((RD_SEL)(NET935))
			((A)(BUS891))
			((B)(BUS899))
			((MUX_OUT)(BUS887))
		)
		(_use(_ent . IO_MUX)
		)
	)
	(_inst U11 0 162(_comp key)
		(_port
			((KEY_OUT)(BUS899))
		)
		(_use(_ent . key)
		)
	)
	(_inst U12 0 167(_comp ext_bi_buf)
		(_port
			((BUF_IN)(BUS887))
			((EN)(NET962))
			((BID_BUS)(BUS703))
			((BUF_OUT)(BUS820))
		)
		(_use(_ent . ext_bi_buf)
		)
	)
	(_inst U2 0 175(_comp CISC_MEMORY)
		(_port
			((MEM_CLK)(NET641))
			((READ)(NET962))
			((WRITE)(NET671))
			((MEM_ADDR)(BUS700))
			((MEM_DATA_IN)(BUS820))
			((MEM_DATA_OUT)(BUS891))
		)
		(_use(_ent . CISC_MEMORY)
		)
	)
	(_inst U3 0 185(_comp addr_decoder)
		(_port
			((WRITE)(NET671))
			((WRITE_EN)(NET674))
			((MEM_ADDR)(BUS700))
			((READ)(NET962))
			((READ_EN)(NET935))
		)
		(_use(_ent . addr_decoder)
		)
	)
	(_inst U4 0 194(_comp CLOCKGEN)
		(_port
			((clk)(clk))
			((mem_clk)(NET641))
			((reset)(reset))
		)
		(_use(_ent . CLOCKGEN)
		)
	)
	(_inst U5 0 201(_comp data_latch)
		(_port
			((CLK)(CLK))
			((EN)(NET674))
			((RESET)(RESET))
			((LATCH_IN)(BUS703))
			((LATCH_OUT)(BUS719))
		)
		(_use(_ent . data_latch)
		)
	)
	(_inst U6 0 210(_comp Bin2BCD)
		(_port
			((d)(BUS719))
			((q)(BUS727))
		)
		(_use(_ent . Bin2BCD)
		)
	)
	(_inst U7 0 216(_comp split)
		(_port
			((d)(BUS727))
			((q1)(BUS739))
			((q2)(BUS747))
		)
		(_use(_ent . split)
		)
	)
	(_inst U8 0 223(_comp Decoder)
		(_port
			((d)(BUS739))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst U9 0 228(_comp Decoder)
		(_port
			((d)(BUS747))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 55(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 78(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 83(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 92(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 99(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 109(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 114(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 115(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLK -1 0 122(_arch(_uni))))
		(_sig(_int NET641 -1 0 123(_arch(_uni))))
		(_sig(_int NET671 -1 0 124(_arch(_uni))))
		(_sig(_int NET674 -1 0 125(_arch(_uni))))
		(_sig(_int NET935 -1 0 126(_arch(_uni))))
		(_sig(_int NET962 -1 0 127(_arch(_uni))))
		(_sig(_int RESET -1 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 129(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS700 14 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1324 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS703 15 0 130(_arch(_uni))))
		(_sig(_int BUS719 15 0 131(_arch(_uni))))
		(_sig(_int BUS727 15 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS739 16 0 133(_arch(_uni))))
		(_sig(_int BUS747 16 0 134(_arch(_uni))))
		(_sig(_int BUS820 15 0 135(_arch(_uni))))
		(_sig(_int BUS887 15 0 136(_arch(_uni))))
		(_sig(_int BUS891 15 0 137(_arch(_uni))))
		(_sig(_int BUS899 15 0 138(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 864           1670423896648 BEHAVIORAL
(_unit VHDL(acc 0 29(behavioral 0 36))
	(_version vef)
	(_time 1670423896649 2022.12.07 23:38:16)
	(_source(\../src/acc.vhd\))
	(_parameters tan)
	(_code d0d6d282d38787c6d0d1c38a82d6d1d6d3d6d3d6d1)
	(_ent
		(_time 1668665159635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ACC_IN 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int ACC_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(1))(_read(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 775           1670423896666 BEHAVIORAL
(_unit VHDL(addr_mux 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423896667 2022.12.07 23:38:16)
	(_source(\../src/addr_mux.vhd\))
	(_parameters tan)
	(_code e0e6e2b3e4b7b0f7e3e0a6bae5e7e5e7e8e6e1e6e4)
	(_ent
		(_time 1665639925009)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 30(_ent(_in))))
		(_port(_int B 0 0 31(_ent(_in))))
		(_port(_int SEL -1 0 32(_ent(_in))))
		(_port(_int MUX_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000044 55 1045          1670423896684 ALU
(_unit VHDL(alu 0 30(alu 0 36))
	(_version vef)
	(_time 1670423896685 2022.12.07 23:38:16)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code f0f6f2a0a3a6a1e6f2f6b3aba4f6f1f6a3f7f5f6f1)
	(_ent
		(_time 1668666690376)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_port(_int B 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 1 0 33(_ent(_in))))
		(_port(_int ALU_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_subprogram
			(_int ADD 1 0 37(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU 2 -1)
)
I 000051 55 836           1670423896708 BEHAVIORAL
(_unit VHDL(bi_buf 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423896709 2022.12.07 23:38:16)
	(_source(\../src/bi_buf.vhd\))
	(_parameters tan)
	(_code 0f090909505b0d190c0f1a5558090d09060a59090d)
	(_ent
		(_time 1668664314784)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 918           1670423896723 BEHAVIORAL
(_unit VHDL(flag 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423896724 2022.12.07 23:38:16)
	(_source(\../src/flag.vhd\))
	(_parameters tan)
	(_code 1f191d181a484a09194c09451d191e19181919194c)
	(_ent
		(_time 1668665179096)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ALU_OUT 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int FLAG -1 0 33(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(3))(_sens(1))(_read(0)(2)))))
		)
		(_subprogram
			(_int DETECT_ZERO 1 0 36(_arch(_func -1 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 768           1670423896744 BEHAVIORAL
(_unit VHDL(ir 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423896745 2022.12.07 23:38:16)
	(_source(\../src/ir.vhd\))
	(_parameters tan)
	(_code 2e28232b797973392d2c37757d2827292c2827292c)
	(_ent
		(_time 1668664367605)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int IR_IN 0 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int IR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 772           1670423896763 BEHAVIORAL
(_unit VHDL(mdr 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423896764 2022.12.07 23:38:16)
	(_source(\../src/mdr.vhd\))
	(_parameters tan)
	(_code 3e386e3b6f6868286b3c2a656d386a383a393c386a)
	(_ent
		(_time 1668664385654)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int MDR_IN 0 0 32(_ent(_in))))
		(_port(_int MDR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1237          1670423896784 BEHAVIORAL
(_unit VHDL(pc_logic 0 30(behavioral 0 38))
	(_version vef)
	(_time 1670423896785 2022.12.07 23:38:16)
	(_source(\../src/pc_logic.vhd\))
	(_parameters tan)
	(_code 4d4a494f1a194f5b1f1d0b171b4b444b4e4a4d4b4e)
	(_ent
		(_time 1665639925051)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int INC_PC -1 0 32(_ent(_in)(_event))))
		(_port(_int LD_PC -1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_IN 0 0 34(_ent(_in)(_event))))
		(_port(_int RESET -1 0 35(_ent(_in)(_event))))
		(_port(_int PC_OUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int pc_out_reg 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5))))
			(line__54(_arch 1 0 54(_assignment(_alias((pc_out)(pc_out_reg)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 50463234)
	)
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 822           1670423896806 BEHAVIORAL
(_unit VHDL(state 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423896807 2022.12.07 23:38:16)
	(_source(\../src/state.vhd\))
	(_parameters tan)
	(_code 6d6a6a6c3d3a387a686e78363f6a696b6c6a696b68)
	(_ent
		(_time 1654150164443)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in)(_event))))
		(_port(_int RESET -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int STATE_IN 0 0 32(_ent(_in)(_event))))
		(_port(_int STATE_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1335          1670423896827 BEHAVIORAL
(_unit VHDL(control_logic 0 29(behavioral 0 45))
	(_version vef)
	(_time 1670423896828 2022.12.07 23:38:16)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 7c7a7b7d792b7d6b2a7e6e267b7a2f792a7a2f7a2a)
	(_ent
		(_time 1668663552467)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int PSTATE 1 0 31(_ent(_in))))
		(_port(_int ZERO -1 0 32(_ent(_in))))
		(_port(_int DOUT_EN -1 0 33(_ent(_out))))
		(_port(_int INC -1 0 34(_ent(_out))))
		(_port(_int LD_ACC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 36(_ent(_out))))
		(_port(_int LD_MDR -1 0 37(_ent(_out))))
		(_port(_int LD_PC -1 0 38(_ent(_out))))
		(_port(_int NSTATE 1 0 39(_ent(_out))))
		(_port(_int RD -1 0 40(_ent(_out))))
		(_port(_int SEL -1 0 41(_ent(_out))))
		(_port(_int WR -1 0 42(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000049 55 759           1670423896857 CLOCKGEN
(_unit VHDL(clockgen 0 30(clockgen 0 38))
	(_version vef)
	(_time 1670423896858 2022.12.07 23:38:16)
	(_source(\../src/CLOCKGEN.vhd\))
	(_parameters tan)
	(_code 9c9a9b939ccb9e8a9ecfdec6ca9a999ac99a9f9acf)
	(_ent
		(_time 1663222731815)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_out))))
		(_port(_int mem_clk -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_sig(_int var_clk -1 0 39(_arch(_uni((i 2))))))
		(_prcs
			(resetting(_arch 0 0 41(_prcs(_trgt(2)))))
			(clocking(_arch 1 0 48(_prcs(_simple)(_trgt(3)(0)(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . CLOCKGEN 2 -1)
)
I 000053 55 911           1670423896875 addr_decoder
(_unit VHDL(addr_decoder 0 30(addr_decoder 0 41))
	(_version vef)
	(_time 1670423896876 2022.12.07 23:38:16)
	(_source(\../src/addr_decoder.vhd\))
	(_parameters tan)
	(_code abadaefcfdfcfbbca8f8edf1feadaeada8adfdadaf)
	(_ent
		(_time 1669871090398)
	)
	(_object
		(_port(_int WRITE -1 0 32(_ent(_in))))
		(_port(_int WRITE_EN -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 34(_ent(_in))))
		(_port(_int READ -1 0 35(_ent(_in))))
		(_port(_int READ_EN -1 0 36(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(1)(4))(_sens(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(50529027 50463235)
		(50529027 33686019)
	)
	(_model . addr_decoder 1 -1)
)
I 000051 55 882           1670423896891 data_latch
(_unit VHDL(data_latch 0 30(data_latch 0 42))
	(_version vef)
	(_time 1670423896892 2022.12.07 23:38:16)
	(_source(\../src/data_latch.vhd\))
	(_parameters tan)
	(_code bbbdbbefe8edebadbbeffde1b9bdbabcbfbdb8bdb3)
	(_ent
		(_time 1668668216299)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int EN -1 0 33(_ent(_in))))
		(_port(_int RESET -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35(_array -1((_dto i 11 i 0)))))
		(_port(_int LATCH_IN 0 0 35(_ent(_in))))
		(_port(_int LATCH_OUT 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . data_latch 1 -1)
)
I 000044 55 852           1670423896907 beh
(_unit VHDL(bin2bcd 0 30(beh 0 37))
	(_version vef)
	(_time 1670423896908 2022.12.07 23:38:16)
	(_source(\../src/Bin2BCD.vhd\))
	(_parameters tan)
	(_code cacccc9f929dcbd9ca9dd89098ccceccc8ccc3cc9f)
	(_ent
		(_time 1668670771105)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . beh 1 -1)
)
I 000046 55 870           1670423896928 split
(_unit VHDL(split 0 28(split 0 36))
	(_version vef)
	(_time 1670423896929 2022.12.07 23:38:16)
	(_source(\../src/split.vhd\))
	(_parameters tan)
	(_code eaededb8bbbdedfce3bbfeb1b8edeaecb9ece3edee)
	(_ent
		(_time 1668669919008)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int q1 1 0 31(_ent(_out))))
		(_port(_int q2 1 0 32(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((q1)(d(d_7_4))))(_trgt(1))(_sens(0(d_7_4))))))
			(line__39(_arch 1 0 39(_assignment(_alias((q2)(d(d_3_0))))(_trgt(2))(_sens(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . split 2 -1)
)
I 000044 55 932           1670423896942 Beh
(_unit VHDL(decoder 0 28(beh 0 35))
	(_version vef)
	(_time 1670423896943 2022.12.07 23:38:16)
	(_source(\../src/Decoder.vhd\))
	(_parameters tan)
	(_code f9fff9a9f5aeaeefaeaceda3adfefbfffdfffcfffa)
	(_ent
		(_time 1668670025422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50528771 131586)
		(33686018 131586)
		(50528770 131586)
	)
	(_model . Beh 1 -1)
)
I 000052 55 8640          1670423896970 CISC_MEMORY
(_unit VHDL(cisc_memory 0 31(cisc_memory 0 42))
	(_version vef)
	(_time 1670423896971 2022.12.07 23:38:16)
	(_source(\../src/CISC_MEMORY.vhd\))
	(_parameters tan)
	(_code 090f0f0f095f5e1f0a0d5d0a4d535d0f5d0f5f0e0b0e00)
	(_ent
		(_time 1669871162613)
	)
	(_object
		(_port(_int MEM_CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int READ -1 0 34(_ent(_in))))
		(_port(_int WRITE -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37(_array -1((_dto i 11 i 0)))))
		(_port(_int MEM_DATA_IN 1 0 37(_ent(_in))))
		(_port(_int MEM_DATA_OUT 1 0 38(_ent(_out))))
		(_type(_int MEM_WORD 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int MEM_TABLE 0 45(_array 2((_dto i 255 i 0)))))
		(_sig(_int cells 3 0 46(_arch(_uni(((_string \"000000000011"\))((_string \"000000000001"\))((_string \"000000000001"\))((_string \"000000001001"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"000000000000"\))((_string \"011100000000"\))((_string \"000100000000"\))((_string \"010011111100"\))((_string \"011011111110"\))((_string \"001011111101"\))((_string \"010111111110"\))((_string \"011011111001"\))((_string \"010111111010"\))((_string \"011011111010"\))((_string \"100011111110"\))((_string \"010111111111"\))((_string \"010111111000"\)))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 306(_scalar (_to i 0 i 255))))
		(_var(_int address 4 0 306(_prcs 0)))
		(_prcs
			(line__305(_arch 0 0 305(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(std_logic_misc)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . CISC_MEMORY 1 -1)
)
I 000051 55 844           1670423896989 ext_bi_buf
(_unit VHDL(ext_bi_buf 0 29(ext_bi_buf 0 38))
	(_version vef)
	(_time 1670423896990 2022.12.07 23:38:16)
	(_source(\../src/ext_bi_buf.vhd\))
	(_parameters tan)
	(_code 282e282d287e783d7f7c3a72702d7e2e2a2f2d2e2e)
	(_ent
		(_time 1669870641416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . ext_bi_buf 1 -1)
)
I 000047 55 768           1670423897008 IO_MUX
(_unit VHDL(io_mux 0 30(io_mux 0 39))
	(_version vef)
	(_time 1670423897009 2022.12.07 23:38:17)
	(_source(\../src/IO_MUX.vhd\))
	(_parameters tan)
	(_code 383e343d666c3a2e6d6e2d63613e313e6e3d6e3e6c)
	(_ent
		(_time 1669870802005)
	)
	(_object
		(_port(_int RD_SEL -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 33(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int B 0 0 34(_ent(_in))))
		(_port(_int MUX_OUT 0 0 35(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . IO_MUX 1 -1)
)
I 000044 55 711           1670423897033 key
(_unit VHDL(key 0 30(key 0 36))
	(_version vef)
	(_time 1670423897034 2022.12.07 23:38:17)
	(_source(\../src/key.vhd\))
	(_parameters tan)
	(_code 4741104545111a511445521c1f41154142404e4115)
	(_ent
		(_time 1669870900235)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int KEY_OUT 0 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 50463234)
		(33686018 33686018 33686018)
	)
	(_model . key 1 -1)
)
I 000046 55 8539          1670423897058 micro
(_unit VHDL(micro 0 27(micro 0 38))
	(_version vef)
	(_time 1670423897059 2022.12.07 23:38:17)
	(_source(\../compile/micro.vhd\))
	(_parameters tan)
	(_code 67613667693030703330213d62616e616460656131)
	(_ent
		(_time 1668665283928)
	)
	(_comp
		(ACC
			(_object
				(_port(_int ACC_IN 2 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int LD -1 0 46(_ent (_in))))
				(_port(_int RESET -1 0 47(_ent (_in))))
				(_port(_int ACC_OUT 2 0 48(_ent (_out))))
			)
		)
		(FLAG
			(_object
				(_port(_int ALU_OUT 9 0 94(_ent (_in))))
				(_port(_int CLK -1 0 95(_ent (_in))))
				(_port(_int LD -1 0 96(_ent (_in))))
				(_port(_int FLAG -1 0 97(_ent (_out))))
			)
		)
		(IR
			(_object
				(_port(_int CLK -1 0 102(_ent (_in))))
				(_port(_int IR_IN 10 0 103(_ent (_in))))
				(_port(_int LD -1 0 104(_ent (_in))))
				(_port(_int IR_OUT 10 0 105(_ent (_out))))
			)
		)
		(ADDR_MUX
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int SEL -1 0 55(_ent (_in))))
				(_port(_int MUX_OUT 3 0 56(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int A 4 0 61(_ent (_in))))
				(_port(_int B 4 0 62(_ent (_in))))
				(_port(_int OP 5 0 63(_ent (_in))))
				(_port(_int ALU_OUT 4 0 64(_ent (_out))))
			)
		)
		(MDR
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int LD -1 0 111(_ent (_in))))
				(_port(_int MDR_IN 11 0 112(_ent (_in))))
				(_port(_int MDR_OUT 11 0 113(_ent (_out))))
			)
		)
		(BI_BUF
			(_object
				(_port(_int BUF_IN 6 0 69(_ent (_in))))
				(_port(_int EN -1 0 70(_ent (_in))))
				(_port(_int BID_BUS 6 0 71(_ent (_inout))))
				(_port(_int BUF_OUT 6 0 72(_ent (_out))))
			)
		)
		(PC_LOGIC
			(_object
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int INC_PC -1 0 119(_ent (_in))))
				(_port(_int LD_PC -1 0 120(_ent (_in))))
				(_port(_int PC_IN 12 0 121(_ent (_in))))
				(_port(_int RESET -1 0 122(_ent (_in))))
				(_port(_int PC_OUT 12 0 123(_ent (_out))))
			)
		)
		(CONTROL_LOGIC
			(_object
				(_port(_int OP 7 0 77(_ent (_in))))
				(_port(_int PSTATE 8 0 78(_ent (_in))))
				(_port(_int ZERO -1 0 79(_ent (_in))))
				(_port(_int DOUT_EN -1 0 80(_ent (_out))))
				(_port(_int INC -1 0 81(_ent (_out))))
				(_port(_int LD_ACC -1 0 82(_ent (_out))))
				(_port(_int LD_IR -1 0 83(_ent (_out))))
				(_port(_int LD_MDR -1 0 84(_ent (_out))))
				(_port(_int LD_PC -1 0 85(_ent (_out))))
				(_port(_int NSTATE 8 0 86(_ent (_out))))
				(_port(_int RD -1 0 87(_ent (_out))))
				(_port(_int SEL -1 0 88(_ent (_out))))
				(_port(_int WR -1 0 89(_ent (_out))))
			)
		)
		(STATE
			(_object
				(_port(_int CLK -1 0 128(_ent (_in))))
				(_port(_int RESET -1 0 129(_ent (_in))))
				(_port(_int STATE_IN 13 0 130(_ent (_in))))
				(_port(_int STATE_OUT 13 0 131(_ent (_out))))
			)
		)
	)
	(_inst U1 0 158(_comp ACC)
		(_port
			((ACC_IN)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((RESET)(RESET))
			((ACC_OUT)(BUS1199))
		)
		(_use(_ent . ACC)
		)
	)
	(_inst U10 0 167(_comp FLAG)
		(_port
			((ALU_OUT)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((FLAG)(NET757))
		)
		(_use(_ent . FLAG)
		)
	)
	(_inst U11 0 175(_comp IR)
		(_port
			((CLK)(CLK))
			((IR_IN)(BUS899))
			((LD)(NET695))
			((IR_OUT)(data))
		)
		(_use(_ent . IR)
		)
	)
	(_inst U2 0 183(_comp ADDR_MUX)
		(_port
			((A)(BUS843))
			((B(7))(data(7)))
			((B(6))(data(6)))
			((B(5))(data(5)))
			((B(4))(data(4)))
			((B(3))(data(3)))
			((B(2))(data(2)))
			((B(1))(data(1)))
			((B(0))(data(0)))
			((SEL)(NET747))
			((MUX_OUT)(mem_addr))
		)
		(_use(_ent . ADDR_MUX)
			(_port
				((A)(A))
				((B)(B))
				((SEL)(SEL))
				((MUX_OUT)(MUX_OUT))
			)
		)
	)
	(_inst U4 0 198(_comp ALU)
		(_port
			((A)(BUS1199))
			((B)(BUS865))
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((ALU_OUT)(BUS781))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((OP)(OP))
				((ALU_OUT)(ALU_OUT))
			)
		)
	)
	(_inst U5 0 209(_comp MDR)
		(_port
			((CLK)(CLK))
			((LD)(NET683))
			((MDR_IN)(BUS899))
			((MDR_OUT)(BUS865))
		)
		(_use(_ent . MDR)
		)
	)
	(_inst U6 0 217(_comp BI_BUF)
		(_port
			((BUF_IN)(BUS1199))
			((EN)(NET707))
			((BID_BUS)(mem_data))
			((BUF_OUT)(BUS899))
		)
		(_use(_ent . BI_BUF)
		)
	)
	(_inst U7 0 225(_comp PC_LOGIC)
		(_port
			((CLK)(CLK))
			((INC_PC)(NET715))
			((LD_PC)(NET723))
			((PC_IN(7))(data(7)))
			((PC_IN(6))(data(6)))
			((PC_IN(5))(data(5)))
			((PC_IN(4))(data(4)))
			((PC_IN(3))(data(3)))
			((PC_IN(2))(data(2)))
			((PC_IN(1))(data(1)))
			((PC_IN(0))(data(0)))
			((RESET)(RESET))
			((PC_OUT)(BUS843))
		)
		(_use(_ent . PC_LOGIC)
			(_port
				((CLK)(CLK))
				((INC_PC)(INC_PC))
				((LD_PC)(LD_PC))
				((PC_IN)(PC_IN))
				((RESET)(RESET))
				((PC_OUT)(PC_OUT))
			)
		)
	)
	(_inst U8 0 242(_comp CONTROL_LOGIC)
		(_port
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((PSTATE)(BUS796))
			((ZERO)(NET757))
			((DOUT_EN)(NET707))
			((INC)(NET715))
			((LD_ACC)(NET665))
			((LD_IR)(NET695))
			((LD_MDR)(NET683))
			((LD_PC)(NET723))
			((NSTATE)(BUS784))
			((RD)(read))
			((SEL)(NET747))
			((WR)(write))
		)
		(_use(_ent . CONTROL_LOGIC)
			(_port
				((OP)(OP))
				((PSTATE)(PSTATE))
				((ZERO)(ZERO))
				((DOUT_EN)(DOUT_EN))
				((INC)(INC))
				((LD_ACC)(LD_ACC))
				((LD_IR)(LD_IR))
				((LD_MDR)(LD_MDR))
				((LD_PC)(LD_PC))
				((NSTATE)(NSTATE))
				((RD)(RD))
				((SEL)(SEL))
				((WR)(WR))
			)
		)
	)
	(_inst U9 0 262(_comp STATE)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((STATE_IN)(BUS784))
			((STATE_OUT)(BUS796))
		)
		(_use(_ent . STATE)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RESET -1 0 30(_ent(_in))))
		(_port(_int read -1 0 31(_ent(_out))))
		(_port(_int write -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int mem_addr 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34(_array -1((_dto i 11 i 0)))))
		(_port(_int mem_data 1 0 34(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 61(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 69(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 94(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 103(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 112(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 121(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int NET665 -1 0 137(_arch(_uni))))
		(_sig(_int NET683 -1 0 138(_arch(_uni))))
		(_sig(_int NET695 -1 0 139(_arch(_uni))))
		(_sig(_int NET707 -1 0 140(_arch(_uni))))
		(_sig(_int NET715 -1 0 141(_arch(_uni))))
		(_sig(_int NET723 -1 0 142(_arch(_uni))))
		(_sig(_int NET747 -1 0 143(_arch(_uni))))
		(_sig(_int NET757 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 145(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS1199 14 0 145(_arch(_uni))))
		(_sig(_int BUS781 14 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS784 15 0 147(_arch(_uni))))
		(_sig(_int BUS796 15 0 148(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 149(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS843 16 0 149(_arch(_uni))))
		(_sig(_int BUS865 14 0 150(_arch(_uni))))
		(_sig(_int BUS899 14 0 151(_arch(_uni))))
		(_sig(_int data 14 0 152(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000052 55 6920          1670423897066 \7_Seg_Top\
(_unit VHDL(\7_Seg_Top\ 0 27(\7_Seg_Top\ 0 30))
	(_version vef)
	(_time 1670423897067 2022.12.07 23:38:17)
	(_source(\../compile/7_Seg_Top.vhd\))
	(_parameters tan)
	(_code 76732072772274632175632c207320737270207176)
	(_ent
		(_time 1668670337119)
	)
	(_comp
		(micro
			(_object
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RESET -1 0 105(_ent (_in))))
				(_port(_int read -1 0 106(_ent (_out))))
				(_port(_int write -1 0 107(_ent (_out))))
				(_port(_int mem_addr 10 0 108(_ent (_out))))
				(_port(_int mem_data 11 0 109(_ent (_inout))))
			)
		)
		(IO_MUX
			(_object
				(_port(_int RD_SEL -1 0 91(_ent (_in))))
				(_port(_int A 8 0 92(_ent (_in))))
				(_port(_int B 8 0 93(_ent (_in))))
				(_port(_int MUX_OUT 8 0 94(_ent (_out))))
			)
		)
		(key
			(_object
				(_port(_int KEY_OUT 9 0 99(_ent (_out))))
			)
		)
		(ext_bi_buf
			(_object
				(_port(_int BUF_IN 7 0 83(_ent (_in))))
				(_port(_int EN -1 0 84(_ent (_in))))
				(_port(_int BID_BUS 7 0 85(_ent (_inout))))
				(_port(_int BUF_OUT 7 0 86(_ent (_out))))
			)
		)
		(CISC_MEMORY
			(_object
				(_port(_int MEM_CLK -1 0 51(_ent (_in))))
				(_port(_int READ -1 0 52(_ent (_in))))
				(_port(_int WRITE -1 0 53(_ent (_in))))
				(_port(_int MEM_ADDR 2 0 54(_ent (_in))))
				(_port(_int MEM_DATA_IN 3 0 55(_ent (_in))))
				(_port(_int MEM_DATA_OUT 3 0 56(_ent (_out))))
			)
		)
		(addr_decoder
			(_object
				(_port(_int WRITE -1 0 36(_ent (_in))))
				(_port(_int WRITE_EN -1 0 37(_ent (_out))))
				(_port(_int MEM_ADDR 0 0 38(_ent (_in))))
				(_port(_int READ -1 0 39(_ent (_in))))
				(_port(_int READ_EN -1 0 40(_ent (_out))))
			)
		)
		(CLOCKGEN
			(_object
				(_port(_int clk -1 0 61(_ent (_out))))
				(_port(_int mem_clk -1 0 62(_ent (_out))))
				(_port(_int reset -1 0 63(_ent (_out))))
			)
		)
		(data_latch
			(_object
				(_port(_int CLK -1 0 68(_ent (_in))))
				(_port(_int EN -1 0 69(_ent (_in))))
				(_port(_int RESET -1 0 70(_ent (_in))))
				(_port(_int LATCH_IN 4 0 71(_ent (_in))))
				(_port(_int LATCH_OUT 4 0 72(_ent (_out))))
			)
		)
		(Bin2BCD
			(_object
				(_port(_int d 1 0 45(_ent (_in))))
				(_port(_int q 1 0 46(_ent (_out))))
			)
		)
		(split
			(_object
				(_port(_int d 12 0 114(_ent (_in))))
				(_port(_int q1 13 0 115(_ent (_out))))
				(_port(_int q2 13 0 116(_ent (_out))))
			)
		)
		(Decoder
			(_object
				(_port(_int d 5 0 77(_ent (_in))))
				(_port(_int q 6 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 144(_comp micro)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((read)(NET962))
			((write)(NET671))
			((mem_addr)(BUS700))
			((mem_data)(BUS703))
		)
		(_use(_ent . micro)
		)
	)
	(_inst U10 0 154(_comp IO_MUX)
		(_port
			((RD_SEL)(NET935))
			((A)(BUS891))
			((B)(BUS899))
			((MUX_OUT)(BUS887))
		)
		(_use(_ent . IO_MUX)
		)
	)
	(_inst U11 0 162(_comp key)
		(_port
			((KEY_OUT)(BUS899))
		)
		(_use(_ent . key)
		)
	)
	(_inst U12 0 167(_comp ext_bi_buf)
		(_port
			((BUF_IN)(BUS887))
			((EN)(NET962))
			((BID_BUS)(BUS703))
			((BUF_OUT)(BUS820))
		)
		(_use(_ent . ext_bi_buf)
		)
	)
	(_inst U2 0 175(_comp CISC_MEMORY)
		(_port
			((MEM_CLK)(NET641))
			((READ)(NET962))
			((WRITE)(NET671))
			((MEM_ADDR)(BUS700))
			((MEM_DATA_IN)(BUS820))
			((MEM_DATA_OUT)(BUS891))
		)
		(_use(_ent . CISC_MEMORY)
		)
	)
	(_inst U3 0 185(_comp addr_decoder)
		(_port
			((WRITE)(NET671))
			((WRITE_EN)(NET674))
			((MEM_ADDR)(BUS700))
			((READ)(NET962))
			((READ_EN)(NET935))
		)
		(_use(_ent . addr_decoder)
		)
	)
	(_inst U4 0 194(_comp CLOCKGEN)
		(_port
			((clk)(clk))
			((mem_clk)(NET641))
			((reset)(reset))
		)
		(_use(_ent . CLOCKGEN)
		)
	)
	(_inst U5 0 201(_comp data_latch)
		(_port
			((CLK)(CLK))
			((EN)(NET674))
			((RESET)(RESET))
			((LATCH_IN)(BUS703))
			((LATCH_OUT)(BUS719))
		)
		(_use(_ent . data_latch)
		)
	)
	(_inst U6 0 210(_comp Bin2BCD)
		(_port
			((d)(BUS719))
			((q)(BUS727))
		)
		(_use(_ent . Bin2BCD)
		)
	)
	(_inst U7 0 216(_comp split)
		(_port
			((d)(BUS727))
			((q1)(BUS739))
			((q2)(BUS747))
		)
		(_use(_ent . split)
		)
	)
	(_inst U8 0 223(_comp Decoder)
		(_port
			((d)(BUS739))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst U9 0 228(_comp Decoder)
		(_port
			((d)(BUS747))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 55(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 78(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 83(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 92(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 99(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 109(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 114(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 115(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLK -1 0 122(_arch(_uni))))
		(_sig(_int NET641 -1 0 123(_arch(_uni))))
		(_sig(_int NET671 -1 0 124(_arch(_uni))))
		(_sig(_int NET674 -1 0 125(_arch(_uni))))
		(_sig(_int NET935 -1 0 126(_arch(_uni))))
		(_sig(_int NET962 -1 0 127(_arch(_uni))))
		(_sig(_int RESET -1 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 129(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS700 14 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1324 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS703 15 0 130(_arch(_uni))))
		(_sig(_int BUS719 15 0 131(_arch(_uni))))
		(_sig(_int BUS727 15 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS739 16 0 133(_arch(_uni))))
		(_sig(_int BUS747 16 0 134(_arch(_uni))))
		(_sig(_int BUS820 15 0 135(_arch(_uni))))
		(_sig(_int BUS887 15 0 136(_arch(_uni))))
		(_sig(_int BUS891 15 0 137(_arch(_uni))))
		(_sig(_int BUS899 15 0 138(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 864           1670423924835 BEHAVIORAL
(_unit VHDL(acc 0 29(behavioral 0 36))
	(_version vef)
	(_time 1670423924836 2022.12.07 23:38:44)
	(_source(\../src/acc.vhd\))
	(_parameters tan)
	(_code ecedecbfbcbbbbfaecedffb6beeaedeaefeaefeaed)
	(_ent
		(_time 1668665159635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ACC_IN 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int ACC_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(1))(_read(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 775           1670423924853 BEHAVIORAL
(_unit VHDL(addr_mux 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423924854 2022.12.07 23:38:44)
	(_source(\../src/addr_mux.vhd\))
	(_parameters tan)
	(_code fcfdfcacababacebfffcbaa6f9fbf9fbf4fafdfaf8)
	(_ent
		(_time 1665639925009)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 30(_ent(_in))))
		(_port(_int B 0 0 31(_ent(_in))))
		(_port(_int SEL -1 0 32(_ent(_in))))
		(_port(_int MUX_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000044 55 1045          1670423924870 ALU
(_unit VHDL(alu 0 30(alu 0 36))
	(_version vef)
	(_time 1670423924871 2022.12.07 23:38:44)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 0b0a080d0a5d5a1d090d48505f0d0a0d580c0e0d0a)
	(_ent
		(_time 1668666690376)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_port(_int B 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 1 0 33(_ent(_in))))
		(_port(_int ALU_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_subprogram
			(_int ADD 1 0 37(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU 2 -1)
)
I 000051 55 836           1670423924895 BEHAVIORAL
(_unit VHDL(bi_buf 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423924896 2022.12.07 23:38:44)
	(_source(\../src/bi_buf.vhd\))
	(_parameters tan)
	(_code 2a2b2a2e727e283c292a3f707d2c282c232f7c2c28)
	(_ent
		(_time 1668664314784)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 918           1670423924910 BEHAVIORAL
(_unit VHDL(flag 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423924911 2022.12.07 23:38:44)
	(_source(\../src/flag.vhd\))
	(_parameters tan)
	(_code 3a3b3e3f386d6f2c3c692c60383c3b3c3d3c3c3c69)
	(_ent
		(_time 1668665179096)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ALU_OUT 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int FLAG -1 0 33(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(3))(_sens(1))(_read(0)(2)))))
		)
		(_subprogram
			(_int DETECT_ZERO 1 0 36(_arch(_func -1 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 768           1670423924925 BEHAVIORAL
(_unit VHDL(ir 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423924926 2022.12.07 23:38:44)
	(_source(\../src/ir.vhd\))
	(_parameters tan)
	(_code 3a3b313e696d672d39382361693c333d383c333d38)
	(_ent
		(_time 1668664367605)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int IR_IN 0 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int IR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 772           1670423924948 BEHAVIORAL
(_unit VHDL(mdr 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423924949 2022.12.07 23:38:44)
	(_source(\../src/mdr.vhd\))
	(_parameters tan)
	(_code 59580f5a540f0f4f0c5b4d020a5f0d5f5d5e5b5f0d)
	(_ent
		(_time 1668664385654)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int MDR_IN 0 0 32(_ent(_in))))
		(_port(_int MDR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1237          1670423924968 BEHAVIORAL
(_unit VHDL(pc_logic 0 30(behavioral 0 38))
	(_version vef)
	(_time 1670423924969 2022.12.07 23:38:44)
	(_source(\../src/pc_logic.vhd\))
	(_parameters tan)
	(_code 69696b69633d6b7f3b392f333f6f606f6a6e696f6a)
	(_ent
		(_time 1665639925051)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int INC_PC -1 0 32(_ent(_in)(_event))))
		(_port(_int LD_PC -1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_IN 0 0 34(_ent(_in)(_event))))
		(_port(_int RESET -1 0 35(_ent(_in)(_event))))
		(_port(_int PC_OUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int pc_out_reg 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5))))
			(line__54(_arch 1 0 54(_assignment(_alias((pc_out)(pc_out_reg)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 50463234)
	)
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 822           1670423924989 BEHAVIORAL
(_unit VHDL(state 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670423924990 2022.12.07 23:38:44)
	(_source(\../src/state.vhd\))
	(_parameters tan)
	(_code 8888898784dfdd9f8d8b9dd3da8f8c8e898f8c8e8d)
	(_ent
		(_time 1654150164443)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in)(_event))))
		(_port(_int RESET -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int STATE_IN 0 0 32(_ent(_in)(_event))))
		(_port(_int STATE_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1335          1670423925009 BEHAVIORAL
(_unit VHDL(control_logic 0 29(behavioral 0 45))
	(_version vef)
	(_time 1670423925010 2022.12.07 23:38:45)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 98999997c6cf998fce9a8ac29f9ecb9dce9ecb9ece)
	(_ent
		(_time 1668663552467)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int PSTATE 1 0 31(_ent(_in))))
		(_port(_int ZERO -1 0 32(_ent(_in))))
		(_port(_int DOUT_EN -1 0 33(_ent(_out))))
		(_port(_int INC -1 0 34(_ent(_out))))
		(_port(_int LD_ACC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 36(_ent(_out))))
		(_port(_int LD_MDR -1 0 37(_ent(_out))))
		(_port(_int LD_PC -1 0 38(_ent(_out))))
		(_port(_int NSTATE 1 0 39(_ent(_out))))
		(_port(_int RD -1 0 40(_ent(_out))))
		(_port(_int SEL -1 0 41(_ent(_out))))
		(_port(_int WR -1 0 42(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000049 55 759           1670423925040 CLOCKGEN
(_unit VHDL(clockgen 0 30(clockgen 0 38))
	(_version vef)
	(_time 1670423925041 2022.12.07 23:38:45)
	(_source(\../src/CLOCKGEN.vhd\))
	(_parameters tan)
	(_code b7b6b6e3e3e0b5a1b5e4f5ede1b1b2b1e2b1b4b1e4)
	(_ent
		(_time 1663222731815)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_out))))
		(_port(_int mem_clk -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_sig(_int var_clk -1 0 39(_arch(_uni((i 2))))))
		(_prcs
			(resetting(_arch 0 0 41(_prcs(_trgt(2)))))
			(clocking(_arch 1 0 48(_prcs(_simple)(_trgt(3)(0)(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . CLOCKGEN 2 -1)
)
I 000053 55 911           1670423925057 addr_decoder
(_unit VHDL(addr_decoder 0 30(addr_decoder 0 41))
	(_version vef)
	(_time 1670423925058 2022.12.07 23:38:45)
	(_source(\../src/addr_decoder.vhd\))
	(_parameters tan)
	(_code c7c6c492c49097d0c494819d92c1c2c1c4c191c1c3)
	(_ent
		(_time 1669871090398)
	)
	(_object
		(_port(_int WRITE -1 0 32(_ent(_in))))
		(_port(_int WRITE_EN -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 34(_ent(_in))))
		(_port(_int READ -1 0 35(_ent(_in))))
		(_port(_int READ_EN -1 0 36(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(1)(4))(_sens(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(50529027 50463235)
		(50529027 33686019)
	)
	(_model . addr_decoder 1 -1)
)
I 000051 55 882           1670423925073 data_latch
(_unit VHDL(data_latch 0 30(data_latch 0 42))
	(_version vef)
	(_time 1670423925074 2022.12.07 23:38:45)
	(_source(\../src/data_latch.vhd\))
	(_parameters tan)
	(_code d6d7d084d18086c0d682908cd4d0d7d1d2d0d5d0de)
	(_ent
		(_time 1668668216299)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int EN -1 0 33(_ent(_in))))
		(_port(_int RESET -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35(_array -1((_dto i 11 i 0)))))
		(_port(_int LATCH_IN 0 0 35(_ent(_in))))
		(_port(_int LATCH_OUT 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . data_latch 1 -1)
)
I 000044 55 852           1670423925088 beh
(_unit VHDL(bin2bcd 0 30(beh 0 37))
	(_version vef)
	(_time 1670423925089 2022.12.07 23:38:45)
	(_source(\../src/Bin2BCD.vhd\))
	(_parameters tan)
	(_code e6e7e6b5e9b1e7f5e6b1f4bcb4e0e2e0e4e0efe0b3)
	(_ent
		(_time 1668670771105)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . beh 1 -1)
)
I 000046 55 870           1670423925109 split
(_unit VHDL(split 0 28(split 0 36))
	(_version vef)
	(_time 1670423925110 2022.12.07 23:38:45)
	(_source(\../src/split.vhd\))
	(_parameters tan)
	(_code f6f6f7a7f0a1f1e0ffa7e2ada4f1f6f0a5f0fff1f2)
	(_ent
		(_time 1668669919008)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int q1 1 0 31(_ent(_out))))
		(_port(_int q2 1 0 32(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((q1)(d(d_7_4))))(_trgt(1))(_sens(0(d_7_4))))))
			(line__39(_arch 1 0 39(_assignment(_alias((q2)(d(d_3_0))))(_trgt(2))(_sens(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . split 2 -1)
)
I 000044 55 932           1670423925123 Beh
(_unit VHDL(decoder 0 28(beh 0 35))
	(_version vef)
	(_time 1670423925124 2022.12.07 23:38:45)
	(_source(\../src/Decoder.vhd\))
	(_parameters tan)
	(_code 05040203055252135250115f510207030103000306)
	(_ent
		(_time 1668670025422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50528771 131586)
		(33686018 131586)
		(50528770 131586)
	)
	(_model . Beh 1 -1)
)
I 000052 55 8640          1670423925150 CISC_MEMORY
(_unit VHDL(cisc_memory 0 31(cisc_memory 0 42))
	(_version vef)
	(_time 1670423925151 2022.12.07 23:38:45)
	(_source(\../src/CISC_MEMORY.vhd\))
	(_parameters tan)
	(_code 242524202972733227207027607e70227022722326232d)
	(_ent
		(_time 1669871162613)
	)
	(_object
		(_port(_int MEM_CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int READ -1 0 34(_ent(_in))))
		(_port(_int WRITE -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37(_array -1((_dto i 11 i 0)))))
		(_port(_int MEM_DATA_IN 1 0 37(_ent(_in))))
		(_port(_int MEM_DATA_OUT 1 0 38(_ent(_out))))
		(_type(_int MEM_WORD 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int MEM_TABLE 0 45(_array 2((_dto i 255 i 0)))))
		(_sig(_int cells 3 0 46(_arch(_uni(((_string \"000000000011"\))((_string \"000000000001"\))((_string \"000000000001"\))((_string \"000000001010"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"000000000000"\))((_string \"011100000000"\))((_string \"000100000000"\))((_string \"010011111100"\))((_string \"011011111110"\))((_string \"001011111101"\))((_string \"010111111110"\))((_string \"011011111001"\))((_string \"010111111010"\))((_string \"011011111010"\))((_string \"100011111110"\))((_string \"010111111111"\))((_string \"010111111000"\)))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 306(_scalar (_to i 0 i 255))))
		(_var(_int address 4 0 306(_prcs 0)))
		(_prcs
			(line__305(_arch 0 0 305(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(std_logic_misc)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . CISC_MEMORY 1 -1)
)
I 000051 55 844           1670423925169 ext_bi_buf
(_unit VHDL(ext_bi_buf 0 29(ext_bi_buf 0 38))
	(_version vef)
	(_time 1670423925170 2022.12.07 23:38:45)
	(_source(\../src/ext_bi_buf.vhd\))
	(_parameters tan)
	(_code 34353230386264216360266e6c3162323633313232)
	(_ent
		(_time 1669870641416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . ext_bi_buf 1 -1)
)
I 000047 55 768           1670423925186 IO_MUX
(_unit VHDL(io_mux 0 30(io_mux 0 39))
	(_version vef)
	(_time 1670423925187 2022.12.07 23:38:45)
	(_source(\../src/IO_MUX.vhd\))
	(_parameters tan)
	(_code 44454e46161046521112511f1d424d421241124210)
	(_ent
		(_time 1669870802005)
	)
	(_object
		(_port(_int RD_SEL -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 33(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int B 0 0 34(_ent(_in))))
		(_port(_int MUX_OUT 0 0 35(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . IO_MUX 1 -1)
)
I 000044 55 711           1670423925212 key
(_unit VHDL(key 0 30(key 0 36))
	(_version vef)
	(_time 1670423925213 2022.12.07 23:38:45)
	(_source(\../src/key.vhd\))
	(_parameters tan)
	(_code 6362326365353e75306176383b65316566646a6531)
	(_ent
		(_time 1669870900235)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int KEY_OUT 0 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 50463234)
		(33686018 33686018 33686018)
	)
	(_model . key 1 -1)
)
I 000046 55 8539          1670423925236 micro
(_unit VHDL(micro 0 27(micro 0 38))
	(_version vef)
	(_time 1670423925237 2022.12.07 23:38:45)
	(_source(\../compile/micro.vhd\))
	(_parameters tan)
	(_code 73722472792424642724352976757a757074717525)
	(_ent
		(_time 1668665283928)
	)
	(_comp
		(ACC
			(_object
				(_port(_int ACC_IN 2 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int LD -1 0 46(_ent (_in))))
				(_port(_int RESET -1 0 47(_ent (_in))))
				(_port(_int ACC_OUT 2 0 48(_ent (_out))))
			)
		)
		(FLAG
			(_object
				(_port(_int ALU_OUT 9 0 94(_ent (_in))))
				(_port(_int CLK -1 0 95(_ent (_in))))
				(_port(_int LD -1 0 96(_ent (_in))))
				(_port(_int FLAG -1 0 97(_ent (_out))))
			)
		)
		(IR
			(_object
				(_port(_int CLK -1 0 102(_ent (_in))))
				(_port(_int IR_IN 10 0 103(_ent (_in))))
				(_port(_int LD -1 0 104(_ent (_in))))
				(_port(_int IR_OUT 10 0 105(_ent (_out))))
			)
		)
		(ADDR_MUX
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int SEL -1 0 55(_ent (_in))))
				(_port(_int MUX_OUT 3 0 56(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int A 4 0 61(_ent (_in))))
				(_port(_int B 4 0 62(_ent (_in))))
				(_port(_int OP 5 0 63(_ent (_in))))
				(_port(_int ALU_OUT 4 0 64(_ent (_out))))
			)
		)
		(MDR
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int LD -1 0 111(_ent (_in))))
				(_port(_int MDR_IN 11 0 112(_ent (_in))))
				(_port(_int MDR_OUT 11 0 113(_ent (_out))))
			)
		)
		(BI_BUF
			(_object
				(_port(_int BUF_IN 6 0 69(_ent (_in))))
				(_port(_int EN -1 0 70(_ent (_in))))
				(_port(_int BID_BUS 6 0 71(_ent (_inout))))
				(_port(_int BUF_OUT 6 0 72(_ent (_out))))
			)
		)
		(PC_LOGIC
			(_object
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int INC_PC -1 0 119(_ent (_in))))
				(_port(_int LD_PC -1 0 120(_ent (_in))))
				(_port(_int PC_IN 12 0 121(_ent (_in))))
				(_port(_int RESET -1 0 122(_ent (_in))))
				(_port(_int PC_OUT 12 0 123(_ent (_out))))
			)
		)
		(CONTROL_LOGIC
			(_object
				(_port(_int OP 7 0 77(_ent (_in))))
				(_port(_int PSTATE 8 0 78(_ent (_in))))
				(_port(_int ZERO -1 0 79(_ent (_in))))
				(_port(_int DOUT_EN -1 0 80(_ent (_out))))
				(_port(_int INC -1 0 81(_ent (_out))))
				(_port(_int LD_ACC -1 0 82(_ent (_out))))
				(_port(_int LD_IR -1 0 83(_ent (_out))))
				(_port(_int LD_MDR -1 0 84(_ent (_out))))
				(_port(_int LD_PC -1 0 85(_ent (_out))))
				(_port(_int NSTATE 8 0 86(_ent (_out))))
				(_port(_int RD -1 0 87(_ent (_out))))
				(_port(_int SEL -1 0 88(_ent (_out))))
				(_port(_int WR -1 0 89(_ent (_out))))
			)
		)
		(STATE
			(_object
				(_port(_int CLK -1 0 128(_ent (_in))))
				(_port(_int RESET -1 0 129(_ent (_in))))
				(_port(_int STATE_IN 13 0 130(_ent (_in))))
				(_port(_int STATE_OUT 13 0 131(_ent (_out))))
			)
		)
	)
	(_inst U1 0 158(_comp ACC)
		(_port
			((ACC_IN)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((RESET)(RESET))
			((ACC_OUT)(BUS1199))
		)
		(_use(_ent . ACC)
		)
	)
	(_inst U10 0 167(_comp FLAG)
		(_port
			((ALU_OUT)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((FLAG)(NET757))
		)
		(_use(_ent . FLAG)
		)
	)
	(_inst U11 0 175(_comp IR)
		(_port
			((CLK)(CLK))
			((IR_IN)(BUS899))
			((LD)(NET695))
			((IR_OUT)(data))
		)
		(_use(_ent . IR)
		)
	)
	(_inst U2 0 183(_comp ADDR_MUX)
		(_port
			((A)(BUS843))
			((B(7))(data(7)))
			((B(6))(data(6)))
			((B(5))(data(5)))
			((B(4))(data(4)))
			((B(3))(data(3)))
			((B(2))(data(2)))
			((B(1))(data(1)))
			((B(0))(data(0)))
			((SEL)(NET747))
			((MUX_OUT)(mem_addr))
		)
		(_use(_ent . ADDR_MUX)
			(_port
				((A)(A))
				((B)(B))
				((SEL)(SEL))
				((MUX_OUT)(MUX_OUT))
			)
		)
	)
	(_inst U4 0 198(_comp ALU)
		(_port
			((A)(BUS1199))
			((B)(BUS865))
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((ALU_OUT)(BUS781))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((OP)(OP))
				((ALU_OUT)(ALU_OUT))
			)
		)
	)
	(_inst U5 0 209(_comp MDR)
		(_port
			((CLK)(CLK))
			((LD)(NET683))
			((MDR_IN)(BUS899))
			((MDR_OUT)(BUS865))
		)
		(_use(_ent . MDR)
		)
	)
	(_inst U6 0 217(_comp BI_BUF)
		(_port
			((BUF_IN)(BUS1199))
			((EN)(NET707))
			((BID_BUS)(mem_data))
			((BUF_OUT)(BUS899))
		)
		(_use(_ent . BI_BUF)
		)
	)
	(_inst U7 0 225(_comp PC_LOGIC)
		(_port
			((CLK)(CLK))
			((INC_PC)(NET715))
			((LD_PC)(NET723))
			((PC_IN(7))(data(7)))
			((PC_IN(6))(data(6)))
			((PC_IN(5))(data(5)))
			((PC_IN(4))(data(4)))
			((PC_IN(3))(data(3)))
			((PC_IN(2))(data(2)))
			((PC_IN(1))(data(1)))
			((PC_IN(0))(data(0)))
			((RESET)(RESET))
			((PC_OUT)(BUS843))
		)
		(_use(_ent . PC_LOGIC)
			(_port
				((CLK)(CLK))
				((INC_PC)(INC_PC))
				((LD_PC)(LD_PC))
				((PC_IN)(PC_IN))
				((RESET)(RESET))
				((PC_OUT)(PC_OUT))
			)
		)
	)
	(_inst U8 0 242(_comp CONTROL_LOGIC)
		(_port
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((PSTATE)(BUS796))
			((ZERO)(NET757))
			((DOUT_EN)(NET707))
			((INC)(NET715))
			((LD_ACC)(NET665))
			((LD_IR)(NET695))
			((LD_MDR)(NET683))
			((LD_PC)(NET723))
			((NSTATE)(BUS784))
			((RD)(read))
			((SEL)(NET747))
			((WR)(write))
		)
		(_use(_ent . CONTROL_LOGIC)
			(_port
				((OP)(OP))
				((PSTATE)(PSTATE))
				((ZERO)(ZERO))
				((DOUT_EN)(DOUT_EN))
				((INC)(INC))
				((LD_ACC)(LD_ACC))
				((LD_IR)(LD_IR))
				((LD_MDR)(LD_MDR))
				((LD_PC)(LD_PC))
				((NSTATE)(NSTATE))
				((RD)(RD))
				((SEL)(SEL))
				((WR)(WR))
			)
		)
	)
	(_inst U9 0 262(_comp STATE)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((STATE_IN)(BUS784))
			((STATE_OUT)(BUS796))
		)
		(_use(_ent . STATE)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RESET -1 0 30(_ent(_in))))
		(_port(_int read -1 0 31(_ent(_out))))
		(_port(_int write -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int mem_addr 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34(_array -1((_dto i 11 i 0)))))
		(_port(_int mem_data 1 0 34(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 61(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 69(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 94(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 103(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 112(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 121(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int NET665 -1 0 137(_arch(_uni))))
		(_sig(_int NET683 -1 0 138(_arch(_uni))))
		(_sig(_int NET695 -1 0 139(_arch(_uni))))
		(_sig(_int NET707 -1 0 140(_arch(_uni))))
		(_sig(_int NET715 -1 0 141(_arch(_uni))))
		(_sig(_int NET723 -1 0 142(_arch(_uni))))
		(_sig(_int NET747 -1 0 143(_arch(_uni))))
		(_sig(_int NET757 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 145(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS1199 14 0 145(_arch(_uni))))
		(_sig(_int BUS781 14 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS784 15 0 147(_arch(_uni))))
		(_sig(_int BUS796 15 0 148(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 149(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS843 16 0 149(_arch(_uni))))
		(_sig(_int BUS865 14 0 150(_arch(_uni))))
		(_sig(_int BUS899 14 0 151(_arch(_uni))))
		(_sig(_int data 14 0 152(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000052 55 6920          1670423925243 \7_Seg_Top\
(_unit VHDL(\7_Seg_Top\ 0 27(\7_Seg_Top\ 0 30))
	(_version vef)
	(_time 1670423925244 2022.12.07 23:38:45)
	(_source(\../compile/7_Seg_Top.vhd\))
	(_parameters tan)
	(_code 8280d28987d68097d58197d8d487d4878684d48582)
	(_ent
		(_time 1668670337119)
	)
	(_comp
		(micro
			(_object
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RESET -1 0 105(_ent (_in))))
				(_port(_int read -1 0 106(_ent (_out))))
				(_port(_int write -1 0 107(_ent (_out))))
				(_port(_int mem_addr 10 0 108(_ent (_out))))
				(_port(_int mem_data 11 0 109(_ent (_inout))))
			)
		)
		(IO_MUX
			(_object
				(_port(_int RD_SEL -1 0 91(_ent (_in))))
				(_port(_int A 8 0 92(_ent (_in))))
				(_port(_int B 8 0 93(_ent (_in))))
				(_port(_int MUX_OUT 8 0 94(_ent (_out))))
			)
		)
		(key
			(_object
				(_port(_int KEY_OUT 9 0 99(_ent (_out))))
			)
		)
		(ext_bi_buf
			(_object
				(_port(_int BUF_IN 7 0 83(_ent (_in))))
				(_port(_int EN -1 0 84(_ent (_in))))
				(_port(_int BID_BUS 7 0 85(_ent (_inout))))
				(_port(_int BUF_OUT 7 0 86(_ent (_out))))
			)
		)
		(CISC_MEMORY
			(_object
				(_port(_int MEM_CLK -1 0 51(_ent (_in))))
				(_port(_int READ -1 0 52(_ent (_in))))
				(_port(_int WRITE -1 0 53(_ent (_in))))
				(_port(_int MEM_ADDR 2 0 54(_ent (_in))))
				(_port(_int MEM_DATA_IN 3 0 55(_ent (_in))))
				(_port(_int MEM_DATA_OUT 3 0 56(_ent (_out))))
			)
		)
		(addr_decoder
			(_object
				(_port(_int WRITE -1 0 36(_ent (_in))))
				(_port(_int WRITE_EN -1 0 37(_ent (_out))))
				(_port(_int MEM_ADDR 0 0 38(_ent (_in))))
				(_port(_int READ -1 0 39(_ent (_in))))
				(_port(_int READ_EN -1 0 40(_ent (_out))))
			)
		)
		(CLOCKGEN
			(_object
				(_port(_int clk -1 0 61(_ent (_out))))
				(_port(_int mem_clk -1 0 62(_ent (_out))))
				(_port(_int reset -1 0 63(_ent (_out))))
			)
		)
		(data_latch
			(_object
				(_port(_int CLK -1 0 68(_ent (_in))))
				(_port(_int EN -1 0 69(_ent (_in))))
				(_port(_int RESET -1 0 70(_ent (_in))))
				(_port(_int LATCH_IN 4 0 71(_ent (_in))))
				(_port(_int LATCH_OUT 4 0 72(_ent (_out))))
			)
		)
		(Bin2BCD
			(_object
				(_port(_int d 1 0 45(_ent (_in))))
				(_port(_int q 1 0 46(_ent (_out))))
			)
		)
		(split
			(_object
				(_port(_int d 12 0 114(_ent (_in))))
				(_port(_int q1 13 0 115(_ent (_out))))
				(_port(_int q2 13 0 116(_ent (_out))))
			)
		)
		(Decoder
			(_object
				(_port(_int d 5 0 77(_ent (_in))))
				(_port(_int q 6 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 144(_comp micro)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((read)(NET962))
			((write)(NET671))
			((mem_addr)(BUS700))
			((mem_data)(BUS703))
		)
		(_use(_ent . micro)
		)
	)
	(_inst U10 0 154(_comp IO_MUX)
		(_port
			((RD_SEL)(NET935))
			((A)(BUS891))
			((B)(BUS899))
			((MUX_OUT)(BUS887))
		)
		(_use(_ent . IO_MUX)
		)
	)
	(_inst U11 0 162(_comp key)
		(_port
			((KEY_OUT)(BUS899))
		)
		(_use(_ent . key)
		)
	)
	(_inst U12 0 167(_comp ext_bi_buf)
		(_port
			((BUF_IN)(BUS887))
			((EN)(NET962))
			((BID_BUS)(BUS703))
			((BUF_OUT)(BUS820))
		)
		(_use(_ent . ext_bi_buf)
		)
	)
	(_inst U2 0 175(_comp CISC_MEMORY)
		(_port
			((MEM_CLK)(NET641))
			((READ)(NET962))
			((WRITE)(NET671))
			((MEM_ADDR)(BUS700))
			((MEM_DATA_IN)(BUS820))
			((MEM_DATA_OUT)(BUS891))
		)
		(_use(_ent . CISC_MEMORY)
		)
	)
	(_inst U3 0 185(_comp addr_decoder)
		(_port
			((WRITE)(NET671))
			((WRITE_EN)(NET674))
			((MEM_ADDR)(BUS700))
			((READ)(NET962))
			((READ_EN)(NET935))
		)
		(_use(_ent . addr_decoder)
		)
	)
	(_inst U4 0 194(_comp CLOCKGEN)
		(_port
			((clk)(clk))
			((mem_clk)(NET641))
			((reset)(reset))
		)
		(_use(_ent . CLOCKGEN)
		)
	)
	(_inst U5 0 201(_comp data_latch)
		(_port
			((CLK)(CLK))
			((EN)(NET674))
			((RESET)(RESET))
			((LATCH_IN)(BUS703))
			((LATCH_OUT)(BUS719))
		)
		(_use(_ent . data_latch)
		)
	)
	(_inst U6 0 210(_comp Bin2BCD)
		(_port
			((d)(BUS719))
			((q)(BUS727))
		)
		(_use(_ent . Bin2BCD)
		)
	)
	(_inst U7 0 216(_comp split)
		(_port
			((d)(BUS727))
			((q1)(BUS739))
			((q2)(BUS747))
		)
		(_use(_ent . split)
		)
	)
	(_inst U8 0 223(_comp Decoder)
		(_port
			((d)(BUS739))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst U9 0 228(_comp Decoder)
		(_port
			((d)(BUS747))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 55(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 78(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 83(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 92(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 99(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 109(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 114(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 115(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLK -1 0 122(_arch(_uni))))
		(_sig(_int NET641 -1 0 123(_arch(_uni))))
		(_sig(_int NET671 -1 0 124(_arch(_uni))))
		(_sig(_int NET674 -1 0 125(_arch(_uni))))
		(_sig(_int NET935 -1 0 126(_arch(_uni))))
		(_sig(_int NET962 -1 0 127(_arch(_uni))))
		(_sig(_int RESET -1 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 129(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS700 14 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1324 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS703 15 0 130(_arch(_uni))))
		(_sig(_int BUS719 15 0 131(_arch(_uni))))
		(_sig(_int BUS727 15 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS739 16 0 133(_arch(_uni))))
		(_sig(_int BUS747 16 0 134(_arch(_uni))))
		(_sig(_int BUS820 15 0 135(_arch(_uni))))
		(_sig(_int BUS887 15 0 136(_arch(_uni))))
		(_sig(_int BUS891 15 0 137(_arch(_uni))))
		(_sig(_int BUS899 15 0 138(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 864           1670424044182 BEHAVIORAL
(_unit VHDL(acc 0 29(behavioral 0 36))
	(_version vef)
	(_time 1670424044183 2022.12.07 23:40:44)
	(_source(\../src/acc.vhd\))
	(_parameters tan)
	(_code 1c1e191b4c4b4b0a1c1d0f464e1a1d1a1f1a1f1a1d)
	(_ent
		(_time 1668665159635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ACC_IN 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int ACC_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(1))(_read(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 775           1670424044200 BEHAVIORAL
(_unit VHDL(addr_mux 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670424044201 2022.12.07 23:40:44)
	(_source(\../src/addr_mux.vhd\))
	(_parameters tan)
	(_code 2b292e2f7d7c7b3c282b6d712e2c2e2c232d2a2d2f)
	(_ent
		(_time 1665639925009)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 30(_ent(_in))))
		(_port(_int B 0 0 31(_ent(_in))))
		(_port(_int SEL -1 0 32(_ent(_in))))
		(_port(_int MUX_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000044 55 1045          1670424044218 ALU
(_unit VHDL(alu 0 30(alu 0 36))
	(_version vef)
	(_time 1670424044219 2022.12.07 23:40:44)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 3b393e3e3a6d6a2d393d78606f3d3a3d683c3e3d3a)
	(_ent
		(_time 1668666690376)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_port(_int B 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 1 0 33(_ent(_in))))
		(_port(_int ALU_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_subprogram
			(_int ADD 1 0 37(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU 2 -1)
)
I 000051 55 836           1670424044244 BEHAVIORAL
(_unit VHDL(bi_buf 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670424044245 2022.12.07 23:40:44)
	(_source(\../src/bi_buf.vhd\))
	(_parameters tan)
	(_code 5a585c59020e584c595a4f000d5c585c535f0c5c58)
	(_ent
		(_time 1668664314784)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 918           1670424044263 BEHAVIORAL
(_unit VHDL(flag 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670424044264 2022.12.07 23:40:44)
	(_source(\../src/flag.vhd\))
	(_parameters tan)
	(_code 6a68686a683d3f7c6c397c30686c6b6c6d6c6c6c39)
	(_ent
		(_time 1668665179096)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ALU_OUT 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int FLAG -1 0 33(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(3))(_sens(1))(_read(0)(2)))))
		)
		(_subprogram
			(_int DETECT_ZERO 1 0 36(_arch(_func -1 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 768           1670424044279 BEHAVIORAL
(_unit VHDL(ir 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670424044280 2022.12.07 23:40:44)
	(_source(\../src/ir.vhd\))
	(_parameters tan)
	(_code 797b7479722e246e7a7b60222a7f707e7b7f707e7b)
	(_ent
		(_time 1668664367605)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int IR_IN 0 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int IR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 772           1670424044302 BEHAVIORAL
(_unit VHDL(mdr 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670424044303 2022.12.07 23:40:44)
	(_source(\../src/mdr.vhd\))
	(_parameters tan)
	(_code 999bc99694cfcf8fcc9b8dc2ca9fcd9f9d9e9b9fcd)
	(_ent
		(_time 1668664385654)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int MDR_IN 0 0 32(_ent(_in))))
		(_port(_int MDR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1237          1670424044323 BEHAVIORAL
(_unit VHDL(pc_logic 0 30(behavioral 0 38))
	(_version vef)
	(_time 1670424044324 2022.12.07 23:40:44)
	(_source(\../src/pc_logic.vhd\))
	(_parameters tan)
	(_code a8abacffa3fcaabefaf8eef2feaea1aeabafa8aeab)
	(_ent
		(_time 1665639925051)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int INC_PC -1 0 32(_ent(_in)(_event))))
		(_port(_int LD_PC -1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_IN 0 0 34(_ent(_in)(_event))))
		(_port(_int RESET -1 0 35(_ent(_in)(_event))))
		(_port(_int PC_OUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int pc_out_reg 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5))))
			(line__54(_arch 1 0 54(_assignment(_alias((pc_out)(pc_out_reg)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 50463234)
	)
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 822           1670424044345 BEHAVIORAL
(_unit VHDL(state 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670424044346 2022.12.07 23:40:44)
	(_source(\../src/state.vhd\))
	(_parameters tan)
	(_code b8bbbfedb4efedafbdbbade3eabfbcbeb9bfbcbebd)
	(_ent
		(_time 1654150164443)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in)(_event))))
		(_port(_int RESET -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int STATE_IN 0 0 32(_ent(_in)(_event))))
		(_port(_int STATE_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1335          1670424044365 BEHAVIORAL
(_unit VHDL(control_logic 0 29(behavioral 0 45))
	(_version vef)
	(_time 1670424044366 2022.12.07 23:40:44)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code d7d5d0858680d6c081d5c58dd0d184d281d184d181)
	(_ent
		(_time 1668663552467)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int PSTATE 1 0 31(_ent(_in))))
		(_port(_int ZERO -1 0 32(_ent(_in))))
		(_port(_int DOUT_EN -1 0 33(_ent(_out))))
		(_port(_int INC -1 0 34(_ent(_out))))
		(_port(_int LD_ACC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 36(_ent(_out))))
		(_port(_int LD_MDR -1 0 37(_ent(_out))))
		(_port(_int LD_PC -1 0 38(_ent(_out))))
		(_port(_int NSTATE 1 0 39(_ent(_out))))
		(_port(_int RD -1 0 40(_ent(_out))))
		(_port(_int SEL -1 0 41(_ent(_out))))
		(_port(_int WR -1 0 42(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000049 55 759           1670424044395 CLOCKGEN
(_unit VHDL(clockgen 0 30(clockgen 0 38))
	(_version vef)
	(_time 1670424044396 2022.12.07 23:40:44)
	(_source(\../src/CLOCKGEN.vhd\))
	(_parameters tan)
	(_code f6f4f1a6a3a1f4e0f4a5b4aca0f0f3f0a3f0f5f0a5)
	(_ent
		(_time 1663222731815)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_out))))
		(_port(_int mem_clk -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_sig(_int var_clk -1 0 39(_arch(_uni((i 2))))))
		(_prcs
			(resetting(_arch 0 0 41(_prcs(_trgt(2)))))
			(clocking(_arch 1 0 48(_prcs(_simple)(_trgt(0)(1)(3))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . CLOCKGEN 2 -1)
)
I 000053 55 911           1670424044412 addr_decoder
(_unit VHDL(addr_decoder 0 30(addr_decoder 0 41))
	(_version vef)
	(_time 1670424044413 2022.12.07 23:40:44)
	(_source(\../src/addr_decoder.vhd\))
	(_parameters tan)
	(_code 06040200045156110555405c530003000500500002)
	(_ent
		(_time 1669871090398)
	)
	(_object
		(_port(_int WRITE -1 0 32(_ent(_in))))
		(_port(_int WRITE_EN -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 34(_ent(_in))))
		(_port(_int READ -1 0 35(_ent(_in))))
		(_port(_int READ_EN -1 0 36(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(1)(4))(_sens(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(50529027 50463235)
		(50529027 33686019)
	)
	(_model . addr_decoder 1 -1)
)
I 000051 55 882           1670424044428 data_latch
(_unit VHDL(data_latch 0 30(data_latch 0 42))
	(_version vef)
	(_time 1670424044429 2022.12.07 23:40:44)
	(_source(\../src/data_latch.vhd\))
	(_parameters tan)
	(_code 16141711114046001642504c14101711121015101e)
	(_ent
		(_time 1668668216299)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int EN -1 0 33(_ent(_in))))
		(_port(_int RESET -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35(_array -1((_dto i 11 i 0)))))
		(_port(_int LATCH_IN 0 0 35(_ent(_in))))
		(_port(_int LATCH_OUT 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . data_latch 1 -1)
)
I 000044 55 852           1670424044447 beh
(_unit VHDL(bin2bcd 0 30(beh 0 37))
	(_version vef)
	(_time 1670424044448 2022.12.07 23:40:44)
	(_source(\../src/Bin2BCD.vhd\))
	(_parameters tan)
	(_code 25272221297224362572377f7723212327232c2370)
	(_ent
		(_time 1668670771105)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . beh 1 -1)
)
I 000046 55 870           1670424044470 split
(_unit VHDL(split 0 28(split 0 36))
	(_version vef)
	(_time 1670424044471 2022.12.07 23:40:44)
	(_source(\../src/split.vhd\))
	(_parameters tan)
	(_code 35363331306232233c64216e6732353366333c3231)
	(_ent
		(_time 1668669919008)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int q1 1 0 31(_ent(_out))))
		(_port(_int q2 1 0 32(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((q1)(d(d_7_4))))(_trgt(1))(_sens(0(d_7_4))))))
			(line__39(_arch 1 0 39(_assignment(_alias((q2)(d(d_3_0))))(_trgt(2))(_sens(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . split 2 -1)
)
I 000044 55 932           1670424044489 Beh
(_unit VHDL(decoder 0 28(beh 0 35))
	(_version vef)
	(_time 1670424044490 2022.12.07 23:40:44)
	(_source(\../src/Decoder.vhd\))
	(_parameters tan)
	(_code 54565557550303420301400e005356525052515257)
	(_ent
		(_time 1668670025422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50528771 131586)
		(33686018 131586)
		(50528770 131586)
	)
	(_model . Beh 1 -1)
)
I 000052 55 8640          1670424044518 CISC_MEMORY
(_unit VHDL(cisc_memory 0 31(cisc_memory 0 42))
	(_version vef)
	(_time 1670424044519 2022.12.07 23:40:44)
	(_source(\../src/CISC_MEMORY.vhd\))
	(_parameters tan)
	(_code 646662646932337267603067203e30623062326366636d)
	(_ent
		(_time 1669871162613)
	)
	(_object
		(_port(_int MEM_CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int READ -1 0 34(_ent(_in))))
		(_port(_int WRITE -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37(_array -1((_dto i 11 i 0)))))
		(_port(_int MEM_DATA_IN 1 0 37(_ent(_in))))
		(_port(_int MEM_DATA_OUT 1 0 38(_ent(_out))))
		(_type(_int MEM_WORD 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int MEM_TABLE 0 45(_array 2((_dto i 255 i 0)))))
		(_sig(_int cells 3 0 46(_arch(_uni(((_string \"000000000011"\))((_string \"000000000001"\))((_string \"000000000001"\))((_string \"000000001010"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"000000000000"\))((_string \"011011111001"\))((_string \"010111111010"\))((_string \"011100000000"\))((_string \"000100000000"\))((_string \"010011111100"\))((_string \"011011111110"\))((_string \"001011111101"\))((_string \"010111111110"\))((_string \"011011111010"\))((_string \"100011111110"\))((_string \"010111111111"\))((_string \"010111111000"\)))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 306(_scalar (_to i 0 i 255))))
		(_var(_int address 4 0 306(_prcs 0)))
		(_prcs
			(line__305(_arch 0 0 305(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(std_logic_misc)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . CISC_MEMORY 1 -1)
)
I 000051 55 844           1670424044537 ext_bi_buf
(_unit VHDL(ext_bi_buf 0 29(ext_bi_buf 0 38))
	(_version vef)
	(_time 1670424044538 2022.12.07 23:40:44)
	(_source(\../src/ext_bi_buf.vhd\))
	(_parameters tan)
	(_code 8381838c88d5d396d4d791d9db86d5858184868585)
	(_ent
		(_time 1669870641416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . ext_bi_buf 1 -1)
)
I 000047 55 768           1670424044558 IO_MUX
(_unit VHDL(io_mux 0 30(io_mux 0 39))
	(_version vef)
	(_time 1670424044559 2022.12.07 23:40:44)
	(_source(\../src/IO_MUX.vhd\))
	(_parameters tan)
	(_code 93919f9cc6c79185c6c586c8ca959a95c596c595c7)
	(_ent
		(_time 1669870802005)
	)
	(_object
		(_port(_int RD_SEL -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 33(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int B 0 0 34(_ent(_in))))
		(_port(_int MUX_OUT 0 0 35(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . IO_MUX 1 -1)
)
I 000044 55 711           1670424044584 key
(_unit VHDL(key 0 30(key 0 36))
	(_version vef)
	(_time 1670424044585 2022.12.07 23:40:44)
	(_source(\../src/key.vhd\))
	(_parameters tan)
	(_code b2b0e5e6b5e4efa4e1b0a7e9eab4e0b4b7b5bbb4e0)
	(_ent
		(_time 1669870900235)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int KEY_OUT 0 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 50463234)
		(33686018 33686018 33686018)
	)
	(_model . key 1 -1)
)
I 000046 55 8539          1670424044608 micro
(_unit VHDL(micro 0 27(micro 0 38))
	(_version vef)
	(_time 1670424044609 2022.12.07 23:40:44)
	(_source(\../compile/micro.vhd\))
	(_parameters tan)
	(_code c2c09397c99595d596958498c7c4cbc4c1c5c0c494)
	(_ent
		(_time 1668665283928)
	)
	(_comp
		(ACC
			(_object
				(_port(_int ACC_IN 2 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int LD -1 0 46(_ent (_in))))
				(_port(_int RESET -1 0 47(_ent (_in))))
				(_port(_int ACC_OUT 2 0 48(_ent (_out))))
			)
		)
		(FLAG
			(_object
				(_port(_int ALU_OUT 9 0 94(_ent (_in))))
				(_port(_int CLK -1 0 95(_ent (_in))))
				(_port(_int LD -1 0 96(_ent (_in))))
				(_port(_int FLAG -1 0 97(_ent (_out))))
			)
		)
		(IR
			(_object
				(_port(_int CLK -1 0 102(_ent (_in))))
				(_port(_int IR_IN 10 0 103(_ent (_in))))
				(_port(_int LD -1 0 104(_ent (_in))))
				(_port(_int IR_OUT 10 0 105(_ent (_out))))
			)
		)
		(ADDR_MUX
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int SEL -1 0 55(_ent (_in))))
				(_port(_int MUX_OUT 3 0 56(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int A 4 0 61(_ent (_in))))
				(_port(_int B 4 0 62(_ent (_in))))
				(_port(_int OP 5 0 63(_ent (_in))))
				(_port(_int ALU_OUT 4 0 64(_ent (_out))))
			)
		)
		(MDR
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int LD -1 0 111(_ent (_in))))
				(_port(_int MDR_IN 11 0 112(_ent (_in))))
				(_port(_int MDR_OUT 11 0 113(_ent (_out))))
			)
		)
		(BI_BUF
			(_object
				(_port(_int BUF_IN 6 0 69(_ent (_in))))
				(_port(_int EN -1 0 70(_ent (_in))))
				(_port(_int BID_BUS 6 0 71(_ent (_inout))))
				(_port(_int BUF_OUT 6 0 72(_ent (_out))))
			)
		)
		(PC_LOGIC
			(_object
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int INC_PC -1 0 119(_ent (_in))))
				(_port(_int LD_PC -1 0 120(_ent (_in))))
				(_port(_int PC_IN 12 0 121(_ent (_in))))
				(_port(_int RESET -1 0 122(_ent (_in))))
				(_port(_int PC_OUT 12 0 123(_ent (_out))))
			)
		)
		(CONTROL_LOGIC
			(_object
				(_port(_int OP 7 0 77(_ent (_in))))
				(_port(_int PSTATE 8 0 78(_ent (_in))))
				(_port(_int ZERO -1 0 79(_ent (_in))))
				(_port(_int DOUT_EN -1 0 80(_ent (_out))))
				(_port(_int INC -1 0 81(_ent (_out))))
				(_port(_int LD_ACC -1 0 82(_ent (_out))))
				(_port(_int LD_IR -1 0 83(_ent (_out))))
				(_port(_int LD_MDR -1 0 84(_ent (_out))))
				(_port(_int LD_PC -1 0 85(_ent (_out))))
				(_port(_int NSTATE 8 0 86(_ent (_out))))
				(_port(_int RD -1 0 87(_ent (_out))))
				(_port(_int SEL -1 0 88(_ent (_out))))
				(_port(_int WR -1 0 89(_ent (_out))))
			)
		)
		(STATE
			(_object
				(_port(_int CLK -1 0 128(_ent (_in))))
				(_port(_int RESET -1 0 129(_ent (_in))))
				(_port(_int STATE_IN 13 0 130(_ent (_in))))
				(_port(_int STATE_OUT 13 0 131(_ent (_out))))
			)
		)
	)
	(_inst U1 0 158(_comp ACC)
		(_port
			((ACC_IN)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((RESET)(RESET))
			((ACC_OUT)(BUS1199))
		)
		(_use(_ent . ACC)
		)
	)
	(_inst U10 0 167(_comp FLAG)
		(_port
			((ALU_OUT)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((FLAG)(NET757))
		)
		(_use(_ent . FLAG)
		)
	)
	(_inst U11 0 175(_comp IR)
		(_port
			((CLK)(CLK))
			((IR_IN)(BUS899))
			((LD)(NET695))
			((IR_OUT)(data))
		)
		(_use(_ent . IR)
		)
	)
	(_inst U2 0 183(_comp ADDR_MUX)
		(_port
			((A)(BUS843))
			((B(7))(data(7)))
			((B(6))(data(6)))
			((B(5))(data(5)))
			((B(4))(data(4)))
			((B(3))(data(3)))
			((B(2))(data(2)))
			((B(1))(data(1)))
			((B(0))(data(0)))
			((SEL)(NET747))
			((MUX_OUT)(mem_addr))
		)
		(_use(_ent . ADDR_MUX)
			(_port
				((A)(A))
				((B)(B))
				((SEL)(SEL))
				((MUX_OUT)(MUX_OUT))
			)
		)
	)
	(_inst U4 0 198(_comp ALU)
		(_port
			((A)(BUS1199))
			((B)(BUS865))
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((ALU_OUT)(BUS781))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((OP)(OP))
				((ALU_OUT)(ALU_OUT))
			)
		)
	)
	(_inst U5 0 209(_comp MDR)
		(_port
			((CLK)(CLK))
			((LD)(NET683))
			((MDR_IN)(BUS899))
			((MDR_OUT)(BUS865))
		)
		(_use(_ent . MDR)
		)
	)
	(_inst U6 0 217(_comp BI_BUF)
		(_port
			((BUF_IN)(BUS1199))
			((EN)(NET707))
			((BID_BUS)(mem_data))
			((BUF_OUT)(BUS899))
		)
		(_use(_ent . BI_BUF)
		)
	)
	(_inst U7 0 225(_comp PC_LOGIC)
		(_port
			((CLK)(CLK))
			((INC_PC)(NET715))
			((LD_PC)(NET723))
			((PC_IN(7))(data(7)))
			((PC_IN(6))(data(6)))
			((PC_IN(5))(data(5)))
			((PC_IN(4))(data(4)))
			((PC_IN(3))(data(3)))
			((PC_IN(2))(data(2)))
			((PC_IN(1))(data(1)))
			((PC_IN(0))(data(0)))
			((RESET)(RESET))
			((PC_OUT)(BUS843))
		)
		(_use(_ent . PC_LOGIC)
			(_port
				((CLK)(CLK))
				((INC_PC)(INC_PC))
				((LD_PC)(LD_PC))
				((PC_IN)(PC_IN))
				((RESET)(RESET))
				((PC_OUT)(PC_OUT))
			)
		)
	)
	(_inst U8 0 242(_comp CONTROL_LOGIC)
		(_port
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((PSTATE)(BUS796))
			((ZERO)(NET757))
			((DOUT_EN)(NET707))
			((INC)(NET715))
			((LD_ACC)(NET665))
			((LD_IR)(NET695))
			((LD_MDR)(NET683))
			((LD_PC)(NET723))
			((NSTATE)(BUS784))
			((RD)(read))
			((SEL)(NET747))
			((WR)(write))
		)
		(_use(_ent . CONTROL_LOGIC)
			(_port
				((OP)(OP))
				((PSTATE)(PSTATE))
				((ZERO)(ZERO))
				((DOUT_EN)(DOUT_EN))
				((INC)(INC))
				((LD_ACC)(LD_ACC))
				((LD_IR)(LD_IR))
				((LD_MDR)(LD_MDR))
				((LD_PC)(LD_PC))
				((NSTATE)(NSTATE))
				((RD)(RD))
				((SEL)(SEL))
				((WR)(WR))
			)
		)
	)
	(_inst U9 0 262(_comp STATE)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((STATE_IN)(BUS784))
			((STATE_OUT)(BUS796))
		)
		(_use(_ent . STATE)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RESET -1 0 30(_ent(_in))))
		(_port(_int read -1 0 31(_ent(_out))))
		(_port(_int write -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int mem_addr 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34(_array -1((_dto i 11 i 0)))))
		(_port(_int mem_data 1 0 34(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 61(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 69(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 94(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 103(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 112(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 121(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int NET665 -1 0 137(_arch(_uni))))
		(_sig(_int NET683 -1 0 138(_arch(_uni))))
		(_sig(_int NET695 -1 0 139(_arch(_uni))))
		(_sig(_int NET707 -1 0 140(_arch(_uni))))
		(_sig(_int NET715 -1 0 141(_arch(_uni))))
		(_sig(_int NET723 -1 0 142(_arch(_uni))))
		(_sig(_int NET747 -1 0 143(_arch(_uni))))
		(_sig(_int NET757 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 145(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS1199 14 0 145(_arch(_uni))))
		(_sig(_int BUS781 14 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS784 15 0 147(_arch(_uni))))
		(_sig(_int BUS796 15 0 148(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 149(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS843 16 0 149(_arch(_uni))))
		(_sig(_int BUS865 14 0 150(_arch(_uni))))
		(_sig(_int BUS899 14 0 151(_arch(_uni))))
		(_sig(_int data 14 0 152(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000052 55 6920          1670424044616 \7_Seg_Top\
(_unit VHDL(\7_Seg_Top\ 0 27(\7_Seg_Top\ 0 30))
	(_version vef)
	(_time 1670424044617 2022.12.07 23:40:44)
	(_source(\../compile/7_Seg_Top.vhd\))
	(_parameters tan)
	(_code d1d08786d785d3c486d2c48b87d487d4d5d787d6d1)
	(_ent
		(_time 1668670337119)
	)
	(_comp
		(micro
			(_object
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RESET -1 0 105(_ent (_in))))
				(_port(_int read -1 0 106(_ent (_out))))
				(_port(_int write -1 0 107(_ent (_out))))
				(_port(_int mem_addr 10 0 108(_ent (_out))))
				(_port(_int mem_data 11 0 109(_ent (_inout))))
			)
		)
		(IO_MUX
			(_object
				(_port(_int RD_SEL -1 0 91(_ent (_in))))
				(_port(_int A 8 0 92(_ent (_in))))
				(_port(_int B 8 0 93(_ent (_in))))
				(_port(_int MUX_OUT 8 0 94(_ent (_out))))
			)
		)
		(key
			(_object
				(_port(_int KEY_OUT 9 0 99(_ent (_out))))
			)
		)
		(ext_bi_buf
			(_object
				(_port(_int BUF_IN 7 0 83(_ent (_in))))
				(_port(_int EN -1 0 84(_ent (_in))))
				(_port(_int BID_BUS 7 0 85(_ent (_inout))))
				(_port(_int BUF_OUT 7 0 86(_ent (_out))))
			)
		)
		(CISC_MEMORY
			(_object
				(_port(_int MEM_CLK -1 0 51(_ent (_in))))
				(_port(_int READ -1 0 52(_ent (_in))))
				(_port(_int WRITE -1 0 53(_ent (_in))))
				(_port(_int MEM_ADDR 2 0 54(_ent (_in))))
				(_port(_int MEM_DATA_IN 3 0 55(_ent (_in))))
				(_port(_int MEM_DATA_OUT 3 0 56(_ent (_out))))
			)
		)
		(addr_decoder
			(_object
				(_port(_int WRITE -1 0 36(_ent (_in))))
				(_port(_int WRITE_EN -1 0 37(_ent (_out))))
				(_port(_int MEM_ADDR 0 0 38(_ent (_in))))
				(_port(_int READ -1 0 39(_ent (_in))))
				(_port(_int READ_EN -1 0 40(_ent (_out))))
			)
		)
		(CLOCKGEN
			(_object
				(_port(_int clk -1 0 61(_ent (_out))))
				(_port(_int mem_clk -1 0 62(_ent (_out))))
				(_port(_int reset -1 0 63(_ent (_out))))
			)
		)
		(data_latch
			(_object
				(_port(_int CLK -1 0 68(_ent (_in))))
				(_port(_int EN -1 0 69(_ent (_in))))
				(_port(_int RESET -1 0 70(_ent (_in))))
				(_port(_int LATCH_IN 4 0 71(_ent (_in))))
				(_port(_int LATCH_OUT 4 0 72(_ent (_out))))
			)
		)
		(Bin2BCD
			(_object
				(_port(_int d 1 0 45(_ent (_in))))
				(_port(_int q 1 0 46(_ent (_out))))
			)
		)
		(split
			(_object
				(_port(_int d 12 0 114(_ent (_in))))
				(_port(_int q1 13 0 115(_ent (_out))))
				(_port(_int q2 13 0 116(_ent (_out))))
			)
		)
		(Decoder
			(_object
				(_port(_int d 5 0 77(_ent (_in))))
				(_port(_int q 6 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 144(_comp micro)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((read)(NET962))
			((write)(NET671))
			((mem_addr)(BUS700))
			((mem_data)(BUS703))
		)
		(_use(_ent . micro)
		)
	)
	(_inst U10 0 154(_comp IO_MUX)
		(_port
			((RD_SEL)(NET935))
			((A)(BUS891))
			((B)(BUS899))
			((MUX_OUT)(BUS887))
		)
		(_use(_ent . IO_MUX)
		)
	)
	(_inst U11 0 162(_comp key)
		(_port
			((KEY_OUT)(BUS899))
		)
		(_use(_ent . key)
		)
	)
	(_inst U12 0 167(_comp ext_bi_buf)
		(_port
			((BUF_IN)(BUS887))
			((EN)(NET962))
			((BID_BUS)(BUS703))
			((BUF_OUT)(BUS820))
		)
		(_use(_ent . ext_bi_buf)
		)
	)
	(_inst U2 0 175(_comp CISC_MEMORY)
		(_port
			((MEM_CLK)(NET641))
			((READ)(NET962))
			((WRITE)(NET671))
			((MEM_ADDR)(BUS700))
			((MEM_DATA_IN)(BUS820))
			((MEM_DATA_OUT)(BUS891))
		)
		(_use(_ent . CISC_MEMORY)
		)
	)
	(_inst U3 0 185(_comp addr_decoder)
		(_port
			((WRITE)(NET671))
			((WRITE_EN)(NET674))
			((MEM_ADDR)(BUS700))
			((READ)(NET962))
			((READ_EN)(NET935))
		)
		(_use(_ent . addr_decoder)
		)
	)
	(_inst U4 0 194(_comp CLOCKGEN)
		(_port
			((clk)(clk))
			((mem_clk)(NET641))
			((reset)(reset))
		)
		(_use(_ent . CLOCKGEN)
		)
	)
	(_inst U5 0 201(_comp data_latch)
		(_port
			((CLK)(CLK))
			((EN)(NET674))
			((RESET)(RESET))
			((LATCH_IN)(BUS703))
			((LATCH_OUT)(BUS719))
		)
		(_use(_ent . data_latch)
		)
	)
	(_inst U6 0 210(_comp Bin2BCD)
		(_port
			((d)(BUS719))
			((q)(BUS727))
		)
		(_use(_ent . Bin2BCD)
		)
	)
	(_inst U7 0 216(_comp split)
		(_port
			((d)(BUS727))
			((q1)(BUS739))
			((q2)(BUS747))
		)
		(_use(_ent . split)
		)
	)
	(_inst U8 0 223(_comp Decoder)
		(_port
			((d)(BUS739))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst U9 0 228(_comp Decoder)
		(_port
			((d)(BUS747))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 55(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 78(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 83(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 92(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 99(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 109(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 114(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 115(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLK -1 0 122(_arch(_uni))))
		(_sig(_int NET641 -1 0 123(_arch(_uni))))
		(_sig(_int NET671 -1 0 124(_arch(_uni))))
		(_sig(_int NET674 -1 0 125(_arch(_uni))))
		(_sig(_int NET935 -1 0 126(_arch(_uni))))
		(_sig(_int NET962 -1 0 127(_arch(_uni))))
		(_sig(_int RESET -1 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 129(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS700 14 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1324 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS703 15 0 130(_arch(_uni))))
		(_sig(_int BUS719 15 0 131(_arch(_uni))))
		(_sig(_int BUS727 15 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS739 16 0 133(_arch(_uni))))
		(_sig(_int BUS747 16 0 134(_arch(_uni))))
		(_sig(_int BUS820 15 0 135(_arch(_uni))))
		(_sig(_int BUS887 15 0 136(_arch(_uni))))
		(_sig(_int BUS891 15 0 137(_arch(_uni))))
		(_sig(_int BUS899 15 0 138(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 864           1670424119797 BEHAVIORAL
(_unit VHDL(acc 0 29(behavioral 0 36))
	(_version vef)
	(_time 1670424119798 2022.12.07 23:41:59)
	(_source(\../src/acc.vhd\))
	(_parameters tan)
	(_code 75752674732222637574662f277374737673767374)
	(_ent
		(_time 1668665159635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ACC_IN 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int ACC_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(1))(_read(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 775           1670424119816 BEHAVIORAL
(_unit VHDL(addr_mux 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670424119817 2022.12.07 23:41:59)
	(_source(\../src/addr_mux.vhd\))
	(_parameters tan)
	(_code 8585d68b84d2d5928685c3df808280828d83848381)
	(_ent
		(_time 1665639925009)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 30(_ent(_in))))
		(_port(_int B 0 0 31(_ent(_in))))
		(_port(_int SEL -1 0 32(_ent(_in))))
		(_port(_int MUX_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000044 55 1045          1670424119836 ALU
(_unit VHDL(alu 0 30(alu 0 36))
	(_version vef)
	(_time 1670424119837 2022.12.07 23:41:59)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code a4a4f7f3f3f2f5b2a6a2e7fff0a2a5a2f7a3a1a2a5)
	(_ent
		(_time 1668666690376)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_port(_int B 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 1 0 33(_ent(_in))))
		(_port(_int ALU_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_subprogram
			(_int ADD 1 0 37(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU 2 -1)
)
I 000051 55 836           1670424119862 BEHAVIORAL
(_unit VHDL(bi_buf 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670424119863 2022.12.07 23:41:59)
	(_source(\../src/bi_buf.vhd\))
	(_parameters tan)
	(_code b4b4e4e0b9e0b6a2b7b4a1eee3b2b6b2bdb1e2b2b6)
	(_ent
		(_time 1668664314784)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 918           1670424119878 BEHAVIORAL
(_unit VHDL(flag 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670424119879 2022.12.07 23:41:59)
	(_source(\../src/flag.vhd\))
	(_parameters tan)
	(_code c3c39796939496d5c590d599c1c5c2c5c4c5c5c590)
	(_ent
		(_time 1668665179096)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ALU_OUT 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int FLAG -1 0 33(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(3))(_sens(1))(_read(0)(2)))))
		)
		(_subprogram
			(_int DETECT_ZERO 1 0 36(_arch(_func -1 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 768           1670424119894 BEHAVIORAL
(_unit VHDL(ir 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670424119895 2022.12.07 23:41:59)
	(_source(\../src/ir.vhd\))
	(_parameters tan)
	(_code d3d38880d2848ec4d0d1ca8880d5dad4d1d5dad4d1)
	(_ent
		(_time 1668664367605)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int IR_IN 0 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int IR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 772           1670424119913 BEHAVIORAL
(_unit VHDL(mdr 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670424119914 2022.12.07 23:41:59)
	(_source(\../src/mdr.vhd\))
	(_parameters tan)
	(_code f2f2f4a2f4a4a4e4a7f0e6a9a1f4a6f4f6f5f0f4a6)
	(_ent
		(_time 1668664385654)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int MDR_IN 0 0 32(_ent(_in))))
		(_port(_int MDR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1237          1670424119933 BEHAVIORAL
(_unit VHDL(pc_logic 0 30(behavioral 0 38))
	(_version vef)
	(_time 1670424119934 2022.12.07 23:41:59)
	(_source(\../src/pc_logic.vhd\))
	(_parameters tan)
	(_code 02035104035600145052445854040b040105020401)
	(_ent
		(_time 1665639925051)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int INC_PC -1 0 32(_ent(_in)(_event))))
		(_port(_int LD_PC -1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_IN 0 0 34(_ent(_in)(_event))))
		(_port(_int RESET -1 0 35(_ent(_in)(_event))))
		(_port(_int PC_OUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int pc_out_reg 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5))))
			(line__54(_arch 1 0 54(_assignment(_alias((pc_out)(pc_out_reg)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 50463234)
	)
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 822           1670424119951 BEHAVIORAL
(_unit VHDL(state 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670424119952 2022.12.07 23:41:59)
	(_source(\../src/state.vhd\))
	(_parameters tan)
	(_code 11104117144644061412044a431615171016151714)
	(_ent
		(_time 1654150164443)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in)(_event))))
		(_port(_int RESET -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int STATE_IN 0 0 32(_ent(_in)(_event))))
		(_port(_int STATE_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1335          1670424119970 BEHAVIORAL
(_unit VHDL(control_logic 0 29(behavioral 0 45))
	(_version vef)
	(_time 1670424119971 2022.12.07 23:41:59)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 21217125767620367723337b262772247727722777)
	(_ent
		(_time 1668663552467)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int PSTATE 1 0 31(_ent(_in))))
		(_port(_int ZERO -1 0 32(_ent(_in))))
		(_port(_int DOUT_EN -1 0 33(_ent(_out))))
		(_port(_int INC -1 0 34(_ent(_out))))
		(_port(_int LD_ACC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 36(_ent(_out))))
		(_port(_int LD_MDR -1 0 37(_ent(_out))))
		(_port(_int LD_PC -1 0 38(_ent(_out))))
		(_port(_int NSTATE 1 0 39(_ent(_out))))
		(_port(_int RD -1 0 40(_ent(_out))))
		(_port(_int SEL -1 0 41(_ent(_out))))
		(_port(_int WR -1 0 42(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000049 55 759           1670424120000 CLOCKGEN
(_unit VHDL(clockgen 0 30(clockgen 0 38))
	(_version vef)
	(_time 1670424120001 2022.12.07 23:41:59)
	(_source(\../src/CLOCKGEN.vhd\))
	(_parameters tan)
	(_code 40401042131742564213021a164645461546434613)
	(_ent
		(_time 1663222731815)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_out))))
		(_port(_int mem_clk -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_sig(_int var_clk -1 0 39(_arch(_uni((i 2))))))
		(_prcs
			(resetting(_arch 0 0 41(_prcs(_trgt(2)))))
			(clocking(_arch 1 0 48(_prcs(_simple)(_trgt(0)(1)(3))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . CLOCKGEN 2 -1)
)
I 000053 55 911           1670424120021 addr_decoder
(_unit VHDL(addr_decoder 0 30(addr_decoder 0 41))
	(_version vef)
	(_time 1670424120022 2022.12.07 23:42:00)
	(_source(\../src/addr_decoder.vhd\))
	(_parameters tan)
	(_code 5f5f0d5c0d080f485c0c19050a595a595c5909595b)
	(_ent
		(_time 1669871090398)
	)
	(_object
		(_port(_int WRITE -1 0 32(_ent(_in))))
		(_port(_int WRITE_EN -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 34(_ent(_in))))
		(_port(_int READ -1 0 35(_ent(_in))))
		(_port(_int READ_EN -1 0 36(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(1)(4))(_sens(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(50529027 50463235)
		(50529027 33686019)
	)
	(_model . addr_decoder 1 -1)
)
I 000051 55 882           1670424120037 data_latch
(_unit VHDL(data_latch 0 30(data_latch 0 42))
	(_version vef)
	(_time 1670424120038 2022.12.07 23:42:00)
	(_source(\../src/data_latch.vhd\))
	(_parameters tan)
	(_code 6f6f386f38393f796f3b29356d696e686b696c6967)
	(_ent
		(_time 1668668216299)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int EN -1 0 33(_ent(_in))))
		(_port(_int RESET -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35(_array -1((_dto i 11 i 0)))))
		(_port(_int LATCH_IN 0 0 35(_ent(_in))))
		(_port(_int LATCH_OUT 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . data_latch 1 -1)
)
I 000044 55 852           1670424120053 beh
(_unit VHDL(bin2bcd 0 30(beh 0 37))
	(_version vef)
	(_time 1670424120054 2022.12.07 23:42:00)
	(_source(\../src/Bin2BCD.vhd\))
	(_parameters tan)
	(_code 7f7f2e7e20287e6c7f286d252d797b797d7976792a)
	(_ent
		(_time 1668670771105)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . beh 1 -1)
)
I 000046 55 870           1670424120074 split
(_unit VHDL(split 0 28(split 0 36))
	(_version vef)
	(_time 1670424120075 2022.12.07 23:42:00)
	(_source(\../src/split.vhd\))
	(_parameters tan)
	(_code 8e8fde81dbd9899887df9ad5dc898e88dd8887898a)
	(_ent
		(_time 1668669919008)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int q1 1 0 31(_ent(_out))))
		(_port(_int q2 1 0 32(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((q1)(d(d_7_4))))(_trgt(1))(_sens(0(d_7_4))))))
			(line__39(_arch 1 0 39(_assignment(_alias((q2)(d(d_3_0))))(_trgt(2))(_sens(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . split 2 -1)
)
I 000044 55 932           1670424120088 Beh
(_unit VHDL(decoder 0 28(beh 0 35))
	(_version vef)
	(_time 1670424120089 2022.12.07 23:42:00)
	(_source(\../src/Decoder.vhd\))
	(_parameters tan)
	(_code 9e9ec991cec9c988c9cb8ac4ca999c989a989b989d)
	(_ent
		(_time 1668670025422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50528771 131586)
		(33686018 131586)
		(50528770 131586)
	)
	(_model . Beh 1 -1)
)
I 000052 55 8640          1670424120115 CISC_MEMORY
(_unit VHDL(cisc_memory 0 31(cisc_memory 0 42))
	(_version vef)
	(_time 1670424120116 2022.12.07 23:42:00)
	(_source(\../src/CISC_MEMORY.vhd\))
	(_parameters tan)
	(_code bdbdede9e0ebeaabbeb9e9bef9e7e9bbe9bbebbabfbab4)
	(_ent
		(_time 1669871162613)
	)
	(_object
		(_port(_int MEM_CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int READ -1 0 34(_ent(_in))))
		(_port(_int WRITE -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37(_array -1((_dto i 11 i 0)))))
		(_port(_int MEM_DATA_IN 1 0 37(_ent(_in))))
		(_port(_int MEM_DATA_OUT 1 0 38(_ent(_out))))
		(_type(_int MEM_WORD 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int MEM_TABLE 0 45(_array 2((_dto i 255 i 0)))))
		(_sig(_int cells 3 0 46(_arch(_uni(((_string \"000000000011"\))((_string \"000000000001"\))((_string \"000000000001"\))((_string \"000000001010"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"000000000000"\))((_string \"011100000000"\))((_string \"000100000000"\))((_string \"010011111100"\))((_string \"011011111110"\))((_string \"001011111101"\))((_string \"010111111110"\))((_string \"011011111001"\))((_string \"010111111010"\))((_string \"011011111010"\))((_string \"100011111110"\))((_string \"010111111111"\))((_string \"010111111000"\)))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 306(_scalar (_to i 0 i 255))))
		(_var(_int address 4 0 306(_prcs 0)))
		(_prcs
			(line__305(_arch 0 0 305(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(std_logic_misc)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . CISC_MEMORY 1 -1)
)
I 000051 55 844           1670424120133 ext_bi_buf
(_unit VHDL(ext_bi_buf 0 29(ext_bi_buf 0 38))
	(_version vef)
	(_time 1670424120134 2022.12.07 23:42:00)
	(_source(\../src/ext_bi_buf.vhd\))
	(_parameters tan)
	(_code cdcd9b99919b9dd89a99df9795c89bcbcfcac8cbcb)
	(_ent
		(_time 1669870641416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . ext_bi_buf 1 -1)
)
I 000047 55 768           1670424120151 IO_MUX
(_unit VHDL(io_mux 0 30(io_mux 0 39))
	(_version vef)
	(_time 1670424120152 2022.12.07 23:42:00)
	(_source(\../src/IO_MUX.vhd\))
	(_parameters tan)
	(_code dcdc868ed988deca898ac98785dad5da8ad98ada88)
	(_ent
		(_time 1669870802005)
	)
	(_object
		(_port(_int RD_SEL -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 33(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int B 0 0 34(_ent(_in))))
		(_port(_int MUX_OUT 0 0 35(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . IO_MUX 1 -1)
)
I 000044 55 711           1670424120176 key
(_unit VHDL(key 0 30(key 0 36))
	(_version vef)
	(_time 1670424120177 2022.12.07 23:42:00)
	(_source(\../src/key.vhd\))
	(_parameters tan)
	(_code fcfcfdacaaaaa1eaaffee9a7a4faaefaf9fbf5faae)
	(_ent
		(_time 1669870900235)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int KEY_OUT 0 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 50463234)
		(33686018 33686018 33686018)
	)
	(_model . key 1 -1)
)
I 000046 55 8539          1670424120201 micro
(_unit VHDL(micro 0 27(micro 0 38))
	(_version vef)
	(_time 1670424120202 2022.12.07 23:42:00)
	(_source(\../compile/micro.vhd\))
	(_parameters tan)
	(_code 0b0b0b0d505c5c1c5f5c4d510e0d020d080c090d5d)
	(_ent
		(_time 1668665283928)
	)
	(_comp
		(ACC
			(_object
				(_port(_int ACC_IN 2 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int LD -1 0 46(_ent (_in))))
				(_port(_int RESET -1 0 47(_ent (_in))))
				(_port(_int ACC_OUT 2 0 48(_ent (_out))))
			)
		)
		(FLAG
			(_object
				(_port(_int ALU_OUT 9 0 94(_ent (_in))))
				(_port(_int CLK -1 0 95(_ent (_in))))
				(_port(_int LD -1 0 96(_ent (_in))))
				(_port(_int FLAG -1 0 97(_ent (_out))))
			)
		)
		(IR
			(_object
				(_port(_int CLK -1 0 102(_ent (_in))))
				(_port(_int IR_IN 10 0 103(_ent (_in))))
				(_port(_int LD -1 0 104(_ent (_in))))
				(_port(_int IR_OUT 10 0 105(_ent (_out))))
			)
		)
		(ADDR_MUX
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int SEL -1 0 55(_ent (_in))))
				(_port(_int MUX_OUT 3 0 56(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int A 4 0 61(_ent (_in))))
				(_port(_int B 4 0 62(_ent (_in))))
				(_port(_int OP 5 0 63(_ent (_in))))
				(_port(_int ALU_OUT 4 0 64(_ent (_out))))
			)
		)
		(MDR
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int LD -1 0 111(_ent (_in))))
				(_port(_int MDR_IN 11 0 112(_ent (_in))))
				(_port(_int MDR_OUT 11 0 113(_ent (_out))))
			)
		)
		(BI_BUF
			(_object
				(_port(_int BUF_IN 6 0 69(_ent (_in))))
				(_port(_int EN -1 0 70(_ent (_in))))
				(_port(_int BID_BUS 6 0 71(_ent (_inout))))
				(_port(_int BUF_OUT 6 0 72(_ent (_out))))
			)
		)
		(PC_LOGIC
			(_object
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int INC_PC -1 0 119(_ent (_in))))
				(_port(_int LD_PC -1 0 120(_ent (_in))))
				(_port(_int PC_IN 12 0 121(_ent (_in))))
				(_port(_int RESET -1 0 122(_ent (_in))))
				(_port(_int PC_OUT 12 0 123(_ent (_out))))
			)
		)
		(CONTROL_LOGIC
			(_object
				(_port(_int OP 7 0 77(_ent (_in))))
				(_port(_int PSTATE 8 0 78(_ent (_in))))
				(_port(_int ZERO -1 0 79(_ent (_in))))
				(_port(_int DOUT_EN -1 0 80(_ent (_out))))
				(_port(_int INC -1 0 81(_ent (_out))))
				(_port(_int LD_ACC -1 0 82(_ent (_out))))
				(_port(_int LD_IR -1 0 83(_ent (_out))))
				(_port(_int LD_MDR -1 0 84(_ent (_out))))
				(_port(_int LD_PC -1 0 85(_ent (_out))))
				(_port(_int NSTATE 8 0 86(_ent (_out))))
				(_port(_int RD -1 0 87(_ent (_out))))
				(_port(_int SEL -1 0 88(_ent (_out))))
				(_port(_int WR -1 0 89(_ent (_out))))
			)
		)
		(STATE
			(_object
				(_port(_int CLK -1 0 128(_ent (_in))))
				(_port(_int RESET -1 0 129(_ent (_in))))
				(_port(_int STATE_IN 13 0 130(_ent (_in))))
				(_port(_int STATE_OUT 13 0 131(_ent (_out))))
			)
		)
	)
	(_inst U1 0 158(_comp ACC)
		(_port
			((ACC_IN)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((RESET)(RESET))
			((ACC_OUT)(BUS1199))
		)
		(_use(_ent . ACC)
		)
	)
	(_inst U10 0 167(_comp FLAG)
		(_port
			((ALU_OUT)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((FLAG)(NET757))
		)
		(_use(_ent . FLAG)
		)
	)
	(_inst U11 0 175(_comp IR)
		(_port
			((CLK)(CLK))
			((IR_IN)(BUS899))
			((LD)(NET695))
			((IR_OUT)(data))
		)
		(_use(_ent . IR)
		)
	)
	(_inst U2 0 183(_comp ADDR_MUX)
		(_port
			((A)(BUS843))
			((B(7))(data(7)))
			((B(6))(data(6)))
			((B(5))(data(5)))
			((B(4))(data(4)))
			((B(3))(data(3)))
			((B(2))(data(2)))
			((B(1))(data(1)))
			((B(0))(data(0)))
			((SEL)(NET747))
			((MUX_OUT)(mem_addr))
		)
		(_use(_ent . ADDR_MUX)
			(_port
				((A)(A))
				((B)(B))
				((SEL)(SEL))
				((MUX_OUT)(MUX_OUT))
			)
		)
	)
	(_inst U4 0 198(_comp ALU)
		(_port
			((A)(BUS1199))
			((B)(BUS865))
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((ALU_OUT)(BUS781))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((OP)(OP))
				((ALU_OUT)(ALU_OUT))
			)
		)
	)
	(_inst U5 0 209(_comp MDR)
		(_port
			((CLK)(CLK))
			((LD)(NET683))
			((MDR_IN)(BUS899))
			((MDR_OUT)(BUS865))
		)
		(_use(_ent . MDR)
		)
	)
	(_inst U6 0 217(_comp BI_BUF)
		(_port
			((BUF_IN)(BUS1199))
			((EN)(NET707))
			((BID_BUS)(mem_data))
			((BUF_OUT)(BUS899))
		)
		(_use(_ent . BI_BUF)
		)
	)
	(_inst U7 0 225(_comp PC_LOGIC)
		(_port
			((CLK)(CLK))
			((INC_PC)(NET715))
			((LD_PC)(NET723))
			((PC_IN(7))(data(7)))
			((PC_IN(6))(data(6)))
			((PC_IN(5))(data(5)))
			((PC_IN(4))(data(4)))
			((PC_IN(3))(data(3)))
			((PC_IN(2))(data(2)))
			((PC_IN(1))(data(1)))
			((PC_IN(0))(data(0)))
			((RESET)(RESET))
			((PC_OUT)(BUS843))
		)
		(_use(_ent . PC_LOGIC)
			(_port
				((CLK)(CLK))
				((INC_PC)(INC_PC))
				((LD_PC)(LD_PC))
				((PC_IN)(PC_IN))
				((RESET)(RESET))
				((PC_OUT)(PC_OUT))
			)
		)
	)
	(_inst U8 0 242(_comp CONTROL_LOGIC)
		(_port
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((PSTATE)(BUS796))
			((ZERO)(NET757))
			((DOUT_EN)(NET707))
			((INC)(NET715))
			((LD_ACC)(NET665))
			((LD_IR)(NET695))
			((LD_MDR)(NET683))
			((LD_PC)(NET723))
			((NSTATE)(BUS784))
			((RD)(read))
			((SEL)(NET747))
			((WR)(write))
		)
		(_use(_ent . CONTROL_LOGIC)
			(_port
				((OP)(OP))
				((PSTATE)(PSTATE))
				((ZERO)(ZERO))
				((DOUT_EN)(DOUT_EN))
				((INC)(INC))
				((LD_ACC)(LD_ACC))
				((LD_IR)(LD_IR))
				((LD_MDR)(LD_MDR))
				((LD_PC)(LD_PC))
				((NSTATE)(NSTATE))
				((RD)(RD))
				((SEL)(SEL))
				((WR)(WR))
			)
		)
	)
	(_inst U9 0 262(_comp STATE)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((STATE_IN)(BUS784))
			((STATE_OUT)(BUS796))
		)
		(_use(_ent . STATE)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RESET -1 0 30(_ent(_in))))
		(_port(_int read -1 0 31(_ent(_out))))
		(_port(_int write -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int mem_addr 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34(_array -1((_dto i 11 i 0)))))
		(_port(_int mem_data 1 0 34(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 61(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 69(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 94(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 103(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 112(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 121(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int NET665 -1 0 137(_arch(_uni))))
		(_sig(_int NET683 -1 0 138(_arch(_uni))))
		(_sig(_int NET695 -1 0 139(_arch(_uni))))
		(_sig(_int NET707 -1 0 140(_arch(_uni))))
		(_sig(_int NET715 -1 0 141(_arch(_uni))))
		(_sig(_int NET723 -1 0 142(_arch(_uni))))
		(_sig(_int NET747 -1 0 143(_arch(_uni))))
		(_sig(_int NET757 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 145(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS1199 14 0 145(_arch(_uni))))
		(_sig(_int BUS781 14 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS784 15 0 147(_arch(_uni))))
		(_sig(_int BUS796 15 0 148(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 149(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS843 16 0 149(_arch(_uni))))
		(_sig(_int BUS865 14 0 150(_arch(_uni))))
		(_sig(_int BUS899 14 0 151(_arch(_uni))))
		(_sig(_int data 14 0 152(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000052 55 6920          1670424120208 \7_Seg_Top\
(_unit VHDL(\7_Seg_Top\ 0 27(\7_Seg_Top\ 0 30))
	(_version vef)
	(_time 1670424120209 2022.12.07 23:42:00)
	(_source(\../compile/7_Seg_Top.vhd\))
	(_parameters tan)
	(_code 1b181c194e4f190e4c180e414d1e4d1e1f1d4d1c1b)
	(_ent
		(_time 1668670337119)
	)
	(_comp
		(micro
			(_object
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RESET -1 0 105(_ent (_in))))
				(_port(_int read -1 0 106(_ent (_out))))
				(_port(_int write -1 0 107(_ent (_out))))
				(_port(_int mem_addr 10 0 108(_ent (_out))))
				(_port(_int mem_data 11 0 109(_ent (_inout))))
			)
		)
		(IO_MUX
			(_object
				(_port(_int RD_SEL -1 0 91(_ent (_in))))
				(_port(_int A 8 0 92(_ent (_in))))
				(_port(_int B 8 0 93(_ent (_in))))
				(_port(_int MUX_OUT 8 0 94(_ent (_out))))
			)
		)
		(key
			(_object
				(_port(_int KEY_OUT 9 0 99(_ent (_out))))
			)
		)
		(ext_bi_buf
			(_object
				(_port(_int BUF_IN 7 0 83(_ent (_in))))
				(_port(_int EN -1 0 84(_ent (_in))))
				(_port(_int BID_BUS 7 0 85(_ent (_inout))))
				(_port(_int BUF_OUT 7 0 86(_ent (_out))))
			)
		)
		(CISC_MEMORY
			(_object
				(_port(_int MEM_CLK -1 0 51(_ent (_in))))
				(_port(_int READ -1 0 52(_ent (_in))))
				(_port(_int WRITE -1 0 53(_ent (_in))))
				(_port(_int MEM_ADDR 2 0 54(_ent (_in))))
				(_port(_int MEM_DATA_IN 3 0 55(_ent (_in))))
				(_port(_int MEM_DATA_OUT 3 0 56(_ent (_out))))
			)
		)
		(addr_decoder
			(_object
				(_port(_int WRITE -1 0 36(_ent (_in))))
				(_port(_int WRITE_EN -1 0 37(_ent (_out))))
				(_port(_int MEM_ADDR 0 0 38(_ent (_in))))
				(_port(_int READ -1 0 39(_ent (_in))))
				(_port(_int READ_EN -1 0 40(_ent (_out))))
			)
		)
		(CLOCKGEN
			(_object
				(_port(_int clk -1 0 61(_ent (_out))))
				(_port(_int mem_clk -1 0 62(_ent (_out))))
				(_port(_int reset -1 0 63(_ent (_out))))
			)
		)
		(data_latch
			(_object
				(_port(_int CLK -1 0 68(_ent (_in))))
				(_port(_int EN -1 0 69(_ent (_in))))
				(_port(_int RESET -1 0 70(_ent (_in))))
				(_port(_int LATCH_IN 4 0 71(_ent (_in))))
				(_port(_int LATCH_OUT 4 0 72(_ent (_out))))
			)
		)
		(Bin2BCD
			(_object
				(_port(_int d 1 0 45(_ent (_in))))
				(_port(_int q 1 0 46(_ent (_out))))
			)
		)
		(split
			(_object
				(_port(_int d 12 0 114(_ent (_in))))
				(_port(_int q1 13 0 115(_ent (_out))))
				(_port(_int q2 13 0 116(_ent (_out))))
			)
		)
		(Decoder
			(_object
				(_port(_int d 5 0 77(_ent (_in))))
				(_port(_int q 6 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 144(_comp micro)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((read)(NET962))
			((write)(NET671))
			((mem_addr)(BUS700))
			((mem_data)(BUS703))
		)
		(_use(_ent . micro)
		)
	)
	(_inst U10 0 154(_comp IO_MUX)
		(_port
			((RD_SEL)(NET935))
			((A)(BUS891))
			((B)(BUS899))
			((MUX_OUT)(BUS887))
		)
		(_use(_ent . IO_MUX)
		)
	)
	(_inst U11 0 162(_comp key)
		(_port
			((KEY_OUT)(BUS899))
		)
		(_use(_ent . key)
		)
	)
	(_inst U12 0 167(_comp ext_bi_buf)
		(_port
			((BUF_IN)(BUS887))
			((EN)(NET962))
			((BID_BUS)(BUS703))
			((BUF_OUT)(BUS820))
		)
		(_use(_ent . ext_bi_buf)
		)
	)
	(_inst U2 0 175(_comp CISC_MEMORY)
		(_port
			((MEM_CLK)(NET641))
			((READ)(NET962))
			((WRITE)(NET671))
			((MEM_ADDR)(BUS700))
			((MEM_DATA_IN)(BUS820))
			((MEM_DATA_OUT)(BUS891))
		)
		(_use(_ent . CISC_MEMORY)
		)
	)
	(_inst U3 0 185(_comp addr_decoder)
		(_port
			((WRITE)(NET671))
			((WRITE_EN)(NET674))
			((MEM_ADDR)(BUS700))
			((READ)(NET962))
			((READ_EN)(NET935))
		)
		(_use(_ent . addr_decoder)
		)
	)
	(_inst U4 0 194(_comp CLOCKGEN)
		(_port
			((clk)(clk))
			((mem_clk)(NET641))
			((reset)(reset))
		)
		(_use(_ent . CLOCKGEN)
		)
	)
	(_inst U5 0 201(_comp data_latch)
		(_port
			((CLK)(CLK))
			((EN)(NET674))
			((RESET)(RESET))
			((LATCH_IN)(BUS703))
			((LATCH_OUT)(BUS719))
		)
		(_use(_ent . data_latch)
		)
	)
	(_inst U6 0 210(_comp Bin2BCD)
		(_port
			((d)(BUS719))
			((q)(BUS727))
		)
		(_use(_ent . Bin2BCD)
		)
	)
	(_inst U7 0 216(_comp split)
		(_port
			((d)(BUS727))
			((q1)(BUS739))
			((q2)(BUS747))
		)
		(_use(_ent . split)
		)
	)
	(_inst U8 0 223(_comp Decoder)
		(_port
			((d)(BUS739))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst U9 0 228(_comp Decoder)
		(_port
			((d)(BUS747))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 55(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 78(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 83(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 92(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 99(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 109(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 114(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 115(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLK -1 0 122(_arch(_uni))))
		(_sig(_int NET641 -1 0 123(_arch(_uni))))
		(_sig(_int NET671 -1 0 124(_arch(_uni))))
		(_sig(_int NET674 -1 0 125(_arch(_uni))))
		(_sig(_int NET935 -1 0 126(_arch(_uni))))
		(_sig(_int NET962 -1 0 127(_arch(_uni))))
		(_sig(_int RESET -1 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 129(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS700 14 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1324 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS703 15 0 130(_arch(_uni))))
		(_sig(_int BUS719 15 0 131(_arch(_uni))))
		(_sig(_int BUS727 15 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS739 16 0 133(_arch(_uni))))
		(_sig(_int BUS747 16 0 134(_arch(_uni))))
		(_sig(_int BUS820 15 0 135(_arch(_uni))))
		(_sig(_int BUS887 15 0 136(_arch(_uni))))
		(_sig(_int BUS891 15 0 137(_arch(_uni))))
		(_sig(_int BUS899 15 0 138(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 864           1670424325271 BEHAVIORAL
(_unit VHDL(acc 0 29(behavioral 0 36))
	(_version vef)
	(_time 1670424325272 2022.12.07 23:45:25)
	(_source(\../src/acc.vhd\))
	(_parameters tan)
	(_code 212f7525237676372120327b732720272227222720)
	(_ent
		(_time 1668665159635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ACC_IN 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int ACC_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(1))(_read(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 775           1670424325290 BEHAVIORAL
(_unit VHDL(addr_mux 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670424325291 2022.12.07 23:45:25)
	(_source(\../src/addr_mux.vhd\))
	(_parameters tan)
	(_code 313f6534346661263231776b343634363937303735)
	(_ent
		(_time 1665639925009)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 30(_ent(_in))))
		(_port(_int B 0 0 31(_ent(_in))))
		(_port(_int SEL -1 0 32(_ent(_in))))
		(_port(_int MUX_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000044 55 1045          1670424325308 ALU
(_unit VHDL(alu 0 30(alu 0 36))
	(_version vef)
	(_time 1670424325309 2022.12.07 23:45:25)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 414f1543131710574347021a154740471246444740)
	(_ent
		(_time 1668666690376)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_port(_int B 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 1 0 33(_ent(_in))))
		(_port(_int ALU_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_subprogram
			(_int ADD 1 0 37(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU 2 -1)
)
I 000051 55 836           1670424325334 BEHAVIORAL
(_unit VHDL(bi_buf 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670424325335 2022.12.07 23:45:25)
	(_source(\../src/bi_buf.vhd\))
	(_parameters tan)
	(_code 606e3760693462766360753a376662666965366662)
	(_ent
		(_time 1668664314784)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 918           1670424325349 BEHAVIORAL
(_unit VHDL(flag 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670424325350 2022.12.07 23:45:25)
	(_source(\../src/flag.vhd\))
	(_parameters tan)
	(_code 707e2371232725667623662a727671767776767623)
	(_ent
		(_time 1668665179096)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ALU_OUT 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int FLAG -1 0 33(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(3))(_sens(1))(_read(0)(2)))))
		)
		(_subprogram
			(_int DETECT_ZERO 1 0 36(_arch(_func -1 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 768           1670424325370 BEHAVIORAL
(_unit VHDL(ir 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670424325371 2022.12.07 23:45:25)
	(_source(\../src/ir.vhd\))
	(_parameters tan)
	(_code 7f71237f2b2822687c7d66242c7976787d7976787d)
	(_ent
		(_time 1668664367605)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int IR_IN 0 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int IR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 772           1670424325391 BEHAVIORAL
(_unit VHDL(mdr 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670424325392 2022.12.07 23:45:25)
	(_source(\../src/mdr.vhd\))
	(_parameters tan)
	(_code 8f818e81ddd9d999da8d9bd4dc89db898b888d89db)
	(_ent
		(_time 1668664385654)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int MDR_IN 0 0 32(_ent(_in))))
		(_port(_int MDR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1237          1670424325413 BEHAVIORAL
(_unit VHDL(pc_logic 0 30(behavioral 0 38))
	(_version vef)
	(_time 1670424325414 2022.12.07 23:45:25)
	(_source(\../src/pc_logic.vhd\))
	(_parameters tan)
	(_code aea1fbf9f8faacb8fcfee8f4f8a8a7a8ada9aea8ad)
	(_ent
		(_time 1665639925051)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int INC_PC -1 0 32(_ent(_in)(_event))))
		(_port(_int LD_PC -1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_IN 0 0 34(_ent(_in)(_event))))
		(_port(_int RESET -1 0 35(_ent(_in)(_event))))
		(_port(_int PC_OUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int pc_out_reg 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5))))
			(line__54(_arch 1 0 54(_assignment(_alias((pc_out)(pc_out_reg)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 50463234)
	)
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 822           1670424325431 BEHAVIORAL
(_unit VHDL(state 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670424325432 2022.12.07 23:45:25)
	(_source(\../src/state.vhd\))
	(_parameters tan)
	(_code beb1e8ebefe9eba9bbbdabe5ecb9bab8bfb9bab8bb)
	(_ent
		(_time 1654150164443)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in)(_event))))
		(_port(_int RESET -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int STATE_IN 0 0 32(_ent(_in)(_event))))
		(_port(_int STATE_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1335          1670424325451 BEHAVIORAL
(_unit VHDL(control_logic 0 29(behavioral 0 45))
	(_version vef)
	(_time 1670424325452 2022.12.07 23:45:25)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code cdc39b98cf9accda9bcfdf97cacb9ec89bcb9ecb9b)
	(_ent
		(_time 1668663552467)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int PSTATE 1 0 31(_ent(_in))))
		(_port(_int ZERO -1 0 32(_ent(_in))))
		(_port(_int DOUT_EN -1 0 33(_ent(_out))))
		(_port(_int INC -1 0 34(_ent(_out))))
		(_port(_int LD_ACC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 36(_ent(_out))))
		(_port(_int LD_MDR -1 0 37(_ent(_out))))
		(_port(_int LD_PC -1 0 38(_ent(_out))))
		(_port(_int NSTATE 1 0 39(_ent(_out))))
		(_port(_int RD -1 0 40(_ent(_out))))
		(_port(_int SEL -1 0 41(_ent(_out))))
		(_port(_int WR -1 0 42(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000049 55 759           1670424325481 CLOCKGEN
(_unit VHDL(clockgen 0 30(clockgen 0 38))
	(_version vef)
	(_time 1670424325482 2022.12.07 23:45:25)
	(_source(\../src/CLOCKGEN.vhd\))
	(_parameters tan)
	(_code ede3bbbeeabaeffbefbeafb7bbebe8ebb8ebeeebbe)
	(_ent
		(_time 1663222731815)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_out))))
		(_port(_int mem_clk -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_sig(_int var_clk -1 0 39(_arch(_uni((i 2))))))
		(_prcs
			(resetting(_arch 0 0 41(_prcs(_trgt(2)))))
			(clocking(_arch 1 0 48(_prcs(_simple)(_trgt(3)(0)(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . CLOCKGEN 2 -1)
)
I 000053 55 911           1670424325498 addr_decoder
(_unit VHDL(addr_decoder 0 30(addr_decoder 0 41))
	(_version vef)
	(_time 1670424325499 2022.12.07 23:45:25)
	(_source(\../src/addr_decoder.vhd\))
	(_parameters tan)
	(_code fcf2a8acababacebffafbaa6a9faf9fafffaaafaf8)
	(_ent
		(_time 1669871090398)
	)
	(_object
		(_port(_int WRITE -1 0 32(_ent(_in))))
		(_port(_int WRITE_EN -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 34(_ent(_in))))
		(_port(_int READ -1 0 35(_ent(_in))))
		(_port(_int READ_EN -1 0 36(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(1)(4))(_sens(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(50529027 50463235)
		(50529027 33686019)
	)
	(_model . addr_decoder 1 -1)
)
I 000051 55 882           1670424325514 data_latch
(_unit VHDL(data_latch 0 30(data_latch 0 42))
	(_version vef)
	(_time 1670424325515 2022.12.07 23:45:25)
	(_source(\../src/data_latch.vhd\))
	(_parameters tan)
	(_code 0c025e0a5e5a5c1a0c584a560e0a0d0b080a0f0a04)
	(_ent
		(_time 1668668216299)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int EN -1 0 33(_ent(_in))))
		(_port(_int RESET -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35(_array -1((_dto i 11 i 0)))))
		(_port(_int LATCH_IN 0 0 35(_ent(_in))))
		(_port(_int LATCH_OUT 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . data_latch 1 -1)
)
I 000044 55 852           1670424325529 beh
(_unit VHDL(bin2bcd 0 30(beh 0 37))
	(_version vef)
	(_time 1670424325530 2022.12.07 23:45:25)
	(_source(\../src/Bin2BCD.vhd\))
	(_parameters tan)
	(_code 1b154f1c404c1a081b4c0941491d1f1d191d121d4e)
	(_ent
		(_time 1668670771105)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . beh 1 -1)
)
I 000046 55 870           1670424325550 split
(_unit VHDL(split 0 28(split 0 36))
	(_version vef)
	(_time 1670424325551 2022.12.07 23:45:25)
	(_source(\../src/split.vhd\))
	(_parameters tan)
	(_code 2b247e2e797c2c3d227a3f70792c2b2d782d222c2f)
	(_ent
		(_time 1668669919008)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int q1 1 0 31(_ent(_out))))
		(_port(_int q2 1 0 32(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((q1)(d(d_7_4))))(_trgt(1))(_sens(0(d_7_4))))))
			(line__39(_arch 1 0 39(_assignment(_alias((q2)(d(d_3_0))))(_trgt(2))(_sens(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . split 2 -1)
)
I 000044 55 932           1670424325565 Beh
(_unit VHDL(decoder 0 28(beh 0 35))
	(_version vef)
	(_time 1670424325566 2022.12.07 23:45:25)
	(_source(\../src/Decoder.vhd\))
	(_parameters tan)
	(_code 3b35693e6c6c6c2d6c6e2f616f3c393d3f3d3e3d38)
	(_ent
		(_time 1668670025422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50528771 131586)
		(33686018 131586)
		(50528770 131586)
	)
	(_model . Beh 1 -1)
)
I 000052 55 8640          1670424325592 CISC_MEMORY
(_unit VHDL(cisc_memory 0 31(cisc_memory 0 42))
	(_version vef)
	(_time 1670424325593 2022.12.07 23:45:25)
	(_source(\../src/CISC_MEMORY.vhd\))
	(_parameters tan)
	(_code 5a540f59020c0d4c595e0e591e000e5c0e5c0c5d585d53)
	(_ent
		(_time 1669871162613)
	)
	(_object
		(_port(_int MEM_CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int READ -1 0 34(_ent(_in))))
		(_port(_int WRITE -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37(_array -1((_dto i 11 i 0)))))
		(_port(_int MEM_DATA_IN 1 0 37(_ent(_in))))
		(_port(_int MEM_DATA_OUT 1 0 38(_ent(_out))))
		(_type(_int MEM_WORD 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int MEM_TABLE 0 45(_array 2((_dto i 255 i 0)))))
		(_sig(_int cells 3 0 46(_arch(_uni(((_string \"000000001001"\))((_string \"000000000001"\))((_string \"000000000001"\))((_string \"000000001010"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"000000000000"\))((_string \"011100000000"\))((_string \"000100000000"\))((_string \"010011111100"\))((_string \"011011111110"\))((_string \"001011111101"\))((_string \"010111111110"\))((_string \"011011111001"\))((_string \"010111111010"\))((_string \"011011111010"\))((_string \"100011111110"\))((_string \"010111111111"\))((_string \"010111111000"\)))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 306(_scalar (_to i 0 i 255))))
		(_var(_int address 4 0 306(_prcs 0)))
		(_prcs
			(line__305(_arch 0 0 305(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(std_logic_misc)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . CISC_MEMORY 1 -1)
)
I 000051 55 844           1670424325615 ext_bi_buf
(_unit VHDL(ext_bi_buf 0 29(ext_bi_buf 0 38))
	(_version vef)
	(_time 1670424325616 2022.12.07 23:45:25)
	(_source(\../src/ext_bi_buf.vhd\))
	(_parameters tan)
	(_code 79772a79782f296c2e2d6b23217c2f7f7b7e7c7f7f)
	(_ent
		(_time 1669870641416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . ext_bi_buf 1 -1)
)
I 000047 55 768           1670424325634 IO_MUX
(_unit VHDL(io_mux 0 30(io_mux 0 39))
	(_version vef)
	(_time 1670424325635 2022.12.07 23:45:25)
	(_source(\../src/IO_MUX.vhd\))
	(_parameters tan)
	(_code 8987d687d6dd8b9fdcdf9cd2d08f808fdf8cdf8fdd)
	(_ent
		(_time 1669870802005)
	)
	(_object
		(_port(_int RD_SEL -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 33(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int B 0 0 34(_ent(_in))))
		(_port(_int MUX_OUT 0 0 35(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . IO_MUX 1 -1)
)
I 000044 55 711           1670424325659 key
(_unit VHDL(key 0 30(key 0 36))
	(_version vef)
	(_time 1670424325660 2022.12.07 23:45:25)
	(_source(\../src/key.vhd\))
	(_parameters tan)
	(_code 98969c9795cec58ecb9a8dc3c09eca9e9d9f919eca)
	(_ent
		(_time 1669870900235)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int KEY_OUT 0 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 50463234)
		(33686018 33686018 33686018)
	)
	(_model . key 1 -1)
)
I 000046 55 8539          1670424325683 micro
(_unit VHDL(micro 0 27(micro 0 38))
	(_version vef)
	(_time 1670424325684 2022.12.07 23:45:25)
	(_source(\../compile/micro.vhd\))
	(_parameters tan)
	(_code b8b6baecb9efefafeceffee2bdbeb1bebbbfbabeee)
	(_ent
		(_time 1668665283928)
	)
	(_comp
		(ACC
			(_object
				(_port(_int ACC_IN 2 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int LD -1 0 46(_ent (_in))))
				(_port(_int RESET -1 0 47(_ent (_in))))
				(_port(_int ACC_OUT 2 0 48(_ent (_out))))
			)
		)
		(FLAG
			(_object
				(_port(_int ALU_OUT 9 0 94(_ent (_in))))
				(_port(_int CLK -1 0 95(_ent (_in))))
				(_port(_int LD -1 0 96(_ent (_in))))
				(_port(_int FLAG -1 0 97(_ent (_out))))
			)
		)
		(IR
			(_object
				(_port(_int CLK -1 0 102(_ent (_in))))
				(_port(_int IR_IN 10 0 103(_ent (_in))))
				(_port(_int LD -1 0 104(_ent (_in))))
				(_port(_int IR_OUT 10 0 105(_ent (_out))))
			)
		)
		(ADDR_MUX
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int SEL -1 0 55(_ent (_in))))
				(_port(_int MUX_OUT 3 0 56(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int A 4 0 61(_ent (_in))))
				(_port(_int B 4 0 62(_ent (_in))))
				(_port(_int OP 5 0 63(_ent (_in))))
				(_port(_int ALU_OUT 4 0 64(_ent (_out))))
			)
		)
		(MDR
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int LD -1 0 111(_ent (_in))))
				(_port(_int MDR_IN 11 0 112(_ent (_in))))
				(_port(_int MDR_OUT 11 0 113(_ent (_out))))
			)
		)
		(BI_BUF
			(_object
				(_port(_int BUF_IN 6 0 69(_ent (_in))))
				(_port(_int EN -1 0 70(_ent (_in))))
				(_port(_int BID_BUS 6 0 71(_ent (_inout))))
				(_port(_int BUF_OUT 6 0 72(_ent (_out))))
			)
		)
		(PC_LOGIC
			(_object
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int INC_PC -1 0 119(_ent (_in))))
				(_port(_int LD_PC -1 0 120(_ent (_in))))
				(_port(_int PC_IN 12 0 121(_ent (_in))))
				(_port(_int RESET -1 0 122(_ent (_in))))
				(_port(_int PC_OUT 12 0 123(_ent (_out))))
			)
		)
		(CONTROL_LOGIC
			(_object
				(_port(_int OP 7 0 77(_ent (_in))))
				(_port(_int PSTATE 8 0 78(_ent (_in))))
				(_port(_int ZERO -1 0 79(_ent (_in))))
				(_port(_int DOUT_EN -1 0 80(_ent (_out))))
				(_port(_int INC -1 0 81(_ent (_out))))
				(_port(_int LD_ACC -1 0 82(_ent (_out))))
				(_port(_int LD_IR -1 0 83(_ent (_out))))
				(_port(_int LD_MDR -1 0 84(_ent (_out))))
				(_port(_int LD_PC -1 0 85(_ent (_out))))
				(_port(_int NSTATE 8 0 86(_ent (_out))))
				(_port(_int RD -1 0 87(_ent (_out))))
				(_port(_int SEL -1 0 88(_ent (_out))))
				(_port(_int WR -1 0 89(_ent (_out))))
			)
		)
		(STATE
			(_object
				(_port(_int CLK -1 0 128(_ent (_in))))
				(_port(_int RESET -1 0 129(_ent (_in))))
				(_port(_int STATE_IN 13 0 130(_ent (_in))))
				(_port(_int STATE_OUT 13 0 131(_ent (_out))))
			)
		)
	)
	(_inst U1 0 158(_comp ACC)
		(_port
			((ACC_IN)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((RESET)(RESET))
			((ACC_OUT)(BUS1199))
		)
		(_use(_ent . ACC)
		)
	)
	(_inst U10 0 167(_comp FLAG)
		(_port
			((ALU_OUT)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((FLAG)(NET757))
		)
		(_use(_ent . FLAG)
		)
	)
	(_inst U11 0 175(_comp IR)
		(_port
			((CLK)(CLK))
			((IR_IN)(BUS899))
			((LD)(NET695))
			((IR_OUT)(data))
		)
		(_use(_ent . IR)
		)
	)
	(_inst U2 0 183(_comp ADDR_MUX)
		(_port
			((A)(BUS843))
			((B(7))(data(7)))
			((B(6))(data(6)))
			((B(5))(data(5)))
			((B(4))(data(4)))
			((B(3))(data(3)))
			((B(2))(data(2)))
			((B(1))(data(1)))
			((B(0))(data(0)))
			((SEL)(NET747))
			((MUX_OUT)(mem_addr))
		)
		(_use(_ent . ADDR_MUX)
			(_port
				((A)(A))
				((B)(B))
				((SEL)(SEL))
				((MUX_OUT)(MUX_OUT))
			)
		)
	)
	(_inst U4 0 198(_comp ALU)
		(_port
			((A)(BUS1199))
			((B)(BUS865))
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((ALU_OUT)(BUS781))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((OP)(OP))
				((ALU_OUT)(ALU_OUT))
			)
		)
	)
	(_inst U5 0 209(_comp MDR)
		(_port
			((CLK)(CLK))
			((LD)(NET683))
			((MDR_IN)(BUS899))
			((MDR_OUT)(BUS865))
		)
		(_use(_ent . MDR)
		)
	)
	(_inst U6 0 217(_comp BI_BUF)
		(_port
			((BUF_IN)(BUS1199))
			((EN)(NET707))
			((BID_BUS)(mem_data))
			((BUF_OUT)(BUS899))
		)
		(_use(_ent . BI_BUF)
		)
	)
	(_inst U7 0 225(_comp PC_LOGIC)
		(_port
			((CLK)(CLK))
			((INC_PC)(NET715))
			((LD_PC)(NET723))
			((PC_IN(7))(data(7)))
			((PC_IN(6))(data(6)))
			((PC_IN(5))(data(5)))
			((PC_IN(4))(data(4)))
			((PC_IN(3))(data(3)))
			((PC_IN(2))(data(2)))
			((PC_IN(1))(data(1)))
			((PC_IN(0))(data(0)))
			((RESET)(RESET))
			((PC_OUT)(BUS843))
		)
		(_use(_ent . PC_LOGIC)
			(_port
				((CLK)(CLK))
				((INC_PC)(INC_PC))
				((LD_PC)(LD_PC))
				((PC_IN)(PC_IN))
				((RESET)(RESET))
				((PC_OUT)(PC_OUT))
			)
		)
	)
	(_inst U8 0 242(_comp CONTROL_LOGIC)
		(_port
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((PSTATE)(BUS796))
			((ZERO)(NET757))
			((DOUT_EN)(NET707))
			((INC)(NET715))
			((LD_ACC)(NET665))
			((LD_IR)(NET695))
			((LD_MDR)(NET683))
			((LD_PC)(NET723))
			((NSTATE)(BUS784))
			((RD)(read))
			((SEL)(NET747))
			((WR)(write))
		)
		(_use(_ent . CONTROL_LOGIC)
			(_port
				((OP)(OP))
				((PSTATE)(PSTATE))
				((ZERO)(ZERO))
				((DOUT_EN)(DOUT_EN))
				((INC)(INC))
				((LD_ACC)(LD_ACC))
				((LD_IR)(LD_IR))
				((LD_MDR)(LD_MDR))
				((LD_PC)(LD_PC))
				((NSTATE)(NSTATE))
				((RD)(RD))
				((SEL)(SEL))
				((WR)(WR))
			)
		)
	)
	(_inst U9 0 262(_comp STATE)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((STATE_IN)(BUS784))
			((STATE_OUT)(BUS796))
		)
		(_use(_ent . STATE)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RESET -1 0 30(_ent(_in))))
		(_port(_int read -1 0 31(_ent(_out))))
		(_port(_int write -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int mem_addr 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34(_array -1((_dto i 11 i 0)))))
		(_port(_int mem_data 1 0 34(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 61(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 69(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 94(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 103(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 112(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 121(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int NET665 -1 0 137(_arch(_uni))))
		(_sig(_int NET683 -1 0 138(_arch(_uni))))
		(_sig(_int NET695 -1 0 139(_arch(_uni))))
		(_sig(_int NET707 -1 0 140(_arch(_uni))))
		(_sig(_int NET715 -1 0 141(_arch(_uni))))
		(_sig(_int NET723 -1 0 142(_arch(_uni))))
		(_sig(_int NET747 -1 0 143(_arch(_uni))))
		(_sig(_int NET757 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 145(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS1199 14 0 145(_arch(_uni))))
		(_sig(_int BUS781 14 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS784 15 0 147(_arch(_uni))))
		(_sig(_int BUS796 15 0 148(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 149(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS843 16 0 149(_arch(_uni))))
		(_sig(_int BUS865 14 0 150(_arch(_uni))))
		(_sig(_int BUS899 14 0 151(_arch(_uni))))
		(_sig(_int data 14 0 152(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000052 55 6920          1670424325691 \7_Seg_Top\
(_unit VHDL(\7_Seg_Top\ 0 27(\7_Seg_Top\ 0 30))
	(_version vef)
	(_time 1670424325692 2022.12.07 23:45:25)
	(_source(\../compile/7_Seg_Top.vhd\))
	(_parameters tan)
	(_code c7cac297c793c5d290c4d29d91c291c2c3c191c0c7)
	(_ent
		(_time 1668670337119)
	)
	(_comp
		(micro
			(_object
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RESET -1 0 105(_ent (_in))))
				(_port(_int read -1 0 106(_ent (_out))))
				(_port(_int write -1 0 107(_ent (_out))))
				(_port(_int mem_addr 10 0 108(_ent (_out))))
				(_port(_int mem_data 11 0 109(_ent (_inout))))
			)
		)
		(IO_MUX
			(_object
				(_port(_int RD_SEL -1 0 91(_ent (_in))))
				(_port(_int A 8 0 92(_ent (_in))))
				(_port(_int B 8 0 93(_ent (_in))))
				(_port(_int MUX_OUT 8 0 94(_ent (_out))))
			)
		)
		(key
			(_object
				(_port(_int KEY_OUT 9 0 99(_ent (_out))))
			)
		)
		(ext_bi_buf
			(_object
				(_port(_int BUF_IN 7 0 83(_ent (_in))))
				(_port(_int EN -1 0 84(_ent (_in))))
				(_port(_int BID_BUS 7 0 85(_ent (_inout))))
				(_port(_int BUF_OUT 7 0 86(_ent (_out))))
			)
		)
		(CISC_MEMORY
			(_object
				(_port(_int MEM_CLK -1 0 51(_ent (_in))))
				(_port(_int READ -1 0 52(_ent (_in))))
				(_port(_int WRITE -1 0 53(_ent (_in))))
				(_port(_int MEM_ADDR 2 0 54(_ent (_in))))
				(_port(_int MEM_DATA_IN 3 0 55(_ent (_in))))
				(_port(_int MEM_DATA_OUT 3 0 56(_ent (_out))))
			)
		)
		(addr_decoder
			(_object
				(_port(_int WRITE -1 0 36(_ent (_in))))
				(_port(_int WRITE_EN -1 0 37(_ent (_out))))
				(_port(_int MEM_ADDR 0 0 38(_ent (_in))))
				(_port(_int READ -1 0 39(_ent (_in))))
				(_port(_int READ_EN -1 0 40(_ent (_out))))
			)
		)
		(CLOCKGEN
			(_object
				(_port(_int clk -1 0 61(_ent (_out))))
				(_port(_int mem_clk -1 0 62(_ent (_out))))
				(_port(_int reset -1 0 63(_ent (_out))))
			)
		)
		(data_latch
			(_object
				(_port(_int CLK -1 0 68(_ent (_in))))
				(_port(_int EN -1 0 69(_ent (_in))))
				(_port(_int RESET -1 0 70(_ent (_in))))
				(_port(_int LATCH_IN 4 0 71(_ent (_in))))
				(_port(_int LATCH_OUT 4 0 72(_ent (_out))))
			)
		)
		(Bin2BCD
			(_object
				(_port(_int d 1 0 45(_ent (_in))))
				(_port(_int q 1 0 46(_ent (_out))))
			)
		)
		(split
			(_object
				(_port(_int d 12 0 114(_ent (_in))))
				(_port(_int q1 13 0 115(_ent (_out))))
				(_port(_int q2 13 0 116(_ent (_out))))
			)
		)
		(Decoder
			(_object
				(_port(_int d 5 0 77(_ent (_in))))
				(_port(_int q 6 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 144(_comp micro)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((read)(NET962))
			((write)(NET671))
			((mem_addr)(BUS700))
			((mem_data)(BUS703))
		)
		(_use(_ent . micro)
		)
	)
	(_inst U10 0 154(_comp IO_MUX)
		(_port
			((RD_SEL)(NET935))
			((A)(BUS891))
			((B)(BUS899))
			((MUX_OUT)(BUS887))
		)
		(_use(_ent . IO_MUX)
		)
	)
	(_inst U11 0 162(_comp key)
		(_port
			((KEY_OUT)(BUS899))
		)
		(_use(_ent . key)
		)
	)
	(_inst U12 0 167(_comp ext_bi_buf)
		(_port
			((BUF_IN)(BUS887))
			((EN)(NET962))
			((BID_BUS)(BUS703))
			((BUF_OUT)(BUS820))
		)
		(_use(_ent . ext_bi_buf)
		)
	)
	(_inst U2 0 175(_comp CISC_MEMORY)
		(_port
			((MEM_CLK)(NET641))
			((READ)(NET962))
			((WRITE)(NET671))
			((MEM_ADDR)(BUS700))
			((MEM_DATA_IN)(BUS820))
			((MEM_DATA_OUT)(BUS891))
		)
		(_use(_ent . CISC_MEMORY)
		)
	)
	(_inst U3 0 185(_comp addr_decoder)
		(_port
			((WRITE)(NET671))
			((WRITE_EN)(NET674))
			((MEM_ADDR)(BUS700))
			((READ)(NET962))
			((READ_EN)(NET935))
		)
		(_use(_ent . addr_decoder)
		)
	)
	(_inst U4 0 194(_comp CLOCKGEN)
		(_port
			((clk)(clk))
			((mem_clk)(NET641))
			((reset)(reset))
		)
		(_use(_ent . CLOCKGEN)
		)
	)
	(_inst U5 0 201(_comp data_latch)
		(_port
			((CLK)(CLK))
			((EN)(NET674))
			((RESET)(RESET))
			((LATCH_IN)(BUS703))
			((LATCH_OUT)(BUS719))
		)
		(_use(_ent . data_latch)
		)
	)
	(_inst U6 0 210(_comp Bin2BCD)
		(_port
			((d)(BUS719))
			((q)(BUS727))
		)
		(_use(_ent . Bin2BCD)
		)
	)
	(_inst U7 0 216(_comp split)
		(_port
			((d)(BUS727))
			((q1)(BUS739))
			((q2)(BUS747))
		)
		(_use(_ent . split)
		)
	)
	(_inst U8 0 223(_comp Decoder)
		(_port
			((d)(BUS739))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst U9 0 228(_comp Decoder)
		(_port
			((d)(BUS747))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 55(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 78(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 83(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 92(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 99(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 109(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 114(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 115(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLK -1 0 122(_arch(_uni))))
		(_sig(_int NET641 -1 0 123(_arch(_uni))))
		(_sig(_int NET671 -1 0 124(_arch(_uni))))
		(_sig(_int NET674 -1 0 125(_arch(_uni))))
		(_sig(_int NET935 -1 0 126(_arch(_uni))))
		(_sig(_int NET962 -1 0 127(_arch(_uni))))
		(_sig(_int RESET -1 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 129(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS700 14 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1324 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS703 15 0 130(_arch(_uni))))
		(_sig(_int BUS719 15 0 131(_arch(_uni))))
		(_sig(_int BUS727 15 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS739 16 0 133(_arch(_uni))))
		(_sig(_int BUS747 16 0 134(_arch(_uni))))
		(_sig(_int BUS820 15 0 135(_arch(_uni))))
		(_sig(_int BUS887 15 0 136(_arch(_uni))))
		(_sig(_int BUS891 15 0 137(_arch(_uni))))
		(_sig(_int BUS899 15 0 138(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 864           1670425090028 BEHAVIORAL
(_unit VHDL(acc 0 29(behavioral 0 36))
	(_version vef)
	(_time 1670425090029 2022.12.07 23:58:10)
	(_source(\../src/acc.vhd\))
	(_parameters tan)
	(_code 6f6a676f3a3838796f6e7c353d696e696c696c696e)
	(_ent
		(_time 1668665159635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ACC_IN 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int ACC_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(1))(_read(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 775           1670425090059 BEHAVIORAL
(_unit VHDL(addr_mux 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670425090060 2022.12.07 23:58:10)
	(_source(\../src/addr_mux.vhd\))
	(_parameters tan)
	(_code 8f8a8781ddd8df988c8fc9d58a888a8887898e898b)
	(_ent
		(_time 1665639925009)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 30(_ent(_in))))
		(_port(_int B 0 0 31(_ent(_in))))
		(_port(_int SEL -1 0 32(_ent(_in))))
		(_port(_int MUX_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000044 55 1045          1670425090089 ALU
(_unit VHDL(alu 0 30(alu 0 36))
	(_version vef)
	(_time 1670425090090 2022.12.07 23:58:10)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code aeaba6f9a8f8ffb8aca8edf5faa8afa8fda9aba8af)
	(_ent
		(_time 1668666690376)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_port(_int B 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 1 0 33(_ent(_in))))
		(_port(_int ALU_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_subprogram
			(_int ADD 1 0 37(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU 2 -1)
)
I 000051 55 836           1670425090123 BEHAVIORAL
(_unit VHDL(bi_buf 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670425090124 2022.12.07 23:58:10)
	(_source(\../src/bi_buf.vhd\))
	(_parameters tan)
	(_code cdc8c6989099cfdbcecdd8979acbcfcbc4c89bcbcf)
	(_ent
		(_time 1668664314784)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 918           1670425090149 BEHAVIORAL
(_unit VHDL(flag 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670425090150 2022.12.07 23:58:10)
	(_source(\../src/flag.vhd\))
	(_parameters tan)
	(_code ece9e3bfecbbb9faeabffab6eeeaedeaebeaeaeabf)
	(_ent
		(_time 1668665179096)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ALU_OUT 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int FLAG -1 0 33(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(3))(_sens(1))(_read(0)(2)))))
		)
		(_subprogram
			(_int DETECT_ZERO 1 0 36(_arch(_func -1 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 768           1670425090179 BEHAVIORAL
(_unit VHDL(ir 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670425090180 2022.12.07 23:58:10)
	(_source(\../src/ir.vhd\))
	(_parameters tan)
	(_code 0c09540b5d5b511b0f0e15575f0a050b0e0a050b0e)
	(_ent
		(_time 1668664367605)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int IR_IN 0 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int IR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 772           1670425090209 BEHAVIORAL
(_unit VHDL(mdr 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670425090210 2022.12.07 23:58:10)
	(_source(\../src/mdr.vhd\))
	(_parameters tan)
	(_code 2b2e2e2f7d7d7d3d7e293f70782d7f2d2f2c292d7f)
	(_ent
		(_time 1668664385654)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int MDR_IN 0 0 32(_ent(_in))))
		(_port(_int MDR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1237          1670425090237 BEHAVIORAL
(_unit VHDL(pc_logic 0 30(behavioral 0 38))
	(_version vef)
	(_time 1670425090238 2022.12.07 23:58:10)
	(_source(\../src/pc_logic.vhd\))
	(_parameters tan)
	(_code 4a4e1b48181e485c181a0c101c4c434c494d4a4c49)
	(_ent
		(_time 1665639925051)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int INC_PC -1 0 32(_ent(_in)(_event))))
		(_port(_int LD_PC -1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_IN 0 0 34(_ent(_in)(_event))))
		(_port(_int RESET -1 0 35(_ent(_in)(_event))))
		(_port(_int PC_OUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int pc_out_reg 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5))))
			(line__54(_arch 1 0 54(_assignment(_alias((pc_out)(pc_out_reg)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 50463234)
	)
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 822           1670425090265 BEHAVIORAL
(_unit VHDL(state 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670425090266 2022.12.07 23:58:10)
	(_source(\../src/state.vhd\))
	(_parameters tan)
	(_code 5a5e08580f0d0f4d5f594f01085d5e5c5b5d5e5c5f)
	(_ent
		(_time 1654150164443)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in)(_event))))
		(_port(_int RESET -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int STATE_IN 0 0 32(_ent(_in)(_event))))
		(_port(_int STATE_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1335          1670425090294 BEHAVIORAL
(_unit VHDL(control_logic 0 29(behavioral 0 45))
	(_version vef)
	(_time 1670425090295 2022.12.07 23:58:10)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 797c2b78262e786e2f7b6b237e7f2a7c2f7f2a7f2f)
	(_ent
		(_time 1668663552467)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int PSTATE 1 0 31(_ent(_in))))
		(_port(_int ZERO -1 0 32(_ent(_in))))
		(_port(_int DOUT_EN -1 0 33(_ent(_out))))
		(_port(_int INC -1 0 34(_ent(_out))))
		(_port(_int LD_ACC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 36(_ent(_out))))
		(_port(_int LD_MDR -1 0 37(_ent(_out))))
		(_port(_int LD_PC -1 0 38(_ent(_out))))
		(_port(_int NSTATE 1 0 39(_ent(_out))))
		(_port(_int RD -1 0 40(_ent(_out))))
		(_port(_int SEL -1 0 41(_ent(_out))))
		(_port(_int WR -1 0 42(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000049 55 759           1670425090328 CLOCKGEN
(_unit VHDL(clockgen 0 30(clockgen 0 38))
	(_version vef)
	(_time 1670425090329 2022.12.07 23:58:10)
	(_source(\../src/CLOCKGEN.vhd\))
	(_parameters tan)
	(_code 989dca97c3cf9a8e9acbdac2ce9e9d9ecd9e9b9ecb)
	(_ent
		(_time 1663222731815)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_out))))
		(_port(_int mem_clk -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_sig(_int var_clk -1 0 39(_arch(_uni((i 2))))))
		(_prcs
			(resetting(_arch 0 0 41(_prcs(_trgt(2)))))
			(clocking(_arch 1 0 48(_prcs(_simple)(_trgt(0)(1)(3))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . CLOCKGEN 2 -1)
)
I 000053 55 911           1670425090359 addr_decoder
(_unit VHDL(addr_decoder 0 30(addr_decoder 0 41))
	(_version vef)
	(_time 1670425090360 2022.12.07 23:58:10)
	(_source(\../src/addr_decoder.vhd\))
	(_parameters tan)
	(_code b8bde8ecb4efe8afbbebfee2edbebdbebbbeeebebc)
	(_ent
		(_time 1669871090398)
	)
	(_object
		(_port(_int WRITE -1 0 32(_ent(_in))))
		(_port(_int WRITE_EN -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 34(_ent(_in))))
		(_port(_int READ -1 0 35(_ent(_in))))
		(_port(_int READ_EN -1 0 36(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(1)(4))(_sens(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(50529027 50463235)
		(50529027 33686019)
	)
	(_model . addr_decoder 1 -1)
)
I 000051 55 882           1670425090390 data_latch
(_unit VHDL(data_latch 0 30(data_latch 0 42))
	(_version vef)
	(_time 1670425090391 2022.12.07 23:58:10)
	(_source(\../src/data_latch.vhd\))
	(_parameters tan)
	(_code d7d28285d18187c1d783918dd5d1d6d0d3d1d4d1df)
	(_ent
		(_time 1668668216299)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int EN -1 0 33(_ent(_in))))
		(_port(_int RESET -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35(_array -1((_dto i 11 i 0)))))
		(_port(_int LATCH_IN 0 0 35(_ent(_in))))
		(_port(_int LATCH_OUT 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . data_latch 1 -1)
)
I 000044 55 852           1670425090420 beh
(_unit VHDL(bin2bcd 0 30(beh 0 37))
	(_version vef)
	(_time 1670425090421 2022.12.07 23:58:10)
	(_source(\../src/Bin2BCD.vhd\))
	(_parameters tan)
	(_code f6f3a5a6f9a1f7e5f6a1e4aca4f0f2f0f4f0fff0a3)
	(_ent
		(_time 1668670771105)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . beh 1 -1)
)
I 000046 55 870           1670425090450 split
(_unit VHDL(split 0 28(split 0 36))
	(_version vef)
	(_time 1670425090451 2022.12.07 23:58:10)
	(_source(\../src/split.vhd\))
	(_parameters tan)
	(_code 15114413104212031c44014e4712151346131c1211)
	(_ent
		(_time 1668669919008)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int q1 1 0 31(_ent(_out))))
		(_port(_int q2 1 0 32(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((q1)(d(d_7_4))))(_trgt(1))(_sens(0(d_7_4))))))
			(line__39(_arch 1 0 39(_assignment(_alias((q2)(d(d_3_0))))(_trgt(2))(_sens(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . split 2 -1)
)
I 000044 55 932           1670425090479 Beh
(_unit VHDL(decoder 0 28(beh 0 35))
	(_version vef)
	(_time 1670425090480 2022.12.07 23:58:10)
	(_source(\../src/Decoder.vhd\))
	(_parameters tan)
	(_code 35306330356262236260216f613237333133303336)
	(_ent
		(_time 1668670025422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50528771 131586)
		(33686018 131586)
		(50528770 131586)
	)
	(_model . Beh 1 -1)
)
I 000052 55 8640          1670425090510 CISC_MEMORY
(_unit VHDL(cisc_memory 0 31(cisc_memory 0 42))
	(_version vef)
	(_time 1670425090511 2022.12.07 23:58:10)
	(_source(\../src/CISC_MEMORY.vhd\))
	(_parameters tan)
	(_code 545105575902034257500057100e00520052025356535d)
	(_ent
		(_time 1669871162613)
	)
	(_object
		(_port(_int MEM_CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int READ -1 0 34(_ent(_in))))
		(_port(_int WRITE -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37(_array -1((_dto i 11 i 0)))))
		(_port(_int MEM_DATA_IN 1 0 37(_ent(_in))))
		(_port(_int MEM_DATA_OUT 1 0 38(_ent(_out))))
		(_type(_int MEM_WORD 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int MEM_TABLE 0 45(_array 2((_dto i 255 i 0)))))
		(_sig(_int cells 3 0 46(_arch(_uni(((_string \"000000001001"\))((_string \"000000000001"\))((_string \"000000000001"\))((_string \"000000001010"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"000000000000"\))((_string \"011100000000"\))((_string \"000100000000"\))((_string \"010011111100"\))((_string \"011011111110"\))((_string \"001011111101"\))((_string \"010111111110"\))((_string \"011011111001"\))((_string \"010111111010"\))((_string \"011011111010"\))((_string \"100011111110"\))((_string \"010111111111"\))((_string \"010111111000"\)))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 306(_scalar (_to i 0 i 255))))
		(_var(_int address 4 0 306(_prcs 0)))
		(_prcs
			(line__305(_arch 0 0 305(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(std_logic_misc)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . CISC_MEMORY 1 -1)
)
I 000051 55 844           1670425090540 ext_bi_buf
(_unit VHDL(ext_bi_buf 0 29(ext_bi_buf 0 38))
	(_version vef)
	(_time 1670425090541 2022.12.07 23:58:10)
	(_source(\../src/ext_bi_buf.vhd\))
	(_parameters tan)
	(_code 7376247378252366242761292b7625757174767575)
	(_ent
		(_time 1669870641416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . ext_bi_buf 1 -1)
)
I 000047 55 768           1670425090562 IO_MUX
(_unit VHDL(io_mux 0 30(io_mux 0 39))
	(_version vef)
	(_time 1670425090563 2022.12.07 23:58:10)
	(_source(\../src/IO_MUX.vhd\))
	(_parameters tan)
	(_code 8386d88dd6d78195d6d596d8da858a85d586d585d7)
	(_ent
		(_time 1669870802005)
	)
	(_object
		(_port(_int RD_SEL -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 33(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int B 0 0 34(_ent(_in))))
		(_port(_int MUX_OUT 0 0 35(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . IO_MUX 1 -1)
)
I 000044 55 711           1670425090592 key
(_unit VHDL(key 0 30(key 0 36))
	(_version vef)
	(_time 1670425090593 2022.12.07 23:58:10)
	(_source(\../src/key.vhd\))
	(_parameters tan)
	(_code a2a7a2f5a5f4ffb4f1a0b7f9faa4f0a4a7a5aba4f0)
	(_ent
		(_time 1669870900235)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int KEY_OUT 0 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 50463234)
		(33686018 33686018 33686018)
	)
	(_model . key 1 -1)
)
I 000046 55 8539          1670425090622 micro
(_unit VHDL(micro 0 27(micro 0 38))
	(_version vef)
	(_time 1670425090623 2022.12.07 23:58:10)
	(_source(\../compile/micro.vhd\))
	(_parameters tan)
	(_code c1c4c794c99696d69596879bc4c7c8c7c2c6c3c797)
	(_ent
		(_time 1668665283928)
	)
	(_comp
		(ACC
			(_object
				(_port(_int ACC_IN 2 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int LD -1 0 46(_ent (_in))))
				(_port(_int RESET -1 0 47(_ent (_in))))
				(_port(_int ACC_OUT 2 0 48(_ent (_out))))
			)
		)
		(FLAG
			(_object
				(_port(_int ALU_OUT 9 0 94(_ent (_in))))
				(_port(_int CLK -1 0 95(_ent (_in))))
				(_port(_int LD -1 0 96(_ent (_in))))
				(_port(_int FLAG -1 0 97(_ent (_out))))
			)
		)
		(IR
			(_object
				(_port(_int CLK -1 0 102(_ent (_in))))
				(_port(_int IR_IN 10 0 103(_ent (_in))))
				(_port(_int LD -1 0 104(_ent (_in))))
				(_port(_int IR_OUT 10 0 105(_ent (_out))))
			)
		)
		(ADDR_MUX
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int SEL -1 0 55(_ent (_in))))
				(_port(_int MUX_OUT 3 0 56(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int A 4 0 61(_ent (_in))))
				(_port(_int B 4 0 62(_ent (_in))))
				(_port(_int OP 5 0 63(_ent (_in))))
				(_port(_int ALU_OUT 4 0 64(_ent (_out))))
			)
		)
		(MDR
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int LD -1 0 111(_ent (_in))))
				(_port(_int MDR_IN 11 0 112(_ent (_in))))
				(_port(_int MDR_OUT 11 0 113(_ent (_out))))
			)
		)
		(BI_BUF
			(_object
				(_port(_int BUF_IN 6 0 69(_ent (_in))))
				(_port(_int EN -1 0 70(_ent (_in))))
				(_port(_int BID_BUS 6 0 71(_ent (_inout))))
				(_port(_int BUF_OUT 6 0 72(_ent (_out))))
			)
		)
		(PC_LOGIC
			(_object
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int INC_PC -1 0 119(_ent (_in))))
				(_port(_int LD_PC -1 0 120(_ent (_in))))
				(_port(_int PC_IN 12 0 121(_ent (_in))))
				(_port(_int RESET -1 0 122(_ent (_in))))
				(_port(_int PC_OUT 12 0 123(_ent (_out))))
			)
		)
		(CONTROL_LOGIC
			(_object
				(_port(_int OP 7 0 77(_ent (_in))))
				(_port(_int PSTATE 8 0 78(_ent (_in))))
				(_port(_int ZERO -1 0 79(_ent (_in))))
				(_port(_int DOUT_EN -1 0 80(_ent (_out))))
				(_port(_int INC -1 0 81(_ent (_out))))
				(_port(_int LD_ACC -1 0 82(_ent (_out))))
				(_port(_int LD_IR -1 0 83(_ent (_out))))
				(_port(_int LD_MDR -1 0 84(_ent (_out))))
				(_port(_int LD_PC -1 0 85(_ent (_out))))
				(_port(_int NSTATE 8 0 86(_ent (_out))))
				(_port(_int RD -1 0 87(_ent (_out))))
				(_port(_int SEL -1 0 88(_ent (_out))))
				(_port(_int WR -1 0 89(_ent (_out))))
			)
		)
		(STATE
			(_object
				(_port(_int CLK -1 0 128(_ent (_in))))
				(_port(_int RESET -1 0 129(_ent (_in))))
				(_port(_int STATE_IN 13 0 130(_ent (_in))))
				(_port(_int STATE_OUT 13 0 131(_ent (_out))))
			)
		)
	)
	(_inst U1 0 158(_comp ACC)
		(_port
			((ACC_IN)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((RESET)(RESET))
			((ACC_OUT)(BUS1199))
		)
		(_use(_ent . ACC)
		)
	)
	(_inst U10 0 167(_comp FLAG)
		(_port
			((ALU_OUT)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((FLAG)(NET757))
		)
		(_use(_ent . FLAG)
		)
	)
	(_inst U11 0 175(_comp IR)
		(_port
			((CLK)(CLK))
			((IR_IN)(BUS899))
			((LD)(NET695))
			((IR_OUT)(data))
		)
		(_use(_ent . IR)
		)
	)
	(_inst U2 0 183(_comp ADDR_MUX)
		(_port
			((A)(BUS843))
			((B(7))(data(7)))
			((B(6))(data(6)))
			((B(5))(data(5)))
			((B(4))(data(4)))
			((B(3))(data(3)))
			((B(2))(data(2)))
			((B(1))(data(1)))
			((B(0))(data(0)))
			((SEL)(NET747))
			((MUX_OUT)(mem_addr))
		)
		(_use(_ent . ADDR_MUX)
			(_port
				((A)(A))
				((B)(B))
				((SEL)(SEL))
				((MUX_OUT)(MUX_OUT))
			)
		)
	)
	(_inst U4 0 198(_comp ALU)
		(_port
			((A)(BUS1199))
			((B)(BUS865))
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((ALU_OUT)(BUS781))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((OP)(OP))
				((ALU_OUT)(ALU_OUT))
			)
		)
	)
	(_inst U5 0 209(_comp MDR)
		(_port
			((CLK)(CLK))
			((LD)(NET683))
			((MDR_IN)(BUS899))
			((MDR_OUT)(BUS865))
		)
		(_use(_ent . MDR)
		)
	)
	(_inst U6 0 217(_comp BI_BUF)
		(_port
			((BUF_IN)(BUS1199))
			((EN)(NET707))
			((BID_BUS)(mem_data))
			((BUF_OUT)(BUS899))
		)
		(_use(_ent . BI_BUF)
		)
	)
	(_inst U7 0 225(_comp PC_LOGIC)
		(_port
			((CLK)(CLK))
			((INC_PC)(NET715))
			((LD_PC)(NET723))
			((PC_IN(7))(data(7)))
			((PC_IN(6))(data(6)))
			((PC_IN(5))(data(5)))
			((PC_IN(4))(data(4)))
			((PC_IN(3))(data(3)))
			((PC_IN(2))(data(2)))
			((PC_IN(1))(data(1)))
			((PC_IN(0))(data(0)))
			((RESET)(RESET))
			((PC_OUT)(BUS843))
		)
		(_use(_ent . PC_LOGIC)
			(_port
				((CLK)(CLK))
				((INC_PC)(INC_PC))
				((LD_PC)(LD_PC))
				((PC_IN)(PC_IN))
				((RESET)(RESET))
				((PC_OUT)(PC_OUT))
			)
		)
	)
	(_inst U8 0 242(_comp CONTROL_LOGIC)
		(_port
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((PSTATE)(BUS796))
			((ZERO)(NET757))
			((DOUT_EN)(NET707))
			((INC)(NET715))
			((LD_ACC)(NET665))
			((LD_IR)(NET695))
			((LD_MDR)(NET683))
			((LD_PC)(NET723))
			((NSTATE)(BUS784))
			((RD)(read))
			((SEL)(NET747))
			((WR)(write))
		)
		(_use(_ent . CONTROL_LOGIC)
			(_port
				((OP)(OP))
				((PSTATE)(PSTATE))
				((ZERO)(ZERO))
				((DOUT_EN)(DOUT_EN))
				((INC)(INC))
				((LD_ACC)(LD_ACC))
				((LD_IR)(LD_IR))
				((LD_MDR)(LD_MDR))
				((LD_PC)(LD_PC))
				((NSTATE)(NSTATE))
				((RD)(RD))
				((SEL)(SEL))
				((WR)(WR))
			)
		)
	)
	(_inst U9 0 262(_comp STATE)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((STATE_IN)(BUS784))
			((STATE_OUT)(BUS796))
		)
		(_use(_ent . STATE)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RESET -1 0 30(_ent(_in))))
		(_port(_int read -1 0 31(_ent(_out))))
		(_port(_int write -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int mem_addr 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34(_array -1((_dto i 11 i 0)))))
		(_port(_int mem_data 1 0 34(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 61(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 69(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 94(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 103(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 112(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 121(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int NET665 -1 0 137(_arch(_uni))))
		(_sig(_int NET683 -1 0 138(_arch(_uni))))
		(_sig(_int NET695 -1 0 139(_arch(_uni))))
		(_sig(_int NET707 -1 0 140(_arch(_uni))))
		(_sig(_int NET715 -1 0 141(_arch(_uni))))
		(_sig(_int NET723 -1 0 142(_arch(_uni))))
		(_sig(_int NET747 -1 0 143(_arch(_uni))))
		(_sig(_int NET757 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 145(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS1199 14 0 145(_arch(_uni))))
		(_sig(_int BUS781 14 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS784 15 0 147(_arch(_uni))))
		(_sig(_int BUS796 15 0 148(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 149(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS843 16 0 149(_arch(_uni))))
		(_sig(_int BUS865 14 0 150(_arch(_uni))))
		(_sig(_int BUS899 14 0 151(_arch(_uni))))
		(_sig(_int data 14 0 152(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000052 55 6920          1670425090636 \7_Seg_Top\
(_unit VHDL(\7_Seg_Top\ 0 27(\7_Seg_Top\ 0 30))
	(_version vef)
	(_time 1670425090637 2022.12.07 23:58:10)
	(_source(\../compile/7_Seg_Top.vhd\))
	(_parameters tan)
	(_code d1d7d086d785d3c486d2c48b87d487d4d5d787d6d1)
	(_ent
		(_time 1668670337119)
	)
	(_comp
		(micro
			(_object
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RESET -1 0 105(_ent (_in))))
				(_port(_int read -1 0 106(_ent (_out))))
				(_port(_int write -1 0 107(_ent (_out))))
				(_port(_int mem_addr 10 0 108(_ent (_out))))
				(_port(_int mem_data 11 0 109(_ent (_inout))))
			)
		)
		(IO_MUX
			(_object
				(_port(_int RD_SEL -1 0 91(_ent (_in))))
				(_port(_int A 8 0 92(_ent (_in))))
				(_port(_int B 8 0 93(_ent (_in))))
				(_port(_int MUX_OUT 8 0 94(_ent (_out))))
			)
		)
		(key
			(_object
				(_port(_int KEY_OUT 9 0 99(_ent (_out))))
			)
		)
		(ext_bi_buf
			(_object
				(_port(_int BUF_IN 7 0 83(_ent (_in))))
				(_port(_int EN -1 0 84(_ent (_in))))
				(_port(_int BID_BUS 7 0 85(_ent (_inout))))
				(_port(_int BUF_OUT 7 0 86(_ent (_out))))
			)
		)
		(CISC_MEMORY
			(_object
				(_port(_int MEM_CLK -1 0 51(_ent (_in))))
				(_port(_int READ -1 0 52(_ent (_in))))
				(_port(_int WRITE -1 0 53(_ent (_in))))
				(_port(_int MEM_ADDR 2 0 54(_ent (_in))))
				(_port(_int MEM_DATA_IN 3 0 55(_ent (_in))))
				(_port(_int MEM_DATA_OUT 3 0 56(_ent (_out))))
			)
		)
		(addr_decoder
			(_object
				(_port(_int WRITE -1 0 36(_ent (_in))))
				(_port(_int WRITE_EN -1 0 37(_ent (_out))))
				(_port(_int MEM_ADDR 0 0 38(_ent (_in))))
				(_port(_int READ -1 0 39(_ent (_in))))
				(_port(_int READ_EN -1 0 40(_ent (_out))))
			)
		)
		(CLOCKGEN
			(_object
				(_port(_int clk -1 0 61(_ent (_out))))
				(_port(_int mem_clk -1 0 62(_ent (_out))))
				(_port(_int reset -1 0 63(_ent (_out))))
			)
		)
		(data_latch
			(_object
				(_port(_int CLK -1 0 68(_ent (_in))))
				(_port(_int EN -1 0 69(_ent (_in))))
				(_port(_int RESET -1 0 70(_ent (_in))))
				(_port(_int LATCH_IN 4 0 71(_ent (_in))))
				(_port(_int LATCH_OUT 4 0 72(_ent (_out))))
			)
		)
		(Bin2BCD
			(_object
				(_port(_int d 1 0 45(_ent (_in))))
				(_port(_int q 1 0 46(_ent (_out))))
			)
		)
		(split
			(_object
				(_port(_int d 12 0 114(_ent (_in))))
				(_port(_int q1 13 0 115(_ent (_out))))
				(_port(_int q2 13 0 116(_ent (_out))))
			)
		)
		(Decoder
			(_object
				(_port(_int d 5 0 77(_ent (_in))))
				(_port(_int q 6 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 144(_comp micro)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((read)(NET962))
			((write)(NET671))
			((mem_addr)(BUS700))
			((mem_data)(BUS703))
		)
		(_use(_ent . micro)
		)
	)
	(_inst U10 0 154(_comp IO_MUX)
		(_port
			((RD_SEL)(NET935))
			((A)(BUS891))
			((B)(BUS899))
			((MUX_OUT)(BUS887))
		)
		(_use(_ent . IO_MUX)
		)
	)
	(_inst U11 0 162(_comp key)
		(_port
			((KEY_OUT)(BUS899))
		)
		(_use(_ent . key)
		)
	)
	(_inst U12 0 167(_comp ext_bi_buf)
		(_port
			((BUF_IN)(BUS887))
			((EN)(NET962))
			((BID_BUS)(BUS703))
			((BUF_OUT)(BUS820))
		)
		(_use(_ent . ext_bi_buf)
		)
	)
	(_inst U2 0 175(_comp CISC_MEMORY)
		(_port
			((MEM_CLK)(NET641))
			((READ)(NET962))
			((WRITE)(NET671))
			((MEM_ADDR)(BUS700))
			((MEM_DATA_IN)(BUS820))
			((MEM_DATA_OUT)(BUS891))
		)
		(_use(_ent . CISC_MEMORY)
		)
	)
	(_inst U3 0 185(_comp addr_decoder)
		(_port
			((WRITE)(NET671))
			((WRITE_EN)(NET674))
			((MEM_ADDR)(BUS700))
			((READ)(NET962))
			((READ_EN)(NET935))
		)
		(_use(_ent . addr_decoder)
		)
	)
	(_inst U4 0 194(_comp CLOCKGEN)
		(_port
			((clk)(clk))
			((mem_clk)(NET641))
			((reset)(reset))
		)
		(_use(_ent . CLOCKGEN)
		)
	)
	(_inst U5 0 201(_comp data_latch)
		(_port
			((CLK)(CLK))
			((EN)(NET674))
			((RESET)(RESET))
			((LATCH_IN)(BUS703))
			((LATCH_OUT)(BUS719))
		)
		(_use(_ent . data_latch)
		)
	)
	(_inst U6 0 210(_comp Bin2BCD)
		(_port
			((d)(BUS719))
			((q)(BUS727))
		)
		(_use(_ent . Bin2BCD)
		)
	)
	(_inst U7 0 216(_comp split)
		(_port
			((d)(BUS727))
			((q1)(BUS739))
			((q2)(BUS747))
		)
		(_use(_ent . split)
		)
	)
	(_inst U8 0 223(_comp Decoder)
		(_port
			((d)(BUS739))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst U9 0 228(_comp Decoder)
		(_port
			((d)(BUS747))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 55(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 78(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 83(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 92(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 99(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 109(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 114(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 115(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLK -1 0 122(_arch(_uni))))
		(_sig(_int NET641 -1 0 123(_arch(_uni))))
		(_sig(_int NET671 -1 0 124(_arch(_uni))))
		(_sig(_int NET674 -1 0 125(_arch(_uni))))
		(_sig(_int NET935 -1 0 126(_arch(_uni))))
		(_sig(_int NET962 -1 0 127(_arch(_uni))))
		(_sig(_int RESET -1 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 129(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS700 14 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1324 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS703 15 0 130(_arch(_uni))))
		(_sig(_int BUS719 15 0 131(_arch(_uni))))
		(_sig(_int BUS727 15 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS739 16 0 133(_arch(_uni))))
		(_sig(_int BUS747 16 0 134(_arch(_uni))))
		(_sig(_int BUS820 15 0 135(_arch(_uni))))
		(_sig(_int BUS887 15 0 136(_arch(_uni))))
		(_sig(_int BUS891 15 0 137(_arch(_uni))))
		(_sig(_int BUS899 15 0 138(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 864           1670425479504 BEHAVIORAL
(_unit VHDL(acc 0 29(behavioral 0 36))
	(_version vef)
	(_time 1670425479505 2022.12.08 00:04:39)
	(_source(\../src/acc.vhd\))
	(_parameters tan)
	(_code dcd88c8e8c8b8bcadcddcf868edadddadfdadfdadd)
	(_ent
		(_time 1668665159635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ACC_IN 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int ACC_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(1))(_read(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 775           1670425479523 BEHAVIORAL
(_unit VHDL(addr_mux 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670425479524 2022.12.08 00:04:39)
	(_source(\../src/addr_mux.vhd\))
	(_parameters tan)
	(_code ebefbbb8bdbcbbfce8ebadb1eeeceeece3edeaedef)
	(_ent
		(_time 1665639925009)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 30(_ent(_in))))
		(_port(_int B 0 0 31(_ent(_in))))
		(_port(_int SEL -1 0 32(_ent(_in))))
		(_port(_int MUX_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000044 55 1045          1670425479545 ALU
(_unit VHDL(alu 0 30(alu 0 36))
	(_version vef)
	(_time 1670425479546 2022.12.08 00:04:39)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code fbffababfaadaaedf9fdb8a0affdfafda8fcfefdfa)
	(_ent
		(_time 1668666690376)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_port(_int B 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 1 0 33(_ent(_in))))
		(_port(_int ALU_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_subprogram
			(_int ADD 1 0 37(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU 2 -1)
)
I 000051 55 836           1670425479571 BEHAVIORAL
(_unit VHDL(bi_buf 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670425479572 2022.12.08 00:04:39)
	(_source(\../src/bi_buf.vhd\))
	(_parameters tan)
	(_code 1a1e4a1d424e180c191a0f404d1c181c131f4c1c18)
	(_ent
		(_time 1668664314784)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 918           1670425479587 BEHAVIORAL
(_unit VHDL(flag 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670425479588 2022.12.08 00:04:39)
	(_source(\../src/flag.vhd\))
	(_parameters tan)
	(_code 2a2e7e2e287d7f3c2c793c70282c2b2c2d2c2c2c79)
	(_ent
		(_time 1668665179096)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ALU_OUT 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int FLAG -1 0 33(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(3))(_sens(1))(_read(0)(2)))))
		)
		(_subprogram
			(_int DETECT_ZERO 1 0 36(_arch(_func -1 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 768           1670425479604 BEHAVIORAL
(_unit VHDL(ir 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670425479605 2022.12.08 00:04:39)
	(_source(\../src/ir.vhd\))
	(_parameters tan)
	(_code 3a3e613e696d672d39382361693c333d383c333d38)
	(_ent
		(_time 1668664367605)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int IR_IN 0 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int IR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 772           1670425479623 BEHAVIORAL
(_unit VHDL(mdr 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670425479624 2022.12.08 00:04:39)
	(_source(\../src/mdr.vhd\))
	(_parameters tan)
	(_code 494d4f4b441f1f5f1c4b5d121a4f1d4f4d4e4b4f1d)
	(_ent
		(_time 1668664385654)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int MDR_IN 0 0 32(_ent(_in))))
		(_port(_int MDR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1237          1670425479640 BEHAVIORAL
(_unit VHDL(pc_logic 0 30(behavioral 0 38))
	(_version vef)
	(_time 1670425479641 2022.12.08 00:04:39)
	(_source(\../src/pc_logic.vhd\))
	(_parameters tan)
	(_code 595c0b5a530d5b4f0b091f030f5f505f5a5e595f5a)
	(_ent
		(_time 1665639925051)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int INC_PC -1 0 32(_ent(_in)(_event))))
		(_port(_int LD_PC -1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_IN 0 0 34(_ent(_in)(_event))))
		(_port(_int RESET -1 0 35(_ent(_in)(_event))))
		(_port(_int PC_OUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int pc_out_reg 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5))))
			(line__54(_arch 1 0 54(_assignment(_alias((pc_out)(pc_out_reg)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 50463234)
	)
	(_model . BEHAVIORAL 2 -1)
)
I 000051 55 822           1670425479666 BEHAVIORAL
(_unit VHDL(state 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670425479667 2022.12.08 00:04:39)
	(_source(\../src/state.vhd\))
	(_parameters tan)
	(_code 787d2978742f2d6f7d7b6d232a7f7c7e797f7c7e7d)
	(_ent
		(_time 1654150164443)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in)(_event))))
		(_port(_int RESET -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int STATE_IN 0 0 32(_ent(_in)(_event))))
		(_port(_int STATE_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000051 55 1335          1670425479692 BEHAVIORAL
(_unit VHDL(control_logic 0 29(behavioral 0 45))
	(_version vef)
	(_time 1670425479693 2022.12.08 00:04:39)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code 9793c698c6c09680c19585cd9091c492c191c491c1)
	(_ent
		(_time 1668663552467)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int PSTATE 1 0 31(_ent(_in))))
		(_port(_int ZERO -1 0 32(_ent(_in))))
		(_port(_int DOUT_EN -1 0 33(_ent(_out))))
		(_port(_int INC -1 0 34(_ent(_out))))
		(_port(_int LD_ACC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 36(_ent(_out))))
		(_port(_int LD_MDR -1 0 37(_ent(_out))))
		(_port(_int LD_PC -1 0 38(_ent(_out))))
		(_port(_int NSTATE 1 0 39(_ent(_out))))
		(_port(_int RD -1 0 40(_ent(_out))))
		(_port(_int SEL -1 0 41(_ent(_out))))
		(_port(_int WR -1 0 42(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . BEHAVIORAL 1 -1)
)
I 000049 55 759           1670425479721 CLOCKGEN
(_unit VHDL(clockgen 0 30(clockgen 0 38))
	(_version vef)
	(_time 1670425479722 2022.12.08 00:04:39)
	(_source(\../src/CLOCKGEN.vhd\))
	(_parameters tan)
	(_code a7a3f6f0f3f0a5b1a5f4e5fdf1a1a2a1f2a1a4a1f4)
	(_ent
		(_time 1663222731815)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_out))))
		(_port(_int mem_clk -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_sig(_int var_clk -1 0 39(_arch(_uni((i 2))))))
		(_prcs
			(resetting(_arch 0 0 41(_prcs(_trgt(2)))))
			(clocking(_arch 1 0 48(_prcs(_simple)(_trgt(0)(1)(3))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . CLOCKGEN 2 -1)
)
I 000053 55 911           1670425479742 addr_decoder
(_unit VHDL(addr_decoder 0 30(addr_decoder 0 41))
	(_version vef)
	(_time 1670425479743 2022.12.08 00:04:39)
	(_source(\../src/addr_decoder.vhd\))
	(_parameters tan)
	(_code c6c29593c49196d1c595809c93c0c3c0c5c090c0c2)
	(_ent
		(_time 1669871090398)
	)
	(_object
		(_port(_int WRITE -1 0 32(_ent(_in))))
		(_port(_int WRITE_EN -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 34(_ent(_in))))
		(_port(_int READ -1 0 35(_ent(_in))))
		(_port(_int READ_EN -1 0 36(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(1)(4))(_sens(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(50529027 50463235)
		(50529027 33686019)
	)
	(_model . addr_decoder 1 -1)
)
I 000051 55 882           1670425479763 data_latch
(_unit VHDL(data_latch 0 30(data_latch 0 42))
	(_version vef)
	(_time 1670425479764 2022.12.08 00:04:39)
	(_source(\../src/data_latch.vhd\))
	(_parameters tan)
	(_code d6d28084d18086c0d682908cd4d0d7d1d2d0d5d0de)
	(_ent
		(_time 1668668216299)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int EN -1 0 33(_ent(_in))))
		(_port(_int RESET -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35(_array -1((_dto i 11 i 0)))))
		(_port(_int LATCH_IN 0 0 35(_ent(_in))))
		(_port(_int LATCH_OUT 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . data_latch 1 -1)
)
I 000044 55 852           1670425479779 beh
(_unit VHDL(bin2bcd 0 30(beh 0 37))
	(_version vef)
	(_time 1670425479780 2022.12.08 00:04:39)
	(_source(\../src/Bin2BCD.vhd\))
	(_parameters tan)
	(_code e5e1b5b6e9b2e4f6e5b2f7bfb7e3e1e3e7e3ece3b0)
	(_ent
		(_time 1668670771105)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . beh 1 -1)
)
I 000046 55 870           1670425479800 split
(_unit VHDL(split 0 28(split 0 36))
	(_version vef)
	(_time 1670425479801 2022.12.08 00:04:39)
	(_source(\../src/split.vhd\))
	(_parameters tan)
	(_code f5f0a4a4f0a2f2e3fca4e1aea7f2f5f3a6f3fcf2f1)
	(_ent
		(_time 1668669919008)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int q1 1 0 31(_ent(_out))))
		(_port(_int q2 1 0 32(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((q1)(d(d_7_4))))(_trgt(1))(_sens(0(d_7_4))))))
			(line__39(_arch 1 0 39(_assignment(_alias((q2)(d(d_3_0))))(_trgt(2))(_sens(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . split 2 -1)
)
I 000044 55 932           1670425479815 Beh
(_unit VHDL(decoder 0 28(beh 0 35))
	(_version vef)
	(_time 1670425479816 2022.12.08 00:04:39)
	(_source(\../src/Decoder.vhd\))
	(_parameters tan)
	(_code 05015203055252135250115f510207030103000306)
	(_ent
		(_time 1668670025422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50528771 131586)
		(33686018 131586)
		(50528770 131586)
	)
	(_model . Beh 1 -1)
)
I 000052 55 8640          1670425479842 CISC_MEMORY
(_unit VHDL(cisc_memory 0 31(cisc_memory 0 42))
	(_version vef)
	(_time 1670425479843 2022.12.08 00:04:39)
	(_source(\../src/CISC_MEMORY.vhd\))
	(_parameters tan)
	(_code 242074202972733227207027607e70227022722326232d)
	(_ent
		(_time 1669871162613)
	)
	(_object
		(_port(_int MEM_CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int READ -1 0 34(_ent(_in))))
		(_port(_int WRITE -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37(_array -1((_dto i 11 i 0)))))
		(_port(_int MEM_DATA_IN 1 0 37(_ent(_in))))
		(_port(_int MEM_DATA_OUT 1 0 38(_ent(_out))))
		(_type(_int MEM_WORD 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int MEM_TABLE 0 45(_array 2((_dto i 255 i 0)))))
		(_sig(_int cells 3 0 46(_arch(_uni(((_string \"000000000010"\))((_string \"000000000001"\))((_string \"000000000001"\))((_string \"000000001010"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"000000000000"\))((_string \"011100000000"\))((_string \"000100000000"\))((_string \"010011111100"\))((_string \"011011111110"\))((_string \"001011111101"\))((_string \"010111111110"\))((_string \"011011111001"\))((_string \"010111111010"\))((_string \"011011111010"\))((_string \"100011111110"\))((_string \"010111111111"\))((_string \"010111111000"\)))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 306(_scalar (_to i 0 i 255))))
		(_var(_int address 4 0 306(_prcs 0)))
		(_prcs
			(line__305(_arch 0 0 305(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(std_logic_misc)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . CISC_MEMORY 1 -1)
)
I 000051 55 844           1670425479862 ext_bi_buf
(_unit VHDL(ext_bi_buf 0 29(ext_bi_buf 0 38))
	(_version vef)
	(_time 1670425479863 2022.12.08 00:04:39)
	(_source(\../src/ext_bi_buf.vhd\))
	(_parameters tan)
	(_code 4347154048151356141751191b4615454144464545)
	(_ent
		(_time 1669870641416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . ext_bi_buf 1 -1)
)
I 000047 55 768           1670425479881 IO_MUX
(_unit VHDL(io_mux 0 30(io_mux 0 39))
	(_version vef)
	(_time 1670425479882 2022.12.08 00:04:39)
	(_source(\../src/IO_MUX.vhd\))
	(_parameters tan)
	(_code 5357095006075145060546080a555a550556055507)
	(_ent
		(_time 1669870802005)
	)
	(_object
		(_port(_int RD_SEL -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 33(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int B 0 0 34(_ent(_in))))
		(_port(_int MUX_OUT 0 0 35(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . IO_MUX 1 -1)
)
I 000044 55 711           1670425479906 key
(_unit VHDL(key 0 30(key 0 36))
	(_version vef)
	(_time 1670425479907 2022.12.08 00:04:39)
	(_source(\../src/key.vhd\))
	(_parameters tan)
	(_code 6266636265343f74316077393a64306467656b6430)
	(_ent
		(_time 1669870900235)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int KEY_OUT 0 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 50463234)
		(33686018 33686018 33686018)
	)
	(_model . key 1 -1)
)
I 000046 55 8539          1670425479931 micro
(_unit VHDL(micro 0 27(micro 0 38))
	(_version vef)
	(_time 1670425479932 2022.12.08 00:04:39)
	(_source(\../compile/micro.vhd\))
	(_parameters tan)
	(_code 8286858c89d5d595d6d5c4d887848b8481858084d4)
	(_ent
		(_time 1668665283928)
	)
	(_comp
		(ACC
			(_object
				(_port(_int ACC_IN 2 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int LD -1 0 46(_ent (_in))))
				(_port(_int RESET -1 0 47(_ent (_in))))
				(_port(_int ACC_OUT 2 0 48(_ent (_out))))
			)
		)
		(FLAG
			(_object
				(_port(_int ALU_OUT 9 0 94(_ent (_in))))
				(_port(_int CLK -1 0 95(_ent (_in))))
				(_port(_int LD -1 0 96(_ent (_in))))
				(_port(_int FLAG -1 0 97(_ent (_out))))
			)
		)
		(IR
			(_object
				(_port(_int CLK -1 0 102(_ent (_in))))
				(_port(_int IR_IN 10 0 103(_ent (_in))))
				(_port(_int LD -1 0 104(_ent (_in))))
				(_port(_int IR_OUT 10 0 105(_ent (_out))))
			)
		)
		(ADDR_MUX
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int SEL -1 0 55(_ent (_in))))
				(_port(_int MUX_OUT 3 0 56(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int A 4 0 61(_ent (_in))))
				(_port(_int B 4 0 62(_ent (_in))))
				(_port(_int OP 5 0 63(_ent (_in))))
				(_port(_int ALU_OUT 4 0 64(_ent (_out))))
			)
		)
		(MDR
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int LD -1 0 111(_ent (_in))))
				(_port(_int MDR_IN 11 0 112(_ent (_in))))
				(_port(_int MDR_OUT 11 0 113(_ent (_out))))
			)
		)
		(BI_BUF
			(_object
				(_port(_int BUF_IN 6 0 69(_ent (_in))))
				(_port(_int EN -1 0 70(_ent (_in))))
				(_port(_int BID_BUS 6 0 71(_ent (_inout))))
				(_port(_int BUF_OUT 6 0 72(_ent (_out))))
			)
		)
		(PC_LOGIC
			(_object
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int INC_PC -1 0 119(_ent (_in))))
				(_port(_int LD_PC -1 0 120(_ent (_in))))
				(_port(_int PC_IN 12 0 121(_ent (_in))))
				(_port(_int RESET -1 0 122(_ent (_in))))
				(_port(_int PC_OUT 12 0 123(_ent (_out))))
			)
		)
		(CONTROL_LOGIC
			(_object
				(_port(_int OP 7 0 77(_ent (_in))))
				(_port(_int PSTATE 8 0 78(_ent (_in))))
				(_port(_int ZERO -1 0 79(_ent (_in))))
				(_port(_int DOUT_EN -1 0 80(_ent (_out))))
				(_port(_int INC -1 0 81(_ent (_out))))
				(_port(_int LD_ACC -1 0 82(_ent (_out))))
				(_port(_int LD_IR -1 0 83(_ent (_out))))
				(_port(_int LD_MDR -1 0 84(_ent (_out))))
				(_port(_int LD_PC -1 0 85(_ent (_out))))
				(_port(_int NSTATE 8 0 86(_ent (_out))))
				(_port(_int RD -1 0 87(_ent (_out))))
				(_port(_int SEL -1 0 88(_ent (_out))))
				(_port(_int WR -1 0 89(_ent (_out))))
			)
		)
		(STATE
			(_object
				(_port(_int CLK -1 0 128(_ent (_in))))
				(_port(_int RESET -1 0 129(_ent (_in))))
				(_port(_int STATE_IN 13 0 130(_ent (_in))))
				(_port(_int STATE_OUT 13 0 131(_ent (_out))))
			)
		)
	)
	(_inst U1 0 158(_comp ACC)
		(_port
			((ACC_IN)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((RESET)(RESET))
			((ACC_OUT)(BUS1199))
		)
		(_use(_ent . ACC)
		)
	)
	(_inst U10 0 167(_comp FLAG)
		(_port
			((ALU_OUT)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((FLAG)(NET757))
		)
		(_use(_ent . FLAG)
		)
	)
	(_inst U11 0 175(_comp IR)
		(_port
			((CLK)(CLK))
			((IR_IN)(BUS899))
			((LD)(NET695))
			((IR_OUT)(data))
		)
		(_use(_ent . IR)
		)
	)
	(_inst U2 0 183(_comp ADDR_MUX)
		(_port
			((A)(BUS843))
			((B(7))(data(7)))
			((B(6))(data(6)))
			((B(5))(data(5)))
			((B(4))(data(4)))
			((B(3))(data(3)))
			((B(2))(data(2)))
			((B(1))(data(1)))
			((B(0))(data(0)))
			((SEL)(NET747))
			((MUX_OUT)(mem_addr))
		)
		(_use(_ent . ADDR_MUX)
			(_port
				((A)(A))
				((B)(B))
				((SEL)(SEL))
				((MUX_OUT)(MUX_OUT))
			)
		)
	)
	(_inst U4 0 198(_comp ALU)
		(_port
			((A)(BUS1199))
			((B)(BUS865))
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((ALU_OUT)(BUS781))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((OP)(OP))
				((ALU_OUT)(ALU_OUT))
			)
		)
	)
	(_inst U5 0 209(_comp MDR)
		(_port
			((CLK)(CLK))
			((LD)(NET683))
			((MDR_IN)(BUS899))
			((MDR_OUT)(BUS865))
		)
		(_use(_ent . MDR)
		)
	)
	(_inst U6 0 217(_comp BI_BUF)
		(_port
			((BUF_IN)(BUS1199))
			((EN)(NET707))
			((BID_BUS)(mem_data))
			((BUF_OUT)(BUS899))
		)
		(_use(_ent . BI_BUF)
		)
	)
	(_inst U7 0 225(_comp PC_LOGIC)
		(_port
			((CLK)(CLK))
			((INC_PC)(NET715))
			((LD_PC)(NET723))
			((PC_IN(7))(data(7)))
			((PC_IN(6))(data(6)))
			((PC_IN(5))(data(5)))
			((PC_IN(4))(data(4)))
			((PC_IN(3))(data(3)))
			((PC_IN(2))(data(2)))
			((PC_IN(1))(data(1)))
			((PC_IN(0))(data(0)))
			((RESET)(RESET))
			((PC_OUT)(BUS843))
		)
		(_use(_ent . PC_LOGIC)
			(_port
				((CLK)(CLK))
				((INC_PC)(INC_PC))
				((LD_PC)(LD_PC))
				((PC_IN)(PC_IN))
				((RESET)(RESET))
				((PC_OUT)(PC_OUT))
			)
		)
	)
	(_inst U8 0 242(_comp CONTROL_LOGIC)
		(_port
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((PSTATE)(BUS796))
			((ZERO)(NET757))
			((DOUT_EN)(NET707))
			((INC)(NET715))
			((LD_ACC)(NET665))
			((LD_IR)(NET695))
			((LD_MDR)(NET683))
			((LD_PC)(NET723))
			((NSTATE)(BUS784))
			((RD)(read))
			((SEL)(NET747))
			((WR)(write))
		)
		(_use(_ent . CONTROL_LOGIC)
			(_port
				((OP)(OP))
				((PSTATE)(PSTATE))
				((ZERO)(ZERO))
				((DOUT_EN)(DOUT_EN))
				((INC)(INC))
				((LD_ACC)(LD_ACC))
				((LD_IR)(LD_IR))
				((LD_MDR)(LD_MDR))
				((LD_PC)(LD_PC))
				((NSTATE)(NSTATE))
				((RD)(RD))
				((SEL)(SEL))
				((WR)(WR))
			)
		)
	)
	(_inst U9 0 262(_comp STATE)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((STATE_IN)(BUS784))
			((STATE_OUT)(BUS796))
		)
		(_use(_ent . STATE)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RESET -1 0 30(_ent(_in))))
		(_port(_int read -1 0 31(_ent(_out))))
		(_port(_int write -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int mem_addr 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34(_array -1((_dto i 11 i 0)))))
		(_port(_int mem_data 1 0 34(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 61(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 69(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 94(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 103(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 112(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 121(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int NET665 -1 0 137(_arch(_uni))))
		(_sig(_int NET683 -1 0 138(_arch(_uni))))
		(_sig(_int NET695 -1 0 139(_arch(_uni))))
		(_sig(_int NET707 -1 0 140(_arch(_uni))))
		(_sig(_int NET715 -1 0 141(_arch(_uni))))
		(_sig(_int NET723 -1 0 142(_arch(_uni))))
		(_sig(_int NET747 -1 0 143(_arch(_uni))))
		(_sig(_int NET757 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 145(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS1199 14 0 145(_arch(_uni))))
		(_sig(_int BUS781 14 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS784 15 0 147(_arch(_uni))))
		(_sig(_int BUS796 15 0 148(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 149(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS843 16 0 149(_arch(_uni))))
		(_sig(_int BUS865 14 0 150(_arch(_uni))))
		(_sig(_int BUS899 14 0 151(_arch(_uni))))
		(_sig(_int data 14 0 152(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000052 55 6920          1670425479938 \7_Seg_Top\
(_unit VHDL(\7_Seg_Top\ 0 27(\7_Seg_Top\ 0 30))
	(_version vef)
	(_time 1670425479939 2022.12.08 00:04:39)
	(_source(\../compile/7_Seg_Top.vhd\))
	(_parameters tan)
	(_code 8285828987d68097d58197d8d487d4878684d48582)
	(_ent
		(_time 1668670337119)
	)
	(_comp
		(micro
			(_object
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RESET -1 0 105(_ent (_in))))
				(_port(_int read -1 0 106(_ent (_out))))
				(_port(_int write -1 0 107(_ent (_out))))
				(_port(_int mem_addr 10 0 108(_ent (_out))))
				(_port(_int mem_data 11 0 109(_ent (_inout))))
			)
		)
		(IO_MUX
			(_object
				(_port(_int RD_SEL -1 0 91(_ent (_in))))
				(_port(_int A 8 0 92(_ent (_in))))
				(_port(_int B 8 0 93(_ent (_in))))
				(_port(_int MUX_OUT 8 0 94(_ent (_out))))
			)
		)
		(key
			(_object
				(_port(_int KEY_OUT 9 0 99(_ent (_out))))
			)
		)
		(ext_bi_buf
			(_object
				(_port(_int BUF_IN 7 0 83(_ent (_in))))
				(_port(_int EN -1 0 84(_ent (_in))))
				(_port(_int BID_BUS 7 0 85(_ent (_inout))))
				(_port(_int BUF_OUT 7 0 86(_ent (_out))))
			)
		)
		(CISC_MEMORY
			(_object
				(_port(_int MEM_CLK -1 0 51(_ent (_in))))
				(_port(_int READ -1 0 52(_ent (_in))))
				(_port(_int WRITE -1 0 53(_ent (_in))))
				(_port(_int MEM_ADDR 2 0 54(_ent (_in))))
				(_port(_int MEM_DATA_IN 3 0 55(_ent (_in))))
				(_port(_int MEM_DATA_OUT 3 0 56(_ent (_out))))
			)
		)
		(addr_decoder
			(_object
				(_port(_int WRITE -1 0 36(_ent (_in))))
				(_port(_int WRITE_EN -1 0 37(_ent (_out))))
				(_port(_int MEM_ADDR 0 0 38(_ent (_in))))
				(_port(_int READ -1 0 39(_ent (_in))))
				(_port(_int READ_EN -1 0 40(_ent (_out))))
			)
		)
		(CLOCKGEN
			(_object
				(_port(_int clk -1 0 61(_ent (_out))))
				(_port(_int mem_clk -1 0 62(_ent (_out))))
				(_port(_int reset -1 0 63(_ent (_out))))
			)
		)
		(data_latch
			(_object
				(_port(_int CLK -1 0 68(_ent (_in))))
				(_port(_int EN -1 0 69(_ent (_in))))
				(_port(_int RESET -1 0 70(_ent (_in))))
				(_port(_int LATCH_IN 4 0 71(_ent (_in))))
				(_port(_int LATCH_OUT 4 0 72(_ent (_out))))
			)
		)
		(Bin2BCD
			(_object
				(_port(_int d 1 0 45(_ent (_in))))
				(_port(_int q 1 0 46(_ent (_out))))
			)
		)
		(split
			(_object
				(_port(_int d 12 0 114(_ent (_in))))
				(_port(_int q1 13 0 115(_ent (_out))))
				(_port(_int q2 13 0 116(_ent (_out))))
			)
		)
		(Decoder
			(_object
				(_port(_int d 5 0 77(_ent (_in))))
				(_port(_int q 6 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 144(_comp micro)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((read)(NET962))
			((write)(NET671))
			((mem_addr)(BUS700))
			((mem_data)(BUS703))
		)
		(_use(_ent . micro)
		)
	)
	(_inst U10 0 154(_comp IO_MUX)
		(_port
			((RD_SEL)(NET935))
			((A)(BUS891))
			((B)(BUS899))
			((MUX_OUT)(BUS887))
		)
		(_use(_ent . IO_MUX)
		)
	)
	(_inst U11 0 162(_comp key)
		(_port
			((KEY_OUT)(BUS899))
		)
		(_use(_ent . key)
		)
	)
	(_inst U12 0 167(_comp ext_bi_buf)
		(_port
			((BUF_IN)(BUS887))
			((EN)(NET962))
			((BID_BUS)(BUS703))
			((BUF_OUT)(BUS820))
		)
		(_use(_ent . ext_bi_buf)
		)
	)
	(_inst U2 0 175(_comp CISC_MEMORY)
		(_port
			((MEM_CLK)(NET641))
			((READ)(NET962))
			((WRITE)(NET671))
			((MEM_ADDR)(BUS700))
			((MEM_DATA_IN)(BUS820))
			((MEM_DATA_OUT)(BUS891))
		)
		(_use(_ent . CISC_MEMORY)
		)
	)
	(_inst U3 0 185(_comp addr_decoder)
		(_port
			((WRITE)(NET671))
			((WRITE_EN)(NET674))
			((MEM_ADDR)(BUS700))
			((READ)(NET962))
			((READ_EN)(NET935))
		)
		(_use(_ent . addr_decoder)
		)
	)
	(_inst U4 0 194(_comp CLOCKGEN)
		(_port
			((clk)(clk))
			((mem_clk)(NET641))
			((reset)(reset))
		)
		(_use(_ent . CLOCKGEN)
		)
	)
	(_inst U5 0 201(_comp data_latch)
		(_port
			((CLK)(CLK))
			((EN)(NET674))
			((RESET)(RESET))
			((LATCH_IN)(BUS703))
			((LATCH_OUT)(BUS719))
		)
		(_use(_ent . data_latch)
		)
	)
	(_inst U6 0 210(_comp Bin2BCD)
		(_port
			((d)(BUS719))
			((q)(BUS727))
		)
		(_use(_ent . Bin2BCD)
		)
	)
	(_inst U7 0 216(_comp split)
		(_port
			((d)(BUS727))
			((q1)(BUS739))
			((q2)(BUS747))
		)
		(_use(_ent . split)
		)
	)
	(_inst U8 0 223(_comp Decoder)
		(_port
			((d)(BUS739))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst U9 0 228(_comp Decoder)
		(_port
			((d)(BUS747))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 55(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 78(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 83(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 92(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 99(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 109(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 114(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 115(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLK -1 0 122(_arch(_uni))))
		(_sig(_int NET641 -1 0 123(_arch(_uni))))
		(_sig(_int NET671 -1 0 124(_arch(_uni))))
		(_sig(_int NET674 -1 0 125(_arch(_uni))))
		(_sig(_int NET935 -1 0 126(_arch(_uni))))
		(_sig(_int NET962 -1 0 127(_arch(_uni))))
		(_sig(_int RESET -1 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 129(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS700 14 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1324 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS703 15 0 130(_arch(_uni))))
		(_sig(_int BUS719 15 0 131(_arch(_uni))))
		(_sig(_int BUS727 15 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS739 16 0 133(_arch(_uni))))
		(_sig(_int BUS747 16 0 134(_arch(_uni))))
		(_sig(_int BUS820 15 0 135(_arch(_uni))))
		(_sig(_int BUS887 15 0 136(_arch(_uni))))
		(_sig(_int BUS891 15 0 137(_arch(_uni))))
		(_sig(_int BUS899 15 0 138(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000051 55 864           1670425613943 BEHAVIORAL
(_unit VHDL(acc 0 29(behavioral 0 36))
	(_version vef)
	(_time 1670425613944 2022.12.08 00:06:53)
	(_source(\../src/acc.vhd\))
	(_parameters tan)
	(_code 01040807035656170100125b530700070207020700)
	(_ent
		(_time 1668665159635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ACC_IN 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int RESET -1 0 33(_ent(_in))))
		(_port(_int ACC_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(4))(_sens(1))(_read(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . BEHAVIORAL 1 -1)
)
V 000051 55 775           1670425613966 BEHAVIORAL
(_unit VHDL(addr_mux 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670425613967 2022.12.08 00:06:53)
	(_source(\../src/addr_mux.vhd\))
	(_parameters tan)
	(_code 11141816144641061211574b141614161917101715)
	(_ent
		(_time 1665639925009)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 30(_ent(_in))))
		(_port(_int B 0 0 31(_ent(_in))))
		(_port(_int SEL -1 0 32(_ent(_in))))
		(_port(_int MUX_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
V 000044 55 1045          1670425613983 ALU
(_unit VHDL(alu 0 30(alu 0 36))
	(_version vef)
	(_time 1670425613984 2022.12.08 00:06:53)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 21242825737770372327627a752720277226242720)
	(_ent
		(_time 1668666690376)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_port(_int B 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 1 0 33(_ent(_in))))
		(_port(_int ALU_OUT 0 0 34(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_subprogram
			(_int ADD 1 0 37(_arch(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU 2 -1)
)
V 000051 55 836           1670425614008 BEHAVIORAL
(_unit VHDL(bi_buf 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670425614009 2022.12.08 00:06:54)
	(_source(\../src/bi_buf.vhd\))
	(_parameters tan)
	(_code 40454a42491442564340551a174642464945164642)
	(_ent
		(_time 1668664314784)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . BEHAVIORAL 1 -1)
)
V 000051 55 918           1670425614024 BEHAVIORAL
(_unit VHDL(flag 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670425614025 2022.12.08 00:06:54)
	(_source(\../src/flag.vhd\))
	(_parameters tan)
	(_code 4f4a414d4a181a59491c59154d494e49484949491c)
	(_ent
		(_time 1668665179096)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int ALU_OUT 0 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int FLAG -1 0 33(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(3))(_sens(1))(_read(0)(2)))))
		)
		(_subprogram
			(_int DETECT_ZERO 1 0 36(_arch(_func -1 -2)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 2 -1)
)
V 000051 55 768           1670425614041 BEHAVIORAL
(_unit VHDL(ir 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670425614042 2022.12.08 00:06:54)
	(_source(\../src/ir.vhd\))
	(_parameters tan)
	(_code 5f5a5e5d0b0802485c5d46040c5956585d5956585d)
	(_ent
		(_time 1668664367605)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1((_dto i 11 i 0)))))
		(_port(_int IR_IN 0 0 31(_ent(_in))))
		(_port(_int LD -1 0 32(_ent(_in))))
		(_port(_int IR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
V 000051 55 772           1670425614060 BEHAVIORAL
(_unit VHDL(mdr 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670425614061 2022.12.08 00:06:54)
	(_source(\../src/mdr.vhd\))
	(_parameters tan)
	(_code 6f6a336f3d3939793a6d7b343c693b696b686d693b)
	(_ent
		(_time 1668664385654)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int LD -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int MDR_IN 0 0 32(_ent(_in))))
		(_port(_int MDR_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . BEHAVIORAL 1 -1)
)
V 000051 55 1237          1670425614080 BEHAVIORAL
(_unit VHDL(pc_logic 0 30(behavioral 0 38))
	(_version vef)
	(_time 1670425614081 2022.12.08 00:06:54)
	(_source(\../src/pc_logic.vhd\))
	(_parameters tan)
	(_code 7e7a767f282a7c682c2e3824287877787d797e787d)
	(_ent
		(_time 1665639925051)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int INC_PC -1 0 32(_ent(_in)(_event))))
		(_port(_int LD_PC -1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_IN 0 0 34(_ent(_in)(_event))))
		(_port(_int RESET -1 0 35(_ent(_in)(_event))))
		(_port(_int PC_OUT 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int pc_out_reg 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5))))
			(line__54(_arch 1 0 54(_assignment(_alias((pc_out)(pc_out_reg)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 50463234)
	)
	(_model . BEHAVIORAL 2 -1)
)
V 000051 55 822           1670425614099 BEHAVIORAL
(_unit VHDL(state 0 29(behavioral 0 35))
	(_version vef)
	(_time 1670425614100 2022.12.08 00:06:54)
	(_source(\../src/state.vhd\))
	(_parameters tan)
	(_code 9e9a9590cfc9cb899b9d8bc5cc999a989f999a989b)
	(_ent
		(_time 1654150164443)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in)(_event))))
		(_port(_int RESET -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int STATE_IN 0 0 32(_ent(_in)(_event))))
		(_port(_int STATE_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . BEHAVIORAL 1 -1)
)
V 000051 55 1335          1670425614120 BEHAVIORAL
(_unit VHDL(control_logic 0 29(behavioral 0 45))
	(_version vef)
	(_time 1670425614121 2022.12.08 00:06:54)
	(_source(\../src/control_logic.vhd\))
	(_parameters tan)
	(_code ada8a6faaffaacbafbafbff7aaabfea8fbabfeabfb)
	(_ent
		(_time 1668663552467)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int OP 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int PSTATE 1 0 31(_ent(_in))))
		(_port(_int ZERO -1 0 32(_ent(_in))))
		(_port(_int DOUT_EN -1 0 33(_ent(_out))))
		(_port(_int INC -1 0 34(_ent(_out))))
		(_port(_int LD_ACC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 36(_ent(_out))))
		(_port(_int LD_MDR -1 0 37(_ent(_out))))
		(_port(_int LD_PC -1 0 38(_ent(_out))))
		(_port(_int NSTATE 1 0 39(_ent(_out))))
		(_port(_int RD -1 0 40(_ent(_out))))
		(_port(_int SEL -1 0 41(_ent(_out))))
		(_port(_int WR -1 0 42(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . BEHAVIORAL 1 -1)
)
V 000049 55 759           1670425614151 CLOCKGEN
(_unit VHDL(clockgen 0 30(clockgen 0 38))
	(_version vef)
	(_time 1670425614152 2022.12.08 00:06:54)
	(_source(\../src/CLOCKGEN.vhd\))
	(_parameters tan)
	(_code ccc9c799cc9bcedace9f8e969acac9ca99cacfca9f)
	(_ent
		(_time 1663222731815)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_out))))
		(_port(_int mem_clk -1 0 33(_ent(_out))))
		(_port(_int reset -1 0 34(_ent(_out))))
		(_sig(_int var_clk -1 0 39(_arch(_uni((i 2))))))
		(_prcs
			(resetting(_arch 0 0 41(_prcs(_trgt(2)))))
			(clocking(_arch 1 0 48(_prcs(_simple)(_trgt(3)(0)(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . CLOCKGEN 2 -1)
)
V 000053 55 911           1670425614172 addr_decoder
(_unit VHDL(addr_decoder 0 30(addr_decoder 0 41))
	(_version vef)
	(_time 1670425614173 2022.12.08 00:06:54)
	(_source(\../src/addr_decoder.vhd\))
	(_parameters tan)
	(_code dcd9d58e8b8b8ccbdf8f9a8689dad9dadfda8adad8)
	(_ent
		(_time 1669871090398)
	)
	(_object
		(_port(_int WRITE -1 0 32(_ent(_in))))
		(_port(_int WRITE_EN -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 34(_ent(_in))))
		(_port(_int READ -1 0 35(_ent(_in))))
		(_port(_int READ_EN -1 0 36(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(1)(4))(_sens(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(50529027 50463235)
		(50529027 33686019)
	)
	(_model . addr_decoder 1 -1)
)
V 000051 55 882           1670425614189 data_latch
(_unit VHDL(data_latch 0 30(data_latch 0 42))
	(_version vef)
	(_time 1670425614190 2022.12.08 00:06:54)
	(_source(\../src/data_latch.vhd\))
	(_parameters tan)
	(_code ece9e0bfbebabcfaecb8aab6eeeaedebe8eaefeae4)
	(_ent
		(_time 1668668216299)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in))))
		(_port(_int EN -1 0 33(_ent(_in))))
		(_port(_int RESET -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35(_array -1((_dto i 11 i 0)))))
		(_port(_int LATCH_IN 0 0 35(_ent(_in))))
		(_port(_int LATCH_OUT 0 0 36(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . data_latch 1 -1)
)
V 000044 55 852           1670425614205 beh
(_unit VHDL(bin2bcd 0 30(beh 0 37))
	(_version vef)
	(_time 1670425614206 2022.12.08 00:06:54)
	(_source(\../src/Bin2BCD.vhd\))
	(_parameters tan)
	(_code fbfef1aba0acfae8fbace9a1a9fdfffdf9fdf2fdae)
	(_ent
		(_time 1668670771105)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 32(_ent(_in))))
		(_port(_int q 0 0 33(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . beh 1 -1)
)
V 000046 55 870           1670425614227 split
(_unit VHDL(split 0 28(split 0 36))
	(_version vef)
	(_time 1670425614228 2022.12.08 00:06:54)
	(_source(\../src/split.vhd\))
	(_parameters tan)
	(_code 1b1f111d494c1c0d124a0f40491c1b1d481d121c1f)
	(_ent
		(_time 1668669919008)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int q1 1 0 31(_ent(_out))))
		(_port(_int q2 1 0 32(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((q1)(d(d_7_4))))(_trgt(1))(_sens(0(d_7_4))))))
			(line__39(_arch 1 0 39(_assignment(_alias((q2)(d(d_3_0))))(_trgt(2))(_sens(0(d_3_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . split 2 -1)
)
V 000044 55 932           1670425614242 Beh
(_unit VHDL(decoder 0 28(beh 0 35))
	(_version vef)
	(_time 1670425614243 2022.12.08 00:06:54)
	(_source(\../src/Decoder.vhd\))
	(_parameters tan)
	(_code 2a2f272e7e7d7d3c7d7f3e707e2d282c2e2c2f2c29)
	(_ent
		(_time 1668670025422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int d 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 31(_array -1((_dto i 6 i 0)))))
		(_port(_int q 1 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(33686018 131842)
		(50528771 131586)
		(33686018 131586)
		(50528770 131586)
	)
	(_model . Beh 1 -1)
)
V 000052 55 8640          1670425614270 CISC_MEMORY
(_unit VHDL(cisc_memory 0 31(cisc_memory 0 42))
	(_version vef)
	(_time 1670425614271 2022.12.08 00:06:54)
	(_source(\../src/CISC_MEMORY.vhd\))
	(_parameters tan)
	(_code 494c434b491f1e5f4a4d1d4a0d131d4f1d4f1f4e4b4e40)
	(_ent
		(_time 1669871162613)
	)
	(_object
		(_port(_int MEM_CLK -1 0 33(_ent(_in)(_event))))
		(_port(_int READ -1 0 34(_ent(_in))))
		(_port(_int WRITE -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int MEM_ADDR 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37(_array -1((_dto i 11 i 0)))))
		(_port(_int MEM_DATA_IN 1 0 37(_ent(_in))))
		(_port(_int MEM_DATA_OUT 1 0 38(_ent(_out))))
		(_type(_int MEM_WORD 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int MEM_TABLE 0 45(_array 2((_dto i 255 i 0)))))
		(_sig(_int cells 3 0 46(_arch(_uni(((_string \"000000000010"\))((_string \"000000000001"\))((_string \"000000000001"\))((_string \"000000001010"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"XXXXXXXXXXXX"\))((_string \"000000000000"\))((_string \"011100000000"\))((_string \"000100000000"\))((_string \"010011111100"\))((_string \"011011111110"\))((_string \"001011111101"\))((_string \"010111111110"\))((_string \"011011111001"\))((_string \"010111111010"\))((_string \"011011111010"\))((_string \"100011111110"\))((_string \"010111111111"\))((_string \"010111111000"\)))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 306(_scalar (_to i 0 i 255))))
		(_var(_int address 4 0 306(_prcs 0)))
		(_prcs
			(line__305(_arch 0 0 305(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(std_logic_misc)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . CISC_MEMORY 1 -1)
)
V 000051 55 844           1670425614293 ext_bi_buf
(_unit VHDL(ext_bi_buf 0 29(ext_bi_buf 0 38))
	(_version vef)
	(_time 1670425614294 2022.12.08 00:06:54)
	(_source(\../src/ext_bi_buf.vhd\))
	(_parameters tan)
	(_code 595c555b580f094c0e0d4b03015c0f5f5b5e5c5f5f)
	(_ent
		(_time 1669870641416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 30(_array -1((_dto i 11 i 0)))))
		(_port(_int BUF_IN 0 0 30(_ent(_in))))
		(_port(_int EN -1 0 31(_ent(_in))))
		(_port(_int BID_BUS 0 0 32(_ent(_inout))))
		(_port(_int BUF_OUT 0 0 33(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036)
	)
	(_model . ext_bi_buf 1 -1)
)
V 000047 55 768           1670425614310 IO_MUX
(_unit VHDL(io_mux 0 30(io_mux 0 39))
	(_version vef)
	(_time 1670425614311 2022.12.08 00:06:54)
	(_source(\../src/IO_MUX.vhd\))
	(_parameters tan)
	(_code 696c6969363d6b7f3c3f7c32306f606f3f6c3f6f3d)
	(_ent
		(_time 1669870802005)
	)
	(_object
		(_port(_int RD_SEL -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 33(_array -1((_dto i 11 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int B 0 0 34(_ent(_in))))
		(_port(_int MUX_OUT 0 0 35(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_model . IO_MUX 1 -1)
)
V 000044 55 711           1670425614332 key
(_unit VHDL(key 0 30(key 0 36))
	(_version vef)
	(_time 1670425614333 2022.12.08 00:06:54)
	(_source(\../src/key.vhd\))
	(_parameters tan)
	(_code 888dd38685ded59edb8a9dd3d08eda8e8d8f818eda)
	(_ent
		(_time 1669870900235)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 32(_array -1((_dto i 11 i 0)))))
		(_port(_int KEY_OUT 0 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 50463234)
		(33686018 33686018 33686018)
	)
	(_model . key 1 -1)
)
V 000046 55 8539          1670425614356 micro
(_unit VHDL(micro 0 27(micro 0 38))
	(_version vef)
	(_time 1670425614357 2022.12.08 00:06:54)
	(_source(\../compile/micro.vhd\))
	(_parameters tan)
	(_code 989dc59799cfcf8fcccfdec29d9e919e9b9f9a9ece)
	(_ent
		(_time 1668665283928)
	)
	(_comp
		(ACC
			(_object
				(_port(_int ACC_IN 2 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int LD -1 0 46(_ent (_in))))
				(_port(_int RESET -1 0 47(_ent (_in))))
				(_port(_int ACC_OUT 2 0 48(_ent (_out))))
			)
		)
		(FLAG
			(_object
				(_port(_int ALU_OUT 9 0 94(_ent (_in))))
				(_port(_int CLK -1 0 95(_ent (_in))))
				(_port(_int LD -1 0 96(_ent (_in))))
				(_port(_int FLAG -1 0 97(_ent (_out))))
			)
		)
		(IR
			(_object
				(_port(_int CLK -1 0 102(_ent (_in))))
				(_port(_int IR_IN 10 0 103(_ent (_in))))
				(_port(_int LD -1 0 104(_ent (_in))))
				(_port(_int IR_OUT 10 0 105(_ent (_out))))
			)
		)
		(ADDR_MUX
			(_object
				(_port(_int A 3 0 53(_ent (_in))))
				(_port(_int B 3 0 54(_ent (_in))))
				(_port(_int SEL -1 0 55(_ent (_in))))
				(_port(_int MUX_OUT 3 0 56(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int A 4 0 61(_ent (_in))))
				(_port(_int B 4 0 62(_ent (_in))))
				(_port(_int OP 5 0 63(_ent (_in))))
				(_port(_int ALU_OUT 4 0 64(_ent (_out))))
			)
		)
		(MDR
			(_object
				(_port(_int CLK -1 0 110(_ent (_in))))
				(_port(_int LD -1 0 111(_ent (_in))))
				(_port(_int MDR_IN 11 0 112(_ent (_in))))
				(_port(_int MDR_OUT 11 0 113(_ent (_out))))
			)
		)
		(BI_BUF
			(_object
				(_port(_int BUF_IN 6 0 69(_ent (_in))))
				(_port(_int EN -1 0 70(_ent (_in))))
				(_port(_int BID_BUS 6 0 71(_ent (_inout))))
				(_port(_int BUF_OUT 6 0 72(_ent (_out))))
			)
		)
		(PC_LOGIC
			(_object
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int INC_PC -1 0 119(_ent (_in))))
				(_port(_int LD_PC -1 0 120(_ent (_in))))
				(_port(_int PC_IN 12 0 121(_ent (_in))))
				(_port(_int RESET -1 0 122(_ent (_in))))
				(_port(_int PC_OUT 12 0 123(_ent (_out))))
			)
		)
		(CONTROL_LOGIC
			(_object
				(_port(_int OP 7 0 77(_ent (_in))))
				(_port(_int PSTATE 8 0 78(_ent (_in))))
				(_port(_int ZERO -1 0 79(_ent (_in))))
				(_port(_int DOUT_EN -1 0 80(_ent (_out))))
				(_port(_int INC -1 0 81(_ent (_out))))
				(_port(_int LD_ACC -1 0 82(_ent (_out))))
				(_port(_int LD_IR -1 0 83(_ent (_out))))
				(_port(_int LD_MDR -1 0 84(_ent (_out))))
				(_port(_int LD_PC -1 0 85(_ent (_out))))
				(_port(_int NSTATE 8 0 86(_ent (_out))))
				(_port(_int RD -1 0 87(_ent (_out))))
				(_port(_int SEL -1 0 88(_ent (_out))))
				(_port(_int WR -1 0 89(_ent (_out))))
			)
		)
		(STATE
			(_object
				(_port(_int CLK -1 0 128(_ent (_in))))
				(_port(_int RESET -1 0 129(_ent (_in))))
				(_port(_int STATE_IN 13 0 130(_ent (_in))))
				(_port(_int STATE_OUT 13 0 131(_ent (_out))))
			)
		)
	)
	(_inst U1 0 158(_comp ACC)
		(_port
			((ACC_IN)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((RESET)(RESET))
			((ACC_OUT)(BUS1199))
		)
		(_use(_ent . ACC)
		)
	)
	(_inst U10 0 167(_comp FLAG)
		(_port
			((ALU_OUT)(BUS781))
			((CLK)(CLK))
			((LD)(NET665))
			((FLAG)(NET757))
		)
		(_use(_ent . FLAG)
		)
	)
	(_inst U11 0 175(_comp IR)
		(_port
			((CLK)(CLK))
			((IR_IN)(BUS899))
			((LD)(NET695))
			((IR_OUT)(data))
		)
		(_use(_ent . IR)
		)
	)
	(_inst U2 0 183(_comp ADDR_MUX)
		(_port
			((A)(BUS843))
			((B(7))(data(7)))
			((B(6))(data(6)))
			((B(5))(data(5)))
			((B(4))(data(4)))
			((B(3))(data(3)))
			((B(2))(data(2)))
			((B(1))(data(1)))
			((B(0))(data(0)))
			((SEL)(NET747))
			((MUX_OUT)(mem_addr))
		)
		(_use(_ent . ADDR_MUX)
			(_port
				((A)(A))
				((B)(B))
				((SEL)(SEL))
				((MUX_OUT)(MUX_OUT))
			)
		)
	)
	(_inst U4 0 198(_comp ALU)
		(_port
			((A)(BUS1199))
			((B)(BUS865))
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((ALU_OUT)(BUS781))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((OP)(OP))
				((ALU_OUT)(ALU_OUT))
			)
		)
	)
	(_inst U5 0 209(_comp MDR)
		(_port
			((CLK)(CLK))
			((LD)(NET683))
			((MDR_IN)(BUS899))
			((MDR_OUT)(BUS865))
		)
		(_use(_ent . MDR)
		)
	)
	(_inst U6 0 217(_comp BI_BUF)
		(_port
			((BUF_IN)(BUS1199))
			((EN)(NET707))
			((BID_BUS)(mem_data))
			((BUF_OUT)(BUS899))
		)
		(_use(_ent . BI_BUF)
		)
	)
	(_inst U7 0 225(_comp PC_LOGIC)
		(_port
			((CLK)(CLK))
			((INC_PC)(NET715))
			((LD_PC)(NET723))
			((PC_IN(7))(data(7)))
			((PC_IN(6))(data(6)))
			((PC_IN(5))(data(5)))
			((PC_IN(4))(data(4)))
			((PC_IN(3))(data(3)))
			((PC_IN(2))(data(2)))
			((PC_IN(1))(data(1)))
			((PC_IN(0))(data(0)))
			((RESET)(RESET))
			((PC_OUT)(BUS843))
		)
		(_use(_ent . PC_LOGIC)
			(_port
				((CLK)(CLK))
				((INC_PC)(INC_PC))
				((LD_PC)(LD_PC))
				((PC_IN)(PC_IN))
				((RESET)(RESET))
				((PC_OUT)(PC_OUT))
			)
		)
	)
	(_inst U8 0 242(_comp CONTROL_LOGIC)
		(_port
			((OP(3))(data(11)))
			((OP(2))(data(10)))
			((OP(1))(data(9)))
			((OP(0))(data(8)))
			((PSTATE)(BUS796))
			((ZERO)(NET757))
			((DOUT_EN)(NET707))
			((INC)(NET715))
			((LD_ACC)(NET665))
			((LD_IR)(NET695))
			((LD_MDR)(NET683))
			((LD_PC)(NET723))
			((NSTATE)(BUS784))
			((RD)(read))
			((SEL)(NET747))
			((WR)(write))
		)
		(_use(_ent . CONTROL_LOGIC)
			(_port
				((OP)(OP))
				((PSTATE)(PSTATE))
				((ZERO)(ZERO))
				((DOUT_EN)(DOUT_EN))
				((INC)(INC))
				((LD_ACC)(LD_ACC))
				((LD_IR)(LD_IR))
				((LD_MDR)(LD_MDR))
				((LD_PC)(LD_PC))
				((NSTATE)(NSTATE))
				((RD)(RD))
				((SEL)(SEL))
				((WR)(WR))
			)
		)
	)
	(_inst U9 0 262(_comp STATE)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((STATE_IN)(BUS784))
			((STATE_OUT)(BUS796))
		)
		(_use(_ent . STATE)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RESET -1 0 30(_ent(_in))))
		(_port(_int read -1 0 31(_ent(_out))))
		(_port(_int write -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int mem_addr 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34(_array -1((_dto i 11 i 0)))))
		(_port(_int mem_data 1 0 34(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 44(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 61(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 69(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 94(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 103(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 112(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 121(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int NET665 -1 0 137(_arch(_uni))))
		(_sig(_int NET683 -1 0 138(_arch(_uni))))
		(_sig(_int NET695 -1 0 139(_arch(_uni))))
		(_sig(_int NET707 -1 0 140(_arch(_uni))))
		(_sig(_int NET715 -1 0 141(_arch(_uni))))
		(_sig(_int NET723 -1 0 142(_arch(_uni))))
		(_sig(_int NET747 -1 0 143(_arch(_uni))))
		(_sig(_int NET757 -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 145(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS1199 14 0 145(_arch(_uni))))
		(_sig(_int BUS781 14 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS784 15 0 147(_arch(_uni))))
		(_sig(_int BUS796 15 0 148(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 149(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS843 16 0 149(_arch(_uni))))
		(_sig(_int BUS865 14 0 150(_arch(_uni))))
		(_sig(_int BUS899 14 0 151(_arch(_uni))))
		(_sig(_int data 14 0 152(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000052 55 6920          1670425614364 \7_Seg_Top\
(_unit VHDL(\7_Seg_Top\ 0 27(\7_Seg_Top\ 0 30))
	(_version vef)
	(_time 1670425614365 2022.12.08 00:06:54)
	(_source(\../compile/7_Seg_Top.vhd\))
	(_parameters tan)
	(_code a7a1fdf5a7f3a5b2f0a4b2fdf1a2f1a2a3a1f1a0a7)
	(_ent
		(_time 1668670337119)
	)
	(_comp
		(micro
			(_object
				(_port(_int CLK -1 0 104(_ent (_in))))
				(_port(_int RESET -1 0 105(_ent (_in))))
				(_port(_int read -1 0 106(_ent (_out))))
				(_port(_int write -1 0 107(_ent (_out))))
				(_port(_int mem_addr 10 0 108(_ent (_out))))
				(_port(_int mem_data 11 0 109(_ent (_inout))))
			)
		)
		(IO_MUX
			(_object
				(_port(_int RD_SEL -1 0 91(_ent (_in))))
				(_port(_int A 8 0 92(_ent (_in))))
				(_port(_int B 8 0 93(_ent (_in))))
				(_port(_int MUX_OUT 8 0 94(_ent (_out))))
			)
		)
		(key
			(_object
				(_port(_int KEY_OUT 9 0 99(_ent (_out))))
			)
		)
		(ext_bi_buf
			(_object
				(_port(_int BUF_IN 7 0 83(_ent (_in))))
				(_port(_int EN -1 0 84(_ent (_in))))
				(_port(_int BID_BUS 7 0 85(_ent (_inout))))
				(_port(_int BUF_OUT 7 0 86(_ent (_out))))
			)
		)
		(CISC_MEMORY
			(_object
				(_port(_int MEM_CLK -1 0 51(_ent (_in))))
				(_port(_int READ -1 0 52(_ent (_in))))
				(_port(_int WRITE -1 0 53(_ent (_in))))
				(_port(_int MEM_ADDR 2 0 54(_ent (_in))))
				(_port(_int MEM_DATA_IN 3 0 55(_ent (_in))))
				(_port(_int MEM_DATA_OUT 3 0 56(_ent (_out))))
			)
		)
		(addr_decoder
			(_object
				(_port(_int WRITE -1 0 36(_ent (_in))))
				(_port(_int WRITE_EN -1 0 37(_ent (_out))))
				(_port(_int MEM_ADDR 0 0 38(_ent (_in))))
				(_port(_int READ -1 0 39(_ent (_in))))
				(_port(_int READ_EN -1 0 40(_ent (_out))))
			)
		)
		(CLOCKGEN
			(_object
				(_port(_int clk -1 0 61(_ent (_out))))
				(_port(_int mem_clk -1 0 62(_ent (_out))))
				(_port(_int reset -1 0 63(_ent (_out))))
			)
		)
		(data_latch
			(_object
				(_port(_int CLK -1 0 68(_ent (_in))))
				(_port(_int EN -1 0 69(_ent (_in))))
				(_port(_int RESET -1 0 70(_ent (_in))))
				(_port(_int LATCH_IN 4 0 71(_ent (_in))))
				(_port(_int LATCH_OUT 4 0 72(_ent (_out))))
			)
		)
		(Bin2BCD
			(_object
				(_port(_int d 1 0 45(_ent (_in))))
				(_port(_int q 1 0 46(_ent (_out))))
			)
		)
		(split
			(_object
				(_port(_int d 12 0 114(_ent (_in))))
				(_port(_int q1 13 0 115(_ent (_out))))
				(_port(_int q2 13 0 116(_ent (_out))))
			)
		)
		(Decoder
			(_object
				(_port(_int d 5 0 77(_ent (_in))))
				(_port(_int q 6 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 144(_comp micro)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((read)(NET962))
			((write)(NET671))
			((mem_addr)(BUS700))
			((mem_data)(BUS703))
		)
		(_use(_ent . micro)
		)
	)
	(_inst U10 0 154(_comp IO_MUX)
		(_port
			((RD_SEL)(NET935))
			((A)(BUS891))
			((B)(BUS899))
			((MUX_OUT)(BUS887))
		)
		(_use(_ent . IO_MUX)
		)
	)
	(_inst U11 0 162(_comp key)
		(_port
			((KEY_OUT)(BUS899))
		)
		(_use(_ent . key)
		)
	)
	(_inst U12 0 167(_comp ext_bi_buf)
		(_port
			((BUF_IN)(BUS887))
			((EN)(NET962))
			((BID_BUS)(BUS703))
			((BUF_OUT)(BUS820))
		)
		(_use(_ent . ext_bi_buf)
		)
	)
	(_inst U2 0 175(_comp CISC_MEMORY)
		(_port
			((MEM_CLK)(NET641))
			((READ)(NET962))
			((WRITE)(NET671))
			((MEM_ADDR)(BUS700))
			((MEM_DATA_IN)(BUS820))
			((MEM_DATA_OUT)(BUS891))
		)
		(_use(_ent . CISC_MEMORY)
		)
	)
	(_inst U3 0 185(_comp addr_decoder)
		(_port
			((WRITE)(NET671))
			((WRITE_EN)(NET674))
			((MEM_ADDR)(BUS700))
			((READ)(NET962))
			((READ_EN)(NET935))
		)
		(_use(_ent . addr_decoder)
		)
	)
	(_inst U4 0 194(_comp CLOCKGEN)
		(_port
			((clk)(clk))
			((mem_clk)(NET641))
			((reset)(reset))
		)
		(_use(_ent . CLOCKGEN)
		)
	)
	(_inst U5 0 201(_comp data_latch)
		(_port
			((CLK)(CLK))
			((EN)(NET674))
			((RESET)(RESET))
			((LATCH_IN)(BUS703))
			((LATCH_OUT)(BUS719))
		)
		(_use(_ent . data_latch)
		)
	)
	(_inst U6 0 210(_comp Bin2BCD)
		(_port
			((d)(BUS719))
			((q)(BUS727))
		)
		(_use(_ent . Bin2BCD)
		)
	)
	(_inst U7 0 216(_comp split)
		(_port
			((d)(BUS727))
			((q1)(BUS739))
			((q2)(BUS747))
		)
		(_use(_ent . split)
		)
	)
	(_inst U8 0 223(_comp Decoder)
		(_port
			((d)(BUS739))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst U9 0 228(_comp Decoder)
		(_port
			((d)(BUS747))
		)
		(_use(_ent . Decoder)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 55(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 71(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 78(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~138 0 83(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 92(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1312 0 99(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 108(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1316 0 109(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 114(_array -1((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 115(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLK -1 0 122(_arch(_uni))))
		(_sig(_int NET641 -1 0 123(_arch(_uni))))
		(_sig(_int NET671 -1 0 124(_arch(_uni))))
		(_sig(_int NET674 -1 0 125(_arch(_uni))))
		(_sig(_int NET935 -1 0 126(_arch(_uni))))
		(_sig(_int NET962 -1 0 127(_arch(_uni))))
		(_sig(_int RESET -1 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 129(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS700 14 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1324 0 130(_array -1((_dto i 11 i 0)))))
		(_sig(_int BUS703 15 0 130(_arch(_uni))))
		(_sig(_int BUS719 15 0 131(_arch(_uni))))
		(_sig(_int BUS727 15 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS739 16 0 133(_arch(_uni))))
		(_sig(_int BUS747 16 0 134(_arch(_uni))))
		(_sig(_int BUS820 15 0 135(_arch(_uni))))
		(_sig(_int BUS887 15 0 136(_arch(_uni))))
		(_sig(_int BUS891 15 0 137(_arch(_uni))))
		(_sig(_int BUS899 15 0 138(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
