#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Oct 21 08:47:38 2024
# Process ID: 5768
# Current directory: C:/repo/systemverilog/L07_edge detector/L07_edge detector.runs/synth_1
# Command line: vivado.exe -log edge_detect_moore.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source edge_detect_moore.tcl
# Log file: C:/repo/systemverilog/L07_edge detector/L07_edge detector.runs/synth_1/edge_detect_moore.vds
# Journal file: C:/repo/systemverilog/L07_edge detector/L07_edge detector.runs/synth_1\vivado.jou
# Running On: jlbpacheco, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 42311 MB
#-----------------------------------------------------------
source edge_detect_moore.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 511.484 ; gain = 220.789
Command: synth_design -top edge_detect_moore -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16656
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 955.066 ; gain = 440.617
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'edge_detect_moore' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_moore' (0#1) [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:23]
WARNING: [Synth 8-87] always_comb on 'state_reg_reg' did not result in combinational logic [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:41]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1061.051 ; gain = 546.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1061.051 ; gain = 546.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1061.051 ; gain = 546.602
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'state_reg_reg' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:41]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1061.051 ; gain = 546.602
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (state_reg_reg[31]) is unused and will be removed from module edge_detect_moore.
WARNING: [Synth 8-3332] Sequential element (state_reg_reg[30]) is unused and will be removed from module edge_detect_moore.
WARNING: [Synth 8-3332] Sequential element (state_reg_reg[29]) is unused and will be removed from module edge_detect_moore.
WARNING: [Synth 8-3332] Sequential element (state_reg_reg[28]) is unused and will be removed from module edge_detect_moore.
WARNING: [Synth 8-3332] Sequential element (state_reg_reg[27]) is unused and will be removed from module edge_detect_moore.
WARNING: [Synth 8-3332] Sequential element (state_reg_reg[26]) is unused and will be removed from module edge_detect_moore.
WARNING: [Synth 8-3332] Sequential element (state_reg_reg[25]) is unused and will be removed from module edge_detect_moore.
WARNING: [Synth 8-3332] Sequential element (state_reg_reg[24]) is unused and will be removed from module edge_detect_moore.
WARNING: [Synth 8-3332] Sequential element (state_reg_reg[23]) is unused and will be removed from module edge_detect_moore.
WARNING: [Synth 8-3332] Sequential element (state_reg_reg[22]) is unused and will be removed from module edge_detect_moore.
WARNING: [Synth 8-3332] Sequential element (state_reg_reg[21]) is unused and will be removed from module edge_detect_moore.
WARNING: [Synth 8-3332] Sequential element (state_reg_reg[20]) is unused and will be removed from module edge_detect_moore.
WARNING: [Synth 8-3332] Sequential element (state_reg_reg[19]) is unused and will be removed from module edge_detect_moore.
WARNING: [Synth 8-3332] Sequential element (state_reg_reg[18]) is unused and will be removed from module edge_detect_moore.
WARNING: [Synth 8-3332] Sequential element (state_reg_reg[17]) is unused and will be removed from module edge_detect_moore.
WARNING: [Synth 8-3332] Sequential element (state_reg_reg[16]) is unused and will be removed from module edge_detect_moore.
WARNING: [Synth 8-3332] Sequential element (state_reg_reg[15]) is unused and will be removed from module edge_detect_moore.
WARNING: [Synth 8-3332] Sequential element (state_reg_reg[14]) is unused and will be removed from module edge_detect_moore.
WARNING: [Synth 8-3332] Sequential element (state_reg_reg[13]) is unused and will be removed from module edge_detect_moore.
WARNING: [Synth 8-3332] Sequential element (state_reg_reg[12]) is unused and will be removed from module edge_detect_moore.
WARNING: [Synth 8-3332] Sequential element (state_reg_reg[11]) is unused and will be removed from module edge_detect_moore.
WARNING: [Synth 8-3332] Sequential element (state_reg_reg[10]) is unused and will be removed from module edge_detect_moore.
WARNING: [Synth 8-3332] Sequential element (state_reg_reg[9]) is unused and will be removed from module edge_detect_moore.
WARNING: [Synth 8-3332] Sequential element (state_reg_reg[8]) is unused and will be removed from module edge_detect_moore.
WARNING: [Synth 8-3332] Sequential element (state_reg_reg[7]) is unused and will be removed from module edge_detect_moore.
WARNING: [Synth 8-3332] Sequential element (state_reg_reg[6]) is unused and will be removed from module edge_detect_moore.
WARNING: [Synth 8-3332] Sequential element (state_reg_reg[5]) is unused and will be removed from module edge_detect_moore.
WARNING: [Synth 8-3332] Sequential element (state_reg_reg[4]) is unused and will be removed from module edge_detect_moore.
WARNING: [Synth 8-3332] Sequential element (state_reg_reg[3]) is unused and will be removed from module edge_detect_moore.
WARNING: [Synth 8-3332] Sequential element (state_reg_reg[2]) is unused and will be removed from module edge_detect_moore.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'state_reg_reg[31]__0/Q' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'state_reg_reg[30]__0/Q' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'state_reg_reg[29]__0/Q' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'state_reg_reg[28]__0/Q' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'state_reg_reg[27]__0/Q' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'state_reg_reg[26]__0/Q' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'state_reg_reg[25]__0/Q' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'state_reg_reg[24]__0/Q' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'state_reg_reg[23]__0/Q' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'state_reg_reg[22]__0/Q' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'state_reg_reg[21]__0/Q' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'state_reg_reg[20]__0/Q' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'state_reg_reg[19]__0/Q' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'state_reg_reg[18]__0/Q' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'state_reg_reg[17]__0/Q' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'state_reg_reg[16]__0/Q' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'state_reg_reg[15]__0/Q' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'state_reg_reg[14]__0/Q' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'state_reg_reg[13]__0/Q' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'state_reg_reg[12]__0/Q' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'state_reg_reg[11]__0/Q' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'state_reg_reg[10]__0/Q' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'state_reg_reg[9]__0/Q' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'state_reg_reg[8]__0/Q' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'state_reg_reg[7]__0/Q' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'state_reg_reg[6]__0/Q' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'state_reg_reg[5]__0/Q' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'state_reg_reg[4]__0/Q' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'state_reg_reg[3]__0/Q' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'state_reg_reg[2]__0/Q' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1245.273 ; gain = 730.824
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1246.148 ; gain = 731.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1246.148 ; gain = 731.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1246.188 ; gain = 731.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1246.188 ; gain = 731.738
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin state_reg[1] with 1st driver pin 'state_reg_reg[1]__0/Q' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin state_reg[1] with 2nd driver pin 'state_reg_reg[1]/Q' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:41]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin state_reg[0] with 1st driver pin 'state_reg_reg[0]__0/Q' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin state_reg[0] with 2nd driver pin 'state_reg_reg[0]/Q' [C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv:41]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        2|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1246.188 ; gain = 731.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1246.188 ; gain = 731.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1246.188 ; gain = 731.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1246.188 ; gain = 731.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     3|
|5     |FDCE |     2|
|6     |LD   |     2|
|7     |IBUF |     3|
|8     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    14|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1246.188 ; gain = 731.738
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 94 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1246.188 ; gain = 731.738
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1246.188 ; gain = 731.738
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1259.195 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1352.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

Synth Design complete | Checksum: d510506d
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 33 Warnings, 94 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1352.359 ; gain = 840.875
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1352.359 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/repo/systemverilog/L07_edge detector/L07_edge detector.runs/synth_1/edge_detect_moore.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file edge_detect_moore_utilization_synth.rpt -pb edge_detect_moore_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 21 08:48:20 2024...
