# 8. Compute Operations

Chapters 6 and 7 covered scalars, pointers, and data movement. This chapter covers everything that actually *computes* — arithmetic, math functions, reductions, comparisons, and matrix multiplication — organized by abstraction level: tile ops (L1), vector ops (L3 SIMD), and cube ops (L3 cube).

## 8.1 Tile-level compute (L1)

Tile compute ops are the primary arithmetic surface inside `@pto.jit`. They operate on `Tile` buffers in UB and follow a consistent pattern: each op reads one or more source tiles, optionally a scalar, and writes a destination tile. Shapes and valid regions must be compatible across all operands.

### 8.1.1 Binary tile-tile arithmetic

Element-wise operations between two tiles of the same shape.

#### `pto.tile.add(src0: Tile, src1: Tile, dst: Tile) -> None`
#### `pto.tile.sub(src0: Tile, src1: Tile, dst: Tile) -> None`
#### `pto.tile.mul(src0: Tile, src1: Tile, dst: Tile) -> None`
#### `pto.tile.max(src0: Tile, src1: Tile, dst: Tile) -> None`
#### `pto.tile.min(src0: Tile, src1: Tile, dst: Tile) -> None`
#### `pto.tile.addrelu(src0: Tile, src1: Tile, dst: Tile) -> None`

**Description**: Element-wise `dst[i,j] = src0[i,j] <op> src1[i,j]`.
For `addrelu`, `dst[i,j] = max(0, src0[i,j] + src1[i,j])`.
`addrelu` maps to the fused C220 `VADDRELU` path and is supported only for
A2/A3 VPTO kernels with `f32`, `f16`, or `i16` tile elements.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `src0` | `Tile` | First source tile |
| `src1` | `Tile` | Second source tile |
| `dst` | `Tile` | Destination tile (must be pre-allocated, shape-compatible) |

**Returns**: None (writes to `dst`).

**Example**:

```python
pto.tile.add(a_tile, b_tile, o_tile)
pto.tile.mul(scale_tile, data_tile, scaled_tile)
```

---

#### `pto.tile.div(src0: Tile, src1: Tile, dst: Tile, *, precision: Precision = Precision.Default) -> None`

**Description**: Element-wise division. `precision` can be `Default` or `HighPrecision` (f16/f32 only).

`div_precision` remains accepted temporarily for compatibility and emits a
`PTODSLDeprecationWarning`; use `precision` for new code. The same migration
applies to the operation-specific precision keywords for `exp`, `log`, `sqrt`,
`rsqrt`, and `recip`.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `src0` | `Tile` | Numerator tile |
| `src1` | `Tile` | Denominator tile |
| `dst` | `Tile` | Destination tile |
| `precision` | `Precision` | `Default` (default) or `HighPrecision` |

**Returns**: None.

---

### 8.1.2 Tile-scalar arithmetic

Element-wise operations between a tile and a scalar.

#### `pto.tile.adds(src: Tile, scalar: ScalarType, dst: Tile) -> None`
#### `pto.tile.subs(src: Tile, scalar: ScalarType, dst: Tile) -> None`
#### `pto.tile.muls(src: Tile, scalar: ScalarType, dst: Tile) -> None`
#### `pto.tile.maxs(src: Tile, scalar: ScalarType, dst: Tile) -> None`
#### `pto.tile.mins(src: Tile, scalar: ScalarType, dst: Tile) -> None`

**Description**: Element-wise `dst[i,j] = src[i,j] <op> scalar`.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `src` | `Tile` | Source tile |
| `scalar` | `ScalarType` | Scalar operand (Python number or PTO scalar) |
| `dst` | `Tile` | Destination tile |

**Returns**: None.

---

#### `pto.tile.divs(src: Tile, scalar: ScalarType, dst: Tile, *, precision: Precision = Precision.Default) -> None`

**Description**: Element-wise tile-scalar division: `dst[i,j] = src[i,j] / scalar`.

---

### 8.1.2a Tile movement between domains

#### `pto.tile.mov(src: Tile, dst: Tile, *, mode=None) -> None`

**Description**: Moves data between compatible tile domains without going
through GM. This is the tile-domain transfer surface used when a workflow needs
to stage data from one tile contract into another, for example UB → MAT before
a Cube-kind TileOp consumes the result.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `src` | `Tile` | Source tile |
| `dst` | `Tile` | Destination tile |
| `mode` | implementation-defined or `None` | Optional transfer mode used only for specialized backend paths |

**Returns**: None.

<!-- ptodsl-doc-test: {"mode":"compile_fragment","fixture":"flash_attention.l1_tiles","symbol":"flash_attention_l1_tiles_probe","compile":{"BLOCK_Q":128,"BLOCK_KV":128,"HEAD_DIM":128}} -->
```python
p_tile = pto.alloc_tile(shape=[Br, Bc], dtype=pto.f32, valid_shape=[full_br, full_bc])
p_mat = pto.alloc_tile(
    shape=[Br, Bc],
    dtype=pto.f32,
    memory_space=pto.MemorySpace.MAT,
    valid_shape=[full_br, full_bc],
    blayout="ColMajor",
    slayout="RowMajor",
)
pto.tile.mov(p_tile, p_mat)
```

---

### 8.1.2b Tile remainder and fmod

#### `pto.tile.rem(src0: Tile, src1: Tile, dst: Tile, *, tmp: Tile | None = None, precision: Precision = Precision.Default) -> None`
#### `pto.tile.rems(src: Tile, scalar: ScalarType, dst: Tile, *, tmp: Tile | None = None) -> None`
#### `pto.tile.fmod(src0: Tile, src1: Tile, dst: Tile, *, precision: Precision = Precision.Default) -> None`
#### `pto.tile.fmods(src: Tile, scalar: ScalarType, dst: Tile) -> None`

**Description**: Computes the element-wise remainder using truncation toward
zero for the quotient. The binary form uses two tiles; the scalar form divides
each source element by the scalar.

**Semantics**:

```text
rem(src0, src1): dst[i,j] = src0[i,j] - trunc(src0[i,j] / src1[i,j]) * src1[i,j]
rems(src, scalar): dst[i,j] = src[i,j] - trunc(src[i,j] / scalar) * scalar
fmod(src0, src1): dst[i,j] = src0[i,j] - trunc(src0[i,j] / src1[i,j]) * src1[i,j]
fmods(src, scalar): dst[i,j] = src[i,j] - trunc(src[i,j] / scalar) * scalar
```

For floating-point inputs, `rem` and `rems` preserve the sign of the dividend
for ordinary finite, non-zero operands. Integer support is target-dependent.
The A5 public surface currently covers the floating-point forms used by the
validated A5 cases (`f16` and `f32`).

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `src0`, `src1`, `src` | `Tile` | Row-major source tile(s) with matching valid shapes |
| `scalar` | `ScalarType` | Scalar whose type matches `src` |
| `dst` | `Tile` | Row-major destination tile with the same valid shape as the source |
| `tmp` | `Tile` or `None` | Optional scratch-tile override. When omitted, the compiler materializes the target-appropriate scratch tile. |
| `precision` | `Precision` | `Default` or `HighPrecision`; applies to the binary `rem` and `fmod` forms |

The binary operation requires a scratch tile in the target contract; callers
normally omit `tmp` unless they need to control that scratch tile explicitly.

**Example**:

```python
pto.tile.rem(a_tile, b_tile, remainder_tile)
pto.tile.rems(a_tile, 3.0, remainder_tile)
pto.tile.fmod(a_tile, b_tile, remainder_tile)
pto.tile.fmods(a_tile, 3.0, remainder_tile)
```

---

### 8.1.3 Unary math

Single-source element-wise math functions.

#### `pto.tile.exp(src: Tile, dst: Tile, *, precision: Precision = Precision.Default) -> None`
#### `pto.tile.log(src: Tile, dst: Tile, *, precision: Precision = Precision.Default) -> None`
#### `pto.tile.sqrt(src: Tile, dst: Tile, *, precision: Precision = Precision.Default) -> None`
#### `pto.tile.rsqrt(src: Tile, dst: Tile, *, precision: Precision = Precision.Default) -> None`
#### `pto.tile.recip(src: Tile, dst: Tile, *, precision: Precision = Precision.Default) -> None`

**Description**: Element-wise `exp`, `ln`, `sqrt`, `1/sqrt`, `1/x`.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `src` | `Tile` | Source tile |
| `dst` | `Tile` | Destination tile |
| `precision` | `Precision` | `Default` or `HighPrecision` |

**Returns**: None.

---

#### `pto.tile.abs(src: Tile, dst: Tile) -> None`
#### `pto.tile.neg(src: Tile, dst: Tile) -> None`

**Description**: Element-wise absolute value and negation. No precision mode attribute.

---

### 8.1.4 Activation

#### `pto.tile.relu(src: Tile, dst: Tile) -> None`

**Description**: `dst[i,j] = max(0, src[i,j])`. Supported on f16, f32, i32.

#### `pto.tile.lrelu(src: Tile, slope: float, dst: Tile) -> None`

**Description**: Leaky ReLU — `dst[i,j] = src[i,j] >= 0 ? src[i,j] : slope * src[i,j]`.

#### `pto.tile.prelu(src0: Tile, src1: Tile, dst: Tile, *, tmp: Tile | None = None) -> None`

**Description**: Parametric ReLU with a per-element slope tile: `dst[i,j] =
src0[i,j] >= 0 ? src0[i,j] : src0[i,j] * src1[i,j]`. The optional `tmp` is an
explicit scratch-tile override. When omitted, the compiler materializes the
target-specific scratch tile required by the selected architecture.

#### `pto.tile.random(key0: Scalar, key1: Scalar, counter0: Scalar, counter1: Scalar, counter2: Scalar, counter3: Scalar, dst: Tile, *, rounds: int = 10) -> None`

**Description**: Generates A5 Philox random words into `dst`. Every key and
counter operand must be a runtime signless `i32` scalar. `rounds` is a
compile-time Python integer and must be `7` or `10`.

---

### 8.1.5 Row and column reductions

Reductions collapse one dimension of a 2D tile, producing a tile with one row or one column.

#### Row reductions

#### `pto.tile.rowsum(src: Tile, dst: Tile, *, tmp: Tile | None = None) -> None`
#### `pto.tile.rowmax(src: Tile, dst: Tile, *, tmp: Tile | None = None) -> None`
#### `pto.tile.rowmin(src: Tile, dst: Tile, *, tmp: Tile | None = None) -> None`
#### `pto.tile.rowprod(src: Tile, dst: Tile, *, tmp: Tile | None = None) -> None`
#### `pto.tile.rowargmax(src: Tile, dst: Tile, *, tmp: Tile | None = None) -> None`
#### `pto.tile.rowargmin(src: Tile, dst: Tile, *, tmp: Tile | None = None) -> None`

**Description**: For each row `i`, reduce across columns: `dst[i, 0] = <reduce>_j src[i, j]`. `tile.rowargmax`/`tile.rowargmin` return the column index of the extremum. In the public PTODSL wrapper, `tmp` is optional; when omitted, PTODSL allocates a matching scratch tile automatically.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `src` | `Tile` | Source tile (`[rows, cols]`) |
| `dst` | `Tile` | Destination tile (`[rows, 1]`) |
| `tmp` | `Tile | None` | Optional scratch tile for intermediate reduction state; when omitted, PTODSL synthesizes a matching scratch tile automatically |

**Returns**: None.

---

#### Column reductions

#### `pto.tile.colsum(src: Tile, dst: Tile) -> None`
#### `pto.tile.colmax(src: Tile, dst: Tile) -> None`
#### `pto.tile.colmin(src: Tile, dst: Tile) -> None`
#### `pto.tile.colprod(src: Tile, dst: Tile) -> None`

**Description**: For each column `j`, reduce across rows: `dst[0, j] = <reduce>_i src[i, j]`.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `src` | `Tile` | Source tile (`[rows, cols]`) |
| `dst` | `Tile` | Destination tile (`[1, cols]`) |

**Returns**: None.

---

### 8.1.6 Sort and gather

Tile sort/gather ops expose the building blocks used by TopK-style pipelines.
They are thin wrappers over the PTO tile operations and inherit the same shape
and dtype constraints as the underlying IR.

#### `pto.tile.sort32(src: Tile, idx: Tile, dst: Tile, *, tmp: Tile | None = None) -> None`

**Description**: Sorts 32-element blocks from `src` using explicit original
column indices from `idx`, writing interleaved score/index records into `dst`.
When the hardware format requires scratch storage, pass `tmp`.

#### `pto.tile.mrgsort(src: Tile | Sequence[Tile], dst: Tile | Sequence[Tile], block_len: ScalarType | None = None, *, tmp: Tile | None = None, excuted: Any | None = None, exhausted: bool | None = None) -> None`

**Description**: Merge-sort tile records. The common TopK format is
`pto.tile.mrgsort(src, dst, block_len)`, where `block_len` is the current merge
block length. Multi-list forms can pass `src`/`dst` sequences together with
`tmp` and `excuted`.

#### `pto.tile.gather(src: Tile, dst: Tile, *, mask_pattern: str | None = None, axis: str | None = None, indices: Tile | None = None, tmp: Tile | None = None, cdst: Tile | None = None, k_value: ScalarType | None = None, cmp_mode: CmpMode | str | None = None, offset: int | None = None) -> None`

**Description**: Gathers/selects tile elements. For TopK extraction from an
interleaved `(score, index)` sort buffer, use `mask_pattern="P0101"` for score
slots and `mask_pattern="P1010"` for index slots. Supported tile mask patterns
are `P0101`, `P1010`, `P0001`, `P0010`, `P0100`, `P1000`, and `P1111`.
When using `mask_pattern`, `axis` must be specified as `"row"` or `"col"` to
indicate the direction of mask expansion.

**Example**:

```python
pto.tile.sort32(src_tile, index_tile, sort_tile)
pto.tile.mrgsort(sort_tile, tmp_sort_tile, pto.const(64, dtype=pto.i32))
pto.tile.gather(tmp_sort_tile, top_scores, mask_pattern="P0101", axis="row")
pto.tile.gather(tmp_sort_tile, top_indices, mask_pattern="P1010", axis="row")
```

#### `pto.tile.gatherb(src: Tile, offsets: Tile, dst: Tile) -> None`

**Description**: Gathers 32-byte source blocks into a destination tile. Each
element of `offsets` is a 32-byte-aligned byte address relative to the source UB
base and selects one complete block. Use `pto.tile.gather` for arbitrary scalar
element indices.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `src` | `Tile` | Source tile containing the data to gather from |
| `offsets` | `Tile` | Compact 32-bit integer tile containing source block addresses |
| `dst` | `Tile` | Destination tile |

**Returns**: None

**Constraints**:

- On A2/A3, `src` and `dst` must have the same valid shape.
- On A2/A3, `dst` and `offsets` must use row-major layout and `dst` elements
  must be 2 or 4 bytes.
- `offsets` must have a 32-bit integer dtype.
- On A2/A3, `offsets.v_row` equals `dst.v_row`. Its valid column count is
  `ceil(dst.v_col / (32 / sizeof(dst element)))`, rounded up to a multiple of
  eight addresses.
- Allocated row widths are physical strides and may exceed valid widths.

**Example**:

```python
pto.tile.gatherb(src_tile, offset_tile, dst_tile)
```

The low-level aliases `pto.tsort32`, `pto.tmrgsort`, `pto.tgather`, and
`pto.tgatherb` are also available when a kernel needs to bypass the `pto.tile`
namespace.

---

#### `pto.tile.scatter(src: Tile, dst: Tile, *, indexes: Tile | None = None, axis: str | None = None, mask_pattern: str | None = None) -> None`

**Description**: Scatters elements from `src` into `dst`. Two modes are available:

**Index mode** (pass `indexes`, omit `mask_pattern`): Each element `src[i, j]` is written to `dst` at the column offset specified by `indexes[i, j]`. The destination tile is zero-initialized before scattering. Uses `pto.vscatter` under the hood.

**Mask-pattern mode** (pass `mask_pattern` and `axis`, omit `indexes`): Elements from `src` are scattered into `dst` with a regular spacing pattern controlled by `mask_pattern` and `axis`. The destination tile is zero-initialized before scattering.

- `axis="row"`: source elements are scattered across columns within each row, interleaved with zeros according to the mask pattern.
- `axis="col"`: source elements are scattered across rows within each column, placed at strided row positions.

Supported mask patterns:

| Pattern | Row semantics (elements placed at column multiples) | Column semantics (stride, start) |
|---------|------------------------------------------------------|----------------------------------|
| `P1111` | Direct copy (no interleaving) | Direct copy (stride=1, start=0) |
| `P0101` | Every 2nd col, starting at 0 | stride=2, start=0 |
| `P1010` | Every 2nd col, starting at 1 | stride=2, start=1 |
| `P0001` | Every 4th col, starting at 0 | stride=4, start=0 |
| `P0010` | Every 4th col, starting at 1 | stride=4, start=1 |
| `P0100` | Every 4th col, starting at 2 | stride=4, start=2 |
| `P1000` | Every 4th col, starting at 3 | stride=4, start=3 |

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `src` | `Tile` | Source tile containing data to scatter |
| `dst` | `Tile` | Destination tile (zero-initialized, then receives scattered data) |
| `indexes` | `Tile | None` | Index tile specifying per-element column offsets. dtype: `i16`/`ui16` for i8/ui8/i16/ui16/f16/bf16 data; `i32`/`ui32` for i32/ui32/f32 data (index mode) |
| `axis` | `str | None` | Scatter direction: `"row"` or `"col"` (mask-pattern mode) |
| `mask_pattern` | `str | None` | Spacing pattern: `"P1111"`, `"P0101"`, `"P1010"`, `"P0001"`, `"P0010"`, `"P0100"`, or `"P1000"` (mask-pattern mode) |

**Returns**: None (writes to `dst`).

**Constraints**:

- A5 target only.
- Supported element types: `i8`, `i16`, `i32`, `ui8`, `ui16`, `ui32`, `f16`, `bf16`, `f32`.
- Index mode: `indexes` must have `i16`/`ui16` dtype when data dtype is i8/ui8/i16/ui16/f16/bf16, or `i32`/`ui32` dtype when data dtype is i32/ui32/f32, and the same shape as `src`.
- Mask-pattern mode: exactly one of `axis` and `mask_pattern` must be provided together; `indexes` must not be set.
- `dst` must use row-major layout in UB memory space.
- Runs on `PIPE_V` (vector pipe).

**Example** — index-mode scatter:

```python
src_tile = pto.alloc_tile(shape=[4, 32], dtype=pto.f32)
dst_tile = pto.alloc_tile(shape=[4, 32], dtype=pto.f32)
idx_tile = pto.alloc_tile(shape=[4, 32], dtype=pto.i32)
pto.tile.scatter(src_tile, dst_tile, indexes=idx_tile)
```

**Example** — mask-pattern scatter along rows:

```python
src_tile = pto.alloc_tile(shape=[4, 32], dtype=pto.f16)
dst_tile = pto.alloc_tile(shape=[4, 64], dtype=pto.f16)
pto.tile.scatter(src_tile, dst_tile, axis="row", mask_pattern="P0101")
```

**Example** — mask-pattern scatter along columns:

```python
src_tile = pto.alloc_tile(shape=[4, 32], dtype=pto.f32)
dst_tile = pto.alloc_tile(shape=[16, 32], dtype=pto.f32)
pto.tile.scatter(src_tile, dst_tile, axis="col", mask_pattern="P0010")
```

The low-level alias `pto.tscatter` is also available when a kernel needs to bypass the `pto.tile` namespace.

---

### 8.1.7 Broadcast and expansion

Expansion ops take a narrow source (scalar, row vector, or column vector) and broadcast it to a full tile shape. They are useful for applying per-row or per-column coefficients to a tile.

#### Scalar broadcast

#### `pto.tile.expands(scalar: ScalarType, dst: Tile) -> None`

**Description**: `dst[i,j] = scalar` — fills every element of `dst` with the same scalar value.

---

#### Row expansion

#### `pto.tile.rowexpand(src: Tile, dst: Tile) -> None`

**Description**: `dst[row, col] = src[row, 0]` — broadcasts each row's single value across all columns of `dst`.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `src` | `Tile` | Source tile (`[rows, 1]`) |
| `dst` | `Tile` | Destination tile (`[rows, cols]`) |

**Returns**: None.

---

#### Column expansion

#### `pto.tile.colexpand(src: Tile, dst: Tile) -> None`

**Description**: `dst[row, col] = src[0, col]` — broadcasts each column's single value across all rows of `dst`.

---

#### Row-expand arithmetic

These combine broadcasting with an arithmetic operation: `src1` is a per-row coefficient tile (`[rows, 1]`) that gets expanded row-wise before the element-wise op with `src0`.

| Op | Semantics |
|----|-----------|
| `pto.tile.rowexpandadd(src0, src1, dst)` | `dst = src0 + expand_rows(src1)` |
| `pto.tile.rowexpandsub(src0, src1, dst)` | `dst = src0 - expand_rows(src1)` |
| `pto.tile.rowexpandmul(src0, src1, dst)` | `dst = src0 * expand_rows(src1)` |
| `pto.tile.rowexpanddiv(src0, src1, dst)` | `dst = src0 / expand_rows(src1)` (f-only) |
| `pto.tile.rowexpandmax(src0, src1, dst)` | `dst = max(src0, expand_rows(src1))` |
| `pto.tile.rowexpandmin(src0, src1, dst)` | `dst = min(src0, expand_rows(src1))` |
| `pto.tile.rowexpandexpdif(src0, src1, dst)` | `dst = exp(src0 - expand_rows(src1))` (f-only) |

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `src0` | `Tile` | Full-shape source tile (`[rows, cols]`) |
| `src1` | `Tile` | Per-row coefficient tile (`[rows, 1]`) |
| `dst` | `Tile` | Destination tile (`[rows, cols]`) |

**Returns**: None.

**Example** — apply per-row scale and bias:

```python
# alpha_tile: [rows, 1], beta_tile: [rows, 1], data_tile: [rows, cols]
pto.tile.rowexpandmul(data_tile, alpha_tile, scaled_tile)
pto.tile.rowexpandadd(scaled_tile, beta_tile, result_tile)
```

---

#### Column-expand arithmetic

Same pattern as row-expand arithmetic, but `src1` is a per-column coefficient tile (`[1, cols]`):

| Op | Semantics |
|----|-----------|
| `pto.tile.colexpandadd(src0, src1, dst)` | `dst = src0 + expand_cols(src1)` |
| `pto.tile.colexpandsub(src0, src1, dst)` | `dst = src0 - expand_cols(src1)` |
| `pto.tile.colexpandmul(src0, src1, dst)` | `dst = src0 * expand_cols(src1)` |
| `pto.tile.colexpanddiv(src0, src1, dst)` | `dst = src0 / expand_cols(src1)` (f-only) |
| `pto.tile.colexpandmax(src0, src1, dst)` | `dst = max(src0, expand_cols(src1))` |
| `pto.tile.colexpandmin(src0, src1, dst)` | `dst = min(src0, expand_cols(src1))` |
| `pto.tile.colexpandexpdif(src0, src1, dst)` | `dst = exp(src0 - expand_cols(src1))` (f-only) |

---

### 8.1.8 Selection

#### `pto.tile.sel(mask: Tile, src0: Tile, src1: Tile, dst: Tile, *, tmp: Tile | None = None) -> None`

**Description**: Element-wise ternary: `dst[i,j] = mask[i,j] ? src0[i,j] : src1[i,j]`. The `mask` is an integer tile where zero means false and non-zero means true. `tmp` is an optional scratch tile override; when omitted, PTODSL synthesizes any architecture-specific scratch tile automatically.

#### `pto.tile.sels(mask: Tile, src: Tile, scalar: ScalarType, dst: Tile, *, tmp: Tile | None = None) -> None`

**Description**: Element-wise select with scalar fallback: `dst[i,j] = mask[i,j] ? src[i,j] : scalar`. As with `tile.sel`, `tmp` is optional and PTODSL synthesizes any required scratch tile automatically when it is omitted.

---

### 8.1.9 Type conversion

#### `pto.tile.cvt(src: Tile, dst: Tile, *, rmode: RoundMode = RoundMode.NONE) -> None`

**Description**: Element-wise type conversion. The destination tile's `dtype` determines the target type. Low-precision tile conversion follows the TileOps backend support, including `f32 -> f8e4m3/f8e5m2/hif8`, `f16 -> hif8`, and `bf16 -> f4e1m2x2/f4e2m1x2`.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `src` | `Tile` | Source tile |
| `dst` | `Tile` | Destination tile (with target dtype) |
| `rmode` | `RoundMode` | Rounding mode: `NONE`, `RINT`, `ROUND`, `FLOOR`, `CEIL`, `TRUNC`, `ODD`, `CAST_RINT` |

**Returns**: None.

**Example**:

<!-- ptodsl-doc-test: {"mode":"compile_fragment","fixture":"compute_ops.tile_low_precision_cvt","symbol":"compute_ops_tile_low_precision_cvt_probe","compile":{}} -->
```python
src = pto.alloc_tile(shape=[128, 64], dtype=pto.f32)
dst = pto.alloc_tile(shape=[128, 64], dtype=pto.f8e4m3)
pto.tile.cvt(src, dst, rmode=pto.RoundMode.RINT)
```

---

### 8.1.10 Bitwise ops

Bitwise operations on integer tiles (i8, i16, i32, etc.). All follow the standard `(src, dst)` or `(src0, src1, dst)` pattern.

#### Unary bitwise

#### `pto.tile.bit_not(src: Tile, dst: Tile) -> None`

**Description**: Element-wise bitwise NOT: `dst[i,j] = ~src[i,j]`. Integer types only.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `src` | `Tile` | Source tile (integer dtype) |
| `dst` | `Tile` | Destination tile |

**Returns**: None.

---

#### Binary bitwise (tile-tile)

#### `pto.tile.bit_and(src0: Tile, src1: Tile, dst: Tile) -> None`
#### `pto.tile.bit_or(src0: Tile, src1: Tile, dst: Tile) -> None`
#### `pto.tile.bit_shl(src0: Tile, src1: Tile, dst: Tile) -> None`
#### `pto.tile.bit_shr(src0: Tile, src1: Tile, dst: Tile) -> None`

**Description**: Element-wise bitwise `dst[i,j] = src0[i,j] <op> src1[i,j]`. Integer types only.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `src0` | `Tile` | First source tile |
| `src1` | `Tile` | Second source tile |
| `dst` | `Tile` | Destination tile |

**Returns**: None.

---

#### `pto.tile.bit_xor(src0: Tile, src1: Tile, dst: Tile, *, tmp: Tile | None = None) -> None`

**Description**: Element-wise bitwise XOR. Requires an additional scratch buffer `tmp` of the same type as `dst`. When `tmp` is omitted, PTODSL synthesizes a matching scratch tile automatically.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `src0` | `Tile` | First source tile |
| `src1` | `Tile` | Second source tile |
| `dst` | `Tile` | Destination tile |
| `tmp` | `Tile | None` | Optional scratch tile; when omitted, PTODSL synthesizes one automatically |

**Returns**: None.

---

#### Binary bitwise (tile-scalar)

#### `pto.tile.bit_ands(src: Tile, scalar: ScalarType, dst: Tile) -> None`
#### `pto.tile.bit_ors(src: Tile, scalar: ScalarType, dst: Tile) -> None`
#### `pto.tile.bit_shls(src: Tile, scalar: ScalarType, dst: Tile) -> None`
#### `pto.tile.bit_shrs(src: Tile, scalar: ScalarType, dst: Tile) -> None`

**Description**: Element-wise `dst[i,j] = src[i,j] <op> scalar`. The scalar is broadcast to all elements. Integer types only.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `src` | `Tile` | Source tile |
| `scalar` | `ScalarType` | Scalar operand (Python int or PTO scalar) |
| `dst` | `Tile` | Destination tile |

**Returns**: None.

---

#### `pto.tile.bit_xors(src: Tile, scalar: ScalarType, dst: Tile, *, tmp: Tile | None = None) -> None`

**Description**: Element-wise bitwise XOR with scalar. Requires an additional scratch buffer `tmp` of the same type as `dst`. When `tmp` is omitted, PTODSL synthesizes a matching scratch tile automatically.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `src` | `Tile` | Source tile |
| `scalar` | `ScalarType` | Scalar operand |
| `dst` | `Tile` | Destination tile |
| `tmp` | `Tile | None` | Optional scratch tile; when omitted, PTODSL synthesizes one automatically |

**Returns**: None.

---

### 8.1.11 Partial elementwise ops

Partial elementwise ops compute over the **intersection** of the valid regions of two source tiles. This allows element-wise arithmetic between tiles that have different `valid_shape`s — only the overlapping area is computed.

#### `pto.tile.partadd(src0: Tile, src1: Tile, dst: Tile) -> None`
#### `pto.tile.partmul(src0: Tile, src1: Tile, dst: Tile) -> None`
#### `pto.tile.partmax(src0: Tile, src1: Tile, dst: Tile) -> None`
#### `pto.tile.partmin(src0: Tile, src1: Tile, dst: Tile) -> None`

**Description**: Element-wise `dst[i,j] = src0[i,j] <op> src1[i,j]` over the intersection of `src0.valid_shape` and `src1.valid_shape`.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `src0` | `Tile` | First source tile (may have a partial valid region) |
| `src1` | `Tile` | Second source tile (may have a partial valid region) |
| `dst` | `Tile` | Destination tile |

**Returns**: None.

**Example** — adding tiles with different valid regions:

```python
# a_tile: valid_shape = [64, 32], b_tile: valid_shape = [64, 64]
# The partial add only operates on the intersection: 64 columns × min(32, 64) = 32 columns
pto.tile.partadd(a_tile, b_tile, result_tile)
```

---

### 8.1.12 Fill/padding

Fill-padding ops copy a source tile's valid region into a destination tile, filling the remaining physical elements (outside `src.valid_shape`) with a configured pad value. The pad value is specified at tile allocation time via the tile's `PadValue` attribute (`Null`, `Zero`, `Max`, or `Min`).

#### `pto.tile.fillpad(src: Tile, dst: Tile) -> None`

**Description**: Copies `src`'s valid region into `dst` and fills extra elements of `dst` with the pad value configured on `dst`'s type. The `dst` physical shape must be at least as large as `src.valid_shape`.

#### `pto.tile.fillpad_expand(src: Tile, dst: Tile) -> None`

**Description**: Like `fillpad`, but the destination tile may have a different shape in the partition/tensor view. The src valid region is copied and the expanded area is filled with the pad value. Useful when expanding a tile into a larger buffer for downstream processing.

#### `pto.tile.fillpad_inplace(src: Tile, dst: Tile) -> None`

**Description**: In-place variant of `fillpad`. `src` and `dst` may refer to the same tile buffer, padding the tile's own valid region in place.

**Parameters** (all three ops):

| Parameter | Type | Description |
|-----------|------|-------------|
| `src` | `Tile` | Source tile (with valid region to copy) |
| `dst` | `Tile` | Destination tile (carries `PadValue` attribute set at allocation) |

**Returns**: None.

**Example** — padding a partial tile to full shape:

```python
# tile has valid_shape [32, 16] in a physical buffer of [32, 32]
# pad=Zero at allocation time fills extra columns with zeros
pto.tile.fillpad(partial_tile, padded_tile)
```

---

### 8.1.13 Contiguous integer sequence

#### `pto.tile.ci(start: ScalarType, dst: Tile, *, tmp: Tile | None = None, descending: bool = False) -> None`

**Description**: Generates a contiguous integer sequence into a destination tile. The tile is filled with sequential integer values starting from `start`.

Conceptually:

```text
ascending:  dst[0, j] = start + j   for j in 0..cols-1
descending: dst[0, j] = start - j   for j in 0..cols-1
```

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `start` | `ScalarType` | Starting value of the sequence (must match `dst` element type) |
| `dst` | `Tile` | Destination tile (must have `valid_shape[0] == 1`, i.e., single row) |
| `tmp` | `Tile | None` | Optional scratch tile; when omitted, PTODSL uses the default backend path |
| `descending` | `bool` | If `False` (default), generate ascending sequence; if `True`, generate descending sequence |

**Returns**: None.

**Constraints**:

- `dst` must be a 1-row tile: `valid_shape[0] == 1`.
- `dst` element type must be one of: `i16`, `ui16`, `i32`, `ui32`.
- `start` must have the same element type as `dst`.
- `dst` must use row-major layout in UB memory space.

**Example** — generate ascending and descending index sequences:

```python
# Generate ascending indices: [5, 6, 7, ..., 36] (32 elements)
idx_tile = pto.alloc_tile(shape=[1, 32], dtype=pto.i32)
pto.tile.ci(5, idx_tile)

# Generate descending indices: [100, 99, 98, ..., 69] (32 elements)
desc_tile = pto.alloc_tile(shape=[1, 32], dtype=pto.i32)
pto.tile.ci(100, desc_tile, descending=True)
```

---

### 8.1.14 Tile windowing and tile-level matmul

Tile windowing and tile-level matmul cover two common patterns in tiled matrix algorithms:

- **Windowing** — `extract` and `insert` copy rectangular tile windows between buffers at explicit row/column offsets, typically used to move data between carrier tiles (MAT/VEC) and compute scratch tiles (LEFT/RIGHT/ACC).
- **Tile matmul** — `matmul` and `matmul_acc` dispatch matrix multiplication directly on LEFT, RIGHT, and ACC scratch tiles. These are the high-level counterparts to the cube-level `mad*` micro-ops in Section 8.3 — use them when you want the compiler to handle cube staging and instruction selection.

#### `pto.tile.extract(src: Tile, dst: Tile, index_row: IndexLike, index_col: IndexLike) -> None`

**Description**: Copies a tile-sized rectangular window from `src` into `dst`, starting at the logical tile offset `(index_row, index_col)` inside `src`. The window size is determined by `dst`'s shape — every element of `dst` receives the value from the corresponding position in the addressed region of `src`.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `src` | `Tile` | Source tile buffer |
| `dst` | `Tile` | Destination tile buffer that receives the extracted window |
| `index_row` | `IndexLike` | Row offset of the extracted window in `src` |
| `index_col` | `IndexLike` | Column offset of the extracted window in `src` |

**Returns**: None.

**Constraints**:
- `index_row` and `index_col` must be non-negative.
- `src` and `dst` must have compatible element types (checked by the PTO verifier).
- Supported source/destination memory-space and layout pairs depend on the target architecture. Common cases include MAT → LEFT/RIGHT extraction.

**Example** — extract a MAT tile window into LEFT scratch:

<!-- ptodsl-doc-test: {"mode":"compile_fragment","fixture":"compute_ops.tile_window_matmul","symbol":"compute_ops_tile_window_matmul_probe","compile":{"BLOCK_M":16,"BLOCK_K":16,"BLOCK_N":16,"CARRIER_M":64,"CARRIER_N":64}} -->
```python
src_mat = pto.alloc_tile(shape=[64, 64], dtype=pto.f32, memory_space=pto.MemorySpace.MAT)
lhs_l0a = pto.alloc_tile(
    shape=[16, 16],
    dtype=pto.f32,
    memory_space=pto.MemorySpace.LEFT,
    blayout="ColMajor",
    slayout="RowMajor",
)
pto.tile.extract(src_mat, lhs_l0a, 16, 0)
```

---

#### `pto.tile.insert(src: Tile, dst: Tile, index_row: IndexLike, index_col: IndexLike) -> None`

**Description**: Writes `src` into a tile-sized rectangular window of `dst`, starting at the logical tile offset `(index_row, index_col)` inside `dst`. The window size is determined by `src`'s shape — every element of `src` is written to the corresponding position in the addressed region of `dst`.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `src` | `Tile` | Source tile buffer to insert |
| `dst` | `Tile` | Destination tile buffer that receives the inserted window |
| `index_row` | `IndexLike` | Row offset of the insertion point in `dst` |
| `index_col` | `IndexLike` | Column offset of the insertion point in `dst` |

**Returns**: None.

**Constraints**:
- `index_row` and `index_col` must be non-negative.
- `src` must fit within the addressed destination window: `index_row + src.rows <= dst.rows` and `index_col + src.cols <= dst.cols`.
- Supported source/destination memory-space, layout, and dtype combinations depend on the target architecture. Common cases include ACC → MAT, VEC → MAT, and VEC → VEC.

**Example** — insert an ACC tile back into a MAT carrier tile:

<!-- ptodsl-doc-test: {"mode":"compile_fragment","fixture":"compute_ops.tile_window_matmul","symbol":"compute_ops_tile_window_matmul_probe","compile":{"BLOCK_M":16,"BLOCK_K":16,"BLOCK_N":16,"CARRIER_M":64,"CARRIER_N":64}} -->
```python
acc_tile = pto.alloc_tile(
    shape=[16, 16],
    dtype=pto.f32,
    memory_space=pto.MemorySpace.ACC,
    blayout="ColMajor",
    slayout="RowMajor",
)
dst_mat = pto.alloc_tile(
    shape=[64, 64],
    dtype=pto.f32,
    memory_space=pto.MemorySpace.MAT,
    blayout="ColMajor",
    slayout="RowMajor",
)
pto.tile.insert(acc_tile, dst_mat, 0, 32)
```

---

#### `pto.tile.matmul(lhs: Tile, rhs: Tile, dst: Tile) -> None`

**Description**: Tile-level matrix multiplication. Computes the product `lhs @ rhs` on the matrix pipeline and writes the result into `dst`.

Conceptually:

```text
dst[m, n] = sum_k lhs[m, k] * rhs[k, n]
```

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `lhs` | `Tile` | Left operand tile, typically in `MemorySpace.LEFT` |
| `rhs` | `Tile` | Right operand tile, typically in `MemorySpace.RIGHT` |
| `dst` | `Tile` | Destination accumulator tile, typically in `MemorySpace.ACC` |

**Returns**: None.

**Constraints**:
- Shapes must satisfy the standard matrix multiply relationship: `lhs.rows == dst.rows`, `lhs.cols == rhs.rows`, and `rhs.cols == dst.cols`.
- Supported dtype triples depend on the target architecture. Common cases include `f16`/`bf16`/`f32` inputs with `f32` accumulation and `i8` inputs with `i32` accumulation.
- Operands should be scratch tiles allocated in LEFT, RIGHT, and ACC memory spaces respectively. Use `extract` beforehand to stage data into these scratch tiles from carrier buffers.

**Example** — compute one cube tile product:

<!-- ptodsl-doc-test: {"mode":"compile_fragment","fixture":"compute_ops.tile_window_matmul","symbol":"compute_ops_tile_window_matmul_probe","compile":{"BLOCK_M":16,"BLOCK_K":16,"BLOCK_N":16,"CARRIER_M":64,"CARRIER_N":64}} -->
```python
lhs_l0a = pto.alloc_tile(
    shape=[16, 16],
    dtype=pto.f16,
    memory_space=pto.MemorySpace.LEFT,
    blayout="ColMajor",
    slayout="RowMajor",
)
rhs_l0b = pto.alloc_tile(
    shape=[16, 16],
    dtype=pto.f16,
    memory_space=pto.MemorySpace.RIGHT,
    blayout="RowMajor",
    slayout="ColMajor",
)
acc_l0c = pto.alloc_tile(
    shape=[16, 16],
    dtype=pto.f32,
    memory_space=pto.MemorySpace.ACC,
    blayout="ColMajor",
    slayout="RowMajor",
)
pto.tile.matmul(lhs_l0a, rhs_l0b, acc_l0c)
```

---

#### `pto.tile.matmul_acc(acc_in: Tile, lhs: Tile, rhs: Tile, dst: Tile) -> None`

**Description**: Accumulating tile-level matrix multiplication. Adds the product `lhs @ rhs` to `acc_in` and writes the accumulated result into `dst`. This is the accumulating variant of `matmul` — use it for split-K accumulation or multi-stage matmul where each K-slice product is added onto a running accumulator.

Conceptually:

```text
dst[m, n] = acc_in[m, n] + sum_k lhs[m, k] * rhs[k, n]
```

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `acc_in` | `Tile` | Existing accumulator tile used as the accumulation input |
| `lhs` | `Tile` | Left operand tile, typically in `MemorySpace.LEFT` |
| `rhs` | `Tile` | Right operand tile, typically in `MemorySpace.RIGHT` |
| `dst` | `Tile` | Destination accumulator tile |

**Returns**: None.

**Constraints**:
- `lhs`, `rhs`, and `dst` must satisfy the same shape and memory-space relationship as `pto.tile.matmul`.
- `acc_in` must be an ACC tile, typically with the same shape and dtype as `dst`.

**Example** — accumulate a second K-slice into an ACC tile:

<!-- ptodsl-doc-test: {"mode":"compile_fragment","fixture":"compute_ops.tile_window_matmul","symbol":"compute_ops_tile_window_matmul_probe","compile":{"BLOCK_M":16,"BLOCK_K":16,"BLOCK_N":16,"CARRIER_M":64,"CARRIER_N":64}} -->
```python
acc_prev = pto.alloc_tile(
    shape=[16, 16],
    dtype=pto.f32,
    memory_space=pto.MemorySpace.ACC,
    blayout="ColMajor",
    slayout="RowMajor",
)
lhs_l0a = pto.alloc_tile(
    shape=[16, 16],
    dtype=pto.f16,
    memory_space=pto.MemorySpace.LEFT,
    blayout="ColMajor",
    slayout="RowMajor",
)
rhs_l0b = pto.alloc_tile(
    shape=[16, 16],
    dtype=pto.f16,
    memory_space=pto.MemorySpace.RIGHT,
    blayout="RowMajor",
    slayout="ColMajor",
)
acc_next = pto.alloc_tile(
    shape=[16, 16],
    dtype=pto.f32,
    memory_space=pto.MemorySpace.ACC,
    blayout="ColMajor",
    slayout="RowMajor",
)
pto.tile.matmul_acc(acc_prev, lhs_l0a, rhs_l0b, acc_next)
```

---

#### `pto.tile.matmul_mx(lhs: Tile, lhs_scale: Tile, rhs: Tile, rhs_scale: Tile, dst: Tile) -> None`

**Description**: Tile-level MX matrix multiplication. Computes the product `lhs @ rhs` on the matrix pipeline and writes the result into `dst`. This variant keeps the tile-op abstraction while making the microscaling payload explicit through `lhs_scale` and `rhs_scale`.

Conceptually:

```text
dst[m, n] = sum_k lhs[m, k] * rhs[k, n]
```

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `lhs` | `Tile` | Left operand tile, typically in `MemorySpace.LEFT` |
| `lhs_scale` | `Tile` | Left microscaling tile, typically in `MemorySpace.SCALING` |
| `rhs` | `Tile` | Right operand tile, typically in `MemorySpace.RIGHT` |
| `rhs_scale` | `Tile` | Right microscaling tile, typically in `MemorySpace.SCALING` |
| `dst` | `Tile` | Destination accumulator tile, typically in `MemorySpace.ACC` |

**Returns**: None.

**Constraints**:
- `lhs`, `rhs`, and `dst` must satisfy the same shape and memory-space relationship as `pto.tile.matmul`.
- `lhs_scale` and `rhs_scale` must be `MemorySpace.SCALING` tiles.
- On A5, `lhs` should use `blayout="ColMajor", slayout="RowMajor"`; `rhs` should use `blayout="RowMajor", slayout="ColMajor"`; `dst` should use `blayout="ColMajor", slayout="RowMajor"`.
- On A5, `lhs_scale` should use `blayout="RowMajor"`, `slayout="RowMajor"`, `fractal_size=32`; `rhs_scale` should use `blayout="ColMajor"`, `slayout="ColMajor"`, `fractal_size=32`.
- Supported operand dtype pairs include mixed low-precision MX combinations such as `f8e4m3/f8e5m2` and `f4e1m2x2/f4e2m1x2`.

**Example** — compute one MX cube tile product:

<!-- ptodsl-doc-test: {"mode":"compile_fragment","fixture":"compute_ops.tile_mx_compute","symbol":"compute_ops_tile_mx_compute_probe","compile":{}} -->
```python
lhs_l0a_mx = pto.alloc_tile(
    shape=[16, 64],
    dtype=pto.f8e4m3,
    memory_space=pto.MemorySpace.LEFT,
    valid_shape=[16, 64],
    blayout="ColMajor",
    slayout="RowMajor",
)
lhs_scale = pto.alloc_tile(
    shape=[16, 2],
    dtype=pto.f16,
    memory_space=pto.MemorySpace.SCALING,
    valid_shape=[16, 2],
    blayout="RowMajor",
    slayout="RowMajor",
    fractal_size=32,
)
rhs_l0b_mx = pto.alloc_tile(
    shape=[64, 16],
    dtype=pto.f8e5m2,
    memory_space=pto.MemorySpace.RIGHT,
    valid_shape=[64, 16],
    blayout="RowMajor",
    slayout="ColMajor",
)
rhs_scale = pto.alloc_tile(
    shape=[2, 16],
    dtype=pto.f16,
    memory_space=pto.MemorySpace.SCALING,
    valid_shape=[2, 16],
    blayout="ColMajor",
    slayout="ColMajor",
    fractal_size=32,
)
acc_l0c = pto.alloc_tile(
    shape=[16, 16],
    dtype=pto.f32,
    memory_space=pto.MemorySpace.ACC,
    valid_shape=[16, 16],
    blayout="ColMajor",
    slayout="RowMajor",
)
pto.tile.matmul_mx(lhs_l0a_mx, lhs_scale, rhs_l0b_mx, rhs_scale, acc_l0c)
```

---

#### `pto.tile.matmul_mx_acc(acc_in: Tile, lhs: Tile, lhs_scale: Tile, rhs: Tile, rhs_scale: Tile, dst: Tile) -> None`

**Description**: Accumulating tile-level MX matrix multiplication. Adds the product `lhs @ rhs` to `acc_in` and writes the accumulated result into `dst`.

Conceptually:

```text
dst[m, n] = acc_in[m, n] + sum_k lhs[m, k] * rhs[k, n]
```

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `acc_in` | `Tile` | Existing accumulator tile used as the accumulation input |
| `lhs` | `Tile` | Left operand tile, typically in `MemorySpace.LEFT` |
| `lhs_scale` | `Tile` | Left microscaling tile, typically in `MemorySpace.SCALING` |
| `rhs` | `Tile` | Right operand tile, typically in `MemorySpace.RIGHT` |
| `rhs_scale` | `Tile` | Right microscaling tile, typically in `MemorySpace.SCALING` |
| `dst` | `Tile` | Destination accumulator tile |

**Returns**: None.

**Constraints**:
- `lhs`, `rhs`, `lhs_scale`, `rhs_scale`, and `dst` must satisfy the same constraints as `pto.tile.matmul_mx`.
- `acc_in` must be an ACC tile, typically with the same shape and dtype as `dst`.

**Example** — accumulate a second MX K-slice into an ACC tile:

<!-- ptodsl-doc-test: {"mode":"compile_fragment","fixture":"compute_ops.tile_mx_compute","symbol":"compute_ops_tile_mx_compute_probe","compile":{}} -->
```python
acc_prev = pto.alloc_tile(
    shape=[16, 16],
    dtype=pto.f32,
    memory_space=pto.MemorySpace.ACC,
    valid_shape=[16, 16],
    blayout="ColMajor",
    slayout="RowMajor",
)
lhs_l0a_mx = pto.alloc_tile(
    shape=[16, 64],
    dtype=pto.f8e4m3,
    memory_space=pto.MemorySpace.LEFT,
    valid_shape=[16, 64],
    blayout="ColMajor",
    slayout="RowMajor",
)
lhs_scale = pto.alloc_tile(
    shape=[16, 2],
    dtype=pto.f16,
    memory_space=pto.MemorySpace.SCALING,
    valid_shape=[16, 2],
    blayout="RowMajor",
    slayout="RowMajor",
    fractal_size=32,
)
rhs_l0b_mx = pto.alloc_tile(
    shape=[64, 16],
    dtype=pto.f8e5m2,
    memory_space=pto.MemorySpace.RIGHT,
    valid_shape=[64, 16],
    blayout="RowMajor",
    slayout="ColMajor",
)
rhs_scale = pto.alloc_tile(
    shape=[2, 16],
    dtype=pto.f16,
    memory_space=pto.MemorySpace.SCALING,
    valid_shape=[2, 16],
    blayout="ColMajor",
    slayout="ColMajor",
    fractal_size=32,
)
acc_next = pto.alloc_tile(
    shape=[16, 16],
    dtype=pto.f32,
    memory_space=pto.MemorySpace.ACC,
    valid_shape=[16, 16],
    blayout="ColMajor",
    slayout="RowMajor",
)
pto.tile.matmul_mx_acc(acc_prev, lhs_l0a_mx, lhs_scale, rhs_l0b_mx, rhs_scale, acc_next)
```

---

#### `pto.tile.matmul_mx_bias(lhs: Tile, lhs_scale: Tile, rhs: Tile, rhs_scale: Tile, bias: Tile, dst: Tile) -> None`

**Description**: Bias-enabled tile-level MX matrix multiplication. Computes the MX product `lhs @ rhs`, adds the bias input carried by `bias`, and writes the result into `dst`.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `lhs` | `Tile` | Left operand tile, typically in `MemorySpace.LEFT` |
| `lhs_scale` | `Tile` | Left microscaling tile, typically in `MemorySpace.SCALING` |
| `rhs` | `Tile` | Right operand tile, typically in `MemorySpace.RIGHT` |
| `rhs_scale` | `Tile` | Right microscaling tile, typically in `MemorySpace.SCALING` |
| `bias` | `Tile` | Bias tile, typically in `MemorySpace.BIAS` |
| `dst` | `Tile` | Destination accumulator tile |

**Returns**: None.

**Constraints**:
- `lhs`, `rhs`, `lhs_scale`, `rhs_scale`, and `dst` must satisfy the same constraints as `pto.tile.matmul_mx`.
- `bias` must satisfy the target architecture's cube bias layout and shape requirements. A common A5 case is a `[1, N]` tile in `MemorySpace.BIAS`.

**Example** — add a bias tile on the MX cube path:

<!-- ptodsl-doc-test: {"mode":"compile_fragment","fixture":"compute_ops.tile_mx_compute","symbol":"compute_ops_tile_mx_compute_probe","compile":{}} -->
```python
lhs_l0a_mx = pto.alloc_tile(
    shape=[16, 64],
    dtype=pto.f8e4m3,
    memory_space=pto.MemorySpace.LEFT,
    valid_shape=[16, 64],
    blayout="ColMajor",
    slayout="RowMajor",
)
lhs_scale = pto.alloc_tile(
    shape=[16, 2],
    dtype=pto.f16,
    memory_space=pto.MemorySpace.SCALING,
    valid_shape=[16, 2],
    blayout="RowMajor",
    slayout="RowMajor",
    fractal_size=32,
)
rhs_l0b_mx = pto.alloc_tile(
    shape=[64, 16],
    dtype=pto.f8e5m2,
    memory_space=pto.MemorySpace.RIGHT,
    valid_shape=[64, 16],
    blayout="RowMajor",
    slayout="ColMajor",
)
rhs_scale = pto.alloc_tile(
    shape=[2, 16],
    dtype=pto.f16,
    memory_space=pto.MemorySpace.SCALING,
    valid_shape=[2, 16],
    blayout="ColMajor",
    slayout="ColMajor",
    fractal_size=32,
)
bias_tile = pto.alloc_tile(
    shape=[1, 16],
    dtype=pto.f32,
    memory_space=pto.MemorySpace.BIAS,
    valid_shape=[1, 16],
)
acc_l0c = pto.alloc_tile(
    shape=[16, 16],
    dtype=pto.f32,
    memory_space=pto.MemorySpace.ACC,
    valid_shape=[16, 16],
    blayout="ColMajor",
    slayout="RowMajor",
)
pto.tile.matmul_mx_bias(lhs_l0a_mx, lhs_scale, rhs_l0b_mx, rhs_scale, bias_tile, acc_l0c)
```

---

#### `pto.tile.gemv(lhs: Tile, rhs: Tile, dst: Tile) -> None`

**Description**: Tile-level ordinary GEMV. Computes `lhs @ rhs` on the cube
pipeline and writes the result into `dst`. The usual A5 shape is a single
logical row in `lhs` and `dst`.

Conceptually:

```text
dst[m, n] = sum_k lhs[m, k] * rhs[k, n]
```

The operands must be staged in compatible `LEFT`, `RIGHT`, and `ACC` tiles.
This operation is the ordinary-precision counterpart of `pto.tile.gemv_mx`.

#### `pto.tile.gemv_acc(acc_in: Tile, lhs: Tile, rhs: Tile, dst: Tile) -> None`

**Description**: Accumulating ordinary GEMV. Adds `lhs @ rhs` to `acc_in` and
writes the result into `dst`; use it for split-K GEMV.

```text
dst[m, n] = acc_in[m, n] + sum_k lhs[m, k] * rhs[k, n]
```

`acc_in` and `dst` must be compatible `ACC` tiles, while `lhs` and `rhs` must
be compatible `LEFT` and `RIGHT` tiles.

#### `pto.tile.gemv_bias(lhs: Tile, rhs: Tile, bias: Tile, dst: Tile) -> None`

**Description**: Bias-enabled ordinary GEMV. Computes `lhs @ rhs`, adds the
`bias` tile, and writes the result into `dst`.

```text
dst[m, n] = sum_k lhs[m, k] * rhs[k, n] + bias[m, n]
```

On A5, `bias` is normally a `[1, N]` tile in `MemorySpace.BIAS`, and `dst` is
an `ACC` tile.

#### `pto.tile.gemv_mx(lhs: Tile, lhs_scale: Tile, rhs: Tile, rhs_scale: Tile, dst: Tile) -> None`

**Description**: Tile-level MX GEMV. Computes the product `lhs @ rhs` on the matrix pipeline and writes the result into `dst`. This surface lowers to `pto.tgemv.mx` and is the tile-level counterpart to MX GEMV execution.

Conceptually:

```text
dst[m, n] = sum_k lhs[m, k] * rhs[k, n]
```

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `lhs` | `Tile` | Left operand tile, typically in `MemorySpace.LEFT` |
| `lhs_scale` | `Tile` | Left microscaling tile, typically in `MemorySpace.SCALING` |
| `rhs` | `Tile` | Right operand tile, typically in `MemorySpace.RIGHT` |
| `rhs_scale` | `Tile` | Right microscaling tile, typically in `MemorySpace.SCALING` |
| `dst` | `Tile` | Destination accumulator tile, typically in `MemorySpace.ACC` |

**Returns**: None.

**Constraints**:
- `lhs_scale` and `rhs_scale` follow the same A5 layout and `fractal_size=32` requirements as `pto.tile.matmul_mx`.
- On A5, GEMV commonly uses a single logical row on the left-hand side and destination tile.
- Prefer this dedicated GEMV surface instead of relying on `mad_mx(..., disable_gemv=False)` when you are staying in tile world.

**Example** — compute one MX GEMV tile product:

<!-- ptodsl-doc-test: {"mode":"compile_fragment","fixture":"compute_ops.tile_mx_compute","symbol":"compute_ops_tile_mx_compute_probe","compile":{}} -->
```python
lhs_l0a_mx = pto.alloc_tile(
    shape=[1, 64],
    dtype=pto.f8e4m3,
    memory_space=pto.MemorySpace.LEFT,
    valid_shape=[1, 64],
    blayout="ColMajor",
    slayout="RowMajor",
)
lhs_scale = pto.alloc_tile(
    shape=[1, 2],
    dtype=pto.f16,
    memory_space=pto.MemorySpace.SCALING,
    valid_shape=[1, 2],
    blayout="RowMajor",
    slayout="RowMajor",
    fractal_size=32,
)
rhs_l0b_mx = pto.alloc_tile(
    shape=[64, 16],
    dtype=pto.f8e5m2,
    memory_space=pto.MemorySpace.RIGHT,
    valid_shape=[64, 16],
    blayout="RowMajor",
    slayout="ColMajor",
)
rhs_scale = pto.alloc_tile(
    shape=[2, 16],
    dtype=pto.f16,
    memory_space=pto.MemorySpace.SCALING,
    valid_shape=[2, 16],
    blayout="ColMajor",
    slayout="ColMajor",
    fractal_size=32,
)
acc_l0c = pto.alloc_tile(
    shape=[1, 16],
    dtype=pto.f32,
    memory_space=pto.MemorySpace.ACC,
    valid_shape=[1, 16],
    blayout="ColMajor",
    slayout="RowMajor",
)
pto.tile.gemv_mx(lhs_l0a_mx, lhs_scale, rhs_l0b_mx, rhs_scale, acc_l0c)
```

---

#### `pto.tile.gemv_mx_acc(acc_in: Tile, lhs: Tile, lhs_scale: Tile, rhs: Tile, rhs_scale: Tile, dst: Tile) -> None`

**Description**: Accumulating tile-level MX GEMV. Adds the product `lhs @ rhs` to `acc_in` and writes the accumulated result into `dst`.

Conceptually:

```text
dst[m, n] = acc_in[m, n] + sum_k lhs[m, k] * rhs[k, n]
```

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `acc_in` | `Tile` | Existing accumulator tile used as the accumulation input |
| `lhs` | `Tile` | Left operand tile, typically in `MemorySpace.LEFT` |
| `lhs_scale` | `Tile` | Left microscaling tile, typically in `MemorySpace.SCALING` |
| `rhs` | `Tile` | Right operand tile, typically in `MemorySpace.RIGHT` |
| `rhs_scale` | `Tile` | Right microscaling tile, typically in `MemorySpace.SCALING` |
| `dst` | `Tile` | Destination accumulator tile |

**Returns**: None.

**Constraints**:
- `lhs`, `rhs`, `lhs_scale`, `rhs_scale`, and `dst` must satisfy the same constraints as `pto.tile.gemv_mx`.
- `acc_in` must be an ACC tile, typically with the same shape and dtype as `dst`.

**Example** — accumulate a second MX GEMV K-slice into an ACC tile:

<!-- ptodsl-doc-test: {"mode":"compile_fragment","fixture":"compute_ops.tile_mx_compute","symbol":"compute_ops_tile_mx_compute_probe","compile":{}} -->
```python
acc_prev = pto.alloc_tile(
    shape=[1, 16],
    dtype=pto.f32,
    memory_space=pto.MemorySpace.ACC,
    valid_shape=[1, 16],
    blayout="ColMajor",
    slayout="RowMajor",
)
lhs_l0a_mx = pto.alloc_tile(
    shape=[1, 64],
    dtype=pto.f8e4m3,
    memory_space=pto.MemorySpace.LEFT,
    valid_shape=[1, 64],
    blayout="ColMajor",
    slayout="RowMajor",
)
lhs_scale = pto.alloc_tile(
    shape=[1, 2],
    dtype=pto.f16,
    memory_space=pto.MemorySpace.SCALING,
    valid_shape=[1, 2],
    blayout="RowMajor",
    slayout="RowMajor",
    fractal_size=32,
)
rhs_l0b_mx = pto.alloc_tile(
    shape=[64, 16],
    dtype=pto.f8e5m2,
    memory_space=pto.MemorySpace.RIGHT,
    valid_shape=[64, 16],
    blayout="RowMajor",
    slayout="ColMajor",
)
rhs_scale = pto.alloc_tile(
    shape=[2, 16],
    dtype=pto.f16,
    memory_space=pto.MemorySpace.SCALING,
    valid_shape=[2, 16],
    blayout="ColMajor",
    slayout="ColMajor",
    fractal_size=32,
)
acc_next = pto.alloc_tile(
    shape=[1, 16],
    dtype=pto.f32,
    memory_space=pto.MemorySpace.ACC,
    valid_shape=[1, 16],
    blayout="ColMajor",
    slayout="RowMajor",
)
pto.tile.gemv_mx_acc(acc_prev, lhs_l0a_mx, lhs_scale, rhs_l0b_mx, rhs_scale, acc_next)
```

---

#### `pto.tile.gemv_mx_bias(lhs: Tile, lhs_scale: Tile, rhs: Tile, rhs_scale: Tile, bias: Tile, dst: Tile) -> None`

**Description**: Bias-enabled tile-level MX GEMV. Computes the MX product `lhs @ rhs`, adds the bias input carried by `bias`, and writes the result into `dst`.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `lhs` | `Tile` | Left operand tile, typically in `MemorySpace.LEFT` |
| `lhs_scale` | `Tile` | Left microscaling tile, typically in `MemorySpace.SCALING` |
| `rhs` | `Tile` | Right operand tile, typically in `MemorySpace.RIGHT` |
| `rhs_scale` | `Tile` | Right microscaling tile, typically in `MemorySpace.SCALING` |
| `bias` | `Tile` | Bias tile, typically in `MemorySpace.BIAS` |
| `dst` | `Tile` | Destination accumulator tile |

**Returns**: None.

**Constraints**:
- `lhs`, `rhs`, `lhs_scale`, `rhs_scale`, and `dst` must satisfy the same constraints as `pto.tile.gemv_mx`.
- `bias` must satisfy the target architecture's cube bias layout and shape requirements. A common A5 case is a `[1, N]` tile in `MemorySpace.BIAS`.

**Example** — add a bias tile on the MX GEMV path:

<!-- ptodsl-doc-test: {"mode":"compile_fragment","fixture":"compute_ops.tile_mx_compute","symbol":"compute_ops_tile_mx_compute_probe","compile":{}} -->
```python
lhs_l0a_mx = pto.alloc_tile(
    shape=[1, 64],
    dtype=pto.f8e4m3,
    memory_space=pto.MemorySpace.LEFT,
    valid_shape=[1, 64],
    blayout="ColMajor",
    slayout="RowMajor",
)
lhs_scale = pto.alloc_tile(
    shape=[1, 2],
    dtype=pto.f16,
    memory_space=pto.MemorySpace.SCALING,
    valid_shape=[1, 2],
    blayout="RowMajor",
    slayout="RowMajor",
    fractal_size=32,
)
rhs_l0b_mx = pto.alloc_tile(
    shape=[64, 16],
    dtype=pto.f8e5m2,
    memory_space=pto.MemorySpace.RIGHT,
    valid_shape=[64, 16],
    blayout="RowMajor",
    slayout="ColMajor",
)
rhs_scale = pto.alloc_tile(
    shape=[2, 16],
    dtype=pto.f16,
    memory_space=pto.MemorySpace.SCALING,
    valid_shape=[2, 16],
    blayout="ColMajor",
    slayout="ColMajor",
    fractal_size=32,
)
bias_tile = pto.alloc_tile(
    shape=[1, 16],
    dtype=pto.f32,
    memory_space=pto.MemorySpace.BIAS,
    valid_shape=[1, 16],
)
acc_l0c = pto.alloc_tile(
    shape=[1, 16],
    dtype=pto.f32,
    memory_space=pto.MemorySpace.ACC,
    valid_shape=[1, 16],
    blayout="ColMajor",
    slayout="RowMajor",
)
pto.tile.gemv_mx_bias(lhs_l0a_mx, lhs_scale, rhs_l0b_mx, rhs_scale, bias_tile, acc_l0c)
```

---

### 8.1.15 Triangular mask generation

#### `pto.tile.tri(diagonal: IndexLike, dst: Tile, *, upper_or_lower: str | int = "lower") -> None`

**Description**: Fills `dst` with a triangular mask pattern. When `upper_or_lower="lower"` (default), `dst[i,j] = 1` if `j <= i + diagonal`, else `0`. When `upper_or_lower="upper"`, `dst[i,j] = 1` if `j >= i + diagonal`, else `0`. The `diagonal` parameter shifts the diagonal boundary and may be negative.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `diagonal` | `IndexLike` | Diagonal offset (runtime integer; may be negative) |
| `dst` | `Tile` | Destination tile (filled in-place) |
| `upper_or_lower` | `str \| int` | `"lower"` (default, equivalent to `0`) or `"upper"` (equivalent to `1`). |

> **Backward compatibility**: The DSL layer also accepts the legacy integer values `0` (`"lower"`) and `1` (`"upper"`). The internal IR uses `0`/`1` regardless of which form is passed at the DSL level.

**Returns**: None (writes to `dst`).

**Constraints**:
- `upper_or_lower` must be `"lower"` or `"upper"` (or `0`/`1`).
- `dst` must be in UB (`vec` address space) with `RowMajor` + `NoneBox` layout.
- Supported element types: `f16`, `f32`, `bf16`, `i8`, `i16`, `i32`, `ui8`, `ui16`, `ui32`.
- Runs on `PIPE_V` (vector pipe).

**Example** — lower-triangular mask with diagonal offset:

```python
# 4×8 tile, valid region 4×4
out_tile = pto.alloc_tile(shape=[4, 8], dtype=pto.f32, valid_shape=[4, 4])

# Lower triangular, diagonal=0 → dst[i,j]=1 where j<=i
pto.tile.tri(0, out_tile, upper_or_lower="lower")

# Upper triangular, diagonal=2 → dst[i,j]=1 where j>=i+2
pto.tile.tri(2, out_tile, upper_or_lower="upper")

# Lower triangular, diagonal=-1 → skips first row (i=0 has no j<=-1)
pto.tile.tri(-1, out_tile, upper_or_lower="lower")
```

---

### 8.1.16 Row-wise histogram

#### `pto.tile.histogram(src: Tile, idx: Tile, dst: Tile, *, byte: int | None = None) -> None`

**Description**: Computes a per-row ascending cumulative 256-bin histogram and writes the result to `dst`. Each row of `src` is treated as a collection of multi-byte elements; one byte plane (selected by `byte`) is histogrammed, optionally filtered by index values from `idx`. The output `dst` has shape `(rows, 256)` with `ui32` element type, where each row stores the cumulative histogram of the selected byte plane.

The `byte` parameter selects which byte of each source element to histogram, following MSB-first radix-sort ordering:

**uint16 source** (`byte` ∈ {0, 1}):

| `byte` | Byte selected | Filtering |
|--------|---------------|-----------|
| `1` (default) | MSB (bits 15–8) | None |
| `0` | LSB (bits 7–0) | Only elements whose MSB equals `idx[row]` |

**uint32 source** (`byte` ∈ {0, 1, 2, 3}):

| `byte` | Byte selected | Filtering |
|--------|---------------|-----------|
| `3` | byte3 (bits 31–24, MSB) | None |
| `2` | byte2 (bits 23–16) | byte3 == `idx[0]` |
| `1` | byte1 (bits 15–8) | byte3 == `idx[0]` AND byte2 == `idx[1]` |
| `0` | byte0 (bits 7–0, LSB) | byte3 == `idx[0]` AND byte2 == `idx[1]` AND byte1 == `idx[2]` |

The `idx` tile stores filter byte values. For uint16 sources, `idx` has shape `(rows, 1)` with `ColMajor` layout (one filter byte per row). For uint32 sources, `idx` has shape `(3-byte, cols)` with `RowMajor` layout — each row broadcasts one filter byte across all columns. When `byte=3` (uint32 MSB, no filtering), `idx` is unused.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `src` | `Tile` | Source tile; element type `ui16` or `ui32`, `RowMajor` + `NoneBox` |
| `idx` | `Tile` | Filter-index tile; element type `ui8`. Layout depends on source type (see above) |
| `dst` | `Tile` | Destination tile; element type `ui32`, shape `(rows, 256)`, `RowMajor` + `NoneBox` |
| `byte` | `int \| None` | Byte selector (0–3). Default is `1`. For uint16, only 0 or 1 are valid. |

**Returns**: None (writes to `dst`).

**Constraints**:
- A5 target only.
- `src` element type must be `ui16` or `ui32`; `idx` must be `ui8`; `dst` must be `ui32`.
- `src`, `idx`, `dst` must be in UB (`vec` address space).
- `dst` rows must match `src` rows (both physical and valid).
- `dst` must have at least 256 physical columns.
- For uint16: `byte` ∈ {0, 1}; `idx` uses `ColMajor` + `NoneBox` with exactly 1 column; `idx` rows must match `src` rows.
- For uint32 with `byte` < 3: `idx` uses `RowMajor` + `NoneBox`; `idx` columns must match `src` columns; `idx` rows must equal `3 - byte`.
- For uint32 with `byte` = 3: `idx` is unused (any shape accepted).
- Runs on `PIPE_V` (vector pipe).

**Example** — uint16 MSB histogram (no filtering):

```python
# Source: 2 rows × 128 cols of uint16
src_tile = pto.alloc_tile(shape=[32, 128], dtype=pto.ui16, valid_shape=[2, 128])
# idx: 32×1 uint8 (ColMajor, unused for byte=1 but must be present)
idx_tile = pto.alloc_tile(shape=[32, 1], dtype=pto.ui8,
                           valid_shape=[2, 1], blayout="ColMajor")
# Output: 2 rows × 256 bins of uint32
dst_tile = pto.alloc_tile(shape=[32, 256], dtype=pto.ui32, valid_shape=[2, 256])

pto.tile.load(src_view, src_tile)
pto.tile.histogram(src_tile, idx_tile, dst_tile, byte=1)
pto.tile.store(dst_tile, out_view)
```

**Example** — uint32 byte3 (MSB) histogram:

```python
src_tile = pto.alloc_tile(shape=[32, 128], dtype=pto.ui32, valid_shape=[2, 128])
# idx unused for byte=3; allocate a minimal tile
idx_tile = pto.alloc_tile(shape=[1, 32], dtype=pto.ui8, valid_shape=[1, 1])
dst_tile = pto.alloc_tile(shape=[32, 256], dtype=pto.ui32, valid_shape=[2, 256])

pto.tile.load(src_view, src_tile)
pto.tile.histogram(src_tile, idx_tile, dst_tile, byte=3)
pto.tile.store(dst_tile, out_view)
```

**Example** — uint32 byte0 (LSB) histogram with full cascaded filtering:

```python
# Source: 2 rows × 128 cols of uint32
src_tile = pto.alloc_tile(shape=[32, 128], dtype=pto.ui32, valid_shape=[2, 128])
# idx: 3 rows × 128 cols of uint8 (3 filter bytes for byte=0)
idx_tile = pto.alloc_tile(shape=[3, 128], dtype=pto.ui8, valid_shape=[3, 128])
dst_tile = pto.alloc_tile(shape=[32, 256], dtype=pto.ui32, valid_shape=[2, 256])

pto.tile.load(src_view, src_tile)
pto.tile.load(idx_view, idx_tile)
pto.tile.histogram(src_tile, idx_tile, dst_tile, byte=0)
pto.tile.store(dst_tile, out_view)
```

---

### 8.1.17 Tile compute quick reference

| Category | Operations |
|----------|------------|
| Binary tile-tile | `tile.add`, `tile.sub`, `tile.mul`, `tile.div`, `tile.max`, `tile.min`, `tile.addrelu` |
| Tile-scalar | `tile.adds`, `tile.subs`, `tile.muls`, `tile.divs`, `tile.maxs`, `tile.mins` |
| Unary math | `tile.exp`, `tile.log`, `tile.sqrt`, `tile.rsqrt`, `tile.recip`, `tile.abs`, `tile.neg` |
| Activation | `tile.relu`, `tile.lrelu` |
| Row reductions | `tile.rowsum`, `tile.rowmax`, `tile.rowmin`, `tile.rowprod`, `tile.rowargmax`, `tile.rowargmin` |
| Column reductions | `tile.colsum`, `tile.colmax`, `tile.colmin`, `tile.colprod` |
| Sort/gather/scatter | `tile.sort32`, `tile.mrgsort`, `tile.gather`, `tile.scatter` |
| Broadcast | `tile.expands`, `tile.rowexpand`, `tile.colexpand` |
| Row-expand arith | `tile.rowexpandadd`, `tile.rowexpandsub`, `tile.rowexpandmul`, `tile.rowexpanddiv`, `tile.rowexpandmax`, `tile.rowexpandmin`, `tile.rowexpandexpdif` |
| Col-expand arith | `tile.colexpandadd`, `tile.colexpandsub`, `tile.colexpandmul`, `tile.colexpanddiv`, `tile.colexpandmax`, `tile.colexpandmin`, `tile.colexpandexpdif` |
| Selection | `tile.sel`, `tile.sels` |
| Type conversion | `tile.cvt` |
| Bitwise | `tile.bit_not`, `tile.bit_and`, `tile.bit_or`, `tile.bit_xor`, `tile.bit_shl`, `tile.bit_shr`, `tile.bit_ands`, `tile.bit_ors`, `tile.bit_xors`, `tile.bit_shls`, `tile.bit_shrs` |
| Partial elementwise | `tile.partadd`, `tile.partmul`, `tile.partmax`, `tile.partmin` |
| Fill/padding | `tile.fillpad`, `tile.fillpad_expand`, `tile.fillpad_inplace` |
| Triangular mask | `tile.tri` |
| Row-wise histogram | `tile.histogram` |
| Contiguous integer sequence | `tile.ci` |
| Windowing | `tile.extract`, `tile.insert` |
| Tile movement | `tile.mov`, `tile.concat` |
| Dequantize | `tile.dequant` |
| Debug print | `tile.print` |
| Tile matmul | `tile.matmul`, `tile.matmul_acc`, `tile.matmul_mx`, `tile.matmul_mx_acc`, `tile.matmul_mx_bias` |
| Tile gemv | `tile.gemv_mx`, `tile.gemv_mx_acc`, `tile.gemv_mx_bias` |

---

### 8.1.18 Dequantize

#### `pto.tile.dequant(src: Tile, scale: Tile, offset: Tile, dst: Tile) -> None`

**Description**: Per-row dequantize: `dst[r, c] = (float(src[r, c]) - offset[r, 0]) * scale[r, 0]`.
`src` is an integer tile (`i8` or `i16`); `scale`, `offset`, and `dst` are `f32`.
`scale` and `offset` are per-row coefficient tiles (`[rows, 1]`) broadcast across the
columns of `src`; `dst` has the same shape as `src`.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `src` | `Tile` | Integer source tile (`i8` or `i16`), `[rows, cols]` |
| `scale` | `Tile` | Per-row f32 scale tile (`[rows, 1]`), broadcast across columns |
| `offset` | `Tile` | Per-row f32 offset tile (`[rows, 1]`), broadcast across columns |
| `dst` | `Tile` | f32 destination tile, same shape as `src` |

**Returns**: None (side-effect: writes `dst`).

**Hardware mapping**: Vector pipeline (`PIPE_V`). Source elements are converted to f32
(`i16` via an even-part convert; `i8` via a sign-extending int8→int32→f32 sequence),
then the broadcast offset is subtracted and the broadcast scale multiplied per vector chunk.

**Constraints**:

- `src` must be `i8` or `i16`; `scale`, `offset`, and `dst` must be `f32`.
- `scale` and `offset` are per-row vectors (`[rows, 1]`); `scale.valid_rows == offset.valid_rows == dst.valid_rows`.
- `dst.valid_shape == src.valid_shape`; all operands are row-major vector tiles (`loc=vec`).

**Example**:

```python
# src: i16 [rows, cols]; scale/offset: f32 [rows, 1]; dst: f32 [rows, cols]
pto.tile.dequant(src_tile, scale_tile, offset_tile, dst_tile)
```

---

### 8.1.19 Debug Print

#### `pto.tile.print(src: Tile, tmp: PartitionTensorView | None = None, *, print_format: str | None = None) -> None`

**Description**: Print tile contents from device code for debugging. This maps to `pto.tprint`
and has no tensor result; its observable behavior is device stdout output. `tprint`
is currently supported only by the EmitC backend.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `src` | `Tile` | Source tile to print |
| `tmp` | `PartitionTensorView`, optional | Scratch GM view for ISA overload compatibility |
| `print_format` | `str`, optional | `width8_precision4` (default), `width8_precision2`, or `width10_precision6` |

**Constraints**:

- A5 TileLib currently supports `loc=vec` row-major tiles with `none_box` storage layout.
- Supported element types: `f16`, `f32`, `i8`, `i16`, `i32`, `ui8`, `ui16`, `ui32`.
- `tmp`, when supplied, must match the source tile shape and dtype.
- `tprint` is not supported by the VPTO backend; use `@pto.jit(..., backend="emitc")`.

**Example**:

```python
pto.tile.print(src_tile)
pto.tile.print(src_tile, print_format="width10_precision6")
```

---

## 8.2 Vector compute (L3 — `@pto.tileop`)

Vector compute ops operate on `VRegType` values inside `@pto.tileop` sub-kernels. Every vector op takes a `MaskType` predicate that gates which lanes participate; masked-off lanes produce an unspecified result (use the result only where the mask is true, or feed it to a masked store).

All vector ops in this section follow the pattern established in Section 7.3 for tile-index and pointer-form addressing. The signatures below use the vector-register form — tile-index forms load into `vreg` first, then compute.

Unless a section explicitly says otherwise, the generic vector compute ops below expect compute-capable vector element types. Low-precision `vreg` payloads are intended for explicit memory/conversion paths such as `vlds`, `vsts`, `vcvt`, `vmulscvt`, and `vpack`; convert them to `f16`, `bf16`, `f32`, or another supported compute type before using generic vector arithmetic, reduction, or select ops.

### 8.2.1 Unary vector ops

#### `pto.vexp(vec: VRegType, mask: MaskType) -> VRegType`
#### `pto.vln(vec: VRegType, mask: MaskType) -> VRegType`
#### `pto.vsqrt(vec: VRegType, mask: MaskType) -> VRegType`
#### `pto.vabs(vec: VRegType, mask: MaskType) -> VRegType`
#### `pto.vneg(vec: VRegType, mask: MaskType) -> VRegType`
#### `pto.vrec(vec: VRegType, mask: MaskType) -> VRegType`
#### `pto.vrsqrt(vec: VRegType, mask: MaskType) -> VRegType`
#### `pto.vrelu(vec: VRegType, mask: MaskType) -> VRegType`
#### `pto.vnot(vec: VRegType, mask: MaskType) -> VRegType`

**Description**: Element-wise unary operation under mask. `vrec` = reciprocal, `vrsqrt` = inverse square root, `vrelu` = `max(0, x)`.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `vec` | `VRegType` | Input vector |
| `mask` | `MaskType` | Predicate mask (granularity must match element type) |

**Returns**:

| Return Value | Type | Description |
|--------------|------|-------------|
| `result` | `VRegType` | Result vector |

**Example**:

<!-- ptodsl-doc-test: {"mode":"compile_fragment","fixture":"compute_ops.vector_compute","symbol":"compute_ops_vector_probe","compile":{"BLOCK":128}} -->
```python
exp_vec = pto.vexp(s_row, col_mask)
```

---

### 8.2.2 Binary vector ops

#### `pto.vadd(v0: VRegType, v1: VRegType, mask: MaskType) -> VRegType`
#### `pto.vsub(v0: VRegType, v1: VRegType, mask: MaskType) -> VRegType`
#### `pto.vmul(v0: VRegType, v1: VRegType, mask: MaskType) -> VRegType`
#### `pto.vdiv(v0: VRegType, v1: VRegType, mask: MaskType) -> VRegType`
#### `pto.vmax(v0: VRegType, v1: VRegType, mask: MaskType) -> VRegType`
#### `pto.vmin(v0: VRegType, v1: VRegType, mask: MaskType) -> VRegType`

**Description**: Element-wise binary operation: `result[i] = v0[i] <op> v1[i]` for lanes where `mask[i]` is true.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `v0` | `VRegType` | First operand vector |
| `v1` | `VRegType` | Second operand vector |
| `mask` | `MaskType` | Predicate mask |

**Returns**:

| Return Value | Type | Description |
|--------------|------|-------------|
| `result` | `VRegType` | Result vector |


---

### 8.2.3 Carry vector ops

#### `pto.vaddc(v0: VRegType, v1: VRegType, mask: MaskType) -> (VRegType, MaskType)`
#### `pto.vsubc(v0: VRegType, v1: VRegType, mask: MaskType) -> (VRegType, MaskType)`
#### `pto.vaddcs(v0: VRegType, v1: VRegType, carry_in: MaskType, mask: MaskType) -> (VRegType, MaskType)`
#### `pto.vsubcs(v0: VRegType, v1: VRegType, carry_in: MaskType, mask: MaskType) -> (VRegType, MaskType)`

**Description**: Carry-family operations compute lane-wise integer arithmetic and return both the arithmetic result and a per-lane carry predicate. `vsubc` and `vsubcs` use the carry predicate as **not-borrow**: `carry[i] = 1` means the subtraction completed without borrow, and `carry[i] = 0` means a borrow occurred. The comparison in this definition is unsigned, even for `si32` vectors.

For `pto.vsubc`, each active lane `i` obeys:

```text
difference[i] = (v0[i] - v1[i]) modulo 2^32
carry[i] = (uint32(v0[i]) >= uint32(v1[i]))
```

The subtraction result is reduced modulo `2^32`. Carry-family operations
support only `i32`, `si32`, and `ui32` vector elements. The two input vectors
must have the same type. Both `mask` and the returned `carry` must use `b32`
granularity, for example `pto.pset_b32(...)`. Inactive lanes have unspecified
result values.

```python
mask32 = pto.make_mask(pto.ui32, pto.MaskPattern.ALL)
difference, carry = pto.vsubc(lhs_u32, rhs_u32, mask32)
```

For `pto.vsubcs`, each active lane `i` obeys:

```text
difference[i] = (v0[i] - v1[i] - (1 - carry_in[i])) modulo 2^32
carry_out[i] = (uint32(v0[i]) >= uint32(v1[i]) + (1 - carry_in[i]))
```

Here `carry_in[i] = 1` means no incoming borrow and `carry_in[i] = 0` means
an incoming borrow. The returned `carry_out[i]` uses the same not-borrow
polarity: `1` means no borrow and `0` means borrow. The comparison is unsigned,
even for `si32` vectors.

---

**Bitwise binary ops** (integer types only):

| Op | Semantics |
|----|-----------|
| `pto.vand(v0, v1, mask) -> VRegType` | `v0 & v1` |
| `pto.vor(v0, v1, mask) -> VRegType` | `v0 \| v1` |
| `pto.vxor(v0, v1, mask) -> VRegType` | `v0 ^ v1` |
| `pto.vshl(vec, shift, mask) -> VRegType` | `vec << shift` (per-element) |
| `pto.vshr(vec, shift, mask) -> VRegType` | `vec >> shift` (per-element) |

For `pto.vshl` and `pto.vshr`, `vec` must use an integer element type. The
`shift` vector must have the same lane count and element bit width as `vec`.
PTODSL normalizes `shift` to signed `siW`, where `W` is the element bit width;
the result has the same type as `vec`. The right-shift mode of `pto.vshr` is
not defined by the current contract.

---

### 8.2.4 Vector-scalar ops

#### `pto.vadds(vec: VRegType, scalar: ScalarType, mask: MaskType) -> VRegType`
#### `pto.vsubs(vec: VRegType, scalar: ScalarType, mask: MaskType) -> VRegType`
#### `pto.vmuls(vec: VRegType, scalar: ScalarType, mask: MaskType) -> VRegType`
#### `pto.vmaxs(vec: VRegType, scalar: ScalarType, mask: MaskType) -> VRegType`
#### `pto.vmins(vec: VRegType, scalar: ScalarType, mask: MaskType) -> VRegType`

**Description**: Element-wise `result[i] = vec[i] <op> scalar`. The scalar is broadcast to all active lanes.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `vec` | `VRegType` | Input vector |
| `scalar` | `ScalarType` | Scalar operand (uniform across all lanes) |
| `mask` | `MaskType` | Predicate mask |

**Returns**:

| Return Value | Type | Description |
|--------------|------|-------------|
| `result` | `VRegType` | Result vector |

**Example** — subtract row max from score row (online softmax):

<!-- ptodsl-doc-test: {"mode":"compile_fragment","fixture":"compute_ops.vector_compute","symbol":"compute_ops_vector_probe","compile":{"BLOCK":128}} -->
```python
s_shifted = pto.vsubs(s_row, m_next, col_mask)
```

---

#### `pto.vlrelu(vec: VRegType, alpha: ScalarType, mask: MaskType) -> VRegType`

**Description**: Leaky ReLU — `vec[i] >= 0 ? vec[i] : alpha * vec[i]`.

#### `pto.vshls(vec: VRegType, scalar: ScalarType, mask: MaskType) -> VRegType`
#### `pto.vshrs(vec: VRegType, scalar: ScalarType, mask: MaskType) -> VRegType`

**Description**: Uniform integer shift by a scalar amount. PTODSL coerces
`scalar` to signless `i16`, matching the VPTO `vshls`/`vshrs` requirement.

#### `pto.vands(vec: VRegType, scalar: ScalarType, mask: MaskType) -> VRegType`
#### `pto.vors(vec: VRegType, scalar: ScalarType, mask: MaskType) -> VRegType`
#### `pto.vxors(vec: VRegType, scalar: ScalarType, mask: MaskType) -> VRegType`

**Description**: Vector/scalar bitwise ops. PTODSL lowers these surface helpers
as `vbr(scalar)` followed by `vand(...)`, `vor(...)`, or `vxor(...)`.

---

### 8.2.4.1 Vector duplication: `pto.vdup`

#### `pto.vdup(input: ScalarType, mask: MaskType) -> VRegType`
#### `pto.vdup(input: VRegType, mask: MaskType, position: PositionMode = PositionMode.LOWEST) -> VRegType`

**Description**: Duplicate a scalar value or one selected vector element into
the active lanes of a destination vector.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `input` | `ScalarType` or `VRegType` | Input scalar or source vector |
| `mask` | `MaskType` | Predicate mask controlling which lanes are written |
| `position` | `PositionMode` | Optional enum for the vector-input overload, selecting the source vector element to duplicate (default: `PositionMode.LOWEST`) |

**Position Mode Enum**:

| Enum Value | Meaning |
|------------|---------|
| `pto.PositionMode.LOWEST` | Duplicate the lowest-index source lane |
| `pto.PositionMode.HIGHEST` | Duplicate the highest-index source lane |

**Returns**:

| Return Value | Type | Description |
|--------------|------|-------------|
| `result` | `VRegType` | Vector whose active lanes receive the duplicated value |

**Constraints**:

- `mask` granularity must match the destination vector element type. For example, `f32`/`i32`/`si32`/`ui32` vectors require `mask_b32`.
- When `input` is a scalar, the scalar value is duplicated to every active lane.
- When `input` is a vector, `position` selects one source element and that value is duplicated to every active lane.
- The scalar overload does not accept `position`.
- Supported scalar types are the 8/16/32-bit integer families (`i*`, `si*`, `ui*`) plus `f16`, `bf16`, and `f32`.
- Inactive lanes follow VPTO predicate semantics and are not guaranteed to carry meaningful values for subsequent masked-off use.

**Example**:

```python
mask32 = pto.make_mask(pto.f32, pto.MaskPattern.ALL)

# Duplicate a scalar into all active lanes.
broadcast = pto.vdup(3.14, mask32)
seed = pto.vdup(pto.f32("-inf"), mask32)

# Assume `vec` is an existing f32 vector register value.
vec = pto.vlds(src, 0)

# Duplicate the lowest source lane to all active lanes.
dup_lowest = pto.vdup(vec, mask32)

# Duplicate the highest source lane to all active lanes.
dup_highest = pto.vdup(vec, mask32, pto.PositionMode.HIGHEST)
```

---

### 8.2.5 Full-vector and group reductions

#### Full-vector reductions

#### `pto.vcadd(vec: VRegType, mask: MaskType) -> VRegType`

**Description**: Full-vector sum reduction. Result placed in lane 0.

#### `pto.vcmax(vec: VRegType, mask: MaskType) -> VRegType`

**Description**: Full-vector max with argmax. Result lane 0 = max value, lane 1 = max index.

#### `pto.vcmin(vec: VRegType, mask: MaskType) -> VRegType`

**Description**: Full-vector min with argmin. Result lane 0 = min value, lane 1 = min index.

---

#### Group reductions (per-VLane)

These reduce within each hardware vector lane group (typically 8 groups per vector). Useful when a vector register holds multiple independent sub-vectors that need separate reductions.

#### `pto.vcgadd(vec: VRegType, mask: MaskType) -> VRegType`
#### `pto.vcgmax(vec: VRegType, mask: MaskType) -> VRegType`
#### `pto.vcgmin(vec: VRegType, mask: MaskType) -> VRegType`

**Description**: Per-group sum, max, or min. Each group's result remains in the first lane of that group and the remaining lanes are zero. The result stays in a vector register; use `pto.vdup(..., position="LOWEST")` only when the lowest group result must be broadcast.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `vec` | `VRegType` | Input vector |
| `mask` | `MaskType` | Predicate mask |

**Returns**:

| Return Value | Type | Description |
|--------------|------|-------------|
| `result` | `VRegType` | Per-group reduction results in the first lane of each group |

**Example** — retain per-group max and sum results:

<!-- ptodsl-doc-test: {"mode":"compile_fragment","fixture":"compute_ops.vector_compute","symbol":"compute_ops_vector_probe","compile":{"BLOCK":128}} -->
```python
group_max = pto.vcgmax(s_row, col_mask)
group_sum = pto.vcgadd(p_row, col_mask)
```

---

#### `pto.vcpadd(vec: VRegType, mask: MaskType) -> VRegType`

**Description**: Inclusive prefix sum (scan). `result[i] = sum_{k=0}^{i} vec[k]` for active lanes. f16 and f32 only.

---

### 8.2.6 Fused and compound ops

These combine an arithmetic operation with a math function or activation in a single instruction.

#### `pto.vexpdif(vec: VRegType, max_vec: VRegType, mask: MaskType, *, part: PartMode = PartMode.ODD) -> VRegType`

**Description**: `exp(vec[i] - max_vec[i])` — the stable softmax numerator. `part` controls which half of the vector is computed: `EVEN` or `ODD`. The result keeps the same `VRegType` as the input vector.

---

#### `pto.vaxpy(alpha: ScalarType, x: VRegType, y: VRegType, mask: MaskType) -> VRegType`

**Description**: Fused multiply-add: `alpha * x[i] + y[i]`.

#### `pto.vmula(acc: VRegType, lhs: VRegType, rhs: VRegType, mask: MaskType) -> VRegType`

**Description**: Fused multiply-add with an explicit accumulator:
`acc[i] + lhs[i] * rhs[i]`.

---

#### `pto.vmula(acc: VRegType, lhs: VRegType, rhs: VRegType, mask: MaskType) -> VRegType`

**Description**: Fused multiply-add: `acc[i] + lhs[i] * rhs[i]` (single rounding).

---

#### `pto.vmadd(acc: VRegType, lhs: VRegType, rhs: VRegType, mask: MaskType) -> VRegType`

**Description**: Fused multiply-add: `acc[i] * lhs[i] + rhs[i]` (single rounding).

---

#### `pto.vaddrelu(v0: VRegType, v1: VRegType, mask: MaskType) -> VRegType`

**Description**: `max(0, v0[i] + v1[i])` — fused add + ReLU.

#### `pto.vsubrelu(v0: VRegType, v1: VRegType, mask: MaskType) -> VRegType`

**Description**: `max(0, v0[i] - v1[i])` — fused sub + ReLU.

---

#### `pto.vmulscvt(src: VRegType, scalar: ScalarType, mask: MaskType, *, rnd: VcvtRoundMode, part: PartMode) -> VRegType`

**Description**: Fused multiply-by-scalar and type conversion. Computes `cvt_rnd(src[i] * scalar)` for active lanes. The destination vector's element type is the conversion target; it must be a legal narrower type than the source. This is a core micro-op in hand-written softmax/attention kernels for fusing the scale step into the downcast.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `src` | `VRegType` | Input vector (wider element type) |
| `scalar` | `ScalarType` | Scale factor (multiplied element-wise before conversion) |
| `mask` | `MaskType` | Predicate mask gating which lanes participate |
| `rnd` | `VcvtRoundMode` | Rounding mode used by the cast stage |
| `part` | `PartMode` | `EVEN` or `ODD` — selects which half of the vector is processed |

**Returns**:

| Return Value | Type | Description |
|--------------|------|-------------|
| `result` | `VRegType` | Converted vector (narrower element type) |

**Example** — softmax scale-and-downcast:

<!-- ptodsl-doc-test: {"mode":"compile_fragment","fixture":"compute_ops.vector_compute","symbol":"compute_ops_vector_probe","compile":{"BLOCK":128}} -->
```python
# f32 -> f16 with scale factor 1.0
exp_f16_even = pto.vmulscvt(exp_f32_even, 1.0, mask, rnd=pto.VcvtRoundMode.A, part=pto.PartMode.EVEN)
exp_f16_odd  = pto.vmulscvt(exp_f32_odd, 1.0, mask, rnd=pto.VcvtRoundMode.A, part=pto.PartMode.ODD)
```

**Constraints**:
- The source and result vector types must form a legal dtype pair. Current PTOAS support for this fused op is the A5 `f32 -> f16` packed form.
- `rnd` and `part` must be provided explicitly — there is no default to prevent accidental authoring of the packed half-width form.
- Current PTOAS lowering accepts `rnd=VcvtRoundMode.A` for `vmulscvt`.

---

### 8.2.7 Comparison and selection

#### `pto.vcmp(v0: VRegType, v1: VRegType, seed_mask: MaskType, cmp_mode: CmpMode) -> MaskType`

**Description**: Element-wise comparison producing a predicate mask. `seed_mask` selects which lanes participate; the result inherits its granularity (e.g., `mask_b32` for f32).

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `v0` | `VRegType` | First operand |
| `v1` | `VRegType` | Second operand |
| `seed_mask` | `MaskType` | Seed mask gating participation |
| `cmp_mode` | `CmpMode` | `EQ`, `NE`, `LT`, `LE`, `GT`, `GE` |

**Returns**:

| Return Value | Type | Description |
|--------------|------|-------------|
| `pred` | `MaskType` | Result predicate mask |

---

#### `pto.vcmps(vec: VRegType, scalar: ScalarType, seed_mask: MaskType, cmp_mode: CmpMode) -> MaskType`

**Description**: Vector-scalar comparison. Same semantics as `vcmp` with a uniform scalar second operand.

---

#### `pto.vsel(true_v: VRegType, false_v: VRegType, mask: MaskType) -> VRegType`

**Description**: Per-lane select: `mask[i] ? true_v[i] : false_v[i]`.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `true_v` | `VRegType` | Values when mask is true |
| `false_v` | `VRegType` | Values when mask is false |
| `mask` | `MaskType` | Selection predicate |

**Returns**:

| Return Value | Type | Description |
|--------------|------|-------------|
| `result` | `VRegType` | Selected vector |

---

### 8.2.8 Vector type conversion and packing

These ops change the element type or layout of vector registers. They are distinct from the tile-level `tile.cvt` — they operate on `VRegType` values inside `@pto.tileop` and are the explicit micro-op counterparts to higher-level conversion helpers.

#### `pto.vcvt(src: VRegType, to_dtype: DType, mask: MaskType, *, rnd: VcvtRoundMode | None = None, sat: VcvtSatMode | None = None, part: VcvtPartMode | None = None) -> VRegType`

**Description**: Generic vector type conversion. Converts the element type of `src` to the target element type requested by `to_dtype`, and PTODSL infers the result `VRegType` from that dtype. Supports narrowing conversions (e.g., `f32 -> f16`), widening conversions, and same-width re-interpretations (subject to hardware legality). This is the explicit micro-op form of vector convert — use it when authoring conversion steps directly rather than relying on fused ops like `vmulscvt`.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `src` | `VRegType` | Input vector (source element type) |
| `to_dtype` | `DType` | Target element type. PTODSL infers the destination `VRegType` lane count from the fixed 256-byte vector width |
| `mask` | `MaskType` | Predicate mask gating which lanes participate |
| `rnd` | `VcvtRoundMode` or `None` | Optional rounding mode token |
| `sat` | `VcvtSatMode` or `None` | Optional saturation mode token |
| `part` | `VcvtPartMode` or `None` | Optional part selector for width-changing conversions and packed placement forms |

**Returns**:

| Return Value | Type | Description |
|--------------|------|-------------|
| `result` | `VRegType` | Converted vector with element type `to_dtype` and the lane count implied by that dtype |

**Constraints**:
- Source and result dtype pair must be a legal hardware conversion. Illegal pairs (e.g., unsupported narrowing/widening combinations) are rejected at frontend time.
- `f32 -> f8e4m3/f8e5m2` requires `rnd=R/A/H/Z`, `sat`, and `part=P0/P1/P2/P3`.
- `f32 -> hif8` requires `rnd=A/H`, `sat`, and `part=P0/P1/P2/P3`.
- `f16/bf16 -> f8e4m3/f8e5m2` requires `rnd=R/A/F/Z/C`, `sat`, and `part=EVEN/ODD`.
- `f16 -> hif8` requires `rnd=A/H`, `sat`, and `part=EVEN/ODD`.
- `bf16 -> f4e1m2x2/f4e2m1x2` requires `rnd=R/A/F/Z/C` and `part=P0/P1/P2/P3`; it does not take `sat`.
- `f8e4m3/f8e5m2/hif8 -> f32` and `f4e1m2x2/f4e2m1x2 -> bf16` require `part=P0/P1/P2/P3`; they do not take `rnd` or `sat`.

**Example**:

<!-- ptodsl-doc-test: {"mode":"compile_fragment","fixture":"compute_ops.vector_compute","symbol":"compute_ops_vector_probe","compile":{"BLOCK":128}} -->
```python
vec_f16 = pto.vcvt(
    vec_f32,
    pto.f16,
    mask32_full,
    rnd=pto.VcvtRoundMode.R,
    sat=pto.VcvtSatMode.SAT,
    part=pto.VcvtPartMode.EVEN,
)
```

Low-precision packed conversion:

<!-- ptodsl-doc-test: {"mode":"compile_fragment","fixture":"compute_ops.vector_compute","symbol":"compute_ops_vector_probe","compile":{"BLOCK":128}} -->
```python
vec_f8 = pto.vcvt(
    vec_f32,
    pto.f8e4m3,
    mask32_full,
    rnd=pto.VcvtRoundMode.R,
    sat=pto.VcvtSatMode.NOSAT,
    part=pto.VcvtPartMode.P0,
)
vec_f32_roundtrip = pto.vcvt(vec_f8, pto.f32, pto.pset_b8(pto.MaskPattern.ALL), part=pto.VcvtPartMode.P0)
```

---

#### `pto.vpack(src: VRegType, part: VPackPart) -> VRegType`

**Description**: Pack (narrow) an integer vector register into an unsigned result register with half the element width. The `part` selector determines which half of the source lanes are kept: `LOWER` packs the lower half, `HIGHER` packs the upper half. The result vector has the same total bit width but twice as many lanes at half the element width. This is the primary micro-op for collapsing intermediate wider-type integer results into compact narrower-type storage.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `src` | `VRegType` | Input vector (wider element type) |
| `part` | `VPackPart` | `LOWER` or `HIGHER` — which half of source lanes to pack |

**Returns**:

| Return Value | Type | Description |
|--------------|------|-------------|
| `result` | `VRegType` | Packed vector (narrower element type, twice as many lanes) |

**Constraints**:
- `part` must be a valid `VPackPart` value. Only `LOWER` and `HIGHER` are accepted.
- Source shape must be compatible with the pack operation (typically a vector with
  fewer lanes of a wider integer type, e.g. 64×i32/u32 → 128×u16).
- The source and result vector element types must form a legal widen/narrow pair.
  Illegal combinations are rejected at frontend time.

**Example** — pack i32 vector halves into u16 vectors for strided store:

<!-- ptodsl-doc-test: {"mode":"compile_fragment","fixture":"compute_ops.vector_compute","symbol":"compute_ops_vector_probe","compile":{"BLOCK":128}} -->
```python
# vec_i32: 64×i32 = 256 bytes
packed_low  = pto.vpack(vec_i32, pto.VPackPart.LOWER)   # lower 64 lanes -> 128×u16
packed_high = pto.vpack(vec_i32, pto.VPackPart.HIGHER)  # upper 64 lanes -> 128×u16
```

---

### 8.2.8.1 Index generation

#### `pto.vci(base: ScalarType | int, order: OrderMode | None = None) -> VRegType`

**Description**: Generate a lane-index vector starting from `base`. When the
base is a Python `int`, PTODSL defaults it to `i32`. To control the result
dtype, materialize a typed scalar explicitly before calling `vci`.

**Examples**:

```python
idx_i32 = pto.vci(0)
idx_i8 = pto.vci(pto.i8(0), pto.OrderMode.ASC)
typed_idx = pto.vci(pto.i32(16), order=pto.OrderMode.ASC)
```

---

### 8.2.9 Vector rearrangement

These ops rearrange data between vector registers without touching UB memory.
They are useful for switching between interleaved layouts (`x0, y0, x1, y1,
...`) and split layouts (`x...`, `y...`) inside `@pto.simd`.

#### `pto.vsqz(vec: VRegType, mask: MaskType) -> VRegType`

**Description**: Compact the active lanes of a vector register toward the
front while preserving their relative order. Lanes are scanned from low to
high; lanes for which `mask` is `true` are kept, and the kept elements are
moved to the lowest result lanes in their original source order. The trailing
lanes that are no longer occupied are zero-filled according to the underlying
ISA specification. This is a register compaction: it reorganizes vector
contents but does not itself perform any store.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `vec` | `VRegType` | Source vector register |
| `mask` | `MaskType` | Lane predicate selecting the elements to compact |

**Returns**:

| Return Value | Type | Description |
|--------------|------|-------------|
| `result` | `VRegType` | Compacted vector; same `VRegType` as `vec` |

**Constraints**:
- The result `VRegType` is identical to the input `vec` `VRegType`; the result
  type is inferred from `vec` and cannot be supplied separately.
- The relative order of the active lanes is preserved.
- Trailing lanes that are not filled by active elements are zero-filled per
  the underlying ISA semantics.
- Low-precision vregs are outside the general-purpose compute/rearrangement
  surface; `vsqz` does not accept them.
- `vsqz` is register compaction only — it does not execute a store. There is
  no `mode` or `stored` parameter; the underlying PTOAS emitter determines
  store hints (such as for `pto.vstur`) from surrounding user code, not from
  `vsqz` arguments.

**Example** — compact the active lanes of a row, then store the dense prefix to
a UB base through the alignment-coupled store chain. `vsqz` only compacts the
register; the dense store must be performed with `pto.vstur` (the required
consumer that lets the VPTO LLVM emitter set `VSQZ #st=1`), followed by
`pto.vstar` to flush the trailing bytes. Do **not** feed the compacted vector
back to `pto.vsts(..., mask)` with the original mask — the original mask selects
source lanes, not the compacted positions, so it would write the surviving
elements to the wrong destinations.

<!-- ptodsl-doc-test: {"mode":"compile_fragment","fixture":"compute_ops.vector_compute","symbol":"compute_ops_vector_probe","compile":{"BLOCK":128}} -->
```python
compacted = pto.vsqz(s_row, col_mask)
store_base = pto.addptr(out_tile.as_ptr(), pto.const(0, dtype=pto.index))
align0 = pto.init_align()
align1 = pto.vstur(align0, compacted, store_base, pto.PostUpdate.ON)
pto.vstar(align1, store_base)
```

---

#### `pto.vintlv(lhs: VRegType, rhs: VRegType) -> tuple[VRegType, VRegType]`

**Description**: Interleave two vectors lane-by-lane and return the result as a
pair of vector registers. The first result contains the interleaved lower half
of the logical output stream; the second result contains the upper half.

For a vector with `N` lanes:

- `low = [lhs[0], rhs[0], lhs[1], rhs[1], ..., lhs[N/2 - 1], rhs[N/2 - 1]]`
- `high = [lhs[N/2], rhs[N/2], lhs[N/2 + 1], rhs[N/2 + 1], ..., lhs[N - 1], rhs[N - 1]]`

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `lhs` | `VRegType` | First source vector |
| `rhs` | `VRegType` | Second source vector |

**Returns**:

| Return Value | Type | Description |
|--------------|------|-------------|
| `low` | `VRegType` | Interleaved lower half |
| `high` | `VRegType` | Interleaved upper half |

**Constraints**:
- `lhs` and `rhs` must have exactly the same `VRegType`.
- The two returned vectors form one logical interleaved result pair; preserve
  their ordering when passing them to later ops such as `vdintlv`.

---

#### `pto.vdintlv(lhs: VRegType, rhs: VRegType) -> tuple[VRegType, VRegType]`

**Description**: Deinterleave a previously interleaved vector pair. This is the
inverse of `vintlv`: it separates the even-position and odd-position lanes of
the logical input stream into two output vectors.

For a vector with `N` lanes:

- `low = [lhs[0], lhs[2], lhs[4], ..., rhs[0], rhs[2], rhs[4], ...]`
- `high = [lhs[1], lhs[3], lhs[5], ..., rhs[1], rhs[3], rhs[5], ...]`

If `(packed_low, packed_high) = pto.vintlv(a, b)`, then
`pto.vdintlv(packed_low, packed_high)` reconstructs `(a, b)`.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `lhs` | `VRegType` | Lower half of the interleaved input stream |
| `rhs` | `VRegType` | Upper half of the interleaved input stream |

**Returns**:

| Return Value | Type | Description |
|--------------|------|-------------|
| `low` | `VRegType` | Lanes from even interleaved positions |
| `high` | `VRegType` | Lanes from odd interleaved positions |

**Constraints**:
- `lhs` and `rhs` must have exactly the same `VRegType`.
- `lhs` and `rhs` are interpreted as an ordered pair. Swapping them changes the
  reconstructed lane order.

**Example** — interleave two channels and recover them later:

<!-- ptodsl-doc-test: {"mode":"compile_fragment","fixture":"compute_ops.vector_compute","symbol":"compute_ops_vector_probe","compile":{"BLOCK":128}} -->
```python
packed_low, packed_high = pto.vintlv(vec_f32, vec_f32)
even_lanes, odd_lanes = pto.vdintlv(packed_low, packed_high)
```

---

### 8.2.10 Vector compute quick reference

| Category | Operations |
|----------|------------|
| Unary | `vexp`, `vln`, `vsqrt`, `vabs`, `vneg`, `vrec`, `vrsqrt`, `vrelu`, `vnot` |
| Binary | `vadd`, `vsub`, `vmul`, `vdiv`, `vmax`, `vmin`, `vand`, `vor`, `vxor`, `vshl`, `vshr` |
| Carry | `vaddc`, `vsubc`, `vaddcs`, `vsubcs` |
| Vector-scalar | `vadds`, `vsubs`, `vmuls`, `vmaxs`, `vmins`, `vlrelu`, `vands`, `vors`, `vxors`, `vshls`, `vshrs` |
| Broadcast | `vbr`, `vdup` |
| Full reduction | `vcadd`, `vcmax`, `vcmin` |
| Group reduction | `vcgadd`, `vcgmax`, `vcgmin` |
| Scan | `vcpadd` |
| Fused | `vexpdif`, `vaxpy`, `vmula`, `vmadd`, `vaddrelu`, `vsubrelu`, `vmulscvt` |
| Compare/select | `vcmp`, `vcmps`, `vsel` |
| Conversion | `vcvt`, `vpack`, `vbitcast`, `pbitcast` |
| Index generation | `vci` |
| Rearrangement | `vsqz`, `vintlv`, `vdintlv` |

`pto.vtranspose` is documented in the data-movement chapter because it operates directly on
UB pointers rather than on `VRegType` values.

---

## 8.3 Cube compute (L3 — `@pto.tileop`)

The Cube unit performs matrix multiplication. Its operands are typed pointers into cube-local buffers — L0A (left operand), L0B (right operand), L0C (accumulator), and BIAS. Cube data movement (`mte_l1_l0a`, `mte_l1_l0b`, `mte_l0c_ub`, etc.) was covered in Section 7.5; this section covers the compute instruction itself.

### 8.3.1 Matrix multiply: `pto.mad`

#### `pto.mad(lhs: PtrType, rhs: PtrType, dst: PtrType, m: int, n: int, k: int, *, unit_flag: pto.MadUnitFlagMode | None = None, disable_gemv: bool = False, sat: pto.SatMode | None = None, tf32_mode: pto.Tf32Mode | None = None, n_dir: bool = False) -> None`

**Description**: Zero-initialized matrix multiply: `dst[M×N] = lhs[M×K] * rhs[K×N]`. `lhs` is an L0A pointer, `rhs` is an L0B pointer, `dst` is an L0C pointer.

**Parameters**:

| Parameter | Type | Description |
|-----------|------|-------------|
| `lhs` | `PtrType` (L0A) | Left operand matrix (M × K) |
| `rhs` | `PtrType` (L0B) | Right operand matrix (K × N) |
| `dst` | `PtrType` (L0C) | Destination accumulator (M × N) |
| `m` | `int` | M dimension size |
| `k` | `int` | K dimension (inner/reduction dimension) |
| `n` | `int` | N dimension size |
| `unit_flag` | `pto.MadUnitFlagMode` or `None` | Optional producer unit-flag clause: `CHECK_ONLY` or `CHECK_AND_SET` |
| `disable_gemv` | `bool` | Force normal matmul operand layout instead of GEMV specialization |
| `sat` | `pto.SatMode` or `None` | Optional saturation clause: `ON` or `OFF` |
| `tf32_mode` | `pto.Tf32Mode` or `None` | Optional TF32 rounding mode for f32/f32/f32 `mad*`: `ROUND_EVEN` or `ROUND_AWAY` |
| `n_dir` | `bool` | Request N-direction production order for compatible schedules |

**Returns**: None (writes to `dst` in L0C).

---

#### `pto.mad_acc(lhs: PtrType, rhs: PtrType, dst: PtrType, m: int, n: int, k: int, *, unit_flag: pto.MadUnitFlagMode | None = None, disable_gemv: bool = False, sat: pto.SatMode | None = None, tf32_mode: pto.Tf32Mode | None = None, n_dir: bool = False) -> None`

**Description**: Accumulating matrix multiply: `dst[M×N] += lhs[M×K] * rhs[K×N]`. `dst` must already hold a prior accumulation result.

---

#### `pto.mad_bias(lhs: PtrType, rhs: PtrType, dst: PtrType, bias: PtrType, m: int, n: int, k: int, *, unit_flag: pto.MadUnitFlagMode | None = None, disable_gemv: bool = False, sat: pto.SatMode | None = None, tf32_mode: pto.Tf32Mode | None = None, n_dir: bool = False) -> None`

**Description**: Bias-initialized matrix multiply: `dst[M×N] = lhs[M×K] * rhs[K×N] + bias[M×N]`. `bias` is a BIAS pointer.

---

#### `pto.mad_mx(lhs: PtrType, rhs: PtrType, dst: PtrType, m: int, n: int, k: int, *, unit_flag: pto.MadUnitFlagMode | None = None, disable_gemv: bool = False, sat: pto.SatMode | None = None, n_dir: bool = False) -> None`

**Description**: MX-format zero-initialized matrix multiply. This variant is intended for MX-enabled operand formats with their associated scale data already staged into cube-local buffers by `pto.mte_l1_l0a_mx` / `pto.mte_l1_l0b_mx`.

---

#### `pto.mad_mx_acc(lhs: PtrType, rhs: PtrType, dst: PtrType, m: int, n: int, k: int, *, unit_flag: pto.MadUnitFlagMode | None = None, disable_gemv: bool = False, sat: pto.SatMode | None = None, n_dir: bool = False) -> None`

**Description**: MX-format accumulating matrix multiply: `dst[M×N] += lhs[M×K] * rhs[K×N]`.

---

#### `pto.mad_mx_bias(lhs: PtrType, rhs: PtrType, dst: PtrType, bias: PtrType, m: int, n: int, k: int, *, unit_flag: pto.MadUnitFlagMode | None = None, disable_gemv: bool = False, sat: pto.SatMode | None = None, n_dir: bool = False) -> None`

**Description**: MX-format bias-initialized matrix multiply: `dst[M×N] = lhs[M×K] * rhs[K×N] + bias[M×N]`.

MX variants intentionally do not expose `tf32_mode`; that clause is only valid for f32/f32/f32 non-MX `mad`, `mad_acc`, and `mad_bias`.

**MX low-precision notes**:
- MX cube paths are A5-only.
- Supported MX operand pairs include mixed `f8e4m3`/`f8e5m2` and mixed `f4e1m2x2`/`f4e2m1x2` combinations.
- `sat` is valid on the MX surfaces and lowers to the same `sat` / `nosat` clause family as non-MX `mad*`.
- The scale payload is not passed directly to `mad_mx*`; it is carried by the staged L0A/L0B MX buffers and must satisfy the scale-tile layout requirements documented for `pto.tile.matmul_mx*`.

---

### 8.3.2 MAD common clauses

All `mad*` APIs accept TileLang-compatible keyword clauses. The wrapper lowers these keywords to the VPTO custom assembly clauses shown below.

| Keyword | Values | Lowered clause |
|---------|--------|----------------|
| `unit_flag` | `pto.MadUnitFlagMode.CHECK_ONLY`, `CHECK_AND_SET`, or `None` | `unit_flag(check_only)` / `unit_flag(check_and_set)` |
| `disable_gemv` | `True` / `False` | `disable_gemv` when true |
| `sat` | `pto.SatMode.ON`, `OFF`, or `None` | `sat` / `nosat` |
| `tf32_mode` | `pto.Tf32Mode.ROUND_EVEN`, `ROUND_AWAY`, or `None` | `tf32_mode(round_even)` / `tf32_mode(round_away)`; f32/f32/f32 non-MX only |
| `n_dir` | `True` / `False` | `n_dir` when true |

Example:

```python
pto.mad(
    lhs_l0a.as_ptr(),
    rhs_l0b.as_ptr(),
    acc_l0c.as_ptr(),
    m,
    n,
    k,
    unit_flag=pto.MadUnitFlagMode.CHECK_ONLY,
    disable_gemv=True,
    sat=pto.SatMode.OFF,
    tf32_mode=pto.Tf32Mode.ROUND_EVEN,
    n_dir=True,
)
```

### 8.3.3 Typical cube matmul pattern

A full cube matmul follows a three-stage pattern: stage operands into L0A/L0B, compute, write back to UB.

<!-- ptodsl-doc-test: {"mode":"compile_fragment","fixture":"data_movement.cube_helper","symbol":"data_movement_cube_helper_probe","compile":{"BLOCK_M":16,"BLOCK_K":16,"BLOCK_N":16}} -->
```python
@pto.tileop
def qk_matmul(q_l0a: pto.Tile, k_l0b: pto.Tile, s_acc: pto.Tile,
              m: pto.index, n: pto.index, k: pto.index):
    pto.mad(q_l0a.as_ptr(), k_l0b.as_ptr(), s_acc.as_ptr(), m, n, k)
```

The caller stages operands into L0A/L0B before invoking the helper and writes
L0C back afterward. The TileOp contains only the matrix multiply into ACC.

---

### 8.3.4 Cube compute quick reference

| Operation | Semantics |
|-----------|-----------|
| `pto.mad(lhs, rhs, dst, m, n, k, **clauses)` | `dst = lhs * rhs` (zero-init) |
| `pto.mad_acc(lhs, rhs, dst, m, n, k, **clauses)` | `dst += lhs * rhs` (accumulating) |
| `pto.mad_bias(lhs, rhs, dst, bias, m, n, k, **clauses)` | `dst = lhs * rhs + bias` |
| `pto.mad_mx(lhs, rhs, dst, m, n, k, **clauses)` | MX-format zero-init matmul |
| `pto.mad_mx_acc(lhs, rhs, dst, m, n, k, **clauses)` | MX-format accumulating matmul |
| `pto.mad_mx_bias(lhs, rhs, dst, bias, m, n, k, **clauses)` | MX-format bias-init matmul |

MX variants require MX-enabled dtypes (f8) and pre-loaded scale payloads. For most users, the standard `mad`, `mad_acc`, and `mad_bias` are the primary interface.

---

## 8.4 Builtin vector arithmetic

Builtin vector values are described in Section 4.9. They support elementwise
arithmetic in SIMT scalar code after contiguous scalar loads or explicit
`pto.Vec(...)` construction.

**Example**:

<!-- ptodsl-doc-pending: {"reason":"illustrative fragment; covered by test_jit_compile scalar contiguous vector probes"} -->
```python
x4 = scalar.load(ptr, offset, contiguous=4)
rstd4 = pto.Vec(pto.f32, 4, init=rstd)
y4 = x4 * rstd4
scalar.store(y4, ptr, offset)
```
