#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Nov 29 21:52:13 2021
# Process ID: 18428
# Current directory: C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4364 C:\Users\bogda\Desktop\University\Year_III\SEM_1\DMD\PROJECT\Project_1\Project_1.xpr
# Log file: C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/vivado.log
# Journal file: C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.xpr
update_compile_order -fileset sources_1
launch_sdk -workspace C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.sdk -hwspec C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.sdk/design_1_wrapper.hdf
open_bd_design {C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.srcs/sources_1/bd/design_1/design_1.bd}
launch_sdk -workspace C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.sdk -hwspec C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.sdk/design_1_wrapper.hdf
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
delete_bd_objs [get_bd_nets S00_ARESETN_1]
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins rst_ps7_0_100M/interconnect_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins rst_ps7_0_100M/interconnect_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins rst_ps7_0_100M/interconnect_aresetn]
startgroup
set_property -dict [list CONFIG.C_D_AXI {1} CONFIG.C_I_AXI {0} CONFIG.C_USE_PCMP_INSTR {0} CONFIG.C_USE_BARREL {0} CONFIG.C_USE_DIV {0} CONFIG.C_USE_HW_MUL {0} CONFIG.C_USE_FPU {0}] [get_bd_cells microblaze_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_1
endgroup
set_property location {3 1121 633} [get_bd_cells microblaze_0_local_memory]
set_property location {3 1113 678} [get_bd_cells microblaze_0_local_memory]
set_property location {3 1000 437} [get_bd_cells axi_interconnect_1]
set_property location {3 1110 463} [get_bd_cells axi_interconnect_1]
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_1]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_GP0]
set_property location {3 1111 426} [get_bd_cells axi_interconnect_1]
connect_bd_intf_net [get_bd_intf_pins microblaze_0/M_AXI_DP] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/S00_AXI]
connect_bd_net [get_bd_pins axi_interconnect_1/ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_interconnect_1/S00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_interconnect_1/M00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
set_property location {3 1214 432} [get_bd_cells axi_interconnect_1]
connect_bd_net [get_bd_pins axi_interconnect_1/M00_ARESETN] [get_bd_pins rst_ps7_0_100M/interconnect_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_1/S00_ARESETN] [get_bd_pins rst_ps7_0_100M/interconnect_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_1/ARESETN] [get_bd_pins rst_ps7_0_100M/interconnect_aresetn]
regenerate_bd_layout
assign_bd_address
set_property range 4M [get_bd_addr_segs {microblaze_0/Data/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property range 16M [get_bd_addr_segs {microblaze_0/Data/SEG_processing_system7_0_GP0_DDR_LOWOCM}]
undo
undo
delete_bd_objs [get_bd_addr_segs microblaze_0/Data/SEG_processing_system7_0_GP0_DDR_LOWOCM]
make_wrapper -files [get_files C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 {design_1_processing_system7_0_0_synth_1 design_1_microblaze_0_0_synth_1 design_1_dlmb_bram_if_cntlr_0_synth_1 design_1_auto_pc_1_synth_1}
export_simulation -of_objects [get_files C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.ip_user_files -ipstatic_source_dir C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.cache/compile_simlib/modelsim} {questa=C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.cache/compile_simlib/questa} {riviera=C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hwdef -force  -file C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.sdk/design_1_wrapper.hdf
open_run impl_1
launch_sdk -workspace C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.sdk -hwspec C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.sdk -hwspec C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.sdk -hwspec C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.sdk/design_1_wrapper.hdf
open_bd_design {C:/Users/bogda/Desktop/University/Year_III/SEM_1/DMD/PROJECT/Project_1/Project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
endgroup
