
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)


-- Running command `read_verilog -sv ../design/module_7_segments.v ../design/module_bin_to_bcd.v ../design/module_booth.v ../design/module_col_shift_register.v ../design/module_debouncer.v ../design/module_freq_divider.v ../design/module_FSM_output_control.v ../design/module_input_control.v ../design/module_memoria.v ../design/module_row_scanner.v ../design/module_top.v ; synth_gowin -top module_top -json demo.json' --

1. Executing Verilog-2005 frontend: ../design/module_7_segments.v
Parsing SystemVerilog input from `../design/module_7_segments.v' to AST representation.
Generating RTLIL representation for module `\module_7_segments'.
Note: Assuming pure combinatorial block at ../design/module_7_segments.v:52.5-78.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../design/module_7_segments.v:81.5-97.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../design/module_bin_to_bcd.v
Parsing SystemVerilog input from `../design/module_bin_to_bcd.v' to AST representation.
Generating RTLIL representation for module `\bin_to_bcd'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../design/module_booth.v
Parsing SystemVerilog input from `../design/module_booth.v' to AST representation.
Generating RTLIL representation for module `\mult_with_no_fsm'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../design/module_col_shift_register.v
Parsing SystemVerilog input from `../design/module_col_shift_register.v' to AST representation.
Generating RTLIL representation for module `\col_shift_register'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../design/module_debouncer.v
Parsing SystemVerilog input from `../design/module_debouncer.v' to AST representation.
Generating RTLIL representation for module `\debouncer'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../design/module_freq_divider.v
Parsing SystemVerilog input from `../design/module_freq_divider.v' to AST representation.
Generating RTLIL representation for module `\freq_divider'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../design/module_FSM_output_control.v
Parsing SystemVerilog input from `../design/module_FSM_output_control.v' to AST representation.
Generating RTLIL representation for module `\output_control'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../design/module_input_control.v
Parsing SystemVerilog input from `../design/module_input_control.v' to AST representation.
Generating RTLIL representation for module `\input_module'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../design/module_memoria.v
Parsing SystemVerilog input from `../design/module_memoria.v' to AST representation.
Generating RTLIL representation for module `\memoria'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../design/module_row_scanner.v
Parsing SystemVerilog input from `../design/module_row_scanner.v' to AST representation.
Generating RTLIL representation for module `\row_scanner'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../design/module_top.v
Parsing SystemVerilog input from `../design/module_top.v' to AST representation.
Generating RTLIL representation for module `\module_top'.
../design/module_top.v:82: Warning: Identifier `\stored_A' is implicitly declared.
../design/module_top.v:83: Warning: Identifier `\stored_B' is implicitly declared.
Successfully finished Verilog frontend.

12. Executing SYNTH_GOWIN pass.

12.1. Executing Verilog-2005 frontend: c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v
Parsing Verilog input from `c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\__APICULA_LUT5'.
Generating RTLIL representation for module `\__APICULA_LUT6'.
Generating RTLIL representation for module `\__APICULA_LUT7'.
Generating RTLIL representation for module `\__APICULA_LUT8'.
Generating RTLIL representation for module `\MUX2'.
Generating RTLIL representation for module `\MUX2_LUT5'.
Generating RTLIL representation for module `\MUX2_LUT6'.
Generating RTLIL representation for module `\MUX2_LUT7'.
Generating RTLIL representation for module `\MUX2_LUT8'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFE'.
Generating RTLIL representation for module `\DFFS'.
Generating RTLIL representation for module `\DFFSE'.
Generating RTLIL representation for module `\DFFR'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFP'.
Generating RTLIL representation for module `\DFFPE'.
Generating RTLIL representation for module `\DFFC'.
Generating RTLIL representation for module `\DFFCE'.
Generating RTLIL representation for module `\DFFN'.
Generating RTLIL representation for module `\DFFNE'.
Generating RTLIL representation for module `\DFFNS'.
Generating RTLIL representation for module `\DFFNSE'.
Generating RTLIL representation for module `\DFFNR'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFNP'.
Generating RTLIL representation for module `\DFFNPE'.
Generating RTLIL representation for module `\DFFNC'.
Generating RTLIL representation for module `\DFFNCE'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\TBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\TLVDS_OBUF'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\ODDRC'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\RAM16S1'.
Generating RTLIL representation for module `\RAM16S2'.
Generating RTLIL representation for module `\RAM16S4'.
Generating RTLIL representation for module `\RAM16SDP1'.
Generating RTLIL representation for module `\RAM16SDP2'.
Generating RTLIL representation for module `\RAM16SDP4'.
Generating RTLIL representation for module `\SP'.
Generating RTLIL representation for module `\SPX9'.
Generating RTLIL representation for module `\SDP'.
Generating RTLIL representation for module `\SDPX9'.
Generating RTLIL representation for module `\DP'.
Generating RTLIL representation for module `\DPX9'.
Generating RTLIL representation for module `\rPLL'.
Generating RTLIL representation for module `\PLLVR'.
Generating RTLIL representation for module `\OSC'.
Generating RTLIL representation for module `\OSCZ'.
Generating RTLIL representation for module `\OSCF'.
Generating RTLIL representation for module `\OSCH'.
Successfully finished Verilog frontend.

12.2. Executing HIERARCHY pass (managing design hierarchy).

12.2.1. Analyzing design hierarchy..
Top module:  \module_top
Used module:     \debouncer
Used module:     \module_7_segments
Used module:     \bin_to_bcd
Used module:     \output_control
Used module:     \input_module
Used module:     \row_scanner
Used module:     \col_shift_register
Used module:     \freq_divider

12.2.2. Analyzing design hierarchy..
Top module:  \module_top
Used module:     \debouncer
Used module:     \module_7_segments
Used module:     \bin_to_bcd
Used module:     \output_control
Used module:     \input_module
Used module:     \row_scanner
Used module:     \col_shift_register
Used module:     \freq_divider
Removing unused module `\memoria'.
Removing unused module `\mult_with_no_fsm'.
Removed 2 unused modules.
Warning: Resizing cell port module_top.converter_inst.binario from 1 bits to 12 bits.
Warning: Resizing cell port module_top.input_inst.stored_B from 1 bits to 8 bits.
Warning: Resizing cell port module_top.input_inst.stored_A from 1 bits to 8 bits.
Warning: Resizing cell port module_top.registro_inst.column_index from 4 bits to 2 bits.

12.3. Executing PROC pass (convert processes to netlists).

12.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ALU.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$475'.
Cleaned up 1 empty switch.

12.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$471 in module DFFNCE.
Marked 1 switch rules as full_case in process $proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$469 in module DFFNC.
Marked 1 switch rules as full_case in process $proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$467 in module DFFNPE.
Marked 1 switch rules as full_case in process $proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$465 in module DFFNP.
Marked 1 switch rules as full_case in process $proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$463 in module DFFNRE.
Marked 1 switch rules as full_case in process $proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$461 in module DFFNR.
Marked 1 switch rules as full_case in process $proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$459 in module DFFNSE.
Marked 1 switch rules as full_case in process $proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$457 in module DFFNS.
Marked 1 switch rules as full_case in process $proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$451 in module DFFCE.
Marked 1 switch rules as full_case in process $proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$449 in module DFFC.
Marked 1 switch rules as full_case in process $proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$447 in module DFFPE.
Marked 1 switch rules as full_case in process $proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$445 in module DFFP.
Marked 1 switch rules as full_case in process $proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$443 in module DFFRE.
Marked 1 switch rules as full_case in process $proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$441 in module DFFR.
Marked 1 switch rules as full_case in process $proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$439 in module DFFSE.
Marked 1 switch rules as full_case in process $proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$437 in module DFFS.
Marked 6 switch rules as full_case in process $proc$../design/module_row_scanner.v:0$248 in module row_scanner.
Marked 4 switch rules as full_case in process $proc$../design/module_input_control.v:18$147 in module input_module.
Removed 1 dead cases from process $proc$../design/module_FSM_output_control.v:24$133 in module output_control.
Marked 2 switch rules as full_case in process $proc$../design/module_FSM_output_control.v:24$133 in module output_control.
Marked 2 switch rules as full_case in process $proc$../design/module_freq_divider.v:15$127 in module freq_divider.
Marked 3 switch rules as full_case in process $proc$../design/module_debouncer.v:11$122 in module debouncer.
Marked 1 switch rules as full_case in process $proc$../design/module_col_shift_register.v:9$118 in module col_shift_register.
Marked 48 switch rules as full_case in process $proc$../design/module_bin_to_bcd.v:7$12 in module bin_to_bcd.
Marked 1 switch rules as full_case in process $proc$../design/module_7_segments.v:81$10 in module module_7_segments.
Removed 1 dead cases from process $proc$../design/module_7_segments.v:52$9 in module module_7_segments.
Marked 1 switch rules as full_case in process $proc$../design/module_7_segments.v:52$9 in module module_7_segments.
Marked 2 switch rules as full_case in process $proc$../design/module_7_segments.v:37$5 in module module_7_segments.
Marked 2 switch rules as full_case in process $proc$../design/module_7_segments.v:19$1 in module module_7_segments.
Removed a total of 2 dead cases.

12.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 15 redundant assignments.
Promoted 35 assignments to connections.

12.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\DFFNCE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$472'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNC.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$470'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNPE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$468'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNP.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$466'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNRE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$464'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNR.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$462'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNSE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$460'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNS.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$458'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$456'.
  Set init value: \Q = 1'0
Found init rule in `\DFFN.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$454'.
  Set init value: \Q = 1'0
Found init rule in `\DFFCE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$452'.
  Set init value: \Q = 1'0
Found init rule in `\DFFC.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$450'.
  Set init value: \Q = 1'0
Found init rule in `\DFFPE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$448'.
  Set init value: \Q = 1'1
Found init rule in `\DFFP.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$446'.
  Set init value: \Q = 1'1
Found init rule in `\DFFRE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$444'.
  Set init value: \Q = 1'0
Found init rule in `\DFFR.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$442'.
  Set init value: \Q = 1'0
Found init rule in `\DFFSE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$440'.
  Set init value: \Q = 1'1
Found init rule in `\DFFS.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$438'.
  Set init value: \Q = 1'1
Found init rule in `\DFFE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$436'.
  Set init value: \Q = 1'0
Found init rule in `\DFF.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$434'.
  Set init value: \Q = 1'0
Found init rule in `\freq_divider.$proc$../design/module_freq_divider.v:0$132'.
  Set init value: \slow_clk = 1'0

12.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \CLEAR in `\DFFNCE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$471'.
Found async reset \CLEAR in `\DFFNC.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$469'.
Found async reset \PRESET in `\DFFNPE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$467'.
Found async reset \PRESET in `\DFFNP.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$465'.
Found async reset \CLEAR in `\DFFCE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$451'.
Found async reset \CLEAR in `\DFFC.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$449'.
Found async reset \PRESET in `\DFFPE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$447'.
Found async reset \PRESET in `\DFFP.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$445'.
Found async reset \rst in `\input_module.$proc$../design/module_input_control.v:18$147'.
Found async reset \rst in `\output_control.$proc$../design/module_FSM_output_control.v:24$133'.
Found async reset \rst in `\debouncer.$proc$../design/module_debouncer.v:11$122'.

12.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~97 debug messages>

12.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ALU.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$475'.
Creating decoders for process `\DFFNCE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$472'.
Creating decoders for process `\DFFNCE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$471'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNC.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$470'.
Creating decoders for process `\DFFNC.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$469'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNPE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$468'.
Creating decoders for process `\DFFNPE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$467'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNP.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$466'.
Creating decoders for process `\DFFNP.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$465'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNRE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$464'.
Creating decoders for process `\DFFNRE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$463'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNR.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$462'.
Creating decoders for process `\DFFNR.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$461'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNSE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$460'.
Creating decoders for process `\DFFNSE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$459'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNS.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$458'.
Creating decoders for process `\DFFNS.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$457'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$456'.
Creating decoders for process `\DFFNE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$455'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFN.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$454'.
Creating decoders for process `\DFFN.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$453'.
Creating decoders for process `\DFFCE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$452'.
Creating decoders for process `\DFFCE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$451'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFC.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$450'.
Creating decoders for process `\DFFC.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$449'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFPE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$448'.
Creating decoders for process `\DFFPE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$447'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFP.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$446'.
Creating decoders for process `\DFFP.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$445'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFRE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$444'.
Creating decoders for process `\DFFRE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$443'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFR.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$442'.
Creating decoders for process `\DFFR.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$441'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFSE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$440'.
Creating decoders for process `\DFFSE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$439'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFS.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$438'.
Creating decoders for process `\DFFS.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$437'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$436'.
Creating decoders for process `\DFFE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$435'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFF.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$434'.
Creating decoders for process `\DFF.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$433'.
Creating decoders for process `\row_scanner.$proc$../design/module_row_scanner.v:0$248'.
     1/7: $1\key_pressed[0:0]
     2/7: $5\key_value[3:0]
     3/7: $4\key_value[3:0]
     4/7: $3\key_value[3:0]
     5/7: $2\key_value[3:0]
     6/7: $1\key_value[3:0]
     7/7: $1\is_sign_key[0:0]
Creating decoders for process `\input_module.$proc$../design/module_input_control.v:18$147'.
     1/5: $0\key_pressed_prev[0:0]
     2/5: $0\load_value[0:0]
     3/5: $0\temp_value[7:0]
     4/5: $0\stored_B[7:0]
     5/5: $0\stored_A[7:0]
Creating decoders for process `\output_control.$proc$../design/module_FSM_output_control.v:24$133'.
     1/7: $0\key_pressed_prev[0:0]
     2/7: $0\current_state[1:0]
     3/7: $0\count[1:0]
     4/7: $0\next_state[1:0]
     5/7: $0\ready[0:0]
     6/7: $0\state_enableB[0:0]
     7/7: $0\state_enableA[0:0]
Creating decoders for process `\freq_divider.$proc$../design/module_freq_divider.v:0$132'.
Creating decoders for process `\freq_divider.$proc$../design/module_freq_divider.v:15$127'.
     1/2: $0\clk_divider_counter[24:0]
     2/2: $0\slow_clk[0:0]
Creating decoders for process `\debouncer.$proc$../design/module_debouncer.v:11$122'.
     1/3: $0\noisy_signal_reg[0:0]
     2/3: $0\counter[31:0]
     3/3: $0\clean_signal[0:0]
Creating decoders for process `\col_shift_register.$proc$../design/module_col_shift_register.v:9$118'.
     1/2: $0\column_index[1:0]
     2/2: $0\col_shift_reg[3:0]
Creating decoders for process `\bin_to_bcd.$proc$../design/module_bin_to_bcd.v:7$12'.
     1/48: $48\bcd[15:12]
     2/48: $47\bcd[11:8]
     3/48: $46\bcd[7:4]
     4/48: $45\bcd[3:0]
     5/48: $44\bcd[15:12]
     6/48: $43\bcd[11:8]
     7/48: $42\bcd[7:4]
     8/48: $41\bcd[3:0]
     9/48: $40\bcd[15:12]
    10/48: $39\bcd[11:8]
    11/48: $38\bcd[7:4]
    12/48: $37\bcd[3:0]
    13/48: $36\bcd[15:12]
    14/48: $35\bcd[11:8]
    15/48: $34\bcd[7:4]
    16/48: $33\bcd[3:0]
    17/48: $32\bcd[15:12]
    18/48: $31\bcd[11:8]
    19/48: $30\bcd[7:4]
    20/48: $29\bcd[3:0]
    21/48: $28\bcd[15:12]
    22/48: $27\bcd[11:8]
    23/48: $26\bcd[7:4]
    24/48: $25\bcd[3:0]
    25/48: $24\bcd[15:12]
    26/48: $23\bcd[11:8]
    27/48: $22\bcd[7:4]
    28/48: $21\bcd[3:0]
    29/48: $20\bcd[15:12]
    30/48: $19\bcd[11:8]
    31/48: $18\bcd[7:4]
    32/48: $17\bcd[3:0]
    33/48: $16\bcd[15:12]
    34/48: $15\bcd[11:8]
    35/48: $14\bcd[7:4]
    36/48: $13\bcd[3:0]
    37/48: $12\bcd[15:12]
    38/48: $11\bcd[11:8]
    39/48: $10\bcd[7:4]
    40/48: $9\bcd[3:0]
    41/48: $8\bcd[15:12]
    42/48: $7\bcd[11:8]
    43/48: $6\bcd[7:4]
    44/48: $5\bcd[3:0]
    45/48: $4\bcd[15:12]
    46/48: $3\bcd[11:8]
    47/48: $2\bcd[7:4]
    48/48: $1\bcd[3:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:81$10'.
     1/1: $1\catodo_o[6:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:52$9'.
     1/2: $1\digito_o[3:0]
     2/2: $1\anodo_o[3:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:37$5'.
     1/1: $0\contador_digitos[1:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:19$1'.
     1/2: $0\en_conmutador[0:0]
     2/2: $0\cuenta_salida[14:0]

12.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\row_scanner.\key_pressed' from process `\row_scanner.$proc$../design/module_row_scanner.v:0$248'.
No latch inferred for signal `\row_scanner.\key_value' from process `\row_scanner.$proc$../design/module_row_scanner.v:0$248'.
No latch inferred for signal `\row_scanner.\is_sign_key' from process `\row_scanner.$proc$../design/module_row_scanner.v:0$248'.
No latch inferred for signal `\bin_to_bcd.\bcd' from process `\bin_to_bcd.$proc$../design/module_bin_to_bcd.v:7$12'.
No latch inferred for signal `\bin_to_bcd.\i' from process `\bin_to_bcd.$proc$../design/module_bin_to_bcd.v:7$12'.
No latch inferred for signal `\module_7_segments.\catodo_o' from process `\module_7_segments.$proc$../design/module_7_segments.v:81$10'.
No latch inferred for signal `\module_7_segments.\anodo_o' from process `\module_7_segments.$proc$../design/module_7_segments.v:52$9'.
No latch inferred for signal `\module_7_segments.\digito_o' from process `\module_7_segments.$proc$../design/module_7_segments.v:52$9'.

12.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ALU.\C' using process `\ALU.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$475'.
  created direct connection (no actual register cell created).
Creating register for signal `\ALU.\S' using process `\ALU.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$475'.
  created direct connection (no actual register cell created).
Creating register for signal `\DFFNCE.\Q' using process `\DFFNCE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$471'.
  created $adff cell `$procdff$914' with negative edge clock and positive level reset.
Creating register for signal `\DFFNC.\Q' using process `\DFFNC.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$469'.
  created $adff cell `$procdff$915' with negative edge clock and positive level reset.
Creating register for signal `\DFFNPE.\Q' using process `\DFFNPE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$467'.
  created $adff cell `$procdff$916' with negative edge clock and positive level reset.
Creating register for signal `\DFFNP.\Q' using process `\DFFNP.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$465'.
  created $adff cell `$procdff$917' with negative edge clock and positive level reset.
Creating register for signal `\DFFNRE.\Q' using process `\DFFNRE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$463'.
  created $dff cell `$procdff$918' with negative edge clock.
Creating register for signal `\DFFNR.\Q' using process `\DFFNR.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$461'.
  created $dff cell `$procdff$919' with negative edge clock.
Creating register for signal `\DFFNSE.\Q' using process `\DFFNSE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$459'.
  created $dff cell `$procdff$920' with negative edge clock.
Creating register for signal `\DFFNS.\Q' using process `\DFFNS.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$457'.
  created $dff cell `$procdff$921' with negative edge clock.
Creating register for signal `\DFFNE.\Q' using process `\DFFNE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$455'.
  created $dff cell `$procdff$922' with negative edge clock.
Creating register for signal `\DFFN.\Q' using process `\DFFN.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$453'.
  created $dff cell `$procdff$923' with negative edge clock.
Creating register for signal `\DFFCE.\Q' using process `\DFFCE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$451'.
  created $adff cell `$procdff$924' with positive edge clock and positive level reset.
Creating register for signal `\DFFC.\Q' using process `\DFFC.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$449'.
  created $adff cell `$procdff$925' with positive edge clock and positive level reset.
Creating register for signal `\DFFPE.\Q' using process `\DFFPE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$447'.
  created $adff cell `$procdff$926' with positive edge clock and positive level reset.
Creating register for signal `\DFFP.\Q' using process `\DFFP.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$445'.
  created $adff cell `$procdff$927' with positive edge clock and positive level reset.
Creating register for signal `\DFFRE.\Q' using process `\DFFRE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$443'.
  created $dff cell `$procdff$928' with positive edge clock.
Creating register for signal `\DFFR.\Q' using process `\DFFR.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$441'.
  created $dff cell `$procdff$929' with positive edge clock.
Creating register for signal `\DFFSE.\Q' using process `\DFFSE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$439'.
  created $dff cell `$procdff$930' with positive edge clock.
Creating register for signal `\DFFS.\Q' using process `\DFFS.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$437'.
  created $dff cell `$procdff$931' with positive edge clock.
Creating register for signal `\DFFE.\Q' using process `\DFFE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$435'.
  created $dff cell `$procdff$932' with positive edge clock.
Creating register for signal `\DFF.\Q' using process `\DFF.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$433'.
  created $dff cell `$procdff$933' with positive edge clock.
Creating register for signal `\input_module.\key_pressed_prev' using process `\input_module.$proc$../design/module_input_control.v:18$147'.
  created $adff cell `$procdff$934' with positive edge clock and negative level reset.
Creating register for signal `\input_module.\stored_A' using process `\input_module.$proc$../design/module_input_control.v:18$147'.
  created $adff cell `$procdff$935' with positive edge clock and negative level reset.
Creating register for signal `\input_module.\stored_B' using process `\input_module.$proc$../design/module_input_control.v:18$147'.
  created $adff cell `$procdff$936' with positive edge clock and negative level reset.
Creating register for signal `\input_module.\temp_value' using process `\input_module.$proc$../design/module_input_control.v:18$147'.
  created $adff cell `$procdff$937' with positive edge clock and negative level reset.
Creating register for signal `\input_module.\load_value' using process `\input_module.$proc$../design/module_input_control.v:18$147'.
  created $adff cell `$procdff$938' with positive edge clock and negative level reset.
Creating register for signal `\output_control.\state_enableA' using process `\output_control.$proc$../design/module_FSM_output_control.v:24$133'.
  created $dff cell `$procdff$941' with positive edge clock.
Creating register for signal `\output_control.\state_enableB' using process `\output_control.$proc$../design/module_FSM_output_control.v:24$133'.
  created $dff cell `$procdff$944' with positive edge clock.
Creating register for signal `\output_control.\ready' using process `\output_control.$proc$../design/module_FSM_output_control.v:24$133'.
  created $adff cell `$procdff$945' with positive edge clock and negative level reset.
Creating register for signal `\output_control.\current_state' using process `\output_control.$proc$../design/module_FSM_output_control.v:24$133'.
  created $adff cell `$procdff$946' with positive edge clock and negative level reset.
Creating register for signal `\output_control.\next_state' using process `\output_control.$proc$../design/module_FSM_output_control.v:24$133'.
  created $dff cell `$procdff$949' with positive edge clock.
Creating register for signal `\output_control.\count' using process `\output_control.$proc$../design/module_FSM_output_control.v:24$133'.
  created $adff cell `$procdff$950' with positive edge clock and negative level reset.
Creating register for signal `\output_control.\key_pressed_prev' using process `\output_control.$proc$../design/module_FSM_output_control.v:24$133'.
  created $adff cell `$procdff$951' with positive edge clock and negative level reset.
Creating register for signal `\freq_divider.\slow_clk' using process `\freq_divider.$proc$../design/module_freq_divider.v:15$127'.
  created $dff cell `$procdff$952' with positive edge clock.
Creating register for signal `\freq_divider.\clk_divider_counter' using process `\freq_divider.$proc$../design/module_freq_divider.v:15$127'.
  created $dff cell `$procdff$953' with positive edge clock.
Creating register for signal `\debouncer.\clean_signal' using process `\debouncer.$proc$../design/module_debouncer.v:11$122'.
  created $adff cell `$procdff$954' with positive edge clock and negative level reset.
Creating register for signal `\debouncer.\counter' using process `\debouncer.$proc$../design/module_debouncer.v:11$122'.
  created $adff cell `$procdff$955' with positive edge clock and negative level reset.
Creating register for signal `\debouncer.\noisy_signal_reg' using process `\debouncer.$proc$../design/module_debouncer.v:11$122'.
  created $adff cell `$procdff$956' with positive edge clock and negative level reset.
Creating register for signal `\col_shift_register.\col_shift_reg' using process `\col_shift_register.$proc$../design/module_col_shift_register.v:9$118'.
  created $dff cell `$procdff$957' with positive edge clock.
Creating register for signal `\col_shift_register.\column_index' using process `\col_shift_register.$proc$../design/module_col_shift_register.v:9$118'.
  created $dff cell `$procdff$958' with positive edge clock.
Creating register for signal `\module_7_segments.\contador_digitos' using process `\module_7_segments.$proc$../design/module_7_segments.v:37$5'.
  created $dff cell `$procdff$959' with positive edge clock.
Creating register for signal `\module_7_segments.\cuenta_salida' using process `\module_7_segments.$proc$../design/module_7_segments.v:19$1'.
  created $dff cell `$procdff$960' with positive edge clock.
Creating register for signal `\module_7_segments.\en_conmutador' using process `\module_7_segments.$proc$../design/module_7_segments.v:19$1'.
  created $dff cell `$procdff$961' with positive edge clock.

12.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

12.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `ALU.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$475'.
Removing empty process `DFFNCE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$472'.
Found and cleaned up 1 empty switch in `\DFFNCE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$471'.
Removing empty process `DFFNCE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$471'.
Removing empty process `DFFNC.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$470'.
Removing empty process `DFFNC.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$469'.
Removing empty process `DFFNPE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$468'.
Found and cleaned up 1 empty switch in `\DFFNPE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$467'.
Removing empty process `DFFNPE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$467'.
Removing empty process `DFFNP.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$466'.
Removing empty process `DFFNP.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$465'.
Removing empty process `DFFNRE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$464'.
Found and cleaned up 2 empty switches in `\DFFNRE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$463'.
Removing empty process `DFFNRE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$463'.
Removing empty process `DFFNR.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$462'.
Found and cleaned up 1 empty switch in `\DFFNR.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$461'.
Removing empty process `DFFNR.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$461'.
Removing empty process `DFFNSE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$460'.
Found and cleaned up 2 empty switches in `\DFFNSE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$459'.
Removing empty process `DFFNSE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$459'.
Removing empty process `DFFNS.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$458'.
Found and cleaned up 1 empty switch in `\DFFNS.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$457'.
Removing empty process `DFFNS.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$457'.
Removing empty process `DFFNE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$456'.
Found and cleaned up 1 empty switch in `\DFFNE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$455'.
Removing empty process `DFFNE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$455'.
Removing empty process `DFFN.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$454'.
Removing empty process `DFFN.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$453'.
Removing empty process `DFFCE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$452'.
Found and cleaned up 1 empty switch in `\DFFCE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$451'.
Removing empty process `DFFCE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$451'.
Removing empty process `DFFC.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$450'.
Removing empty process `DFFC.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$449'.
Removing empty process `DFFPE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$448'.
Found and cleaned up 1 empty switch in `\DFFPE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$447'.
Removing empty process `DFFPE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$447'.
Removing empty process `DFFP.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$446'.
Removing empty process `DFFP.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$445'.
Removing empty process `DFFRE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$444'.
Found and cleaned up 2 empty switches in `\DFFRE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$443'.
Removing empty process `DFFRE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$443'.
Removing empty process `DFFR.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$442'.
Found and cleaned up 1 empty switch in `\DFFR.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$441'.
Removing empty process `DFFR.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$441'.
Removing empty process `DFFSE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$440'.
Found and cleaned up 2 empty switches in `\DFFSE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$439'.
Removing empty process `DFFSE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$439'.
Removing empty process `DFFS.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$438'.
Found and cleaned up 1 empty switch in `\DFFS.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$437'.
Removing empty process `DFFS.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$437'.
Removing empty process `DFFE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$436'.
Found and cleaned up 1 empty switch in `\DFFE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$435'.
Removing empty process `DFFE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$435'.
Removing empty process `DFF.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$434'.
Removing empty process `DFF.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$433'.
Found and cleaned up 6 empty switches in `\row_scanner.$proc$../design/module_row_scanner.v:0$248'.
Removing empty process `row_scanner.$proc$../design/module_row_scanner.v:0$248'.
Found and cleaned up 6 empty switches in `\input_module.$proc$../design/module_input_control.v:18$147'.
Removing empty process `input_module.$proc$../design/module_input_control.v:18$147'.
Found and cleaned up 8 empty switches in `\output_control.$proc$../design/module_FSM_output_control.v:24$133'.
Removing empty process `output_control.$proc$../design/module_FSM_output_control.v:24$133'.
Removing empty process `freq_divider.$proc$../design/module_freq_divider.v:0$132'.
Found and cleaned up 2 empty switches in `\freq_divider.$proc$../design/module_freq_divider.v:15$127'.
Removing empty process `freq_divider.$proc$../design/module_freq_divider.v:15$127'.
Found and cleaned up 2 empty switches in `\debouncer.$proc$../design/module_debouncer.v:11$122'.
Removing empty process `debouncer.$proc$../design/module_debouncer.v:11$122'.
Found and cleaned up 2 empty switches in `\col_shift_register.$proc$../design/module_col_shift_register.v:9$118'.
Removing empty process `col_shift_register.$proc$../design/module_col_shift_register.v:9$118'.
Found and cleaned up 48 empty switches in `\bin_to_bcd.$proc$../design/module_bin_to_bcd.v:7$12'.
Removing empty process `bin_to_bcd.$proc$../design/module_bin_to_bcd.v:7$12'.
Found and cleaned up 1 empty switch in `\module_7_segments.$proc$../design/module_7_segments.v:81$10'.
Removing empty process `module_7_segments.$proc$../design/module_7_segments.v:81$10'.
Found and cleaned up 1 empty switch in `\module_7_segments.$proc$../design/module_7_segments.v:52$9'.
Removing empty process `module_7_segments.$proc$../design/module_7_segments.v:52$9'.
Found and cleaned up 2 empty switches in `\module_7_segments.$proc$../design/module_7_segments.v:37$5'.
Removing empty process `module_7_segments.$proc$../design/module_7_segments.v:37$5'.
Found and cleaned up 2 empty switches in `\module_7_segments.$proc$../design/module_7_segments.v:19$1'.
Removing empty process `module_7_segments.$proc$../design/module_7_segments.v:19$1'.
Cleaned up 98 empty switches.

12.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
Optimizing module row_scanner.
<suppressed ~1 debug messages>
Optimizing module input_module.
<suppressed ~6 debug messages>
Optimizing module output_control.
<suppressed ~5 debug messages>
Optimizing module freq_divider.
<suppressed ~2 debug messages>
Optimizing module debouncer.
Optimizing module col_shift_register.
<suppressed ~4 debug messages>
Optimizing module bin_to_bcd.
<suppressed ~30 debug messages>
Optimizing module module_7_segments.
<suppressed ~7 debug messages>

12.4. Executing FLATTEN pass (flatten design).
Deleting now unused module row_scanner.
Deleting now unused module input_module.
Deleting now unused module output_control.
Deleting now unused module freq_divider.
Deleting now unused module debouncer.
Deleting now unused module col_shift_register.
Deleting now unused module bin_to_bcd.
Deleting now unused module module_7_segments.
<suppressed ~11 debug messages>

12.5. Executing TRIBUF pass.

12.6. Executing DEMINOUT pass (demote inout ports to input or output).

12.7. Executing SYNTH pass.

12.7.1. Executing PROC pass (convert processes to netlists).

12.7.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

12.7.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

12.7.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

12.7.1.4. Executing PROC_INIT pass (extract init attributes).

12.7.1.5. Executing PROC_ARST pass (detect async resets in processes).

12.7.1.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

12.7.1.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

12.7.1.8. Executing PROC_DLATCH pass (convert process syncs to latches).

12.7.1.9. Executing PROC_DFF pass (convert process syncs to FFs).

12.7.1.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

12.7.1.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

12.7.1.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~114 debug messages>

12.7.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.7.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 80 unused cells and 457 unused wires.
<suppressed ~103 debug messages>

12.7.4. Executing CHECK pass (checking for obvious problems).
Checking module module_top...
Warning: Wire module_top.\ocontrol_inst.key_pressed is used but has no driver.
Found and reported 1 problems.

12.7.5. Executing OPT pass (performing simple optimizations).

12.7.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.7.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

12.7.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

12.7.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
    New ctrl vector for $pmux cell $flatten\display_inst.$procmux$886: { $flatten\display_inst.$procmux$890_CMP $auto$opt_reduce.cc:134:opt_pmux$963 }
    New ctrl vector for $pmux cell $flatten\ocontrol_inst.$procmux$680: { $flatten\ocontrol_inst.$procmux$679_CMP $flatten\ocontrol_inst.$procmux$676_CMP $flatten\ocontrol_inst.$procmux$681_CMP }
  Optimizing cells in module \module_top.
Performed a total of 2 changes.

12.7.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

12.7.5.6. Executing OPT_DFF pass (perform DFF optimizations).

12.7.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 13 unused wires.
<suppressed ~1 debug messages>

12.7.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.7.5.9. Rerunning OPT passes. (Maybe there is more to do..)

12.7.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

12.7.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

12.7.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

12.7.5.13. Executing OPT_DFF pass (perform DFF optimizations).

12.7.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

12.7.5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.7.5.16. Finished OPT passes. (There is nothing left to do.)

12.7.6. Executing FSM pass (extract and optimize FSM).

12.7.6.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking module_top.ocontrol_inst.next_state as FSM state register:
    Users of register don't seem to benefit from recoding.

12.7.6.2. Executing FSM_EXTRACT pass (extracting FSM from design).

12.7.6.3. Executing FSM_OPT pass (simple optimizations of FSMs).

12.7.6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

12.7.6.5. Executing FSM_OPT pass (simple optimizations of FSMs).

12.7.6.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

12.7.6.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

12.7.6.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

12.7.7. Executing OPT pass (performing simple optimizations).

12.7.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.7.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

12.7.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

12.7.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

12.7.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

12.7.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\registro_inst.$procdff$957 ($dff) from module module_top (D = $flatten\registro_inst.$procmux$736_Y, Q = \registro_inst.col_shift_reg, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$964 ($sdff) from module module_top (D = { \registro_inst.col_shift_reg [2:0] \registro_inst.col_shift_reg [3] }, Q = \registro_inst.col_shift_reg).
Adding EN signal on $flatten\ocontrol_inst.$procdff$950 ($adff) from module module_top (D = $flatten\ocontrol_inst.$0\count[1:0], Q = \ocontrol_inst.count).
Adding EN signal on $flatten\ocontrol_inst.$procdff$949 ($dff) from module module_top (D = $flatten\ocontrol_inst.$0\next_state[1:0], Q = \ocontrol_inst.next_state).
Adding EN signal on $flatten\ocontrol_inst.$procdff$944 ($dff) from module module_top (D = 1'1, Q = \ocontrol_inst.state_enableB).
Adding SRST signal on $flatten\divisor_inst.$procdff$953 ($dff) from module module_top (D = $flatten\divisor_inst.$add$../design/module_freq_divider.v:25$131_Y [24:0], Q = \divisor_inst.clk_divider_counter, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\divisor_inst.$procdff$952 ($dff) from module module_top (D = $flatten\divisor_inst.$procmux$711_Y, Q = \divisor_inst.slow_clk, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1000 ($sdff) from module module_top (D = $flatten\divisor_inst.$not$../design/module_freq_divider.v:22$130_Y, Q = \divisor_inst.slow_clk).
Adding SRST signal on $flatten\display_inst.$procdff$961 ($dff) from module module_top (D = $flatten\display_inst.$procmux$903_Y, Q = \display_inst.en_conmutador, rval = 1'0).
Adding SRST signal on $flatten\display_inst.$procdff$960 ($dff) from module module_top (D = $flatten\display_inst.$sub$../design/module_7_segments.v:30$4_Y, Q = \display_inst.cuenta_salida, rval = 15'110100101110111).
Adding SRST signal on $flatten\display_inst.$procdff$959 ($dff) from module module_top (D = $flatten\display_inst.$procmux$897_Y, Q = \display_inst.contador_digitos, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$1008 ($sdff) from module module_top (D = $flatten\display_inst.$add$../design/module_7_segments.v:43$8_Y, Q = \display_inst.contador_digitos).
Adding EN signal on $flatten\debouncer_loop[3].debounce_inst.$procdff$956 ($adff) from module module_top (D = \row_in [3], Q = \debouncer_loop[3].debounce_inst.noisy_signal_reg).
Adding EN signal on $flatten\debouncer_loop[3].debounce_inst.$procdff$955 ($adff) from module module_top (D = $flatten\debouncer_loop[3].debounce_inst.$0\counter[31:0], Q = \debouncer_loop[3].debounce_inst.counter).
Adding EN signal on $flatten\debouncer_loop[3].debounce_inst.$procdff$954 ($adff) from module module_top (D = \row_in [3], Q = \debouncer_loop[3].debounce_inst.clean_signal).
Adding EN signal on $flatten\debouncer_loop[2].debounce_inst.$procdff$956 ($adff) from module module_top (D = \row_in [2], Q = \debouncer_loop[2].debounce_inst.noisy_signal_reg).
Adding EN signal on $flatten\debouncer_loop[2].debounce_inst.$procdff$955 ($adff) from module module_top (D = $flatten\debouncer_loop[2].debounce_inst.$0\counter[31:0], Q = \debouncer_loop[2].debounce_inst.counter).
Adding EN signal on $flatten\debouncer_loop[2].debounce_inst.$procdff$954 ($adff) from module module_top (D = \row_in [2], Q = \debouncer_loop[2].debounce_inst.clean_signal).
Adding EN signal on $flatten\debouncer_loop[1].debounce_inst.$procdff$956 ($adff) from module module_top (D = \row_in [1], Q = \debouncer_loop[1].debounce_inst.noisy_signal_reg).
Adding EN signal on $flatten\debouncer_loop[1].debounce_inst.$procdff$955 ($adff) from module module_top (D = $flatten\debouncer_loop[1].debounce_inst.$0\counter[31:0], Q = \debouncer_loop[1].debounce_inst.counter).
Adding EN signal on $flatten\debouncer_loop[1].debounce_inst.$procdff$954 ($adff) from module module_top (D = \row_in [1], Q = \debouncer_loop[1].debounce_inst.clean_signal).
Adding EN signal on $flatten\debouncer_loop[0].debounce_inst.$procdff$956 ($adff) from module module_top (D = \row_in [0], Q = \debouncer_loop[0].debounce_inst.noisy_signal_reg).
Adding EN signal on $flatten\debouncer_loop[0].debounce_inst.$procdff$955 ($adff) from module module_top (D = $flatten\debouncer_loop[0].debounce_inst.$0\counter[31:0], Q = \debouncer_loop[0].debounce_inst.counter).
Adding EN signal on $flatten\debouncer_loop[0].debounce_inst.$procdff$954 ($adff) from module module_top (D = \row_in [0], Q = \debouncer_loop[0].debounce_inst.clean_signal).
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$992 ($dffe) from module module_top.

12.7.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 63 unused cells and 64 unused wires.
<suppressed ~69 debug messages>

12.7.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~4 debug messages>

12.7.7.9. Rerunning OPT passes. (Maybe there is more to do..)

12.7.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

12.7.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

12.7.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

12.7.7.13. Executing OPT_DFF pass (perform DFF optimizations).

12.7.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

12.7.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.7.7.16. Rerunning OPT passes. (Maybe there is more to do..)

12.7.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

12.7.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

12.7.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

12.7.7.20. Executing OPT_DFF pass (perform DFF optimizations).

12.7.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

12.7.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.7.7.23. Finished OPT passes. (There is nothing left to do.)

12.7.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port module_top.$flatten\display_inst.$auto$mem.cc:319:emit$524 ($flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522).
Removed top 10 bits (of 25) from port B of cell module_top.$flatten\divisor_inst.$eq$../design/module_freq_divider.v:21$129 ($eq).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\divisor_inst.$add$../design/module_freq_divider.v:25$131 ($add).
Removed top 7 bits (of 32) from port Y of cell module_top.$flatten\divisor_inst.$add$../design/module_freq_divider.v:25$131 ($add).
Removed top 1 bits (of 2) from port B of cell module_top.$flatten\display_inst.$procmux$889_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[0].debounce_inst.$add$../design/module_debouncer.v:25$126 ($add).
Removed top 17 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[0].debounce_inst.$lt$../design/module_debouncer.v:24$125 ($lt).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[1].debounce_inst.$add$../design/module_debouncer.v:25$126 ($add).
Removed top 17 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[1].debounce_inst.$lt$../design/module_debouncer.v:24$125 ($lt).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[2].debounce_inst.$add$../design/module_debouncer.v:25$126 ($add).
Removed top 17 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[2].debounce_inst.$lt$../design/module_debouncer.v:24$125 ($lt).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[3].debounce_inst.$add$../design/module_debouncer.v:25$126 ($add).
Removed top 17 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[3].debounce_inst.$lt$../design/module_debouncer.v:24$125 ($lt).
Removed top 7 bits (of 32) from wire module_top.$flatten\divisor_inst.$add$../design/module_freq_divider.v:25$131_Y.

12.7.9. Executing PEEPOPT pass (run peephole optimizers).

12.7.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

12.7.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module module_top:
  creating $macc model for $flatten\debouncer_loop[0].debounce_inst.$add$../design/module_debouncer.v:25$126 ($add).
  creating $macc model for $flatten\debouncer_loop[1].debounce_inst.$add$../design/module_debouncer.v:25$126 ($add).
  creating $macc model for $flatten\debouncer_loop[2].debounce_inst.$add$../design/module_debouncer.v:25$126 ($add).
  creating $macc model for $flatten\debouncer_loop[3].debounce_inst.$add$../design/module_debouncer.v:25$126 ($add).
  creating $macc model for $flatten\display_inst.$add$../design/module_7_segments.v:43$8 ($add).
  creating $macc model for $flatten\display_inst.$sub$../design/module_7_segments.v:30$4 ($sub).
  creating $macc model for $flatten\divisor_inst.$add$../design/module_freq_divider.v:25$131 ($add).
  creating $alu model for $macc $flatten\divisor_inst.$add$../design/module_freq_divider.v:25$131.
  creating $alu model for $macc $flatten\display_inst.$sub$../design/module_7_segments.v:30$4.
  creating $alu model for $macc $flatten\display_inst.$add$../design/module_7_segments.v:43$8.
  creating $alu model for $macc $flatten\debouncer_loop[3].debounce_inst.$add$../design/module_debouncer.v:25$126.
  creating $alu model for $macc $flatten\debouncer_loop[2].debounce_inst.$add$../design/module_debouncer.v:25$126.
  creating $alu model for $macc $flatten\debouncer_loop[1].debounce_inst.$add$../design/module_debouncer.v:25$126.
  creating $alu model for $macc $flatten\debouncer_loop[0].debounce_inst.$add$../design/module_debouncer.v:25$126.
  creating $alu model for $flatten\debouncer_loop[0].debounce_inst.$lt$../design/module_debouncer.v:24$125 ($lt): new $alu
  creating $alu model for $flatten\debouncer_loop[1].debounce_inst.$lt$../design/module_debouncer.v:24$125 ($lt): new $alu
  creating $alu model for $flatten\debouncer_loop[2].debounce_inst.$lt$../design/module_debouncer.v:24$125 ($lt): new $alu
  creating $alu model for $flatten\debouncer_loop[3].debounce_inst.$lt$../design/module_debouncer.v:24$125 ($lt): new $alu
  creating $alu cell for $flatten\debouncer_loop[3].debounce_inst.$lt$../design/module_debouncer.v:24$125: $auto$alumacc.cc:485:replace_alu$1059
  creating $alu cell for $flatten\debouncer_loop[2].debounce_inst.$lt$../design/module_debouncer.v:24$125: $auto$alumacc.cc:485:replace_alu$1070
  creating $alu cell for $flatten\debouncer_loop[1].debounce_inst.$lt$../design/module_debouncer.v:24$125: $auto$alumacc.cc:485:replace_alu$1081
  creating $alu cell for $flatten\debouncer_loop[0].debounce_inst.$lt$../design/module_debouncer.v:24$125: $auto$alumacc.cc:485:replace_alu$1092
  creating $alu cell for $flatten\debouncer_loop[0].debounce_inst.$add$../design/module_debouncer.v:25$126: $auto$alumacc.cc:485:replace_alu$1103
  creating $alu cell for $flatten\debouncer_loop[1].debounce_inst.$add$../design/module_debouncer.v:25$126: $auto$alumacc.cc:485:replace_alu$1106
  creating $alu cell for $flatten\debouncer_loop[2].debounce_inst.$add$../design/module_debouncer.v:25$126: $auto$alumacc.cc:485:replace_alu$1109
  creating $alu cell for $flatten\debouncer_loop[3].debounce_inst.$add$../design/module_debouncer.v:25$126: $auto$alumacc.cc:485:replace_alu$1112
  creating $alu cell for $flatten\display_inst.$add$../design/module_7_segments.v:43$8: $auto$alumacc.cc:485:replace_alu$1115
  creating $alu cell for $flatten\display_inst.$sub$../design/module_7_segments.v:30$4: $auto$alumacc.cc:485:replace_alu$1118
  creating $alu cell for $flatten\divisor_inst.$add$../design/module_freq_divider.v:25$131: $auto$alumacc.cc:485:replace_alu$1121
  created 11 $alu and 0 $macc cells.

12.7.12. Executing SHARE pass (SAT-based resource sharing).

12.7.13. Executing OPT pass (performing simple optimizations).

12.7.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~8 debug messages>

12.7.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

12.7.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

12.7.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

12.7.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

12.7.13.6. Executing OPT_DFF pass (perform DFF optimizations).

12.7.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

12.7.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.7.13.9. Rerunning OPT passes. (Maybe there is more to do..)

12.7.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

12.7.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

12.7.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

12.7.13.13. Executing OPT_DFF pass (perform DFF optimizations).

12.7.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

12.7.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.7.13.16. Finished OPT passes. (There is nothing left to do.)

12.7.14. Executing MEMORY pass.

12.7.14.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

12.7.14.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

12.7.14.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

12.7.14.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

12.7.14.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522'[0] in module `\module_top': no output FF found.
Checking read port address `$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522'[0] in module `\module_top': no address FF found.

12.7.14.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

12.7.14.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

12.7.14.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

12.7.14.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

12.7.14.10. Executing MEMORY_COLLECT pass (generating $mem cells).

12.7.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

12.8. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory module_top.$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522
<suppressed ~6 debug messages>

12.9. Executing TECHMAP pass (map to technology primitives).

12.9.1. Executing Verilog-2005 frontend: c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/lutrams_map.v
Parsing Verilog input from `c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_LUTRAM_'.
Successfully finished Verilog frontend.

12.9.2. Executing Verilog-2005 frontend: c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/brams_map.v
Parsing Verilog input from `c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_SP_'.
Generating RTLIL representation for module `\$__GOWIN_DP_'.
Generating RTLIL representation for module `\$__GOWIN_SDP_'.
Successfully finished Verilog frontend.

12.9.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

12.10. Executing OPT pass (performing simple optimizations).

12.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~10 debug messages>

12.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

12.10.3. Executing OPT_DFF pass (perform DFF optimizations).

12.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 1 unused cells and 7 unused wires.
<suppressed ~2 debug messages>

12.10.5. Finished fast OPT passes.

12.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522 in module \module_top:
  created 16 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.

12.12. Executing OPT pass (performing simple optimizations).

12.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~4 debug messages>

12.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

12.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

12.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][3][2]$1353:
      Old ports: A=7'0011001, B=7'0010010, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$a$1339
      New ports: A=2'01, B=2'10, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$a$1339 [1:0]
      New connections: $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$a$1339 [6:2] = { 3'001 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$a$1339 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][3][1]$1350:
      Old ports: A=7'0100100, B=7'0110000, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$b$1337
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$b$1337 [4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$b$1337 [2] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$b$1337 [6:5] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$b$1337 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$b$1337 [1:0] } = 5'01000
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][3][0]$1347:
      Old ports: A=7'1000000, B=7'1111001, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$a$1336
      New ports: A=1'0, B=1'1, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$a$1336 [0]
      New connections: $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$a$1336 [6:1] = { 1'1 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$a$1336 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$a$1336 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$a$1336 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][3][3]$1356:
      Old ports: A=7'0000010, B=7'1111000, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$b$1340
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$b$1340 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$b$1340 [1] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$b$1340 [6:4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$b$1340 [2] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$b$1340 [0] } = { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$b$1340 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$b$1340 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$b$1340 [3] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][3][4]$1359:
      Old ports: A=7'0000000, B=7'0010000, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][2]$a$1342
      New ports: A=1'0, B=1'1, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][2]$a$1342 [4]
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][2]$a$1342 [6:5] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][2]$a$1342 [3:0] } = 6'000000
    Consolidated identical input bits for $mux cell $flatten\display_inst.$procmux$886:
      Old ports: A=4'0001, B=4'0000, Y=\display_inst.digito_o
      New ports: A=1'1, B=1'0, Y=\display_inst.digito_o [0]
      New connections: \display_inst.digito_o [3:1] = 3'000
  Optimizing cells in module \module_top.
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][2]$1341:
      Old ports: A=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][2]$a$1342, B=7'1111111, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][1]$a$1333
      New ports: A={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][2]$a$1342 [4] 1'0 }, B=2'11, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][1]$a$1333 [4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][1]$a$1333 [0] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][1]$a$1333 [6:5] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][1]$a$1333 [3:1] } = { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][1]$a$1333 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][1]$a$1333 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][1]$a$1333 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][1]$a$1333 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][1]$a$1333 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$1338:
      Old ports: A=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$a$1339, B=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$b$1340, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][0]$b$1331
      New ports: A={ 2'01 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$a$1339 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$a$1339 [1:0] }, B={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$b$1340 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$b$1340 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$b$1340 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][1]$b$1340 [1] 1'0 }, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][0]$b$1331 [5:3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][0]$b$1331 [1:0] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][0]$b$1331 [6] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][0]$b$1331 [2] } = { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][0]$b$1331 [5] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$1335:
      Old ports: A=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$a$1336, B=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$b$1337, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][0]$a$1330
      New ports: A={ 1'1 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$a$1336 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$a$1336 [0] 1'0 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$a$1336 [0] }, B={ 2'01 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$b$1337 [4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][2][0]$b$1337 [2] 1'0 }, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][0]$a$1330 [6:4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][0]$a$1330 [2] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][0]$a$1330 [0] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][0]$a$1330 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][0]$a$1330 [1] } = { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][0]$a$1330 [0] 1'0 }
  Optimizing cells in module \module_top.
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][1]$1332:
      Old ports: A=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][1]$a$1333, B=7'1111111, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][0][0]$b$1328
      New ports: A={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][1]$a$1333 [4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][1][1]$a$1333 [0] }, B=2'11, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][0][0]$b$1328 [4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][0][0]$b$1328 [0] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][0][0]$b$1328 [6:5] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][0][0]$b$1328 [3:1] } = { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][0][0]$b$1328 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][0][0]$b$1328 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][0][0]$b$1328 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][0][0]$b$1328 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][0][0]$b$1328 [0] }
  Optimizing cells in module \module_top.
Performed a total of 10 changes.

12.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

12.12.6. Executing OPT_DFF pass (perform DFF optimizations).

12.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 23 unused wires.
<suppressed ~1 debug messages>

12.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~8 debug messages>

12.12.9. Rerunning OPT passes. (Maybe there is more to do..)

12.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\display_inst.$procmux$886.
    dead port 2/2 on $mux $flatten\display_inst.$procmux$886.
    dead port 1/2 on $mux $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][3][2]$1353.
    dead port 2/2 on $mux $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$522$rdmux[0][3][2]$1353.
Removed 4 multiplexer ports.
<suppressed ~6 debug messages>

12.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

12.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

12.12.13. Executing OPT_DFF pass (perform DFF optimizations).

12.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

12.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~1 debug messages>

12.12.16. Rerunning OPT passes. (Maybe there is more to do..)

12.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

12.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

12.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

12.12.20. Executing OPT_DFF pass (perform DFF optimizations).

12.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

12.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.12.23. Finished OPT passes. (There is nothing left to do.)

12.13. Executing TECHMAP pass (map to technology primitives).

12.13.1. Executing Verilog-2005 frontend: c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/techmap.v
Parsing Verilog input from `c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

12.13.2. Executing Verilog-2005 frontend: c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v
Parsing Verilog input from `c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_gw1n_alu'.
Successfully finished Verilog frontend.

12.13.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$67570b4127ce7524f360108b2bcb408862bad8c6\_80_gw1n_alu for cells of type $alu.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$675ee3ed071b156aa661bdfa838b7e469d095ac0\_80_gw1n_alu for cells of type $alu.
Using template $paramod$c6885379b74fbbf6906b35106e386e521d86cbb2\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~729 debug messages>

12.14. Executing OPT pass (performing simple optimizations).

12.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~650 debug messages>

12.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

12.14.3. Executing OPT_DFF pass (perform DFF optimizations).

12.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 6 unused cells and 561 unused wires.
<suppressed ~7 debug messages>

12.14.5. Finished fast OPT passes.

12.15. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port module_top.anodo_po using OBUF.
Mapping port module_top.catodo_po using OBUF.
Mapping port module_top.clk using IBUF.
Mapping port module_top.col_out using OBUF.
Mapping port module_top.row_in using IBUF.
Mapping port module_top.rst using IBUF.

12.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

12.17. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

12.18. Executing TECHMAP pass (map to technology primitives).

12.18.1. Executing Verilog-2005 frontend: c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v
Parsing Verilog input from `c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

12.18.2. Continuing TECHMAP pass.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
No more expansions possible.
<suppressed ~207 debug messages>

12.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

12.20. Executing SIMPLEMAP pass (map simple cells to gate primitives).

12.21. Executing ABC pass (technology mapping using ABC).

12.21.1. Extracting gate netlist of module `\module_top' to `<abc-temp-dir>/input.blif'..
Extracted 537 gates and 855 wires to a netlist network with 316 inputs and 300 outputs.

12.21.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

12.21.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      326
ABC RESULTS:        internal signals:      239
ABC RESULTS:           input signals:      316
ABC RESULTS:          output signals:      300
Removing temp directory.
Removed 0 unused cells and 1631 unused wires.

12.22. Executing TECHMAP pass (map to technology primitives).

12.22.1. Executing Verilog-2005 frontend: c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v
Parsing Verilog input from `c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

12.22.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$decd7d44aed8170c3826b15dbafe01496fe539f9\$lut for cells of type $lut.
Using template $paramod$3a456086f9aadd68ee04d4d7afbad8c702368bc8\$lut for cells of type $lut.
Using template $paramod$edb82a92dc3321d9bf2f2fccfe9e88bba258d607\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$7d2ffb1127b6d3bcd5c17f2724b343ab1bc3ea11\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$e510738b2afc01e30879cc84ca044e9e257741aa\$lut for cells of type $lut.
Using template $paramod$33e58adf67c6b686a154c9ce8ebbc4b04b8cabc5\$lut for cells of type $lut.
Using template $paramod$928430e4f050ad30a2bf5ee1542cb65ad4486e64\$lut for cells of type $lut.
Using template $paramod$fe2ccc9771c7f3621af3392ea69c0322e13310d4\$lut for cells of type $lut.
Using template $paramod$a2b4ddfa3906001b2ef9f2414d79c3048f2a3a6e\$lut for cells of type $lut.
Using template $paramod$bf0d0292861bdee659ef5cbc5e58b330ac5871f9\$lut for cells of type $lut.
Using template $paramod$6b75f99bc75ee7a6f0989ce030004465763c0452\$lut for cells of type $lut.
Using template $paramod$1fffd425e87119b8f68cc0366ae152d24c0ee715\$lut for cells of type $lut.
Using template $paramod$7690d29a43b3ff40d17e028e4aaa6d640f71b929\$lut for cells of type $lut.
Using template $paramod$61bc98ece8c76bffd4acdf40e5f231340cba90fc\$lut for cells of type $lut.
Using template $paramod$51a72b3c97628a3868b6745bc8baebb6552a1cd9\$lut for cells of type $lut.
Using template $paramod$c315fd171a22ad0b563d890e3adda172ea240769\$lut for cells of type $lut.
Using template $paramod$692927e279b3d5c42ee4aacb287247c0b34943ed\$lut for cells of type $lut.
Using template $paramod$9664483609d9e726df9697364de1aad825ad3979\$lut for cells of type $lut.
Using template $paramod$a8cb9dc6eccb911035b7155b3fa8bdcdb987b386\$lut for cells of type $lut.
Using template $paramod$bdbca9bb9941853cce5c2e083ac22384fcafb5f8\$lut for cells of type $lut.
Using template $paramod$16f4d5a320f8c31ec68e2957f4cfe520c3f549a4\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~1292 debug messages>

12.23. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in module_top.
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3461.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3461.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3461.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3461.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3461.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3461.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3461.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3461.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3461.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3461.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3617.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3618.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3618.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3461.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3616.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3619.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3469.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3469.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3616.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3461.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3618.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3617.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3480.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3461.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3469.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3461.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3461.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3619.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3616.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3617.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3441$auto$blifparse.cc:525:parse_blif$3619.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)

12.24. Executing SETUNDEF pass (replace undef values with defined constants).

12.25. Executing HILOMAP pass (mapping to constant drivers).
Removed 0 unused cells and 1788 unused wires.

12.26. Executing AUTONAME pass.
Renamed 16856 objects in module module_top (32 iterations).
<suppressed ~2258 debug messages>

12.27. Executing HIERARCHY pass (managing design hierarchy).

12.27.1. Analyzing design hierarchy..
Top module:  \module_top

12.27.2. Analyzing design hierarchy..
Top module:  \module_top
Removed 0 unused modules.

12.28. Printing statistics.

=== module_top ===

   Number of wires:                941
   Number of wire bits:           2001
   Number of public wires:         941
   Number of public wire bits:    2001
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1382
     ALU                           296
     DFFCE                         136
     DFFR                           31
     DFFRE                           6
     DFFS                           10
     DFFSE                           1
     GND                             1
     IBUF                            6
     LUT1                          425
     LUT2                          137
     LUT3                            2
     LUT4                           37
     MUX2_LUT5                     153
     MUX2_LUT6                      76
     MUX2_LUT7                      33
     MUX2_LUT8                      16
     OBUF                           15
     VCC                             1

12.29. Executing CHECK pass (checking for obvious problems).
Checking module module_top...
Found and reported 0 problems.

12.30. Executing JSON backend.

Warnings: 7 unique messages, 7 total
End of script. Logfile hash: 6b67ee654c
Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)
Time spent: 1% 22x opt_expr (0 sec), 1% 20x read_verilog (0 sec), ...
