
---------- Begin Simulation Statistics ----------
final_tick                                36990586000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 185085                       # Simulator instruction rate (inst/s)
host_mem_usage                                4482968                       # Number of bytes of host memory used
host_op_rate                                   368092                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   105.60                       # Real time elapsed on the host
host_tick_rate                              350298096                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    19544459                       # Number of instructions simulated
sim_ops                                      38869520                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.036991                       # Number of seconds simulated
sim_ticks                                 36990586000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               91                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              284                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             54                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              54                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    284                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    9544459                       # Number of instructions committed
system.cpu0.committedOps                     19953140                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              7.751216                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5398306                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2347457                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        33322                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1421890                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          533                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       35512548                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.129012                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    5079771                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          603                       # TLB misses on write requests
system.cpu0.numCycles                        73981167                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             650548      3.26%      3.26% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               15515427     77.76%     81.02% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  2146      0.01%     81.03% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                 153360      0.77%     81.80% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                23790      0.12%     81.92% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     81.92% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2096      0.01%     81.93% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     81.93% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     81.93% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     81.93% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     81.93% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     81.93% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                 23594      0.12%     82.05% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     82.05% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                 82023      0.41%     82.46% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                  6420      0.03%     82.49% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 89870      0.45%     82.94% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                84503      0.42%     83.36% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     83.36% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     83.36% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                5850      0.03%     83.39% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     83.39% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     83.39% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     83.39% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd             1555      0.01%     83.40% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     83.40% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     83.40% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt             7837      0.04%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult              82      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1807590      9.06%     92.50% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1299080      6.51%     99.01% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           147960      0.74%     99.75% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           49409      0.25%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                19953140                       # Class of committed instruction
system.cpu0.tickCycles                       38468619                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   91                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     80                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              7.398117                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3502162                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2501868                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        32907                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1828772                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1231                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       41494867                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.135170                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    3364182                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          240                       # TLB misses on write requests
system.cpu1.numCycles                        73981172                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                18916380                       # Class of committed instruction
system.cpu1.tickCycles                       32486305                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   39                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       217416                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        435856                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3717101                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          526                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7434267                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            526                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             164320                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        63541                       # Transaction distribution
system.membus.trans_dist::CleanEvict           153875                       # Transaction distribution
system.membus.trans_dist::ReadExReq             54120                       # Transaction distribution
system.membus.trans_dist::ReadExResp            54120                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        164320                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       654296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       654296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 654296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     18046784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     18046784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18046784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            218440                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  218440    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              218440                       # Request fanout histogram
system.membus.reqLayer4.occupancy           736339500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1182133000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  36990586000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4006500                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4006500                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4006500                       # number of overall hits
system.cpu0.icache.overall_hits::total        4006500                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1073112                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1073112                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1073112                       # number of overall misses
system.cpu0.icache.overall_misses::total      1073112                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  19417653500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  19417653500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  19417653500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  19417653500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      5079612                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      5079612                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      5079612                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      5079612                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.211259                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.211259                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.211259                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.211259                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 18094.712854                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 18094.712854                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 18094.712854                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 18094.712854                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1073096                       # number of writebacks
system.cpu0.icache.writebacks::total          1073096                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1073112                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1073112                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1073112                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1073112                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  18344541500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  18344541500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  18344541500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  18344541500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.211259                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.211259                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.211259                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.211259                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 17094.712854                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17094.712854                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 17094.712854                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17094.712854                       # average overall mshr miss latency
system.cpu0.icache.replacements               1073096                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4006500                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4006500                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1073112                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1073112                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  19417653500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  19417653500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      5079612                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      5079612                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.211259                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.211259                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 18094.712854                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 18094.712854                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1073112                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1073112                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  18344541500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  18344541500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.211259                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.211259                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 17094.712854                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17094.712854                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36990586000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999630                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            5079612                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1073112                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.733534                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999630                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         41710008                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        41710008                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36990586000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36990586000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36990586000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36990586000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36990586000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36990586000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3166777                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3166777                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3167697                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3167697                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       447022                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        447022                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       448156                       # number of overall misses
system.cpu0.dcache.overall_misses::total       448156                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  10929562500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10929562500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  10929562500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10929562500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3613799                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3613799                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3615853                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3615853                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.123699                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.123699                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.123942                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.123942                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24449.719477                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24449.719477                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24387.852667                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24387.852667                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       174627                       # number of writebacks
system.cpu0.dcache.writebacks::total           174627                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        75083                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        75083                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        75083                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        75083                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       371939                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       371939                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       372977                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       372977                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   8390030500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8390030500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   8444147500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8444147500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.102922                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.102922                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.103150                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.103150                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22557.544382                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22557.544382                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22639.861171                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22639.861171                       # average overall mshr miss latency
system.cpu0.dcache.replacements                372960                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1977758                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1977758                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       286637                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       286637                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   6422463500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6422463500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2264395                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2264395                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.126584                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.126584                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22406.261229                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22406.261229                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        12417                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12417                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       274220                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       274220                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   5844654000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5844654000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.121101                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.121101                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 21313.740792                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21313.740792                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1189019                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1189019                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       160385                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       160385                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   4507099000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4507099000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1349404                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1349404                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.118856                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.118856                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 28101.748917                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28101.748917                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        62666                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        62666                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        97719                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        97719                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2545376500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2545376500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.072416                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.072416                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26047.918010                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26047.918010                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          920                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          920                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         1134                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1134                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.552093                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.552093                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data     54117000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     54117000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 52135.838150                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 52135.838150                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36990586000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999654                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3540673                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           372976                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.493032                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999654                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         29299800                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        29299800                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36990586000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  36990586000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36990586000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1730325                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1730325                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1730325                       # number of overall hits
system.cpu1.icache.overall_hits::total        1730325                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1633804                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1633804                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1633804                       # number of overall misses
system.cpu1.icache.overall_misses::total      1633804                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  25614876500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  25614876500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  25614876500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  25614876500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3364129                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3364129                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3364129                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3364129                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.485654                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.485654                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.485654                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.485654                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 15678.059608                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15678.059608                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 15678.059608                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15678.059608                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1633788                       # number of writebacks
system.cpu1.icache.writebacks::total          1633788                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1633804                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1633804                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1633804                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1633804                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  23981072500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  23981072500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  23981072500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  23981072500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.485654                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.485654                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.485654                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.485654                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 14678.059608                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14678.059608                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 14678.059608                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14678.059608                       # average overall mshr miss latency
system.cpu1.icache.replacements               1633788                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1730325                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1730325                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1633804                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1633804                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  25614876500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  25614876500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3364129                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3364129                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.485654                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.485654                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 15678.059608                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15678.059608                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1633804                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1633804                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  23981072500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  23981072500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.485654                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.485654                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 14678.059608                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14678.059608                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36990586000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999613                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3364129                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1633804                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.059077                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999613                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999976                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28546836                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28546836                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36990586000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36990586000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36990586000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36990586000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36990586000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36990586000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3402042                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3402042                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3402042                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3402042                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       722644                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        722644                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       722644                       # number of overall misses
system.cpu1.dcache.overall_misses::total       722644                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  14274019000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14274019000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  14274019000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14274019000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      4124686                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4124686                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      4124686                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4124686                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.175200                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.175200                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.175200                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.175200                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 19752.490853                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 19752.490853                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 19752.490853                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 19752.490853                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       411360                       # number of writebacks
system.cpu1.dcache.writebacks::total           411360                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        85371                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85371                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        85371                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85371                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       637273                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       637273                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       637273                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       637273                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  11215683500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11215683500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  11215683500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11215683500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.154502                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.154502                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.154502                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.154502                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 17599.495820                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17599.495820                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17599.495820                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17599.495820                       # average overall mshr miss latency
system.cpu1.dcache.replacements                637257                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1963593                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1963593                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       466708                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       466708                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   7116658000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7116658000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2430301                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2430301                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.192037                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.192037                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 15248.630836                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15248.630836                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        18089                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        18089                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       448619                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       448619                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   6378456500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6378456500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.184594                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.184594                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 14217.981182                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14217.981182                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1438449                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1438449                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       255936                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       255936                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   7157361000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   7157361000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.151049                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.151049                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 27965.432764                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 27965.432764                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        67282                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        67282                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4837227000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4837227000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 25640.733830                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25640.733830                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36990586000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999638                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4039315                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           637273                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.338437                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999638                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999977                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         33634761                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        33634761                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36990586000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  36990586000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36990586000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1004366                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              320268                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1580548                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              593544                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3498726                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1004366                       # number of overall hits
system.l2.overall_hits::.cpu0.data             320268                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1580548                       # number of overall hits
system.l2.overall_hits::.cpu1.data             593544                       # number of overall hits
system.l2.overall_hits::total                 3498726                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             68746                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             52709                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             53256                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             43729                       # number of demand (read+write) misses
system.l2.demand_misses::total                 218440                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            68746                       # number of overall misses
system.l2.overall_misses::.cpu0.data            52709                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            53256                       # number of overall misses
system.l2.overall_misses::.cpu1.data            43729                       # number of overall misses
system.l2.overall_misses::total                218440                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5840775500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   4435018500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   4759985000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   3704673500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18740452500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5840775500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   4435018500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   4759985000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   3704673500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18740452500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1073112                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          372977                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1633804                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          637273                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3717166                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1073112                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         372977                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1633804                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         637273                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3717166                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.064062                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.141320                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.032596                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.068619                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.058765                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.064062                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.141320                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.032596                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.068619                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.058765                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84961.677770                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84141.579237                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89379.318762                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84718.916508                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85792.219832                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84961.677770                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84141.579237                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89379.318762                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84718.916508                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85792.219832                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               63541                       # number of writebacks
system.l2.writebacks::total                     63541                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst        68746                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        52709                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        53256                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        43729                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            218440                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        68746                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        52709                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        53256                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        43729                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           218440                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5153315500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   3907928500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   4227425000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   3267383500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16556052500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5153315500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   3907928500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   4227425000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   3267383500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16556052500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.064062                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.141320                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.032596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.068619                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.058765                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.064062                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.141320                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.032596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.068619                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.058765                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74961.677770                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74141.579237                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79379.318762                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 74718.916508                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75792.219832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74961.677770                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74141.579237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79379.318762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 74718.916508                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75792.219832                       # average overall mshr miss latency
system.l2.replacements                         217742                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       585987                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           585987                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       585987                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       585987                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2706884                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2706884                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2706884                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2706884                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          200                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           200                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            77655                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           154629                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                232284                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          20095                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          34025                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               54120                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1548944000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2907676500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4456620500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        97750                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286404                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.205575                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.180357                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.188964                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 77081.064942                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85457.060985                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82347.015891                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        20095                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        34025                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          54120                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1347994000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2567426500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3915420500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.205575                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.180357                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.188964                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 67081.064942                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 75457.060985                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72347.015891                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1004366                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1580548                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2584914                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        68746                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        53256                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           122002                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5840775500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   4759985000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10600760500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1073112                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1633804                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2706916                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.064062                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.032596                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.045070                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84961.677770                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89379.318762                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86890.055081                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        68746                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        53256                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       122002                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5153315500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   4227425000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9380740500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.064062                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.032596                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.045070                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74961.677770                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79379.318762                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76890.055081                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       242613                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       438915                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            681528                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        32614                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         9704                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           42318                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   2886074500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    796997000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3683071500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       275227                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       448619                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        723846                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.118499                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.021631                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.058463                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 88491.889986                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 82130.770816                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87033.212817                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        32614                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         9704                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        42318                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   2559934500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    699957000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3259891500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.118499                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.021631                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.058463                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 78491.889986                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 72130.770816                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77033.212817                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  36990586000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.408941                       # Cycle average of tags in use
system.l2.tags.total_refs                     7434067                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    218766                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     33.981821                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.968472                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      265.667241                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      248.600691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      162.189597                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      342.982940                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.259441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.242774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.158388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.334944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999423                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          391                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          248                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          222                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  59692902                       # Number of tag accesses
system.l2.tags.data_accesses                 59692902                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36990586000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst       4399744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       3373376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       3408384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2798656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13980160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4399744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      3408384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7808128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4066624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4066624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          68746                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          52709                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          53256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          43729                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              218440                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        63541                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              63541                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        118942263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         91195527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         92141930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         75658601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             377938322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    118942263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     92141930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        211084193                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      109936728                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            109936728                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      109936728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       118942263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        91195527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        92141930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        75658601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            487875050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     61931.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     68746.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     48731.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     53256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     42903.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000428973250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3757                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3757                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              491810                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              58205                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      218440                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      63541                       # Number of write requests accepted
system.mem_ctrls.readBursts                    218440                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    63541                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4804                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1610                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             21694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             20629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            31200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3416                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3604857000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1068180000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7610532000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16873.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35623.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   106103                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   47971                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 49.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                218440                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                63541                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  175853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   32986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       121454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    145.185898                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   108.606213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   152.923891                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        64714     53.28%     53.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        38712     31.87%     85.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9722      8.00%     93.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3540      2.91%     96.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1729      1.42%     97.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          898      0.74%     98.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          525      0.43%     98.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          262      0.22%     98.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1352      1.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       121454                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3757                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.844024                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     49.113741                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     33.008505                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           2325     61.88%     61.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         1371     36.49%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           49      1.30%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            8      0.21%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3757                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3757                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.475912                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.452963                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.892381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2881     76.68%     76.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               68      1.81%     78.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              715     19.03%     97.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               82      2.18%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3757                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13672704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  307456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3961600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13980160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4066624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       369.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       107.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    377.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    109.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   36990482000                       # Total gap between requests
system.mem_ctrls.avgGap                     131180.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4399744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      3118784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      3408384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2745792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3961600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 118942262.769235402346                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 84312911.398592069745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 92141930.381962597370                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 74229480.981999039650                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 107097519.352626636624                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        68746                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        52709                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        53256                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        43729                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        63541                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2325793500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1774281500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   2035480750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1474976250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 894229365500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33831.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     33661.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38220.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     33729.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14073265.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    55.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            392885640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            208808490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           694236480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          165186900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2919540000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15765143790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        928474560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        21074275860                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        569.719978                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2274165000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1235000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  33481421000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            474353040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            252109440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           831124560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          157931100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2919540000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15945696990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        776429760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        21357184890                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        577.368114                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1880480750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1235000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  33875105250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  36990586000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           3430761                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       649528                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2706884                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          578431                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286404                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286404                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2706916                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       723846                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3219320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1118913                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4901396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1911803                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11151432                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    137357312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     35046592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    209125888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     67112512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              448642304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          217742                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4066624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3934908                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000134                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011561                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3934382     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    526      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3934908                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7010004500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             19.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         956511284                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        2451603201                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             6.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         560500918                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1611199923                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  36990586000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
