{"vcs1":{"timestamp_begin":1760775307.394017642, "rt":1.02, "ut":0.47, "st":0.17}}
{"vcselab":{"timestamp_begin":1760775308.478946016, "rt":0.74, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1760775309.278040937, "rt":0.18, "ut":0.08, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1760775306.968296485}
{"VCS_COMP_START_TIME": 1760775306.968296485}
{"VCS_COMP_END_TIME": 1760775310.397202149}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./sim +define+prog0 +define+CYCLE=1.1 +define+MAX=300000 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./sim/prog0 +rdcycle=1 +notimingcheck"}
{"vcs1": {"peak_mem": 371912}}
{"vcselab": {"peak_mem": 246304}}
