INFO: [VRFC 10-163] Analyzing VHDL file "E:/VUT/4 Semester/DE1/Digital-electronics-1/labs/7.ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_jk_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_jk_ff_rst'
