Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 11 13:36:19 2023
| Host         : PTO1001 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (110)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (244)
5. checking no_input_delay (2)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (110)
--------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: PS2CLK (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: divball/enciende_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: divbar/enciende_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: hsyncb_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (244)
--------------------------------------------------
 There are 244 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.343        0.000                      0                   72        0.278        0.000                      0                   72        4.500        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.343        0.000                      0                   72        0.278        0.000                      0                   72        4.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 hcnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.731ns  (logic 2.507ns (43.745%)  route 3.224ns (56.255%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.627     5.148    clkFPGA_IBUF_BUFG
    SLICE_X2Y52          FDCE                                         r  hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDCE (Prop_fdce_C_Q)         0.518     5.666 f  hcnt_reg[8]/Q
                         net (fo=19, routed)          2.048     7.714    hcnt_reg[8]
    SLICE_X0Y47          LUT2 (Prop_lut2_I1_O)        0.124     7.838 r  hcnt[0]_i_14/O
                         net (fo=1, routed)           0.000     7.838    hcnt[0]_i_14_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.239 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.239    hcnt_reg[0]_i_7_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.510 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          1.176     9.686    ltOp
    SLICE_X2Y50          LUT2 (Prop_lut2_I0_O)        0.373    10.059 r  hcnt[0]_i_4/O
                         net (fo=1, routed)           0.000    10.059    hcnt[0]_i_4_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.439 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.439    hcnt_reg[0]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.556 r  hcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.556    hcnt_reg[4]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.879 r  hcnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.879    hcnt_reg[8]_i_1_n_6
    SLICE_X2Y52          FDCE                                         r  hcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.510    14.851    clkFPGA_IBUF_BUFG
    SLICE_X2Y52          FDCE                                         r  hcnt_reg[9]/C
                         clock pessimism              0.297    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X2Y52          FDCE (Setup_fdce_C_D)        0.109    15.222    hcnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                         -10.879    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.351ns  (required time - arrival time)
  Source:                 hcnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 2.499ns (43.667%)  route 3.224ns (56.333%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.627     5.148    clkFPGA_IBUF_BUFG
    SLICE_X2Y52          FDCE                                         r  hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDCE (Prop_fdce_C_Q)         0.518     5.666 f  hcnt_reg[8]/Q
                         net (fo=19, routed)          2.048     7.714    hcnt_reg[8]
    SLICE_X0Y47          LUT2 (Prop_lut2_I1_O)        0.124     7.838 r  hcnt[0]_i_14/O
                         net (fo=1, routed)           0.000     7.838    hcnt[0]_i_14_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.239 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.239    hcnt_reg[0]_i_7_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.510 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          1.176     9.686    ltOp
    SLICE_X2Y50          LUT2 (Prop_lut2_I0_O)        0.373    10.059 r  hcnt[0]_i_4/O
                         net (fo=1, routed)           0.000    10.059    hcnt[0]_i_4_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.439 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.439    hcnt_reg[0]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.556 r  hcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.556    hcnt_reg[4]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.871 r  hcnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.871    hcnt_reg[8]_i_1_n_4
    SLICE_X2Y52          FDCE                                         r  hcnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.510    14.851    clkFPGA_IBUF_BUFG
    SLICE_X2Y52          FDCE                                         r  hcnt_reg[11]/C
                         clock pessimism              0.297    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X2Y52          FDCE (Setup_fdce_C_D)        0.109    15.222    hcnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                         -10.871    
  -------------------------------------------------------------------
                         slack                                  4.351    

Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 hcnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 2.423ns (42.908%)  route 3.224ns (57.092%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.627     5.148    clkFPGA_IBUF_BUFG
    SLICE_X2Y52          FDCE                                         r  hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDCE (Prop_fdce_C_Q)         0.518     5.666 f  hcnt_reg[8]/Q
                         net (fo=19, routed)          2.048     7.714    hcnt_reg[8]
    SLICE_X0Y47          LUT2 (Prop_lut2_I1_O)        0.124     7.838 r  hcnt[0]_i_14/O
                         net (fo=1, routed)           0.000     7.838    hcnt[0]_i_14_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.239 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.239    hcnt_reg[0]_i_7_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.510 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          1.176     9.686    ltOp
    SLICE_X2Y50          LUT2 (Prop_lut2_I0_O)        0.373    10.059 r  hcnt[0]_i_4/O
                         net (fo=1, routed)           0.000    10.059    hcnt[0]_i_4_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.439 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.439    hcnt_reg[0]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.556 r  hcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.556    hcnt_reg[4]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.795 r  hcnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.795    hcnt_reg[8]_i_1_n_5
    SLICE_X2Y52          FDCE                                         r  hcnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.510    14.851    clkFPGA_IBUF_BUFG
    SLICE_X2Y52          FDCE                                         r  hcnt_reg[10]/C
                         clock pessimism              0.297    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X2Y52          FDCE (Setup_fdce_C_D)        0.109    15.222    hcnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                         -10.795    
  -------------------------------------------------------------------
                         slack                                  4.427    

Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 hcnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 2.390ns (42.573%)  route 3.224ns (57.427%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.627     5.148    clkFPGA_IBUF_BUFG
    SLICE_X2Y52          FDCE                                         r  hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDCE (Prop_fdce_C_Q)         0.518     5.666 f  hcnt_reg[8]/Q
                         net (fo=19, routed)          2.048     7.714    hcnt_reg[8]
    SLICE_X0Y47          LUT2 (Prop_lut2_I1_O)        0.124     7.838 r  hcnt[0]_i_14/O
                         net (fo=1, routed)           0.000     7.838    hcnt[0]_i_14_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.239 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.239    hcnt_reg[0]_i_7_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.510 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          1.176     9.686    ltOp
    SLICE_X2Y50          LUT2 (Prop_lut2_I0_O)        0.373    10.059 r  hcnt[0]_i_4/O
                         net (fo=1, routed)           0.000    10.059    hcnt[0]_i_4_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.439 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.439    hcnt_reg[0]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.762 r  hcnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.762    hcnt_reg[4]_i_1_n_6
    SLICE_X2Y51          FDCE                                         r  hcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.510    14.851    clkFPGA_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  hcnt_reg[5]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y51          FDCE (Setup_fdce_C_D)        0.109    15.197    hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -10.762    
  -------------------------------------------------------------------
                         slack                                  4.435    

Slack (MET) :             4.443ns  (required time - arrival time)
  Source:                 hcnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.606ns  (logic 2.382ns (42.491%)  route 3.224ns (57.509%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.627     5.148    clkFPGA_IBUF_BUFG
    SLICE_X2Y52          FDCE                                         r  hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDCE (Prop_fdce_C_Q)         0.518     5.666 f  hcnt_reg[8]/Q
                         net (fo=19, routed)          2.048     7.714    hcnt_reg[8]
    SLICE_X0Y47          LUT2 (Prop_lut2_I1_O)        0.124     7.838 r  hcnt[0]_i_14/O
                         net (fo=1, routed)           0.000     7.838    hcnt[0]_i_14_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.239 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.239    hcnt_reg[0]_i_7_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.510 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          1.176     9.686    ltOp
    SLICE_X2Y50          LUT2 (Prop_lut2_I0_O)        0.373    10.059 r  hcnt[0]_i_4/O
                         net (fo=1, routed)           0.000    10.059    hcnt[0]_i_4_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.439 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.439    hcnt_reg[0]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.754 r  hcnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.754    hcnt_reg[4]_i_1_n_4
    SLICE_X2Y51          FDCE                                         r  hcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.510    14.851    clkFPGA_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  hcnt_reg[7]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y51          FDCE (Setup_fdce_C_D)        0.109    15.197    hcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                  4.443    

Slack (MET) :             4.447ns  (required time - arrival time)
  Source:                 hcnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.627ns  (logic 2.403ns (42.706%)  route 3.224ns (57.294%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.627     5.148    clkFPGA_IBUF_BUFG
    SLICE_X2Y52          FDCE                                         r  hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDCE (Prop_fdce_C_Q)         0.518     5.666 f  hcnt_reg[8]/Q
                         net (fo=19, routed)          2.048     7.714    hcnt_reg[8]
    SLICE_X0Y47          LUT2 (Prop_lut2_I1_O)        0.124     7.838 r  hcnt[0]_i_14/O
                         net (fo=1, routed)           0.000     7.838    hcnt[0]_i_14_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.239 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.239    hcnt_reg[0]_i_7_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.510 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          1.176     9.686    ltOp
    SLICE_X2Y50          LUT2 (Prop_lut2_I0_O)        0.373    10.059 r  hcnt[0]_i_4/O
                         net (fo=1, routed)           0.000    10.059    hcnt[0]_i_4_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.439 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.439    hcnt_reg[0]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.556 r  hcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.556    hcnt_reg[4]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.775 r  hcnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.775    hcnt_reg[8]_i_1_n_7
    SLICE_X2Y52          FDCE                                         r  hcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.510    14.851    clkFPGA_IBUF_BUFG
    SLICE_X2Y52          FDCE                                         r  hcnt_reg[8]/C
                         clock pessimism              0.297    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X2Y52          FDCE (Setup_fdce_C_D)        0.109    15.222    hcnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                         -10.775    
  -------------------------------------------------------------------
                         slack                                  4.447    

Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 hcnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.530ns  (logic 2.306ns (41.701%)  route 3.224ns (58.299%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.627     5.148    clkFPGA_IBUF_BUFG
    SLICE_X2Y52          FDCE                                         r  hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDCE (Prop_fdce_C_Q)         0.518     5.666 f  hcnt_reg[8]/Q
                         net (fo=19, routed)          2.048     7.714    hcnt_reg[8]
    SLICE_X0Y47          LUT2 (Prop_lut2_I1_O)        0.124     7.838 r  hcnt[0]_i_14/O
                         net (fo=1, routed)           0.000     7.838    hcnt[0]_i_14_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.239 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.239    hcnt_reg[0]_i_7_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.510 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          1.176     9.686    ltOp
    SLICE_X2Y50          LUT2 (Prop_lut2_I0_O)        0.373    10.059 r  hcnt[0]_i_4/O
                         net (fo=1, routed)           0.000    10.059    hcnt[0]_i_4_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.439 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.439    hcnt_reg[0]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.678 r  hcnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.678    hcnt_reg[4]_i_1_n_5
    SLICE_X2Y51          FDCE                                         r  hcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.510    14.851    clkFPGA_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  hcnt_reg[6]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y51          FDCE (Setup_fdce_C_D)        0.109    15.197    hcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  4.519    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 hcnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.510ns  (logic 2.286ns (41.489%)  route 3.224ns (58.511%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.627     5.148    clkFPGA_IBUF_BUFG
    SLICE_X2Y52          FDCE                                         r  hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDCE (Prop_fdce_C_Q)         0.518     5.666 f  hcnt_reg[8]/Q
                         net (fo=19, routed)          2.048     7.714    hcnt_reg[8]
    SLICE_X0Y47          LUT2 (Prop_lut2_I1_O)        0.124     7.838 r  hcnt[0]_i_14/O
                         net (fo=1, routed)           0.000     7.838    hcnt[0]_i_14_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.239 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.239    hcnt_reg[0]_i_7_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.510 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          1.176     9.686    ltOp
    SLICE_X2Y50          LUT2 (Prop_lut2_I0_O)        0.373    10.059 r  hcnt[0]_i_4/O
                         net (fo=1, routed)           0.000    10.059    hcnt[0]_i_4_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.439 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.439    hcnt_reg[0]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.658 r  hcnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.658    hcnt_reg[4]_i_1_n_7
    SLICE_X2Y51          FDCE                                         r  hcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.510    14.851    clkFPGA_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  hcnt_reg[4]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y51          FDCE (Setup_fdce_C_D)        0.109    15.197    hcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -10.658    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.701ns  (required time - arrival time)
  Source:                 hcnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.348ns  (logic 2.330ns (43.568%)  route 3.018ns (56.432%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.627     5.148    clkFPGA_IBUF_BUFG
    SLICE_X2Y52          FDCE                                         r  hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDCE (Prop_fdce_C_Q)         0.518     5.666 f  hcnt_reg[8]/Q
                         net (fo=19, routed)          2.048     7.714    hcnt_reg[8]
    SLICE_X0Y47          LUT2 (Prop_lut2_I1_O)        0.124     7.838 r  hcnt[0]_i_14/O
                         net (fo=1, routed)           0.000     7.838    hcnt[0]_i_14_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.239 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.239    hcnt_reg[0]_i_7_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.510 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          0.970     9.480    ltOp
    SLICE_X2Y50          LUT2 (Prop_lut2_I0_O)        0.373     9.853 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.853    hcnt[0]_i_5_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.496 r  hcnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.496    hcnt_reg[0]_i_1_n_4
    SLICE_X2Y50          FDCE                                         r  hcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.510    14.851    clkFPGA_IBUF_BUFG
    SLICE_X2Y50          FDCE                                         r  hcnt_reg[3]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y50          FDCE (Setup_fdce_C_D)        0.109    15.197    hcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -10.496    
  -------------------------------------------------------------------
                         slack                                  4.701    

Slack (MET) :             4.766ns  (required time - arrival time)
  Source:                 hcnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 2.265ns (42.874%)  route 3.018ns (57.126%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.627     5.148    clkFPGA_IBUF_BUFG
    SLICE_X2Y52          FDCE                                         r  hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDCE (Prop_fdce_C_Q)         0.518     5.666 f  hcnt_reg[8]/Q
                         net (fo=19, routed)          2.048     7.714    hcnt_reg[8]
    SLICE_X0Y47          LUT2 (Prop_lut2_I1_O)        0.124     7.838 r  hcnt[0]_i_14/O
                         net (fo=1, routed)           0.000     7.838    hcnt[0]_i_14_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.239 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.239    hcnt_reg[0]_i_7_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.510 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          0.970     9.480    ltOp
    SLICE_X2Y50          LUT2 (Prop_lut2_I0_O)        0.373     9.853 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.853    hcnt[0]_i_5_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.431 r  hcnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.431    hcnt_reg[0]_i_1_n_5
    SLICE_X2Y50          FDCE                                         r  hcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.510    14.851    clkFPGA_IBUF_BUFG
    SLICE_X2Y50          FDCE                                         r  hcnt_reg[2]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y50          FDCE (Setup_fdce_C_D)        0.109    15.197    hcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -10.431    
  -------------------------------------------------------------------
                         slack                                  4.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 hcnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.495%)  route 0.138ns (33.505%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.594     1.477    clkFPGA_IBUF_BUFG
    SLICE_X2Y50          FDCE                                         r  hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  hcnt_reg[2]/Q
                         net (fo=21, routed)          0.138     1.779    hcnt_reg[2]
    SLICE_X2Y50          LUT2 (Prop_lut2_I1_O)        0.045     1.824 r  hcnt[0]_i_4/O
                         net (fo=1, routed)           0.000     1.824    hcnt[0]_i_4_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.889 r  hcnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    hcnt_reg[0]_i_1_n_5
    SLICE_X2Y50          FDCE                                         r  hcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.864     1.992    clkFPGA_IBUF_BUFG
    SLICE_X2Y50          FDCE                                         r  hcnt_reg[2]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.134     1.611    hcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 divball/enciende_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divball/enciende_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.563     1.446    divball/clkFPGA_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  divball/enciende_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  divball/enciende_reg/Q
                         net (fo=2, routed)           0.185     1.772    divball/ballclk
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.817 r  divball/enciende_i_1/O
                         net (fo=1, routed)           0.000     1.817    divball/enciende_i_1_n_0
    SLICE_X36Y46         FDCE                                         r  divball/enciende_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.832     1.959    divball/clkFPGA_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  divball/enciende_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDCE (Hold_fdce_C_D)         0.091     1.537    divball/enciende_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 hcnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.594     1.477    clkFPGA_IBUF_BUFG
    SLICE_X2Y52          FDCE                                         r  hcnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  hcnt_reg[11]/Q
                         net (fo=22, routed)          0.149     1.790    hcnt_reg[11]
    SLICE_X2Y52          LUT2 (Prop_lut2_I1_O)        0.045     1.835 r  hcnt[8]_i_2/O
                         net (fo=1, routed)           0.000     1.835    hcnt[8]_i_2_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.899 r  hcnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.899    hcnt_reg[8]_i_1_n_4
    SLICE_X2Y52          FDCE                                         r  hcnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.864     1.992    clkFPGA_IBUF_BUFG
    SLICE_X2Y52          FDCE                                         r  hcnt_reg[11]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y52          FDCE (Hold_fdce_C_D)         0.134     1.611    hcnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 hcnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.594     1.477    clkFPGA_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  hcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  hcnt_reg[7]/Q
                         net (fo=22, routed)          0.149     1.790    hcnt_reg[7]
    SLICE_X2Y51          LUT2 (Prop_lut2_I1_O)        0.045     1.835 r  hcnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.835    hcnt[4]_i_2_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.899 r  hcnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.899    hcnt_reg[4]_i_1_n_4
    SLICE_X2Y51          FDCE                                         r  hcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.864     1.992    clkFPGA_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  hcnt_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y51          FDCE (Hold_fdce_C_D)         0.134     1.611    hcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 hcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.273ns (62.999%)  route 0.160ns (37.001%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.594     1.477    clkFPGA_IBUF_BUFG
    SLICE_X2Y50          FDCE                                         r  hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  hcnt_reg[3]/Q
                         net (fo=21, routed)          0.160     1.802    hcnt_reg[3]
    SLICE_X2Y50          LUT2 (Prop_lut2_I1_O)        0.045     1.847 r  hcnt[0]_i_3/O
                         net (fo=1, routed)           0.000     1.847    hcnt[0]_i_3_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.911 r  hcnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.911    hcnt_reg[0]_i_1_n_4
    SLICE_X2Y50          FDCE                                         r  hcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.864     1.992    clkFPGA_IBUF_BUFG
    SLICE_X2Y50          FDCE                                         r  hcnt_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.134     1.611    hcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 divball/cuenta_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divball/cuenta_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.563     1.446    divball/clkFPGA_IBUF_BUFG
    SLICE_X37Y44         FDCE                                         r  divball/cuenta_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  divball/cuenta_reg[11]/Q
                         net (fo=2, routed)           0.169     1.756    divball/cuenta_reg[11]
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.045     1.801 r  divball/cuenta[8]_i_2/O
                         net (fo=1, routed)           0.000     1.801    divball/cuenta[8]_i_2_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.864 r  divball/cuenta_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    divball/cuenta_reg[8]_i_1_n_4
    SLICE_X37Y44         FDCE                                         r  divball/cuenta_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.832     1.959    divball/clkFPGA_IBUF_BUFG
    SLICE_X37Y44         FDCE                                         r  divball/cuenta_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y44         FDCE (Hold_fdce_C_D)         0.105     1.551    divball/cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 divball/cuenta_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divball/cuenta_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.563     1.446    divball/clkFPGA_IBUF_BUFG
    SLICE_X37Y45         FDCE                                         r  divball/cuenta_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  divball/cuenta_reg[15]/Q
                         net (fo=2, routed)           0.169     1.756    divball/cuenta_reg[15]
    SLICE_X37Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.801 r  divball/cuenta[12]_i_2/O
                         net (fo=1, routed)           0.000     1.801    divball/cuenta[12]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.864 r  divball/cuenta_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    divball/cuenta_reg[12]_i_1_n_4
    SLICE_X37Y45         FDCE                                         r  divball/cuenta_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.832     1.959    divball/clkFPGA_IBUF_BUFG
    SLICE_X37Y45         FDCE                                         r  divball/cuenta_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y45         FDCE (Hold_fdce_C_D)         0.105     1.551    divball/cuenta_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 divball/cuenta_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divball/cuenta_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.563     1.446    divball/clkFPGA_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  divball/cuenta_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  divball/cuenta_reg[19]/Q
                         net (fo=2, routed)           0.169     1.756    divball/cuenta_reg[19]
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.801 r  divball/cuenta[16]_i_2/O
                         net (fo=1, routed)           0.000     1.801    divball/cuenta[16]_i_2_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.864 r  divball/cuenta_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    divball/cuenta_reg[16]_i_1_n_4
    SLICE_X37Y46         FDCE                                         r  divball/cuenta_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.832     1.959    divball/clkFPGA_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  divball/cuenta_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDCE (Hold_fdce_C_D)         0.105     1.551    divball/cuenta_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 divball/cuenta_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divball/cuenta_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.564     1.447    divball/clkFPGA_IBUF_BUFG
    SLICE_X37Y48         FDCE                                         r  divball/cuenta_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  divball/cuenta_reg[27]/Q
                         net (fo=2, routed)           0.169     1.757    divball/cuenta_reg[27]
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.802 r  divball/cuenta[24]_i_2/O
                         net (fo=1, routed)           0.000     1.802    divball/cuenta[24]_i_2_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.865 r  divball/cuenta_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    divball/cuenta_reg[24]_i_1_n_4
    SLICE_X37Y48         FDCE                                         r  divball/cuenta_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.833     1.960    divball/clkFPGA_IBUF_BUFG
    SLICE_X37Y48         FDCE                                         r  divball/cuenta_reg[27]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X37Y48         FDCE (Hold_fdce_C_D)         0.105     1.552    divball/cuenta_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 divball/cuenta_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divball/cuenta_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.562     1.445    divball/clkFPGA_IBUF_BUFG
    SLICE_X37Y42         FDCE                                         r  divball/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  divball/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.169     1.755    divball/cuenta_reg[3]
    SLICE_X37Y42         LUT2 (Prop_lut2_I0_O)        0.045     1.800 r  divball/cuenta[0]_i_3/O
                         net (fo=1, routed)           0.000     1.800    divball/cuenta[0]_i_3_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.863 r  divball/cuenta_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    divball/cuenta_reg[0]_i_1_n_4
    SLICE_X37Y42         FDCE                                         r  divball/cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.831     1.958    divball/clkFPGA_IBUF_BUFG
    SLICE_X37Y42         FDCE                                         r  divball/cuenta_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y42         FDCE (Hold_fdce_C_D)         0.105     1.550    divball/cuenta_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkFPGA }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clkFPGA_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y42   divball/cuenta_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y42   divball/cuenta_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y42   divball/cuenta_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y43   divball/cuenta_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y43   divball/cuenta_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y43   divball/cuenta_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y43   divball/cuenta_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y44   divball/cuenta_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y44   divball/cuenta_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   divball/cuenta_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   divball/cuenta_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   divball/cuenta_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   divball/cuenta_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   divball/cuenta_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   divball/cuenta_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   divball/cuenta_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   divball/cuenta_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   divball/cuenta_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   divball/cuenta_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    divbar/cuenta_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    divbar/cuenta_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    divbar/cuenta_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    divbar/cuenta_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    divbar/cuenta_reg[9]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43    hsyncb_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    divbar/cuenta_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    divbar/cuenta_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35    divbar/cuenta_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35    divbar/cuenta_reg[13]/C



