// Seed: 4221968060
module module_0;
  id_1(
      .id_0(1'b0), .id_1(1)
  );
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input tri0 id_2,
    input uwire id_3,
    output supply1 id_4,
    output uwire id_5,
    input tri0 id_6,
    input supply1 id_7,
    input tri0 id_8,
    output logic id_9,
    input wor id_10,
    output tri1 id_11
);
  supply0 id_13 = id_10;
  supply0 id_14 = id_7;
  supply0 id_15;
  integer id_16;
  always #0 id_9 <= 1'b0;
  wor id_17;
  module_0 modCall_1 ();
  uwire id_18;
  initial begin : LABEL_0
    id_17 = 1;
    disable id_19;
  end
  id_20(
      id_9, id_21, 1
  );
  assign id_17 = 1;
  initial
    if (1 ~^ id_3) begin : LABEL_0
      id_16 = 1;
    end
  supply0 id_22, id_23, id_24 = id_1 - id_21;
  uwire id_25 = id_18 - 1;
  assign id_15 = id_0;
endmodule
