{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09956,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.0999,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000437755,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00187068,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000501506,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00187068,
	"finish__design__instance__count__class:buffer": 5,
	"finish__design__instance__area__class:buffer": 13.3,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 3.99,
	"finish__design__instance__count__class:timing_repair_buffer": 20,
	"finish__design__instance__area__class:timing_repair_buffer": 15.96,
	"finish__design__instance__count__class:inverter": 1,
	"finish__design__instance__area__class:inverter": 1.33,
	"finish__design__instance__count__class:sequential_cell": 8,
	"finish__design__instance__area__class:sequential_cell": 36.176,
	"finish__design__instance__count__class:multi_input_combinational_cell": 43,
	"finish__design__instance__area__class:multi_input_combinational_cell": 63.308,
	"finish__design__instance__count": 80,
	"finish__design__instance__area": 134.064,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.620967,
	"finish__clock__skew__setup": 0.000137425,
	"finish__clock__skew__hold": 0.000137425,
	"finish__timing__drv__max_slew_limit": 0.855255,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.932381,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000109071,
	"finish__power__switching__total": 4.21238e-05,
	"finish__power__leakage__total": 3.17911e-06,
	"finish__power__total": 0.000154374,
	"finish__design__io": 23,
	"finish__design__die__area": 2588.27,
	"finish__design__core__area": 2315.26,
	"finish__design__instance__count": 148,
	"finish__design__instance__area": 152.152,
	"finish__design__instance__count__stdcell": 148,
	"finish__design__instance__area__stdcell": 152.152,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0657169,
	"finish__design__instance__utilization__stdcell": 0.0657169,
	"finish__design__rows": 34,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 34,
	"finish__design__sites": 8704,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 8704,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}