###############################################################################
#
# Copyright 2020 OpenHW Group
# 
# Licensed under the Solderpad Hardware Licence, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
# 
#     https://solderpad.org/licenses/
# 
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
# 
###############################################################################
#
# XRUN-specific Makefile for the CV32E40P "uvmt_cv32" testbench.
# XRUN is the Cadence Xcelium SystemVerilog simulator (https://cadence.com/)
#
###############################################################################

# Executables
XRUN              = $(CV_SIM_PREFIX) xrun
SIMVISION         = $(CV_TOOL_PREFIX) simvision
INDAGO            = $(CV_TOOL_PREFIX) indago
IMC               = $(CV_SIM_PREFIX) imc

# Paths
XRUN_RESULTS     ?= $(PWD)/xrun_results
XRUN_RISCVDV_RESULTS ?= $(XRUN_RESULTS)/riscv-dv
XRUN_DIR         ?= $(XRUN_RESULTS)/xcelium.d
XRUN_UVMHOME_ARG ?= CDNS-1.2-ML

# Flags
XRUN_COMP_FLAGS  ?= -64bit -disable_sem2009 -access +rwc \
                    -nowarn UEXPSC \
                    -sv -uvm -uvmhome $(XRUN_UVMHOME_ARG) \
                    $(TIMESCALE) $(SV_CMP_FLAGS)
XRUN_RUN_BASE_FLAGS   ?= -64bit $(XRUN_GUI) +UVM_VERBOSITY=$(XRUN_UVM_VERBOSITY) \
                         $(XRUN_PLUSARGS) -svseed $(RNDSEED) -sv_lib $(OVP_MODEL_DPI)
XRUN_GUI         ?=
XRUN_SINGLE_STEP ?=
XRUN_ELAB_COV     = -covdut uvmt_cv32_tb -coverage b:e:f:t:u
XRUN_RUN_COV      = -covscope uvmt_cv32_tb \
					-nowarn CGDEFN
NUM_TESTS        ?= 1
START_INDEX      ?= 0

XRUN_UVM_VERBOSITY ?= UVM_MEDIUM

# Common QUIET flag defaults to -quiet unless VERBOSE is set
ifeq ($(call IS_YES,$(VERBOSE)),YES)
QUIET=
else
QUIET=-quiet
endif

################################################################################
# GUI interactive simulation
# GUI=YES enables interactive mode
# ADV_DEBUG=YES will enable Indago, default is to use SimVision
ifeq ($(call IS_YES,$(GUI)),YES)
XRUN_GUI += -gui
XRUN_USER_COMPILE_ARGS += -linedebug
ifeq ($(call IS_YES,$(ADV_DEBUG)),YES)
XRUN_GUI += -indago
endif
endif

################################################################################
# Waveform generation
# WAVES=YES enables waveform generation for entire testbench
# ADV_DEBUG=YES will enable Indago waves, default is to generate SimVision waves
ifeq ($(call IS_YES,$(WAVES)),YES)
ifeq ($(call IS_YES,$(ADV_DEBUG)),YES)
XRUN_RUN_WAVES_FLAGS = -input ../../../tools/xrun/indago.tcl
else
XRUN_RUN_WAVES_FLAGS = -input ../../../tools/xrun/probe.tcl
endif
endif

################################################################################
# Waveform (post-process) command line
ifeq ($(call IS_YES,$(ADV_DEBUG)),YES)
WAVES_CMD = cd $(XRUN_RESULTS)/$(TEST_NAME) && $(INDAGO) -db ida.db
else
WAVES_CMD = cd $(XRUN_RESULTS)/$(TEST_NAME) && $(SIMVISION) waves.shm
endif

################################################################################
# Coverage options
# COV=YES generates coverage database, must be specified for comp and run
IMC_MERGE_ARGS = merge -initial_model union_all -overwrite -message 1
IMC_REPORT_ARGS = report_metrics -summary -overwrite -out cov_report
MERGED_COV_DIR ?= merged_cov

ifeq ($(call IS_YES,$(COV)),YES)
XRUN_USER_COMPILE_ARGS += $(XRUN_ELAB_COV)
XRUN_RUN_COV_FLAGS += $(XRUN_RUN_COV)
endif

# Find command to gather ucd files 
COV_MERGE_FIND = find "$$(pwd -P)" -type f -name "*.ucd" | grep -v `d_cov | xargs dirname > $(XRUN_RESULTS)/merged_cov/ucd.list

ifeq ($(call IS_YES,$(MERGE)),YES)
COV_MERGE = cov_merge
TEST = $(MERGED_COV_DIR)
else
COV_MERGE =
endif

ifeq ($(call IS_YES,$(MERGE)),YES)
COV_ARGS = -load cov_work/scope/merged
else
COV_ARGS = -load cov_work/uvmt_cv32_tb/$(TEST)
endif

ifeq ($(call IS_YES,$(GUI)),YES)
COV_ARGS += -gui
else
COV_ARGS += -execcmd "$(IMC_REPORT_ARGS)"
endif

################################################################################

XRUN_FILE_LIST ?= -f $(DV_UVMT_CV32_PATH)/uvmt_cv32.flist
ifeq ($(call IS_YES,$(USE_ISS)),YES)
    XRUN_FILE_LIST += -f $(DV_UVMT_CV32_PATH)/imperas_iss.flist
    XRUN_USER_COMPILE_ARGS += "+define+ISS+CV32E40P_TRACE_EXECUTION"
    XRUN_PLUSARGS +="+USE_ISS"
#     XRUN_PLUSARGS += +USE_ISS +ovpcfg="--controlfile $(OVP_CTRL_FILE)"
endif

# Simulate using latest elab
XRUN_RUN_FLAGS        ?= -R -xmlibdirname ../xcelium.d 
XRUN_RUN_FLAGS        += -covoverwrite
XRUN_RUN_FLAGS        += $(XRUN_RUN_BASE_FLAGS)
XRUN_RUN_FLAGS        += $(XRUN_RUN_WAVES_FLAGS)
XRUN_RUN_FLAGS        += $(XRUN_RUN_COV_FLAGS)
XRUN_RUN_FLAGS        += $(XRUN_USER_RUN_FLAGS)
XRUN_RUN_FLAGS        += $(USER_RUN_FLAGS)

no_rule:
	@echo 'makefile: SIMULATOR is set to $(SIMULATOR), but no rule/target specified.'
	@echo 'try "make SIMULATOR=xrun sanity" (or just "make sanity" if shell ENV variable SIMULATOR is already set).'

help:
	xrun -help

.PHONY: comp hello_world hello-world

mk_xrun_dir: 
	$(MKDIR_P) $(XRUN_DIR)

hello_world: hello-world

cv32_riscv_tests: cv32-riscv-tests 

cv32_riscv_compliance_tests: cv32-riscv-compliance-tests 

XRUN_COMP = $(XRUN_COMP_FLAGS) \
		$(QUIET) \
		$(XRUN_USER_COMPILE_ARGS) \
		+incdir+$(DV_UVME_CV32_PATH) \
		+incdir+$(DV_UVMT_CV32_PATH) \
		-f $(CV32E40P_MANIFEST) \
		$(XRUN_FILE_LIST) \
		$(UVM_PLUSARGS)

comp: mk_xrun_dir $(CV32E40P_PKG) $(OVP_MODEL_DPI)
	@echo "$(BANNER)"
	@echo "* Compiling xrun in $(XRUN_RESULTS)"
	@echo "* Log: $(XRUN_RESULTS)/xrun.log"
	@echo "$(BANNER)"
	cd $(XRUN_RESULTS) && $(XRUN) \
		$(XRUN_COMP) \
		-top $(RTLSRC_VLOG_TB_TOP) \
		-l xrun.log \
		-elaborate

ifneq ($(call IS_NO,$(COMP)),NO)
XRUN_SIM_PREREQ = comp
endif

XRUN_COMP_RUN = $(XRUN_RUN_FLAGS)

ifeq ($(call IS_YES,$(XRUN_SINGLE_STEP)), YES)
	XRUN_SIM_PREREQ = mk_xrun_dir $(CV32E40P_PKG) $(OVP_MODEL_DPI)
	XRUN_COMP_RUN = $(XRUN_COMP) $(XRUN_RUN_BASE_FLAGS)
endif

################################################################################
# The new general test target
test: $(XRUN_SIM_PREREQ) $(TEST_TEST_DIR)/$(TEST_NAME).hex
	mkdir -p $(XRUN_RESULTS)/$(TEST_NAME) && \
	cd $(XRUN_RESULTS)/$(TEST_NAME) && \
		$(XRUN) \
			-l xrun-$(TEST_NAME).log \
			$(XRUN_COMP_RUN) \
			-covtest $(TEST_NAME) \
			$(TEST_PLUSARGS) \
			+UVM_TESTNAME=$(TEST_UVM_TEST) \
			+elf_file=$(TEST_TEST_DIR)/$(TEST_NAME).elf \
			+nm_file=$(TEST_TEST_DIR)/$(TEST_NAME).nm \
			+firmware=$(TEST_TEST_DIR)/$(TEST_NAME).hex

################################################################################
# Custom test-programs.  See comment in dsim.mk for more info
custom: $(XRUN_SIM_PREREQ) $(CUSTOM_DIR)/$(CUSTOM_PROG).hex
	mkdir -p $(XRUN_RESULTS)/$(CUSTOM_PROG) && cd $(XRUN_RESULTS)/$(CUSTOM_PROG) && \
	$(XRUN) -l xrun-$(CUSTOM_PROG).log -covtest $(CUSTOM_PROG) $(XRUN_COMP_RUN) \
		+elf_file=$(CUSTOM_DIR)/$(CUSTOM_PROG).elf \
		+nm_file=$(CUSTOM_DIR)/$(CUSTOM_PROG).nm \
		+UVM_TESTNAME=uvmt_cv32_firmware_test_c \
		+firmware=$(CUSTOM_DIR)/$(CUSTOM_PROG).hex

################################################################################
# Explicit target tests
hello-world:  $(XRUN_SIM_PREREQ) $(CUSTOM)/hello_world.hex
	mkdir -p $(XRUN_RESULTS)/hello-world && cd $(XRUN_RESULTS)/hello-world && \
	$(XRUN) -l xrun-hello-world.log -covtest hello-world $(XRUN_COMP_RUN) \
		+elf_file=$(CUSTOM)/hello_world.elf \
		+nm_file=$(CUSTOM)/hello_world.nm \
		+UVM_TESTNAME=uvmt_cv32_firmware_test_c \
		+firmware=$(CUSTOM)/hello_world.hex

interrupt_test:  $(XRUN_SIM_PREREQ) $(CORE_TEST_DIR)/interrupt_test/interrupt_test.hex
	mkdir -p $(XRUN_RESULTS)/interrupt_test && cd $(XRUN_RESULTS)/interrupt_test && \
	$(XRUN) -l xrun-interrupt_test.log -covtest interrupt_test $(XRUN_COMP_RUN) \
		+elf_file=$(CORE_TEST_DIR)/interrupt_test/interrupt_test.elf \
		+nm_file=$(CORE_TEST_DIR)/interrupt_test/interrupt_test.nm \
		+UVM_TESTNAME=uvmt_cv32_firmware_test_c \
		+firmware=$(CORE_TEST_DIR)/interrupt_test/interrupt_test.hex

misalign: $(XRUN_SIM_PREREQ) $(CUSTOM)/misalign.hex
	mkdir -p $(XRUN_RESULTS)/misalign && cd $(XRUN_RESULTS)/misalign && \
	$(XRUN) -l xrun-misalign.log -covtest misalign $(XRUN_COMP_RUN) \
		+elf_file=$(CUSTOM)/misalign.elf \
		+nm_file=$(CUSTOM)/misalign.nm \
		+UVM_TESTNAME=uvmt_cv32_firmware_test_c \
		+firmware=$(CUSTOM)/misalign.hex

illegal: $(XRUN_SIM_PREREQ) $(CUSTOM)/illegal.hex
	mkdir -p $(XRUN_RESULTS)/illegal && cd $(XRUN_RESULTS)/illegal && \
	$(XRUN) -l xrun-illegal.log -covtest illegal $(XRUN_COMP_RUN) \
		+elf_file=$(CUSTOM)/illegal.elf \
		+nm_file=$(CUSTOM)/illegal.nm \
		+UVM_TESTNAME=uvmt_cv32_firmware_test_c \
		+firmware=$(CUSTOM)/illegal.hex

fibonacci: $(XRUN_SIM_PREREQ) $(CUSTOM)/fibonacci.hex
	mkdir -p $(XRUN_RESULTS)/fibonacci && cd $(XRUN_RESULTS)/fibonacci && \
	$(XRUN) -l xrun-fibonacci.log -covtest fibonacci $(XRUN_COMP_RUN) \
		+elf_file=$(CUSTOM)/fibonacci.elf \
		+nm_file=$(CUSTOM)/fibonacci.nm \
		+UVM_TESTNAME=uvmt_cv32_firmware_test_c \
		+firmware=$(CUSTOM)/fibonacci.hex

dhrystone: $(XRUN_SIM_PREREQ) $(CUSTOM)/dhrystone.hex
	mkdir -p $(XRUN_RESULTS)/dhrystone && cd $(XRUN_RESULTS)/dhrystone && \
	$(XRUN) -l xrun-dhrystonelog -covtest dhrystone $(XRUN_COMP_RUN) \
		+elf_file=$(CUSTOM)/dhrystone.elf \
		+nm_file=$(CUSTOM)/dhrystone.nm \
		+UVM_TESTNAME=uvmt_cv32_firmware_test_c \
		+firmware=$(CUSTOM)/dhrystone.hex

riscv_ebreak_test_0: $(XRUN_SIM_PREREQ) $(CUSTOM)/riscv_ebreak_test_0.hex
	mkdir -p $(XRUN_RESULTS)/riscv_ebreak_test_0 && cd $(XRUN_RESULTS)/riscv_ebreak_test_0 && \
	$(XRUN) -l xrun-riscv_ebreak_test_0log -covtest riscv_ebreak_test_0 $(XRUN_COMP_RUN) \
                +elf_file=$(CUSTOM)/riscv_ebreak_test_0.elf \
                +nm_file=$(CUSTOM)/riscv_ebreak_test_0.nm \
                +UVM_TESTNAME=uvmt_cv32_firmware_test_c \
                +firmware=$(CUSTOM)/riscv_ebreak_test_0.hex

debug_test: $(XRUN_SIM_PREREQ) $(CORE_TEST_DIR)/debug_test/debug_test.hex
	mkdir -p $(XRUN_RESULTS)/debug_test && cd $(XRUN_RESULTS)/debug_test && \
	$(XRUN) -l xrun-riscv_debug_test.log -covtest debug_test $(XRUN_COMP_RUN) \
                +elf_file=$(CORE_TEST_DIR)/debug_test/debug_test.elf \
                +nm_file=$(CORE_TEST_DIR)/debug_test/debug_test.nm \
                +UVM_TESTNAME=uvmt_cv32_firmware_test_c \
                +firmware=$(CORE_TEST_DIR)/debug_test/debug_test.hex

# Runs tests in cv32_riscv_tests/ only
cv32-riscv-tests: $(XRUN_SIM_PREREQ) $(CV32_RISCV_TESTS_FIRMWARE)/cv32_riscv_tests_firmware.hex
	mkdir -p $(XRUN_RESULTS)/cv32-riscv-tests && cd $(XRUN_RESULTS)/cv32-riscv-tests && \
	$(XRUN) -l xrun-cv32-riscv-tests.log $(XRUN_COMP_RUN) \
		+elf_file=$(CV32_RISCV_TESTS_FIRMWARE)/cv32_riscv_tests_firmware.elf \
		+nm_file=$(CV32_RISCV_TESTS_FIRMWARE)/cv32_riscv_tests_firmware.nm \
		+UVM_TESTNAME=uvmt_cv32_firmware_test_c \
		+firmware=$(CV32_RISCV_TESTS_FIRMWARE)/cv32_riscv_tests_firmware.hex

# Runs tests in cv32_riscv_compliance_tests/ only
cv32-riscv-compliance-tests: $(XRUN_SIM_PREREQ)  $(CV32_RISCV_COMPLIANCE_TESTS_FIRMWARE)/cv32_riscv_compliance_tests_firmware.hex
	mkdir -p $(XRUN_RESULTS)/cv32-riscv-compliance-tests && cd $(XRUN_RESULTS)/cv32-riscv-compliance-tests && \
	$(XRUN) -l xrun-cv32-riscv_compliance_tests.log -covtest cv32-riscv-compliance-tests $(XRUN_RUN_FLAGS) \
		+elf_file=$(CV32_RISCV_COMPLIANCE_TESTS_FIRMWARE)/cv32_riscv_compliance_tests_firmware.elf \
		+nm_file=$(CV32_RISCV_COMPLIANCE_TESTS_FIRMWARE)/cv32_riscv_compliance_tests_firmware.nm \
		+UVM_TESTNAME=uvmt_cv32_firmware_test_c \
		+firmware=$(CV32_RISCV_COMPLIANCE_TESTS_FIRMWARE)/cv32_riscv_compliance_tests_firmware.hex

unit-test:  firmware-unit-test-clean
unit-test:  $(FIRMWARE)/firmware_unit_test.hex
unit-test: ALL_VSIM_FLAGS += "+firmware=$(FIRMWARE)/firmware_unit_test.hex"
unit-test: dsim-firmware-unit-test

# Runs all tests in riscv_tests/ and riscv_compliance_tests/
cv32-firmware: comp $(FIRMWARE)/firmware.hex
	$(XRUN) -R -l xrun-firmware.log \
		+UVM_TESTNAME=uvmt_cv32_firmware_test_c \
		+firmware=$(FIRMWARE)/firmware.hex

################################################################################
# Called from external compliance framework providing ELF, HEX, NM
COMPLIANCE ?= missing
riscv-compliance: $(XRUN_SIM_PREREQ) $(COMPLIANCE).elf
	mkdir -p $(XRUN_RESULTS)/$(@) && cd $(XRUN_RESULTS)/$(@) && \
	$(XRUN) -l xrun-$(@).log -covtest riscv-compliance $(XRUN_COMP_RUN) \
		+UVM_TESTNAME=uvmt_cv32_firmware_test_c \
		+elf_file=$(COMPLIANCE).elf \
		+nm_file=$(COMPLIANCE).nm \
		+firmware=$(COMPLIANCE).hex \
		+signature=$(COMPLIANCE).signature.output

# XRUN UNIT TESTS: run each test individually. See comment header for dsim-unit-test for more info.
# TODO: update ../Common.mk to create "xrun-firmware-unit-test" target.
# Example: to run the ADDI test `make xrun-unit-test addi`
#xrun-unit-test: comp
#	$(XRUN) -R -l xrun-$(UNIT_TEST).log \
#		+UVM_TESTNAME=uvmt_cv32_firmware_test_c \
#		+firmware=$(FIRMWARE)/firmware_unit_test.hex

###############################################################################
# Use Google instruction stream generator (RISCV-DV) to create new test-programs
comp_riscv-dv: $(RISCVDV_PKG)
	mkdir -p $(XRUN_RISCVDV_RESULTS)
	cd $(XRUN_RISCVDV_RESULTS) && \
	$(XRUN) $(XRUN_COMP_FLAGS) \
		$(XRUN_USER_COMPILE_ARGS) \
		-elaborate \
		+incdir+$(COREVDV_PKG)/target/cv32e40p \
		+incdir+$(RISCVDV_PKG)/user_extension \
		+incdir+$(RISCVDV_PKG)/tests \
		+incdir+$(COREVDV_PKG) \
		-f $(COREVDV_PKG)/manifest.f \
		-l $(COREVDV_PKG)/out_$(DATE)/run/compile.log 

gen_corev_arithmetic_base_test:
	mkdir -p $(XRUN_RISCVDV_RESULTS)/corev_arithmetic_base_test	
	cd $(XRUN_RISCVDV_RESULTS)/corev_arithmetic_base_test && \
	$(XRUN) -R $(XRUN_RUN_FLAGS) \
		-xceligen rand_struct \
		+UVM_TESTNAME=corev_instr_base_test  \
		+num_of_tests=$(NUM_TESTS)  \
		+start_idx=0  \
		+asm_file_name_opts=riscv_arithmetic_basic_test  \
		-l $(COREVDV_PKG)/out_$(DATE)/sim_riscv_arithmetic_basic_test_0.log \
		+instr_cnt=10000 \
		+num_of_sub_program=0 \
		+directed_instr_0=riscv_int_numeric_corner_stream,4 \
		+no_fence=1 \
		+no_data_page=1 \
		+no_branch_jump=1 \
		+boot_mode=m \
		+no_csr_instr=1
	cp $(XRUN_RISCVDV_RESULTS)/corev_arithmetic_base_test/*.S $(CORE_TEST_DIR)/custom

gen_corev_rand_instr_test:
	mkdir -p $(XRUN_RISCVDV_RESULTS)/corev_rand_instr_test	
	cd $(XRUN_RISCVDV_RESULTS)/corev_rand_instr_test && \
	$(XRUN) -R $(XRUN_RUN_FLAGS) \
		-xceligen rand_struct \
	 	+UVM_TESTNAME=corev_instr_base_test \
		+num_of_tests=$(NUM_TESTS) \
		+start_idx=0  \
		+asm_file_name_opts=corev_rand_instr_test  \
		-l $(COREVDV_PKG)/out_$(DATE)/sim_riscv_rand_instr_test_0.log \
    +instr_cnt=10000 \
    +num_of_sub_program=5 \
    +directed_instr_0=riscv_load_store_rand_instr_stream,4 \
    +directed_instr_1=riscv_loop_instr,4 \
    +directed_instr_2=riscv_hazard_instr_stream,4 \
    +directed_instr_3=riscv_load_store_hazard_instr_stream,4 \
    +directed_instr_4=riscv_multi_page_load_store_instr_stream,4 \
    +directed_instr_5=riscv_mem_region_stress_test,4 \
    +directed_instr_6=riscv_jal_instr,4
	cp $(XRUN_RISCVDV_RESULTS)/corev_rand_instr_test/*.S $(CORE_TEST_DIR)/custom

gen_corev_rand_interrupt_test:
	mkdir -p $(XRUN_RISCVDV_RESULTS)/corev_rand_interrupt_test	
	cd $(XRUN_RISCVDV_RESULTS)/corev_rand_interrupt_test && \
	$(XRUN) -R $(XRUN_RUN_FLAGS) \
		-xceligen rand_struct \
		-l $(COREVDV_PKG)/out_$(DATE)/sim_riscv_rand_interrupt_test_0.log \
		+UVM_TESTNAME=corev_instr_base_test  \
		+num_of_tests=$(NUM_TESTS)  \
		+start_idx=0  \
		+asm_file_name_opts=corev_rand_interrupt_test  \
		+instr_cnt=50000 \
		+num_of_sub_program=5 \
        +directed_instr_0=riscv_load_store_rand_instr_stream,4 \
        +directed_instr_1=riscv_loop_instr,4 \
        +directed_instr_2=riscv_hazard_instr_stream,4 \
        +directed_instr_3=riscv_load_store_hazard_instr_stream,4 \
		+no_fence=1 \
        +enable_interrupt=1 \
        +randomize_csr=1 \
		+boot_mode=m \
		+no_csr_instr=1
	cp $(XRUN_RISCVDV_RESULTS)/corev_rand_interrupt_test/*.S $(CORE_TEST_DIR)/custom

corev-dv: clean_riscv-dv clone_riscv-dv comp_riscv-dv
	$(MAKE) gen_riscv-dv TEST=corev_arithmetic_base_test NUM_TESTS=2
	$(MAKE) gen_riscv-dv TEST=corev_rand_instr_test NUM_TESTS=2
	$(MAKE) gen_riscv-dv TEST=corev_jump_stress_test NUM_TESTS=2	

gen_riscv-dv: 
	mkdir -p $(XRUN_RISCVDV_RESULTS)/$(TEST)
	# Clean old assembler generated tests in results
	for (( idx=${START_INDEX}; idx < $$((${START_INDEX} + ${NUM_TESTS})); idx++ )); do \
		rm -f ${XRUN_RISCVDV_RESULTS}/${TEST}/${TEST}_$$idx.S; \
	done
	cd  $(XRUN_RISCVDV_RESULTS)/$(TEST) && \
	$(XRUN) -R $(XRUN_RUN_FLAGS) \
		-xceligen rand_struct \
		-l $(TEST)_$(START_INDEX)_$(NUM_TESTS).log \
		+start_idx=$(START_INDEX) \
		+num_of_tests=$(NUM_TESTS) \
		+UVM_TESTNAME=$(GEN_UVM_TEST) \
		+asm_file_name_opts=$(TEST) \
		$(GEN_PLUSARGS)
	# Copy out final assembler files to test directory
	for (( idx=${START_INDEX}; idx < $$((${START_INDEX} + ${NUM_TESTS})); idx++ )); do \
		cp ${XRUN_RISCVDV_RESULTS}/${TEST}/${TEST}_$$idx.S ${GEN_TEST_DIR}; \
	done

################################################################################
# Invoke post-process waveform viewer
waves:
	$(WAVES_CMD)

################################################################################
# Invoke post-process coverage viewer
cov_merge:
	$(MKDIR_P) $(XRUN_RESULTS)/$(MERGED_COV_DIR)
	rm -rf $(XRUN_RESULTS)/$(MERGED_COV_DIR)/*
	$(COV_MERGE_FIND) > $(XRUN_RESULTS)/$(MERGED_COV_DIR)/ucd.list
	cd $(XRUN_RESULTS)/$(MERGED_COV_DIR) && \
	$(IMC) -execcmd "$(IMC_MERGE_ARGS) -list ucd.list -out merged; exit"

cov: $(COV_MERGE)
	cd $(XRUN_RESULTS)/$(TEST) && $(IMC) $(COV_ARGS)

###############################################################################
# Clean up your mess!

clean:	
	rm -rf $(XRUN_RESULTS)	

# Files created by Eclipse when using the Imperas ISS + debugger
clean_eclipse:
	rm  -f eguieclipse.log
	rm  -f idebug.log
	rm  -f stdout.txt
	rm  -rf workspace

# All generated files plus the clone of the RTL
clean_all: clean clean_eclipse clean_core_tests clean_riscv-dv clean_test_programs
	rm -rf $(CV32E40P_PKG)
