<profile>

<section name = "Vitis HLS Report for 'preProcess_9_9_720_720_1_8_8_8_4_8_8_Pipeline_VITIS_LOOP_49_1'" level="0">
<item name = "Date">Wed Jun 29 08:15:36 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">pp_pipeline_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 1.982 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5, 369668, 16.665 ns, 1.232 ms, 5, 369668, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_49_1">3, 369666, 4, 1, 1, 1 ~ 369664, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 155, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 150, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 167, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_9s_8s_17_1_1_U259">mul_9s_8s_17_1_1, 0, 0, 0, 50, 0</column>
<column name="mul_9s_8s_17_1_1_U260">mul_9s_8s_17_1_1, 0, 0, 0, 50, 0</column>
<column name="mul_9s_8s_17_1_1_U261">mul_9s_8s_17_1_1, 0, 0, 0, 50, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln49_fu_179_p2">+, 0, 0, 38, 31, 1</column>
<column name="out_1pix_V_1_fu_330_p2">+, 0, 0, 15, 8, 8</column>
<column name="out_1pix_V_2_fu_338_p2">+, 0, 0, 15, 8, 8</column>
<column name="out_1pix_V_fu_322_p2">+, 0, 0, 15, 8, 8</column>
<column name="ret_V_24_fu_217_p2">-, 0, 0, 16, 9, 9</column>
<column name="ret_V_25_fu_236_p2">-, 0, 0, 16, 9, 9</column>
<column name="ret_V_fu_198_p2">-, 0, 0, 16, 9, 9</column>
<column name="icmp_ln49_fu_173_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_k_load">9, 2, 31, 62</column>
<column name="k_fu_78">9, 2, 31, 62</column>
<column name="out_mat_data85_blk_n">9, 2, 1, 2</column>
<column name="resize_out_mat_data84_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="k_fu_78">31, 0, 31, 0</column>
<column name="ret_V_24_reg_400">9, 0, 9, 0</column>
<column name="ret_V_25_reg_405">9, 0, 9, 0</column>
<column name="ret_V_reg_395">9, 0, 9, 0</column>
<column name="rhs_1_cast_reg_376">8, 0, 9, 1</column>
<column name="rhs_2_cast_reg_366">8, 0, 9, 1</column>
<column name="rhs_cast_reg_386">8, 0, 9, 1</column>
<column name="sext_ln1319_1_cast_reg_371">17, 0, 17, 0</column>
<column name="sext_ln1319_2_cast_reg_361">17, 0, 17, 0</column>
<column name="sext_ln1319_cast_reg_381">17, 0, 17, 0</column>
<column name="tmp_16_reg_425">1, 0, 1, 0</column>
<column name="tmp_17_reg_435">1, 0, 1, 0</column>
<column name="tmp_reg_415">1, 0, 1, 0</column>
<column name="trunc_ln6_reg_410">8, 0, 8, 0</column>
<column name="trunc_ln864_1_reg_420">8, 0, 8, 0</column>
<column name="trunc_ln864_2_reg_430">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, preProcess&lt;9, 9, 720, 720, 1, 8, 8, 8, 4, 8, 8&gt;_Pipeline_VITIS_LOOP_49_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, preProcess&lt;9, 9, 720, 720, 1, 8, 8, 8, 4, 8, 8&gt;_Pipeline_VITIS_LOOP_49_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, preProcess&lt;9, 9, 720, 720, 1, 8, 8, 8, 4, 8, 8&gt;_Pipeline_VITIS_LOOP_49_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, preProcess&lt;9, 9, 720, 720, 1, 8, 8, 8, 4, 8, 8&gt;_Pipeline_VITIS_LOOP_49_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, preProcess&lt;9, 9, 720, 720, 1, 8, 8, 8, 4, 8, 8&gt;_Pipeline_VITIS_LOOP_49_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, preProcess&lt;9, 9, 720, 720, 1, 8, 8, 8, 4, 8, 8&gt;_Pipeline_VITIS_LOOP_49_1, return value</column>
<column name="resize_out_mat_data84_dout">in, 24, ap_fifo, resize_out_mat_data84, pointer</column>
<column name="resize_out_mat_data84_num_data_valid">in, 2, ap_fifo, resize_out_mat_data84, pointer</column>
<column name="resize_out_mat_data84_fifo_cap">in, 2, ap_fifo, resize_out_mat_data84, pointer</column>
<column name="resize_out_mat_data84_empty_n">in, 1, ap_fifo, resize_out_mat_data84, pointer</column>
<column name="resize_out_mat_data84_read">out, 1, ap_fifo, resize_out_mat_data84, pointer</column>
<column name="out_mat_data85_din">out, 24, ap_fifo, out_mat_data85, pointer</column>
<column name="out_mat_data85_num_data_valid">in, 2, ap_fifo, out_mat_data85, pointer</column>
<column name="out_mat_data85_fifo_cap">in, 2, ap_fifo, out_mat_data85, pointer</column>
<column name="out_mat_data85_full_n">in, 1, ap_fifo, out_mat_data85, pointer</column>
<column name="out_mat_data85_write">out, 1, ap_fifo, out_mat_data85, pointer</column>
<column name="loop_count">in, 32, ap_none, loop_count, scalar</column>
<column name="rhs">in, 8, ap_none, rhs, scalar</column>
<column name="sext_ln1319">in, 8, ap_none, sext_ln1319, scalar</column>
<column name="rhs_1">in, 8, ap_none, rhs_1, scalar</column>
<column name="sext_ln1319_1">in, 8, ap_none, sext_ln1319_1, scalar</column>
<column name="rhs_2">in, 8, ap_none, rhs_2, scalar</column>
<column name="sext_ln1319_2">in, 8, ap_none, sext_ln1319_2, scalar</column>
</table>
</item>
</section>
</profile>
