# TCL File Generated by Component Editor 23.1
# Thu Jun 01 18:29:34 MYT 2023
# DO NOT MODIFY


# 
# glitch_free_clk_mux "glitch_free_clk_mux" v1.0
#  2023.06.01.18:29:34
# This is a glitch free clock mux. The input select lines are async to any of the clocks and the select lines are one hot coded
# 

# 
# request TCL package from ACDS 23.1
# 
package require -exact qsys 23.1


# 
# module glitch_free_clk_mux
# 
set_module_property DESCRIPTION "This is a glitch free clock mux. The input select lines are async to any of the clocks and the select lines are one hot coded"
set_module_property NAME glitch_free_clk_mux
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property ICON_PATH ./
set_module_property DISPLAY_NAME glitch_free_clk_mux
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property LOAD_ELABORATION_LIMIT 0
#set_module_property OUT_OF_CONTEXT_SYNTHESIS_ENABLED false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL glitch_free_clk_mux
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file glitch_free_clk_mux.v VERILOG PATH glitch_free_clk_mux.v TOP_LEVEL_FILE

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL glitch_free_clk_mux
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file glitch_free_clk_mux.v VERILOG PATH glitch_free_clk_mux.v


# 
# parameters
# 
add_parameter num_clocks INTEGER 2
set_parameter_property num_clocks DEFAULT_VALUE 2
set_parameter_property num_clocks DISPLAY_NAME num_clocks
set_parameter_property num_clocks ENABLED false
set_parameter_property num_clocks UNITS None
set_parameter_property num_clocks ALLOWED_RANGES -2147483648:2147483647
set_parameter_property num_clocks AFFECTS_GENERATION false
set_parameter_property num_clocks HDL_PARAMETER true
set_parameter_property num_clocks EXPORT true


# 
# display items
# 


# 
# connection point clock_in1
# 
add_interface clock_in1 clock end
set_interface_property clock_in1 ENABLED true
set_interface_property clock_in1 EXPORT_OF ""
set_interface_property clock_in1 PORT_NAME_MAP ""
set_interface_property clock_in1 CMSIS_SVD_VARIABLES ""
set_interface_property clock_in1 SVD_ADDRESS_GROUP ""
set_interface_property clock_in1 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property clock_in1 SV_INTERFACE_TYPE ""
set_interface_property clock_in1 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port clock_in1 clk_in1 clk Input 1


# 
# connection point clock_in2
# 
add_interface clock_in2 clock end
set_interface_property clock_in2 ENABLED true
set_interface_property clock_in2 EXPORT_OF ""
set_interface_property clock_in2 PORT_NAME_MAP ""
set_interface_property clock_in2 CMSIS_SVD_VARIABLES ""
set_interface_property clock_in2 SVD_ADDRESS_GROUP ""
set_interface_property clock_in2 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property clock_in2 SV_INTERFACE_TYPE ""
set_interface_property clock_in2 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port clock_in2 clk_in2 clk Input 1


# 
# connection point clock_sel
# 
add_interface clock_sel conduit end
set_interface_property clock_sel associatedClock ""
set_interface_property clock_sel associatedReset ""
set_interface_property clock_sel ENABLED true
set_interface_property clock_sel EXPORT_OF ""
set_interface_property clock_sel PORT_NAME_MAP ""
set_interface_property clock_sel CMSIS_SVD_VARIABLES ""
set_interface_property clock_sel SVD_ADDRESS_GROUP ""
set_interface_property clock_sel IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property clock_sel SV_INTERFACE_TYPE ""
set_interface_property clock_sel SV_INTERFACE_MODPORT_TYPE ""

add_interface_port clock_sel clk_select conduit Input "((num_clocks - 1)) - (0) + 1"


# 
# connection point clock_out
# 
add_interface clock_out clock start
set_interface_property clock_out associatedDirectClock ""
set_interface_property clock_out ENABLED true
set_interface_property clock_out EXPORT_OF ""
set_interface_property clock_out PORT_NAME_MAP ""
set_interface_property clock_out CMSIS_SVD_VARIABLES ""
set_interface_property clock_out SVD_ADDRESS_GROUP ""
set_interface_property clock_out IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property clock_out SV_INTERFACE_TYPE ""
set_interface_property clock_out SV_INTERFACE_MODPORT_TYPE ""

add_interface_port clock_out clk_out clk Output 1

