{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1620111953970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1620111953971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 04 11:35:45 2021 " "Processing started: Tue May 04 11:35:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1620111953971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1620111953971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fc2 -c fc2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off fc2 -c fc2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1620111953971 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1620111956526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fc2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fc2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fc2 " "Found entity 1: fc2" {  } { { "fc2.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab_2_2_fc2/fc2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620111956702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620111956702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saadati-pc/documents/altera/lab2_1/frequencyregulator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saadati-pc/documents/altera/lab2_1/frequencyregulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyRegulator " "Found entity 1: FrequencyRegulator" {  } { { "../Lab2_1/FrequencyRegulator.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab2_1/FrequencyRegulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620111956715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620111956715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saadati-pc/documents/altera/lab2_2/clockmonitoring.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saadati-pc/documents/altera/lab2_2/clockmonitoring.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockMonitoring " "Found entity 1: ClockMonitoring" {  } { { "../Lab2_2/ClockMonitoring.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab2_2/ClockMonitoring.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620111956727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620111956727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab_2_2_fc2/lpm_mux0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620111958136 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab_2_2_fc2/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620111958136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620111958136 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fc2 " "Elaborating entity \"fc2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1620111958263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7476 7476:inst2 " "Elaborating entity \"7476\" for hierarchy \"7476:inst2\"" {  } { { "fc2.bdf" "inst2" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab_2_2_fc2/fc2.bdf" { { 144 1240 1360 336 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620111958430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7476:inst2 " "Elaborated megafunction instantiation \"7476:inst2\"" {  } { { "fc2.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab_2_2_fc2/fc2.bdf" { { 144 1240 1360 336 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620111958470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 74193:inst1 " "Elaborating entity \"74193\" for hierarchy \"74193:inst1\"" {  } { { "fc2.bdf" "inst1" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab_2_2_fc2/fc2.bdf" { { 352 672 792 512 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620111958553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74193:inst1 " "Elaborated megafunction instantiation \"74193:inst1\"" {  } { { "fc2.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab_2_2_fc2/fc2.bdf" { { 352 672 792 512 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620111958652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyRegulator FrequencyRegulator:inst3 " "Elaborating entity \"FrequencyRegulator\" for hierarchy \"FrequencyRegulator:inst3\"" {  } { { "fc2.bdf" "inst3" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab_2_2_fc2/fc2.bdf" { { 0 32 256 112 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620111958661 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FrequencyRegulator.v(18) " "Verilog HDL assignment warning at FrequencyRegulator.v(18): truncated value with size 32 to match size of target (16)" {  } { { "../Lab2_1/FrequencyRegulator.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab2_1/FrequencyRegulator.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1620111958664 "|fc2|FrequencyRegulator:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FrequencyRegulator.v(37) " "Verilog HDL assignment warning at FrequencyRegulator.v(37): truncated value with size 32 to match size of target (8)" {  } { { "../Lab2_1/FrequencyRegulator.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab2_1/FrequencyRegulator.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1620111958666 "|fc2|FrequencyRegulator:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FrequencyRegulator.v(39) " "Verilog HDL assignment warning at FrequencyRegulator.v(39): truncated value with size 32 to match size of target (8)" {  } { { "../Lab2_1/FrequencyRegulator.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab2_1/FrequencyRegulator.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1620111958667 "|fc2|FrequencyRegulator:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockMonitoring ClockMonitoring:inst7 " "Elaborating entity \"ClockMonitoring\" for hierarchy \"ClockMonitoring:inst7\"" {  } { { "fc2.bdf" "inst7" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab_2_2_fc2/fc2.bdf" { { 296 -176 40 440 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620111958720 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk_ex ClockMonitoring.v(14) " "Verilog HDL Always Construct warning at ClockMonitoring.v(14): variable \"clk_ex\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Lab2_2/ClockMonitoring.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab2_2/ClockMonitoring.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1620111958721 "|fc2|ClockMonitoring:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ClockMonitoring.v(19) " "Verilog HDL assignment warning at ClockMonitoring.v(19): truncated value with size 32 to match size of target (1)" {  } { { "../Lab2_2/ClockMonitoring.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab2_2/ClockMonitoring.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1620111958722 "|fc2|ClockMonitoring:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ClockMonitoring.v(20) " "Verilog HDL assignment warning at ClockMonitoring.v(20): truncated value with size 32 to match size of target (1)" {  } { { "../Lab2_2/ClockMonitoring.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab2_2/ClockMonitoring.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1620111958723 "|fc2|ClockMonitoring:inst7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "setPeriod ClockMonitoring.v(23) " "Verilog HDL Always Construct warning at ClockMonitoring.v(23): inferring latch(es) for variable \"setPeriod\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab2_2/ClockMonitoring.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab2_2/ClockMonitoring.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1620111958723 "|fc2|ClockMonitoring:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ClockMonitoring.v(34) " "Verilog HDL assignment warning at ClockMonitoring.v(34): truncated value with size 32 to match size of target (16)" {  } { { "../Lab2_2/ClockMonitoring.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab2_2/ClockMonitoring.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1620111958724 "|fc2|ClockMonitoring:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setPeriod\[0\] ClockMonitoring.v(23) " "Inferred latch for \"setPeriod\[0\]\" at ClockMonitoring.v(23)" {  } { { "../Lab2_2/ClockMonitoring.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab2_2/ClockMonitoring.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620111958727 "|fc2|ClockMonitoring:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setPeriod\[1\] ClockMonitoring.v(23) " "Inferred latch for \"setPeriod\[1\]\" at ClockMonitoring.v(23)" {  } { { "../Lab2_2/ClockMonitoring.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab2_2/ClockMonitoring.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620111958728 "|fc2|ClockMonitoring:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setPeriod\[2\] ClockMonitoring.v(23) " "Inferred latch for \"setPeriod\[2\]\" at ClockMonitoring.v(23)" {  } { { "../Lab2_2/ClockMonitoring.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab2_2/ClockMonitoring.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620111958728 "|fc2|ClockMonitoring:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setPeriod\[3\] ClockMonitoring.v(23) " "Inferred latch for \"setPeriod\[3\]\" at ClockMonitoring.v(23)" {  } { { "../Lab2_2/ClockMonitoring.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab2_2/ClockMonitoring.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620111958728 "|fc2|ClockMonitoring:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setPeriod\[4\] ClockMonitoring.v(23) " "Inferred latch for \"setPeriod\[4\]\" at ClockMonitoring.v(23)" {  } { { "../Lab2_2/ClockMonitoring.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab2_2/ClockMonitoring.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620111958729 "|fc2|ClockMonitoring:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setPeriod\[5\] ClockMonitoring.v(23) " "Inferred latch for \"setPeriod\[5\]\" at ClockMonitoring.v(23)" {  } { { "../Lab2_2/ClockMonitoring.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab2_2/ClockMonitoring.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620111958729 "|fc2|ClockMonitoring:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setPeriod\[6\] ClockMonitoring.v(23) " "Inferred latch for \"setPeriod\[6\]\" at ClockMonitoring.v(23)" {  } { { "../Lab2_2/ClockMonitoring.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab2_2/ClockMonitoring.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620111958729 "|fc2|ClockMonitoring:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setPeriod\[7\] ClockMonitoring.v(23) " "Inferred latch for \"setPeriod\[7\]\" at ClockMonitoring.v(23)" {  } { { "../Lab2_2/ClockMonitoring.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab2_2/ClockMonitoring.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620111958730 "|fc2|ClockMonitoring:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7408 7408:inst565 " "Elaborating entity \"7408\" for hierarchy \"7408:inst565\"" {  } { { "fc2.bdf" "inst565" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab_2_2_fc2/fc2.bdf" { { 16 864 928 56 "inst565" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620111958849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7408:inst565 " "Elaborated megafunction instantiation \"7408:inst565\"" {  } { { "fc2.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab_2_2_fc2/fc2.bdf" { { 16 864 928 56 "inst565" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620111958891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 lpm_mux0:inst8 " "Elaborating entity \"lpm_mux0\" for hierarchy \"lpm_mux0:inst8\"" {  } { { "fc2.bdf" "inst8" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab_2_2_fc2/fc2.bdf" { { 488 -96 -16 568 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620111958901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX lpm_mux0:inst8\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"lpm_mux0:inst8\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "LPM_MUX_component" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab_2_2_fc2/lpm_mux0.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620111959066 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux0:inst8\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"lpm_mux0:inst8\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab_2_2_fc2/lpm_mux0.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620111959150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux0:inst8\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"lpm_mux0:inst8\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620111959152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620111959152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620111959152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620111959152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620111959152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620111959152 ""}  } { { "lpm_mux0.vhd" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab_2_2_fc2/lpm_mux0.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1620111959152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i7e " "Found entity 1: mux_i7e" {  } { { "db/mux_i7e.tdf" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab_2_2_fc2/db/mux_i7e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620111959371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620111959371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_i7e lpm_mux0:inst8\|LPM_MUX:LPM_MUX_component\|mux_i7e:auto_generated " "Elaborating entity \"mux_i7e\" for hierarchy \"lpm_mux0:inst8\|LPM_MUX:LPM_MUX_component\|mux_i7e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620111959378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockMonitoring:inst7\|setPeriod\[7\] " "Latch ClockMonitoring:inst7\|setPeriod\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ClockMonitoring:inst7\|always2~synth " "Ports D and ENA on the latch are fed by the same signal ClockMonitoring:inst7\|always2~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620111961324 ""}  } { { "../Lab2_2/ClockMonitoring.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab2_2/ClockMonitoring.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620111961324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockMonitoring:inst7\|setPeriod\[6\] " "Latch ClockMonitoring:inst7\|setPeriod\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ClockMonitoring:inst7\|always2~synth " "Ports D and ENA on the latch are fed by the same signal ClockMonitoring:inst7\|always2~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620111961324 ""}  } { { "../Lab2_2/ClockMonitoring.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab2_2/ClockMonitoring.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620111961324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockMonitoring:inst7\|setPeriod\[5\] " "Latch ClockMonitoring:inst7\|setPeriod\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ClockMonitoring:inst7\|always2~synth " "Ports D and ENA on the latch are fed by the same signal ClockMonitoring:inst7\|always2~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620111961324 ""}  } { { "../Lab2_2/ClockMonitoring.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab2_2/ClockMonitoring.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620111961324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockMonitoring:inst7\|setPeriod\[4\] " "Latch ClockMonitoring:inst7\|setPeriod\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ClockMonitoring:inst7\|always2~synth " "Ports D and ENA on the latch are fed by the same signal ClockMonitoring:inst7\|always2~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620111961325 ""}  } { { "../Lab2_2/ClockMonitoring.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab2_2/ClockMonitoring.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620111961325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockMonitoring:inst7\|setPeriod\[3\] " "Latch ClockMonitoring:inst7\|setPeriod\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ClockMonitoring:inst7\|always2~synth " "Ports D and ENA on the latch are fed by the same signal ClockMonitoring:inst7\|always2~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620111961325 ""}  } { { "../Lab2_2/ClockMonitoring.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab2_2/ClockMonitoring.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620111961325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockMonitoring:inst7\|setPeriod\[2\] " "Latch ClockMonitoring:inst7\|setPeriod\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ClockMonitoring:inst7\|always2~synth " "Ports D and ENA on the latch are fed by the same signal ClockMonitoring:inst7\|always2~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620111961325 ""}  } { { "../Lab2_2/ClockMonitoring.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab2_2/ClockMonitoring.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620111961325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockMonitoring:inst7\|setPeriod\[1\] " "Latch ClockMonitoring:inst7\|setPeriod\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ClockMonitoring:inst7\|always2~synth " "Ports D and ENA on the latch are fed by the same signal ClockMonitoring:inst7\|always2~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620111961326 ""}  } { { "../Lab2_2/ClockMonitoring.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab2_2/ClockMonitoring.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620111961326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockMonitoring:inst7\|setPeriod\[0\] " "Latch ClockMonitoring:inst7\|setPeriod\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ClockMonitoring:inst7\|always2~synth " "Ports D and ENA on the latch are fed by the same signal ClockMonitoring:inst7\|always2~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620111961326 ""}  } { { "../Lab2_2/ClockMonitoring.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab2_2/ClockMonitoring.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620111961326 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Lab2_1/FrequencyRegulator.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab2_1/FrequencyRegulator.v" 35 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1620111961332 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1620111961333 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst\|26 74193:inst\|26~_emulated 74193:inst\|26~1 " "Register \"74193:inst\|26\" is converted into an equivalent circuit using register \"74193:inst\|26~_emulated\" and latch \"74193:inst\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1620111961334 "|fc2|74193:inst|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst\|25 74193:inst\|25~_emulated 74193:inst\|25~1 " "Register \"74193:inst\|25\" is converted into an equivalent circuit using register \"74193:inst\|25~_emulated\" and latch \"74193:inst\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1620111961334 "|fc2|74193:inst|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst\|24 74193:inst\|24~_emulated 74193:inst\|24~1 " "Register \"74193:inst\|24\" is converted into an equivalent circuit using register \"74193:inst\|24~_emulated\" and latch \"74193:inst\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1620111961334 "|fc2|74193:inst|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst\|23 74193:inst\|23~_emulated 74193:inst\|23~1 " "Register \"74193:inst\|23\" is converted into an equivalent circuit using register \"74193:inst\|23~_emulated\" and latch \"74193:inst\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1620111961334 "|fc2|74193:inst|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst1\|26 74193:inst1\|26~_emulated 74193:inst1\|26~1 " "Register \"74193:inst1\|26\" is converted into an equivalent circuit using register \"74193:inst1\|26~_emulated\" and latch \"74193:inst1\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1620111961334 "|fc2|74193:inst1|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst1\|25 74193:inst1\|25~_emulated 74193:inst1\|25~1 " "Register \"74193:inst1\|25\" is converted into an equivalent circuit using register \"74193:inst1\|25~_emulated\" and latch \"74193:inst1\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1620111961334 "|fc2|74193:inst1|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst1\|24 74193:inst1\|24~_emulated 74193:inst1\|24~1 " "Register \"74193:inst1\|24\" is converted into an equivalent circuit using register \"74193:inst1\|24~_emulated\" and latch \"74193:inst1\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1620111961334 "|fc2|74193:inst1|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst1\|23 74193:inst1\|23~_emulated 74193:inst1\|23~1 " "Register \"74193:inst1\|23\" is converted into an equivalent circuit using register \"74193:inst1\|23~_emulated\" and latch \"74193:inst1\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1620111961334 "|fc2|74193:inst1|23"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1620111961334 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1620111962170 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1620111963474 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620111963474 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "301 " "Implemented 301 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1620111963798 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1620111963798 ""} { "Info" "ICUT_CUT_TM_LCELLS" "220 " "Implemented 220 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1620111963798 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1620111963798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1620111963894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 04 11:36:03 2021 " "Processing ended: Tue May 04 11:36:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1620111963894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1620111963894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1620111963894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1620111963894 ""}
