

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 17 20:09:47 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.371 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      109|      109| 0.545 us | 0.545 us |  105|  105| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                      |                                                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                       Instance                       |                        Module                       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |dense_array_array_ap_fixed_16_6_5_3_0_10u_config5_U0  |dense_array_array_ap_fixed_16_6_5_3_0_10u_config5_s  |       67|       67|  0.335 us |  0.335 us |   67|   67|   none  |
        |softmax_array_array_ap_fixed_10u_softmax_config6_U0   |softmax_array_array_ap_fixed_10u_softmax_config6_s   |        4|        4| 20.000 ns | 20.000 ns |    4|    4|   none  |
        |conv_2d_cl_array_array_ap_fixed_2u_config2_U0         |conv_2d_cl_array_array_ap_fixed_2u_config2_s         |      104|      104|  0.520 us |  0.520 us |  104|  104|   none  |
        |zeropad2d_cl_array_array_ap_fixed_1u_config7_U0       |zeropad2d_cl_array_array_ap_fixed_1u_config7_s       |      103|      103|  0.515 us |  0.515 us |  103|  103|   none  |
        |relu_array_array_ap_fixed_2u_relu_config3_U0          |relu_array_array_ap_fixed_2u_relu_config3_s          |       66|       66|  0.330 us |  0.330 us |   66|   66|   none  |
        |Block_proc_U0                                         |Block_proc                                           |        0|        0|    0 ns   |    0 ns   |    0|    0|   none  |
        +------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       20|     -|
|FIFO                 |        5|      -|      226|      491|     -|
|Instance             |        6|    965|     6276|    36034|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       36|     -|
|Register             |        -|      -|        6|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       11|    965|     6508|    36581|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |     31|    ~0   |        8|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |      7|    ~0   |        2|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+-----------------------------------------------------+---------+-------+------+-------+-----+
    |                       Instance                       |                        Module                       | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +------------------------------------------------------+-----------------------------------------------------+---------+-------+------+-------+-----+
    |Block_proc_U0                                         |Block_proc                                           |        0|      0|     2|     11|    0|
    |conv_2d_cl_array_array_ap_fixed_2u_config2_U0         |conv_2d_cl_array_array_ap_fixed_2u_config2_s         |        0|     14|   837|   1194|    0|
    |dense_array_array_ap_fixed_16_6_5_3_0_10u_config5_U0  |dense_array_array_ap_fixed_16_6_5_3_0_10u_config5_s  |        0|    941|  5029|  32853|    0|
    |relu_array_array_ap_fixed_2u_relu_config3_U0          |relu_array_array_ap_fixed_2u_relu_config3_s          |        0|      0|    15|    189|    0|
    |softmax_array_array_ap_fixed_10u_softmax_config6_U0   |softmax_array_array_ap_fixed_10u_softmax_config6_s   |        6|     10|   366|   1593|    0|
    |zeropad2d_cl_array_array_ap_fixed_1u_config7_U0       |zeropad2d_cl_array_array_ap_fixed_1u_config7_s       |        0|      0|    27|    194|    0|
    +------------------------------------------------------+-----------------------------------------------------+---------+-------+------+-------+-----+
    |Total                                                 |                                                     |        6|    965|  6276|  36034|    0|
    +------------------------------------------------------+-----------------------------------------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------+---------+----+----+-----+------+-----+---------+
    |           Name          | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------------+---------+----+----+-----+------+-----+---------+
    |layer2_out_V_data_0_V_U  |        1|  35|   0|    -|    64|   16|     1024|
    |layer2_out_V_data_1_V_U  |        1|  35|   0|    -|    64|   16|     1024|
    |layer3_out_V_data_0_V_U  |        1|  35|   0|    -|    64|   16|     1024|
    |layer3_out_V_data_1_V_U  |        1|  35|   0|    -|    64|   16|     1024|
    |layer5_out_V_data_0_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer5_out_V_data_1_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer5_out_V_data_2_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer5_out_V_data_3_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer5_out_V_data_4_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer5_out_V_data_5_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer5_out_V_data_6_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer5_out_V_data_7_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer5_out_V_data_8_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer5_out_V_data_9_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer7_out_V_data_0_V_U  |        1|  36|   0|    -|   100|   16|     1600|
    +-------------------------+---------+----+----+-----+------+-----+---------+
    |Total                    |        5| 226|   0|    0|   366|  240|     5856|
    +-------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |                           Variable Name                          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Block_proc_U0_ap_ready_count                                      |     +    |      0|  0|   3|           2|           1|
    |zeropad2d_cl_array_array_ap_fixed_1u_config7_U0_ap_ready_count    |     +    |      0|  0|   3|           2|           1|
    |Block_proc_U0_ap_start                                            |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                                           |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done                                                      |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                                                     |    and   |      0|  0|   2|           1|           1|
    |zeropad2d_cl_array_array_ap_fixed_1u_config7_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_sync_Block_proc_U0_ap_ready                                    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_zeropad2d_cl_array_array_ap_fixed_1u_config7_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                                             |          |      0|  0|  20|          11|           9|
    +------------------------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                 Name                                 | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------------------+----+-----------+-----+-----------+
    |Block_proc_U0_ap_ready_count                                          |   9|          2|    2|          4|
    |ap_sync_reg_Block_proc_U0_ap_ready                                    |   9|          2|    1|          2|
    |ap_sync_reg_zeropad2d_cl_array_array_ap_fixed_1u_config7_U0_ap_ready  |   9|          2|    1|          2|
    |zeropad2d_cl_array_array_ap_fixed_1u_config7_U0_ap_ready_count        |   9|          2|    2|          4|
    +----------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                 |  36|          8|    6|         12|
    +----------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |                                 Name                                 | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |Block_proc_U0_ap_ready_count                                          |  2|   0|    2|          0|
    |ap_sync_reg_Block_proc_U0_ap_ready                                    |  1|   0|    1|          0|
    |ap_sync_reg_zeropad2d_cl_array_array_ap_fixed_1u_config7_U0_ap_ready  |  1|   0|    1|          0|
    |zeropad2d_cl_array_array_ap_fixed_1u_config7_U0_ap_ready_count        |  2|   0|    2|          0|
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                 |  6|   0|    6|          0|
    +----------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|conv2d_1_input_V_data_0_V_TDATA   |  in |   16|    axis    | conv2d_1_input_V_data_0_V |    pointer   |
|conv2d_1_input_V_data_0_V_TVALID  |  in |    1|    axis    | conv2d_1_input_V_data_0_V |    pointer   |
|conv2d_1_input_V_data_0_V_TREADY  | out |    1|    axis    | conv2d_1_input_V_data_0_V |    pointer   |
|layer6_out_V_data_0_V_TDATA       | out |   16|    axis    |   layer6_out_V_data_0_V   |    pointer   |
|layer6_out_V_data_0_V_TVALID      | out |    1|    axis    |   layer6_out_V_data_0_V   |    pointer   |
|layer6_out_V_data_0_V_TREADY      |  in |    1|    axis    |   layer6_out_V_data_0_V   |    pointer   |
|layer6_out_V_data_1_V_TDATA       | out |   16|    axis    |   layer6_out_V_data_1_V   |    pointer   |
|layer6_out_V_data_1_V_TVALID      | out |    1|    axis    |   layer6_out_V_data_1_V   |    pointer   |
|layer6_out_V_data_1_V_TREADY      |  in |    1|    axis    |   layer6_out_V_data_1_V   |    pointer   |
|layer6_out_V_data_2_V_TDATA       | out |   16|    axis    |   layer6_out_V_data_2_V   |    pointer   |
|layer6_out_V_data_2_V_TVALID      | out |    1|    axis    |   layer6_out_V_data_2_V   |    pointer   |
|layer6_out_V_data_2_V_TREADY      |  in |    1|    axis    |   layer6_out_V_data_2_V   |    pointer   |
|layer6_out_V_data_3_V_TDATA       | out |   16|    axis    |   layer6_out_V_data_3_V   |    pointer   |
|layer6_out_V_data_3_V_TVALID      | out |    1|    axis    |   layer6_out_V_data_3_V   |    pointer   |
|layer6_out_V_data_3_V_TREADY      |  in |    1|    axis    |   layer6_out_V_data_3_V   |    pointer   |
|layer6_out_V_data_4_V_TDATA       | out |   16|    axis    |   layer6_out_V_data_4_V   |    pointer   |
|layer6_out_V_data_4_V_TVALID      | out |    1|    axis    |   layer6_out_V_data_4_V   |    pointer   |
|layer6_out_V_data_4_V_TREADY      |  in |    1|    axis    |   layer6_out_V_data_4_V   |    pointer   |
|layer6_out_V_data_5_V_TDATA       | out |   16|    axis    |   layer6_out_V_data_5_V   |    pointer   |
|layer6_out_V_data_5_V_TVALID      | out |    1|    axis    |   layer6_out_V_data_5_V   |    pointer   |
|layer6_out_V_data_5_V_TREADY      |  in |    1|    axis    |   layer6_out_V_data_5_V   |    pointer   |
|layer6_out_V_data_6_V_TDATA       | out |   16|    axis    |   layer6_out_V_data_6_V   |    pointer   |
|layer6_out_V_data_6_V_TVALID      | out |    1|    axis    |   layer6_out_V_data_6_V   |    pointer   |
|layer6_out_V_data_6_V_TREADY      |  in |    1|    axis    |   layer6_out_V_data_6_V   |    pointer   |
|layer6_out_V_data_7_V_TDATA       | out |   16|    axis    |   layer6_out_V_data_7_V   |    pointer   |
|layer6_out_V_data_7_V_TVALID      | out |    1|    axis    |   layer6_out_V_data_7_V   |    pointer   |
|layer6_out_V_data_7_V_TREADY      |  in |    1|    axis    |   layer6_out_V_data_7_V   |    pointer   |
|layer6_out_V_data_8_V_TDATA       | out |   16|    axis    |   layer6_out_V_data_8_V   |    pointer   |
|layer6_out_V_data_8_V_TVALID      | out |    1|    axis    |   layer6_out_V_data_8_V   |    pointer   |
|layer6_out_V_data_8_V_TREADY      |  in |    1|    axis    |   layer6_out_V_data_8_V   |    pointer   |
|layer6_out_V_data_9_V_TDATA       | out |   16|    axis    |   layer6_out_V_data_9_V   |    pointer   |
|layer6_out_V_data_9_V_TVALID      | out |    1|    axis    |   layer6_out_V_data_9_V   |    pointer   |
|layer6_out_V_data_9_V_TREADY      |  in |    1|    axis    |   layer6_out_V_data_9_V   |    pointer   |
|const_size_in_1                   | out |   16|   ap_vld   |      const_size_in_1      |    pointer   |
|const_size_in_1_ap_vld            | out |    1|   ap_vld   |      const_size_in_1      |    pointer   |
|const_size_out_1                  | out |   16|   ap_vld   |      const_size_out_1     |    pointer   |
|const_size_out_1_ap_vld           | out |    1|   ap_vld   |      const_size_out_1     |    pointer   |
|ap_clk                            |  in |    1| ap_ctrl_hs |         myproject         | return value |
|ap_rst_n                          |  in |    1| ap_ctrl_hs |         myproject         | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |         myproject         | return value |
|ap_done                           | out |    1| ap_ctrl_hs |         myproject         | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |         myproject         | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |         myproject         | return value |
+----------------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%layer7_out_V_data_0_V = alloca i16, align 2" [firmware/myproject.cpp:56]   --->   Operation 13 'alloca' 'layer7_out_V_data_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%layer2_out_V_data_0_V = alloca i16, align 2" [firmware/myproject.cpp:60]   --->   Operation 14 'alloca' 'layer2_out_V_data_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%layer2_out_V_data_1_V = alloca i16, align 2" [firmware/myproject.cpp:60]   --->   Operation 15 'alloca' 'layer2_out_V_data_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%layer3_out_V_data_0_V = alloca i16, align 2" [firmware/myproject.cpp:64]   --->   Operation 16 'alloca' 'layer3_out_V_data_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%layer3_out_V_data_1_V = alloca i16, align 2" [firmware/myproject.cpp:64]   --->   Operation 17 'alloca' 'layer3_out_V_data_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%layer5_out_V_data_0_V = alloca i16, align 2" [firmware/myproject.cpp:68]   --->   Operation 18 'alloca' 'layer5_out_V_data_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%layer5_out_V_data_1_V = alloca i16, align 2" [firmware/myproject.cpp:68]   --->   Operation 19 'alloca' 'layer5_out_V_data_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%layer5_out_V_data_2_V = alloca i16, align 2" [firmware/myproject.cpp:68]   --->   Operation 20 'alloca' 'layer5_out_V_data_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%layer5_out_V_data_3_V = alloca i16, align 2" [firmware/myproject.cpp:68]   --->   Operation 21 'alloca' 'layer5_out_V_data_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%layer5_out_V_data_4_V = alloca i16, align 2" [firmware/myproject.cpp:68]   --->   Operation 22 'alloca' 'layer5_out_V_data_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%layer5_out_V_data_5_V = alloca i16, align 2" [firmware/myproject.cpp:68]   --->   Operation 23 'alloca' 'layer5_out_V_data_5_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%layer5_out_V_data_6_V = alloca i16, align 2" [firmware/myproject.cpp:68]   --->   Operation 24 'alloca' 'layer5_out_V_data_6_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%layer5_out_V_data_7_V = alloca i16, align 2" [firmware/myproject.cpp:68]   --->   Operation 25 'alloca' 'layer5_out_V_data_7_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%layer5_out_V_data_8_V = alloca i16, align 2" [firmware/myproject.cpp:68]   --->   Operation 26 'alloca' 'layer5_out_V_data_8_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%layer5_out_V_data_9_V = alloca i16, align 2" [firmware/myproject.cpp:68]   --->   Operation 27 'alloca' 'layer5_out_V_data_9_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (0.00ns)   --->   "call fastcc void @"zeropad2d_cl<array,array<ap_fixed,1u>,config7>"(i16* %conv2d_1_input_V_data_0_V, i16* %layer7_out_V_data_0_V)" [firmware/myproject.cpp:58]   --->   Operation 28 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (0.00ns)   --->   "call fastcc void @"zeropad2d_cl<array,array<ap_fixed,1u>,config7>"(i16* %conv2d_1_input_V_data_0_V, i16* %layer7_out_V_data_0_V)" [firmware/myproject.cpp:58]   --->   Operation 29 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 30 [2/2] (0.00ns)   --->   "call fastcc void @"conv_2d_cl<array,array<ap_fixed,2u>,config2>"(i16* %layer7_out_V_data_0_V, i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_1_V)" [firmware/myproject.cpp:62]   --->   Operation 30 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 31 [1/2] (0.00ns)   --->   "call fastcc void @"conv_2d_cl<array,array<ap_fixed,2u>,config2>"(i16* %layer7_out_V_data_0_V, i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_1_V)" [firmware/myproject.cpp:62]   --->   Operation 31 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 32 [2/2] (0.00ns)   --->   "call fastcc void @"relu<array,array<ap_fixed,2u>,relu_config3>"(i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_1_V, i16* %layer3_out_V_data_0_V, i16* %layer3_out_V_data_1_V)" [firmware/myproject.cpp:66]   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 33 [1/2] (0.00ns)   --->   "call fastcc void @"relu<array,array<ap_fixed,2u>,relu_config3>"(i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_1_V, i16* %layer3_out_V_data_0_V, i16* %layer3_out_V_data_1_V)" [firmware/myproject.cpp:66]   --->   Operation 33 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 34 [2/2] (0.00ns)   --->   "call fastcc void @"dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config5>"(i16* %layer3_out_V_data_0_V, i16* %layer3_out_V_data_1_V, i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_3_V, i16* %layer5_out_V_data_4_V, i16* %layer5_out_V_data_5_V, i16* %layer5_out_V_data_6_V, i16* %layer5_out_V_data_7_V, i16* %layer5_out_V_data_8_V, i16* %layer5_out_V_data_9_V)" [firmware/myproject.cpp:70]   --->   Operation 34 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 35 [1/2] (0.00ns)   --->   "call fastcc void @"dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config5>"(i16* %layer3_out_V_data_0_V, i16* %layer3_out_V_data_1_V, i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_3_V, i16* %layer5_out_V_data_4_V, i16* %layer5_out_V_data_5_V, i16* %layer5_out_V_data_6_V, i16* %layer5_out_V_data_7_V, i16* %layer5_out_V_data_8_V, i16* %layer5_out_V_data_9_V)" [firmware/myproject.cpp:70]   --->   Operation 35 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 36 [2/2] (0.00ns)   --->   "call fastcc void @"softmax<array,array<ap_fixed,10u>,softmax_config6>"(i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_3_V, i16* %layer5_out_V_data_4_V, i16* %layer5_out_V_data_5_V, i16* %layer5_out_V_data_6_V, i16* %layer5_out_V_data_7_V, i16* %layer5_out_V_data_8_V, i16* %layer5_out_V_data_9_V, i16* %layer6_out_V_data_0_V, i16* %layer6_out_V_data_1_V, i16* %layer6_out_V_data_2_V, i16* %layer6_out_V_data_3_V, i16* %layer6_out_V_data_4_V, i16* %layer6_out_V_data_5_V, i16* %layer6_out_V_data_6_V, i16* %layer6_out_V_data_7_V, i16* %layer6_out_V_data_8_V, i16* %layer6_out_V_data_9_V)" [firmware/myproject.cpp:72]   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 37 [1/2] (0.00ns)   --->   "call fastcc void @"softmax<array,array<ap_fixed,10u>,softmax_config6>"(i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_3_V, i16* %layer5_out_V_data_4_V, i16* %layer5_out_V_data_5_V, i16* %layer5_out_V_data_6_V, i16* %layer5_out_V_data_7_V, i16* %layer5_out_V_data_8_V, i16* %layer5_out_V_data_9_V, i16* %layer6_out_V_data_0_V, i16* %layer6_out_V_data_1_V, i16* %layer6_out_V_data_2_V, i16* %layer6_out_V_data_3_V, i16* %layer6_out_V_data_4_V, i16* %layer6_out_V_data_5_V, i16* %layer6_out_V_data_6_V, i16* %layer6_out_V_data_7_V, i16* %layer6_out_V_data_8_V, i16* %layer6_out_V_data_9_V)" [firmware/myproject.cpp:72]   --->   Operation 37 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/myproject.cpp:33]   --->   Operation 38 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer6_out_V_data_9_V), !map !211"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer6_out_V_data_8_V), !map !217"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer6_out_V_data_7_V), !map !223"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer6_out_V_data_6_V), !map !229"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer6_out_V_data_5_V), !map !235"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer6_out_V_data_4_V), !map !241"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer6_out_V_data_3_V), !map !247"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer6_out_V_data_2_V), !map !253"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer6_out_V_data_1_V), !map !259"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer6_out_V_data_0_V), !map !265"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %conv2d_1_input_V_data_0_V), !map !271"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_in_1), !map !275"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_out_1), !map !279"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 52 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str223, [1 x i8]* @p_str223, i32 100, i32 100, i16* %layer7_out_V_data_0_V, i16* %layer7_out_V_data_0_V)"   --->   Operation 53 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str224, i32 0, i32 0, [1 x i8]* @p_str225, [1 x i8]* @p_str226, [1 x i8]* @p_str227, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str228, [1 x i8]* @p_str229)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str230, [1 x i8]* @p_str230, i32 64, i32 64, i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_0_V)"   --->   Operation 55 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str231, i32 0, i32 0, [1 x i8]* @p_str232, [1 x i8]* @p_str233, [1 x i8]* @p_str234, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str235, [1 x i8]* @p_str236)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str237, [1 x i8]* @p_str237, i32 64, i32 64, i16* %layer2_out_V_data_1_V, i16* %layer2_out_V_data_1_V)"   --->   Operation 57 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str238, i32 0, i32 0, [1 x i8]* @p_str239, [1 x i8]* @p_str240, [1 x i8]* @p_str241, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str242, [1 x i8]* @p_str243)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer3_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str244, [1 x i8]* @p_str244, i32 64, i32 64, i16* %layer3_out_V_data_0_V, i16* %layer3_out_V_data_0_V)"   --->   Operation 59 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str245, i32 0, i32 0, [1 x i8]* @p_str246, [1 x i8]* @p_str247, [1 x i8]* @p_str248, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str249, [1 x i8]* @p_str250)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer3_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str251, [1 x i8]* @p_str251, i32 64, i32 64, i16* %layer3_out_V_data_1_V, i16* %layer3_out_V_data_1_V)"   --->   Operation 61 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str252, i32 0, i32 0, [1 x i8]* @p_str253, [1 x i8]* @p_str254, [1 x i8]* @p_str255, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str256, [1 x i8]* @p_str257)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str258, [1 x i8]* @p_str258, i32 1, i32 1, i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_0_V)"   --->   Operation 63 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str259, i32 0, i32 0, [1 x i8]* @p_str260, [1 x i8]* @p_str261, [1 x i8]* @p_str262, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str263, [1 x i8]* @p_str264)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str265, [1 x i8]* @p_str265, i32 1, i32 1, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_1_V)"   --->   Operation 65 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str266, i32 0, i32 0, [1 x i8]* @p_str267, [1 x i8]* @p_str268, [1 x i8]* @p_str269, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str270, [1 x i8]* @p_str271)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str272, [1 x i8]* @p_str272, i32 1, i32 1, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_2_V)"   --->   Operation 67 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str273, i32 0, i32 0, [1 x i8]* @p_str274, [1 x i8]* @p_str275, [1 x i8]* @p_str276, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str277, [1 x i8]* @p_str278)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str279, [1 x i8]* @p_str279, i32 1, i32 1, i16* %layer5_out_V_data_3_V, i16* %layer5_out_V_data_3_V)"   --->   Operation 69 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str280, i32 0, i32 0, [1 x i8]* @p_str281, [1 x i8]* @p_str282, [1 x i8]* @p_str283, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str284, [1 x i8]* @p_str285)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str286, [1 x i8]* @p_str286, i32 1, i32 1, i16* %layer5_out_V_data_4_V, i16* %layer5_out_V_data_4_V)"   --->   Operation 71 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str287, i32 0, i32 0, [1 x i8]* @p_str288, [1 x i8]* @p_str289, [1 x i8]* @p_str290, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str291, [1 x i8]* @p_str292)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str293, [1 x i8]* @p_str293, i32 1, i32 1, i16* %layer5_out_V_data_5_V, i16* %layer5_out_V_data_5_V)"   --->   Operation 73 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str294, i32 0, i32 0, [1 x i8]* @p_str295, [1 x i8]* @p_str296, [1 x i8]* @p_str297, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str298, [1 x i8]* @p_str299)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str300, [1 x i8]* @p_str300, i32 1, i32 1, i16* %layer5_out_V_data_6_V, i16* %layer5_out_V_data_6_V)"   --->   Operation 75 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str301, i32 0, i32 0, [1 x i8]* @p_str302, [1 x i8]* @p_str303, [1 x i8]* @p_str304, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str305, [1 x i8]* @p_str306)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str307, [1 x i8]* @p_str307, i32 1, i32 1, i16* %layer5_out_V_data_7_V, i16* %layer5_out_V_data_7_V)"   --->   Operation 77 'specchannel' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str308, i32 0, i32 0, [1 x i8]* @p_str309, [1 x i8]* @p_str310, [1 x i8]* @p_str311, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str312, [1 x i8]* @p_str313)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str314, [1 x i8]* @p_str314, i32 1, i32 1, i16* %layer5_out_V_data_8_V, i16* %layer5_out_V_data_8_V)"   --->   Operation 79 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str315, i32 0, i32 0, [1 x i8]* @p_str316, [1 x i8]* @p_str317, [1 x i8]* @p_str318, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str319, [1 x i8]* @p_str320)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str321, [1 x i8]* @p_str321, i32 1, i32 1, i16* %layer5_out_V_data_9_V, i16* %layer5_out_V_data_9_V)"   --->   Operation 81 'specchannel' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str322, i32 0, i32 0, [1 x i8]* @p_str323, [1 x i8]* @p_str324, [1 x i8]* @p_str325, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str326, [1 x i8]* @p_str327)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %conv2d_1_input_V_data_0_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_0_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_1_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_2_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_3_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_4_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_5_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_6_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_7_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_8_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_9_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "call fastcc void @Block__proc(i16* %const_size_in_1, i16* %const_size_out_1)"   --->   Operation 94 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:74]   --->   Operation 95 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv2d_1_input_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer6_out_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer6_out_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer6_out_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer6_out_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer6_out_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer6_out_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer6_out_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer6_out_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer6_out_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer6_out_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ const_size_in_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ const_size_out_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ kernel_data_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sX]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ exp_table1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111111111]; IO mode=ap_memory:ce=0
Port [ invert_table2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
layer7_out_V_data_0_V     (alloca              ) [ 0011111111111]
layer2_out_V_data_0_V     (alloca              ) [ 0011111111111]
layer2_out_V_data_1_V     (alloca              ) [ 0011111111111]
layer3_out_V_data_0_V     (alloca              ) [ 0011111111111]
layer3_out_V_data_1_V     (alloca              ) [ 0011111111111]
layer5_out_V_data_0_V     (alloca              ) [ 0011111111111]
layer5_out_V_data_1_V     (alloca              ) [ 0011111111111]
layer5_out_V_data_2_V     (alloca              ) [ 0011111111111]
layer5_out_V_data_3_V     (alloca              ) [ 0011111111111]
layer5_out_V_data_4_V     (alloca              ) [ 0011111111111]
layer5_out_V_data_5_V     (alloca              ) [ 0011111111111]
layer5_out_V_data_6_V     (alloca              ) [ 0011111111111]
layer5_out_V_data_7_V     (alloca              ) [ 0011111111111]
layer5_out_V_data_8_V     (alloca              ) [ 0011111111111]
layer5_out_V_data_9_V     (alloca              ) [ 0011111111111]
call_ln58                 (call                ) [ 0000000000000]
call_ln62                 (call                ) [ 0000000000000]
call_ln66                 (call                ) [ 0000000000000]
call_ln70                 (call                ) [ 0000000000000]
call_ln72                 (call                ) [ 0000000000000]
specdataflowpipeline_ln33 (specdataflowpipeline) [ 0000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000000]
spectopmodule_ln0         (spectopmodule       ) [ 0000000000000]
empty                     (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_47                  (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_48                  (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_49                  (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_50                  (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_51                  (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_52                  (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_53                  (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_54                  (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_55                  (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_56                  (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_57                  (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_58                  (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_59                  (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
empty_60                  (specchannel         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
call_ln0                  (call                ) [ 0000000000000]
ret_ln74                  (ret                 ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv2d_1_input_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_1_input_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer6_out_V_data_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer6_out_V_data_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer6_out_V_data_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer6_out_V_data_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer6_out_V_data_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer6_out_V_data_5_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer6_out_V_data_6_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer6_out_V_data_7_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer6_out_V_data_8_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer6_out_V_data_9_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="const_size_in_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="const_size_in_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="const_size_out_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="const_size_out_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_data_V_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_data_V_4">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_5">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_7">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_8">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="sX">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="sY">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="pY">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="pX">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="line_buffer_Array_V_0_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="line_buffer_Array_V_1_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="exp_table1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table1"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="invert_table2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zeropad2d_cl<array,array<ap_fixed,1u>,config7>"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2d_cl<array,array<ap_fixed,2u>,config2>"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu<array,array<ap_fixed,2u>,relu_config3>"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config5>"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax<array,array<ap_fixed,10u>,softmax_config6>"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer7_out_OC_V_OC_data_LF_0_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str223"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str224"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str225"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str226"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str227"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str228"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str229"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_OC_V_OC_data_LF_0_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str230"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str231"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str232"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str233"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str234"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str235"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str236"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_OC_V_OC_data_LF_1_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str237"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str238"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str239"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str240"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str241"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str242"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str243"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_OC_V_OC_data_LF_0_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str244"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str245"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str246"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str247"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str248"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str249"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str250"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_OC_V_OC_data_LF_1_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str251"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str252"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str253"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str254"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str255"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str256"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str257"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer5_out_OC_V_OC_data_LF_0_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str258"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str259"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str260"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str261"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str262"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str263"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str264"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer5_out_OC_V_OC_data_LF_1_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str265"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str266"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str267"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str268"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str269"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str270"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str271"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer5_out_OC_V_OC_data_LF_2_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str272"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str273"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str274"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str275"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str276"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str277"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str278"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer5_out_OC_V_OC_data_LF_3_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str279"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str280"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str281"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str282"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str283"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str284"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str285"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer5_out_OC_V_OC_data_LF_4_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str286"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str287"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str288"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str289"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str290"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str291"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str292"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer5_out_OC_V_OC_data_LF_5_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str293"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str294"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str295"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str296"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str297"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str298"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str299"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer5_out_OC_V_OC_data_LF_6_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str300"/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str301"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str302"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str303"/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str304"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str305"/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str306"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer5_out_OC_V_OC_data_LF_7_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str307"/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str308"/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str309"/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str310"/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str311"/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str312"/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str313"/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer5_out_OC_V_OC_data_LF_8_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str314"/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str315"/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str316"/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str317"/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str318"/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str319"/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str320"/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer5_out_OC_V_OC_data_LF_9_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str321"/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str322"/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str323"/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str324"/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str325"/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str326"/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str327"/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="340" class="1001" name="const_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block__proc"/></StgValue>
</bind>
</comp>

<comp id="342" class="1004" name="layer7_out_V_data_0_V_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer7_out_V_data_0_V/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="layer2_out_V_data_0_V_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_out_V_data_0_V/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="layer2_out_V_data_1_V_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_out_V_data_1_V/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="layer3_out_V_data_0_V_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer3_out_V_data_0_V/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="layer3_out_V_data_1_V_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer3_out_V_data_1_V/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="layer5_out_V_data_0_V_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer5_out_V_data_0_V/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="layer5_out_V_data_1_V_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer5_out_V_data_1_V/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="layer5_out_V_data_2_V_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer5_out_V_data_2_V/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="layer5_out_V_data_3_V_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer5_out_V_data_3_V/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="layer5_out_V_data_4_V_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer5_out_V_data_4_V/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="layer5_out_V_data_5_V_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer5_out_V_data_5_V/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="layer5_out_V_data_6_V_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer5_out_V_data_6_V/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="layer5_out_V_data_7_V_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer5_out_V_data_7_V/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="layer5_out_V_data_8_V_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer5_out_V_data_8_V/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="layer5_out_V_data_9_V_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer5_out_V_data_9_V/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_dense_array_array_ap_fixed_16_6_5_3_0_10u_config5_s_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="0" slack="0"/>
<pin id="404" dir="0" index="1" bw="16" slack="7"/>
<pin id="405" dir="0" index="2" bw="16" slack="7"/>
<pin id="406" dir="0" index="3" bw="16" slack="7"/>
<pin id="407" dir="0" index="4" bw="16" slack="7"/>
<pin id="408" dir="0" index="5" bw="16" slack="7"/>
<pin id="409" dir="0" index="6" bw="16" slack="7"/>
<pin id="410" dir="0" index="7" bw="16" slack="7"/>
<pin id="411" dir="0" index="8" bw="16" slack="7"/>
<pin id="412" dir="0" index="9" bw="16" slack="7"/>
<pin id="413" dir="0" index="10" bw="16" slack="7"/>
<pin id="414" dir="0" index="11" bw="16" slack="7"/>
<pin id="415" dir="0" index="12" bw="16" slack="7"/>
<pin id="416" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln70/8 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_softmax_array_array_ap_fixed_10u_softmax_config6_s_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="0" slack="0"/>
<pin id="420" dir="0" index="1" bw="16" slack="9"/>
<pin id="421" dir="0" index="2" bw="16" slack="9"/>
<pin id="422" dir="0" index="3" bw="16" slack="9"/>
<pin id="423" dir="0" index="4" bw="16" slack="9"/>
<pin id="424" dir="0" index="5" bw="16" slack="9"/>
<pin id="425" dir="0" index="6" bw="16" slack="9"/>
<pin id="426" dir="0" index="7" bw="16" slack="9"/>
<pin id="427" dir="0" index="8" bw="16" slack="9"/>
<pin id="428" dir="0" index="9" bw="16" slack="9"/>
<pin id="429" dir="0" index="10" bw="16" slack="9"/>
<pin id="430" dir="0" index="11" bw="16" slack="0"/>
<pin id="431" dir="0" index="12" bw="16" slack="0"/>
<pin id="432" dir="0" index="13" bw="16" slack="0"/>
<pin id="433" dir="0" index="14" bw="16" slack="0"/>
<pin id="434" dir="0" index="15" bw="16" slack="0"/>
<pin id="435" dir="0" index="16" bw="16" slack="0"/>
<pin id="436" dir="0" index="17" bw="16" slack="0"/>
<pin id="437" dir="0" index="18" bw="16" slack="0"/>
<pin id="438" dir="0" index="19" bw="16" slack="0"/>
<pin id="439" dir="0" index="20" bw="16" slack="0"/>
<pin id="440" dir="0" index="21" bw="18" slack="0"/>
<pin id="441" dir="0" index="22" bw="14" slack="0"/>
<pin id="442" dir="1" index="23" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln72/10 "/>
</bind>
</comp>

<comp id="456" class="1004" name="grp_conv_2d_cl_array_array_ap_fixed_2u_config2_s_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="0" slack="0"/>
<pin id="458" dir="0" index="1" bw="16" slack="3"/>
<pin id="459" dir="0" index="2" bw="16" slack="3"/>
<pin id="460" dir="0" index="3" bw="16" slack="3"/>
<pin id="461" dir="0" index="4" bw="16" slack="0"/>
<pin id="462" dir="0" index="5" bw="16" slack="0"/>
<pin id="463" dir="0" index="6" bw="16" slack="0"/>
<pin id="464" dir="0" index="7" bw="16" slack="0"/>
<pin id="465" dir="0" index="8" bw="16" slack="0"/>
<pin id="466" dir="0" index="9" bw="16" slack="0"/>
<pin id="467" dir="0" index="10" bw="32" slack="0"/>
<pin id="468" dir="0" index="11" bw="32" slack="0"/>
<pin id="469" dir="0" index="12" bw="32" slack="0"/>
<pin id="470" dir="0" index="13" bw="32" slack="0"/>
<pin id="471" dir="0" index="14" bw="16" slack="0"/>
<pin id="472" dir="0" index="15" bw="16" slack="0"/>
<pin id="473" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln62/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="grp_zeropad2d_cl_array_array_ap_fixed_1u_config7_s_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="0" slack="0"/>
<pin id="489" dir="0" index="1" bw="16" slack="0"/>
<pin id="490" dir="0" index="2" bw="16" slack="1"/>
<pin id="491" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln58/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="grp_relu_array_array_ap_fixed_2u_relu_config3_s_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="0" slack="0"/>
<pin id="496" dir="0" index="1" bw="16" slack="5"/>
<pin id="497" dir="0" index="2" bw="16" slack="5"/>
<pin id="498" dir="0" index="3" bw="16" slack="5"/>
<pin id="499" dir="0" index="4" bw="16" slack="5"/>
<pin id="500" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="call_ln0_Block_proc_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="0" slack="0"/>
<pin id="504" dir="0" index="1" bw="16" slack="0"/>
<pin id="505" dir="0" index="2" bw="16" slack="0"/>
<pin id="506" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/12 "/>
</bind>
</comp>

<comp id="510" class="1005" name="layer7_out_V_data_0_V_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="16" slack="1"/>
<pin id="512" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer7_out_V_data_0_V "/>
</bind>
</comp>

<comp id="516" class="1005" name="layer2_out_V_data_0_V_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="3"/>
<pin id="518" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="layer2_out_V_data_0_V "/>
</bind>
</comp>

<comp id="522" class="1005" name="layer2_out_V_data_1_V_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="16" slack="3"/>
<pin id="524" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="layer2_out_V_data_1_V "/>
</bind>
</comp>

<comp id="528" class="1005" name="layer3_out_V_data_0_V_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="16" slack="5"/>
<pin id="530" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="layer3_out_V_data_0_V "/>
</bind>
</comp>

<comp id="534" class="1005" name="layer3_out_V_data_1_V_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="16" slack="5"/>
<pin id="536" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="layer3_out_V_data_1_V "/>
</bind>
</comp>

<comp id="540" class="1005" name="layer5_out_V_data_0_V_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="7"/>
<pin id="542" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="layer5_out_V_data_0_V "/>
</bind>
</comp>

<comp id="546" class="1005" name="layer5_out_V_data_1_V_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="7"/>
<pin id="548" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="layer5_out_V_data_1_V "/>
</bind>
</comp>

<comp id="552" class="1005" name="layer5_out_V_data_2_V_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="16" slack="7"/>
<pin id="554" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="layer5_out_V_data_2_V "/>
</bind>
</comp>

<comp id="558" class="1005" name="layer5_out_V_data_3_V_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="16" slack="7"/>
<pin id="560" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="layer5_out_V_data_3_V "/>
</bind>
</comp>

<comp id="564" class="1005" name="layer5_out_V_data_4_V_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="7"/>
<pin id="566" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="layer5_out_V_data_4_V "/>
</bind>
</comp>

<comp id="570" class="1005" name="layer5_out_V_data_5_V_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="16" slack="7"/>
<pin id="572" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="layer5_out_V_data_5_V "/>
</bind>
</comp>

<comp id="576" class="1005" name="layer5_out_V_data_6_V_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="16" slack="7"/>
<pin id="578" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="layer5_out_V_data_6_V "/>
</bind>
</comp>

<comp id="582" class="1005" name="layer5_out_V_data_7_V_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="16" slack="7"/>
<pin id="584" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="layer5_out_V_data_7_V "/>
</bind>
</comp>

<comp id="588" class="1005" name="layer5_out_V_data_8_V_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="16" slack="7"/>
<pin id="590" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="layer5_out_V_data_8_V "/>
</bind>
</comp>

<comp id="594" class="1005" name="layer5_out_V_data_9_V_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="16" slack="7"/>
<pin id="596" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="layer5_out_V_data_9_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="345"><net_src comp="54" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="54" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="54" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="54" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="54" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="54" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="54" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="54" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="54" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="54" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="54" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="54" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="54" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="54" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="54" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="417"><net_src comp="62" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="443"><net_src comp="64" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="444"><net_src comp="2" pin="0"/><net_sink comp="418" pin=11"/></net>

<net id="445"><net_src comp="4" pin="0"/><net_sink comp="418" pin=12"/></net>

<net id="446"><net_src comp="6" pin="0"/><net_sink comp="418" pin=13"/></net>

<net id="447"><net_src comp="8" pin="0"/><net_sink comp="418" pin=14"/></net>

<net id="448"><net_src comp="10" pin="0"/><net_sink comp="418" pin=15"/></net>

<net id="449"><net_src comp="12" pin="0"/><net_sink comp="418" pin=16"/></net>

<net id="450"><net_src comp="14" pin="0"/><net_sink comp="418" pin=17"/></net>

<net id="451"><net_src comp="16" pin="0"/><net_sink comp="418" pin=18"/></net>

<net id="452"><net_src comp="18" pin="0"/><net_sink comp="418" pin=19"/></net>

<net id="453"><net_src comp="20" pin="0"/><net_sink comp="418" pin=20"/></net>

<net id="454"><net_src comp="50" pin="0"/><net_sink comp="418" pin=21"/></net>

<net id="455"><net_src comp="52" pin="0"/><net_sink comp="418" pin=22"/></net>

<net id="474"><net_src comp="58" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="475"><net_src comp="26" pin="0"/><net_sink comp="456" pin=4"/></net>

<net id="476"><net_src comp="28" pin="0"/><net_sink comp="456" pin=5"/></net>

<net id="477"><net_src comp="30" pin="0"/><net_sink comp="456" pin=6"/></net>

<net id="478"><net_src comp="32" pin="0"/><net_sink comp="456" pin=7"/></net>

<net id="479"><net_src comp="34" pin="0"/><net_sink comp="456" pin=8"/></net>

<net id="480"><net_src comp="36" pin="0"/><net_sink comp="456" pin=9"/></net>

<net id="481"><net_src comp="38" pin="0"/><net_sink comp="456" pin=10"/></net>

<net id="482"><net_src comp="40" pin="0"/><net_sink comp="456" pin=11"/></net>

<net id="483"><net_src comp="42" pin="0"/><net_sink comp="456" pin=12"/></net>

<net id="484"><net_src comp="44" pin="0"/><net_sink comp="456" pin=13"/></net>

<net id="485"><net_src comp="46" pin="0"/><net_sink comp="456" pin=14"/></net>

<net id="486"><net_src comp="48" pin="0"/><net_sink comp="456" pin=15"/></net>

<net id="492"><net_src comp="56" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="0" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="501"><net_src comp="60" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="507"><net_src comp="340" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="22" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="24" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="513"><net_src comp="342" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="519"><net_src comp="346" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="456" pin=2"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="525"><net_src comp="350" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="456" pin=3"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="531"><net_src comp="354" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="494" pin=3"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="537"><net_src comp="358" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="494" pin=4"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="543"><net_src comp="362" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="402" pin=3"/></net>

<net id="545"><net_src comp="540" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="549"><net_src comp="366" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="402" pin=4"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="555"><net_src comp="370" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="402" pin=5"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="418" pin=3"/></net>

<net id="561"><net_src comp="374" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="402" pin=6"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="418" pin=4"/></net>

<net id="567"><net_src comp="378" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="402" pin=7"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="418" pin=5"/></net>

<net id="573"><net_src comp="382" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="402" pin=8"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="418" pin=6"/></net>

<net id="579"><net_src comp="386" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="402" pin=9"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="418" pin=7"/></net>

<net id="585"><net_src comp="390" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="402" pin=10"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="418" pin=8"/></net>

<net id="591"><net_src comp="394" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="402" pin=11"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="418" pin=9"/></net>

<net id="597"><net_src comp="398" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="402" pin=12"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="418" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer6_out_V_data_0_V | {10 11 }
	Port: layer6_out_V_data_1_V | {10 11 }
	Port: layer6_out_V_data_2_V | {10 11 }
	Port: layer6_out_V_data_3_V | {10 11 }
	Port: layer6_out_V_data_4_V | {10 11 }
	Port: layer6_out_V_data_5_V | {10 11 }
	Port: layer6_out_V_data_6_V | {10 11 }
	Port: layer6_out_V_data_7_V | {10 11 }
	Port: layer6_out_V_data_8_V | {10 11 }
	Port: layer6_out_V_data_9_V | {10 11 }
	Port: const_size_in_1 | {12 }
	Port: const_size_out_1 | {12 }
	Port: kernel_data_V_1 | {4 5 }
	Port: kernel_data_V_2 | {4 5 }
	Port: kernel_data_V_4 | {4 5 }
	Port: kernel_data_V_5 | {4 5 }
	Port: kernel_data_V_7 | {4 5 }
	Port: kernel_data_V_8 | {4 5 }
	Port: sX | {4 5 }
	Port: sY | {4 5 }
	Port: pY | {4 5 }
	Port: pX | {4 5 }
 - Input state : 
	Port: myproject : conv2d_1_input_V_data_0_V | {2 3 }
	Port: myproject : kernel_data_V_1 | {4 5 }
	Port: myproject : kernel_data_V_2 | {4 5 }
	Port: myproject : kernel_data_V_4 | {4 5 }
	Port: myproject : kernel_data_V_5 | {4 5 }
	Port: myproject : kernel_data_V_7 | {4 5 }
	Port: myproject : kernel_data_V_8 | {4 5 }
	Port: myproject : sX | {4 5 }
	Port: myproject : sY | {4 5 }
	Port: myproject : pY | {4 5 }
	Port: myproject : pX | {4 5 }
	Port: myproject : exp_table1 | {10 11 }
	Port: myproject : invert_table2 | {10 11 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                         Functional Unit                        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|          | grp_dense_array_array_ap_fixed_16_6_5_3_0_10u_config5_s_fu_402 |   949   |    0    |   5029  |  31643  |
|          |  grp_softmax_array_array_ap_fixed_10u_softmax_config6_s_fu_418 |    10   |  6.633  |   466   |   1142  |
|   call   |     grp_conv_2d_cl_array_array_ap_fixed_2u_config2_s_fu_456    |    14   |    0    |   513   |   783   |
|          |    grp_zeropad2d_cl_array_array_ap_fixed_1u_config7_s_fu_487   |    0    |  0.603  |    32   |    69   |
|          |     grp_relu_array_array_ap_fixed_2u_relu_config3_s_fu_494     |    0    |    0    |    15   |    76   |
|          |                   call_ln0_Block_proc_fu_502                   |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                |   973   |  7.236  |   6055  |  33713  |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------------------+--------+--------+--------+
|                       |  BRAM  |   FF   |   LUT  |
+-----------------------+--------+--------+--------+
|       exp_table1      |    5   |    0   |    0   |
|     invert_table2     |    1   |    0   |    0   |
|line_buffer_Array_V_0_0|    0   |   64   |   32   |
|line_buffer_Array_V_1_0|    0   |   64   |   32   |
+-----------------------+--------+--------+--------+
|         Total         |    6   |   128  |   64   |
+-----------------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|layer2_out_V_data_0_V_reg_516|   16   |
|layer2_out_V_data_1_V_reg_522|   16   |
|layer3_out_V_data_0_V_reg_528|   16   |
|layer3_out_V_data_1_V_reg_534|   16   |
|layer5_out_V_data_0_V_reg_540|   16   |
|layer5_out_V_data_1_V_reg_546|   16   |
|layer5_out_V_data_2_V_reg_552|   16   |
|layer5_out_V_data_3_V_reg_558|   16   |
|layer5_out_V_data_4_V_reg_564|   16   |
|layer5_out_V_data_5_V_reg_570|   16   |
|layer5_out_V_data_6_V_reg_576|   16   |
|layer5_out_V_data_7_V_reg_582|   16   |
|layer5_out_V_data_8_V_reg_588|   16   |
|layer5_out_V_data_9_V_reg_594|   16   |
|layer7_out_V_data_0_V_reg_510|   16   |
+-----------------------------+--------+
|            Total            |   240  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   973  |    7   |  6055  |  33713 |
|   Memory  |    6   |    -   |    -   |   128  |   64   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   240  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    6   |   973  |    7   |  6423  |  33777 |
+-----------+--------+--------+--------+--------+--------+
