module fsub_tb;
   reg a,b,c;
   wire d,B;
fsub fsub_tb(
   .a(a),
   .b(b),
   .c(c),
   .d(d),
   .B(B));
initial begin
  $monitor("time=%0t,a=%b,b=%b,c=%b,d=%b,B=%b",$time,a,b,c,d,B);

   a=0;b=0;c=0;#10;
   a=0;b=0;c=1;#10;
   a=0;b=1;c=0;#10;
   a=0;b=1;c=1;#10;
   a=1;b=0;c=0;#10;
   a=1;b=0;c=1;#10;
   a=1;b=1;c=0;#10;
   a=1;b=1;c=1;#10;
  end
endmodule
