#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Dec 15 10:38:18 2019
# Process ID: 2912
# Current directory: C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10748 C:\Users\xieyuhuai\Desktop\design\func_test_v0.01\soc_sram_func\run_vivado\mycpu_prj1\mycpu.xpr
# Log file: C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/vivado.log
# Journal file: C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1'
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soft/func/obj/inst_ram.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 814.719 ; gain = 205.852
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'jalD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/data_memory_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:69]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:92]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeregW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:95]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'resultW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:96]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:98]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pcW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/div_radix2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_radix2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/load_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
WARNING: [VRFC 10-3676] redeclaration of ansi port 'regwriteW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:39]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/store_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:141]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:144]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'data_sram_wen' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:150]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:87]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:88]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:97]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:98]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'addra' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.data_memory_controller
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=16)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.PC(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.div_radix2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.store_which
Compiling module xil_defaultlib.flopenr(WIDTH=5)
Compiling module xil_defaultlib.flopenr(WIDTH=64)
Compiling module xil_defaultlib.load_which
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.bridge_1x2
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.cpu.imem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.cpu.dmem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 928.727 ; gain = 99.438
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 928.727 ; gain = 99.438
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2047 ns] Error!!!
    reference: PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
    mycpu    : PC = 0xzzzzzzzz, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
--------------------------------------------------------------
$finish called at time : 2087 ns : File "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'jalD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/data_memory_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:69]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:92]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeregW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:95]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'resultW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:96]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:98]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pcW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/div_radix2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_radix2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/load_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
WARNING: [VRFC 10-3676] redeclaration of ansi port 'regwriteW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:39]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/store_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:141]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:144]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'data_sram_wen' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:150]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:87]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:88]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:97]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:98]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'addra' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.data_memory_controller
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=16)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.PC(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.div_radix2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.store_which
Compiling module xil_defaultlib.flopenr(WIDTH=5)
Compiling module xil_defaultlib.flopenr(WIDTH=64)
Compiling module xil_defaultlib.load_which
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.bridge_1x2
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.cpu.imem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.cpu.dmem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 939.477 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 939.477 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[  14117 ns] Error!!!
    reference: PC = 0x9fc00ab8, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x0000aaaa
    mycpu    : PC = 0x9fc00ab8, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 14157 ns : File "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'jalD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/data_memory_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:69]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:92]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeregW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:95]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'resultW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:96]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:98]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pcW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/div_radix2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_radix2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/load_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
WARNING: [VRFC 10-3676] redeclaration of ansi port 'regwriteW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:39]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/store_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:141]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:144]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'data_sram_wen' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:150]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v:55]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:87]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:88]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:97]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:98]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'addra' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.data_memory_controller
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=16)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.PC(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.div_radix2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.store_which
Compiling module xil_defaultlib.flopenr(WIDTH=5)
Compiling module xil_defaultlib.flopenr(WIDTH=64)
Compiling module xil_defaultlib.load_which
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.bridge_1x2
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.cpu.imem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.cpu.dmem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1226.504 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[  14117 ns] Error!!!
    reference: PC = 0x9fc00ab8, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x0000aaaa
    mycpu    : PC = 0x9fc00ab8, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 14157 ns : File "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'jalD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/data_memory_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:69]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:92]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeregW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:95]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'resultW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:96]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:98]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pcW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/div_radix2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_radix2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/load_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
WARNING: [VRFC 10-3676] redeclaration of ansi port 'regwriteW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:39]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/store_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:141]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:144]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'data_sram_wen' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:150]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v:55]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:87]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:88]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:97]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:98]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'addra' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v:56]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 16 for port 'addra' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.data_memory_controller
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=16)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.PC(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.div_radix2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.store_which
Compiling module xil_defaultlib.flopenr(WIDTH=5)
Compiling module xil_defaultlib.flopenr(WIDTH=64)
Compiling module xil_defaultlib.load_which
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.bridge_1x2
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.cpu.imem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.cpu.dmem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1226.504 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1226.504 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[  14117 ns] Error!!!
    reference: PC = 0x9fc00ab8, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x0000aaaa
    mycpu    : PC = 0x9fc00ab8, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 14157 ns : File "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'jalD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/data_memory_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:69]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:92]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeregW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:95]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'resultW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:96]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:98]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pcW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/div_radix2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_radix2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/load_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
WARNING: [VRFC 10-3676] redeclaration of ansi port 'regwriteW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:39]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/store_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:141]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:144]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'data_sram_wen' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:150]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v:55]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:87]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:88]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:97]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:98]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'addra' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v:56]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 16 for port 'addra' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.data_memory_controller
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=16)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.PC(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.div_radix2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.store_which
Compiling module xil_defaultlib.flopenr(WIDTH=5)
Compiling module xil_defaultlib.flopenr(WIDTH=64)
Compiling module xil_defaultlib.load_which
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.bridge_1x2
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.cpu.imem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.cpu.dmem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1226.504 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14045 ns] Number 8'd01 Functional Test Point PASS!!!
--------------------------------------------------------------
[  14117 ns] Error!!!
    reference: PC = 0x9fc00ab8, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x0000aaaa
    mycpu    : PC = 0x9fc00ab8, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 14157 ns : File "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'jalD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/data_memory_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:69]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:92]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeregW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:95]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'resultW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:96]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:98]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pcW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/div_radix2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_radix2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/load_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
WARNING: [VRFC 10-3676] redeclaration of ansi port 'regwriteW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:39]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/store_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:141]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v:55]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:87]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:88]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:97]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.data_memory_controller
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=16)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.PC(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.div_radix2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.store_which
Compiling module xil_defaultlib.flopenr(WIDTH=5)
Compiling module xil_defaultlib.flopenr(WIDTH=64)
Compiling module xil_defaultlib.load_which
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1226.504 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2067 ns] Error!!!
    reference: PC = 0xbfc006b8, wb_rf_wnum = 0x04, wb_rf_wdata = 0xbfaf0000
    mycpu    : PC = 0xbfc00008, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
--------------------------------------------------------------
$finish called at time : 2107 ns : File "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'jalD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/data_memory_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:69]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:92]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeregW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:95]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'resultW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:96]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:98]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pcW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/div_radix2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_radix2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/load_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
WARNING: [VRFC 10-3676] redeclaration of ansi port 'regwriteW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:39]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/store_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:141]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v:55]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:87]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:88]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:97]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.data_memory_controller
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=16)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.PC(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.div_radix2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.store_which
Compiling module xil_defaultlib.flopenr(WIDTH=5)
Compiling module xil_defaultlib.flopenr(WIDTH=64)
Compiling module xil_defaultlib.load_which
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1226.504 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14035 ns] Number 8'd01 Functional Test Point PASS!!!
--------------------------------------------------------------
[  14137 ns] Error!!!
    reference: PC = 0x9fc00abc, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x00000000
    mycpu    : PC = 0x9fc00ac0, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 14177 ns : File "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'jalD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/data_memory_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:69]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:92]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeregW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:95]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'resultW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:96]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:98]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pcW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/div_radix2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_radix2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/load_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
WARNING: [VRFC 10-3676] redeclaration of ansi port 'regwriteW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:39]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/store_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:141]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v:55]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:87]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:88]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:97]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.data_memory_controller
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=16)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.PC(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.div_radix2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.store_which
Compiling module xil_defaultlib.flopenr(WIDTH=5)
Compiling module xil_defaultlib.flopenr(WIDTH=64)
Compiling module xil_defaultlib.load_which
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1226.504 ; gain = 0.000
update_compile_order -fileset sources_1
run all
==============================================================
Test begin!
----[  14035 ns] Number 8'd01 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc43704
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc44514
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc45304
----[  43535 ns] Number 8'd02 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc74d88
----[  53675 ns] Number 8'd03 Functional Test Point PASS!!!
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc255d8
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc26898
----[  77055 ns] Number 8'd04 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc1882c
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc19aec
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc1b05c
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc1c38c
----[ 112835 ns] Number 8'd05 Functional Test Point PASS!!!
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc36ce8
----[ 125905 ns] Number 8'd06 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc51bf4
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc52a04
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc537fc
----[ 155325 ns] Number 8'd07 Functional Test Point PASS!!!
--------------------------------------------------------------
[ 155877 ns] Error!!!
    reference: PC = 0xbfc3cb1c, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
    mycpu    : PC = 0xbfc3cb1c, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000001
--------------------------------------------------------------
$finish called at time : 155917 ns : File "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/aluoutE}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/aluout2E}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/aluoutM}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/aluoutW}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/rsE}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/rtE}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/rdE}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/srcb2E}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/srcb3E}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/rf/rf}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/srca2E}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-1412] syntax error near = [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU.v:75]
ERROR: [VRFC 10-2865] module 'ALU' ignored due to previous errors [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU.v:22]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-1412] syntax error near = [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU.v:75]
ERROR: [VRFC 10-2865] module 'ALU' ignored due to previous errors [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU.v:22]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'jalD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/data_memory_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:69]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:92]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeregW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:95]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'resultW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:96]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:98]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pcW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/div_radix2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_radix2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/load_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
WARNING: [VRFC 10-3676] redeclaration of ansi port 'regwriteW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:39]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/store_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:141]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v:55]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:87]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:88]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:97]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.data_memory_controller
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=16)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.PC(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.div_radix2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.store_which
Compiling module xil_defaultlib.flopenr(WIDTH=5)
Compiling module xil_defaultlib.flopenr(WIDTH=64)
Compiling module xil_defaultlib.load_which
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1384.527 ; gain = 8.164
run 10 us
==============================================================
Test begin!
--------------------------------------------------------------
[   2247 ns] Error!!!
    reference: PC = 0xbfc006f8, wb_rf_wnum = 0x19, wb_rf_wdata = 0x9fc00704
    mycpu    : PC = 0xbfc006f8, wb_rf_wnum = 0x19, wb_rf_wdata = 0x00000001
--------------------------------------------------------------
$finish called at time : 2287 ns : File "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'jalD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/data_memory_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:69]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:92]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeregW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:95]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'resultW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:96]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:98]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pcW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/div_radix2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_radix2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/load_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
WARNING: [VRFC 10-3676] redeclaration of ansi port 'regwriteW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:39]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/store_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:141]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v:55]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:87]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:88]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:97]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.data_memory_controller
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=16)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.PC(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.div_radix2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.store_which
Compiling module xil_defaultlib.flopenr(WIDTH=5)
Compiling module xil_defaultlib.flopenr(WIDTH=64)
Compiling module xil_defaultlib.load_which
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1384.527 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14035 ns] Number 8'd01 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc43704
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc44514
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc45304
----[  43535 ns] Number 8'd02 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc74d88
----[  53675 ns] Number 8'd03 Functional Test Point PASS!!!
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc255d8
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc26898
----[  77055 ns] Number 8'd04 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc1882c
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc19aec
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc1b05c
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc1c38c
----[ 112835 ns] Number 8'd05 Functional Test Point PASS!!!
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc36ce8
----[ 125905 ns] Number 8'd06 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc51bf4
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc52a04
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc537fc
----[ 155325 ns] Number 8'd07 Functional Test Point PASS!!!
--------------------------------------------------------------
[ 155697 ns] Error!!!
    reference: PC = 0xbfc3cadc, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000001
    mycpu    : PC = 0xbfc3cadc, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 155737 ns : File "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'jalD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/data_memory_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:69]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:92]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeregW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:95]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'resultW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:96]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:98]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pcW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/div_radix2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_radix2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/load_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
WARNING: [VRFC 10-3676] redeclaration of ansi port 'regwriteW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:39]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/store_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:141]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v:55]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:87]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:88]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:97]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.data_memory_controller
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=16)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.PC(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.div_radix2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.store_which
Compiling module xil_defaultlib.flopenr(WIDTH=5)
Compiling module xil_defaultlib.flopenr(WIDTH=64)
Compiling module xil_defaultlib.load_which
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1384.527 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14035 ns] Number 8'd01 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc43704
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc44514
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc45304
----[  43535 ns] Number 8'd02 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc74d88
----[  53675 ns] Number 8'd03 Functional Test Point PASS!!!
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc255d8
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc26898
----[  77055 ns] Number 8'd04 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc1882c
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc19aec
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc1b05c
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc1c38c
----[ 112835 ns] Number 8'd05 Functional Test Point PASS!!!
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc36ce8
----[ 125905 ns] Number 8'd06 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc51bf4
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc52a04
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc537fc
----[ 155325 ns] Number 8'd07 Functional Test Point PASS!!!
--------------------------------------------------------------
[ 155787 ns] Error!!!
    reference: PC = 0xbfc3cafc, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
    mycpu    : PC = 0xbfc3cafc, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000001
--------------------------------------------------------------
$finish called at time : 155827 ns : File "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'jalD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/data_memory_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:69]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:92]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeregW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:95]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'resultW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:96]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:98]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pcW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/div_radix2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_radix2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/load_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
WARNING: [VRFC 10-3676] redeclaration of ansi port 'regwriteW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:39]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/store_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:141]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v:55]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:87]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:88]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:97]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.data_memory_controller
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=16)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.PC(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.div_radix2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.store_which
Compiling module xil_defaultlib.flopenr(WIDTH=5)
Compiling module xil_defaultlib.flopenr(WIDTH=64)
Compiling module xil_defaultlib.load_which
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1384.527 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14035 ns] Number 8'd01 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc43704
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc44514
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc45304
----[  43535 ns] Number 8'd02 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc74d88
----[  53675 ns] Number 8'd03 Functional Test Point PASS!!!
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc255d8
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc26898
----[  77055 ns] Number 8'd04 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc1882c
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc19aec
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc1b05c
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc1c38c
----[ 112835 ns] Number 8'd05 Functional Test Point PASS!!!
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc36ce8
----[ 125905 ns] Number 8'd06 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc51bf4
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc52a04
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc537fc
----[ 155325 ns] Number 8'd07 Functional Test Point PASS!!!
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc3d39c
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc3e180
----[ 181775 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc00ae4
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc549fc
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc55748
----[ 202715 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc27f98
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc28cf0
----[ 223655 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc56334
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc570c4
----[ 245955 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 252000 ns] Test is running, debug_wb_pc = 0xbfc05dc8
----[ 260615 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 262000 ns] Test is running, debug_wb_pc = 0xbfc29150
        [ 272000 ns] Test is running, debug_wb_pc = 0xbfc2a5a0
        [ 282000 ns] Test is running, debug_wb_pc = 0xbfc2b9f0
----[ 285195 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 292000 ns] Test is running, debug_wb_pc = 0xbfc4df20
        [ 302000 ns] Test is running, debug_wb_pc = 0xbfc4f220
        [ 312000 ns] Test is running, debug_wb_pc = 0xbfc50520
----[ 319735 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 322000 ns] Test is running, debug_wb_pc = 0xbfc68110
        [ 332000 ns] Test is running, debug_wb_pc = 0xbfc694a0
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc6a810
        [ 352000 ns] Test is running, debug_wb_pc = 0xbfc6bba8
----[ 354195 ns] Number 8'd15 Functional Test Point PASS!!!
----[ 357955 ns] Number 8'd16 Functional Test Point PASS!!!
----[ 361975 ns] Number 8'd17 Functional Test Point PASS!!!
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc67d34
----[ 363915 ns] Number 8'd18 Functional Test Point PASS!!!
----[ 366125 ns] Number 8'd19 Functional Test Point PASS!!!
----[ 368585 ns] Number 8'd20 Functional Test Point PASS!!!
        [ 372000 ns] Test is running, debug_wb_pc = 0xbfc65ae0
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc668f0
        [ 392000 ns] Test is running, debug_wb_pc = 0xbfc676dc
----[ 392925 ns] Number 8'd21 Functional Test Point PASS!!!
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc0eb30
        [ 412000 ns] Test is running, debug_wb_pc = 0xbfc0f8dc
----[ 416365 ns] Number 8'd22 Functional Test Point PASS!!!
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc2c800
        [ 432000 ns] Test is running, debug_wb_pc = 0xbfc2d60c
----[ 440205 ns] Number 8'd23 Functional Test Point PASS!!!
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc4574c
        [ 452000 ns] Test is running, debug_wb_pc = 0xbfc4655c
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc47364
----[ 469655 ns] Number 8'd24 Functional Test Point PASS!!!
        [ 472000 ns] Test is running, debug_wb_pc = 0xbfc09e58
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc0ac3c
        [ 492000 ns] Test is running, debug_wb_pc = 0xbfc0ba08
----[ 496105 ns] Number 8'd25 Functional Test Point PASS!!!
        [ 502000 ns] Test is running, debug_wb_pc = 0xbfc6371c
        [ 512000 ns] Test is running, debug_wb_pc = 0xbfc6452c
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc65304
----[ 524485 ns] Number 8'd26 Functional Test Point PASS!!!
        [ 532000 ns] Test is running, debug_wb_pc = 0xbfc37cb8
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc38a20
----[ 545425 ns] Number 8'd27 Functional Test Point PASS!!!
        [ 552000 ns] Test is running, debug_wb_pc = 0xbfc013d4
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc021e4
        [ 572000 ns] Test is running, debug_wb_pc = 0xbfc02fd8
----[ 574855 ns] Number 8'd28 Functional Test Point PASS!!!
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc5f66c
        [ 592000 ns] Test is running, debug_wb_pc = 0xbfc60418
----[ 598295 ns] Number 8'd29 Functional Test Point PASS!!!
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc2e648
        [ 612000 ns] Test is running, debug_wb_pc = 0xbfc2f458
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc3025c
----[ 627745 ns] Number 8'd30 Functional Test Point PASS!!!
        [ 632000 ns] Test is running, debug_wb_pc = 0xbfc0c518
        [ 642000 ns] Test is running, debug_wb_pc = 0xbfc0d2c4
----[ 651185 ns] Number 8'd31 Functional Test Point PASS!!!
        [ 652000 ns] Test is running, debug_wb_pc = 0xbfc5cb94
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc5d954
        [ 672000 ns] Test is running, debug_wb_pc = 0xbfc5e724
----[ 676355 ns] Number 8'd32 Functional Test Point PASS!!!
        [ 682000 ns] Test is running, debug_wb_pc = 0xbfc618d8
        [ 692000 ns] Test is running, debug_wb_pc = 0xbfc62660
----[ 698595 ns] Number 8'd33 Functional Test Point PASS!!!
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc105f8
        [ 712000 ns] Test is running, debug_wb_pc = 0xbfc113c0
        [ 722000 ns] Test is running, debug_wb_pc = 0xbfc12184
----[ 724005 ns] Number 8'd34 Functional Test Point PASS!!!
        [ 732000 ns] Test is running, debug_wb_pc = 0xbfc0881c
        [ 742000 ns] Test is running, debug_wb_pc = 0xbfc095ac
----[ 746375 ns] Number 8'd35 Functional Test Point PASS!!!
        [ 752000 ns] Test is running, debug_wb_pc = 0xbfc41108
        [ 762000 ns] Test is running, debug_wb_pc = 0xbfc41ed0
----[ 771795 ns] Number 8'd36 Functional Test Point PASS!!!
        [ 772000 ns] Test is running, debug_wb_pc = 0xbfc00adc
        [ 782000 ns] Test is running, debug_wb_pc = 0xbfc49294
        [ 792000 ns] Test is running, debug_wb_pc = 0xbfc4a72c
        [ 802000 ns] Test is running, debug_wb_pc = 0xbfc4bbcc
        [ 812000 ns] Test is running, debug_wb_pc = 0xbfc4d094
----[ 813095 ns] Number 8'd37 Functional Test Point PASS!!!
        [ 822000 ns] Test is running, debug_wb_pc = 0xbfc31bfc
        [ 832000 ns] Test is running, debug_wb_pc = 0xbfc330e8
        [ 842000 ns] Test is running, debug_wb_pc = 0xbfc34560
        [ 852000 ns] Test is running, debug_wb_pc = 0xbfc35a5c
----[ 854195 ns] Number 8'd38 Functional Test Point PASS!!!
        [ 862000 ns] Test is running, debug_wb_pc = 0xbfc585a8
        [ 872000 ns] Test is running, debug_wb_pc = 0xbfc59a3c
        [ 882000 ns] Test is running, debug_wb_pc = 0xbfc5aef4
        [ 892000 ns] Test is running, debug_wb_pc = 0xbfc5c3bc
----[ 895495 ns] Number 8'd39 Functional Test Point PASS!!!
        [ 902000 ns] Test is running, debug_wb_pc = 0xbfc39a28
        [ 912000 ns] Test is running, debug_wb_pc = 0xbfc3ad40
        [ 922000 ns] Test is running, debug_wb_pc = 0xbfc3c064
----[ 927455 ns] Number 8'd40 Functional Test Point PASS!!!
        [ 932000 ns] Test is running, debug_wb_pc = 0xbfc1cd0c
        [ 942000 ns] Test is running, debug_wb_pc = 0xbfc1dfb8
        [ 952000 ns] Test is running, debug_wb_pc = 0xbfc1f214
        [ 962000 ns] Test is running, debug_wb_pc = 0xbfc204f0
        [ 972000 ns] Test is running, debug_wb_pc = 0xbfc217bc
----[ 974515 ns] Number 8'd41 Functional Test Point PASS!!!
        [ 982000 ns] Test is running, debug_wb_pc = 0xbfc131d0
        [ 992000 ns] Test is running, debug_wb_pc = 0xbfc14494
        [1002000 ns] Test is running, debug_wb_pc = 0xbfc1574c
        [1012000 ns] Test is running, debug_wb_pc = 0xbfc169a8
        [1022000 ns] Test is running, debug_wb_pc = 0xbfc17c5c
----[1023745 ns] Number 8'd42 Functional Test Point PASS!!!
        [1032000 ns] Test is running, debug_wb_pc = 0xbfc6cd78
        [1042000 ns] Test is running, debug_wb_pc = 0xbfc6de5c
        [1052000 ns] Test is running, debug_wb_pc = 0xbfc6ef40
        [1062000 ns] Test is running, debug_wb_pc = 0xbfc70024
        [1072000 ns] Test is running, debug_wb_pc = 0xbfc71108
----[1075925 ns] Number 8'd43 Functional Test Point PASS!!!
--------------------------------------------------------------
[1076277 ns] Error!!!
    reference: PC = 0xbfc3ef04, wb_rf_wnum = 0x09, wb_rf_wdata = 0x20831400
    mycpu    : PC = 0xbfc3ef00, wb_rf_wnum = 0x09, wb_rf_wdata = 0x20830000
--------------------------------------------------------------
$finish called at time : 1076317 ns : File "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1384.527 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'jalD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/data_memory_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:70]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:87]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:93]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flushM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:95]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeregW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:97]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'resultW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:98]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:100]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pcW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/div_radix2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_radix2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/load_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
WARNING: [VRFC 10-3676] redeclaration of ansi port 'regwriteW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:39]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/store_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:141]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v:55]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:88]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:89]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:94]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:98]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.data_memory_controller
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=16)
Compiling module xil_defaultlib.flopenr(WIDTH=16)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.PC(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.div_radix2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.store_which
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.load_which
Compiling module xil_defaultlib.flopenr(WIDTH=5)
Compiling module xil_defaultlib.flopenr(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1384.527 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14035 ns] Number 8'd01 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc43704
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc44514
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc45304
----[  43535 ns] Number 8'd02 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc74d88
----[  53675 ns] Number 8'd03 Functional Test Point PASS!!!
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc255d8
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc26898
----[  77055 ns] Number 8'd04 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc1882c
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc19aec
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc1b05c
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc1c38c
----[ 112835 ns] Number 8'd05 Functional Test Point PASS!!!
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc36ce8
----[ 125905 ns] Number 8'd06 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc51bf4
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc52a04
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc537fc
----[ 155325 ns] Number 8'd07 Functional Test Point PASS!!!
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc3d39c
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc3e180
----[ 181775 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc00ae4
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc549fc
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc55748
----[ 202715 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc27f98
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc28cf0
----[ 223655 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc56334
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc570c4
----[ 245955 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 252000 ns] Test is running, debug_wb_pc = 0xbfc05dc8
----[ 260615 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 262000 ns] Test is running, debug_wb_pc = 0xbfc29150
        [ 272000 ns] Test is running, debug_wb_pc = 0xbfc2a5a0
        [ 282000 ns] Test is running, debug_wb_pc = 0xbfc2b9f0
----[ 285195 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 292000 ns] Test is running, debug_wb_pc = 0xbfc4df20
        [ 302000 ns] Test is running, debug_wb_pc = 0xbfc4f220
        [ 312000 ns] Test is running, debug_wb_pc = 0xbfc50520
----[ 319735 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 322000 ns] Test is running, debug_wb_pc = 0xbfc68110
        [ 332000 ns] Test is running, debug_wb_pc = 0xbfc694a0
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc6a810
        [ 352000 ns] Test is running, debug_wb_pc = 0xbfc6bba8
----[ 354195 ns] Number 8'd15 Functional Test Point PASS!!!
----[ 357955 ns] Number 8'd16 Functional Test Point PASS!!!
----[ 361975 ns] Number 8'd17 Functional Test Point PASS!!!
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc67d34
----[ 363915 ns] Number 8'd18 Functional Test Point PASS!!!
----[ 366125 ns] Number 8'd19 Functional Test Point PASS!!!
----[ 368585 ns] Number 8'd20 Functional Test Point PASS!!!
        [ 372000 ns] Test is running, debug_wb_pc = 0xbfc65ae0
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc668f0
        [ 392000 ns] Test is running, debug_wb_pc = 0xbfc676dc
----[ 392925 ns] Number 8'd21 Functional Test Point PASS!!!
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc0eb30
        [ 412000 ns] Test is running, debug_wb_pc = 0xbfc0f8dc
----[ 416365 ns] Number 8'd22 Functional Test Point PASS!!!
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc2c800
        [ 432000 ns] Test is running, debug_wb_pc = 0xbfc2d60c
----[ 440205 ns] Number 8'd23 Functional Test Point PASS!!!
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc4574c
        [ 452000 ns] Test is running, debug_wb_pc = 0xbfc4655c
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc47364
----[ 469655 ns] Number 8'd24 Functional Test Point PASS!!!
        [ 472000 ns] Test is running, debug_wb_pc = 0xbfc09e58
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc0ac3c
        [ 492000 ns] Test is running, debug_wb_pc = 0xbfc0ba08
----[ 496105 ns] Number 8'd25 Functional Test Point PASS!!!
        [ 502000 ns] Test is running, debug_wb_pc = 0xbfc6371c
        [ 512000 ns] Test is running, debug_wb_pc = 0xbfc6452c
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc65304
----[ 524485 ns] Number 8'd26 Functional Test Point PASS!!!
        [ 532000 ns] Test is running, debug_wb_pc = 0xbfc37cb8
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc38a20
----[ 545425 ns] Number 8'd27 Functional Test Point PASS!!!
        [ 552000 ns] Test is running, debug_wb_pc = 0xbfc013d4
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc021e4
        [ 572000 ns] Test is running, debug_wb_pc = 0xbfc02fd8
----[ 574855 ns] Number 8'd28 Functional Test Point PASS!!!
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc5f66c
        [ 592000 ns] Test is running, debug_wb_pc = 0xbfc60418
----[ 598295 ns] Number 8'd29 Functional Test Point PASS!!!
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc2e648
        [ 612000 ns] Test is running, debug_wb_pc = 0xbfc2f458
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc3025c
----[ 627745 ns] Number 8'd30 Functional Test Point PASS!!!
        [ 632000 ns] Test is running, debug_wb_pc = 0xbfc0c518
        [ 642000 ns] Test is running, debug_wb_pc = 0xbfc0d2c4
----[ 651185 ns] Number 8'd31 Functional Test Point PASS!!!
        [ 652000 ns] Test is running, debug_wb_pc = 0xbfc5cb94
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc5d954
        [ 672000 ns] Test is running, debug_wb_pc = 0xbfc5e724
----[ 676355 ns] Number 8'd32 Functional Test Point PASS!!!
        [ 682000 ns] Test is running, debug_wb_pc = 0xbfc618d8
        [ 692000 ns] Test is running, debug_wb_pc = 0xbfc62660
----[ 698595 ns] Number 8'd33 Functional Test Point PASS!!!
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc105f8
        [ 712000 ns] Test is running, debug_wb_pc = 0xbfc113c0
        [ 722000 ns] Test is running, debug_wb_pc = 0xbfc12184
----[ 724005 ns] Number 8'd34 Functional Test Point PASS!!!
        [ 732000 ns] Test is running, debug_wb_pc = 0xbfc0881c
        [ 742000 ns] Test is running, debug_wb_pc = 0xbfc095ac
----[ 746375 ns] Number 8'd35 Functional Test Point PASS!!!
        [ 752000 ns] Test is running, debug_wb_pc = 0xbfc41108
        [ 762000 ns] Test is running, debug_wb_pc = 0xbfc41ed0
----[ 771795 ns] Number 8'd36 Functional Test Point PASS!!!
        [ 772000 ns] Test is running, debug_wb_pc = 0xbfc00adc
        [ 782000 ns] Test is running, debug_wb_pc = 0xbfc49294
        [ 792000 ns] Test is running, debug_wb_pc = 0xbfc4a72c
        [ 802000 ns] Test is running, debug_wb_pc = 0xbfc4bbcc
        [ 812000 ns] Test is running, debug_wb_pc = 0xbfc4d094
----[ 813095 ns] Number 8'd37 Functional Test Point PASS!!!
        [ 822000 ns] Test is running, debug_wb_pc = 0xbfc31bfc
        [ 832000 ns] Test is running, debug_wb_pc = 0xbfc330e8
        [ 842000 ns] Test is running, debug_wb_pc = 0xbfc34560
        [ 852000 ns] Test is running, debug_wb_pc = 0xbfc35a5c
----[ 854195 ns] Number 8'd38 Functional Test Point PASS!!!
        [ 862000 ns] Test is running, debug_wb_pc = 0xbfc585a8
        [ 872000 ns] Test is running, debug_wb_pc = 0xbfc59a3c
        [ 882000 ns] Test is running, debug_wb_pc = 0xbfc5aef4
        [ 892000 ns] Test is running, debug_wb_pc = 0xbfc5c3bc
----[ 895495 ns] Number 8'd39 Functional Test Point PASS!!!
        [ 902000 ns] Test is running, debug_wb_pc = 0xbfc39a28
        [ 912000 ns] Test is running, debug_wb_pc = 0xbfc3ad40
        [ 922000 ns] Test is running, debug_wb_pc = 0xbfc3c064
----[ 927455 ns] Number 8'd40 Functional Test Point PASS!!!
        [ 932000 ns] Test is running, debug_wb_pc = 0xbfc1cd0c
        [ 942000 ns] Test is running, debug_wb_pc = 0xbfc1dfb8
        [ 952000 ns] Test is running, debug_wb_pc = 0xbfc1f214
        [ 962000 ns] Test is running, debug_wb_pc = 0xbfc204f0
        [ 972000 ns] Test is running, debug_wb_pc = 0xbfc217bc
----[ 974515 ns] Number 8'd41 Functional Test Point PASS!!!
        [ 982000 ns] Test is running, debug_wb_pc = 0xbfc131d0
        [ 992000 ns] Test is running, debug_wb_pc = 0xbfc14494
        [1002000 ns] Test is running, debug_wb_pc = 0xbfc1574c
        [1012000 ns] Test is running, debug_wb_pc = 0xbfc169a8
        [1022000 ns] Test is running, debug_wb_pc = 0xbfc17c5c
----[1023745 ns] Number 8'd42 Functional Test Point PASS!!!
        [1032000 ns] Test is running, debug_wb_pc = 0xbfc6cd78
        [1042000 ns] Test is running, debug_wb_pc = 0xbfc6de5c
        [1052000 ns] Test is running, debug_wb_pc = 0xbfc6ef40
        [1062000 ns] Test is running, debug_wb_pc = 0xbfc70024
        [1072000 ns] Test is running, debug_wb_pc = 0xbfc71108
----[1075925 ns] Number 8'd43 Functional Test Point PASS!!!
--------------------------------------------------------------
[1076617 ns] Error!!!
    reference: PC = 0xbfc3ef0c, wb_rf_wnum = 0x15, wb_rf_wdata = 0x00000002
    mycpu    : PC = 0xbfc3ef0c, wb_rf_wnum = 0x15, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 1076657 ns : File "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1384.527 ; gain = 0.000
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/hilo_iE}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/resultW}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/alu/result}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/alu/a}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/alu/b}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/forwardbE}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'jalD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/data_memory_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:70]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:87]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:93]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flushM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:95]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeregW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:97]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'resultW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:98]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:100]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pcW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/div_radix2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_radix2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/load_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
WARNING: [VRFC 10-3676] redeclaration of ansi port 'regwriteW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:39]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/store_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:141]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v:55]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:88]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:89]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:94]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:98]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.data_memory_controller
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=16)
Compiling module xil_defaultlib.flopenr(WIDTH=16)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.PC(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.div_radix2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.store_which
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.load_which
Compiling module xil_defaultlib.flopenr(WIDTH=5)
Compiling module xil_defaultlib.flopenr(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1384.527 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'jalD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/data_memory_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:70]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:87]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:93]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flushM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:95]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeregW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:97]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'resultW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:98]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:100]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pcW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/div_radix2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_radix2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/load_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
WARNING: [VRFC 10-3676] redeclaration of ansi port 'regwriteW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:39]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/store_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:141]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v:55]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:88]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:89]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:94]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:98]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.data_memory_controller
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=16)
Compiling module xil_defaultlib.flopenr(WIDTH=16)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.PC(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.div_radix2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.store_which
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.load_which
Compiling module xil_defaultlib.flopenr(WIDTH=5)
Compiling module xil_defaultlib.flopenr(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1384.527 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14035 ns] Number 8'd01 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc43704
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc44514
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc45304
----[  43535 ns] Number 8'd02 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc74d88
----[  53675 ns] Number 8'd03 Functional Test Point PASS!!!
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc255d8
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc26898
----[  77055 ns] Number 8'd04 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc1882c
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc19aec
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc1b05c
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc1c38c
----[ 112835 ns] Number 8'd05 Functional Test Point PASS!!!
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc36ce8
----[ 125905 ns] Number 8'd06 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc51bf4
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc52a04
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc537fc
----[ 155325 ns] Number 8'd07 Functional Test Point PASS!!!
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc3d39c
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc3e180
----[ 181775 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc00ae4
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc549fc
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc55748
----[ 202715 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc27f98
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc28cf0
----[ 223655 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc56334
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc570c4
----[ 245955 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 252000 ns] Test is running, debug_wb_pc = 0xbfc05dc8
----[ 260615 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 262000 ns] Test is running, debug_wb_pc = 0xbfc29150
        [ 272000 ns] Test is running, debug_wb_pc = 0xbfc2a5a0
        [ 282000 ns] Test is running, debug_wb_pc = 0xbfc2b9f0
----[ 285195 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 292000 ns] Test is running, debug_wb_pc = 0xbfc4df20
        [ 302000 ns] Test is running, debug_wb_pc = 0xbfc4f220
        [ 312000 ns] Test is running, debug_wb_pc = 0xbfc50520
----[ 319735 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 322000 ns] Test is running, debug_wb_pc = 0xbfc68110
        [ 332000 ns] Test is running, debug_wb_pc = 0xbfc694a0
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc6a810
        [ 352000 ns] Test is running, debug_wb_pc = 0xbfc6bba8
----[ 354195 ns] Number 8'd15 Functional Test Point PASS!!!
----[ 357955 ns] Number 8'd16 Functional Test Point PASS!!!
----[ 361975 ns] Number 8'd17 Functional Test Point PASS!!!
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc67d34
----[ 363915 ns] Number 8'd18 Functional Test Point PASS!!!
----[ 366125 ns] Number 8'd19 Functional Test Point PASS!!!
----[ 368585 ns] Number 8'd20 Functional Test Point PASS!!!
        [ 372000 ns] Test is running, debug_wb_pc = 0xbfc65ae0
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc668f0
        [ 392000 ns] Test is running, debug_wb_pc = 0xbfc676dc
----[ 392925 ns] Number 8'd21 Functional Test Point PASS!!!
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc0eb30
        [ 412000 ns] Test is running, debug_wb_pc = 0xbfc0f8dc
----[ 416365 ns] Number 8'd22 Functional Test Point PASS!!!
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc2c800
        [ 432000 ns] Test is running, debug_wb_pc = 0xbfc2d60c
----[ 440205 ns] Number 8'd23 Functional Test Point PASS!!!
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc4574c
        [ 452000 ns] Test is running, debug_wb_pc = 0xbfc4655c
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc47364
----[ 469655 ns] Number 8'd24 Functional Test Point PASS!!!
        [ 472000 ns] Test is running, debug_wb_pc = 0xbfc09e58
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc0ac3c
        [ 492000 ns] Test is running, debug_wb_pc = 0xbfc0ba08
----[ 496105 ns] Number 8'd25 Functional Test Point PASS!!!
        [ 502000 ns] Test is running, debug_wb_pc = 0xbfc6371c
        [ 512000 ns] Test is running, debug_wb_pc = 0xbfc6452c
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc65304
----[ 524485 ns] Number 8'd26 Functional Test Point PASS!!!
        [ 532000 ns] Test is running, debug_wb_pc = 0xbfc37cb8
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc38a20
----[ 545425 ns] Number 8'd27 Functional Test Point PASS!!!
        [ 552000 ns] Test is running, debug_wb_pc = 0xbfc013d4
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc021e4
        [ 572000 ns] Test is running, debug_wb_pc = 0xbfc02fd8
----[ 574855 ns] Number 8'd28 Functional Test Point PASS!!!
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc5f66c
        [ 592000 ns] Test is running, debug_wb_pc = 0xbfc60418
----[ 598295 ns] Number 8'd29 Functional Test Point PASS!!!
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc2e648
        [ 612000 ns] Test is running, debug_wb_pc = 0xbfc2f458
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc3025c
----[ 627745 ns] Number 8'd30 Functional Test Point PASS!!!
        [ 632000 ns] Test is running, debug_wb_pc = 0xbfc0c518
        [ 642000 ns] Test is running, debug_wb_pc = 0xbfc0d2c4
----[ 651185 ns] Number 8'd31 Functional Test Point PASS!!!
        [ 652000 ns] Test is running, debug_wb_pc = 0xbfc5cb94
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc5d954
        [ 672000 ns] Test is running, debug_wb_pc = 0xbfc5e724
----[ 676355 ns] Number 8'd32 Functional Test Point PASS!!!
        [ 682000 ns] Test is running, debug_wb_pc = 0xbfc618d8
        [ 692000 ns] Test is running, debug_wb_pc = 0xbfc62660
----[ 698595 ns] Number 8'd33 Functional Test Point PASS!!!
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc105f8
        [ 712000 ns] Test is running, debug_wb_pc = 0xbfc113c0
        [ 722000 ns] Test is running, debug_wb_pc = 0xbfc12184
----[ 724005 ns] Number 8'd34 Functional Test Point PASS!!!
        [ 732000 ns] Test is running, debug_wb_pc = 0xbfc0881c
        [ 742000 ns] Test is running, debug_wb_pc = 0xbfc095ac
----[ 746375 ns] Number 8'd35 Functional Test Point PASS!!!
        [ 752000 ns] Test is running, debug_wb_pc = 0xbfc41108
        [ 762000 ns] Test is running, debug_wb_pc = 0xbfc41ed0
----[ 771795 ns] Number 8'd36 Functional Test Point PASS!!!
        [ 772000 ns] Test is running, debug_wb_pc = 0xbfc00adc
        [ 782000 ns] Test is running, debug_wb_pc = 0xbfc49294
        [ 792000 ns] Test is running, debug_wb_pc = 0xbfc4a72c
        [ 802000 ns] Test is running, debug_wb_pc = 0xbfc4bbcc
        [ 812000 ns] Test is running, debug_wb_pc = 0xbfc4d094
----[ 813095 ns] Number 8'd37 Functional Test Point PASS!!!
        [ 822000 ns] Test is running, debug_wb_pc = 0xbfc31bfc
        [ 832000 ns] Test is running, debug_wb_pc = 0xbfc330e8
        [ 842000 ns] Test is running, debug_wb_pc = 0xbfc34560
        [ 852000 ns] Test is running, debug_wb_pc = 0xbfc35a5c
----[ 854195 ns] Number 8'd38 Functional Test Point PASS!!!
        [ 862000 ns] Test is running, debug_wb_pc = 0xbfc585a8
        [ 872000 ns] Test is running, debug_wb_pc = 0xbfc59a3c
        [ 882000 ns] Test is running, debug_wb_pc = 0xbfc5aef4
        [ 892000 ns] Test is running, debug_wb_pc = 0xbfc5c3bc
----[ 895495 ns] Number 8'd39 Functional Test Point PASS!!!
        [ 902000 ns] Test is running, debug_wb_pc = 0xbfc39a28
        [ 912000 ns] Test is running, debug_wb_pc = 0xbfc3ad40
        [ 922000 ns] Test is running, debug_wb_pc = 0xbfc3c064
----[ 927455 ns] Number 8'd40 Functional Test Point PASS!!!
        [ 932000 ns] Test is running, debug_wb_pc = 0xbfc1cd0c
        [ 942000 ns] Test is running, debug_wb_pc = 0xbfc1dfb8
        [ 952000 ns] Test is running, debug_wb_pc = 0xbfc1f214
        [ 962000 ns] Test is running, debug_wb_pc = 0xbfc204f0
        [ 972000 ns] Test is running, debug_wb_pc = 0xbfc217bc
----[ 974515 ns] Number 8'd41 Functional Test Point PASS!!!
        [ 982000 ns] Test is running, debug_wb_pc = 0xbfc131d0
        [ 992000 ns] Test is running, debug_wb_pc = 0xbfc14494
        [1002000 ns] Test is running, debug_wb_pc = 0xbfc1574c
        [1012000 ns] Test is running, debug_wb_pc = 0xbfc169a8
        [1022000 ns] Test is running, debug_wb_pc = 0xbfc17c5c
----[1023745 ns] Number 8'd42 Functional Test Point PASS!!!
        [1032000 ns] Test is running, debug_wb_pc = 0xbfc6cd78
        [1042000 ns] Test is running, debug_wb_pc = 0xbfc6de5c
        [1052000 ns] Test is running, debug_wb_pc = 0xbfc6ef40
        [1062000 ns] Test is running, debug_wb_pc = 0xbfc70024
        [1072000 ns] Test is running, debug_wb_pc = 0xbfc71108
----[1075925 ns] Number 8'd43 Functional Test Point PASS!!!
--------------------------------------------------------------
[1076617 ns] Error!!!
    reference: PC = 0xbfc3ef0c, wb_rf_wnum = 0x15, wb_rf_wdata = 0x00000002
    mycpu    : PC = 0xbfc3ef0c, wb_rf_wnum = 0x15, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 1076657 ns : File "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1384.527 ; gain = 0.000
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/alu/div/a_tmp}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/alu/div/b_tmp}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/alu/div/result}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'jalD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/data_memory_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:70]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:87]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:93]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flushM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:95]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeregW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:97]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'resultW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:98]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:100]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pcW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/div_radix2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_radix2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/load_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
WARNING: [VRFC 10-3676] redeclaration of ansi port 'regwriteW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:39]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/store_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:141]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v:55]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:88]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:89]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:94]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:98]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.data_memory_controller
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=16)
Compiling module xil_defaultlib.flopenr(WIDTH=16)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.PC(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.div_radix2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.store_which
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.load_which
Compiling module xil_defaultlib.flopenr(WIDTH=5)
Compiling module xil_defaultlib.flopenr(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1384.527 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14035 ns] Number 8'd01 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc43704
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc44514
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc45304
----[  43535 ns] Number 8'd02 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc74d88
----[  53675 ns] Number 8'd03 Functional Test Point PASS!!!
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc255d8
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc26898
----[  77055 ns] Number 8'd04 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc1882c
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc19aec
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc1b05c
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc1c38c
----[ 112835 ns] Number 8'd05 Functional Test Point PASS!!!
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc36ce8
----[ 125905 ns] Number 8'd06 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc51bf4
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc52a04
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc537fc
----[ 155325 ns] Number 8'd07 Functional Test Point PASS!!!
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc3d39c
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc3e180
----[ 181775 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc00ae4
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc549fc
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc55748
----[ 202715 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc27f98
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc28cf0
----[ 223655 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc56334
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc570c4
----[ 245955 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 252000 ns] Test is running, debug_wb_pc = 0xbfc05dc8
----[ 260615 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 262000 ns] Test is running, debug_wb_pc = 0xbfc29150
        [ 272000 ns] Test is running, debug_wb_pc = 0xbfc2a5a0
        [ 282000 ns] Test is running, debug_wb_pc = 0xbfc2b9f0
----[ 285195 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 292000 ns] Test is running, debug_wb_pc = 0xbfc4df20
        [ 302000 ns] Test is running, debug_wb_pc = 0xbfc4f220
        [ 312000 ns] Test is running, debug_wb_pc = 0xbfc50520
----[ 319735 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 322000 ns] Test is running, debug_wb_pc = 0xbfc68110
        [ 332000 ns] Test is running, debug_wb_pc = 0xbfc694a0
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc6a810
        [ 352000 ns] Test is running, debug_wb_pc = 0xbfc6bba8
----[ 354195 ns] Number 8'd15 Functional Test Point PASS!!!
----[ 357955 ns] Number 8'd16 Functional Test Point PASS!!!
----[ 361975 ns] Number 8'd17 Functional Test Point PASS!!!
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc67d34
----[ 363915 ns] Number 8'd18 Functional Test Point PASS!!!
----[ 366125 ns] Number 8'd19 Functional Test Point PASS!!!
----[ 368585 ns] Number 8'd20 Functional Test Point PASS!!!
        [ 372000 ns] Test is running, debug_wb_pc = 0xbfc65ae0
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc668f0
        [ 392000 ns] Test is running, debug_wb_pc = 0xbfc676dc
----[ 392925 ns] Number 8'd21 Functional Test Point PASS!!!
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc0eb30
        [ 412000 ns] Test is running, debug_wb_pc = 0xbfc0f8dc
----[ 416365 ns] Number 8'd22 Functional Test Point PASS!!!
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc2c800
        [ 432000 ns] Test is running, debug_wb_pc = 0xbfc2d60c
----[ 440205 ns] Number 8'd23 Functional Test Point PASS!!!
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc4574c
        [ 452000 ns] Test is running, debug_wb_pc = 0xbfc4655c
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc47364
----[ 469655 ns] Number 8'd24 Functional Test Point PASS!!!
        [ 472000 ns] Test is running, debug_wb_pc = 0xbfc09e58
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc0ac3c
        [ 492000 ns] Test is running, debug_wb_pc = 0xbfc0ba08
----[ 496105 ns] Number 8'd25 Functional Test Point PASS!!!
        [ 502000 ns] Test is running, debug_wb_pc = 0xbfc6371c
        [ 512000 ns] Test is running, debug_wb_pc = 0xbfc6452c
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc65304
----[ 524485 ns] Number 8'd26 Functional Test Point PASS!!!
        [ 532000 ns] Test is running, debug_wb_pc = 0xbfc37cb8
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc38a20
----[ 545425 ns] Number 8'd27 Functional Test Point PASS!!!
        [ 552000 ns] Test is running, debug_wb_pc = 0xbfc013d4
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc021e4
        [ 572000 ns] Test is running, debug_wb_pc = 0xbfc02fd8
----[ 574855 ns] Number 8'd28 Functional Test Point PASS!!!
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc5f66c
        [ 592000 ns] Test is running, debug_wb_pc = 0xbfc60418
----[ 598295 ns] Number 8'd29 Functional Test Point PASS!!!
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc2e648
        [ 612000 ns] Test is running, debug_wb_pc = 0xbfc2f458
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc3025c
----[ 627745 ns] Number 8'd30 Functional Test Point PASS!!!
        [ 632000 ns] Test is running, debug_wb_pc = 0xbfc0c518
        [ 642000 ns] Test is running, debug_wb_pc = 0xbfc0d2c4
----[ 651185 ns] Number 8'd31 Functional Test Point PASS!!!
        [ 652000 ns] Test is running, debug_wb_pc = 0xbfc5cb94
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc5d954
        [ 672000 ns] Test is running, debug_wb_pc = 0xbfc5e724
----[ 676355 ns] Number 8'd32 Functional Test Point PASS!!!
        [ 682000 ns] Test is running, debug_wb_pc = 0xbfc618d8
        [ 692000 ns] Test is running, debug_wb_pc = 0xbfc62660
----[ 698595 ns] Number 8'd33 Functional Test Point PASS!!!
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc105f8
        [ 712000 ns] Test is running, debug_wb_pc = 0xbfc113c0
        [ 722000 ns] Test is running, debug_wb_pc = 0xbfc12184
----[ 724005 ns] Number 8'd34 Functional Test Point PASS!!!
        [ 732000 ns] Test is running, debug_wb_pc = 0xbfc0881c
        [ 742000 ns] Test is running, debug_wb_pc = 0xbfc095ac
----[ 746375 ns] Number 8'd35 Functional Test Point PASS!!!
        [ 752000 ns] Test is running, debug_wb_pc = 0xbfc41108
        [ 762000 ns] Test is running, debug_wb_pc = 0xbfc41ed0
----[ 771795 ns] Number 8'd36 Functional Test Point PASS!!!
        [ 772000 ns] Test is running, debug_wb_pc = 0xbfc00adc
        [ 782000 ns] Test is running, debug_wb_pc = 0xbfc49294
        [ 792000 ns] Test is running, debug_wb_pc = 0xbfc4a72c
        [ 802000 ns] Test is running, debug_wb_pc = 0xbfc4bbcc
        [ 812000 ns] Test is running, debug_wb_pc = 0xbfc4d094
----[ 813095 ns] Number 8'd37 Functional Test Point PASS!!!
        [ 822000 ns] Test is running, debug_wb_pc = 0xbfc31bfc
        [ 832000 ns] Test is running, debug_wb_pc = 0xbfc330e8
        [ 842000 ns] Test is running, debug_wb_pc = 0xbfc34560
        [ 852000 ns] Test is running, debug_wb_pc = 0xbfc35a5c
----[ 854195 ns] Number 8'd38 Functional Test Point PASS!!!
        [ 862000 ns] Test is running, debug_wb_pc = 0xbfc585a8
        [ 872000 ns] Test is running, debug_wb_pc = 0xbfc59a3c
        [ 882000 ns] Test is running, debug_wb_pc = 0xbfc5aef4
        [ 892000 ns] Test is running, debug_wb_pc = 0xbfc5c3bc
----[ 895495 ns] Number 8'd39 Functional Test Point PASS!!!
        [ 902000 ns] Test is running, debug_wb_pc = 0xbfc39a28
        [ 912000 ns] Test is running, debug_wb_pc = 0xbfc3ad40
        [ 922000 ns] Test is running, debug_wb_pc = 0xbfc3c064
----[ 927455 ns] Number 8'd40 Functional Test Point PASS!!!
        [ 932000 ns] Test is running, debug_wb_pc = 0xbfc1cd0c
        [ 942000 ns] Test is running, debug_wb_pc = 0xbfc1dfb8
        [ 952000 ns] Test is running, debug_wb_pc = 0xbfc1f214
        [ 962000 ns] Test is running, debug_wb_pc = 0xbfc204f0
        [ 972000 ns] Test is running, debug_wb_pc = 0xbfc217bc
----[ 974515 ns] Number 8'd41 Functional Test Point PASS!!!
        [ 982000 ns] Test is running, debug_wb_pc = 0xbfc131d0
        [ 992000 ns] Test is running, debug_wb_pc = 0xbfc14494
        [1002000 ns] Test is running, debug_wb_pc = 0xbfc1574c
        [1012000 ns] Test is running, debug_wb_pc = 0xbfc169a8
        [1022000 ns] Test is running, debug_wb_pc = 0xbfc17c5c
----[1023745 ns] Number 8'd42 Functional Test Point PASS!!!
        [1032000 ns] Test is running, debug_wb_pc = 0xbfc6cd78
        [1042000 ns] Test is running, debug_wb_pc = 0xbfc6de5c
        [1052000 ns] Test is running, debug_wb_pc = 0xbfc6ef40
        [1062000 ns] Test is running, debug_wb_pc = 0xbfc70024
        [1072000 ns] Test is running, debug_wb_pc = 0xbfc71108
----[1075925 ns] Number 8'd43 Functional Test Point PASS!!!
--------------------------------------------------------------
[1076617 ns] Error!!!
    reference: PC = 0xbfc3ef0c, wb_rf_wnum = 0x15, wb_rf_wdata = 0x00000002
    mycpu    : PC = 0xbfc3ef0c, wb_rf_wnum = 0x15, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 1076657 ns : File "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1384.527 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'jalD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/data_memory_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:70]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:87]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:93]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flushM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:95]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeregW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:97]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'resultW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:98]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:100]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pcW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/div_radix2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_radix2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/load_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
WARNING: [VRFC 10-3676] redeclaration of ansi port 'regwriteW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:39]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/store_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1384.527 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:141]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v:55]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:88]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:89]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:94]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:98]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.data_memory_controller
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=16)
Compiling module xil_defaultlib.flopenr(WIDTH=16)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.PC(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.div_radix2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.store_which
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.load_which
Compiling module xil_defaultlib.flopenr(WIDTH=5)
Compiling module xil_defaultlib.flopenr(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1384.527 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14035 ns] Number 8'd01 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc43704
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc44514
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc45304
----[  43535 ns] Number 8'd02 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc74d88
----[  53675 ns] Number 8'd03 Functional Test Point PASS!!!
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc255d8
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc26898
----[  77055 ns] Number 8'd04 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc1882c
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc19aec
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc1b05c
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc1c38c
----[ 112835 ns] Number 8'd05 Functional Test Point PASS!!!
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc36ce8
----[ 125905 ns] Number 8'd06 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc51bf4
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc52a04
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc537fc
----[ 155325 ns] Number 8'd07 Functional Test Point PASS!!!
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc3d39c
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc3e180
----[ 181775 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc00ae4
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc549fc
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc55748
----[ 202715 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc27f98
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc28cf0
----[ 223655 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc56334
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc570c4
----[ 245955 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 252000 ns] Test is running, debug_wb_pc = 0xbfc05dc8
----[ 260615 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 262000 ns] Test is running, debug_wb_pc = 0xbfc29150
        [ 272000 ns] Test is running, debug_wb_pc = 0xbfc2a5a0
        [ 282000 ns] Test is running, debug_wb_pc = 0xbfc2b9f0
----[ 285195 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 292000 ns] Test is running, debug_wb_pc = 0xbfc4df20
        [ 302000 ns] Test is running, debug_wb_pc = 0xbfc4f220
        [ 312000 ns] Test is running, debug_wb_pc = 0xbfc50520
----[ 319735 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 322000 ns] Test is running, debug_wb_pc = 0xbfc68110
        [ 332000 ns] Test is running, debug_wb_pc = 0xbfc694a0
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc6a810
        [ 352000 ns] Test is running, debug_wb_pc = 0xbfc6bba8
----[ 354195 ns] Number 8'd15 Functional Test Point PASS!!!
----[ 357955 ns] Number 8'd16 Functional Test Point PASS!!!
----[ 361975 ns] Number 8'd17 Functional Test Point PASS!!!
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc67d34
----[ 363915 ns] Number 8'd18 Functional Test Point PASS!!!
----[ 366125 ns] Number 8'd19 Functional Test Point PASS!!!
----[ 368585 ns] Number 8'd20 Functional Test Point PASS!!!
        [ 372000 ns] Test is running, debug_wb_pc = 0xbfc65ae0
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc668f0
        [ 392000 ns] Test is running, debug_wb_pc = 0xbfc676dc
----[ 392925 ns] Number 8'd21 Functional Test Point PASS!!!
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc0eb30
        [ 412000 ns] Test is running, debug_wb_pc = 0xbfc0f8dc
----[ 416365 ns] Number 8'd22 Functional Test Point PASS!!!
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc2c800
        [ 432000 ns] Test is running, debug_wb_pc = 0xbfc2d60c
----[ 440205 ns] Number 8'd23 Functional Test Point PASS!!!
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc4574c
        [ 452000 ns] Test is running, debug_wb_pc = 0xbfc4655c
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc47364
----[ 469655 ns] Number 8'd24 Functional Test Point PASS!!!
        [ 472000 ns] Test is running, debug_wb_pc = 0xbfc09e58
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc0ac3c
        [ 492000 ns] Test is running, debug_wb_pc = 0xbfc0ba08
----[ 496105 ns] Number 8'd25 Functional Test Point PASS!!!
        [ 502000 ns] Test is running, debug_wb_pc = 0xbfc6371c
        [ 512000 ns] Test is running, debug_wb_pc = 0xbfc6452c
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc65304
----[ 524485 ns] Number 8'd26 Functional Test Point PASS!!!
        [ 532000 ns] Test is running, debug_wb_pc = 0xbfc37cb8
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc38a20
----[ 545425 ns] Number 8'd27 Functional Test Point PASS!!!
        [ 552000 ns] Test is running, debug_wb_pc = 0xbfc013d4
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc021e4
        [ 572000 ns] Test is running, debug_wb_pc = 0xbfc02fd8
----[ 574855 ns] Number 8'd28 Functional Test Point PASS!!!
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc5f66c
        [ 592000 ns] Test is running, debug_wb_pc = 0xbfc60418
----[ 598295 ns] Number 8'd29 Functional Test Point PASS!!!
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc2e648
        [ 612000 ns] Test is running, debug_wb_pc = 0xbfc2f458
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc3025c
----[ 627745 ns] Number 8'd30 Functional Test Point PASS!!!
        [ 632000 ns] Test is running, debug_wb_pc = 0xbfc0c518
        [ 642000 ns] Test is running, debug_wb_pc = 0xbfc0d2c4
----[ 651185 ns] Number 8'd31 Functional Test Point PASS!!!
        [ 652000 ns] Test is running, debug_wb_pc = 0xbfc5cb94
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc5d954
        [ 672000 ns] Test is running, debug_wb_pc = 0xbfc5e724
----[ 676355 ns] Number 8'd32 Functional Test Point PASS!!!
        [ 682000 ns] Test is running, debug_wb_pc = 0xbfc618d8
        [ 692000 ns] Test is running, debug_wb_pc = 0xbfc62660
----[ 698595 ns] Number 8'd33 Functional Test Point PASS!!!
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc105f8
        [ 712000 ns] Test is running, debug_wb_pc = 0xbfc113c0
        [ 722000 ns] Test is running, debug_wb_pc = 0xbfc12184
----[ 724005 ns] Number 8'd34 Functional Test Point PASS!!!
        [ 732000 ns] Test is running, debug_wb_pc = 0xbfc0881c
        [ 742000 ns] Test is running, debug_wb_pc = 0xbfc095ac
----[ 746375 ns] Number 8'd35 Functional Test Point PASS!!!
        [ 752000 ns] Test is running, debug_wb_pc = 0xbfc41108
        [ 762000 ns] Test is running, debug_wb_pc = 0xbfc41ed0
----[ 771795 ns] Number 8'd36 Functional Test Point PASS!!!
        [ 772000 ns] Test is running, debug_wb_pc = 0xbfc00adc
        [ 782000 ns] Test is running, debug_wb_pc = 0xbfc49294
        [ 792000 ns] Test is running, debug_wb_pc = 0xbfc4a72c
        [ 802000 ns] Test is running, debug_wb_pc = 0xbfc4bbcc
        [ 812000 ns] Test is running, debug_wb_pc = 0xbfc4d094
----[ 813095 ns] Number 8'd37 Functional Test Point PASS!!!
        [ 822000 ns] Test is running, debug_wb_pc = 0xbfc31bfc
        [ 832000 ns] Test is running, debug_wb_pc = 0xbfc330e8
        [ 842000 ns] Test is running, debug_wb_pc = 0xbfc34560
        [ 852000 ns] Test is running, debug_wb_pc = 0xbfc35a5c
----[ 854195 ns] Number 8'd38 Functional Test Point PASS!!!
        [ 862000 ns] Test is running, debug_wb_pc = 0xbfc585a8
        [ 872000 ns] Test is running, debug_wb_pc = 0xbfc59a3c
        [ 882000 ns] Test is running, debug_wb_pc = 0xbfc5aef4
        [ 892000 ns] Test is running, debug_wb_pc = 0xbfc5c3bc
----[ 895495 ns] Number 8'd39 Functional Test Point PASS!!!
        [ 902000 ns] Test is running, debug_wb_pc = 0xbfc39a28
        [ 912000 ns] Test is running, debug_wb_pc = 0xbfc3ad40
        [ 922000 ns] Test is running, debug_wb_pc = 0xbfc3c064
----[ 927455 ns] Number 8'd40 Functional Test Point PASS!!!
        [ 932000 ns] Test is running, debug_wb_pc = 0xbfc1cd0c
        [ 942000 ns] Test is running, debug_wb_pc = 0xbfc1dfb8
        [ 952000 ns] Test is running, debug_wb_pc = 0xbfc1f214
        [ 962000 ns] Test is running, debug_wb_pc = 0xbfc204f0
        [ 972000 ns] Test is running, debug_wb_pc = 0xbfc217bc
----[ 974515 ns] Number 8'd41 Functional Test Point PASS!!!
        [ 982000 ns] Test is running, debug_wb_pc = 0xbfc131d0
        [ 992000 ns] Test is running, debug_wb_pc = 0xbfc14494
        [1002000 ns] Test is running, debug_wb_pc = 0xbfc1574c
        [1012000 ns] Test is running, debug_wb_pc = 0xbfc169a8
        [1022000 ns] Test is running, debug_wb_pc = 0xbfc17c5c
----[1023745 ns] Number 8'd42 Functional Test Point PASS!!!
        [1032000 ns] Test is running, debug_wb_pc = 0xbfc6cd78
        [1042000 ns] Test is running, debug_wb_pc = 0xbfc6de5c
        [1052000 ns] Test is running, debug_wb_pc = 0xbfc6ef40
        [1062000 ns] Test is running, debug_wb_pc = 0xbfc70024
        [1072000 ns] Test is running, debug_wb_pc = 0xbfc71108
----[1075925 ns] Number 8'd43 Functional Test Point PASS!!!
--------------------------------------------------------------
[1076617 ns] Error!!!
    reference: PC = 0xbfc3ef0c, wb_rf_wnum = 0x15, wb_rf_wdata = 0x00000002
    mycpu    : PC = 0xbfc3ef0c, wb_rf_wnum = 0x15, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 1076657 ns : File "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1384.527 ; gain = 0.000
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/alu/div/a_tmp}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/alu/div/b_tmp}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/alu/div/SR}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/alu/div/divident_abs}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/alu/div/mux_result}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/alu/div/NEG_DIVISOR}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'jalD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/data_memory_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:70]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:87]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:93]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flushM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:95]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeregW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:97]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'resultW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:98]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:100]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pcW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/div_radix2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_radix2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/load_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
WARNING: [VRFC 10-3676] redeclaration of ansi port 'regwriteW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:39]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/store_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:141]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v:55]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:88]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:89]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:94]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:98]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.data_memory_controller
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=16)
Compiling module xil_defaultlib.flopenr(WIDTH=16)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.PC(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.div_radix2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.store_which
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.load_which
Compiling module xil_defaultlib.flopenr(WIDTH=5)
Compiling module xil_defaultlib.flopenr(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1385.559 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14035 ns] Number 8'd01 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc43704
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc44514
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc45304
----[  43535 ns] Number 8'd02 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc74d88
----[  53675 ns] Number 8'd03 Functional Test Point PASS!!!
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc255d8
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc26898
----[  77055 ns] Number 8'd04 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc1882c
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc19aec
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc1b05c
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc1c38c
----[ 112835 ns] Number 8'd05 Functional Test Point PASS!!!
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc36ce8
----[ 125905 ns] Number 8'd06 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc51bf4
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc52a04
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc537fc
----[ 155325 ns] Number 8'd07 Functional Test Point PASS!!!
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc3d39c
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc3e180
----[ 181775 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc00ae4
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc549fc
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc55748
----[ 202715 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc27f98
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc28cf0
----[ 223655 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc56334
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc570c4
----[ 245955 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 252000 ns] Test is running, debug_wb_pc = 0xbfc05dc8
----[ 260615 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 262000 ns] Test is running, debug_wb_pc = 0xbfc29150
        [ 272000 ns] Test is running, debug_wb_pc = 0xbfc2a5a0
        [ 282000 ns] Test is running, debug_wb_pc = 0xbfc2b9f0
----[ 285195 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 292000 ns] Test is running, debug_wb_pc = 0xbfc4df20
        [ 302000 ns] Test is running, debug_wb_pc = 0xbfc4f220
        [ 312000 ns] Test is running, debug_wb_pc = 0xbfc50520
----[ 319735 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 322000 ns] Test is running, debug_wb_pc = 0xbfc68110
        [ 332000 ns] Test is running, debug_wb_pc = 0xbfc694a0
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc6a810
        [ 352000 ns] Test is running, debug_wb_pc = 0xbfc6bba8
----[ 354195 ns] Number 8'd15 Functional Test Point PASS!!!
----[ 357955 ns] Number 8'd16 Functional Test Point PASS!!!
----[ 361975 ns] Number 8'd17 Functional Test Point PASS!!!
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc67d34
----[ 363915 ns] Number 8'd18 Functional Test Point PASS!!!
----[ 366125 ns] Number 8'd19 Functional Test Point PASS!!!
----[ 368585 ns] Number 8'd20 Functional Test Point PASS!!!
        [ 372000 ns] Test is running, debug_wb_pc = 0xbfc65ae0
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc668f0
        [ 392000 ns] Test is running, debug_wb_pc = 0xbfc676dc
----[ 392925 ns] Number 8'd21 Functional Test Point PASS!!!
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc0eb30
        [ 412000 ns] Test is running, debug_wb_pc = 0xbfc0f8dc
----[ 416365 ns] Number 8'd22 Functional Test Point PASS!!!
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc2c800
        [ 432000 ns] Test is running, debug_wb_pc = 0xbfc2d60c
----[ 440205 ns] Number 8'd23 Functional Test Point PASS!!!
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc4574c
        [ 452000 ns] Test is running, debug_wb_pc = 0xbfc4655c
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc47364
----[ 469655 ns] Number 8'd24 Functional Test Point PASS!!!
        [ 472000 ns] Test is running, debug_wb_pc = 0xbfc09e58
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc0ac3c
        [ 492000 ns] Test is running, debug_wb_pc = 0xbfc0ba08
----[ 496105 ns] Number 8'd25 Functional Test Point PASS!!!
        [ 502000 ns] Test is running, debug_wb_pc = 0xbfc6371c
        [ 512000 ns] Test is running, debug_wb_pc = 0xbfc6452c
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc65304
----[ 524485 ns] Number 8'd26 Functional Test Point PASS!!!
        [ 532000 ns] Test is running, debug_wb_pc = 0xbfc37cb8
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc38a20
----[ 545425 ns] Number 8'd27 Functional Test Point PASS!!!
        [ 552000 ns] Test is running, debug_wb_pc = 0xbfc013d4
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc021e4
        [ 572000 ns] Test is running, debug_wb_pc = 0xbfc02fd8
----[ 574855 ns] Number 8'd28 Functional Test Point PASS!!!
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc5f66c
        [ 592000 ns] Test is running, debug_wb_pc = 0xbfc60418
----[ 598295 ns] Number 8'd29 Functional Test Point PASS!!!
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc2e648
        [ 612000 ns] Test is running, debug_wb_pc = 0xbfc2f458
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc3025c
----[ 627745 ns] Number 8'd30 Functional Test Point PASS!!!
        [ 632000 ns] Test is running, debug_wb_pc = 0xbfc0c518
        [ 642000 ns] Test is running, debug_wb_pc = 0xbfc0d2c4
----[ 651185 ns] Number 8'd31 Functional Test Point PASS!!!
        [ 652000 ns] Test is running, debug_wb_pc = 0xbfc5cb94
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc5d954
        [ 672000 ns] Test is running, debug_wb_pc = 0xbfc5e724
----[ 676355 ns] Number 8'd32 Functional Test Point PASS!!!
        [ 682000 ns] Test is running, debug_wb_pc = 0xbfc618d8
        [ 692000 ns] Test is running, debug_wb_pc = 0xbfc62660
----[ 698595 ns] Number 8'd33 Functional Test Point PASS!!!
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc105f8
        [ 712000 ns] Test is running, debug_wb_pc = 0xbfc113c0
        [ 722000 ns] Test is running, debug_wb_pc = 0xbfc12184
----[ 724005 ns] Number 8'd34 Functional Test Point PASS!!!
        [ 732000 ns] Test is running, debug_wb_pc = 0xbfc0881c
        [ 742000 ns] Test is running, debug_wb_pc = 0xbfc095ac
----[ 746375 ns] Number 8'd35 Functional Test Point PASS!!!
        [ 752000 ns] Test is running, debug_wb_pc = 0xbfc41108
        [ 762000 ns] Test is running, debug_wb_pc = 0xbfc41ed0
----[ 771795 ns] Number 8'd36 Functional Test Point PASS!!!
        [ 772000 ns] Test is running, debug_wb_pc = 0xbfc00adc
        [ 782000 ns] Test is running, debug_wb_pc = 0xbfc49294
        [ 792000 ns] Test is running, debug_wb_pc = 0xbfc4a72c
        [ 802000 ns] Test is running, debug_wb_pc = 0xbfc4bbcc
        [ 812000 ns] Test is running, debug_wb_pc = 0xbfc4d094
----[ 813095 ns] Number 8'd37 Functional Test Point PASS!!!
        [ 822000 ns] Test is running, debug_wb_pc = 0xbfc31bfc
        [ 832000 ns] Test is running, debug_wb_pc = 0xbfc330e8
        [ 842000 ns] Test is running, debug_wb_pc = 0xbfc34560
        [ 852000 ns] Test is running, debug_wb_pc = 0xbfc35a5c
----[ 854195 ns] Number 8'd38 Functional Test Point PASS!!!
        [ 862000 ns] Test is running, debug_wb_pc = 0xbfc585a8
        [ 872000 ns] Test is running, debug_wb_pc = 0xbfc59a3c
        [ 882000 ns] Test is running, debug_wb_pc = 0xbfc5aef4
        [ 892000 ns] Test is running, debug_wb_pc = 0xbfc5c3bc
----[ 895495 ns] Number 8'd39 Functional Test Point PASS!!!
        [ 902000 ns] Test is running, debug_wb_pc = 0xbfc39a28
        [ 912000 ns] Test is running, debug_wb_pc = 0xbfc3ad40
        [ 922000 ns] Test is running, debug_wb_pc = 0xbfc3c064
----[ 927455 ns] Number 8'd40 Functional Test Point PASS!!!
        [ 932000 ns] Test is running, debug_wb_pc = 0xbfc1cd0c
        [ 942000 ns] Test is running, debug_wb_pc = 0xbfc1dfb8
        [ 952000 ns] Test is running, debug_wb_pc = 0xbfc1f214
        [ 962000 ns] Test is running, debug_wb_pc = 0xbfc204f0
        [ 972000 ns] Test is running, debug_wb_pc = 0xbfc217bc
----[ 974515 ns] Number 8'd41 Functional Test Point PASS!!!
        [ 982000 ns] Test is running, debug_wb_pc = 0xbfc131d0
        [ 992000 ns] Test is running, debug_wb_pc = 0xbfc14494
        [1002000 ns] Test is running, debug_wb_pc = 0xbfc1574c
        [1012000 ns] Test is running, debug_wb_pc = 0xbfc169a8
        [1022000 ns] Test is running, debug_wb_pc = 0xbfc17c5c
----[1023745 ns] Number 8'd42 Functional Test Point PASS!!!
        [1032000 ns] Test is running, debug_wb_pc = 0xbfc6cd78
        [1042000 ns] Test is running, debug_wb_pc = 0xbfc6de5c
        [1052000 ns] Test is running, debug_wb_pc = 0xbfc6ef40
        [1062000 ns] Test is running, debug_wb_pc = 0xbfc70024
        [1072000 ns] Test is running, debug_wb_pc = 0xbfc71108
----[1075925 ns] Number 8'd43 Functional Test Point PASS!!!
--------------------------------------------------------------
[1076617 ns] Error!!!
    reference: PC = 0xbfc3ef0c, wb_rf_wnum = 0x15, wb_rf_wdata = 0x00000002
    mycpu    : PC = 0xbfc3ef0c, wb_rf_wnum = 0x15, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 1076657 ns : File "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1385.559 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'jalD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/data_memory_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:70]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:87]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:93]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flushM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:95]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeregW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:97]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'resultW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:98]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:100]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pcW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/div_radix2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_radix2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/load_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
WARNING: [VRFC 10-3676] redeclaration of ansi port 'regwriteW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:39]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/store_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:141]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v:55]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:88]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:89]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:94]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:98]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.data_memory_controller
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=16)
Compiling module xil_defaultlib.flopenr(WIDTH=16)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.PC(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.div_radix2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.store_which
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.load_which
Compiling module xil_defaultlib.flopenr(WIDTH=5)
Compiling module xil_defaultlib.flopenr(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1385.559 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14035 ns] Number 8'd01 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc43704
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc44514
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc45304
----[  43535 ns] Number 8'd02 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc74d88
----[  53675 ns] Number 8'd03 Functional Test Point PASS!!!
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc255d8
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc26898
----[  77055 ns] Number 8'd04 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc1882c
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc19aec
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc1b05c
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc1c38c
----[ 112835 ns] Number 8'd05 Functional Test Point PASS!!!
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc36ce8
----[ 125905 ns] Number 8'd06 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc51bf4
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc52a04
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc537fc
----[ 155325 ns] Number 8'd07 Functional Test Point PASS!!!
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc3d39c
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc3e180
----[ 181775 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc00ae4
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc549fc
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc55748
----[ 202715 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc27f98
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc28cf0
----[ 223655 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc56334
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc570c4
----[ 245955 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 252000 ns] Test is running, debug_wb_pc = 0xbfc05dc8
----[ 260615 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 262000 ns] Test is running, debug_wb_pc = 0xbfc29150
        [ 272000 ns] Test is running, debug_wb_pc = 0xbfc2a5a0
        [ 282000 ns] Test is running, debug_wb_pc = 0xbfc2b9f0
----[ 285195 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 292000 ns] Test is running, debug_wb_pc = 0xbfc4df20
        [ 302000 ns] Test is running, debug_wb_pc = 0xbfc4f220
        [ 312000 ns] Test is running, debug_wb_pc = 0xbfc50520
----[ 319735 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 322000 ns] Test is running, debug_wb_pc = 0xbfc68110
        [ 332000 ns] Test is running, debug_wb_pc = 0xbfc694a0
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc6a810
        [ 352000 ns] Test is running, debug_wb_pc = 0xbfc6bba8
----[ 354195 ns] Number 8'd15 Functional Test Point PASS!!!
----[ 357955 ns] Number 8'd16 Functional Test Point PASS!!!
----[ 361975 ns] Number 8'd17 Functional Test Point PASS!!!
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc67d34
----[ 363915 ns] Number 8'd18 Functional Test Point PASS!!!
----[ 366125 ns] Number 8'd19 Functional Test Point PASS!!!
----[ 368585 ns] Number 8'd20 Functional Test Point PASS!!!
        [ 372000 ns] Test is running, debug_wb_pc = 0xbfc65ae0
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc668f0
        [ 392000 ns] Test is running, debug_wb_pc = 0xbfc676dc
----[ 392925 ns] Number 8'd21 Functional Test Point PASS!!!
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc0eb30
        [ 412000 ns] Test is running, debug_wb_pc = 0xbfc0f8dc
----[ 416365 ns] Number 8'd22 Functional Test Point PASS!!!
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc2c800
        [ 432000 ns] Test is running, debug_wb_pc = 0xbfc2d60c
----[ 440205 ns] Number 8'd23 Functional Test Point PASS!!!
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc4574c
        [ 452000 ns] Test is running, debug_wb_pc = 0xbfc4655c
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc47364
----[ 469655 ns] Number 8'd24 Functional Test Point PASS!!!
        [ 472000 ns] Test is running, debug_wb_pc = 0xbfc09e58
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc0ac3c
        [ 492000 ns] Test is running, debug_wb_pc = 0xbfc0ba08
----[ 496105 ns] Number 8'd25 Functional Test Point PASS!!!
        [ 502000 ns] Test is running, debug_wb_pc = 0xbfc6371c
        [ 512000 ns] Test is running, debug_wb_pc = 0xbfc6452c
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc65304
----[ 524485 ns] Number 8'd26 Functional Test Point PASS!!!
        [ 532000 ns] Test is running, debug_wb_pc = 0xbfc37cb8
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc38a20
----[ 545425 ns] Number 8'd27 Functional Test Point PASS!!!
        [ 552000 ns] Test is running, debug_wb_pc = 0xbfc013d4
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc021e4
        [ 572000 ns] Test is running, debug_wb_pc = 0xbfc02fd8
----[ 574855 ns] Number 8'd28 Functional Test Point PASS!!!
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc5f66c
        [ 592000 ns] Test is running, debug_wb_pc = 0xbfc60418
----[ 598295 ns] Number 8'd29 Functional Test Point PASS!!!
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc2e648
        [ 612000 ns] Test is running, debug_wb_pc = 0xbfc2f458
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc3025c
----[ 627745 ns] Number 8'd30 Functional Test Point PASS!!!
        [ 632000 ns] Test is running, debug_wb_pc = 0xbfc0c518
        [ 642000 ns] Test is running, debug_wb_pc = 0xbfc0d2c4
----[ 651185 ns] Number 8'd31 Functional Test Point PASS!!!
        [ 652000 ns] Test is running, debug_wb_pc = 0xbfc5cb94
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc5d954
        [ 672000 ns] Test is running, debug_wb_pc = 0xbfc5e724
----[ 676355 ns] Number 8'd32 Functional Test Point PASS!!!
        [ 682000 ns] Test is running, debug_wb_pc = 0xbfc618d8
        [ 692000 ns] Test is running, debug_wb_pc = 0xbfc62660
----[ 698595 ns] Number 8'd33 Functional Test Point PASS!!!
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc105f8
        [ 712000 ns] Test is running, debug_wb_pc = 0xbfc113c0
        [ 722000 ns] Test is running, debug_wb_pc = 0xbfc12184
----[ 724005 ns] Number 8'd34 Functional Test Point PASS!!!
        [ 732000 ns] Test is running, debug_wb_pc = 0xbfc0881c
        [ 742000 ns] Test is running, debug_wb_pc = 0xbfc095ac
----[ 746375 ns] Number 8'd35 Functional Test Point PASS!!!
        [ 752000 ns] Test is running, debug_wb_pc = 0xbfc41108
        [ 762000 ns] Test is running, debug_wb_pc = 0xbfc41ed0
----[ 771795 ns] Number 8'd36 Functional Test Point PASS!!!
        [ 772000 ns] Test is running, debug_wb_pc = 0xbfc00adc
        [ 782000 ns] Test is running, debug_wb_pc = 0xbfc49294
        [ 792000 ns] Test is running, debug_wb_pc = 0xbfc4a72c
        [ 802000 ns] Test is running, debug_wb_pc = 0xbfc4bbcc
        [ 812000 ns] Test is running, debug_wb_pc = 0xbfc4d094
----[ 813095 ns] Number 8'd37 Functional Test Point PASS!!!
        [ 822000 ns] Test is running, debug_wb_pc = 0xbfc31bfc
        [ 832000 ns] Test is running, debug_wb_pc = 0xbfc330e8
        [ 842000 ns] Test is running, debug_wb_pc = 0xbfc34560
        [ 852000 ns] Test is running, debug_wb_pc = 0xbfc35a5c
----[ 854195 ns] Number 8'd38 Functional Test Point PASS!!!
        [ 862000 ns] Test is running, debug_wb_pc = 0xbfc585a8
        [ 872000 ns] Test is running, debug_wb_pc = 0xbfc59a3c
        [ 882000 ns] Test is running, debug_wb_pc = 0xbfc5aef4
        [ 892000 ns] Test is running, debug_wb_pc = 0xbfc5c3bc
----[ 895495 ns] Number 8'd39 Functional Test Point PASS!!!
        [ 902000 ns] Test is running, debug_wb_pc = 0xbfc39a28
        [ 912000 ns] Test is running, debug_wb_pc = 0xbfc3ad40
        [ 922000 ns] Test is running, debug_wb_pc = 0xbfc3c064
----[ 927455 ns] Number 8'd40 Functional Test Point PASS!!!
        [ 932000 ns] Test is running, debug_wb_pc = 0xbfc1cd0c
        [ 942000 ns] Test is running, debug_wb_pc = 0xbfc1dfb8
        [ 952000 ns] Test is running, debug_wb_pc = 0xbfc1f214
        [ 962000 ns] Test is running, debug_wb_pc = 0xbfc204f0
        [ 972000 ns] Test is running, debug_wb_pc = 0xbfc217bc
----[ 974515 ns] Number 8'd41 Functional Test Point PASS!!!
        [ 982000 ns] Test is running, debug_wb_pc = 0xbfc131d0
        [ 992000 ns] Test is running, debug_wb_pc = 0xbfc14494
        [1002000 ns] Test is running, debug_wb_pc = 0xbfc1574c
        [1012000 ns] Test is running, debug_wb_pc = 0xbfc169a8
        [1022000 ns] Test is running, debug_wb_pc = 0xbfc17c5c
----[1023745 ns] Number 8'd42 Functional Test Point PASS!!!
        [1032000 ns] Test is running, debug_wb_pc = 0xbfc6cd78
        [1042000 ns] Test is running, debug_wb_pc = 0xbfc6de5c
        [1052000 ns] Test is running, debug_wb_pc = 0xbfc6ef40
        [1062000 ns] Test is running, debug_wb_pc = 0xbfc70024
        [1072000 ns] Test is running, debug_wb_pc = 0xbfc71108
----[1075925 ns] Number 8'd43 Functional Test Point PASS!!!
--------------------------------------------------------------
[1076617 ns] Error!!!
    reference: PC = 0xbfc3ef0c, wb_rf_wnum = 0x15, wb_rf_wdata = 0x00000002
    mycpu    : PC = 0xbfc3ef0c, wb_rf_wnum = 0x15, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 1076657 ns : File "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1385.559 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'jalD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/data_memory_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:70]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:87]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:93]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flushM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:95]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeregW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:97]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'resultW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:98]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:100]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pcW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/div_radix2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_radix2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/load_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
WARNING: [VRFC 10-3676] redeclaration of ansi port 'regwriteW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:39]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/store_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:141]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v:55]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:88]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:89]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:94]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:98]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.data_memory_controller
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=16)
Compiling module xil_defaultlib.flopenr(WIDTH=16)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.PC(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.div_radix2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.store_which
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.load_which
Compiling module xil_defaultlib.flopenr(WIDTH=5)
Compiling module xil_defaultlib.flopenr(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1396.152 ; gain = 0.004
run all
==============================================================
Test begin!
----[  14035 ns] Number 8'd01 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc43704
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc44514
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc45304
----[  43535 ns] Number 8'd02 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc74d88
----[  53675 ns] Number 8'd03 Functional Test Point PASS!!!
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc255d8
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc26898
----[  77055 ns] Number 8'd04 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc1882c
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc19aec
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc1b05c
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc1c38c
----[ 112835 ns] Number 8'd05 Functional Test Point PASS!!!
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc36ce8
----[ 125905 ns] Number 8'd06 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc51bf4
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc52a04
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc537fc
----[ 155325 ns] Number 8'd07 Functional Test Point PASS!!!
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc3d39c
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc3e180
----[ 181775 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc00ae4
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc549fc
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc55748
----[ 202715 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc27f98
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc28cf0
----[ 223655 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc56334
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc570c4
----[ 245955 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 252000 ns] Test is running, debug_wb_pc = 0xbfc05dc8
----[ 260615 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 262000 ns] Test is running, debug_wb_pc = 0xbfc29150
        [ 272000 ns] Test is running, debug_wb_pc = 0xbfc2a5a0
        [ 282000 ns] Test is running, debug_wb_pc = 0xbfc2b9f0
----[ 285195 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 292000 ns] Test is running, debug_wb_pc = 0xbfc4df20
        [ 302000 ns] Test is running, debug_wb_pc = 0xbfc4f220
        [ 312000 ns] Test is running, debug_wb_pc = 0xbfc50520
----[ 319735 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 322000 ns] Test is running, debug_wb_pc = 0xbfc68110
        [ 332000 ns] Test is running, debug_wb_pc = 0xbfc694a0
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc6a810
        [ 352000 ns] Test is running, debug_wb_pc = 0xbfc6bba8
----[ 354195 ns] Number 8'd15 Functional Test Point PASS!!!
----[ 357955 ns] Number 8'd16 Functional Test Point PASS!!!
----[ 361975 ns] Number 8'd17 Functional Test Point PASS!!!
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc67d34
----[ 363915 ns] Number 8'd18 Functional Test Point PASS!!!
----[ 366125 ns] Number 8'd19 Functional Test Point PASS!!!
----[ 368585 ns] Number 8'd20 Functional Test Point PASS!!!
        [ 372000 ns] Test is running, debug_wb_pc = 0xbfc65ae0
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc668f0
        [ 392000 ns] Test is running, debug_wb_pc = 0xbfc676dc
----[ 392925 ns] Number 8'd21 Functional Test Point PASS!!!
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc0eb30
        [ 412000 ns] Test is running, debug_wb_pc = 0xbfc0f8dc
----[ 416365 ns] Number 8'd22 Functional Test Point PASS!!!
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc2c800
        [ 432000 ns] Test is running, debug_wb_pc = 0xbfc2d60c
----[ 440205 ns] Number 8'd23 Functional Test Point PASS!!!
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc4574c
        [ 452000 ns] Test is running, debug_wb_pc = 0xbfc4655c
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc47364
----[ 469655 ns] Number 8'd24 Functional Test Point PASS!!!
        [ 472000 ns] Test is running, debug_wb_pc = 0xbfc09e58
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc0ac3c
        [ 492000 ns] Test is running, debug_wb_pc = 0xbfc0ba08
----[ 496105 ns] Number 8'd25 Functional Test Point PASS!!!
        [ 502000 ns] Test is running, debug_wb_pc = 0xbfc6371c
        [ 512000 ns] Test is running, debug_wb_pc = 0xbfc6452c
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc65304
----[ 524485 ns] Number 8'd26 Functional Test Point PASS!!!
        [ 532000 ns] Test is running, debug_wb_pc = 0xbfc37cb8
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc38a20
----[ 545425 ns] Number 8'd27 Functional Test Point PASS!!!
        [ 552000 ns] Test is running, debug_wb_pc = 0xbfc013d4
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc021e4
        [ 572000 ns] Test is running, debug_wb_pc = 0xbfc02fd8
----[ 574855 ns] Number 8'd28 Functional Test Point PASS!!!
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc5f66c
        [ 592000 ns] Test is running, debug_wb_pc = 0xbfc60418
----[ 598295 ns] Number 8'd29 Functional Test Point PASS!!!
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc2e648
        [ 612000 ns] Test is running, debug_wb_pc = 0xbfc2f458
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc3025c
----[ 627745 ns] Number 8'd30 Functional Test Point PASS!!!
        [ 632000 ns] Test is running, debug_wb_pc = 0xbfc0c518
        [ 642000 ns] Test is running, debug_wb_pc = 0xbfc0d2c4
----[ 651185 ns] Number 8'd31 Functional Test Point PASS!!!
        [ 652000 ns] Test is running, debug_wb_pc = 0xbfc5cb94
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc5d954
        [ 672000 ns] Test is running, debug_wb_pc = 0xbfc5e724
----[ 676355 ns] Number 8'd32 Functional Test Point PASS!!!
        [ 682000 ns] Test is running, debug_wb_pc = 0xbfc618d8
        [ 692000 ns] Test is running, debug_wb_pc = 0xbfc62660
----[ 698595 ns] Number 8'd33 Functional Test Point PASS!!!
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc105f8
        [ 712000 ns] Test is running, debug_wb_pc = 0xbfc113c0
        [ 722000 ns] Test is running, debug_wb_pc = 0xbfc12184
----[ 724005 ns] Number 8'd34 Functional Test Point PASS!!!
        [ 732000 ns] Test is running, debug_wb_pc = 0xbfc0881c
        [ 742000 ns] Test is running, debug_wb_pc = 0xbfc095ac
----[ 746375 ns] Number 8'd35 Functional Test Point PASS!!!
        [ 752000 ns] Test is running, debug_wb_pc = 0xbfc41108
        [ 762000 ns] Test is running, debug_wb_pc = 0xbfc41ed0
----[ 771795 ns] Number 8'd36 Functional Test Point PASS!!!
        [ 772000 ns] Test is running, debug_wb_pc = 0xbfc00adc
        [ 782000 ns] Test is running, debug_wb_pc = 0xbfc49294
        [ 792000 ns] Test is running, debug_wb_pc = 0xbfc4a72c
        [ 802000 ns] Test is running, debug_wb_pc = 0xbfc4bbcc
        [ 812000 ns] Test is running, debug_wb_pc = 0xbfc4d094
----[ 813095 ns] Number 8'd37 Functional Test Point PASS!!!
        [ 822000 ns] Test is running, debug_wb_pc = 0xbfc31bfc
        [ 832000 ns] Test is running, debug_wb_pc = 0xbfc330e8
        [ 842000 ns] Test is running, debug_wb_pc = 0xbfc34560
        [ 852000 ns] Test is running, debug_wb_pc = 0xbfc35a5c
----[ 854195 ns] Number 8'd38 Functional Test Point PASS!!!
        [ 862000 ns] Test is running, debug_wb_pc = 0xbfc585a8
        [ 872000 ns] Test is running, debug_wb_pc = 0xbfc59a3c
        [ 882000 ns] Test is running, debug_wb_pc = 0xbfc5aef4
        [ 892000 ns] Test is running, debug_wb_pc = 0xbfc5c3bc
----[ 895495 ns] Number 8'd39 Functional Test Point PASS!!!
        [ 902000 ns] Test is running, debug_wb_pc = 0xbfc39a28
        [ 912000 ns] Test is running, debug_wb_pc = 0xbfc3ad40
        [ 922000 ns] Test is running, debug_wb_pc = 0xbfc3c064
----[ 927455 ns] Number 8'd40 Functional Test Point PASS!!!
        [ 932000 ns] Test is running, debug_wb_pc = 0xbfc1cd0c
        [ 942000 ns] Test is running, debug_wb_pc = 0xbfc1dfb8
        [ 952000 ns] Test is running, debug_wb_pc = 0xbfc1f214
        [ 962000 ns] Test is running, debug_wb_pc = 0xbfc204f0
        [ 972000 ns] Test is running, debug_wb_pc = 0xbfc217bc
----[ 974515 ns] Number 8'd41 Functional Test Point PASS!!!
        [ 982000 ns] Test is running, debug_wb_pc = 0xbfc131d0
        [ 992000 ns] Test is running, debug_wb_pc = 0xbfc14494
        [1002000 ns] Test is running, debug_wb_pc = 0xbfc1574c
        [1012000 ns] Test is running, debug_wb_pc = 0xbfc169a8
        [1022000 ns] Test is running, debug_wb_pc = 0xbfc17c5c
----[1023745 ns] Number 8'd42 Functional Test Point PASS!!!
        [1032000 ns] Test is running, debug_wb_pc = 0xbfc6cd78
        [1042000 ns] Test is running, debug_wb_pc = 0xbfc6de5c
        [1052000 ns] Test is running, debug_wb_pc = 0xbfc6ef40
        [1062000 ns] Test is running, debug_wb_pc = 0xbfc70024
        [1072000 ns] Test is running, debug_wb_pc = 0xbfc71108
----[1075925 ns] Number 8'd43 Functional Test Point PASS!!!
--------------------------------------------------------------
[1076617 ns] Error!!!
    reference: PC = 0xbfc3ef0c, wb_rf_wnum = 0x15, wb_rf_wdata = 0x00000002
    mycpu    : PC = 0xbfc3ef0c, wb_rf_wnum = 0x15, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 1076657 ns : File "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1400.355 ; gain = 4.203
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/alu/div/REMAINER}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/alu/div/cnt}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/hilo_iM}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/hilo_alu_in}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/forwardhiloE}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'jalD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/data_memory_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:70]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:87]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:93]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flushM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:95]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeregW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:97]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'resultW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:98]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:100]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pcW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/div_radix2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_radix2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hazard.v:84]
ERROR: [VRFC 10-2865] module 'hazard' ignored due to previous errors [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hazard.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'jalD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/data_memory_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:70]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:87]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:93]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flushM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:95]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeregW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:97]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'resultW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:98]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:100]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pcW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/div_radix2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_radix2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/load_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
WARNING: [VRFC 10-3676] redeclaration of ansi port 'regwriteW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:39]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/store_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:141]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v:55]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:88]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:89]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:94]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:98]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.data_memory_controller
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=16)
Compiling module xil_defaultlib.flopenr(WIDTH=16)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.PC(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.div_radix2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.store_which
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.load_which
Compiling module xil_defaultlib.flopenr(WIDTH=5)
Compiling module xil_defaultlib.flopenr(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1434.309 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14035 ns] Number 8'd01 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc43704
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc44514
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc45304
----[  43535 ns] Number 8'd02 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc74d88
----[  53675 ns] Number 8'd03 Functional Test Point PASS!!!
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc255d8
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc26898
----[  77055 ns] Number 8'd04 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc1882c
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc19aec
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc1b05c
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc1c38c
----[ 112835 ns] Number 8'd05 Functional Test Point PASS!!!
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc36ce8
----[ 125905 ns] Number 8'd06 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc51bf4
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc52a04
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc537fc
----[ 155325 ns] Number 8'd07 Functional Test Point PASS!!!
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc3d39c
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc3e180
----[ 181775 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc00ae4
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc549fc
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc55748
----[ 202715 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc27f98
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc28cf0
----[ 223655 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc56334
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc570c4
----[ 245955 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 252000 ns] Test is running, debug_wb_pc = 0xbfc05dc8
----[ 260615 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 262000 ns] Test is running, debug_wb_pc = 0xbfc29150
        [ 272000 ns] Test is running, debug_wb_pc = 0xbfc2a5a0
        [ 282000 ns] Test is running, debug_wb_pc = 0xbfc2b9f0
----[ 285195 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 292000 ns] Test is running, debug_wb_pc = 0xbfc4df20
        [ 302000 ns] Test is running, debug_wb_pc = 0xbfc4f220
        [ 312000 ns] Test is running, debug_wb_pc = 0xbfc50520
----[ 319735 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 322000 ns] Test is running, debug_wb_pc = 0xbfc68110
        [ 332000 ns] Test is running, debug_wb_pc = 0xbfc694a0
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc6a810
        [ 352000 ns] Test is running, debug_wb_pc = 0xbfc6bba8
----[ 354195 ns] Number 8'd15 Functional Test Point PASS!!!
----[ 357955 ns] Number 8'd16 Functional Test Point PASS!!!
----[ 361975 ns] Number 8'd17 Functional Test Point PASS!!!
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc67d34
----[ 363915 ns] Number 8'd18 Functional Test Point PASS!!!
----[ 366125 ns] Number 8'd19 Functional Test Point PASS!!!
----[ 368585 ns] Number 8'd20 Functional Test Point PASS!!!
        [ 372000 ns] Test is running, debug_wb_pc = 0xbfc65ae0
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc668f0
        [ 392000 ns] Test is running, debug_wb_pc = 0xbfc676dc
----[ 392925 ns] Number 8'd21 Functional Test Point PASS!!!
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc0eb30
        [ 412000 ns] Test is running, debug_wb_pc = 0xbfc0f8dc
----[ 416365 ns] Number 8'd22 Functional Test Point PASS!!!
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc2c800
        [ 432000 ns] Test is running, debug_wb_pc = 0xbfc2d60c
----[ 440205 ns] Number 8'd23 Functional Test Point PASS!!!
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc4574c
        [ 452000 ns] Test is running, debug_wb_pc = 0xbfc4655c
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc47364
----[ 469655 ns] Number 8'd24 Functional Test Point PASS!!!
        [ 472000 ns] Test is running, debug_wb_pc = 0xbfc09e58
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc0ac3c
        [ 492000 ns] Test is running, debug_wb_pc = 0xbfc0ba08
----[ 496105 ns] Number 8'd25 Functional Test Point PASS!!!
        [ 502000 ns] Test is running, debug_wb_pc = 0xbfc6371c
        [ 512000 ns] Test is running, debug_wb_pc = 0xbfc6452c
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc65304
----[ 524485 ns] Number 8'd26 Functional Test Point PASS!!!
        [ 532000 ns] Test is running, debug_wb_pc = 0xbfc37cb8
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc38a20
----[ 545425 ns] Number 8'd27 Functional Test Point PASS!!!
        [ 552000 ns] Test is running, debug_wb_pc = 0xbfc013d4
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc021e4
        [ 572000 ns] Test is running, debug_wb_pc = 0xbfc02fd8
----[ 574855 ns] Number 8'd28 Functional Test Point PASS!!!
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc5f66c
        [ 592000 ns] Test is running, debug_wb_pc = 0xbfc60418
----[ 598295 ns] Number 8'd29 Functional Test Point PASS!!!
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc2e648
        [ 612000 ns] Test is running, debug_wb_pc = 0xbfc2f458
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc3025c
----[ 627745 ns] Number 8'd30 Functional Test Point PASS!!!
        [ 632000 ns] Test is running, debug_wb_pc = 0xbfc0c518
        [ 642000 ns] Test is running, debug_wb_pc = 0xbfc0d2c4
----[ 651185 ns] Number 8'd31 Functional Test Point PASS!!!
        [ 652000 ns] Test is running, debug_wb_pc = 0xbfc5cb94
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc5d954
        [ 672000 ns] Test is running, debug_wb_pc = 0xbfc5e724
----[ 676355 ns] Number 8'd32 Functional Test Point PASS!!!
        [ 682000 ns] Test is running, debug_wb_pc = 0xbfc618d8
        [ 692000 ns] Test is running, debug_wb_pc = 0xbfc62660
----[ 698595 ns] Number 8'd33 Functional Test Point PASS!!!
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc105f8
        [ 712000 ns] Test is running, debug_wb_pc = 0xbfc113c0
        [ 722000 ns] Test is running, debug_wb_pc = 0xbfc12184
----[ 724005 ns] Number 8'd34 Functional Test Point PASS!!!
        [ 732000 ns] Test is running, debug_wb_pc = 0xbfc0881c
        [ 742000 ns] Test is running, debug_wb_pc = 0xbfc095ac
----[ 746375 ns] Number 8'd35 Functional Test Point PASS!!!
        [ 752000 ns] Test is running, debug_wb_pc = 0xbfc41108
        [ 762000 ns] Test is running, debug_wb_pc = 0xbfc41ed0
----[ 771795 ns] Number 8'd36 Functional Test Point PASS!!!
        [ 772000 ns] Test is running, debug_wb_pc = 0xbfc00adc
        [ 782000 ns] Test is running, debug_wb_pc = 0xbfc49294
        [ 792000 ns] Test is running, debug_wb_pc = 0xbfc4a72c
        [ 802000 ns] Test is running, debug_wb_pc = 0xbfc4bbcc
        [ 812000 ns] Test is running, debug_wb_pc = 0xbfc4d094
----[ 813095 ns] Number 8'd37 Functional Test Point PASS!!!
        [ 822000 ns] Test is running, debug_wb_pc = 0xbfc31bfc
        [ 832000 ns] Test is running, debug_wb_pc = 0xbfc330e8
        [ 842000 ns] Test is running, debug_wb_pc = 0xbfc34560
        [ 852000 ns] Test is running, debug_wb_pc = 0xbfc35a5c
----[ 854195 ns] Number 8'd38 Functional Test Point PASS!!!
        [ 862000 ns] Test is running, debug_wb_pc = 0xbfc585a8
        [ 872000 ns] Test is running, debug_wb_pc = 0xbfc59a3c
        [ 882000 ns] Test is running, debug_wb_pc = 0xbfc5aef4
        [ 892000 ns] Test is running, debug_wb_pc = 0xbfc5c3bc
----[ 895495 ns] Number 8'd39 Functional Test Point PASS!!!
        [ 902000 ns] Test is running, debug_wb_pc = 0xbfc39a28
        [ 912000 ns] Test is running, debug_wb_pc = 0xbfc3ad40
        [ 922000 ns] Test is running, debug_wb_pc = 0xbfc3c064
----[ 927455 ns] Number 8'd40 Functional Test Point PASS!!!
        [ 932000 ns] Test is running, debug_wb_pc = 0xbfc1cd0c
        [ 942000 ns] Test is running, debug_wb_pc = 0xbfc1dfb8
        [ 952000 ns] Test is running, debug_wb_pc = 0xbfc1f214
        [ 962000 ns] Test is running, debug_wb_pc = 0xbfc204f0
        [ 972000 ns] Test is running, debug_wb_pc = 0xbfc217bc
----[ 974515 ns] Number 8'd41 Functional Test Point PASS!!!
        [ 982000 ns] Test is running, debug_wb_pc = 0xbfc131d0
        [ 992000 ns] Test is running, debug_wb_pc = 0xbfc14494
        [1002000 ns] Test is running, debug_wb_pc = 0xbfc1574c
        [1012000 ns] Test is running, debug_wb_pc = 0xbfc169a8
        [1022000 ns] Test is running, debug_wb_pc = 0xbfc17c5c
----[1023745 ns] Number 8'd42 Functional Test Point PASS!!!
        [1032000 ns] Test is running, debug_wb_pc = 0xbfc6cd78
        [1042000 ns] Test is running, debug_wb_pc = 0xbfc6de5c
        [1052000 ns] Test is running, debug_wb_pc = 0xbfc6ef40
        [1062000 ns] Test is running, debug_wb_pc = 0xbfc70024
        [1072000 ns] Test is running, debug_wb_pc = 0xbfc71108
----[1075925 ns] Number 8'd43 Functional Test Point PASS!!!
        [1082000 ns] Test is running, debug_wb_pc = 0x00000000
        [1092000 ns] Test is running, debug_wb_pc = 0x00000000
        [1102000 ns] Test is running, debug_wb_pc = 0xbfc3fb34
        [1112000 ns] Test is running, debug_wb_pc = 0x00000000
        [1122000 ns] Test is running, debug_wb_pc = 0x00000000
        [1132000 ns] Test is running, debug_wb_pc = 0x00000000
----[1132365 ns] Number 8'd44 Functional Test Point PASS!!!
        [1142000 ns] Test is running, debug_wb_pc = 0x00000000
        [1152000 ns] Test is running, debug_wb_pc = 0xbfc724b4
        [1162000 ns] Test is running, debug_wb_pc = 0x00000000
        [1172000 ns] Test is running, debug_wb_pc = 0x00000000
        [1182000 ns] Test is running, debug_wb_pc = 0x00000000
        [1192000 ns] Test is running, debug_wb_pc = 0xbfc737b4
        [1202000 ns] Test is running, debug_wb_pc = 0x00000000
        [1212000 ns] Test is running, debug_wb_pc = 0x00000000
----[1214485 ns] Number 8'd45 Functional Test Point PASS!!!
        [1222000 ns] Test is running, debug_wb_pc = 0xbfc227c4
        [1232000 ns] Test is running, debug_wb_pc = 0xbfc23764
----[1238055 ns] Number 8'd46 Functional Test Point PASS!!!
        [1242000 ns] Test is running, debug_wb_pc = 0xbfc03990
        [1252000 ns] Test is running, debug_wb_pc = 0xbfc04930
----[1259385 ns] Number 8'd47 Functional Test Point PASS!!!
==============================================================
Test end!
----PASS!!!
$finish called at time : 1260085 ns : File "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 261
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1435.914 ; gain = 1.605
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soft/func_part/obj_2/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../../../../soft/func_part/obj_2/inst_ram.coe'
set_property -dict [list CONFIG.Coe_File {C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soft/func_part/obj_2/inst_ram.coe}] [get_ips inst_ram]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soft/func_part/obj_2/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../soft/func_part/obj_2/inst_ram.coe'
generate_target all [get_files  C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_ram'...
export_ip_user_files -of_objects [get_files C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
reset_run inst_ram_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/inst_ram_synth_1

launch_runs -jobs 4 inst_ram_synth_1
[Sun Dec 15 15:01:32 2019] Launched inst_ram_synth_1...
Run output will be captured here: C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/inst_ram_synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'jalD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/data_memory_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:70]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:87]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:93]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flushM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:95]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeregW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:97]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'resultW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:98]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:100]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pcW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/div_radix2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_radix2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/load_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
WARNING: [VRFC 10-3676] redeclaration of ansi port 'regwriteW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:39]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/store_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:141]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v:55]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:88]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:89]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:94]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:98]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.data_memory_controller
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=16)
Compiling module xil_defaultlib.flopenr(WIDTH=16)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.PC(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.div_radix2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.store_which
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.load_which
Compiling module xil_defaultlib.flopenr(WIDTH=5)
Compiling module xil_defaultlib.flopenr(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1485.266 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14035 ns] Number 8'd01 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc10f94
----[  24795 ns] Number 8'd02 Functional Test Point PASS!!!
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc03c08
----[  35485 ns] Number 8'd03 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc123c0
----[  45475 ns] Number 8'd04 Functional Test Point PASS!!!
----[  51235 ns] Number 8'd05 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc01174
----[  58235 ns] Number 8'd06 Functional Test Point PASS!!!
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc00e3c
----[  65595 ns] Number 8'd07 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0x00000000
----[  72915 ns] Number 8'd08 Functional Test Point PASS!!!
----[  80555 ns] Number 8'd09 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc02b94
----[  88285 ns] Number 8'd10 Functional Test Point PASS!!!
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc153c0
----[  95655 ns] Number 8'd11 Functional Test Point PASS!!!
----[ 100465 ns] Number 8'd12 Functional Test Point PASS!!!
--------------------------------------------------------------
[ 100887 ns] Error!!!
    reference: PC = 0xbfc04120, wb_rf_wnum = 0x02, wb_rf_wdata = 0x0000000b
    mycpu    : PC = 0xbfc04120, wb_rf_wnum = 0x02, wb_rf_wdata = 0x0000003b
--------------------------------------------------------------
$finish called at time : 100927 ns : File "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/srcb2E}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/writedataM}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/writedata2M}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/mips/dp/readdataM}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'jalD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/data_memory_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:70]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:87]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:93]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flushM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:95]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeregW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:97]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'resultW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:98]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:100]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pcW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/div_radix2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_radix2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/load_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
WARNING: [VRFC 10-3676] redeclaration of ansi port 'regwriteW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:39]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/store_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:141]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v:55]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:88]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:89]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:94]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:98]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.data_memory_controller
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=16)
Compiling module xil_defaultlib.flopenr(WIDTH=16)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.PC(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.div_radix2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.store_which
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.load_which
Compiling module xil_defaultlib.flopenr(WIDTH=5)
Compiling module xil_defaultlib.flopenr(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1549.945 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14035 ns] Number 8'd01 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc10f94
----[  24795 ns] Number 8'd02 Functional Test Point PASS!!!
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc03c08
----[  35485 ns] Number 8'd03 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc123c0
----[  45475 ns] Number 8'd04 Functional Test Point PASS!!!
----[  51235 ns] Number 8'd05 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc01174
----[  58235 ns] Number 8'd06 Functional Test Point PASS!!!
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc00e3c
----[  65595 ns] Number 8'd07 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0x00000000
----[  72915 ns] Number 8'd08 Functional Test Point PASS!!!
----[  80555 ns] Number 8'd09 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc02b94
----[  88285 ns] Number 8'd10 Functional Test Point PASS!!!
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc153c0
----[  95655 ns] Number 8'd11 Functional Test Point PASS!!!
----[ 100465 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc042d0
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc051d0
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc06108
----[ 124415 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc1337c
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc142b4
----[ 150025 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc0a4ec
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc0b428
----[ 168945 ns] Number 8'd15 Functional Test Point PASS!!!
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc0e99c
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc0f8c0
----[ 190235 ns] Number 8'd16 Functional Test Point PASS!!!
--------------------------------------------------------------
[ 190697 ns] Error!!!
    reference: PC = 0xbfc06c80, wb_rf_wnum = 0x02, wb_rf_wdata = 0xb4f0090a
    mycpu    : PC = 0xbfc06c80, wb_rf_wnum = 0x02, wb_rf_wdata = 0x0af00930
--------------------------------------------------------------
$finish called at time : 190737 ns : File "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'jalD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/data_memory_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtD' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:70]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:87]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:93]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flushM' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:95]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writeregW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:97]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'resultW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:98]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:100]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pcW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/div_radix2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_radix2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/load_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
WARNING: [VRFC 10-3676] redeclaration of ansi port 'regwriteW' is not allowed [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:39]
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/store_which.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_which
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/xieyuhuai/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:141]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'memwriteM' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v:55]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:88]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:89]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:94]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:98]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.data_memory_controller
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=16)
Compiling module xil_defaultlib.flopenr(WIDTH=16)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.PC(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.div_radix2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.store_which
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.load_which
Compiling module xil_defaultlib.flopenr(WIDTH=5)
Compiling module xil_defaultlib.flopenr(WIDTH=64)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1549.945 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14035 ns] Number 8'd01 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc10f94
----[  24795 ns] Number 8'd02 Functional Test Point PASS!!!
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc03c08
----[  35485 ns] Number 8'd03 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc123c0
----[  45475 ns] Number 8'd04 Functional Test Point PASS!!!
----[  51235 ns] Number 8'd05 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc01174
----[  58235 ns] Number 8'd06 Functional Test Point PASS!!!
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc00e3c
----[  65595 ns] Number 8'd07 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0x00000000
----[  72915 ns] Number 8'd08 Functional Test Point PASS!!!
----[  80555 ns] Number 8'd09 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc02b94
----[  88285 ns] Number 8'd10 Functional Test Point PASS!!!
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc153c0
----[  95655 ns] Number 8'd11 Functional Test Point PASS!!!
----[ 100465 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc042d0
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc051d0
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc06108
----[ 124415 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc1337c
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc142b4
----[ 150025 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc0a4ec
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc0b428
----[ 168945 ns] Number 8'd15 Functional Test Point PASS!!!
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc0e99c
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc0f8c0
----[ 190235 ns] Number 8'd16 Functional Test Point PASS!!!
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc06e58
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc07cf8
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc08c10
----[ 218455 ns] Number 8'd17 Functional Test Point PASS!!!
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc0c350
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc0d238
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc0e130
----[ 245025 ns] Number 8'd18 Functional Test Point PASS!!!
==============================================================
Test end!
----PASS!!!
$finish called at time : 245725 ns : File "C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 261
save_wave_config {C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 15 17:00:35 2019...
