# Copyright (C) 1991-2008 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.


# The default values for assignments are stored in the file
#		MIPS_CPU_assignment_defaults.qdf
# If this file doesn't exist, and for assignments not listed, see file
#		assignment_defaults.qdf

# Altera recommends that you do not modify this file. This
# file is updated automatically by the Quartus II software
# and any changes you make may be lost or overwritten.


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C70F896C6
set_global_assignment -name TOP_LEVEL_ENTITY MIPS_CPU
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 8.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "17:36:36  DECEMBER 17, 2018"
set_global_assignment -name LAST_QUARTUS_VERSION 8.1
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name VERILOG_FILE src/alu.v
set_global_assignment -name VERILOG_FILE src/ctrl.v
set_global_assignment -name VERILOG_FILE src/ctrl_encode_def.v
set_global_assignment -name VERILOG_FILE src/dm.v
set_global_assignment -name VERILOG_FILE src/EXT.v
set_global_assignment -name VERILOG_FILE src/im.v
set_global_assignment -name VERILOG_FILE src/IR.v
set_global_assignment -name BDF_FILE src/MIPS_CPU.BDF
set_global_assignment -name VERILOG_FILE src/mux.v
set_global_assignment -name VERILOG_FILE src/NPC.v
set_global_assignment -name VERILOG_FILE src/PC.v
set_global_assignment -name VERILOG_FILE src/RF.v
set_global_assignment -name VERILOG_FILE src/SEG7_LUT.v
set_global_assignment -name VERILOG_FILE src/SEG7_LUT_8.v
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85