ARM GAS  /tmp/cc5EQOW4.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.get_flash_sector,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	get_flash_sector:
  26              	.LVL0:
  27              	.LFB138:
  28              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2026 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include <string.h>
  25:Core/Src/main.c **** #include "messages.h"
  26:Core/Src/main.c **** #include "platform.h"
  27:Core/Src/main.c **** #include "dataFormats.h"
  28:Core/Src/main.c **** #include "uart.h"
  29:Core/Src/main.c **** /* USER CODE END Includes */
  30:Core/Src/main.c **** 
ARM GAS  /tmp/cc5EQOW4.s 			page 2


  31:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  32:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* USER CODE END PTD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PD */
  38:Core/Src/main.c **** #ifndef UNLOCK_FLAG
  39:Core/Src/main.c **** #define UNLOCK_FLAG   "default_unlock"
  40:Core/Src/main.c **** #endif
  41:Core/Src/main.c **** #ifndef FEATURE1_FLAG
  42:Core/Src/main.c **** #define FEATURE1_FLAG "default_feature1"
  43:Core/Src/main.c **** #endif
  44:Core/Src/main.c **** #ifndef FEATURE2_FLAG
  45:Core/Src/main.c **** #define FEATURE2_FLAG "default_feature2"
  46:Core/Src/main.c **** #endif
  47:Core/Src/main.c **** #ifndef FEATURE3_FLAG
  48:Core/Src/main.c **** #define FEATURE3_FLAG "default_feature3"
  49:Core/Src/main.c **** #endif
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** #define FLASH_DATA_BYTES         \
  52:Core/Src/main.c ****   (sizeof(FLASH_DATA) % 4 == 0) \
  53:Core/Src/main.c ****       ? sizeof(FLASH_DATA)      \
  54:Core/Src/main.c ****       : sizeof(FLASH_DATA) + (4 - (sizeof(FLASH_DATA) % 4))
  55:Core/Src/main.c **** #define FLASH_DATA_WORDS (FLASH_DATA_BYTES / 4)
  56:Core/Src/main.c **** /* USER CODE END PD */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  59:Core/Src/main.c **** /* USER CODE BEGIN PM */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* USER CODE END PM */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  64:Core/Src/main.c **** UART_HandleTypeDef huart1;
  65:Core/Src/main.c **** UART_HandleTypeDef huart2;
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /* USER CODE BEGIN PV */
  68:Core/Src/main.c **** const char unlock_flag[UNLOCK_SIZE]    = UNLOCK_FLAG;
  69:Core/Src/main.c **** const char feature1_flag[FEATURE_SIZE] = FEATURE1_FLAG;
  70:Core/Src/main.c **** const char feature2_flag[FEATURE_SIZE] = FEATURE2_FLAG;
  71:Core/Src/main.c **** const char feature3_flag[FEATURE_SIZE] = FEATURE3_FLAG;
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** __attribute__((section(".flash_data")))
  74:Core/Src/main.c **** FLASH_DATA flash_data = {0};
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** extern uint8_t __flash_data_start__;
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** static UART_HandleTypeDef* const uart_base[2] = { [HOST_UART] = &huart2, [BOARD_UART] = &huart1 };
  79:Core/Src/main.c **** /* USER CODE END PV */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  82:Core/Src/main.c **** void SystemClock_Config(void);
  83:Core/Src/main.c **** static void MX_GPIO_Init(void);
  84:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  85:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  86:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  87:Core/Src/main.c **** 
ARM GAS  /tmp/cc5EQOW4.s 			page 3


  88:Core/Src/main.c **** /* USER CODE END PFP */
  89:Core/Src/main.c **** 
  90:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  91:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  92:Core/Src/main.c **** static void initHardware(int argc, char ** argv)
  93:Core/Src/main.c **** {
  94:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  95:Core/Src/main.c ****   HAL_Init();
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* Configure the system clock */
  98:Core/Src/main.c ****   SystemClock_Config();
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* Initialize all configured peripherals */
 101:Core/Src/main.c ****   MX_GPIO_Init();
 102:Core/Src/main.c ****   
 103:Core/Src/main.c ****   //setup_board_link();
 104:Core/Src/main.c ****   uart_init(BOARD_UART);
 105:Core/Src/main.c ****   //uart_init();
 106:Core/Src/main.c ****   uart_init(HOST_UART);
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****   setLED(OFF);
 109:Core/Src/main.c **** }
 110:Core/Src/main.c **** 
 111:Core/Src/main.c **** void initHardware_car(int argc, char ** argv)
 112:Core/Src/main.c **** {
 113:Core/Src/main.c ****   initHardware(argc, argv);
 114:Core/Src/main.c **** }
 115:Core/Src/main.c **** 
 116:Core/Src/main.c **** void initHardware_fob(int argc, char ** argv)
 117:Core/Src/main.c **** {
 118:Core/Src/main.c ****   initHardware(argc, argv);
 119:Core/Src/main.c **** }
 120:Core/Src/main.c **** 
 121:Core/Src/main.c **** void readVar(uint8_t* dest, char * var)
 122:Core/Src/main.c **** {
 123:Core/Src/main.c ****   if(!strcmp(var, "unlock")) memcpy(dest, unlock_flag, UNLOCK_SIZE);
 124:Core/Src/main.c ****   else if(!strcmp(var, "feature1")) memcpy(dest, feature1_flag, FEATURE_SIZE);
 125:Core/Src/main.c ****   else if(!strcmp(var, "feature2")) memcpy(dest, feature2_flag, FEATURE_SIZE);
 126:Core/Src/main.c ****   else if(!strcmp(var, "feature3")) memcpy(dest, feature3_flag, FEATURE_SIZE);
 127:Core/Src/main.c ****   else if(!strcmp(var, "fob_state")) memcpy(dest, (uint8_t*)(&flash_data), sizeof(FLASH_DATA));
 128:Core/Src/main.c **** }
 129:Core/Src/main.c **** 
 130:Core/Src/main.c **** /* -----------------------------------------------------------
 131:Core/Src/main.c ****    Flash Sector Helper (F411 Example)
 132:Core/Src/main.c ****    ----------------------------------------------------------- */
 133:Core/Src/main.c **** static uint32_t get_flash_sector(uint32_t addr)
 134:Core/Src/main.c **** {
  29              		.loc 1 134 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 135:Core/Src/main.c ****   if (addr < 0x08004000) return FLASH_SECTOR_0;
  34              		.loc 1 135 3 view .LVU1
  35              		.loc 1 135 6 is_stmt 0 view .LVU2
  36 0000 144B     		ldr	r3, .L10
  37 0002 9842     		cmp	r0, r3
ARM GAS  /tmp/cc5EQOW4.s 			page 4


  38 0004 18D3     		bcc	.L3
 136:Core/Src/main.c ****   if (addr < 0x08008000) return FLASH_SECTOR_1;
  39              		.loc 1 136 3 is_stmt 1 view .LVU3
  40              		.loc 1 136 6 is_stmt 0 view .LVU4
  41 0006 03F58043 		add	r3, r3, #16384
  42 000a 9842     		cmp	r0, r3
  43 000c 16D3     		bcc	.L4
 137:Core/Src/main.c ****   if (addr < 0x0800C000) return FLASH_SECTOR_2;
  44              		.loc 1 137 3 is_stmt 1 view .LVU5
  45              		.loc 1 137 6 is_stmt 0 view .LVU6
  46 000e 03F58043 		add	r3, r3, #16384
  47 0012 9842     		cmp	r0, r3
  48 0014 14D3     		bcc	.L5
 138:Core/Src/main.c ****   if (addr < 0x08010000) return FLASH_SECTOR_3;
  49              		.loc 1 138 3 is_stmt 1 view .LVU7
  50              		.loc 1 138 6 is_stmt 0 view .LVU8
  51 0016 104B     		ldr	r3, .L10+4
  52 0018 9842     		cmp	r0, r3
  53 001a 13D9     		bls	.L6
 139:Core/Src/main.c ****   if (addr < 0x08020000) return FLASH_SECTOR_4;
  54              		.loc 1 139 3 is_stmt 1 view .LVU9
  55              		.loc 1 139 6 is_stmt 0 view .LVU10
  56 001c 03F58033 		add	r3, r3, #65536
  57 0020 9842     		cmp	r0, r3
  58 0022 11D9     		bls	.L7
 140:Core/Src/main.c ****   if (addr < 0x08040000) return FLASH_SECTOR_5;
  59              		.loc 1 140 3 is_stmt 1 view .LVU11
  60              		.loc 1 140 6 is_stmt 0 view .LVU12
  61 0024 03F50033 		add	r3, r3, #131072
  62 0028 9842     		cmp	r0, r3
  63 002a 0FD9     		bls	.L8
 141:Core/Src/main.c ****   if (addr < 0x08060000) return FLASH_SECTOR_6;
  64              		.loc 1 141 3 is_stmt 1 view .LVU13
  65              		.loc 1 141 6 is_stmt 0 view .LVU14
  66 002c 03F50033 		add	r3, r3, #131072
  67 0030 9842     		cmp	r0, r3
  68 0032 0DD9     		bls	.L9
 142:Core/Src/main.c ****   return FLASH_SECTOR_7;
  69              		.loc 1 142 10 view .LVU15
  70 0034 0720     		movs	r0, #7
  71              	.LVL1:
  72              		.loc 1 142 10 view .LVU16
  73 0036 7047     		bx	lr
  74              	.LVL2:
  75              	.L3:
 135:Core/Src/main.c ****   if (addr < 0x08008000) return FLASH_SECTOR_1;
  76              		.loc 1 135 33 view .LVU17
  77 0038 0020     		movs	r0, #0
  78              	.LVL3:
 135:Core/Src/main.c ****   if (addr < 0x08008000) return FLASH_SECTOR_1;
  79              		.loc 1 135 33 view .LVU18
  80 003a 7047     		bx	lr
  81              	.LVL4:
  82              	.L4:
 136:Core/Src/main.c ****   if (addr < 0x0800C000) return FLASH_SECTOR_2;
  83              		.loc 1 136 33 view .LVU19
  84 003c 0120     		movs	r0, #1
ARM GAS  /tmp/cc5EQOW4.s 			page 5


  85              	.LVL5:
 136:Core/Src/main.c ****   if (addr < 0x0800C000) return FLASH_SECTOR_2;
  86              		.loc 1 136 33 view .LVU20
  87 003e 7047     		bx	lr
  88              	.LVL6:
  89              	.L5:
 137:Core/Src/main.c ****   if (addr < 0x08010000) return FLASH_SECTOR_3;
  90              		.loc 1 137 33 view .LVU21
  91 0040 0220     		movs	r0, #2
  92              	.LVL7:
 137:Core/Src/main.c ****   if (addr < 0x08010000) return FLASH_SECTOR_3;
  93              		.loc 1 137 33 view .LVU22
  94 0042 7047     		bx	lr
  95              	.LVL8:
  96              	.L6:
 138:Core/Src/main.c ****   if (addr < 0x08020000) return FLASH_SECTOR_4;
  97              		.loc 1 138 33 view .LVU23
  98 0044 0320     		movs	r0, #3
  99              	.LVL9:
 138:Core/Src/main.c ****   if (addr < 0x08020000) return FLASH_SECTOR_4;
 100              		.loc 1 138 33 view .LVU24
 101 0046 7047     		bx	lr
 102              	.LVL10:
 103              	.L7:
 139:Core/Src/main.c ****   if (addr < 0x08040000) return FLASH_SECTOR_5;
 104              		.loc 1 139 33 view .LVU25
 105 0048 0420     		movs	r0, #4
 106              	.LVL11:
 139:Core/Src/main.c ****   if (addr < 0x08040000) return FLASH_SECTOR_5;
 107              		.loc 1 139 33 view .LVU26
 108 004a 7047     		bx	lr
 109              	.LVL12:
 110              	.L8:
 140:Core/Src/main.c ****   if (addr < 0x08060000) return FLASH_SECTOR_6;
 111              		.loc 1 140 33 view .LVU27
 112 004c 0520     		movs	r0, #5
 113              	.LVL13:
 140:Core/Src/main.c ****   if (addr < 0x08060000) return FLASH_SECTOR_6;
 114              		.loc 1 140 33 view .LVU28
 115 004e 7047     		bx	lr
 116              	.LVL14:
 117              	.L9:
 141:Core/Src/main.c ****   return FLASH_SECTOR_7;
 118              		.loc 1 141 33 view .LVU29
 119 0050 0620     		movs	r0, #6
 120              	.LVL15:
 143:Core/Src/main.c **** }
 121              		.loc 1 143 1 view .LVU30
 122 0052 7047     		bx	lr
 123              	.L11:
 124              		.align	2
 125              	.L10:
 126 0054 00400008 		.word	134234112
 127 0058 FFFF0008 		.word	134283263
 128              		.cfi_endproc
 129              	.LFE138:
 131              		.section	.text.MX_GPIO_Init,"ax",%progbits
ARM GAS  /tmp/cc5EQOW4.s 			page 6


 132              		.align	1
 133              		.syntax unified
 134              		.thumb
 135              		.thumb_func
 136              		.fpu fpv4-sp-d16
 138              	MX_GPIO_Init:
 139              	.LFB152:
 144:Core/Src/main.c **** 
 145:Core/Src/main.c **** /* -----------------------------------------------------------
 146:Core/Src/main.c ****    Config Flash Write (Overwrite Whole Sector)
 147:Core/Src/main.c ****    ----------------------------------------------------------- */
 148:Core/Src/main.c **** bool saveFobState(const FLASH_DATA *src)
 149:Core/Src/main.c **** {
 150:Core/Src/main.c ****   uint32_t base = (uint32_t)&__flash_data_start__;
 151:Core/Src/main.c ****   
 152:Core/Src/main.c ****   // Erase the sector that holds .config_flash
 153:Core/Src/main.c ****   uint32_t sector = get_flash_sector(base);
 154:Core/Src/main.c ****   FLASH_EraseInitTypeDef erase =
 155:Core/Src/main.c ****   {
 156:Core/Src/main.c ****       .TypeErase    = FLASH_TYPEERASE_SECTORS,
 157:Core/Src/main.c ****       .Sector       = sector,
 158:Core/Src/main.c ****       .NbSectors    = 1,
 159:Core/Src/main.c ****       .VoltageRange = FLASH_VOLTAGE_RANGE_3,
 160:Core/Src/main.c ****   };
 161:Core/Src/main.c **** 
 162:Core/Src/main.c ****   uint8_t padded_data[FLASH_DATA_BYTES];
 163:Core/Src/main.c ****   memset(padded_data, 0xFF, sizeof(padded_data));
 164:Core/Src/main.c ****   memcpy((FLASH_DATA*)(&padded_data), src, sizeof(FLASH_DATA));
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   uint32_t sector_err = 0;
 167:Core/Src/main.c ****   HAL_FLASH_Unlock();
 168:Core/Src/main.c **** 
 169:Core/Src/main.c ****   if (HAL_FLASHEx_Erase(&erase, &sector_err) != HAL_OK)
 170:Core/Src/main.c ****   {
 171:Core/Src/main.c ****       HAL_FLASH_Lock();
 172:Core/Src/main.c ****       return false;
 173:Core/Src/main.c ****   }
 174:Core/Src/main.c **** 
 175:Core/Src/main.c ****   // Program new config data
 176:Core/Src/main.c ****   const uint32_t *words = (const uint32_t *)padded_data;
 177:Core/Src/main.c ****   uint32_t addr = base;
 178:Core/Src/main.c **** 
 179:Core/Src/main.c ****   for (size_t i = 0; i < FLASH_DATA_WORDS; i++)
 180:Core/Src/main.c ****   {
 181:Core/Src/main.c ****       if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, addr, words[i]) != HAL_OK) {
 182:Core/Src/main.c ****           HAL_FLASH_Lock();
 183:Core/Src/main.c ****           return false;
 184:Core/Src/main.c ****       }
 185:Core/Src/main.c ****       addr += 4;
 186:Core/Src/main.c ****   }
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****   HAL_FLASH_Lock();
 189:Core/Src/main.c ****   return true;
 190:Core/Src/main.c **** }
 191:Core/Src/main.c **** 
 192:Core/Src/main.c **** void setLED(led_color_t color)
 193:Core/Src/main.c **** {
ARM GAS  /tmp/cc5EQOW4.s 			page 7


 194:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, color == GREEN);
 195:Core/Src/main.c **** }
 196:Core/Src/main.c **** 
 197:Core/Src/main.c **** bool buttonPressed(void)
 198:Core/Src/main.c **** {
 199:Core/Src/main.c ****   static uint32_t history = 0;
 200:Core/Src/main.c ****   static bool latched = false;
 201:Core/Src/main.c **** 
 202:Core/Src/main.c ****   bool buttonValue = HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****   history = (history << 1) |
 205:Core/Src/main.c ****             (buttonValue == GPIO_PIN_RESET);
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****   if (history == 0xFFFFFFFF && !latched) {
 208:Core/Src/main.c ****       latched = true;
 209:Core/Src/main.c ****       return true;        // button just pressed
 210:Core/Src/main.c ****   }
 211:Core/Src/main.c **** 
 212:Core/Src/main.c ****   if (history == 0x00000000) {
 213:Core/Src/main.c ****       latched = false;    // fully released
 214:Core/Src/main.c ****   }
 215:Core/Src/main.c **** 
 216:Core/Src/main.c ****   return false;
 217:Core/Src/main.c **** }
 218:Core/Src/main.c **** 
 219:Core/Src/main.c **** /**
 220:Core/Src/main.c ****  * @brief Initialize the UART interfaces.
 221:Core/Src/main.c ****  *
 222:Core/Src/main.c ****  * UART 0 is used to communicate with the host computer.
 223:Core/Src/main.c ****  */
 224:Core/Src/main.c **** void uart_init(hw_uart_t uart)
 225:Core/Src/main.c **** {
 226:Core/Src/main.c ****   switch(uart)
 227:Core/Src/main.c ****   {
 228:Core/Src/main.c ****   case HOST_UART:
 229:Core/Src/main.c ****     MX_USART2_UART_Init();
 230:Core/Src/main.c ****     break;
 231:Core/Src/main.c ****   case BOARD_UART:
 232:Core/Src/main.c ****     MX_USART1_UART_Init();
 233:Core/Src/main.c ****     break;
 234:Core/Src/main.c ****   }
 235:Core/Src/main.c **** }
 236:Core/Src/main.c **** 
 237:Core/Src/main.c **** /**
 238:Core/Src/main.c ****  * @brief Check if there are characters available on a UART interface.
 239:Core/Src/main.c ****  *
 240:Core/Src/main.c ****  * @param uart is the base address of the UART port.
 241:Core/Src/main.c ****  * @return true if there is data available.
 242:Core/Src/main.c ****  * @return false if there is no data available.
 243:Core/Src/main.c ****  */
 244:Core/Src/main.c **** bool uart_avail(hw_uart_t uart) { return (__HAL_UART_GET_FLAG(uart_base[uart], UART_FLAG_RXNE) != R
 245:Core/Src/main.c **** 
 246:Core/Src/main.c **** /**
 247:Core/Src/main.c ****  * @brief Read a byte from a UART interface.
 248:Core/Src/main.c ****  *
 249:Core/Src/main.c ****  * @param uart is the base address of the UART port to read from.
 250:Core/Src/main.c ****  * @return the character read from the interface.
ARM GAS  /tmp/cc5EQOW4.s 			page 8


 251:Core/Src/main.c ****  */
 252:Core/Src/main.c **** int32_t uart_readb(hw_uart_t uart)
 253:Core/Src/main.c **** {
 254:Core/Src/main.c ****   int32_t c;
 255:Core/Src/main.c ****   HAL_UART_Receive(uart_base[uart], (uint8_t*)(&c), 1, HAL_MAX_DELAY);
 256:Core/Src/main.c **** 
 257:Core/Src/main.c ****   HAL_UART_Transmit(HOST_UART, (uint8_t*)"RX: ", 4, HAL_MAX_DELAY);
 258:Core/Src/main.c ****   HAL_UART_Transmit(HOST_UART, (uint8_t*)&c, 1, HAL_MAX_DELAY);
 259:Core/Src/main.c ****   HAL_UART_Transmit(HOST_UART, (uint8_t*)"\n", 1, HAL_MAX_DELAY);
 260:Core/Src/main.c **** 
 261:Core/Src/main.c ****   return c;
 262:Core/Src/main.c **** }
 263:Core/Src/main.c **** 
 264:Core/Src/main.c **** /**
 265:Core/Src/main.c ****  * @brief Read a sequence of bytes from a UART interface.
 266:Core/Src/main.c ****  *
 267:Core/Src/main.c ****  * @param uart is the base address of the UART port to read from.
 268:Core/Src/main.c ****  * @param buf is a pointer to the destination for the received data.
 269:Core/Src/main.c ****  * @param n is the number of bytes to read.
 270:Core/Src/main.c ****  * @return the number of bytes read from the UART interface.
 271:Core/Src/main.c ****  */
 272:Core/Src/main.c **** uint32_t uart_read(hw_uart_t uart, uint8_t *buf, uint32_t n)
 273:Core/Src/main.c **** {
 274:Core/Src/main.c ****   HAL_UART_Receive(uart_base[uart], buf, n, HAL_MAX_DELAY);
 275:Core/Src/main.c ****   
 276:Core/Src/main.c ****   HAL_UART_Transmit(HOST_UART, (uint8_t*)"RX: ", 4, HAL_MAX_DELAY);
 277:Core/Src/main.c ****   HAL_UART_Transmit(HOST_UART, buf, n, HAL_MAX_DELAY);
 278:Core/Src/main.c ****   HAL_UART_Transmit(HOST_UART, (uint8_t*)"\n", 1, HAL_MAX_DELAY);
 279:Core/Src/main.c **** 
 280:Core/Src/main.c ****   return n;
 281:Core/Src/main.c **** }
 282:Core/Src/main.c **** 
 283:Core/Src/main.c **** /**
 284:Core/Src/main.c ****  * @brief Read a line (terminated with '\n') from a UART interface.
 285:Core/Src/main.c ****  *
 286:Core/Src/main.c ****  * @param uart is the base address of the UART port to read from.
 287:Core/Src/main.c ****  * @param buf is a pointer to the destination for the received data.
 288:Core/Src/main.c ****  * @return the number of bytes read from the UART interface.
 289:Core/Src/main.c ****  */
 290:Core/Src/main.c **** uint32_t uart_readline(hw_uart_t uart, uint8_t *buf) {
 291:Core/Src/main.c ****   uint32_t read = 0;
 292:Core/Src/main.c ****   uint8_t c;
 293:Core/Src/main.c ****   UART_HandleTypeDef* base = uart_base[uart];
 294:Core/Src/main.c **** 
 295:Core/Src/main.c ****   do
 296:Core/Src/main.c ****   {
 297:Core/Src/main.c ****     HAL_UART_Receive(base, &c, 1, HAL_MAX_DELAY);
 298:Core/Src/main.c **** 
 299:Core/Src/main.c ****     if ((c != '\r') && (c != '\n') && (c != 0xD))
 300:Core/Src/main.c ****     {
 301:Core/Src/main.c ****       buf[read] = c;
 302:Core/Src/main.c ****       read++;
 303:Core/Src/main.c ****     }
 304:Core/Src/main.c **** 
 305:Core/Src/main.c ****   } while ((c != '\n') && (c != 0xD));
 306:Core/Src/main.c **** 
 307:Core/Src/main.c ****   buf[read] = '\0';
ARM GAS  /tmp/cc5EQOW4.s 			page 9


 308:Core/Src/main.c **** 
 309:Core/Src/main.c ****   HAL_UART_Transmit(HOST_UART, (uint8_t*)"RX: ", 4, HAL_MAX_DELAY);
 310:Core/Src/main.c ****   HAL_UART_Transmit(HOST_UART, buf, read, HAL_MAX_DELAY);
 311:Core/Src/main.c ****   HAL_UART_Transmit(HOST_UART, (uint8_t*)"\n", 1, HAL_MAX_DELAY);
 312:Core/Src/main.c **** 
 313:Core/Src/main.c ****   return read;
 314:Core/Src/main.c **** }
 315:Core/Src/main.c **** 
 316:Core/Src/main.c **** /**
 317:Core/Src/main.c ****  * @brief Write a byte to a UART interface.
 318:Core/Src/main.c ****  *
 319:Core/Src/main.c ****  * @param uart is the base address of the UART port to write to.
 320:Core/Src/main.c ****  * @param data is the byte value to write.
 321:Core/Src/main.c ****  */
 322:Core/Src/main.c **** void uart_writeb(hw_uart_t uart, uint8_t data)
 323:Core/Src/main.c **** {
 324:Core/Src/main.c ****   HAL_UART_Transmit(uart_base[uart], &data, 1, HAL_MAX_DELAY);
 325:Core/Src/main.c **** 
 326:Core/Src/main.c ****   HAL_UART_Transmit(HOST_UART, (uint8_t*)"TX: ", 4, HAL_MAX_DELAY);
 327:Core/Src/main.c ****   HAL_UART_Transmit(HOST_UART, &data, 1, HAL_MAX_DELAY);
 328:Core/Src/main.c ****   HAL_UART_Transmit(HOST_UART, (uint8_t*)"\n", 1, HAL_MAX_DELAY);
 329:Core/Src/main.c **** }
 330:Core/Src/main.c **** 
 331:Core/Src/main.c **** /**
 332:Core/Src/main.c ****  * @brief Write a sequence of bytes to a UART interface.
 333:Core/Src/main.c ****  *
 334:Core/Src/main.c ****  * @param uart is the base address of the UART port to write to.
 335:Core/Src/main.c ****  * @param buf is a pointer to the data to send.
 336:Core/Src/main.c ****  * @param len is the number of bytes to send.
 337:Core/Src/main.c ****  * @return the number of bytes written.
 338:Core/Src/main.c ****  */
 339:Core/Src/main.c **** uint32_t uart_write(hw_uart_t uart, uint8_t *buf, uint32_t len)
 340:Core/Src/main.c **** {
 341:Core/Src/main.c ****   HAL_UART_Transmit(uart_base[uart], buf, len, HAL_MAX_DELAY);
 342:Core/Src/main.c **** 
 343:Core/Src/main.c ****   HAL_UART_Transmit(HOST_UART, (uint8_t*)"TX: ", 4, HAL_MAX_DELAY);
 344:Core/Src/main.c ****   HAL_UART_Transmit(HOST_UART, buf, len, HAL_MAX_DELAY);
 345:Core/Src/main.c ****   HAL_UART_Transmit(HOST_UART, (uint8_t*)"\n", 1, HAL_MAX_DELAY);
 346:Core/Src/main.c **** 
 347:Core/Src/main.c ****   return len;
 348:Core/Src/main.c **** }
 349:Core/Src/main.c **** /* USER CODE END 0 */
 350:Core/Src/main.c **** 
 351:Core/Src/main.c **** /**
 352:Core/Src/main.c ****   * @brief  The application entry point.
 353:Core/Src/main.c ****   * @retval int
 354:Core/Src/main.c ****   */
 355:Core/Src/main.c **** 
 356:Core/Src/main.c **** /**
 357:Core/Src/main.c ****   * @brief System Clock Configuration
 358:Core/Src/main.c ****   * @retval None
 359:Core/Src/main.c ****   */
 360:Core/Src/main.c **** void SystemClock_Config(void)
 361:Core/Src/main.c **** {
 362:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 363:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 364:Core/Src/main.c **** 
ARM GAS  /tmp/cc5EQOW4.s 			page 10


 365:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 366:Core/Src/main.c ****   */
 367:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 368:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 369:Core/Src/main.c **** 
 370:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 371:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 372:Core/Src/main.c ****   */
 373:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 374:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 375:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 376:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 377:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 378:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 379:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 380:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 381:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 382:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 383:Core/Src/main.c ****   {
 384:Core/Src/main.c ****     Error_Handler();
 385:Core/Src/main.c ****   }
 386:Core/Src/main.c **** 
 387:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 388:Core/Src/main.c ****   */
 389:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 390:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 391:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 392:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 393:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 394:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 395:Core/Src/main.c **** 
 396:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 397:Core/Src/main.c ****   {
 398:Core/Src/main.c ****     Error_Handler();
 399:Core/Src/main.c ****   }
 400:Core/Src/main.c **** }
 401:Core/Src/main.c **** 
 402:Core/Src/main.c **** /**
 403:Core/Src/main.c ****   * @brief USART1 Initialization Function
 404:Core/Src/main.c ****   * @param None
 405:Core/Src/main.c ****   * @retval None
 406:Core/Src/main.c ****   */
 407:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 408:Core/Src/main.c **** {
 409:Core/Src/main.c **** 
 410:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 411:Core/Src/main.c **** 
 412:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 413:Core/Src/main.c **** 
 414:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 415:Core/Src/main.c **** 
 416:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 417:Core/Src/main.c ****   huart1.Instance = USART1;
 418:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 419:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 420:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 421:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
ARM GAS  /tmp/cc5EQOW4.s 			page 11


 422:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 423:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 424:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 425:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 426:Core/Src/main.c ****   {
 427:Core/Src/main.c ****     Error_Handler();
 428:Core/Src/main.c ****   }
 429:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 430:Core/Src/main.c **** 
 431:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 432:Core/Src/main.c **** 
 433:Core/Src/main.c **** }
 434:Core/Src/main.c **** 
 435:Core/Src/main.c **** /**
 436:Core/Src/main.c ****   * @brief USART2 Initialization Function
 437:Core/Src/main.c ****   * @param None
 438:Core/Src/main.c ****   * @retval None
 439:Core/Src/main.c ****   */
 440:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 441:Core/Src/main.c **** {
 442:Core/Src/main.c **** 
 443:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 444:Core/Src/main.c **** 
 445:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 446:Core/Src/main.c **** 
 447:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 448:Core/Src/main.c **** 
 449:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 450:Core/Src/main.c ****   huart2.Instance = USART2;
 451:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 452:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 453:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 454:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 455:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 456:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 457:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 458:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 459:Core/Src/main.c ****   {
 460:Core/Src/main.c ****     Error_Handler();
 461:Core/Src/main.c ****   }
 462:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 463:Core/Src/main.c **** 
 464:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 465:Core/Src/main.c **** 
 466:Core/Src/main.c **** }
 467:Core/Src/main.c **** 
 468:Core/Src/main.c **** /**
 469:Core/Src/main.c ****   * @brief GPIO Initialization Function
 470:Core/Src/main.c ****   * @param None
 471:Core/Src/main.c ****   * @retval None
 472:Core/Src/main.c ****   */
 473:Core/Src/main.c **** static void MX_GPIO_Init(void)
 474:Core/Src/main.c **** {
 140              		.loc 1 474 1 is_stmt 1 view -0
 141              		.cfi_startproc
 142              		@ args = 0, pretend = 0, frame = 40
 143              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cc5EQOW4.s 			page 12


 144 0000 30B5     		push	{r4, r5, lr}
 145              	.LCFI0:
 146              		.cfi_def_cfa_offset 12
 147              		.cfi_offset 4, -12
 148              		.cfi_offset 5, -8
 149              		.cfi_offset 14, -4
 150 0002 8BB0     		sub	sp, sp, #44
 151              	.LCFI1:
 152              		.cfi_def_cfa_offset 56
 475:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 153              		.loc 1 475 3 view .LVU32
 154              		.loc 1 475 20 is_stmt 0 view .LVU33
 155 0004 0024     		movs	r4, #0
 156 0006 0594     		str	r4, [sp, #20]
 157 0008 0694     		str	r4, [sp, #24]
 158 000a 0794     		str	r4, [sp, #28]
 159 000c 0894     		str	r4, [sp, #32]
 160 000e 0994     		str	r4, [sp, #36]
 476:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 477:Core/Src/main.c **** 
 478:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 479:Core/Src/main.c **** 
 480:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 481:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 161              		.loc 1 481 3 is_stmt 1 view .LVU34
 162              	.LBB4:
 163              		.loc 1 481 3 view .LVU35
 164 0010 0194     		str	r4, [sp, #4]
 165              		.loc 1 481 3 view .LVU36
 166 0012 224B     		ldr	r3, .L14
 167 0014 1A6B     		ldr	r2, [r3, #48]
 168 0016 42F00402 		orr	r2, r2, #4
 169 001a 1A63     		str	r2, [r3, #48]
 170              		.loc 1 481 3 view .LVU37
 171 001c 1A6B     		ldr	r2, [r3, #48]
 172 001e 02F00402 		and	r2, r2, #4
 173 0022 0192     		str	r2, [sp, #4]
 174              		.loc 1 481 3 view .LVU38
 175 0024 019A     		ldr	r2, [sp, #4]
 176              	.LBE4:
 177              		.loc 1 481 3 view .LVU39
 482:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 178              		.loc 1 482 3 view .LVU40
 179              	.LBB5:
 180              		.loc 1 482 3 view .LVU41
 181 0026 0294     		str	r4, [sp, #8]
 182              		.loc 1 482 3 view .LVU42
 183 0028 1A6B     		ldr	r2, [r3, #48]
 184 002a 42F08002 		orr	r2, r2, #128
 185 002e 1A63     		str	r2, [r3, #48]
 186              		.loc 1 482 3 view .LVU43
 187 0030 1A6B     		ldr	r2, [r3, #48]
 188 0032 02F08002 		and	r2, r2, #128
 189 0036 0292     		str	r2, [sp, #8]
 190              		.loc 1 482 3 view .LVU44
 191 0038 029A     		ldr	r2, [sp, #8]
 192              	.LBE5:
ARM GAS  /tmp/cc5EQOW4.s 			page 13


 193              		.loc 1 482 3 view .LVU45
 483:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 194              		.loc 1 483 3 view .LVU46
 195              	.LBB6:
 196              		.loc 1 483 3 view .LVU47
 197 003a 0394     		str	r4, [sp, #12]
 198              		.loc 1 483 3 view .LVU48
 199 003c 1A6B     		ldr	r2, [r3, #48]
 200 003e 42F00102 		orr	r2, r2, #1
 201 0042 1A63     		str	r2, [r3, #48]
 202              		.loc 1 483 3 view .LVU49
 203 0044 1A6B     		ldr	r2, [r3, #48]
 204 0046 02F00102 		and	r2, r2, #1
 205 004a 0392     		str	r2, [sp, #12]
 206              		.loc 1 483 3 view .LVU50
 207 004c 039A     		ldr	r2, [sp, #12]
 208              	.LBE6:
 209              		.loc 1 483 3 view .LVU51
 484:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 210              		.loc 1 484 3 view .LVU52
 211              	.LBB7:
 212              		.loc 1 484 3 view .LVU53
 213 004e 0494     		str	r4, [sp, #16]
 214              		.loc 1 484 3 view .LVU54
 215 0050 1A6B     		ldr	r2, [r3, #48]
 216 0052 42F00202 		orr	r2, r2, #2
 217 0056 1A63     		str	r2, [r3, #48]
 218              		.loc 1 484 3 view .LVU55
 219 0058 1B6B     		ldr	r3, [r3, #48]
 220 005a 03F00203 		and	r3, r3, #2
 221 005e 0493     		str	r3, [sp, #16]
 222              		.loc 1 484 3 view .LVU56
 223 0060 049B     		ldr	r3, [sp, #16]
 224              	.LBE7:
 225              		.loc 1 484 3 view .LVU57
 485:Core/Src/main.c **** 
 486:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 487:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 226              		.loc 1 487 3 view .LVU58
 227 0062 0F4D     		ldr	r5, .L14+4
 228 0064 2246     		mov	r2, r4
 229 0066 2021     		movs	r1, #32
 230 0068 2846     		mov	r0, r5
 231 006a FFF7FEFF 		bl	HAL_GPIO_WritePin
 232              	.LVL16:
 488:Core/Src/main.c **** 
 489:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 490:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 233              		.loc 1 490 3 view .LVU59
 234              		.loc 1 490 23 is_stmt 0 view .LVU60
 235 006e 4FF40053 		mov	r3, #8192
 236 0072 0593     		str	r3, [sp, #20]
 491:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 237              		.loc 1 491 3 is_stmt 1 view .LVU61
 238              		.loc 1 491 24 is_stmt 0 view .LVU62
 239 0074 4FF40413 		mov	r3, #2162688
 240 0078 0693     		str	r3, [sp, #24]
ARM GAS  /tmp/cc5EQOW4.s 			page 14


 492:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 241              		.loc 1 492 3 is_stmt 1 view .LVU63
 242              		.loc 1 492 24 is_stmt 0 view .LVU64
 243 007a 0794     		str	r4, [sp, #28]
 493:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 244              		.loc 1 493 3 is_stmt 1 view .LVU65
 245 007c 05A9     		add	r1, sp, #20
 246 007e 0948     		ldr	r0, .L14+8
 247 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 248              	.LVL17:
 494:Core/Src/main.c **** 
 495:Core/Src/main.c ****   /*Configure GPIO pin : LD2_Pin */
 496:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD2_Pin;
 249              		.loc 1 496 3 view .LVU66
 250              		.loc 1 496 23 is_stmt 0 view .LVU67
 251 0084 2023     		movs	r3, #32
 252 0086 0593     		str	r3, [sp, #20]
 497:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 253              		.loc 1 497 3 is_stmt 1 view .LVU68
 254              		.loc 1 497 24 is_stmt 0 view .LVU69
 255 0088 0123     		movs	r3, #1
 256 008a 0693     		str	r3, [sp, #24]
 498:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 257              		.loc 1 498 3 is_stmt 1 view .LVU70
 258              		.loc 1 498 24 is_stmt 0 view .LVU71
 259 008c 0794     		str	r4, [sp, #28]
 499:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 260              		.loc 1 499 3 is_stmt 1 view .LVU72
 261              		.loc 1 499 25 is_stmt 0 view .LVU73
 262 008e 0894     		str	r4, [sp, #32]
 500:Core/Src/main.c ****   HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 263              		.loc 1 500 3 is_stmt 1 view .LVU74
 264 0090 05A9     		add	r1, sp, #20
 265 0092 2846     		mov	r0, r5
 266 0094 FFF7FEFF 		bl	HAL_GPIO_Init
 267              	.LVL18:
 501:Core/Src/main.c **** 
 502:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 503:Core/Src/main.c **** 
 504:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 505:Core/Src/main.c **** }
 268              		.loc 1 505 1 is_stmt 0 view .LVU75
 269 0098 0BB0     		add	sp, sp, #44
 270              	.LCFI2:
 271              		.cfi_def_cfa_offset 12
 272              		@ sp needed
 273 009a 30BD     		pop	{r4, r5, pc}
 274              	.L15:
 275              		.align	2
 276              	.L14:
 277 009c 00380240 		.word	1073887232
 278 00a0 00000240 		.word	1073872896
 279 00a4 00080240 		.word	1073874944
 280              		.cfi_endproc
 281              	.LFE152:
 283              		.section	.rodata.readVar.str1.4,"aMS",%progbits,1
 284              		.align	2
ARM GAS  /tmp/cc5EQOW4.s 			page 15


 285              	.LC0:
 286 0000 756E6C6F 		.ascii	"unlock\000"
 286      636B00
 287 0007 00       		.align	2
 288              	.LC2:
 289 0008 66656174 		.ascii	"feature1\000"
 289      75726531 
 289      00
 290 0011 000000   		.align	2
 291              	.LC4:
 292 0014 66656174 		.ascii	"feature2\000"
 292      75726532 
 292      00
 293 001d 000000   		.align	2
 294              	.LC6:
 295 0020 66656174 		.ascii	"feature3\000"
 295      75726533 
 295      00
 296 0029 000000   		.align	2
 297              	.LC8:
 298 002c 666F625F 		.ascii	"fob_state\000"
 298      73746174 
 298      6500
 299              		.section	.text.readVar,"ax",%progbits
 300              		.align	1
 301              		.global	readVar
 302              		.syntax unified
 303              		.thumb
 304              		.thumb_func
 305              		.fpu fpv4-sp-d16
 307              	readVar:
 308              	.LVL19:
 309              	.LFB137:
 122:Core/Src/main.c ****   if(!strcmp(var, "unlock")) memcpy(dest, unlock_flag, UNLOCK_SIZE);
 310              		.loc 1 122 1 is_stmt 1 view -0
 311              		.cfi_startproc
 312              		@ args = 0, pretend = 0, frame = 0
 313              		@ frame_needed = 0, uses_anonymous_args = 0
 122:Core/Src/main.c ****   if(!strcmp(var, "unlock")) memcpy(dest, unlock_flag, UNLOCK_SIZE);
 314              		.loc 1 122 1 is_stmt 0 view .LVU77
 315 0000 70B5     		push	{r4, r5, r6, lr}
 316              	.LCFI3:
 317              		.cfi_def_cfa_offset 16
 318              		.cfi_offset 4, -16
 319              		.cfi_offset 5, -12
 320              		.cfi_offset 6, -8
 321              		.cfi_offset 14, -4
 322 0002 0446     		mov	r4, r0
 323 0004 0D46     		mov	r5, r1
 123:Core/Src/main.c ****   else if(!strcmp(var, "feature1")) memcpy(dest, feature1_flag, FEATURE_SIZE);
 324              		.loc 1 123 3 is_stmt 1 view .LVU78
 123:Core/Src/main.c ****   else if(!strcmp(var, "feature1")) memcpy(dest, feature1_flag, FEATURE_SIZE);
 325              		.loc 1 123 7 is_stmt 0 view .LVU79
 326 0006 3449     		ldr	r1, .L24
 327              	.LVL20:
 123:Core/Src/main.c ****   else if(!strcmp(var, "feature1")) memcpy(dest, feature1_flag, FEATURE_SIZE);
 328              		.loc 1 123 7 view .LVU80
ARM GAS  /tmp/cc5EQOW4.s 			page 16


 329 0008 2846     		mov	r0, r5
 330              	.LVL21:
 123:Core/Src/main.c ****   else if(!strcmp(var, "feature1")) memcpy(dest, feature1_flag, FEATURE_SIZE);
 331              		.loc 1 123 7 view .LVU81
 332 000a FFF7FEFF 		bl	strcmp
 333              	.LVL22:
 123:Core/Src/main.c ****   else if(!strcmp(var, "feature1")) memcpy(dest, feature1_flag, FEATURE_SIZE);
 334              		.loc 1 123 5 view .LVU82
 335 000e 78B9     		cbnz	r0, .L17
 123:Core/Src/main.c ****   else if(!strcmp(var, "feature1")) memcpy(dest, feature1_flag, FEATURE_SIZE);
 336              		.loc 1 123 30 is_stmt 1 discriminator 1 view .LVU83
 337 0010 324B     		ldr	r3, .L24+4
 338 0012 07CB     		ldmia	r3!, {r0, r1, r2}
 339 0014 2060     		str	r0, [r4]	@ unaligned
 340 0016 6160     		str	r1, [r4, #4]	@ unaligned
 341 0018 A260     		str	r2, [r4, #8]	@ unaligned
 342 001a 1A88     		ldrh	r2, [r3]	@ unaligned
 343 001c 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 344 001e A281     		strh	r2, [r4, #12]	@ unaligned
 345 0020 A373     		strb	r3, [r4, #14]
 346 0022 3122     		movs	r2, #49
 347 0024 0021     		movs	r1, #0
 348 0026 04F10F00 		add	r0, r4, #15
 349 002a FFF7FEFF 		bl	memset
 350              	.LVL23:
 351              	.L16:
 128:Core/Src/main.c **** 
 352              		.loc 1 128 1 is_stmt 0 view .LVU84
 353 002e 70BD     		pop	{r4, r5, r6, pc}
 354              	.LVL24:
 355              	.L17:
 124:Core/Src/main.c ****   else if(!strcmp(var, "feature2")) memcpy(dest, feature2_flag, FEATURE_SIZE);
 356              		.loc 1 124 8 is_stmt 1 view .LVU85
 124:Core/Src/main.c ****   else if(!strcmp(var, "feature2")) memcpy(dest, feature2_flag, FEATURE_SIZE);
 357              		.loc 1 124 12 is_stmt 0 view .LVU86
 358 0030 2B49     		ldr	r1, .L24+8
 359 0032 2846     		mov	r0, r5
 360 0034 FFF7FEFF 		bl	strcmp
 361              	.LVL25:
 124:Core/Src/main.c ****   else if(!strcmp(var, "feature2")) memcpy(dest, feature2_flag, FEATURE_SIZE);
 362              		.loc 1 124 10 view .LVU87
 363 0038 70B9     		cbnz	r0, .L19
 124:Core/Src/main.c ****   else if(!strcmp(var, "feature2")) memcpy(dest, feature2_flag, FEATURE_SIZE);
 364              		.loc 1 124 37 is_stmt 1 discriminator 1 view .LVU88
 365 003a 2A4D     		ldr	r5, .L24+12
 366              	.LVL26:
 124:Core/Src/main.c ****   else if(!strcmp(var, "feature2")) memcpy(dest, feature2_flag, FEATURE_SIZE);
 367              		.loc 1 124 37 is_stmt 0 discriminator 1 view .LVU89
 368 003c 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 369 003e 2060     		str	r0, [r4]	@ unaligned
 370 0040 6160     		str	r1, [r4, #4]	@ unaligned
 371 0042 A260     		str	r2, [r4, #8]	@ unaligned
 372 0044 E360     		str	r3, [r4, #12]	@ unaligned
 373 0046 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 374 0048 2374     		strb	r3, [r4, #16]
 375 004a 2F22     		movs	r2, #47
 376 004c 0021     		movs	r1, #0
ARM GAS  /tmp/cc5EQOW4.s 			page 17


 377 004e 04F11100 		add	r0, r4, #17
 378 0052 FFF7FEFF 		bl	memset
 379              	.LVL27:
 380 0056 EAE7     		b	.L16
 381              	.LVL28:
 382              	.L19:
 125:Core/Src/main.c ****   else if(!strcmp(var, "feature3")) memcpy(dest, feature3_flag, FEATURE_SIZE);
 383              		.loc 1 125 8 is_stmt 1 view .LVU90
 125:Core/Src/main.c ****   else if(!strcmp(var, "feature3")) memcpy(dest, feature3_flag, FEATURE_SIZE);
 384              		.loc 1 125 12 is_stmt 0 view .LVU91
 385 0058 2349     		ldr	r1, .L24+16
 386 005a 2846     		mov	r0, r5
 387 005c FFF7FEFF 		bl	strcmp
 388              	.LVL29:
 125:Core/Src/main.c ****   else if(!strcmp(var, "feature3")) memcpy(dest, feature3_flag, FEATURE_SIZE);
 389              		.loc 1 125 10 view .LVU92
 390 0060 70B9     		cbnz	r0, .L20
 125:Core/Src/main.c ****   else if(!strcmp(var, "feature3")) memcpy(dest, feature3_flag, FEATURE_SIZE);
 391              		.loc 1 125 37 is_stmt 1 discriminator 1 view .LVU93
 392 0062 224D     		ldr	r5, .L24+20
 393              	.LVL30:
 125:Core/Src/main.c ****   else if(!strcmp(var, "feature3")) memcpy(dest, feature3_flag, FEATURE_SIZE);
 394              		.loc 1 125 37 is_stmt 0 discriminator 1 view .LVU94
 395 0064 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 396 0066 2060     		str	r0, [r4]	@ unaligned
 397 0068 6160     		str	r1, [r4, #4]	@ unaligned
 398 006a A260     		str	r2, [r4, #8]	@ unaligned
 399 006c E360     		str	r3, [r4, #12]	@ unaligned
 400 006e 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 401 0070 2374     		strb	r3, [r4, #16]
 402 0072 2F22     		movs	r2, #47
 403 0074 0021     		movs	r1, #0
 404 0076 04F11100 		add	r0, r4, #17
 405 007a FFF7FEFF 		bl	memset
 406              	.LVL31:
 407 007e D6E7     		b	.L16
 408              	.LVL32:
 409              	.L20:
 126:Core/Src/main.c ****   else if(!strcmp(var, "fob_state")) memcpy(dest, (uint8_t*)(&flash_data), sizeof(FLASH_DATA));
 410              		.loc 1 126 8 is_stmt 1 view .LVU95
 126:Core/Src/main.c ****   else if(!strcmp(var, "fob_state")) memcpy(dest, (uint8_t*)(&flash_data), sizeof(FLASH_DATA));
 411              		.loc 1 126 12 is_stmt 0 view .LVU96
 412 0080 1B49     		ldr	r1, .L24+24
 413 0082 2846     		mov	r0, r5
 414 0084 FFF7FEFF 		bl	strcmp
 415              	.LVL33:
 126:Core/Src/main.c ****   else if(!strcmp(var, "fob_state")) memcpy(dest, (uint8_t*)(&flash_data), sizeof(FLASH_DATA));
 416              		.loc 1 126 10 view .LVU97
 417 0088 70B9     		cbnz	r0, .L21
 126:Core/Src/main.c ****   else if(!strcmp(var, "fob_state")) memcpy(dest, (uint8_t*)(&flash_data), sizeof(FLASH_DATA));
 418              		.loc 1 126 37 is_stmt 1 discriminator 1 view .LVU98
 419 008a 1A4D     		ldr	r5, .L24+28
 420              	.LVL34:
 126:Core/Src/main.c ****   else if(!strcmp(var, "fob_state")) memcpy(dest, (uint8_t*)(&flash_data), sizeof(FLASH_DATA));
 421              		.loc 1 126 37 is_stmt 0 discriminator 1 view .LVU99
 422 008c 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 423 008e 2060     		str	r0, [r4]	@ unaligned
ARM GAS  /tmp/cc5EQOW4.s 			page 18


 424 0090 6160     		str	r1, [r4, #4]	@ unaligned
 425 0092 A260     		str	r2, [r4, #8]	@ unaligned
 426 0094 E360     		str	r3, [r4, #12]	@ unaligned
 427 0096 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 428 0098 2374     		strb	r3, [r4, #16]
 429 009a 2F22     		movs	r2, #47
 430 009c 0021     		movs	r1, #0
 431 009e 04F11100 		add	r0, r4, #17
 432 00a2 FFF7FEFF 		bl	memset
 433              	.LVL35:
 434 00a6 C2E7     		b	.L16
 435              	.LVL36:
 436              	.L21:
 127:Core/Src/main.c **** }
 437              		.loc 1 127 8 is_stmt 1 view .LVU100
 127:Core/Src/main.c **** }
 438              		.loc 1 127 12 is_stmt 0 view .LVU101
 439 00a8 1349     		ldr	r1, .L24+32
 440 00aa 2846     		mov	r0, r5
 441 00ac FFF7FEFF 		bl	strcmp
 442              	.LVL37:
 127:Core/Src/main.c **** }
 443              		.loc 1 127 10 view .LVU102
 444 00b0 0028     		cmp	r0, #0
 445 00b2 BCD1     		bne	.L16
 127:Core/Src/main.c **** }
 446              		.loc 1 127 38 is_stmt 1 discriminator 1 view .LVU103
 447 00b4 114E     		ldr	r6, .L24+36
 448 00b6 06F1200C 		add	ip, r6, #32
 449              	.LVL38:
 450              	.L22:
 127:Core/Src/main.c **** }
 451              		.loc 1 127 38 is_stmt 0 discriminator 1 view .LVU104
 452 00ba 3546     		mov	r5, r6
 453 00bc 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 454 00be 2060     		str	r0, [r4]	@ unaligned
 455 00c0 6160     		str	r1, [r4, #4]	@ unaligned
 456 00c2 A260     		str	r2, [r4, #8]	@ unaligned
 457 00c4 E360     		str	r3, [r4, #12]	@ unaligned
 458 00c6 2E46     		mov	r6, r5
 459 00c8 1034     		adds	r4, r4, #16
 460 00ca 6545     		cmp	r5, ip
 461 00cc F5D1     		bne	.L22
 462 00ce 03CE     		ldmia	r6!, {r0, r1}
 463 00d0 2060     		str	r0, [r4]	@ unaligned
 464 00d2 6160     		str	r1, [r4, #4]	@ unaligned
 128:Core/Src/main.c **** 
 465              		.loc 1 128 1 discriminator 1 view .LVU105
 466 00d4 ABE7     		b	.L16
 467              	.L25:
 468 00d6 00BF     		.align	2
 469              	.L24:
 470 00d8 00000000 		.word	.LC0
 471 00dc 00000000 		.word	.LANCHOR0
 472 00e0 08000000 		.word	.LC2
 473 00e4 40000000 		.word	.LANCHOR0+64
 474 00e8 14000000 		.word	.LC4
ARM GAS  /tmp/cc5EQOW4.s 			page 19


 475 00ec 80000000 		.word	.LANCHOR0+128
 476 00f0 20000000 		.word	.LC6
 477 00f4 C0000000 		.word	.LANCHOR0+192
 478 00f8 2C000000 		.word	.LC8
 479 00fc 00000000 		.word	.LANCHOR1
 480              		.cfi_endproc
 481              	.LFE137:
 483              		.section	.text.saveFobState,"ax",%progbits
 484              		.align	1
 485              		.global	saveFobState
 486              		.syntax unified
 487              		.thumb
 488              		.thumb_func
 489              		.fpu fpv4-sp-d16
 491              	saveFobState:
 492              	.LVL39:
 493              	.LFB139:
 149:Core/Src/main.c ****   uint32_t base = (uint32_t)&__flash_data_start__;
 494              		.loc 1 149 1 is_stmt 1 view -0
 495              		.cfi_startproc
 496              		@ args = 0, pretend = 0, frame = 64
 497              		@ frame_needed = 0, uses_anonymous_args = 0
 149:Core/Src/main.c ****   uint32_t base = (uint32_t)&__flash_data_start__;
 498              		.loc 1 149 1 is_stmt 0 view .LVU107
 499 0000 70B5     		push	{r4, r5, r6, lr}
 500              	.LCFI4:
 501              		.cfi_def_cfa_offset 16
 502              		.cfi_offset 4, -16
 503              		.cfi_offset 5, -12
 504              		.cfi_offset 6, -8
 505              		.cfi_offset 14, -4
 506 0002 90B0     		sub	sp, sp, #64
 507              	.LCFI5:
 508              		.cfi_def_cfa_offset 80
 509 0004 0646     		mov	r6, r0
 150:Core/Src/main.c ****   
 510              		.loc 1 150 3 is_stmt 1 view .LVU108
 150:Core/Src/main.c ****   
 511              		.loc 1 150 12 is_stmt 0 view .LVU109
 512 0006 274D     		ldr	r5, .L37
 513              	.LVL40:
 153:Core/Src/main.c ****   FLASH_EraseInitTypeDef erase =
 514              		.loc 1 153 3 is_stmt 1 view .LVU110
 153:Core/Src/main.c ****   FLASH_EraseInitTypeDef erase =
 515              		.loc 1 153 21 is_stmt 0 view .LVU111
 516 0008 2846     		mov	r0, r5
 517              	.LVL41:
 153:Core/Src/main.c ****   FLASH_EraseInitTypeDef erase =
 518              		.loc 1 153 21 view .LVU112
 519 000a FFF7FEFF 		bl	get_flash_sector
 520              	.LVL42:
 154:Core/Src/main.c ****   {
 521              		.loc 1 154 3 is_stmt 1 view .LVU113
 154:Core/Src/main.c ****   {
 522              		.loc 1 154 26 is_stmt 0 view .LVU114
 523 000e 0023     		movs	r3, #0
 524 0010 0B93     		str	r3, [sp, #44]
ARM GAS  /tmp/cc5EQOW4.s 			page 20


 525 0012 0C93     		str	r3, [sp, #48]
 526 0014 0D93     		str	r3, [sp, #52]
 527 0016 0E93     		str	r3, [sp, #56]
 528 0018 0F93     		str	r3, [sp, #60]
 529 001a 0D90     		str	r0, [sp, #52]
 530 001c 0123     		movs	r3, #1
 531 001e 0E93     		str	r3, [sp, #56]
 532 0020 0223     		movs	r3, #2
 533 0022 0F93     		str	r3, [sp, #60]
 162:Core/Src/main.c ****   memset(padded_data, 0xFF, sizeof(padded_data));
 534              		.loc 1 162 3 is_stmt 1 view .LVU115
 163:Core/Src/main.c ****   memcpy((FLASH_DATA*)(&padded_data), src, sizeof(FLASH_DATA));
 535              		.loc 1 163 3 view .LVU116
 536 0024 2822     		movs	r2, #40
 537 0026 FF21     		movs	r1, #255
 538 0028 01A8     		add	r0, sp, #4
 539              	.LVL43:
 163:Core/Src/main.c ****   memcpy((FLASH_DATA*)(&padded_data), src, sizeof(FLASH_DATA));
 540              		.loc 1 163 3 is_stmt 0 view .LVU117
 541 002a FFF7FEFF 		bl	memset
 542              	.LVL44:
 164:Core/Src/main.c **** 
 543              		.loc 1 164 3 is_stmt 1 view .LVU118
 544 002e 3446     		mov	r4, r6
 545 0030 0DF1040E 		add	lr, sp, #4
 546 0034 2036     		adds	r6, r6, #32
 547              	.LVL45:
 548              	.L27:
 164:Core/Src/main.c **** 
 549              		.loc 1 164 3 is_stmt 0 view .LVU119
 550 0036 F446     		mov	ip, lr
 551 0038 2068     		ldr	r0, [r4]	@ unaligned
 552 003a 6168     		ldr	r1, [r4, #4]	@ unaligned
 553 003c A268     		ldr	r2, [r4, #8]	@ unaligned
 554 003e E368     		ldr	r3, [r4, #12]	@ unaligned
 555 0040 ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 556 0044 1034     		adds	r4, r4, #16
 557 0046 E646     		mov	lr, ip
 558 0048 B442     		cmp	r4, r6
 559 004a F4D1     		bne	.L27
 560 004c 2068     		ldr	r0, [r4]	@ unaligned
 561 004e 6168     		ldr	r1, [r4, #4]	@ unaligned
 562 0050 AEE80300 		stmia	lr!, {r0, r1}
 166:Core/Src/main.c ****   HAL_FLASH_Unlock();
 563              		.loc 1 166 3 is_stmt 1 view .LVU120
 166:Core/Src/main.c ****   HAL_FLASH_Unlock();
 564              		.loc 1 166 12 is_stmt 0 view .LVU121
 565 0054 0023     		movs	r3, #0
 566 0056 0093     		str	r3, [sp]
 167:Core/Src/main.c **** 
 567              		.loc 1 167 3 is_stmt 1 view .LVU122
 568 0058 FFF7FEFF 		bl	HAL_FLASH_Unlock
 569              	.LVL46:
 169:Core/Src/main.c ****   {
 570              		.loc 1 169 3 view .LVU123
 169:Core/Src/main.c ****   {
 571              		.loc 1 169 7 is_stmt 0 view .LVU124
ARM GAS  /tmp/cc5EQOW4.s 			page 21


 572 005c 6946     		mov	r1, sp
 573 005e 0BA8     		add	r0, sp, #44
 574 0060 FFF7FEFF 		bl	HAL_FLASHEx_Erase
 575              	.LVL47:
 169:Core/Src/main.c ****   {
 576              		.loc 1 169 6 view .LVU125
 577 0064 80B9     		cbnz	r0, .L34
 578              	.LBB8:
 179:Core/Src/main.c ****   {
 579              		.loc 1 179 15 view .LVU126
 580 0066 0024     		movs	r4, #0
 581              	.L28:
 582              	.LVL48:
 179:Core/Src/main.c ****   {
 583              		.loc 1 179 22 is_stmt 1 discriminator 1 view .LVU127
 179:Core/Src/main.c ****   {
 584              		.loc 1 179 3 is_stmt 0 discriminator 1 view .LVU128
 585 0068 272C     		cmp	r4, #39
 586 006a 16D8     		bhi	.L35
 181:Core/Src/main.c ****           HAL_FLASH_Lock();
 587              		.loc 1 181 7 is_stmt 1 view .LVU129
 181:Core/Src/main.c ****           HAL_FLASH_Lock();
 588              		.loc 1 181 64 is_stmt 0 view .LVU130
 589 006c 10AB     		add	r3, sp, #64
 590 006e 03EB8403 		add	r3, r3, r4, lsl #2
 181:Core/Src/main.c ****           HAL_FLASH_Lock();
 591              		.loc 1 181 11 view .LVU131
 592 0072 53F83C2C 		ldr	r2, [r3, #-60]
 593 0076 0023     		movs	r3, #0
 594 0078 2946     		mov	r1, r5
 595 007a 0220     		movs	r0, #2
 596 007c FFF7FEFF 		bl	HAL_FLASH_Program
 597              	.LVL49:
 181:Core/Src/main.c ****           HAL_FLASH_Lock();
 598              		.loc 1 181 10 view .LVU132
 599 0080 30B9     		cbnz	r0, .L36
 185:Core/Src/main.c ****   }
 600              		.loc 1 185 7 is_stmt 1 discriminator 2 view .LVU133
 185:Core/Src/main.c ****   }
 601              		.loc 1 185 12 is_stmt 0 discriminator 2 view .LVU134
 602 0082 0435     		adds	r5, r5, #4
 603              	.LVL50:
 179:Core/Src/main.c ****   {
 604              		.loc 1 179 44 is_stmt 1 discriminator 2 view .LVU135
 179:Core/Src/main.c ****   {
 605              		.loc 1 179 45 is_stmt 0 discriminator 2 view .LVU136
 606 0084 0134     		adds	r4, r4, #1
 607              	.LVL51:
 179:Core/Src/main.c ****   {
 608              		.loc 1 179 45 discriminator 2 view .LVU137
 609 0086 EFE7     		b	.L28
 610              	.LVL52:
 611              	.L34:
 179:Core/Src/main.c ****   {
 612              		.loc 1 179 45 discriminator 2 view .LVU138
 613              	.LBE8:
 171:Core/Src/main.c ****       return false;
ARM GAS  /tmp/cc5EQOW4.s 			page 22


 614              		.loc 1 171 7 is_stmt 1 view .LVU139
 615 0088 FFF7FEFF 		bl	HAL_FLASH_Lock
 616              	.LVL53:
 172:Core/Src/main.c ****   }
 617              		.loc 1 172 7 view .LVU140
 172:Core/Src/main.c ****   }
 618              		.loc 1 172 14 is_stmt 0 view .LVU141
 619 008c 0020     		movs	r0, #0
 620 008e 02E0     		b	.L29
 621              	.LVL54:
 622              	.L36:
 623              	.LBB9:
 182:Core/Src/main.c ****           return false;
 624              		.loc 1 182 11 is_stmt 1 view .LVU142
 625 0090 FFF7FEFF 		bl	HAL_FLASH_Lock
 626              	.LVL55:
 183:Core/Src/main.c ****       }
 627              		.loc 1 183 11 view .LVU143
 183:Core/Src/main.c ****       }
 628              		.loc 1 183 18 is_stmt 0 view .LVU144
 629 0094 0020     		movs	r0, #0
 630              	.LVL56:
 631              	.L29:
 183:Core/Src/main.c ****       }
 632              		.loc 1 183 18 view .LVU145
 633              	.LBE9:
 190:Core/Src/main.c **** 
 634              		.loc 1 190 1 view .LVU146
 635 0096 10B0     		add	sp, sp, #64
 636              	.LCFI6:
 637              		.cfi_remember_state
 638              		.cfi_def_cfa_offset 16
 639              		@ sp needed
 640 0098 70BD     		pop	{r4, r5, r6, pc}
 641              	.LVL57:
 642              	.L35:
 643              	.LCFI7:
 644              		.cfi_restore_state
 188:Core/Src/main.c ****   return true;
 645              		.loc 1 188 3 is_stmt 1 view .LVU147
 646 009a FFF7FEFF 		bl	HAL_FLASH_Lock
 647              	.LVL58:
 189:Core/Src/main.c **** }
 648              		.loc 1 189 3 view .LVU148
 189:Core/Src/main.c **** }
 649              		.loc 1 189 10 is_stmt 0 view .LVU149
 650 009e 0120     		movs	r0, #1
 651 00a0 F9E7     		b	.L29
 652              	.L38:
 653 00a2 00BF     		.align	2
 654              	.L37:
 655 00a4 00000000 		.word	__flash_data_start__
 656              		.cfi_endproc
 657              	.LFE139:
 659              		.section	.text.setLED,"ax",%progbits
 660              		.align	1
 661              		.global	setLED
ARM GAS  /tmp/cc5EQOW4.s 			page 23


 662              		.syntax unified
 663              		.thumb
 664              		.thumb_func
 665              		.fpu fpv4-sp-d16
 667              	setLED:
 668              	.LVL59:
 669              	.LFB140:
 193:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, color == GREEN);
 670              		.loc 1 193 1 is_stmt 1 view -0
 671              		.cfi_startproc
 672              		@ args = 0, pretend = 0, frame = 0
 673              		@ frame_needed = 0, uses_anonymous_args = 0
 193:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, color == GREEN);
 674              		.loc 1 193 1 is_stmt 0 view .LVU151
 675 0000 08B5     		push	{r3, lr}
 676              	.LCFI8:
 677              		.cfi_def_cfa_offset 8
 678              		.cfi_offset 3, -8
 679              		.cfi_offset 14, -4
 194:Core/Src/main.c **** }
 680              		.loc 1 194 3 is_stmt 1 view .LVU152
 681 0002 0228     		cmp	r0, #2
 682 0004 14BF     		ite	ne
 683 0006 0022     		movne	r2, #0
 684 0008 0122     		moveq	r2, #1
 685 000a 2021     		movs	r1, #32
 686 000c 0148     		ldr	r0, .L41
 687              	.LVL60:
 194:Core/Src/main.c **** }
 688              		.loc 1 194 3 is_stmt 0 view .LVU153
 689 000e FFF7FEFF 		bl	HAL_GPIO_WritePin
 690              	.LVL61:
 195:Core/Src/main.c **** 
 691              		.loc 1 195 1 view .LVU154
 692 0012 08BD     		pop	{r3, pc}
 693              	.L42:
 694              		.align	2
 695              	.L41:
 696 0014 00000240 		.word	1073872896
 697              		.cfi_endproc
 698              	.LFE140:
 700              		.section	.text.buttonPressed,"ax",%progbits
 701              		.align	1
 702              		.global	buttonPressed
 703              		.syntax unified
 704              		.thumb
 705              		.thumb_func
 706              		.fpu fpv4-sp-d16
 708              	buttonPressed:
 709              	.LFB141:
 198:Core/Src/main.c ****   static uint32_t history = 0;
 710              		.loc 1 198 1 is_stmt 1 view -0
 711              		.cfi_startproc
 712              		@ args = 0, pretend = 0, frame = 0
 713              		@ frame_needed = 0, uses_anonymous_args = 0
 714 0000 08B5     		push	{r3, lr}
 715              	.LCFI9:
ARM GAS  /tmp/cc5EQOW4.s 			page 24


 716              		.cfi_def_cfa_offset 8
 717              		.cfi_offset 3, -8
 718              		.cfi_offset 14, -4
 199:Core/Src/main.c ****   static bool latched = false;
 719              		.loc 1 199 3 view .LVU156
 200:Core/Src/main.c **** 
 720              		.loc 1 200 3 view .LVU157
 202:Core/Src/main.c **** 
 721              		.loc 1 202 3 view .LVU158
 202:Core/Src/main.c **** 
 722              		.loc 1 202 22 is_stmt 0 view .LVU159
 723 0002 4FF40051 		mov	r1, #8192
 724 0006 0E48     		ldr	r0, .L49
 725 0008 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 726              	.LVL62:
 204:Core/Src/main.c ****             (buttonValue == GPIO_PIN_RESET);
 727              		.loc 1 204 3 is_stmt 1 view .LVU160
 204:Core/Src/main.c ****             (buttonValue == GPIO_PIN_RESET);
 728              		.loc 1 204 22 is_stmt 0 view .LVU161
 729 000c 0D4B     		ldr	r3, .L49+4
 730 000e 1A68     		ldr	r2, [r3]
 205:Core/Src/main.c **** 
 731              		.loc 1 205 26 view .LVU162
 732 0010 B0FA80F0 		clz	r0, r0
 733              	.LVL63:
 205:Core/Src/main.c **** 
 734              		.loc 1 205 26 view .LVU163
 735 0014 4009     		lsrs	r0, r0, #5
 204:Core/Src/main.c ****             (buttonValue == GPIO_PIN_RESET);
 736              		.loc 1 204 28 view .LVU164
 737 0016 40EA4200 		orr	r0, r0, r2, lsl #1
 204:Core/Src/main.c ****             (buttonValue == GPIO_PIN_RESET);
 738              		.loc 1 204 11 view .LVU165
 739 001a 1860     		str	r0, [r3]
 207:Core/Src/main.c ****       latched = true;
 740              		.loc 1 207 3 is_stmt 1 view .LVU166
 207:Core/Src/main.c ****       latched = true;
 741              		.loc 1 207 6 is_stmt 0 view .LVU167
 742 001c B0F1FF3F 		cmp	r0, #-1
 743 0020 03D0     		beq	.L48
 744              	.L44:
 212:Core/Src/main.c ****       latched = false;    // fully released
 745              		.loc 1 212 3 is_stmt 1 view .LVU168
 212:Core/Src/main.c ****       latched = false;    // fully released
 746              		.loc 1 212 6 is_stmt 0 view .LVU169
 747 0022 50B9     		cbnz	r0, .L46
 213:Core/Src/main.c ****   }
 748              		.loc 1 213 7 is_stmt 1 view .LVU170
 213:Core/Src/main.c ****   }
 749              		.loc 1 213 15 is_stmt 0 view .LVU171
 750 0024 084B     		ldr	r3, .L49+8
 751 0026 1870     		strb	r0, [r3]
 752              	.L45:
 217:Core/Src/main.c **** 
 753              		.loc 1 217 1 view .LVU172
 754 0028 08BD     		pop	{r3, pc}
 755              	.L48:
ARM GAS  /tmp/cc5EQOW4.s 			page 25


 207:Core/Src/main.c ****       latched = true;
 756              		.loc 1 207 32 discriminator 1 view .LVU173
 757 002a 074B     		ldr	r3, .L49+8
 758 002c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 207:Core/Src/main.c ****       latched = true;
 759              		.loc 1 207 29 discriminator 1 view .LVU174
 760 002e 002B     		cmp	r3, #0
 761 0030 F7D1     		bne	.L44
 208:Core/Src/main.c ****       return true;        // button just pressed
 762              		.loc 1 208 7 is_stmt 1 view .LVU175
 208:Core/Src/main.c ****       return true;        // button just pressed
 763              		.loc 1 208 15 is_stmt 0 view .LVU176
 764 0032 0120     		movs	r0, #1
 765 0034 044B     		ldr	r3, .L49+8
 766 0036 1870     		strb	r0, [r3]
 209:Core/Src/main.c ****   }
 767              		.loc 1 209 7 is_stmt 1 view .LVU177
 209:Core/Src/main.c ****   }
 768              		.loc 1 209 14 is_stmt 0 view .LVU178
 769 0038 F6E7     		b	.L45
 770              	.L46:
 216:Core/Src/main.c **** }
 771              		.loc 1 216 10 view .LVU179
 772 003a 0020     		movs	r0, #0
 773 003c F4E7     		b	.L45
 774              	.L50:
 775 003e 00BF     		.align	2
 776              	.L49:
 777 0040 00080240 		.word	1073874944
 778 0044 00000000 		.word	.LANCHOR2
 779 0048 00000000 		.word	.LANCHOR3
 780              		.cfi_endproc
 781              	.LFE141:
 783              		.section	.text.uart_avail,"ax",%progbits
 784              		.align	1
 785              		.global	uart_avail
 786              		.syntax unified
 787              		.thumb
 788              		.thumb_func
 789              		.fpu fpv4-sp-d16
 791              	uart_avail:
 792              	.LVL64:
 793              	.LFB143:
 244:Core/Src/main.c **** 
 794              		.loc 1 244 33 is_stmt 1 view -0
 795              		.cfi_startproc
 796              		@ args = 0, pretend = 0, frame = 0
 797              		@ frame_needed = 0, uses_anonymous_args = 0
 798              		@ link register save eliminated.
 244:Core/Src/main.c **** 
 799              		.loc 1 244 35 view .LVU181
 244:Core/Src/main.c **** 
 800              		.loc 1 244 43 is_stmt 0 view .LVU182
 801 0000 034B     		ldr	r3, .L52
 802 0002 53F82030 		ldr	r3, [r3, r0, lsl #2]
 803 0006 1B68     		ldr	r3, [r3]
 804 0008 1868     		ldr	r0, [r3]
ARM GAS  /tmp/cc5EQOW4.s 			page 26


 805              	.LVL65:
 244:Core/Src/main.c **** 
 806              		.loc 1 244 107 view .LVU183
 807 000a C0F34010 		ubfx	r0, r0, #5, #1
 808 000e 7047     		bx	lr
 809              	.L53:
 810              		.align	2
 811              	.L52:
 812 0010 00000000 		.word	.LANCHOR4
 813              		.cfi_endproc
 814              	.LFE143:
 816              		.section	.rodata.uart_readb.str1.4,"aMS",%progbits,1
 817              		.align	2
 818              	.LC9:
 819 0000 52583A20 		.ascii	"RX: \000"
 819      00
 820 0005 000000   		.align	2
 821              	.LC10:
 822 0008 0A00     		.ascii	"\012\000"
 823              		.section	.text.uart_readb,"ax",%progbits
 824              		.align	1
 825              		.global	uart_readb
 826              		.syntax unified
 827              		.thumb
 828              		.thumb_func
 829              		.fpu fpv4-sp-d16
 831              	uart_readb:
 832              	.LVL66:
 833              	.LFB144:
 253:Core/Src/main.c ****   int32_t c;
 834              		.loc 1 253 1 is_stmt 1 view -0
 835              		.cfi_startproc
 836              		@ args = 0, pretend = 0, frame = 8
 837              		@ frame_needed = 0, uses_anonymous_args = 0
 253:Core/Src/main.c ****   int32_t c;
 838              		.loc 1 253 1 is_stmt 0 view .LVU185
 839 0000 10B5     		push	{r4, lr}
 840              	.LCFI10:
 841              		.cfi_def_cfa_offset 8
 842              		.cfi_offset 4, -8
 843              		.cfi_offset 14, -4
 844 0002 82B0     		sub	sp, sp, #8
 845              	.LCFI11:
 846              		.cfi_def_cfa_offset 16
 254:Core/Src/main.c ****   HAL_UART_Receive(uart_base[uart], (uint8_t*)(&c), 1, HAL_MAX_DELAY);
 847              		.loc 1 254 3 is_stmt 1 view .LVU186
 255:Core/Src/main.c **** 
 848              		.loc 1 255 3 view .LVU187
 849 0004 4FF0FF33 		mov	r3, #-1
 850 0008 0122     		movs	r2, #1
 851 000a 01A9     		add	r1, sp, #4
 852 000c 0E4C     		ldr	r4, .L56
 853 000e 54F82000 		ldr	r0, [r4, r0, lsl #2]
 854              	.LVL67:
 255:Core/Src/main.c **** 
 855              		.loc 1 255 3 is_stmt 0 view .LVU188
 856 0012 FFF7FEFF 		bl	HAL_UART_Receive
ARM GAS  /tmp/cc5EQOW4.s 			page 27


 857              	.LVL68:
 257:Core/Src/main.c ****   HAL_UART_Transmit(HOST_UART, (uint8_t*)&c, 1, HAL_MAX_DELAY);
 858              		.loc 1 257 3 is_stmt 1 view .LVU189
 859 0016 4FF0FF33 		mov	r3, #-1
 860 001a 0422     		movs	r2, #4
 861 001c 0B49     		ldr	r1, .L56+4
 862 001e 0020     		movs	r0, #0
 863 0020 FFF7FEFF 		bl	HAL_UART_Transmit
 864              	.LVL69:
 258:Core/Src/main.c ****   HAL_UART_Transmit(HOST_UART, (uint8_t*)"\n", 1, HAL_MAX_DELAY);
 865              		.loc 1 258 3 view .LVU190
 866 0024 4FF0FF33 		mov	r3, #-1
 867 0028 0122     		movs	r2, #1
 868 002a 01A9     		add	r1, sp, #4
 869 002c 0020     		movs	r0, #0
 870 002e FFF7FEFF 		bl	HAL_UART_Transmit
 871              	.LVL70:
 259:Core/Src/main.c **** 
 872              		.loc 1 259 3 view .LVU191
 873 0032 4FF0FF33 		mov	r3, #-1
 874 0036 0122     		movs	r2, #1
 875 0038 0549     		ldr	r1, .L56+8
 876 003a 0020     		movs	r0, #0
 877 003c FFF7FEFF 		bl	HAL_UART_Transmit
 878              	.LVL71:
 261:Core/Src/main.c **** }
 879              		.loc 1 261 3 view .LVU192
 262:Core/Src/main.c **** 
 880              		.loc 1 262 1 is_stmt 0 view .LVU193
 881 0040 0198     		ldr	r0, [sp, #4]
 882 0042 02B0     		add	sp, sp, #8
 883              	.LCFI12:
 884              		.cfi_def_cfa_offset 8
 885              		@ sp needed
 886 0044 10BD     		pop	{r4, pc}
 887              	.L57:
 888 0046 00BF     		.align	2
 889              	.L56:
 890 0048 00000000 		.word	.LANCHOR4
 891 004c 00000000 		.word	.LC9
 892 0050 08000000 		.word	.LC10
 893              		.cfi_endproc
 894              	.LFE144:
 896              		.section	.text.uart_read,"ax",%progbits
 897              		.align	1
 898              		.global	uart_read
 899              		.syntax unified
 900              		.thumb
 901              		.thumb_func
 902              		.fpu fpv4-sp-d16
 904              	uart_read:
 905              	.LVL72:
 906              	.LFB145:
 273:Core/Src/main.c ****   HAL_UART_Receive(uart_base[uart], buf, n, HAL_MAX_DELAY);
 907              		.loc 1 273 1 is_stmt 1 view -0
 908              		.cfi_startproc
 909              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cc5EQOW4.s 			page 28


 910              		@ frame_needed = 0, uses_anonymous_args = 0
 273:Core/Src/main.c ****   HAL_UART_Receive(uart_base[uart], buf, n, HAL_MAX_DELAY);
 911              		.loc 1 273 1 is_stmt 0 view .LVU195
 912 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 913              	.LCFI13:
 914              		.cfi_def_cfa_offset 24
 915              		.cfi_offset 3, -24
 916              		.cfi_offset 4, -20
 917              		.cfi_offset 5, -16
 918              		.cfi_offset 6, -12
 919              		.cfi_offset 7, -8
 920              		.cfi_offset 14, -4
 921 0002 0D46     		mov	r5, r1
 922 0004 1446     		mov	r4, r2
 274:Core/Src/main.c ****   
 923              		.loc 1 274 3 is_stmt 1 view .LVU196
 924 0006 96B2     		uxth	r6, r2
 925 0008 4FF0FF33 		mov	r3, #-1
 926 000c 3246     		mov	r2, r6
 927              	.LVL73:
 274:Core/Src/main.c ****   
 928              		.loc 1 274 3 is_stmt 0 view .LVU197
 929 000e 0E4F     		ldr	r7, .L60
 930 0010 57F82000 		ldr	r0, [r7, r0, lsl #2]
 931              	.LVL74:
 274:Core/Src/main.c ****   
 932              		.loc 1 274 3 view .LVU198
 933 0014 FFF7FEFF 		bl	HAL_UART_Receive
 934              	.LVL75:
 276:Core/Src/main.c ****   HAL_UART_Transmit(HOST_UART, buf, n, HAL_MAX_DELAY);
 935              		.loc 1 276 3 is_stmt 1 view .LVU199
 936 0018 4FF0FF33 		mov	r3, #-1
 937 001c 0422     		movs	r2, #4
 938 001e 0B49     		ldr	r1, .L60+4
 939 0020 0020     		movs	r0, #0
 940 0022 FFF7FEFF 		bl	HAL_UART_Transmit
 941              	.LVL76:
 277:Core/Src/main.c ****   HAL_UART_Transmit(HOST_UART, (uint8_t*)"\n", 1, HAL_MAX_DELAY);
 942              		.loc 1 277 3 view .LVU200
 943 0026 4FF0FF33 		mov	r3, #-1
 944 002a 3246     		mov	r2, r6
 945 002c 2946     		mov	r1, r5
 946 002e 0020     		movs	r0, #0
 947 0030 FFF7FEFF 		bl	HAL_UART_Transmit
 948              	.LVL77:
 278:Core/Src/main.c **** 
 949              		.loc 1 278 3 view .LVU201
 950 0034 4FF0FF33 		mov	r3, #-1
 951 0038 0122     		movs	r2, #1
 952 003a 0549     		ldr	r1, .L60+8
 953 003c 0020     		movs	r0, #0
 954 003e FFF7FEFF 		bl	HAL_UART_Transmit
 955              	.LVL78:
 280:Core/Src/main.c **** }
 956              		.loc 1 280 3 view .LVU202
 281:Core/Src/main.c **** 
 957              		.loc 1 281 1 is_stmt 0 view .LVU203
ARM GAS  /tmp/cc5EQOW4.s 			page 29


 958 0042 2046     		mov	r0, r4
 959 0044 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 960              	.LVL79:
 961              	.L61:
 281:Core/Src/main.c **** 
 962              		.loc 1 281 1 view .LVU204
 963 0046 00BF     		.align	2
 964              	.L60:
 965 0048 00000000 		.word	.LANCHOR4
 966 004c 00000000 		.word	.LC9
 967 0050 08000000 		.word	.LC10
 968              		.cfi_endproc
 969              	.LFE145:
 971              		.section	.text.uart_readline,"ax",%progbits
 972              		.align	1
 973              		.global	uart_readline
 974              		.syntax unified
 975              		.thumb
 976              		.thumb_func
 977              		.fpu fpv4-sp-d16
 979              	uart_readline:
 980              	.LVL80:
 981              	.LFB146:
 290:Core/Src/main.c ****   uint32_t read = 0;
 982              		.loc 1 290 54 is_stmt 1 view -0
 983              		.cfi_startproc
 984              		@ args = 0, pretend = 0, frame = 8
 985              		@ frame_needed = 0, uses_anonymous_args = 0
 290:Core/Src/main.c ****   uint32_t read = 0;
 986              		.loc 1 290 54 is_stmt 0 view .LVU206
 987 0000 70B5     		push	{r4, r5, r6, lr}
 988              	.LCFI14:
 989              		.cfi_def_cfa_offset 16
 990              		.cfi_offset 4, -16
 991              		.cfi_offset 5, -12
 992              		.cfi_offset 6, -8
 993              		.cfi_offset 14, -4
 994 0002 82B0     		sub	sp, sp, #8
 995              	.LCFI15:
 996              		.cfi_def_cfa_offset 24
 997 0004 0E46     		mov	r6, r1
 291:Core/Src/main.c ****   uint8_t c;
 998              		.loc 1 291 3 is_stmt 1 view .LVU207
 999              	.LVL81:
 292:Core/Src/main.c ****   UART_HandleTypeDef* base = uart_base[uart];
 1000              		.loc 1 292 3 view .LVU208
 293:Core/Src/main.c **** 
 1001              		.loc 1 293 3 view .LVU209
 293:Core/Src/main.c **** 
 1002              		.loc 1 293 23 is_stmt 0 view .LVU210
 1003 0006 1B4B     		ldr	r3, .L67
 1004 0008 53F82050 		ldr	r5, [r3, r0, lsl #2]
 1005              	.LVL82:
 291:Core/Src/main.c ****   uint8_t c;
 1006              		.loc 1 291 12 view .LVU211
 1007 000c 0024     		movs	r4, #0
 1008 000e 05E0     		b	.L65
ARM GAS  /tmp/cc5EQOW4.s 			page 30


 1009              	.LVL83:
 1010              	.L63:
 305:Core/Src/main.c **** 
 1011              		.loc 1 305 11 is_stmt 1 view .LVU212
 305:Core/Src/main.c **** 
 1012              		.loc 1 305 15 is_stmt 0 view .LVU213
 1013 0010 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 305:Core/Src/main.c **** 
 1014              		.loc 1 305 3 view .LVU214
 1015 0014 0A2B     		cmp	r3, #10
 1016 0016 12D0     		beq	.L64
 305:Core/Src/main.c **** 
 1017              		.loc 1 305 24 discriminator 1 view .LVU215
 1018 0018 0D2B     		cmp	r3, #13
 1019 001a 10D0     		beq	.L64
 1020              	.LVL84:
 1021              	.L65:
 295:Core/Src/main.c ****   {
 1022              		.loc 1 295 3 is_stmt 1 view .LVU216
 297:Core/Src/main.c **** 
 1023              		.loc 1 297 5 view .LVU217
 1024 001c 4FF0FF33 		mov	r3, #-1
 1025 0020 0122     		movs	r2, #1
 1026 0022 0DF10701 		add	r1, sp, #7
 1027 0026 2846     		mov	r0, r5
 1028 0028 FFF7FEFF 		bl	HAL_UART_Receive
 1029              	.LVL85:
 299:Core/Src/main.c ****     {
 1030              		.loc 1 299 5 view .LVU218
 299:Core/Src/main.c ****     {
 1031              		.loc 1 299 12 is_stmt 0 view .LVU219
 1032 002c 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 299:Core/Src/main.c ****     {
 1033              		.loc 1 299 8 view .LVU220
 1034 0030 0D2B     		cmp	r3, #13
 1035 0032 EDD0     		beq	.L63
 299:Core/Src/main.c ****     {
 1036              		.loc 1 299 21 discriminator 1 view .LVU221
 1037 0034 0A2B     		cmp	r3, #10
 1038 0036 EBD0     		beq	.L63
 301:Core/Src/main.c ****       read++;
 1039              		.loc 1 301 7 is_stmt 1 view .LVU222
 301:Core/Src/main.c ****       read++;
 1040              		.loc 1 301 17 is_stmt 0 view .LVU223
 1041 0038 3355     		strb	r3, [r6, r4]
 302:Core/Src/main.c ****     }
 1042              		.loc 1 302 7 is_stmt 1 view .LVU224
 302:Core/Src/main.c ****     }
 1043              		.loc 1 302 11 is_stmt 0 view .LVU225
 1044 003a 0134     		adds	r4, r4, #1
 1045              	.LVL86:
 302:Core/Src/main.c ****     }
 1046              		.loc 1 302 11 view .LVU226
 1047 003c E8E7     		b	.L63
 1048              	.L64:
 307:Core/Src/main.c **** 
 1049              		.loc 1 307 3 is_stmt 1 view .LVU227
ARM GAS  /tmp/cc5EQOW4.s 			page 31


 307:Core/Src/main.c **** 
 1050              		.loc 1 307 13 is_stmt 0 view .LVU228
 1051 003e 0025     		movs	r5, #0
 1052              	.LVL87:
 307:Core/Src/main.c **** 
 1053              		.loc 1 307 13 view .LVU229
 1054 0040 3555     		strb	r5, [r6, r4]
 309:Core/Src/main.c ****   HAL_UART_Transmit(HOST_UART, buf, read, HAL_MAX_DELAY);
 1055              		.loc 1 309 3 is_stmt 1 view .LVU230
 1056 0042 4FF0FF33 		mov	r3, #-1
 1057 0046 0422     		movs	r2, #4
 1058 0048 0B49     		ldr	r1, .L67+4
 1059 004a 2846     		mov	r0, r5
 1060 004c FFF7FEFF 		bl	HAL_UART_Transmit
 1061              	.LVL88:
 310:Core/Src/main.c ****   HAL_UART_Transmit(HOST_UART, (uint8_t*)"\n", 1, HAL_MAX_DELAY);
 1062              		.loc 1 310 3 view .LVU231
 1063 0050 4FF0FF33 		mov	r3, #-1
 1064 0054 A2B2     		uxth	r2, r4
 1065 0056 3146     		mov	r1, r6
 1066 0058 2846     		mov	r0, r5
 1067 005a FFF7FEFF 		bl	HAL_UART_Transmit
 1068              	.LVL89:
 311:Core/Src/main.c **** 
 1069              		.loc 1 311 3 view .LVU232
 1070 005e 4FF0FF33 		mov	r3, #-1
 1071 0062 0122     		movs	r2, #1
 1072 0064 0549     		ldr	r1, .L67+8
 1073 0066 2846     		mov	r0, r5
 1074 0068 FFF7FEFF 		bl	HAL_UART_Transmit
 1075              	.LVL90:
 313:Core/Src/main.c **** }
 1076              		.loc 1 313 3 view .LVU233
 314:Core/Src/main.c **** 
 1077              		.loc 1 314 1 is_stmt 0 view .LVU234
 1078 006c 2046     		mov	r0, r4
 1079 006e 02B0     		add	sp, sp, #8
 1080              	.LCFI16:
 1081              		.cfi_def_cfa_offset 16
 1082              		@ sp needed
 1083 0070 70BD     		pop	{r4, r5, r6, pc}
 1084              	.LVL91:
 1085              	.L68:
 314:Core/Src/main.c **** 
 1086              		.loc 1 314 1 view .LVU235
 1087 0072 00BF     		.align	2
 1088              	.L67:
 1089 0074 00000000 		.word	.LANCHOR4
 1090 0078 00000000 		.word	.LC9
 1091 007c 08000000 		.word	.LC10
 1092              		.cfi_endproc
 1093              	.LFE146:
 1095              		.section	.rodata.uart_writeb.str1.4,"aMS",%progbits,1
 1096              		.align	2
 1097              	.LC11:
 1098 0000 54583A20 		.ascii	"TX: \000"
 1098      00
ARM GAS  /tmp/cc5EQOW4.s 			page 32


 1099              		.section	.text.uart_writeb,"ax",%progbits
 1100              		.align	1
 1101              		.global	uart_writeb
 1102              		.syntax unified
 1103              		.thumb
 1104              		.thumb_func
 1105              		.fpu fpv4-sp-d16
 1107              	uart_writeb:
 1108              	.LVL92:
 1109              	.LFB147:
 323:Core/Src/main.c ****   HAL_UART_Transmit(uart_base[uart], &data, 1, HAL_MAX_DELAY);
 1110              		.loc 1 323 1 is_stmt 1 view -0
 1111              		.cfi_startproc
 1112              		@ args = 0, pretend = 0, frame = 8
 1113              		@ frame_needed = 0, uses_anonymous_args = 0
 323:Core/Src/main.c ****   HAL_UART_Transmit(uart_base[uart], &data, 1, HAL_MAX_DELAY);
 1114              		.loc 1 323 1 is_stmt 0 view .LVU237
 1115 0000 10B5     		push	{r4, lr}
 1116              	.LCFI17:
 1117              		.cfi_def_cfa_offset 8
 1118              		.cfi_offset 4, -8
 1119              		.cfi_offset 14, -4
 1120 0002 82B0     		sub	sp, sp, #8
 1121              	.LCFI18:
 1122              		.cfi_def_cfa_offset 16
 1123 0004 8DF80710 		strb	r1, [sp, #7]
 324:Core/Src/main.c **** 
 1124              		.loc 1 324 3 is_stmt 1 view .LVU238
 1125 0008 4FF0FF33 		mov	r3, #-1
 1126 000c 0122     		movs	r2, #1
 1127 000e 0DF10701 		add	r1, sp, #7
 1128              	.LVL93:
 324:Core/Src/main.c **** 
 1129              		.loc 1 324 3 is_stmt 0 view .LVU239
 1130 0012 0E4C     		ldr	r4, .L71
 1131 0014 54F82000 		ldr	r0, [r4, r0, lsl #2]
 1132              	.LVL94:
 324:Core/Src/main.c **** 
 1133              		.loc 1 324 3 view .LVU240
 1134 0018 FFF7FEFF 		bl	HAL_UART_Transmit
 1135              	.LVL95:
 326:Core/Src/main.c ****   HAL_UART_Transmit(HOST_UART, &data, 1, HAL_MAX_DELAY);
 1136              		.loc 1 326 3 is_stmt 1 view .LVU241
 1137 001c 4FF0FF33 		mov	r3, #-1
 1138 0020 0422     		movs	r2, #4
 1139 0022 0B49     		ldr	r1, .L71+4
 1140 0024 0020     		movs	r0, #0
 1141 0026 FFF7FEFF 		bl	HAL_UART_Transmit
 1142              	.LVL96:
 327:Core/Src/main.c ****   HAL_UART_Transmit(HOST_UART, (uint8_t*)"\n", 1, HAL_MAX_DELAY);
 1143              		.loc 1 327 3 view .LVU242
 1144 002a 4FF0FF33 		mov	r3, #-1
 1145 002e 0122     		movs	r2, #1
 1146 0030 0DF10701 		add	r1, sp, #7
 1147 0034 0020     		movs	r0, #0
 1148 0036 FFF7FEFF 		bl	HAL_UART_Transmit
 1149              	.LVL97:
ARM GAS  /tmp/cc5EQOW4.s 			page 33


 328:Core/Src/main.c **** }
 1150              		.loc 1 328 3 view .LVU243
 1151 003a 4FF0FF33 		mov	r3, #-1
 1152 003e 0122     		movs	r2, #1
 1153 0040 0449     		ldr	r1, .L71+8
 1154 0042 0020     		movs	r0, #0
 1155 0044 FFF7FEFF 		bl	HAL_UART_Transmit
 1156              	.LVL98:
 329:Core/Src/main.c **** 
 1157              		.loc 1 329 1 is_stmt 0 view .LVU244
 1158 0048 02B0     		add	sp, sp, #8
 1159              	.LCFI19:
 1160              		.cfi_def_cfa_offset 8
 1161              		@ sp needed
 1162 004a 10BD     		pop	{r4, pc}
 1163              	.L72:
 1164              		.align	2
 1165              	.L71:
 1166 004c 00000000 		.word	.LANCHOR4
 1167 0050 00000000 		.word	.LC11
 1168 0054 08000000 		.word	.LC10
 1169              		.cfi_endproc
 1170              	.LFE147:
 1172              		.section	.text.uart_write,"ax",%progbits
 1173              		.align	1
 1174              		.global	uart_write
 1175              		.syntax unified
 1176              		.thumb
 1177              		.thumb_func
 1178              		.fpu fpv4-sp-d16
 1180              	uart_write:
 1181              	.LVL99:
 1182              	.LFB148:
 340:Core/Src/main.c ****   HAL_UART_Transmit(uart_base[uart], buf, len, HAL_MAX_DELAY);
 1183              		.loc 1 340 1 is_stmt 1 view -0
 1184              		.cfi_startproc
 1185              		@ args = 0, pretend = 0, frame = 0
 1186              		@ frame_needed = 0, uses_anonymous_args = 0
 340:Core/Src/main.c ****   HAL_UART_Transmit(uart_base[uart], buf, len, HAL_MAX_DELAY);
 1187              		.loc 1 340 1 is_stmt 0 view .LVU246
 1188 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1189              	.LCFI20:
 1190              		.cfi_def_cfa_offset 24
 1191              		.cfi_offset 3, -24
 1192              		.cfi_offset 4, -20
 1193              		.cfi_offset 5, -16
 1194              		.cfi_offset 6, -12
 1195              		.cfi_offset 7, -8
 1196              		.cfi_offset 14, -4
 1197 0002 0D46     		mov	r5, r1
 1198 0004 1446     		mov	r4, r2
 341:Core/Src/main.c **** 
 1199              		.loc 1 341 3 is_stmt 1 view .LVU247
 1200 0006 96B2     		uxth	r6, r2
 1201 0008 4FF0FF33 		mov	r3, #-1
 1202 000c 3246     		mov	r2, r6
 1203              	.LVL100:
ARM GAS  /tmp/cc5EQOW4.s 			page 34


 341:Core/Src/main.c **** 
 1204              		.loc 1 341 3 is_stmt 0 view .LVU248
 1205 000e 0E4F     		ldr	r7, .L75
 1206 0010 57F82000 		ldr	r0, [r7, r0, lsl #2]
 1207              	.LVL101:
 341:Core/Src/main.c **** 
 1208              		.loc 1 341 3 view .LVU249
 1209 0014 FFF7FEFF 		bl	HAL_UART_Transmit
 1210              	.LVL102:
 343:Core/Src/main.c ****   HAL_UART_Transmit(HOST_UART, buf, len, HAL_MAX_DELAY);
 1211              		.loc 1 343 3 is_stmt 1 view .LVU250
 1212 0018 4FF0FF33 		mov	r3, #-1
 1213 001c 0422     		movs	r2, #4
 1214 001e 0B49     		ldr	r1, .L75+4
 1215 0020 0020     		movs	r0, #0
 1216 0022 FFF7FEFF 		bl	HAL_UART_Transmit
 1217              	.LVL103:
 344:Core/Src/main.c ****   HAL_UART_Transmit(HOST_UART, (uint8_t*)"\n", 1, HAL_MAX_DELAY);
 1218              		.loc 1 344 3 view .LVU251
 1219 0026 4FF0FF33 		mov	r3, #-1
 1220 002a 3246     		mov	r2, r6
 1221 002c 2946     		mov	r1, r5
 1222 002e 0020     		movs	r0, #0
 1223 0030 FFF7FEFF 		bl	HAL_UART_Transmit
 1224              	.LVL104:
 345:Core/Src/main.c **** 
 1225              		.loc 1 345 3 view .LVU252
 1226 0034 4FF0FF33 		mov	r3, #-1
 1227 0038 0122     		movs	r2, #1
 1228 003a 0549     		ldr	r1, .L75+8
 1229 003c 0020     		movs	r0, #0
 1230 003e FFF7FEFF 		bl	HAL_UART_Transmit
 1231              	.LVL105:
 347:Core/Src/main.c **** }
 1232              		.loc 1 347 3 view .LVU253
 348:Core/Src/main.c **** /* USER CODE END 0 */
 1233              		.loc 1 348 1 is_stmt 0 view .LVU254
 1234 0042 2046     		mov	r0, r4
 1235 0044 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1236              	.LVL106:
 1237              	.L76:
 348:Core/Src/main.c **** /* USER CODE END 0 */
 1238              		.loc 1 348 1 view .LVU255
 1239 0046 00BF     		.align	2
 1240              	.L75:
 1241 0048 00000000 		.word	.LANCHOR4
 1242 004c 00000000 		.word	.LC11
 1243 0050 08000000 		.word	.LC10
 1244              		.cfi_endproc
 1245              	.LFE148:
 1247              		.section	.text.Error_Handler,"ax",%progbits
 1248              		.align	1
 1249              		.global	Error_Handler
 1250              		.syntax unified
 1251              		.thumb
 1252              		.thumb_func
 1253              		.fpu fpv4-sp-d16
ARM GAS  /tmp/cc5EQOW4.s 			page 35


 1255              	Error_Handler:
 1256              	.LFB153:
 506:Core/Src/main.c **** 
 507:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 508:Core/Src/main.c **** 
 509:Core/Src/main.c **** /* USER CODE END 4 */
 510:Core/Src/main.c **** 
 511:Core/Src/main.c **** /**
 512:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 513:Core/Src/main.c ****   * @retval None
 514:Core/Src/main.c ****   */
 515:Core/Src/main.c **** void Error_Handler(void)
 516:Core/Src/main.c **** {
 1257              		.loc 1 516 1 is_stmt 1 view -0
 1258              		.cfi_startproc
 1259              		@ Volatile: function does not return.
 1260              		@ args = 0, pretend = 0, frame = 0
 1261              		@ frame_needed = 0, uses_anonymous_args = 0
 1262              		@ link register save eliminated.
 517:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 518:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 519:Core/Src/main.c ****   __disable_irq();
 1263              		.loc 1 519 3 view .LVU257
 1264              	.LBB10:
 1265              	.LBI10:
 1266              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
ARM GAS  /tmp/cc5EQOW4.s 			page 36


  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  /tmp/cc5EQOW4.s 			page 37


  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc5EQOW4.s 			page 38


 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/cc5EQOW4.s 			page 39


 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/cc5EQOW4.s 			page 40


 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
ARM GAS  /tmp/cc5EQOW4.s 			page 41


 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
ARM GAS  /tmp/cc5EQOW4.s 			page 42


 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
ARM GAS  /tmp/cc5EQOW4.s 			page 43


 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
ARM GAS  /tmp/cc5EQOW4.s 			page 44


 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc5EQOW4.s 			page 45


 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc5EQOW4.s 			page 46


 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/cc5EQOW4.s 			page 47


 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
ARM GAS  /tmp/cc5EQOW4.s 			page 48


 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
ARM GAS  /tmp/cc5EQOW4.s 			page 49


 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
ARM GAS  /tmp/cc5EQOW4.s 			page 50


 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
ARM GAS  /tmp/cc5EQOW4.s 			page 51


 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc5EQOW4.s 			page 52


 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1267              		.loc 2 960 27 view .LVU258
 1268              	.LBB11:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1269              		.loc 2 962 3 view .LVU259
 1270              		.syntax unified
 1271              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1272 0000 72B6     		cpsid i
 1273              	@ 0 "" 2
 1274              		.thumb
 1275              		.syntax unified
 1276              	.L78:
 1277              	.LBE11:
 1278              	.LBE10:
 520:Core/Src/main.c ****   while (1)
 1279              		.loc 1 520 3 discriminator 1 view .LVU260
 521:Core/Src/main.c ****   {
 522:Core/Src/main.c ****   }
 1280              		.loc 1 522 3 discriminator 1 view .LVU261
 520:Core/Src/main.c ****   while (1)
 1281              		.loc 1 520 9 discriminator 1 view .LVU262
 1282 0002 FEE7     		b	.L78
 1283              		.cfi_endproc
 1284              	.LFE153:
 1286              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 1287              		.align	1
 1288              		.syntax unified
 1289              		.thumb
 1290              		.thumb_func
 1291              		.fpu fpv4-sp-d16
 1293              	MX_USART2_UART_Init:
 1294              	.LFB151:
 441:Core/Src/main.c **** 
 1295              		.loc 1 441 1 view -0
 1296              		.cfi_startproc
 1297              		@ args = 0, pretend = 0, frame = 0
 1298              		@ frame_needed = 0, uses_anonymous_args = 0
 1299 0000 08B5     		push	{r3, lr}
 1300              	.LCFI21:
 1301              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cc5EQOW4.s 			page 53


 1302              		.cfi_offset 3, -8
 1303              		.cfi_offset 14, -4
 450:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1304              		.loc 1 450 3 view .LVU264
 450:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1305              		.loc 1 450 19 is_stmt 0 view .LVU265
 1306 0002 0A48     		ldr	r0, .L83
 1307 0004 0A4B     		ldr	r3, .L83+4
 1308 0006 0360     		str	r3, [r0]
 451:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1309              		.loc 1 451 3 is_stmt 1 view .LVU266
 451:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1310              		.loc 1 451 24 is_stmt 0 view .LVU267
 1311 0008 4FF4E133 		mov	r3, #115200
 1312 000c 4360     		str	r3, [r0, #4]
 452:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1313              		.loc 1 452 3 is_stmt 1 view .LVU268
 452:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1314              		.loc 1 452 26 is_stmt 0 view .LVU269
 1315 000e 0023     		movs	r3, #0
 1316 0010 8360     		str	r3, [r0, #8]
 453:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1317              		.loc 1 453 3 is_stmt 1 view .LVU270
 453:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1318              		.loc 1 453 24 is_stmt 0 view .LVU271
 1319 0012 C360     		str	r3, [r0, #12]
 454:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1320              		.loc 1 454 3 is_stmt 1 view .LVU272
 454:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1321              		.loc 1 454 22 is_stmt 0 view .LVU273
 1322 0014 0361     		str	r3, [r0, #16]
 455:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1323              		.loc 1 455 3 is_stmt 1 view .LVU274
 455:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1324              		.loc 1 455 20 is_stmt 0 view .LVU275
 1325 0016 0C22     		movs	r2, #12
 1326 0018 4261     		str	r2, [r0, #20]
 456:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1327              		.loc 1 456 3 is_stmt 1 view .LVU276
 456:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1328              		.loc 1 456 25 is_stmt 0 view .LVU277
 1329 001a 8361     		str	r3, [r0, #24]
 457:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1330              		.loc 1 457 3 is_stmt 1 view .LVU278
 457:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1331              		.loc 1 457 28 is_stmt 0 view .LVU279
 1332 001c C361     		str	r3, [r0, #28]
 458:Core/Src/main.c ****   {
 1333              		.loc 1 458 3 is_stmt 1 view .LVU280
 458:Core/Src/main.c ****   {
 1334              		.loc 1 458 7 is_stmt 0 view .LVU281
 1335 001e FFF7FEFF 		bl	HAL_UART_Init
 1336              	.LVL107:
 458:Core/Src/main.c ****   {
 1337              		.loc 1 458 6 view .LVU282
 1338 0022 00B9     		cbnz	r0, .L82
 466:Core/Src/main.c **** 
ARM GAS  /tmp/cc5EQOW4.s 			page 54


 1339              		.loc 1 466 1 view .LVU283
 1340 0024 08BD     		pop	{r3, pc}
 1341              	.L82:
 460:Core/Src/main.c ****   }
 1342              		.loc 1 460 5 is_stmt 1 view .LVU284
 1343 0026 FFF7FEFF 		bl	Error_Handler
 1344              	.LVL108:
 1345              	.L84:
 1346 002a 00BF     		.align	2
 1347              	.L83:
 1348 002c 00000000 		.word	.LANCHOR5
 1349 0030 00440040 		.word	1073759232
 1350              		.cfi_endproc
 1351              	.LFE151:
 1353              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 1354              		.align	1
 1355              		.syntax unified
 1356              		.thumb
 1357              		.thumb_func
 1358              		.fpu fpv4-sp-d16
 1360              	MX_USART1_UART_Init:
 1361              	.LFB150:
 408:Core/Src/main.c **** 
 1362              		.loc 1 408 1 view -0
 1363              		.cfi_startproc
 1364              		@ args = 0, pretend = 0, frame = 0
 1365              		@ frame_needed = 0, uses_anonymous_args = 0
 1366 0000 08B5     		push	{r3, lr}
 1367              	.LCFI22:
 1368              		.cfi_def_cfa_offset 8
 1369              		.cfi_offset 3, -8
 1370              		.cfi_offset 14, -4
 417:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1371              		.loc 1 417 3 view .LVU286
 417:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1372              		.loc 1 417 19 is_stmt 0 view .LVU287
 1373 0002 0A48     		ldr	r0, .L89
 1374 0004 0A4B     		ldr	r3, .L89+4
 1375 0006 0360     		str	r3, [r0]
 418:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1376              		.loc 1 418 3 is_stmt 1 view .LVU288
 418:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1377              		.loc 1 418 24 is_stmt 0 view .LVU289
 1378 0008 4FF4E133 		mov	r3, #115200
 1379 000c 4360     		str	r3, [r0, #4]
 419:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1380              		.loc 1 419 3 is_stmt 1 view .LVU290
 419:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1381              		.loc 1 419 26 is_stmt 0 view .LVU291
 1382 000e 0023     		movs	r3, #0
 1383 0010 8360     		str	r3, [r0, #8]
 420:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1384              		.loc 1 420 3 is_stmt 1 view .LVU292
 420:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1385              		.loc 1 420 24 is_stmt 0 view .LVU293
 1386 0012 C360     		str	r3, [r0, #12]
 421:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
ARM GAS  /tmp/cc5EQOW4.s 			page 55


 1387              		.loc 1 421 3 is_stmt 1 view .LVU294
 421:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1388              		.loc 1 421 22 is_stmt 0 view .LVU295
 1389 0014 0361     		str	r3, [r0, #16]
 422:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1390              		.loc 1 422 3 is_stmt 1 view .LVU296
 422:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1391              		.loc 1 422 20 is_stmt 0 view .LVU297
 1392 0016 0C22     		movs	r2, #12
 1393 0018 4261     		str	r2, [r0, #20]
 423:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1394              		.loc 1 423 3 is_stmt 1 view .LVU298
 423:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1395              		.loc 1 423 25 is_stmt 0 view .LVU299
 1396 001a 8361     		str	r3, [r0, #24]
 424:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1397              		.loc 1 424 3 is_stmt 1 view .LVU300
 424:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1398              		.loc 1 424 28 is_stmt 0 view .LVU301
 1399 001c C361     		str	r3, [r0, #28]
 425:Core/Src/main.c ****   {
 1400              		.loc 1 425 3 is_stmt 1 view .LVU302
 425:Core/Src/main.c ****   {
 1401              		.loc 1 425 7 is_stmt 0 view .LVU303
 1402 001e FFF7FEFF 		bl	HAL_UART_Init
 1403              	.LVL109:
 425:Core/Src/main.c ****   {
 1404              		.loc 1 425 6 view .LVU304
 1405 0022 00B9     		cbnz	r0, .L88
 433:Core/Src/main.c **** 
 1406              		.loc 1 433 1 view .LVU305
 1407 0024 08BD     		pop	{r3, pc}
 1408              	.L88:
 427:Core/Src/main.c ****   }
 1409              		.loc 1 427 5 is_stmt 1 view .LVU306
 1410 0026 FFF7FEFF 		bl	Error_Handler
 1411              	.LVL110:
 1412              	.L90:
 1413 002a 00BF     		.align	2
 1414              	.L89:
 1415 002c 00000000 		.word	.LANCHOR6
 1416 0030 00100140 		.word	1073811456
 1417              		.cfi_endproc
 1418              	.LFE150:
 1420              		.section	.text.uart_init,"ax",%progbits
 1421              		.align	1
 1422              		.global	uart_init
 1423              		.syntax unified
 1424              		.thumb
 1425              		.thumb_func
 1426              		.fpu fpv4-sp-d16
 1428              	uart_init:
 1429              	.LVL111:
 1430              	.LFB142:
 225:Core/Src/main.c ****   switch(uart)
 1431              		.loc 1 225 1 view -0
 1432              		.cfi_startproc
ARM GAS  /tmp/cc5EQOW4.s 			page 56


 1433              		@ args = 0, pretend = 0, frame = 0
 1434              		@ frame_needed = 0, uses_anonymous_args = 0
 225:Core/Src/main.c ****   switch(uart)
 1435              		.loc 1 225 1 is_stmt 0 view .LVU308
 1436 0000 08B5     		push	{r3, lr}
 1437              	.LCFI23:
 1438              		.cfi_def_cfa_offset 8
 1439              		.cfi_offset 3, -8
 1440              		.cfi_offset 14, -4
 226:Core/Src/main.c ****   {
 1441              		.loc 1 226 3 is_stmt 1 view .LVU309
 1442 0002 10B1     		cbz	r0, .L92
 1443 0004 0128     		cmp	r0, #1
 1444 0006 03D0     		beq	.L93
 1445              	.LVL112:
 1446              	.L91:
 235:Core/Src/main.c **** 
 1447              		.loc 1 235 1 is_stmt 0 view .LVU310
 1448 0008 08BD     		pop	{r3, pc}
 1449              	.LVL113:
 1450              	.L92:
 229:Core/Src/main.c ****     break;
 1451              		.loc 1 229 5 is_stmt 1 view .LVU311
 1452 000a FFF7FEFF 		bl	MX_USART2_UART_Init
 1453              	.LVL114:
 230:Core/Src/main.c ****   case BOARD_UART:
 1454              		.loc 1 230 5 view .LVU312
 1455 000e FBE7     		b	.L91
 1456              	.LVL115:
 1457              	.L93:
 232:Core/Src/main.c ****     break;
 1458              		.loc 1 232 5 view .LVU313
 1459 0010 FFF7FEFF 		bl	MX_USART1_UART_Init
 1460              	.LVL116:
 233:Core/Src/main.c ****   }
 1461              		.loc 1 233 5 view .LVU314
 235:Core/Src/main.c **** 
 1462              		.loc 1 235 1 is_stmt 0 view .LVU315
 1463 0014 F8E7     		b	.L91
 1464              		.cfi_endproc
 1465              	.LFE142:
 1467              		.section	.text.SystemClock_Config,"ax",%progbits
 1468              		.align	1
 1469              		.global	SystemClock_Config
 1470              		.syntax unified
 1471              		.thumb
 1472              		.thumb_func
 1473              		.fpu fpv4-sp-d16
 1475              	SystemClock_Config:
 1476              	.LFB149:
 361:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1477              		.loc 1 361 1 is_stmt 1 view -0
 1478              		.cfi_startproc
 1479              		@ args = 0, pretend = 0, frame = 80
 1480              		@ frame_needed = 0, uses_anonymous_args = 0
 1481 0000 00B5     		push	{lr}
 1482              	.LCFI24:
ARM GAS  /tmp/cc5EQOW4.s 			page 57


 1483              		.cfi_def_cfa_offset 4
 1484              		.cfi_offset 14, -4
 1485 0002 95B0     		sub	sp, sp, #84
 1486              	.LCFI25:
 1487              		.cfi_def_cfa_offset 88
 362:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1488              		.loc 1 362 3 view .LVU317
 362:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1489              		.loc 1 362 22 is_stmt 0 view .LVU318
 1490 0004 3022     		movs	r2, #48
 1491 0006 0021     		movs	r1, #0
 1492 0008 08A8     		add	r0, sp, #32
 1493 000a FFF7FEFF 		bl	memset
 1494              	.LVL117:
 363:Core/Src/main.c **** 
 1495              		.loc 1 363 3 is_stmt 1 view .LVU319
 363:Core/Src/main.c **** 
 1496              		.loc 1 363 22 is_stmt 0 view .LVU320
 1497 000e 0023     		movs	r3, #0
 1498 0010 0393     		str	r3, [sp, #12]
 1499 0012 0493     		str	r3, [sp, #16]
 1500 0014 0593     		str	r3, [sp, #20]
 1501 0016 0693     		str	r3, [sp, #24]
 1502 0018 0793     		str	r3, [sp, #28]
 367:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1503              		.loc 1 367 3 is_stmt 1 view .LVU321
 1504              	.LBB12:
 367:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1505              		.loc 1 367 3 view .LVU322
 1506 001a 0193     		str	r3, [sp, #4]
 367:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1507              		.loc 1 367 3 view .LVU323
 1508 001c 1E4A     		ldr	r2, .L102
 1509 001e 116C     		ldr	r1, [r2, #64]
 1510 0020 41F08051 		orr	r1, r1, #268435456
 1511 0024 1164     		str	r1, [r2, #64]
 367:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1512              		.loc 1 367 3 view .LVU324
 1513 0026 126C     		ldr	r2, [r2, #64]
 1514 0028 02F08052 		and	r2, r2, #268435456
 1515 002c 0192     		str	r2, [sp, #4]
 367:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1516              		.loc 1 367 3 view .LVU325
 1517 002e 019A     		ldr	r2, [sp, #4]
 1518              	.LBE12:
 367:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1519              		.loc 1 367 3 view .LVU326
 368:Core/Src/main.c **** 
 1520              		.loc 1 368 3 view .LVU327
 1521              	.LBB13:
 368:Core/Src/main.c **** 
 1522              		.loc 1 368 3 view .LVU328
 1523 0030 0293     		str	r3, [sp, #8]
 368:Core/Src/main.c **** 
 1524              		.loc 1 368 3 view .LVU329
 1525 0032 1A4A     		ldr	r2, .L102+4
 1526 0034 1168     		ldr	r1, [r2]
ARM GAS  /tmp/cc5EQOW4.s 			page 58


 1527 0036 41F44041 		orr	r1, r1, #49152
 1528 003a 1160     		str	r1, [r2]
 368:Core/Src/main.c **** 
 1529              		.loc 1 368 3 view .LVU330
 1530 003c 1268     		ldr	r2, [r2]
 1531 003e 02F44042 		and	r2, r2, #49152
 1532 0042 0292     		str	r2, [sp, #8]
 368:Core/Src/main.c **** 
 1533              		.loc 1 368 3 view .LVU331
 1534 0044 029A     		ldr	r2, [sp, #8]
 1535              	.LBE13:
 368:Core/Src/main.c **** 
 1536              		.loc 1 368 3 view .LVU332
 373:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1537              		.loc 1 373 3 view .LVU333
 373:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1538              		.loc 1 373 36 is_stmt 0 view .LVU334
 1539 0046 0221     		movs	r1, #2
 1540 0048 0891     		str	r1, [sp, #32]
 374:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1541              		.loc 1 374 3 is_stmt 1 view .LVU335
 374:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1542              		.loc 1 374 30 is_stmt 0 view .LVU336
 1543 004a 0122     		movs	r2, #1
 1544 004c 0B92     		str	r2, [sp, #44]
 375:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1545              		.loc 1 375 3 is_stmt 1 view .LVU337
 375:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1546              		.loc 1 375 41 is_stmt 0 view .LVU338
 1547 004e 1022     		movs	r2, #16
 1548 0050 0C92     		str	r2, [sp, #48]
 376:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1549              		.loc 1 376 3 is_stmt 1 view .LVU339
 376:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1550              		.loc 1 376 34 is_stmt 0 view .LVU340
 1551 0052 0E91     		str	r1, [sp, #56]
 377:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 1552              		.loc 1 377 3 is_stmt 1 view .LVU341
 377:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 1553              		.loc 1 377 35 is_stmt 0 view .LVU342
 1554 0054 0F93     		str	r3, [sp, #60]
 378:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 1555              		.loc 1 378 3 is_stmt 1 view .LVU343
 378:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 1556              		.loc 1 378 30 is_stmt 0 view .LVU344
 1557 0056 1092     		str	r2, [sp, #64]
 379:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 1558              		.loc 1 379 3 is_stmt 1 view .LVU345
 379:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 1559              		.loc 1 379 30 is_stmt 0 view .LVU346
 1560 0058 4FF4A873 		mov	r3, #336
 1561 005c 1193     		str	r3, [sp, #68]
 380:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1562              		.loc 1 380 3 is_stmt 1 view .LVU347
 380:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1563              		.loc 1 380 30 is_stmt 0 view .LVU348
 1564 005e 0423     		movs	r3, #4
ARM GAS  /tmp/cc5EQOW4.s 			page 59


 1565 0060 1293     		str	r3, [sp, #72]
 381:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1566              		.loc 1 381 3 is_stmt 1 view .LVU349
 381:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1567              		.loc 1 381 30 is_stmt 0 view .LVU350
 1568 0062 1393     		str	r3, [sp, #76]
 382:Core/Src/main.c ****   {
 1569              		.loc 1 382 3 is_stmt 1 view .LVU351
 382:Core/Src/main.c ****   {
 1570              		.loc 1 382 7 is_stmt 0 view .LVU352
 1571 0064 08A8     		add	r0, sp, #32
 1572 0066 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1573              	.LVL118:
 382:Core/Src/main.c ****   {
 1574              		.loc 1 382 6 view .LVU353
 1575 006a 80B9     		cbnz	r0, .L100
 389:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1576              		.loc 1 389 3 is_stmt 1 view .LVU354
 389:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1577              		.loc 1 389 31 is_stmt 0 view .LVU355
 1578 006c 0F23     		movs	r3, #15
 1579 006e 0393     		str	r3, [sp, #12]
 391:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1580              		.loc 1 391 3 is_stmt 1 view .LVU356
 391:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1581              		.loc 1 391 34 is_stmt 0 view .LVU357
 1582 0070 0221     		movs	r1, #2
 1583 0072 0491     		str	r1, [sp, #16]
 392:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1584              		.loc 1 392 3 is_stmt 1 view .LVU358
 392:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1585              		.loc 1 392 35 is_stmt 0 view .LVU359
 1586 0074 0023     		movs	r3, #0
 1587 0076 0593     		str	r3, [sp, #20]
 393:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1588              		.loc 1 393 3 is_stmt 1 view .LVU360
 393:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1589              		.loc 1 393 36 is_stmt 0 view .LVU361
 1590 0078 4FF48052 		mov	r2, #4096
 1591 007c 0692     		str	r2, [sp, #24]
 394:Core/Src/main.c **** 
 1592              		.loc 1 394 3 is_stmt 1 view .LVU362
 394:Core/Src/main.c **** 
 1593              		.loc 1 394 36 is_stmt 0 view .LVU363
 1594 007e 0793     		str	r3, [sp, #28]
 396:Core/Src/main.c ****   {
 1595              		.loc 1 396 3 is_stmt 1 view .LVU364
 396:Core/Src/main.c ****   {
 1596              		.loc 1 396 7 is_stmt 0 view .LVU365
 1597 0080 03A8     		add	r0, sp, #12
 1598 0082 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1599              	.LVL119:
 396:Core/Src/main.c ****   {
 1600              		.loc 1 396 6 view .LVU366
 1601 0086 20B9     		cbnz	r0, .L101
 400:Core/Src/main.c **** 
 1602              		.loc 1 400 1 view .LVU367
ARM GAS  /tmp/cc5EQOW4.s 			page 60


 1603 0088 15B0     		add	sp, sp, #84
 1604              	.LCFI26:
 1605              		.cfi_remember_state
 1606              		.cfi_def_cfa_offset 4
 1607              		@ sp needed
 1608 008a 5DF804FB 		ldr	pc, [sp], #4
 1609              	.L100:
 1610              	.LCFI27:
 1611              		.cfi_restore_state
 384:Core/Src/main.c ****   }
 1612              		.loc 1 384 5 is_stmt 1 view .LVU368
 1613 008e FFF7FEFF 		bl	Error_Handler
 1614              	.LVL120:
 1615              	.L101:
 398:Core/Src/main.c ****   }
 1616              		.loc 1 398 5 view .LVU369
 1617 0092 FFF7FEFF 		bl	Error_Handler
 1618              	.LVL121:
 1619              	.L103:
 1620 0096 00BF     		.align	2
 1621              	.L102:
 1622 0098 00380240 		.word	1073887232
 1623 009c 00700040 		.word	1073770496
 1624              		.cfi_endproc
 1625              	.LFE149:
 1627              		.section	.text.initHardware,"ax",%progbits
 1628              		.align	1
 1629              		.syntax unified
 1630              		.thumb
 1631              		.thumb_func
 1632              		.fpu fpv4-sp-d16
 1634              	initHardware:
 1635              	.LVL122:
 1636              	.LFB134:
  93:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 1637              		.loc 1 93 1 view -0
 1638              		.cfi_startproc
 1639              		@ args = 0, pretend = 0, frame = 0
 1640              		@ frame_needed = 0, uses_anonymous_args = 0
  93:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 1641              		.loc 1 93 1 is_stmt 0 view .LVU371
 1642 0000 08B5     		push	{r3, lr}
 1643              	.LCFI28:
 1644              		.cfi_def_cfa_offset 8
 1645              		.cfi_offset 3, -8
 1646              		.cfi_offset 14, -4
  95:Core/Src/main.c **** 
 1647              		.loc 1 95 3 is_stmt 1 view .LVU372
 1648 0002 FFF7FEFF 		bl	HAL_Init
 1649              	.LVL123:
  98:Core/Src/main.c **** 
 1650              		.loc 1 98 3 view .LVU373
 1651 0006 FFF7FEFF 		bl	SystemClock_Config
 1652              	.LVL124:
 101:Core/Src/main.c ****   
 1653              		.loc 1 101 3 view .LVU374
 1654 000a FFF7FEFF 		bl	MX_GPIO_Init
ARM GAS  /tmp/cc5EQOW4.s 			page 61


 1655              	.LVL125:
 104:Core/Src/main.c ****   //uart_init();
 1656              		.loc 1 104 3 view .LVU375
 1657 000e 0120     		movs	r0, #1
 1658 0010 FFF7FEFF 		bl	uart_init
 1659              	.LVL126:
 106:Core/Src/main.c **** 
 1660              		.loc 1 106 3 view .LVU376
 1661 0014 0020     		movs	r0, #0
 1662 0016 FFF7FEFF 		bl	uart_init
 1663              	.LVL127:
 108:Core/Src/main.c **** }
 1664              		.loc 1 108 3 view .LVU377
 1665 001a 0020     		movs	r0, #0
 1666 001c FFF7FEFF 		bl	setLED
 1667              	.LVL128:
 109:Core/Src/main.c **** 
 1668              		.loc 1 109 1 is_stmt 0 view .LVU378
 1669 0020 08BD     		pop	{r3, pc}
 1670              		.cfi_endproc
 1671              	.LFE134:
 1673              		.section	.text.initHardware_car,"ax",%progbits
 1674              		.align	1
 1675              		.global	initHardware_car
 1676              		.syntax unified
 1677              		.thumb
 1678              		.thumb_func
 1679              		.fpu fpv4-sp-d16
 1681              	initHardware_car:
 1682              	.LVL129:
 1683              	.LFB135:
 112:Core/Src/main.c ****   initHardware(argc, argv);
 1684              		.loc 1 112 1 is_stmt 1 view -0
 1685              		.cfi_startproc
 1686              		@ args = 0, pretend = 0, frame = 0
 1687              		@ frame_needed = 0, uses_anonymous_args = 0
 112:Core/Src/main.c ****   initHardware(argc, argv);
 1688              		.loc 1 112 1 is_stmt 0 view .LVU380
 1689 0000 08B5     		push	{r3, lr}
 1690              	.LCFI29:
 1691              		.cfi_def_cfa_offset 8
 1692              		.cfi_offset 3, -8
 1693              		.cfi_offset 14, -4
 113:Core/Src/main.c **** }
 1694              		.loc 1 113 3 is_stmt 1 view .LVU381
 1695 0002 FFF7FEFF 		bl	initHardware
 1696              	.LVL130:
 114:Core/Src/main.c **** 
 1697              		.loc 1 114 1 is_stmt 0 view .LVU382
 1698 0006 08BD     		pop	{r3, pc}
 1699              		.cfi_endproc
 1700              	.LFE135:
 1702              		.section	.text.initHardware_fob,"ax",%progbits
 1703              		.align	1
 1704              		.global	initHardware_fob
 1705              		.syntax unified
 1706              		.thumb
ARM GAS  /tmp/cc5EQOW4.s 			page 62


 1707              		.thumb_func
 1708              		.fpu fpv4-sp-d16
 1710              	initHardware_fob:
 1711              	.LVL131:
 1712              	.LFB136:
 117:Core/Src/main.c ****   initHardware(argc, argv);
 1713              		.loc 1 117 1 is_stmt 1 view -0
 1714              		.cfi_startproc
 1715              		@ args = 0, pretend = 0, frame = 0
 1716              		@ frame_needed = 0, uses_anonymous_args = 0
 117:Core/Src/main.c ****   initHardware(argc, argv);
 1717              		.loc 1 117 1 is_stmt 0 view .LVU384
 1718 0000 08B5     		push	{r3, lr}
 1719              	.LCFI30:
 1720              		.cfi_def_cfa_offset 8
 1721              		.cfi_offset 3, -8
 1722              		.cfi_offset 14, -4
 118:Core/Src/main.c **** }
 1723              		.loc 1 118 3 is_stmt 1 view .LVU385
 1724 0002 FFF7FEFF 		bl	initHardware
 1725              	.LVL132:
 119:Core/Src/main.c **** 
 1726              		.loc 1 119 1 is_stmt 0 view .LVU386
 1727 0006 08BD     		pop	{r3, pc}
 1728              		.cfi_endproc
 1729              	.LFE136:
 1731              		.global	flash_data
 1732              		.global	feature3_flag
 1733              		.global	feature2_flag
 1734              		.global	feature1_flag
 1735              		.global	unlock_flag
 1736              		.global	huart2
 1737              		.global	huart1
 1738              		.section	.rodata
 1739              		.align	2
 1740              		.set	.LANCHOR0,. + 0
 1741              	.LC1:
 1742 0000 64656661 		.ascii	"default_unlock\000"
 1742      756C745F 
 1742      756E6C6F 
 1742      636B00
 1743 000f 00000000 		.space	49
 1743      00000000 
 1743      00000000 
 1743      00000000 
 1743      00000000 
 1744              	.LC3:
 1745 0040 64656661 		.ascii	"default_feature1\000"
 1745      756C745F 
 1745      66656174 
 1745      75726531 
 1745      00
 1746 0051 00000000 		.space	47
 1746      00000000 
 1746      00000000 
 1746      00000000 
 1746      00000000 
ARM GAS  /tmp/cc5EQOW4.s 			page 63


 1747              	.LC5:
 1748 0080 64656661 		.ascii	"default_feature2\000"
 1748      756C745F 
 1748      66656174 
 1748      75726532 
 1748      00
 1749 0091 00000000 		.space	47
 1749      00000000 
 1749      00000000 
 1749      00000000 
 1749      00000000 
 1750              	.LC7:
 1751 00c0 64656661 		.ascii	"default_feature3\000"
 1751      756C745F 
 1751      66656174 
 1751      75726533 
 1751      00
 1752 00d1 00000000 		.space	47
 1752      00000000 
 1752      00000000 
 1752      00000000 
 1752      00000000 
 1753              		.section	.bss.history.1,"aw",%nobits
 1754              		.align	2
 1755              		.set	.LANCHOR2,. + 0
 1758              	history.1:
 1759 0000 00000000 		.space	4
 1760              		.section	.bss.huart1,"aw",%nobits
 1761              		.align	2
 1762              		.set	.LANCHOR6,. + 0
 1765              	huart1:
 1766 0000 00000000 		.space	72
 1766      00000000 
 1766      00000000 
 1766      00000000 
 1766      00000000 
 1767              		.section	.bss.huart2,"aw",%nobits
 1768              		.align	2
 1769              		.set	.LANCHOR5,. + 0
 1772              	huart2:
 1773 0000 00000000 		.space	72
 1773      00000000 
 1773      00000000 
 1773      00000000 
 1773      00000000 
 1774              		.section	.bss.latched.0,"aw",%nobits
 1775              		.set	.LANCHOR3,. + 0
 1778              	latched.0:
 1779 0000 00       		.space	1
 1780              		.section	.flash_data,"aw"
 1781              		.align	2
 1782              		.set	.LANCHOR1,. + 0
 1785              	flash_data:
 1786 0000 00000000 		.space	40
 1786      00000000 
 1786      00000000 
 1786      00000000 
ARM GAS  /tmp/cc5EQOW4.s 			page 64


 1786      00000000 
 1787              		.section	.rodata.feature1_flag,"a"
 1788              		.align	2
 1791              	feature1_flag:
 1792 0000 64656661 		.ascii	"default_feature1\000"
 1792      756C745F 
 1792      66656174 
 1792      75726531 
 1792      00
 1793 0011 00000000 		.space	47
 1793      00000000 
 1793      00000000 
 1793      00000000 
 1793      00000000 
 1794              		.section	.rodata.feature2_flag,"a"
 1795              		.align	2
 1798              	feature2_flag:
 1799 0000 64656661 		.ascii	"default_feature2\000"
 1799      756C745F 
 1799      66656174 
 1799      75726532 
 1799      00
 1800 0011 00000000 		.space	47
 1800      00000000 
 1800      00000000 
 1800      00000000 
 1800      00000000 
 1801              		.section	.rodata.feature3_flag,"a"
 1802              		.align	2
 1805              	feature3_flag:
 1806 0000 64656661 		.ascii	"default_feature3\000"
 1806      756C745F 
 1806      66656174 
 1806      75726533 
 1806      00
 1807 0011 00000000 		.space	47
 1807      00000000 
 1807      00000000 
 1807      00000000 
 1807      00000000 
 1808              		.section	.rodata.uart_base,"a"
 1809              		.align	2
 1810              		.set	.LANCHOR4,. + 0
 1813              	uart_base:
 1814 0000 00000000 		.word	huart2
 1815 0004 00000000 		.word	huart1
 1816              		.section	.rodata.unlock_flag,"a"
 1817              		.align	2
 1820              	unlock_flag:
 1821 0000 64656661 		.ascii	"default_unlock\000"
 1821      756C745F 
 1821      756E6C6F 
 1821      636B00
 1822 000f 00000000 		.space	49
 1822      00000000 
 1822      00000000 
 1822      00000000 
ARM GAS  /tmp/cc5EQOW4.s 			page 65


 1822      00000000 
 1823              		.text
 1824              	.Letext0:
 1825              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 1826              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 1827              		.file 5 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stddef.h"
 1828              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1829              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1830              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1831              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1832              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1833              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1834              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h"
 1835              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1836              		.file 14 "../../application/inc/uart.h"
 1837              		.file 15 "../../application/inc/dataFormats.h"
 1838              		.file 16 "../../application/inc/platform.h"
 1839              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash.h"
 1840              		.file 18 "/usr/include/newlib/string.h"
 1841              		.file 19 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1842              		.file 20 "<built-in>"
ARM GAS  /tmp/cc5EQOW4.s 			page 66


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/cc5EQOW4.s:18     .text.get_flash_sector:0000000000000000 $t
     /tmp/cc5EQOW4.s:25     .text.get_flash_sector:0000000000000000 get_flash_sector
     /tmp/cc5EQOW4.s:126    .text.get_flash_sector:0000000000000054 $d
     /tmp/cc5EQOW4.s:132    .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cc5EQOW4.s:138    .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cc5EQOW4.s:277    .text.MX_GPIO_Init:000000000000009c $d
     /tmp/cc5EQOW4.s:284    .rodata.readVar.str1.4:0000000000000000 $d
     /tmp/cc5EQOW4.s:300    .text.readVar:0000000000000000 $t
     /tmp/cc5EQOW4.s:307    .text.readVar:0000000000000000 readVar
     /tmp/cc5EQOW4.s:470    .text.readVar:00000000000000d8 $d
     /tmp/cc5EQOW4.s:484    .text.saveFobState:0000000000000000 $t
     /tmp/cc5EQOW4.s:491    .text.saveFobState:0000000000000000 saveFobState
     /tmp/cc5EQOW4.s:655    .text.saveFobState:00000000000000a4 $d
     /tmp/cc5EQOW4.s:660    .text.setLED:0000000000000000 $t
     /tmp/cc5EQOW4.s:667    .text.setLED:0000000000000000 setLED
     /tmp/cc5EQOW4.s:696    .text.setLED:0000000000000014 $d
     /tmp/cc5EQOW4.s:701    .text.buttonPressed:0000000000000000 $t
     /tmp/cc5EQOW4.s:708    .text.buttonPressed:0000000000000000 buttonPressed
     /tmp/cc5EQOW4.s:777    .text.buttonPressed:0000000000000040 $d
     /tmp/cc5EQOW4.s:784    .text.uart_avail:0000000000000000 $t
     /tmp/cc5EQOW4.s:791    .text.uart_avail:0000000000000000 uart_avail
     /tmp/cc5EQOW4.s:812    .text.uart_avail:0000000000000010 $d
     /tmp/cc5EQOW4.s:817    .rodata.uart_readb.str1.4:0000000000000000 $d
     /tmp/cc5EQOW4.s:824    .text.uart_readb:0000000000000000 $t
     /tmp/cc5EQOW4.s:831    .text.uart_readb:0000000000000000 uart_readb
     /tmp/cc5EQOW4.s:890    .text.uart_readb:0000000000000048 $d
     /tmp/cc5EQOW4.s:897    .text.uart_read:0000000000000000 $t
     /tmp/cc5EQOW4.s:904    .text.uart_read:0000000000000000 uart_read
     /tmp/cc5EQOW4.s:965    .text.uart_read:0000000000000048 $d
     /tmp/cc5EQOW4.s:972    .text.uart_readline:0000000000000000 $t
     /tmp/cc5EQOW4.s:979    .text.uart_readline:0000000000000000 uart_readline
     /tmp/cc5EQOW4.s:1089   .text.uart_readline:0000000000000074 $d
     /tmp/cc5EQOW4.s:1096   .rodata.uart_writeb.str1.4:0000000000000000 $d
     /tmp/cc5EQOW4.s:1100   .text.uart_writeb:0000000000000000 $t
     /tmp/cc5EQOW4.s:1107   .text.uart_writeb:0000000000000000 uart_writeb
     /tmp/cc5EQOW4.s:1166   .text.uart_writeb:000000000000004c $d
     /tmp/cc5EQOW4.s:1173   .text.uart_write:0000000000000000 $t
     /tmp/cc5EQOW4.s:1180   .text.uart_write:0000000000000000 uart_write
     /tmp/cc5EQOW4.s:1241   .text.uart_write:0000000000000048 $d
     /tmp/cc5EQOW4.s:1248   .text.Error_Handler:0000000000000000 $t
     /tmp/cc5EQOW4.s:1255   .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/cc5EQOW4.s:1287   .text.MX_USART2_UART_Init:0000000000000000 $t
     /tmp/cc5EQOW4.s:1293   .text.MX_USART2_UART_Init:0000000000000000 MX_USART2_UART_Init
     /tmp/cc5EQOW4.s:1348   .text.MX_USART2_UART_Init:000000000000002c $d
     /tmp/cc5EQOW4.s:1354   .text.MX_USART1_UART_Init:0000000000000000 $t
     /tmp/cc5EQOW4.s:1360   .text.MX_USART1_UART_Init:0000000000000000 MX_USART1_UART_Init
     /tmp/cc5EQOW4.s:1415   .text.MX_USART1_UART_Init:000000000000002c $d
     /tmp/cc5EQOW4.s:1421   .text.uart_init:0000000000000000 $t
     /tmp/cc5EQOW4.s:1428   .text.uart_init:0000000000000000 uart_init
     /tmp/cc5EQOW4.s:1468   .text.SystemClock_Config:0000000000000000 $t
     /tmp/cc5EQOW4.s:1475   .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cc5EQOW4.s:1622   .text.SystemClock_Config:0000000000000098 $d
     /tmp/cc5EQOW4.s:1628   .text.initHardware:0000000000000000 $t
     /tmp/cc5EQOW4.s:1634   .text.initHardware:0000000000000000 initHardware
     /tmp/cc5EQOW4.s:1674   .text.initHardware_car:0000000000000000 $t
ARM GAS  /tmp/cc5EQOW4.s 			page 67


     /tmp/cc5EQOW4.s:1681   .text.initHardware_car:0000000000000000 initHardware_car
     /tmp/cc5EQOW4.s:1703   .text.initHardware_fob:0000000000000000 $t
     /tmp/cc5EQOW4.s:1710   .text.initHardware_fob:0000000000000000 initHardware_fob
     /tmp/cc5EQOW4.s:1785   .flash_data:0000000000000000 flash_data
     /tmp/cc5EQOW4.s:1805   .rodata.feature3_flag:0000000000000000 feature3_flag
     /tmp/cc5EQOW4.s:1798   .rodata.feature2_flag:0000000000000000 feature2_flag
     /tmp/cc5EQOW4.s:1791   .rodata.feature1_flag:0000000000000000 feature1_flag
     /tmp/cc5EQOW4.s:1820   .rodata.unlock_flag:0000000000000000 unlock_flag
     /tmp/cc5EQOW4.s:1772   .bss.huart2:0000000000000000 huart2
     /tmp/cc5EQOW4.s:1765   .bss.huart1:0000000000000000 huart1
     /tmp/cc5EQOW4.s:1739   .rodata:0000000000000000 $d
     /tmp/cc5EQOW4.s:1754   .bss.history.1:0000000000000000 $d
     /tmp/cc5EQOW4.s:1758   .bss.history.1:0000000000000000 history.1
     /tmp/cc5EQOW4.s:1761   .bss.huart1:0000000000000000 $d
     /tmp/cc5EQOW4.s:1768   .bss.huart2:0000000000000000 $d
     /tmp/cc5EQOW4.s:1778   .bss.latched.0:0000000000000000 latched.0
     /tmp/cc5EQOW4.s:1779   .bss.latched.0:0000000000000000 $d
     /tmp/cc5EQOW4.s:1781   .flash_data:0000000000000000 $d
     /tmp/cc5EQOW4.s:1788   .rodata.feature1_flag:0000000000000000 $d
     /tmp/cc5EQOW4.s:1795   .rodata.feature2_flag:0000000000000000 $d
     /tmp/cc5EQOW4.s:1802   .rodata.feature3_flag:0000000000000000 $d
     /tmp/cc5EQOW4.s:1809   .rodata.uart_base:0000000000000000 $d
     /tmp/cc5EQOW4.s:1813   .rodata.uart_base:0000000000000000 uart_base
     /tmp/cc5EQOW4.s:1817   .rodata.unlock_flag:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
strcmp
memset
HAL_FLASH_Unlock
HAL_FLASHEx_Erase
HAL_FLASH_Program
HAL_FLASH_Lock
__flash_data_start__
HAL_GPIO_ReadPin
HAL_UART_Receive
HAL_UART_Transmit
HAL_UART_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
