{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713263116237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713263116245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 17:25:14 2024 " "Processing started: Tue Apr 16 17:25:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713263116245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713263116245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FixedPoint_Matrix -c FixedPoint_Matrix " "Command: quartus_map --read_settings_files=on --write_settings_files=off FixedPoint_Matrix -c FixedPoint_Matrix" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713263116245 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713263116986 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713263116986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/d21_doanlongvu/fpga/240413/project/rtl/tb_mul4x2_2x2matrix.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/d21_doanlongvu/fpga/240413/project/rtl/tb_mul4x2_2x2matrix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_Mul4x2_2x2Matrix " "Found entity 1: TB_Mul4x2_2x2Matrix" {  } { { "../RTL/TB_Mul4x2_2x2Matrix.sv" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/TB_Mul4x2_2x2Matrix.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713263127994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713263127994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/d21_doanlongvu/fpga/240413/project/rtl/mul4x2_2x2matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/d21_doanlongvu/fpga/240413/project/rtl/mul4x2_2x2matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mul4x2_2x2Matrix " "Found entity 1: Mul4x2_2x2Matrix" {  } { { "../RTL/Mul4x2_2x2Matrix.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/Mul4x2_2x2Matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713263128001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713263128001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/d21_doanlongvu/fpga/240413/project/rtl/test_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/d21_doanlongvu/fpga/240413/project/rtl/test_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test_mult " "Found entity 1: Test_mult" {  } { { "../RTL/Test_mult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/Test_mult.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713263128007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713263128007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/d21_doanlongvu/fpga/240413/project/rtl/vadd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/d21_doanlongvu/fpga/240413/project/rtl/vadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 vadd " "Found entity 1: vadd" {  } { { "../RTL/vadd.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/vadd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713263128014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713263128014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/d21_doanlongvu/fpga/240413/project/rtl/test_add.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/d21_doanlongvu/fpga/240413/project/rtl/test_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test_add " "Found entity 1: Test_add" {  } { { "../RTL/Test_add.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/Test_add.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713263128020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713263128020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/d21_doanlongvu/fpga/240413/project/rtl/qmult.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/d21_doanlongvu/fpga/240413/project/rtl/qmult.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmult " "Found entity 1: qmult" {  } { { "../RTL/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/qmult.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713263128025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713263128025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/d21_doanlongvu/fpga/240413/project/rtl/tb_mul2vector4x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/d21_doanlongvu/fpga/240413/project/rtl/tb_mul2vector4x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_Mul2vector4x1 " "Found entity 1: TB_Mul2vector4x1" {  } { { "../RTL/TB_Mul2vector4x1.sv" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/TB_Mul2vector4x1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713263128032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713263128032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/d21_doanlongvu/fpga/240413/project/rtl/tb_mul4x4_4x2matrix.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/d21_doanlongvu/fpga/240413/project/rtl/tb_mul4x4_4x2matrix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_Mul4x4_4x2matrix " "Found entity 1: TB_Mul4x4_4x2matrix" {  } { { "../RTL/TB_Mul4x4_4x2matrix.sv" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/TB_Mul4x4_4x2matrix.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713263128038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713263128038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/d21_doanlongvu/fpga/240413/project/rtl/tb_mul2vector.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/d21_doanlongvu/fpga/240413/project/rtl/tb_mul2vector.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_mul2vector " "Found entity 1: tb_mul2vector" {  } { { "../RTL/tb_mul2vector.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/tb_mul2vector.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713263128044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713263128044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/d21_doanlongvu/fpga/240413/project/rtl/mul4x4_4x2matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/d21_doanlongvu/fpga/240413/project/rtl/mul4x4_4x2matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mul4x4_4x2matrix " "Found entity 1: Mul4x4_4x2matrix" {  } { { "../RTL/Mul4x4_4x2matrix.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/Mul4x4_4x2matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713263128050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713263128050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/d21_doanlongvu/fpga/240413/project/rtl/mul2vector4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/d21_doanlongvu/fpga/240413/project/rtl/mul2vector4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mul2vector4x1 " "Found entity 1: Mul2vector4x1" {  } { { "../RTL/Mul2vector4x1.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/Mul2vector4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713263128055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713263128055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/d21_doanlongvu/fpga/240413/project/rtl/mul2vector.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/d21_doanlongvu/fpga/240413/project/rtl/mul2vector.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mul2vector " "Found entity 1: Mul2vector" {  } { { "../RTL/Mul2vector.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/Mul2vector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713263128061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713263128061 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mul4x2_2x2Matrix " "Elaborating entity \"Mul4x2_2x2Matrix\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713263128099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mul2vector Mul2vector:m1 " "Elaborating entity \"Mul2vector\" for hierarchy \"Mul2vector:m1\"" {  } { { "../RTL/Mul4x2_2x2Matrix.v" "m1" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/Mul4x2_2x2Matrix.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713263128107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmult Mul2vector:m1\|qmult:uut1 " "Elaborating entity \"qmult\" for hierarchy \"Mul2vector:m1\|qmult:uut1\"" {  } { { "../RTL/Mul2vector.v" "uut1" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/Mul2vector.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713263128111 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_multiplicand qmult.v(38) " "Verilog HDL Always Construct warning at qmult.v(38): variable \"i_multiplicand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/qmult.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713263128112 "|qmult"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_multiplier qmult.v(38) " "Verilog HDL Always Construct warning at qmult.v(38): variable \"i_multiplier\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/qmult.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713263128113 "|qmult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vadd Mul2vector:m1\|vadd:Add_u " "Elaborating entity \"vadd\" for hierarchy \"Mul2vector:m1\|vadd:Add_u\"" {  } { { "../RTL/Mul2vector.v" "Add_u" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/Mul2vector.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713263128117 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713263129009 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713263129650 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713263129650 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "984 " "Implemented 984 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "192 " "Implemented 192 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713263129791 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713263129791 ""} { "Info" "ICUT_CUT_TM_LCELLS" "648 " "Implemented 648 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713263129791 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1713263129791 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713263129791 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713263129808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 17:25:29 2024 " "Processing ended: Tue Apr 16 17:25:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713263129808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713263129808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713263129808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713263129808 ""}
