<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@2: EP3SL70 (0x021010DD)" sof_file="super80.sof">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="data horizontal scroll position" value="395"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="1"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="130048"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2012/08/16 23:20:20  #0">
      <clock name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|clk" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="4096" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|clk_en" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|intreq" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|io_rd" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|io_wr" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|m1" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|mem_rd" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|mem_wr" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|nmi" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|reset" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|wait_n" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[8].d[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF1_r[0]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF1_r[1]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF1_r[2]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF1_r[3]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF1_r[4]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF1_r[5]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF1_r[6]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF1_r[7]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF8_r[0]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF8_r[1]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF8_r[2]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF8_r[3]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF8_r[4]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF8_r[5]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF8_r[6]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF8_r[7]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|quickload_cs" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|quickload_en" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|sod" tap_mode="probeonly" type="register"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|clk_en" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|intreq" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|io_rd" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|io_wr" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|m1" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|mem_rd" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|mem_wr" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|nmi" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|reset" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|wait_n" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[8].d[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF1_r[0]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF1_r[1]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF1_r[2]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF1_r[3]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF1_r[4]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF1_r[5]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF1_r[6]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF1_r[7]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF8_r[0]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF8_r[1]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF8_r[2]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF8_r[3]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF8_r[4]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF8_r[5]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF8_r[6]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF8_r[7]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|quickload_cs" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|quickload_en" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|sod" tap_mode="probeonly" type="register"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|clk_en" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|intreq" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|io_rd" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|io_wr" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|m1" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|mem_rd" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|mem_wr" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|nmi" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|reset" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|wait_n" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[8].d[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF1_r[0]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF1_r[1]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF1_r[2]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF1_r[3]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF1_r[4]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF1_r[5]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF1_r[6]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF1_r[7]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF8_r[0]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF8_r[1]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF8_r[2]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF8_r[3]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF8_r[4]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF8_r[5]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF8_r[6]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|portF8_r[7]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|quickload_cs" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|quickload_en" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|sod" tap_mode="probeonly" type="register"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[15]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[14]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[13]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[12]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[11]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[10]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[9]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[8]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[7]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[7]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[7]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[0]"/>
          </bus>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|m1"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|reset"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|sod"/>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|portF1_r" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|portF1_r[7]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|portF1_r[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|portF1_r[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|portF1_r[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|portF1_r[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|portF1_r[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|portF1_r[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|portF1_r[0]"/>
          </bus>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|io_rd"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|io_wr"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|mem_rd"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|mem_wr"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|clk_en"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|intreq"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|nmi"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|wait_n"/>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|portF8_r" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|portF8_r[7]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|portF8_r[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|portF8_r[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|portF8_r[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|portF8_r[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|portF8_r[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|portF8_r[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|portF8_r[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[0..7]" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[0]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[7]"/>
          </bus>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|inputs_i[8].d[1]"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|quickload_en"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|quickload_cs"/>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[7]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[0]"/>
          </bus>
        </data_view>
        <setup_view>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[15]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[14]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[13]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[12]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[11]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[10]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[9]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[8]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[7]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[7]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datai[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[7]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|datao[0]"/>
          </bus>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|m1"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|reset"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|sod"/>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|portF1_r" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|portF1_r[7]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|portF1_r[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|portF1_r[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|portF1_r[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|portF1_r[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|portF1_r[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|portF1_r[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|portF1_r[0]"/>
          </bus>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|io_rd"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|io_wr"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|mem_rd"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|mem_wr"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|clk_en"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|intreq"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|nmi"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|Z80:up_inst|wait_n"/>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|portF8_r" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|portF8_r[7]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|portF8_r[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|portF8_r[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|portF8_r[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|portF8_r[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|portF8_r[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|portF8_r[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|portF8_r[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[0..7]" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[0]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|inputs_i[7].d[7]"/>
          </bus>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|inputs_i[8].d[1]"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|quickload_en"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|quickload_cs"/>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[7]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|spram:\GEN_QUICKLOAD:quickload_inst|q[0]"/>
          </bus>
        </setup_view>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2012/08/16 23:20:20  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="512" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[0]' == high &amp;&amp; 'PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[10]' == high &amp;&amp; 'PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[11]' == low &amp;&amp; 'PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[12]' == low &amp;&amp; 'PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[13]' == low &amp;&amp; 'PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[14]' == low &amp;&amp; 'PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[15]' == low &amp;&amp; 'PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[1]' == low &amp;&amp; 'PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[2]' == low &amp;&amp; 'PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[3]' == low &amp;&amp; 'PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[4]' == low &amp;&amp; 'PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[5]' == low &amp;&amp; 'PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[6]' == low &amp;&amp; 'PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[7]' == low &amp;&amp; 'PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[8]' == low &amp;&amp; 'PACE:pace_inst|platform:platform_inst|Z80:up_inst|addr[9]' == low &amp;&amp; 'PACE:pace_inst|platform:platform_inst|quickload_en' == high
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>000000000000000000000000000000000000000000000000000000000000000000000000000000
            <pwr_up_transitional>000000000000000000000000000000000000000000000000000000000000000000000000000000</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data global_temp="1" name="log: 2012/08/16 23:20:20  #2"/>
          <extradata/>
        </log>
      </trigger>
    </signal_set>
  </instance>
  <static_plugin_mnemonics/>
  <mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="frame size" size="2" value="1920,1138"/>
    <multi attribute="jtag widget size" size="2" value="334,120"/>
  </global_info>
</session>
