scenario testUR_r_Main_TUR_r_Operate_FUR_r_checkOperateSubState_TUR_r_releaseA_TT123

load ./..\..\ASM\TrafficLight_2\TrafficLight_2.asm

//// test name test@UR_r_Main_TUR_r_Operate_FUR_r_checkOperateSubState_TUR_r_releaseA_TT123
//// generated for (test goal): UR_r_Main_TUR_r_Operate_FUR_r_checkOperateSubState_TUR_r_releaseA_TT123: (statusC = OPERATE) and (not(transitionC = STANDBY_T) and ((statusCOperate = RELEASE_A) and ((statusA = RELEASED) and ((transitionA = RELEASE_PERIOD) and (statusA != PREPARE_BLOCK)))))
check statusA = OFF;
check statusCOperate = BLOCKED_A;
check statusB = OFF;
check statusC = CONTR_OFF;
set transitionB := PREPARE_PERIOD;
set transitionA := PREPARE_PERIOD;
set transitionC := TURN_ON;
step
check statusA = ATTENTION;
check statusCOperate = BLOCKED_A;
check statusB = ATTENTION;
check statusC = STANDBY;
set transitionB := PREPARE_PERIOD;
set transitionA := PREPARE_PERIOD;
set transitionC := OPERATE_T;
step
check statusA = BLOCKED;
check statusCOperate = BLOCKED_A;
check statusB = BLOCKED;
check statusC = OPERATE;
set transitionB := PREPARE_PERIOD;
set transitionA := PREPARE_PERIOD;
set transitionC := SAFE_PERIOD;
step
check statusA = RELEASED;
check statusCOperate = RELEASE_A;
check statusB = BLOCKED;
check statusC = OPERATE;
set transitionB := PREPARE_PERIOD;
set transitionA := RELEASE_PERIOD;
set transitionC := OPERATE_T;
step
check statusA = PREPARE_BLOCK;
check statusCOperate = RELEASED_A;
check statusB = BLOCKED;
check statusC = OPERATE;
set transitionB := PREPARE_PERIOD;
set transitionA := PREPARE_PERIOD;
set transitionC := OPERATE_T;
step
