/dts-v1/;

/ {
	compatible = "rm01,rm01+p3701-0005\0nvidia,p3701-0005\0nvidia,tegra234";
	interrupt-parent = <0x01>;
	#address-cells = <0x02>;
	#size-cells = <0x02>;
	model = "RM01 Carrier Board with P3701-0005 Module";

	bus@0 {
		compatible = "simple-bus";
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges = <0x00 0x00 0x00 0x00 0x100 0x00>;

		misc@100000 {
			compatible = "nvidia,tegra234-misc";
			reg = <0x00 0x100000 0x00 0xf000 0x00 0x10f000 0x00 0x1000>;
			status = "okay";
		};

		timer@2080000 {
			compatible = "nvidia,tegra234-timer";
			reg = <0x00 0x2080000 0x00 0x121000>;
			interrupts = <0x00 0x00 0x04 0x00 0x01 0x04 0x00 0x02 0x04 0x00 0x03 0x04 0x00 0x04 0x04 0x00 0x05 0x04 0x00 0x06 0x04 0x00 0x07 0x04 0x00 0x08 0x04 0x00 0x09 0x04 0x00 0x100 0x04 0x00 0x101 0x04 0x00 0x102 0x04 0x00 0x103 0x04 0x00 0x104 0x04 0x00 0x105 0x04>;
			status = "okay";
		};

		gpio@2200000 {
			compatible = "nvidia,tegra234-gpio";
			reg-names = "security\0gpio";
			reg = <0x00 0x2200000 0x00 0x10000 0x00 0x2210000 0x00 0x10000>;
			interrupts = <0x00 0x120 0x04 0x00 0x121 0x04 0x00 0x122 0x04 0x00 0x123 0x04 0x00 0x124 0x04 0x00 0x125 0x04 0x00 0x126 0x04 0x00 0x127 0x04 0x00 0x128 0x04 0x00 0x129 0x04 0x00 0x12a 0x04 0x00 0x12b 0x04 0x00 0x12c 0x04 0x00 0x12d 0x04 0x00 0x12e 0x04 0x00 0x12f 0x04 0x00 0x130 0x04 0x00 0x131 0x04 0x00 0x132 0x04 0x00 0x133 0x04 0x00 0x134 0x04 0x00 0x135 0x04 0x00 0x136 0x04 0x00 0x137 0x04 0x00 0x138 0x04 0x00 0x139 0x04 0x00 0x13a 0x04 0x00 0x13b 0x04 0x00 0x13c 0x04 0x00 0x13d 0x04 0x00 0x13e 0x04 0x00 0x13f 0x04 0x00 0x140 0x04 0x00 0x141 0x04 0x00 0x142 0x04 0x00 0x143 0x04 0x00 0x144 0x04 0x00 0x145 0x04 0x00 0x146 0x04 0x00 0x147 0x04 0x00 0x148 0x04 0x00 0x149 0x04 0x00 0x14a 0x04 0x00 0x14b 0x04 0x00 0x14c 0x04 0x00 0x14d 0x04 0x00 0x14e 0x04 0x00 0x14f 0x04>;
			#interrupt-cells = <0x02>;
			interrupt-controller;
			#gpio-cells = <0x02>;
			gpio-controller;
			gpio-ranges = <0x02 0x00 0x00 0xa4>;
			phandle = <0xf1>;
		};

		pinmux@2430000 {
			compatible = "nvidia,tegra234-pinmux";
			reg = <0x00 0x2430000 0x00 0x19100>;
			phandle = <0x02>;
		};

		dma-controller@2600000 {
			compatible = "nvidia,tegra234-gpcdma\0nvidia,tegra186-gpcdma";
			reg = <0x00 0x2600000 0x00 0x210000>;
			resets = <0x03 0x12>;
			reset-names = "gpcdma";
			interrupts = <0x00 0x4b 0x04 0x00 0x4c 0x04 0x00 0x4d 0x04 0x00 0x4e 0x04 0x00 0x4f 0x04 0x00 0x50 0x04 0x00 0x51 0x04 0x00 0x52 0x04 0x00 0x53 0x04 0x00 0x54 0x04 0x00 0x55 0x04 0x00 0x56 0x04 0x00 0x57 0x04 0x00 0x58 0x04 0x00 0x59 0x04 0x00 0x5a 0x04 0x00 0x5b 0x04 0x00 0x5c 0x04 0x00 0x5d 0x04 0x00 0x5e 0x04 0x00 0x5f 0x04 0x00 0x60 0x04 0x00 0x61 0x04 0x00 0x62 0x04 0x00 0x63 0x04 0x00 0x64 0x04 0x00 0x65 0x04 0x00 0x66 0x04 0x00 0x67 0x04 0x00 0x68 0x04 0x00 0x69 0x04 0x00 0x6a 0x04>;
			#dma-cells = <0x01>;
			iommus = <0x04 0x04>;
			dma-channel-mask = <0xfffffffe>;
			dma-coherent;
			phandle = <0xee>;
		};

		aconnect@2900000 {
			compatible = "nvidia,tegra234-aconnect\0nvidia,tegra210-aconnect";
			clocks = <0x03 0x06 0x03 0x05>;
			clock-names = "ape\0apb2ape";
			power-domains = <0x03 0x02>;
			status = "disabled";
			#address-cells = <0x02>;
			#size-cells = <0x02>;
			ranges = <0x00 0x2900000 0x00 0x2900000 0x00 0x200000>;

			ahub@2900800 {
				compatible = "nvidia,tegra234-ahub";
				reg = <0x00 0x2900800 0x00 0x800>;
				clocks = <0x03 0x04>;
				clock-names = "ahub";
				assigned-clocks = <0x03 0x04>;
				assigned-clock-parents = <0x03 0x66>;
				assigned-clock-rates = <0x4dd1e00>;
				status = "okay";
				#address-cells = <0x02>;
				#size-cells = <0x02>;
				ranges = <0x00 0x2900800 0x00 0x2900800 0x00 0x11800>;
				phandle = <0x1b7>;

				i2s@2901000 {
					compatible = "nvidia,tegra234-i2s\0nvidia,tegra210-i2s";
					reg = <0x00 0x2901000 0x00 0x100>;
					clocks = <0x03 0x38 0x03 0x39>;
					clock-names = "i2s\0sync_input";
					assigned-clocks = <0x03 0x38>;
					assigned-clock-parents = <0x03 0x68>;
					assigned-clock-rates = <0x177000>;
					sound-name-prefix = "I2S1";
					status = "okay";
					phandle = <0x1b8>;

					ports {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						port@0 {
							reg = <0x00>;

							endpoint {
								remote-endpoint = <0x05>;
								phandle = <0x8f>;
							};
						};

						port@1 {
							reg = <0x01>;
							phandle = <0x1ad>;

							endpoint {
								dai-format = "i2s";
								remote-endpoint = <0x06>;
								phandle = <0xf2>;
							};
						};
					};
				};

				i2s@2901100 {
					compatible = "nvidia,tegra234-i2s\0nvidia,tegra210-i2s";
					reg = <0x00 0x2901100 0x00 0x100>;
					clocks = <0x03 0x3a 0x03 0x3b>;
					clock-names = "i2s\0sync_input";
					assigned-clocks = <0x03 0x3a>;
					assigned-clock-parents = <0x03 0x68>;
					assigned-clock-rates = <0x177000>;
					sound-name-prefix = "I2S2";
					status = "okay";
					phandle = <0x1b9>;

					ports {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						port@0 {
							reg = <0x00>;

							endpoint {
								remote-endpoint = <0x07>;
								phandle = <0x90>;
							};
						};

						port@1 {
							reg = <0x01>;
							phandle = <0x1ae>;

							endpoint {
								dai-format = "i2s";
								phandle = <0x1ba>;
							};
						};
					};
				};

				i2s@2901200 {
					compatible = "nvidia,tegra234-i2s\0nvidia,tegra210-i2s";
					reg = <0x00 0x2901200 0x00 0x100>;
					clocks = <0x03 0x3c 0x03 0x3d>;
					clock-names = "i2s\0sync_input";
					assigned-clocks = <0x03 0x3c>;
					assigned-clock-parents = <0x03 0x68>;
					assigned-clock-rates = <0x177000>;
					sound-name-prefix = "I2S3";
					status = "disabled";
					phandle = <0x1bb>;

					ports {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						port@0 {
							reg = <0x00>;

							endpoint {
								remote-endpoint = <0x08>;
								phandle = <0x91>;
							};
						};

						port@1 {
							reg = <0x01>;
							phandle = <0x1bc>;

							endpoint {
								dai-format = "i2s";
								phandle = <0x1bd>;
							};
						};
					};
				};

				i2s@2901300 {
					compatible = "nvidia,tegra234-i2s\0nvidia,tegra210-i2s";
					reg = <0x00 0x2901300 0x00 0x100>;
					clocks = <0x03 0x3e 0x03 0x3f>;
					clock-names = "i2s\0sync_input";
					assigned-clocks = <0x03 0x3e>;
					assigned-clock-parents = <0x03 0x68>;
					assigned-clock-rates = <0x177000>;
					sound-name-prefix = "I2S4";
					status = "okay";
					phandle = <0x1be>;

					ports {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						port@0 {
							reg = <0x00>;

							endpoint {
								remote-endpoint = <0x09>;
								phandle = <0x92>;
							};
						};

						port@1 {
							reg = <0x01>;
							phandle = <0x1af>;

							endpoint {
								dai-format = "i2s";
								phandle = <0x1bf>;
							};
						};
					};
				};

				i2s@2901400 {
					compatible = "nvidia,tegra234-i2s\0nvidia,tegra210-i2s";
					reg = <0x00 0x2901400 0x00 0x100>;
					clocks = <0x03 0x40 0x03 0x41>;
					clock-names = "i2s\0sync_input";
					assigned-clocks = <0x03 0x40>;
					assigned-clock-parents = <0x03 0x68>;
					assigned-clock-rates = <0x177000>;
					sound-name-prefix = "I2S5";
					status = "disabled";
					phandle = <0x1c0>;

					ports {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						port@0 {
							reg = <0x00>;

							endpoint {
								remote-endpoint = <0x0a>;
								phandle = <0x93>;
							};
						};

						port@1 {
							reg = <0x01>;
							phandle = <0x1c1>;

							endpoint {
								dai-format = "i2s";
								phandle = <0x1c2>;
							};
						};
					};
				};

				i2s@2901500 {
					compatible = "nvidia,tegra234-i2s\0nvidia,tegra210-i2s";
					reg = <0x00 0x2901500 0x00 0x100>;
					clocks = <0x03 0x42 0x03 0x43>;
					clock-names = "i2s\0sync_input";
					assigned-clocks = <0x03 0x42>;
					assigned-clock-parents = <0x03 0x68>;
					assigned-clock-rates = <0x177000>;
					sound-name-prefix = "I2S6";
					status = "okay";
					phandle = <0x1c3>;

					ports {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						port@0 {
							reg = <0x00>;

							endpoint {
								remote-endpoint = <0x0b>;
								phandle = <0x94>;
							};
						};

						port@1 {
							reg = <0x01>;
							phandle = <0x1b0>;

							endpoint {
								dai-format = "i2s";
								phandle = <0x1c4>;
							};
						};
					};
				};

				sfc@2902000 {
					compatible = "nvidia,tegra234-sfc\0nvidia,tegra210-sfc";
					reg = <0x00 0x2902000 0x00 0x200>;
					sound-name-prefix = "SFC1";
					phandle = <0x1c5>;

					ports {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						port@0 {
							reg = <0x00>;

							endpoint {
								remote-endpoint = <0x0c>;
								phandle = <0x9b>;
							};
						};

						port@1 {
							reg = <0x01>;
							phandle = <0x187>;

							endpoint {
								remote-endpoint = <0x0d>;
								phandle = <0x9c>;
							};
						};
					};
				};

				sfc@2902200 {
					compatible = "nvidia,tegra234-sfc\0nvidia,tegra210-sfc";
					reg = <0x00 0x2902200 0x00 0x200>;
					sound-name-prefix = "SFC2";
					phandle = <0x1c6>;

					ports {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						port@0 {
							reg = <0x00>;

							endpoint {
								remote-endpoint = <0x0e>;
								phandle = <0x9d>;
							};
						};

						port@1 {
							reg = <0x01>;
							phandle = <0x188>;

							endpoint {
								remote-endpoint = <0x0f>;
								phandle = <0x9e>;
							};
						};
					};
				};

				sfc@2902400 {
					compatible = "nvidia,tegra234-sfc\0nvidia,tegra210-sfc";
					reg = <0x00 0x2902400 0x00 0x200>;
					sound-name-prefix = "SFC3";
					phandle = <0x1c7>;

					ports {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						port@0 {
							reg = <0x00>;

							endpoint {
								remote-endpoint = <0x10>;
								phandle = <0x9f>;
							};
						};

						port@1 {
							reg = <0x01>;
							phandle = <0x189>;

							endpoint {
								remote-endpoint = <0x11>;
								phandle = <0xa0>;
							};
						};
					};
				};

				sfc@2902600 {
					compatible = "nvidia,tegra234-sfc\0nvidia,tegra210-sfc";
					reg = <0x00 0x2902600 0x00 0x200>;
					sound-name-prefix = "SFC4";
					phandle = <0x1c8>;

					ports {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						port@0 {
							reg = <0x00>;

							endpoint {
								remote-endpoint = <0x12>;
								phandle = <0xa1>;
							};
						};

						port@1 {
							reg = <0x01>;
							phandle = <0x18a>;

							endpoint {
								remote-endpoint = <0x13>;
								phandle = <0xa2>;
							};
						};
					};
				};

				amx@2903000 {
					compatible = "nvidia,tegra234-amx\0nvidia,tegra194-amx";
					reg = <0x00 0x2903000 0x00 0x100>;
					sound-name-prefix = "AMX1";
					phandle = <0x1c9>;

					ports {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						port@0 {
							reg = <0x00>;

							endpoint {
								remote-endpoint = <0x14>;
								phandle = <0xa7>;
							};
						};

						port@1 {
							reg = <0x01>;

							endpoint {
								remote-endpoint = <0x15>;
								phandle = <0xa8>;
							};
						};

						port@2 {
							reg = <0x02>;

							endpoint {
								remote-endpoint = <0x16>;
								phandle = <0xa9>;
							};
						};

						port@3 {
							reg = <0x03>;

							endpoint {
								remote-endpoint = <0x17>;
								phandle = <0xaa>;
							};
						};

						port@4 {
							reg = <0x04>;
							phandle = <0x18d>;

							endpoint {
								remote-endpoint = <0x18>;
								phandle = <0xab>;
							};
						};
					};
				};

				amx@2903100 {
					compatible = "nvidia,tegra234-amx\0nvidia,tegra194-amx";
					reg = <0x00 0x2903100 0x00 0x100>;
					sound-name-prefix = "AMX2";
					phandle = <0x1ca>;

					ports {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						port@0 {
							reg = <0x00>;

							endpoint {
								remote-endpoint = <0x19>;
								phandle = <0xac>;
							};
						};

						port@1 {
							reg = <0x01>;

							endpoint {
								remote-endpoint = <0x1a>;
								phandle = <0xad>;
							};
						};

						port@2 {
							reg = <0x02>;

							endpoint {
								remote-endpoint = <0x1b>;
								phandle = <0xae>;
							};
						};

						port@3 {
							reg = <0x03>;

							endpoint {
								remote-endpoint = <0x1c>;
								phandle = <0xaf>;
							};
						};

						port@4 {
							reg = <0x04>;
							phandle = <0x18e>;

							endpoint {
								remote-endpoint = <0x1d>;
								phandle = <0xb0>;
							};
						};
					};
				};

				amx@2903200 {
					compatible = "nvidia,tegra234-amx\0nvidia,tegra194-amx";
					reg = <0x00 0x2903200 0x00 0x100>;
					sound-name-prefix = "AMX3";
					phandle = <0x1cb>;

					ports {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						port@0 {
							reg = <0x00>;

							endpoint {
								remote-endpoint = <0x1e>;
								phandle = <0xb1>;
							};
						};

						port@1 {
							reg = <0x01>;

							endpoint {
								remote-endpoint = <0x1f>;
								phandle = <0xb2>;
							};
						};

						port@2 {
							reg = <0x02>;

							endpoint {
								remote-endpoint = <0x20>;
								phandle = <0xb3>;
							};
						};

						port@3 {
							reg = <0x03>;

							endpoint {
								remote-endpoint = <0x21>;
								phandle = <0xb4>;
							};
						};

						port@4 {
							reg = <0x04>;
							phandle = <0x18f>;

							endpoint {
								remote-endpoint = <0x22>;
								phandle = <0xb5>;
							};
						};
					};
				};

				amx@2903300 {
					compatible = "nvidia,tegra234-amx\0nvidia,tegra194-amx";
					reg = <0x00 0x2903300 0x00 0x100>;
					sound-name-prefix = "AMX4";
					phandle = <0x1cc>;

					ports {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						port@0 {
							reg = <0x00>;

							endpoint {
								remote-endpoint = <0x23>;
								phandle = <0xb6>;
							};
						};

						port@1 {
							reg = <0x01>;

							endpoint {
								remote-endpoint = <0x24>;
								phandle = <0xb7>;
							};
						};

						port@2 {
							reg = <0x02>;

							endpoint {
								remote-endpoint = <0x25>;
								phandle = <0xb8>;
							};
						};

						port@3 {
							reg = <0x03>;

							endpoint {
								remote-endpoint = <0x26>;
								phandle = <0xb9>;
							};
						};

						port@4 {
							reg = <0x04>;
							phandle = <0x190>;

							endpoint {
								remote-endpoint = <0x27>;
								phandle = <0xba>;
							};
						};
					};
				};

				adx@2903800 {
					compatible = "nvidia,tegra234-adx\0nvidia,tegra210-adx";
					reg = <0x00 0x2903800 0x00 0x100>;
					sound-name-prefix = "ADX1";
					phandle = <0x1cd>;

					ports {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						port@0 {
							reg = <0x00>;

							endpoint {
								remote-endpoint = <0x28>;
								phandle = <0xbb>;
							};
						};

						port@1 {
							reg = <0x01>;
							phandle = <0x191>;

							endpoint {
								remote-endpoint = <0x29>;
								phandle = <0xbc>;
							};
						};

						port@2 {
							reg = <0x02>;
							phandle = <0x192>;

							endpoint {
								remote-endpoint = <0x2a>;
								phandle = <0xbd>;
							};
						};

						port@3 {
							reg = <0x03>;
							phandle = <0x193>;

							endpoint {
								remote-endpoint = <0x2b>;
								phandle = <0xbe>;
							};
						};

						port@4 {
							reg = <0x04>;
							phandle = <0x194>;

							endpoint {
								remote-endpoint = <0x2c>;
								phandle = <0xbf>;
							};
						};
					};
				};

				adx@2903900 {
					compatible = "nvidia,tegra234-adx\0nvidia,tegra210-adx";
					reg = <0x00 0x2903900 0x00 0x100>;
					sound-name-prefix = "ADX2";
					phandle = <0x1ce>;

					ports {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						port@0 {
							reg = <0x00>;

							endpoint {
								remote-endpoint = <0x2d>;
								phandle = <0xc0>;
							};
						};

						port@1 {
							reg = <0x01>;
							phandle = <0x195>;

							endpoint {
								remote-endpoint = <0x2e>;
								phandle = <0xc1>;
							};
						};

						port@2 {
							reg = <0x02>;
							phandle = <0x196>;

							endpoint {
								remote-endpoint = <0x2f>;
								phandle = <0xc2>;
							};
						};

						port@3 {
							reg = <0x03>;
							phandle = <0x197>;

							endpoint {
								remote-endpoint = <0x30>;
								phandle = <0xc3>;
							};
						};

						port@4 {
							reg = <0x04>;
							phandle = <0x198>;

							endpoint {
								remote-endpoint = <0x31>;
								phandle = <0xc4>;
							};
						};
					};
				};

				adx@2903a00 {
					compatible = "nvidia,tegra234-adx\0nvidia,tegra210-adx";
					reg = <0x00 0x2903a00 0x00 0x100>;
					sound-name-prefix = "ADX3";
					phandle = <0x1cf>;

					ports {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						port@0 {
							reg = <0x00>;

							endpoint {
								remote-endpoint = <0x32>;
								phandle = <0xc5>;
							};
						};

						port@1 {
							reg = <0x01>;
							phandle = <0x199>;

							endpoint {
								remote-endpoint = <0x33>;
								phandle = <0xc6>;
							};
						};

						port@2 {
							reg = <0x02>;
							phandle = <0x19a>;

							endpoint {
								remote-endpoint = <0x34>;
								phandle = <0xc7>;
							};
						};

						port@3 {
							reg = <0x03>;
							phandle = <0x19b>;

							endpoint {
								remote-endpoint = <0x35>;
								phandle = <0xc8>;
							};
						};

						port@4 {
							reg = <0x04>;
							phandle = <0x19c>;

							endpoint {
								remote-endpoint = <0x36>;
								phandle = <0xc9>;
							};
						};
					};
				};

				adx@2903b00 {
					compatible = "nvidia,tegra234-adx\0nvidia,tegra210-adx";
					reg = <0x00 0x2903b00 0x00 0x100>;
					sound-name-prefix = "ADX4";
					phandle = <0x1d0>;

					ports {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						port@0 {
							reg = <0x00>;

							endpoint {
								remote-endpoint = <0x37>;
								phandle = <0xca>;
							};
						};

						port@1 {
							reg = <0x01>;
							phandle = <0x19d>;

							endpoint {
								remote-endpoint = <0x38>;
								phandle = <0xcb>;
							};
						};

						port@2 {
							reg = <0x02>;
							phandle = <0x19e>;

							endpoint {
								remote-endpoint = <0x39>;
								phandle = <0xcc>;
							};
						};

						port@3 {
							reg = <0x03>;
							phandle = <0x19f>;

							endpoint {
								remote-endpoint = <0x3a>;
								phandle = <0xcd>;
							};
						};

						port@4 {
							reg = <0x04>;
							phandle = <0x1a0>;

							endpoint {
								remote-endpoint = <0x3b>;
								phandle = <0xce>;
							};
						};
					};
				};

				dmic@2904000 {
					compatible = "nvidia,tegra234-dmic\0nvidia,tegra210-dmic";
					reg = <0x00 0x2904000 0x00 0x100>;
					clocks = <0x03 0x0f>;
					clock-names = "dmic";
					assigned-clocks = <0x03 0x0f>;
					assigned-clock-parents = <0x03 0x68>;
					assigned-clock-rates = <0x2ee000>;
					sound-name-prefix = "DMIC1";
					status = "disabled";
					phandle = <0x1d1>;

					ports {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						port@0 {
							reg = <0x00>;

							endpoint {
								remote-endpoint = <0x3c>;
								phandle = <0x95>;
							};
						};

						port@1 {
							reg = <0x01>;
							phandle = <0x1d2>;

							endpoint {
								phandle = <0x1d3>;
							};
						};
					};
				};

				dmic@2904100 {
					compatible = "nvidia,tegra234-dmic\0nvidia,tegra210-dmic";
					reg = <0x00 0x2904100 0x00 0x100>;
					clocks = <0x03 0x10>;
					clock-names = "dmic";
					assigned-clocks = <0x03 0x10>;
					assigned-clock-parents = <0x03 0x68>;
					assigned-clock-rates = <0x2ee000>;
					sound-name-prefix = "DMIC2";
					status = "disabled";
					phandle = <0x1d4>;

					ports {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						port@0 {
							reg = <0x00>;

							endpoint {
								remote-endpoint = <0x3d>;
								phandle = <0x96>;
							};
						};

						port@1 {
							reg = <0x01>;
							phandle = <0x1d5>;

							endpoint {
								phandle = <0x1d6>;
							};
						};
					};
				};

				dmic@2904200 {
					compatible = "nvidia,tegra234-dmic\0nvidia,tegra210-dmic";
					reg = <0x00 0x2904200 0x00 0x100>;
					clocks = <0x03 0x11>;
					clock-names = "dmic";
					assigned-clocks = <0x03 0x11>;
					assigned-clock-parents = <0x03 0x68>;
					assigned-clock-rates = <0x2ee000>;
					sound-name-prefix = "DMIC3";
					status = "okay";
					phandle = <0x1d7>;

					ports {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						port@0 {
							reg = <0x00>;

							endpoint {
								remote-endpoint = <0x3e>;
								phandle = <0x97>;
							};
						};

						port@1 {
							reg = <0x01>;
							phandle = <0x1b1>;

							endpoint {
								phandle = <0x1d8>;
							};
						};
					};
				};

				dmic@2904300 {
					compatible = "nvidia,tegra234-dmic\0nvidia,tegra210-dmic";
					reg = <0x00 0x2904300 0x00 0x100>;
					clocks = <0x03 0x12>;
					clock-names = "dmic";
					assigned-clocks = <0x03 0x12>;
					assigned-clock-parents = <0x03 0x68>;
					assigned-clock-rates = <0x2ee000>;
					sound-name-prefix = "DMIC4";
					status = "disabled";
					phandle = <0x1d9>;

					ports {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						port@0 {
							reg = <0x00>;

							endpoint {
								remote-endpoint = <0x3f>;
								phandle = <0x98>;
							};
						};

						port@1 {
							reg = <0x01>;
							phandle = <0x1da>;

							endpoint {
								phandle = <0x1db>;
							};
						};
					};
				};

				dspk@2905000 {
					compatible = "nvidia,tegra234-dspk\0nvidia,tegra186-dspk";
					reg = <0x00 0x2905000 0x00 0x100>;
					clocks = <0x03 0x1d>;
					clock-names = "dspk";
					assigned-clocks = <0x03 0x1d>;
					assigned-clock-parents = <0x03 0x68>;
					assigned-clock-rates = <0xbb8000>;
					sound-name-prefix = "DSPK1";
					status = "disabled";
					phandle = <0x1dc>;

					ports {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						port@0 {
							reg = <0x00>;

							endpoint {
								remote-endpoint = <0x40>;
								phandle = <0x99>;
							};
						};

						port@1 {
							reg = <0x01>;
							phandle = <0x1dd>;

							endpoint {
								phandle = <0x1de>;
							};
						};
					};
				};

				dspk@2905100 {
					compatible = "nvidia,tegra234-dspk\0nvidia,tegra186-dspk";
					reg = <0x00 0x2905100 0x00 0x100>;
					clocks = <0x03 0x1e>;
					clock-names = "dspk";
					assigned-clocks = <0x03 0x1e>;
					assigned-clock-parents = <0x03 0x68>;
					assigned-clock-rates = <0xbb8000>;
					sound-name-prefix = "DSPK2";
					status = "disabled";
					phandle = <0x1df>;

					ports {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						port@0 {
							reg = <0x00>;

							endpoint {
								remote-endpoint = <0x41>;
								phandle = <0x9a>;
							};
						};

						port@1 {
							reg = <0x01>;
							phandle = <0x1e0>;

							endpoint {
								phandle = <0x1e1>;
							};
						};
					};
				};

				processing-engine@2908000 {
					compatible = "nvidia,tegra234-ope\0nvidia,tegra210-ope";
					reg = <0x00 0x2908000 0x00 0x100>;
					sound-name-prefix = "OPE1";
					#address-cells = <0x02>;
					#size-cells = <0x02>;
					ranges;
					phandle = <0x1e2>;

					equalizer@2908100 {
						compatible = "nvidia,tegra234-peq\0nvidia,tegra210-peq";
						reg = <0x00 0x2908100 0x00 0x100>;
					};

					dynamic-range-compressor@2908200 {
						compatible = "nvidia,tegra234-mbdrc\0nvidia,tegra210-mbdrc";
						reg = <0x00 0x2908200 0x00 0x200>;
					};

					ports {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						port@0 {
							reg = <0x00>;

							endpoint {
								remote-endpoint = <0x42>;
								phandle = <0xeb>;
							};
						};

						port@1 {
							reg = <0x01>;
							phandle = <0x1ac>;

							endpoint {
								remote-endpoint = <0x43>;
								phandle = <0xec>;
							};
						};
					};
				};

				mvc@290a000 {
					compatible = "nvidia,tegra234-mvc\0nvidia,tegra210-mvc";
					reg = <0x00 0x290a000 0x00 0x200>;
					sound-name-prefix = "MVC1";
					phandle = <0x1e3>;

					ports {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						port@0 {
							reg = <0x00>;

							endpoint {
								remote-endpoint = <0x44>;
								phandle = <0xa3>;
							};
						};

						port@1 {
							reg = <0x01>;
							phandle = <0x18b>;

							endpoint {
								remote-endpoint = <0x45>;
								phandle = <0xa4>;
							};
						};
					};
				};

				mvc@290a200 {
					compatible = "nvidia,tegra234-mvc\0nvidia,tegra210-mvc";
					reg = <0x00 0x290a200 0x00 0x200>;
					sound-name-prefix = "MVC2";
					phandle = <0x1e4>;

					ports {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						port@0 {
							reg = <0x00>;

							endpoint {
								remote-endpoint = <0x46>;
								phandle = <0xa5>;
							};
						};

						port@1 {
							reg = <0x01>;
							phandle = <0x18c>;

							endpoint {
								remote-endpoint = <0x47>;
								phandle = <0xa6>;
							};
						};
					};
				};

				amixer@290bb00 {
					compatible = "nvidia,tegra234-amixer\0nvidia,tegra210-amixer";
					reg = <0x00 0x290bb00 0x00 0x800>;
					sound-name-prefix = "MIXER1";
					phandle = <0x1e5>;

					ports {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						port@0 {
							reg = <0x00>;

							endpoint {
								remote-endpoint = <0x48>;
								phandle = <0xcf>;
							};
						};

						port@1 {
							reg = <0x01>;

							endpoint {
								remote-endpoint = <0x49>;
								phandle = <0xd0>;
							};
						};

						port@2 {
							reg = <0x02>;

							endpoint {
								remote-endpoint = <0x4a>;
								phandle = <0xd1>;
							};
						};

						port@3 {
							reg = <0x03>;

							endpoint {
								remote-endpoint = <0x4b>;
								phandle = <0xd2>;
							};
						};

						port@4 {
							reg = <0x04>;

							endpoint {
								remote-endpoint = <0x4c>;
								phandle = <0xd3>;
							};
						};

						port@5 {
							reg = <0x05>;

							endpoint {
								remote-endpoint = <0x4d>;
								phandle = <0xd4>;
							};
						};

						port@6 {
							reg = <0x06>;

							endpoint {
								remote-endpoint = <0x4e>;
								phandle = <0xd5>;
							};
						};

						port@7 {
							reg = <0x07>;

							endpoint {
								remote-endpoint = <0x4f>;
								phandle = <0xd6>;
							};
						};

						port@8 {
							reg = <0x08>;

							endpoint {
								remote-endpoint = <0x50>;
								phandle = <0xd7>;
							};
						};

						port@9 {
							reg = <0x09>;

							endpoint {
								remote-endpoint = <0x51>;
								phandle = <0xd8>;
							};
						};

						port@a {
							reg = <0x0a>;
							phandle = <0x1a1>;

							endpoint {
								remote-endpoint = <0x52>;
								phandle = <0xd9>;
							};
						};

						port@b {
							reg = <0x0b>;
							phandle = <0x1a2>;

							endpoint {
								remote-endpoint = <0x53>;
								phandle = <0xda>;
							};
						};

						port@c {
							reg = <0x0c>;
							phandle = <0x1a3>;

							endpoint {
								remote-endpoint = <0x54>;
								phandle = <0xdb>;
							};
						};

						port@d {
							reg = <0x0d>;
							phandle = <0x1a4>;

							endpoint {
								remote-endpoint = <0x55>;
								phandle = <0xdc>;
							};
						};

						port@e {
							reg = <0x0e>;
							phandle = <0x1a5>;

							endpoint {
								remote-endpoint = <0x56>;
								phandle = <0xdd>;
							};
						};
					};
				};

				admaif@290f000 {
					compatible = "nvidia,tegra234-admaif\0nvidia,tegra186-admaif";
					reg = <0x00 0x290f000 0x00 0x1000>;
					dmas = <0x57 0x01 0x57 0x01 0x57 0x02 0x57 0x02 0x57 0x03 0x57 0x03 0x57 0x04 0x57 0x04 0x57 0x05 0x57 0x05 0x57 0x06 0x57 0x06 0x57 0x07 0x57 0x07 0x57 0x08 0x57 0x08 0x57 0x09 0x57 0x09 0x57 0x0a 0x57 0x0a 0x57 0x0b 0x57 0x0b 0x57 0x0c 0x57 0x0c 0x57 0x0d 0x57 0x0d 0x57 0x0e 0x57 0x0e 0x57 0x0f 0x57 0x0f 0x57 0x10 0x57 0x10 0x57 0x11 0x57 0x11 0x57 0x12 0x57 0x12 0x57 0x13 0x57 0x13 0x57 0x14 0x57 0x14>;
					dma-names = "rx1\0tx1\0rx2\0tx2\0rx3\0tx3\0rx4\0tx4\0rx5\0tx5\0rx6\0tx6\0rx7\0tx7\0rx8\0tx8\0rx9\0tx9\0rx10\0tx10\0rx11\0tx11\0rx12\0tx12\0rx13\0tx13\0rx14\0tx14\0rx15\0tx15\0rx16\0tx16\0rx17\0tx17\0rx18\0tx18\0rx19\0tx19\0rx20\0tx20";
					interconnects = <0x58 0x9f 0x59 0x58 0xa0 0x59>;
					interconnect-names = "dma-mem\0write";
					iommus = <0x04 0x02>;
					phandle = <0x1e6>;

					ports {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						port@0 {
							reg = <0x00>;
							phandle = <0x142>;

							endpoint {
								remote-endpoint = <0x5a>;
								phandle = <0x7b>;
							};
						};

						port@1 {
							reg = <0x01>;
							phandle = <0x143>;

							endpoint {
								remote-endpoint = <0x5b>;
								phandle = <0x7c>;
							};
						};

						port@2 {
							reg = <0x02>;
							phandle = <0x144>;

							endpoint {
								remote-endpoint = <0x5c>;
								phandle = <0x7d>;
							};
						};

						port@3 {
							reg = <0x03>;
							phandle = <0x145>;

							endpoint {
								remote-endpoint = <0x5d>;
								phandle = <0x7e>;
							};
						};

						port@4 {
							reg = <0x04>;
							phandle = <0x146>;

							endpoint {
								remote-endpoint = <0x5e>;
								phandle = <0x7f>;
							};
						};

						port@5 {
							reg = <0x05>;
							phandle = <0x147>;

							endpoint {
								remote-endpoint = <0x5f>;
								phandle = <0x80>;
							};
						};

						port@6 {
							reg = <0x06>;
							phandle = <0x148>;

							endpoint {
								remote-endpoint = <0x60>;
								phandle = <0x81>;
							};
						};

						port@7 {
							reg = <0x07>;
							phandle = <0x149>;

							endpoint {
								remote-endpoint = <0x61>;
								phandle = <0x82>;
							};
						};

						port@8 {
							reg = <0x08>;
							phandle = <0x14a>;

							endpoint {
								remote-endpoint = <0x62>;
								phandle = <0x83>;
							};
						};

						port@9 {
							reg = <0x09>;
							phandle = <0x14b>;

							endpoint {
								remote-endpoint = <0x63>;
								phandle = <0x84>;
							};
						};

						port@a {
							reg = <0x0a>;
							phandle = <0x14c>;

							endpoint {
								remote-endpoint = <0x64>;
								phandle = <0x85>;
							};
						};

						port@b {
							reg = <0x0b>;
							phandle = <0x14d>;

							endpoint {
								remote-endpoint = <0x65>;
								phandle = <0x86>;
							};
						};

						port@c {
							reg = <0x0c>;
							phandle = <0x14e>;

							endpoint {
								remote-endpoint = <0x66>;
								phandle = <0x87>;
							};
						};

						port@d {
							reg = <0x0d>;
							phandle = <0x14f>;

							endpoint {
								remote-endpoint = <0x67>;
								phandle = <0x88>;
							};
						};

						port@e {
							reg = <0x0e>;
							phandle = <0x150>;

							endpoint {
								remote-endpoint = <0x68>;
								phandle = <0x89>;
							};
						};

						port@f {
							reg = <0x0f>;
							phandle = <0x151>;

							endpoint {
								remote-endpoint = <0x69>;
								phandle = <0x8a>;
							};
						};

						port@10 {
							reg = <0x10>;
							phandle = <0x152>;

							endpoint {
								remote-endpoint = <0x6a>;
								phandle = <0x8b>;
							};
						};

						port@11 {
							reg = <0x11>;
							phandle = <0x153>;

							endpoint {
								remote-endpoint = <0x6b>;
								phandle = <0x8c>;
							};
						};

						port@12 {
							reg = <0x12>;
							phandle = <0x154>;

							endpoint {
								remote-endpoint = <0x6c>;
								phandle = <0x8d>;
							};
						};

						port@13 {
							reg = <0x13>;
							phandle = <0x155>;

							endpoint {
								remote-endpoint = <0x6d>;
								phandle = <0x8e>;
							};
						};
					};
				};

				asrc@2910000 {
					compatible = "nvidia,tegra234-asrc\0nvidia,tegra186-asrc";
					reg = <0x00 0x2910000 0x00 0x2000>;
					sound-name-prefix = "ASRC1";
					phandle = <0x1e7>;

					ports {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						port@0 {
							reg = <0x00>;

							endpoint {
								remote-endpoint = <0x6e>;
								phandle = <0xde>;
							};
						};

						port@1 {
							reg = <0x01>;

							endpoint {
								remote-endpoint = <0x6f>;
								phandle = <0xe0>;
							};
						};

						port@2 {
							reg = <0x02>;

							endpoint {
								remote-endpoint = <0x70>;
								phandle = <0xe2>;
							};
						};

						port@3 {
							reg = <0x03>;

							endpoint {
								remote-endpoint = <0x71>;
								phandle = <0xe4>;
							};
						};

						port@4 {
							reg = <0x04>;

							endpoint {
								remote-endpoint = <0x72>;
								phandle = <0xe6>;
							};
						};

						port@5 {
							reg = <0x05>;

							endpoint {
								remote-endpoint = <0x73>;
								phandle = <0xe8>;
							};
						};

						port@6 {
							reg = <0x06>;

							endpoint {
								remote-endpoint = <0x74>;
								phandle = <0xea>;
							};
						};

						port@7 {
							reg = <0x07>;
							phandle = <0x1a6>;

							endpoint {
								remote-endpoint = <0x75>;
								phandle = <0xdf>;
							};
						};

						port@8 {
							reg = <0x08>;
							phandle = <0x1a7>;

							endpoint {
								remote-endpoint = <0x76>;
								phandle = <0xe1>;
							};
						};

						port@9 {
							reg = <0x09>;
							phandle = <0x1a8>;

							endpoint {
								remote-endpoint = <0x77>;
								phandle = <0xe3>;
							};
						};

						port@a {
							reg = <0x0a>;
							phandle = <0x1a9>;

							endpoint {
								remote-endpoint = <0x78>;
								phandle = <0xe5>;
							};
						};

						port@b {
							reg = <0x0b>;
							phandle = <0x1aa>;

							endpoint {
								remote-endpoint = <0x79>;
								phandle = <0xe7>;
							};
						};

						port@c {
							reg = <0x0c>;
							phandle = <0x1ab>;

							endpoint {
								remote-endpoint = <0x7a>;
								phandle = <0xe9>;
							};
						};
					};
				};

				ports {
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					port@0 {
						reg = <0x00>;

						endpoint {
							remote-endpoint = <0x7b>;
							phandle = <0x5a>;
						};
					};

					port@1 {
						reg = <0x01>;

						endpoint {
							remote-endpoint = <0x7c>;
							phandle = <0x5b>;
						};
					};

					port@2 {
						reg = <0x02>;

						endpoint {
							remote-endpoint = <0x7d>;
							phandle = <0x5c>;
						};
					};

					port@3 {
						reg = <0x03>;

						endpoint {
							remote-endpoint = <0x7e>;
							phandle = <0x5d>;
						};
					};

					port@4 {
						reg = <0x04>;

						endpoint {
							remote-endpoint = <0x7f>;
							phandle = <0x5e>;
						};
					};

					port@5 {
						reg = <0x05>;

						endpoint {
							remote-endpoint = <0x80>;
							phandle = <0x5f>;
						};
					};

					port@6 {
						reg = <0x06>;

						endpoint {
							remote-endpoint = <0x81>;
							phandle = <0x60>;
						};
					};

					port@7 {
						reg = <0x07>;

						endpoint {
							remote-endpoint = <0x82>;
							phandle = <0x61>;
						};
					};

					port@8 {
						reg = <0x08>;

						endpoint {
							remote-endpoint = <0x83>;
							phandle = <0x62>;
						};
					};

					port@9 {
						reg = <0x09>;

						endpoint {
							remote-endpoint = <0x84>;
							phandle = <0x63>;
						};
					};

					port@a {
						reg = <0x0a>;

						endpoint {
							remote-endpoint = <0x85>;
							phandle = <0x64>;
						};
					};

					port@b {
						reg = <0x0b>;

						endpoint {
							remote-endpoint = <0x86>;
							phandle = <0x65>;
						};
					};

					port@c {
						reg = <0x0c>;

						endpoint {
							remote-endpoint = <0x87>;
							phandle = <0x66>;
						};
					};

					port@d {
						reg = <0x0d>;

						endpoint {
							remote-endpoint = <0x88>;
							phandle = <0x67>;
						};
					};

					port@e {
						reg = <0x0e>;

						endpoint {
							remote-endpoint = <0x89>;
							phandle = <0x68>;
						};
					};

					port@f {
						reg = <0x0f>;

						endpoint {
							remote-endpoint = <0x8a>;
							phandle = <0x69>;
						};
					};

					port@10 {
						reg = <0x10>;

						endpoint {
							remote-endpoint = <0x8b>;
							phandle = <0x6a>;
						};
					};

					port@11 {
						reg = <0x11>;

						endpoint {
							remote-endpoint = <0x8c>;
							phandle = <0x6b>;
						};
					};

					port@12 {
						reg = <0x12>;

						endpoint {
							remote-endpoint = <0x8d>;
							phandle = <0x6c>;
						};
					};

					port@13 {
						reg = <0x13>;

						endpoint {
							remote-endpoint = <0x8e>;
							phandle = <0x6d>;
						};
					};

					port@14 {
						reg = <0x14>;
						phandle = <0x156>;

						endpoint {
							remote-endpoint = <0x8f>;
							phandle = <0x05>;
						};
					};

					port@15 {
						reg = <0x15>;
						phandle = <0x157>;

						endpoint {
							remote-endpoint = <0x90>;
							phandle = <0x07>;
						};
					};

					port@16 {
						reg = <0x16>;
						phandle = <0x1e8>;

						endpoint {
							remote-endpoint = <0x91>;
							phandle = <0x08>;
						};
					};

					port@17 {
						reg = <0x17>;
						phandle = <0x158>;

						endpoint {
							remote-endpoint = <0x92>;
							phandle = <0x09>;
						};
					};

					port@18 {
						reg = <0x18>;
						phandle = <0x1e9>;

						endpoint {
							remote-endpoint = <0x93>;
							phandle = <0x0a>;
						};
					};

					port@19 {
						reg = <0x19>;
						phandle = <0x159>;

						endpoint {
							remote-endpoint = <0x94>;
							phandle = <0x0b>;
						};
					};

					port@1a {
						reg = <0x1a>;
						phandle = <0x1ea>;

						endpoint {
							remote-endpoint = <0x95>;
							phandle = <0x3c>;
						};
					};

					port@1b {
						reg = <0x1b>;
						phandle = <0x1eb>;

						endpoint {
							remote-endpoint = <0x96>;
							phandle = <0x3d>;
						};
					};

					port@1c {
						reg = <0x1c>;
						phandle = <0x15a>;

						endpoint {
							remote-endpoint = <0x97>;
							phandle = <0x3e>;
						};
					};

					port@1d {
						reg = <0x1d>;
						phandle = <0x1ec>;

						endpoint {
							remote-endpoint = <0x98>;
							phandle = <0x3f>;
						};
					};

					port@1e {
						reg = <0x1e>;
						phandle = <0x1ed>;

						endpoint {
							remote-endpoint = <0x99>;
							phandle = <0x40>;
						};
					};

					port@1f {
						reg = <0x1f>;
						phandle = <0x1ee>;

						endpoint {
							remote-endpoint = <0x9a>;
							phandle = <0x41>;
						};
					};

					port@20 {
						reg = <0x20>;
						phandle = <0x15b>;

						endpoint {
							remote-endpoint = <0x9b>;
							phandle = <0x0c>;
						};
					};

					port@21 {
						reg = <0x21>;

						endpoint {
							remote-endpoint = <0x9c>;
							phandle = <0x0d>;
						};
					};

					port@22 {
						reg = <0x22>;
						phandle = <0x15c>;

						endpoint {
							remote-endpoint = <0x9d>;
							phandle = <0x0e>;
						};
					};

					port@23 {
						reg = <0x23>;

						endpoint {
							remote-endpoint = <0x9e>;
							phandle = <0x0f>;
						};
					};

					port@24 {
						reg = <0x24>;
						phandle = <0x15d>;

						endpoint {
							remote-endpoint = <0x9f>;
							phandle = <0x10>;
						};
					};

					port@25 {
						reg = <0x25>;

						endpoint {
							remote-endpoint = <0xa0>;
							phandle = <0x11>;
						};
					};

					port@26 {
						reg = <0x26>;
						phandle = <0x15e>;

						endpoint {
							remote-endpoint = <0xa1>;
							phandle = <0x12>;
						};
					};

					port@27 {
						reg = <0x27>;

						endpoint {
							remote-endpoint = <0xa2>;
							phandle = <0x13>;
						};
					};

					port@28 {
						reg = <0x28>;
						phandle = <0x15f>;

						endpoint {
							remote-endpoint = <0xa3>;
							phandle = <0x44>;
						};
					};

					port@29 {
						reg = <0x29>;

						endpoint {
							remote-endpoint = <0xa4>;
							phandle = <0x45>;
						};
					};

					port@2a {
						reg = <0x2a>;
						phandle = <0x160>;

						endpoint {
							remote-endpoint = <0xa5>;
							phandle = <0x46>;
						};
					};

					port@2b {
						reg = <0x2b>;

						endpoint {
							remote-endpoint = <0xa6>;
							phandle = <0x47>;
						};
					};

					port@2c {
						reg = <0x2c>;
						phandle = <0x161>;

						endpoint {
							remote-endpoint = <0xa7>;
							phandle = <0x14>;
						};
					};

					port@2d {
						reg = <0x2d>;
						phandle = <0x162>;

						endpoint {
							remote-endpoint = <0xa8>;
							phandle = <0x15>;
						};
					};

					port@2e {
						reg = <0x2e>;
						phandle = <0x163>;

						endpoint {
							remote-endpoint = <0xa9>;
							phandle = <0x16>;
						};
					};

					port@2f {
						reg = <0x2f>;
						phandle = <0x164>;

						endpoint {
							remote-endpoint = <0xaa>;
							phandle = <0x17>;
						};
					};

					port@30 {
						reg = <0x30>;

						endpoint {
							remote-endpoint = <0xab>;
							phandle = <0x18>;
						};
					};

					port@31 {
						reg = <0x31>;
						phandle = <0x165>;

						endpoint {
							remote-endpoint = <0xac>;
							phandle = <0x19>;
						};
					};

					port@32 {
						reg = <0x32>;
						phandle = <0x166>;

						endpoint {
							remote-endpoint = <0xad>;
							phandle = <0x1a>;
						};
					};

					port@33 {
						reg = <0x33>;
						phandle = <0x167>;

						endpoint {
							remote-endpoint = <0xae>;
							phandle = <0x1b>;
						};
					};

					port@34 {
						reg = <0x34>;
						phandle = <0x168>;

						endpoint {
							remote-endpoint = <0xaf>;
							phandle = <0x1c>;
						};
					};

					port@35 {
						reg = <0x35>;

						endpoint {
							remote-endpoint = <0xb0>;
							phandle = <0x1d>;
						};
					};

					port@36 {
						reg = <0x36>;
						phandle = <0x169>;

						endpoint {
							remote-endpoint = <0xb1>;
							phandle = <0x1e>;
						};
					};

					port@37 {
						reg = <0x37>;
						phandle = <0x16a>;

						endpoint {
							remote-endpoint = <0xb2>;
							phandle = <0x1f>;
						};
					};

					port@38 {
						reg = <0x38>;
						phandle = <0x16b>;

						endpoint {
							remote-endpoint = <0xb3>;
							phandle = <0x20>;
						};
					};

					port@39 {
						reg = <0x39>;
						phandle = <0x16c>;

						endpoint {
							remote-endpoint = <0xb4>;
							phandle = <0x21>;
						};
					};

					port@3a {
						reg = <0x3a>;

						endpoint {
							remote-endpoint = <0xb5>;
							phandle = <0x22>;
						};
					};

					port@3b {
						reg = <0x3b>;
						phandle = <0x16d>;

						endpoint {
							remote-endpoint = <0xb6>;
							phandle = <0x23>;
						};
					};

					port@3c {
						reg = <0x3c>;
						phandle = <0x16e>;

						endpoint {
							remote-endpoint = <0xb7>;
							phandle = <0x24>;
						};
					};

					port@3d {
						reg = <0x3d>;
						phandle = <0x16f>;

						endpoint {
							remote-endpoint = <0xb8>;
							phandle = <0x25>;
						};
					};

					port@3e {
						reg = <0x3e>;
						phandle = <0x170>;

						endpoint {
							remote-endpoint = <0xb9>;
							phandle = <0x26>;
						};
					};

					port@3f {
						reg = <0x3f>;

						endpoint {
							remote-endpoint = <0xba>;
							phandle = <0x27>;
						};
					};

					port@40 {
						reg = <0x40>;
						phandle = <0x171>;

						endpoint {
							remote-endpoint = <0xbb>;
							phandle = <0x28>;
						};
					};

					port@41 {
						reg = <0x41>;

						endpoint {
							remote-endpoint = <0xbc>;
							phandle = <0x29>;
						};
					};

					port@42 {
						reg = <0x42>;

						endpoint {
							remote-endpoint = <0xbd>;
							phandle = <0x2a>;
						};
					};

					port@43 {
						reg = <0x43>;

						endpoint {
							remote-endpoint = <0xbe>;
							phandle = <0x2b>;
						};
					};

					port@44 {
						reg = <0x44>;

						endpoint {
							remote-endpoint = <0xbf>;
							phandle = <0x2c>;
						};
					};

					port@45 {
						reg = <0x45>;
						phandle = <0x172>;

						endpoint {
							remote-endpoint = <0xc0>;
							phandle = <0x2d>;
						};
					};

					port@46 {
						reg = <0x46>;

						endpoint {
							remote-endpoint = <0xc1>;
							phandle = <0x2e>;
						};
					};

					port@47 {
						reg = <0x47>;

						endpoint {
							remote-endpoint = <0xc2>;
							phandle = <0x2f>;
						};
					};

					port@48 {
						reg = <0x48>;

						endpoint {
							remote-endpoint = <0xc3>;
							phandle = <0x30>;
						};
					};

					port@49 {
						reg = <0x49>;

						endpoint {
							remote-endpoint = <0xc4>;
							phandle = <0x31>;
						};
					};

					port@4a {
						reg = <0x4a>;
						phandle = <0x173>;

						endpoint {
							remote-endpoint = <0xc5>;
							phandle = <0x32>;
						};
					};

					port@4b {
						reg = <0x4b>;

						endpoint {
							remote-endpoint = <0xc6>;
							phandle = <0x33>;
						};
					};

					port@4c {
						reg = <0x4c>;

						endpoint {
							remote-endpoint = <0xc7>;
							phandle = <0x34>;
						};
					};

					port@4d {
						reg = <0x4d>;

						endpoint {
							remote-endpoint = <0xc8>;
							phandle = <0x35>;
						};
					};

					port@4e {
						reg = <0x4e>;

						endpoint {
							remote-endpoint = <0xc9>;
							phandle = <0x36>;
						};
					};

					port@4f {
						reg = <0x4f>;
						phandle = <0x174>;

						endpoint {
							remote-endpoint = <0xca>;
							phandle = <0x37>;
						};
					};

					port@50 {
						reg = <0x50>;

						endpoint {
							remote-endpoint = <0xcb>;
							phandle = <0x38>;
						};
					};

					port@51 {
						reg = <0x51>;

						endpoint {
							remote-endpoint = <0xcc>;
							phandle = <0x39>;
						};
					};

					port@52 {
						reg = <0x52>;

						endpoint {
							remote-endpoint = <0xcd>;
							phandle = <0x3a>;
						};
					};

					port@53 {
						reg = <0x53>;

						endpoint {
							remote-endpoint = <0xce>;
							phandle = <0x3b>;
						};
					};

					port@54 {
						reg = <0x54>;
						phandle = <0x175>;

						endpoint {
							remote-endpoint = <0xcf>;
							phandle = <0x48>;
						};
					};

					port@55 {
						reg = <0x55>;
						phandle = <0x176>;

						endpoint {
							remote-endpoint = <0xd0>;
							phandle = <0x49>;
						};
					};

					port@56 {
						reg = <0x56>;
						phandle = <0x177>;

						endpoint {
							remote-endpoint = <0xd1>;
							phandle = <0x4a>;
						};
					};

					port@57 {
						reg = <0x57>;
						phandle = <0x178>;

						endpoint {
							remote-endpoint = <0xd2>;
							phandle = <0x4b>;
						};
					};

					port@58 {
						reg = <0x58>;
						phandle = <0x179>;

						endpoint {
							remote-endpoint = <0xd3>;
							phandle = <0x4c>;
						};
					};

					port@59 {
						reg = <0x59>;
						phandle = <0x17a>;

						endpoint {
							remote-endpoint = <0xd4>;
							phandle = <0x4d>;
						};
					};

					port@5a {
						reg = <0x5a>;
						phandle = <0x17b>;

						endpoint {
							remote-endpoint = <0xd5>;
							phandle = <0x4e>;
						};
					};

					port@5b {
						reg = <0x5b>;
						phandle = <0x17c>;

						endpoint {
							remote-endpoint = <0xd6>;
							phandle = <0x4f>;
						};
					};

					port@5c {
						reg = <0x5c>;
						phandle = <0x17d>;

						endpoint {
							remote-endpoint = <0xd7>;
							phandle = <0x50>;
						};
					};

					port@5d {
						reg = <0x5d>;
						phandle = <0x17e>;

						endpoint {
							remote-endpoint = <0xd8>;
							phandle = <0x51>;
						};
					};

					port@5e {
						reg = <0x5e>;

						endpoint {
							remote-endpoint = <0xd9>;
							phandle = <0x52>;
						};
					};

					port@5f {
						reg = <0x5f>;

						endpoint {
							remote-endpoint = <0xda>;
							phandle = <0x53>;
						};
					};

					port@60 {
						reg = <0x60>;

						endpoint {
							remote-endpoint = <0xdb>;
							phandle = <0x54>;
						};
					};

					port@61 {
						reg = <0x61>;

						endpoint {
							remote-endpoint = <0xdc>;
							phandle = <0x55>;
						};
					};

					port@62 {
						reg = <0x62>;

						endpoint {
							remote-endpoint = <0xdd>;
							phandle = <0x56>;
						};
					};

					port@63 {
						reg = <0x63>;
						phandle = <0x17f>;

						endpoint {
							remote-endpoint = <0xde>;
							phandle = <0x6e>;
						};
					};

					port@64 {
						reg = <0x64>;

						endpoint {
							remote-endpoint = <0xdf>;
							phandle = <0x75>;
						};
					};

					port@65 {
						reg = <0x65>;
						phandle = <0x180>;

						endpoint {
							remote-endpoint = <0xe0>;
							phandle = <0x6f>;
						};
					};

					port@66 {
						reg = <0x66>;

						endpoint {
							remote-endpoint = <0xe1>;
							phandle = <0x76>;
						};
					};

					port@67 {
						reg = <0x67>;
						phandle = <0x181>;

						endpoint {
							remote-endpoint = <0xe2>;
							phandle = <0x70>;
						};
					};

					port@68 {
						reg = <0x68>;

						endpoint {
							remote-endpoint = <0xe3>;
							phandle = <0x77>;
						};
					};

					port@69 {
						reg = <0x69>;
						phandle = <0x182>;

						endpoint {
							remote-endpoint = <0xe4>;
							phandle = <0x71>;
						};
					};

					port@6a {
						reg = <0x6a>;

						endpoint {
							remote-endpoint = <0xe5>;
							phandle = <0x78>;
						};
					};

					port@6b {
						reg = <0x6b>;
						phandle = <0x183>;

						endpoint {
							remote-endpoint = <0xe6>;
							phandle = <0x72>;
						};
					};

					port@6c {
						reg = <0x6c>;

						endpoint {
							remote-endpoint = <0xe7>;
							phandle = <0x79>;
						};
					};

					port@6d {
						reg = <0x6d>;
						phandle = <0x184>;

						endpoint {
							remote-endpoint = <0xe8>;
							phandle = <0x73>;
						};
					};

					port@6e {
						reg = <0x6e>;

						endpoint {
							remote-endpoint = <0xe9>;
							phandle = <0x7a>;
						};
					};

					port@6f {
						reg = <0x6f>;
						phandle = <0x185>;

						endpoint {
							remote-endpoint = <0xea>;
							phandle = <0x74>;
						};
					};

					port@70 {
						reg = <0x70>;
						phandle = <0x186>;

						endpoint {
							remote-endpoint = <0xeb>;
							phandle = <0x42>;
						};
					};

					port@71 {
						reg = <0x71>;

						endpoint {
							remote-endpoint = <0xec>;
							phandle = <0x43>;
						};
					};
				};
			};

			dma-controller@2930000 {
				compatible = "nvidia,tegra234-adma\0nvidia,tegra186-adma";
				reg = <0x00 0x2930000 0x00 0x20000>;
				interrupt-parent = <0xed>;
				interrupts = <0x00 0x00 0x04 0x00 0x01 0x04 0x00 0x02 0x04 0x00 0x03 0x04 0x00 0x04 0x04 0x00 0x05 0x04 0x00 0x06 0x04 0x00 0x07 0x04 0x00 0x08 0x04 0x00 0x09 0x04 0x00 0x0a 0x04 0x00 0x0b 0x04 0x00 0x0c 0x04 0x00 0x0d 0x04 0x00 0x0e 0x04 0x00 0x0f 0x04 0x00 0x10 0x04 0x00 0x11 0x04 0x00 0x12 0x04 0x00 0x13 0x04 0x00 0x14 0x04 0x00 0x15 0x04 0x00 0x16 0x04 0x00 0x17 0x04 0x00 0x18 0x04 0x00 0x19 0x04 0x00 0x1a 0x04 0x00 0x1b 0x04 0x00 0x1c 0x04 0x00 0x1d 0x04 0x00 0x1e 0x04 0x00 0x1f 0x04>;
				#dma-cells = <0x01>;
				clocks = <0x03 0x04>;
				clock-names = "d_audio";
				status = "okay";
				phandle = <0x57>;
			};

			interrupt-controller@2a40000 {
				compatible = "nvidia,tegra234-agic\0nvidia,tegra210-agic";
				#interrupt-cells = <0x03>;
				interrupt-controller;
				reg = <0x00 0x2a41000 0x00 0x1000 0x00 0x2a42000 0x00 0x2000>;
				interrupts = <0x00 0x91 0xf04>;
				clocks = <0x03 0x06>;
				clock-names = "clk";
				status = "okay";
				phandle = <0xed>;
			};
		};

		memory-controller@2c00000 {
			compatible = "nvidia,tegra234-mc";
			reg = <0x00 0x2c00000 0x00 0x10000 0x00 0x2c10000 0x00 0x10000 0x00 0x2c20000 0x00 0x10000 0x00 0x2c30000 0x00 0x10000 0x00 0x2c40000 0x00 0x10000 0x00 0x2c50000 0x00 0x10000 0x00 0x2b80000 0x00 0x10000 0x00 0x2b90000 0x00 0x10000 0x00 0x2ba0000 0x00 0x10000 0x00 0x2bb0000 0x00 0x10000 0x00 0x1700000 0x00 0x10000 0x00 0x1710000 0x00 0x10000 0x00 0x1720000 0x00 0x10000 0x00 0x1730000 0x00 0x10000 0x00 0x1740000 0x00 0x10000 0x00 0x1750000 0x00 0x10000 0x00 0x1760000 0x00 0x10000 0x00 0x1770000 0x00 0x10000>;
			reg-names = "sid\0broadcast\0ch0\0ch1\0ch2\0ch3\0ch4\0ch5\0ch6\0ch7\0ch8\0ch9\0ch10\0ch11\0ch12\0ch13\0ch14\0ch15";
			interrupts = <0x00 0xdf 0x04>;
			#interconnect-cells = <0x01>;
			status = "okay";
			#address-cells = <0x02>;
			#size-cells = <0x02>;
			ranges = <0x00 0x1700000 0x00 0x1700000 0x00 0x100000 0x00 0x2b80000 0x00 0x2b80000 0x00 0x40000 0x00 0x2c00000 0x00 0x2c00000 0x00 0x100000>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x80 0x00>;
			phandle = <0x58>;

			external-memory-controller@2c60000 {
				compatible = "nvidia,tegra234-emc";
				reg = <0x00 0x2c60000 0x00 0x90000 0x00 0x1780000 0x00 0x80000>;
				interrupts = <0x00 0xe0 0x04>;
				clocks = <0x03 0x1f>;
				clock-names = "emc";
				status = "okay";
				#interconnect-cells = <0x00>;
				nvidia,bpmp = <0x03>;
				phandle = <0x59>;
			};
		};

		serial@3100000 {
			compatible = "nvidia,tegra194-hsuart";
			reg = <0x00 0x3100000 0x00 0x10000>;
			interrupts = <0x00 0x70 0x04>;
			clocks = <0x03 0x9b>;
			resets = <0x03 0x64>;
			status = "okay";
			reset-names = "serial";
			phandle = <0x1ef>;
		};

		serial@3140000 {
			compatible = "nvidia,tegra234-uart\0nvidia,tegra20-uart";
			reg = <0x00 0x3140000 0x00 0x10000>;
			interrupts = <0x00 0x74 0x04>;
			clocks = <0x03 0x9f>;
			resets = <0x03 0x68>;
			dmas = <0xee 0x14 0xee 0x14>;
			dma-names = "rx\0tx";
			status = "disabled";
			phandle = <0x1f0>;
		};

		i2c@3160000 {
			compatible = "nvidia,tegra194-i2c";
			reg = <0x00 0x3160000 0x00 0x100>;
			status = "okay";
			interrupts = <0x00 0x19 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-frequency = <0x61a80>;
			clocks = <0x03 0x30 0x03 0x66>;
			assigned-clocks = <0x03 0x30>;
			assigned-clock-parents = <0x03 0x66>;
			clock-names = "div-clk\0parent";
			resets = <0x03 0x18>;
			reset-names = "i2c";
			dmas = <0xee 0x15 0xee 0x15>;
			dma-names = "rx\0tx";
			phandle = <0x1f1>;

			eeprom@50 {
				compatible = "atmel,24c02";
				reg = <0x50>;
				label = "module";
				vcc-supply = <0xef>;
				address-width = <0x08>;
				pagesize = <0x08>;
				size = <0x100>;
				read-only;
			};

			eeprom@56 {
				compatible = "atmel,24c02";
				reg = <0x56>;
				label = "system";
				vcc-supply = <0xf0>;
				address-width = <0x08>;
				pagesize = <0x08>;
				size = <0x100>;
				read-only;
			};
		};

		i2c@3180000 {
			compatible = "nvidia,tegra194-i2c";
			reg = <0x00 0x3180000 0x00 0x100>;
			interrupts = <0x00 0x1b 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			status = "disabled";
			clock-frequency = <0x61a80>;
			clocks = <0x03 0x32 0x03 0x66>;
			assigned-clocks = <0x03 0x32>;
			assigned-clock-parents = <0x03 0x66>;
			clock-names = "div-clk\0parent";
			resets = <0x03 0x1e>;
			reset-names = "i2c";
			dmas = <0xee 0x17 0xee 0x17>;
			dma-names = "rx\0tx";
			phandle = <0x1f2>;
		};

		i2c@3190000 {
			compatible = "nvidia,tegra194-i2c";
			reg = <0x00 0x3190000 0x00 0x100>;
			interrupts = <0x00 0x1c 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			status = "disabled";
			clock-frequency = <0x186a0>;
			clocks = <0x03 0x33 0x03 0x66>;
			assigned-clocks = <0x03 0x33>;
			assigned-clock-parents = <0x03 0x66>;
			clock-names = "div-clk\0parent";
			resets = <0x03 0x1f>;
			reset-names = "i2c";
			dmas = <0xee 0x1a 0xee 0x1a>;
			dma-names = "rx\0tx";
			phandle = <0x1f3>;
		};

		i2c@31b0000 {
			compatible = "nvidia,tegra194-i2c";
			reg = <0x00 0x31b0000 0x00 0x100>;
			interrupts = <0x00 0x1e 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			status = "disabled";
			clock-frequency = <0x186a0>;
			clocks = <0x03 0x34 0x03 0x66>;
			assigned-clocks = <0x03 0x34>;
			assigned-clock-parents = <0x03 0x66>;
			clock-names = "div-clk\0parent";
			resets = <0x03 0x20>;
			reset-names = "i2c";
			dmas = <0xee 0x1e 0xee 0x1e>;
			dma-names = "rx\0tx";
			phandle = <0x1f4>;
		};

		i2c@31c0000 {
			compatible = "nvidia,tegra194-i2c";
			reg = <0x00 0x31c0000 0x00 0x100>;
			interrupts = <0x00 0x1f 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			status = "disabled";
			clock-frequency = <0x186a0>;
			clocks = <0x03 0x35 0x03 0x66>;
			assigned-clocks = <0x03 0x35>;
			assigned-clock-parents = <0x03 0x66>;
			clock-names = "div-clk\0parent";
			resets = <0x03 0x21>;
			reset-names = "i2c";
			dmas = <0xee 0x1b 0xee 0x1b>;
			dma-names = "rx\0tx";
			phandle = <0x1f5>;
		};

		serial@31d0000 {
			compatible = "arm,sbsa-uart";
			reg = <0x00 0x31d0000 0x00 0x10000>;
			interrupts = <0x00 0x11d 0x04>;
			status = "okay";
			current-speed = <0x1c200>;
			phandle = <0x1f6>;
		};

		i2c@31e0000 {
			compatible = "nvidia,tegra194-i2c";
			reg = <0x00 0x31e0000 0x00 0x100>;
			interrupts = <0x00 0x21 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			status = "okay";
			clock-frequency = <0x186a0>;
			clocks = <0x03 0x37 0x03 0x66>;
			assigned-clocks = <0x03 0x37>;
			assigned-clock-parents = <0x03 0x66>;
			clock-names = "div-clk\0parent";
			resets = <0x03 0x23>;
			reset-names = "i2c";
			dmas = <0xee 0x1f 0xee 0x1f>;
			dma-names = "rx\0tx";
			phandle = <0x1f7>;

			audio-codec@1c {
				compatible = "realtek,rt5640";
				reg = <0x1c>;
				interrupt-parent = <0xf1>;
				interrupts = <0xa5 0x00>;
				clocks = <0x03 0x07>;
				clock-names = "mclk";
				realtek,dmic1-data-pin = <0x00>;
				realtek,dmic2-data-pin = <0x00>;
				realtek,jack-detect-source = <0x07>;
				sound-name-prefix = "CVB-RT";

				port {

					endpoint {
						remote-endpoint = <0xf2>;
						mclk-fs = <0x100>;
						phandle = <0x06>;
					};
				};
			};
		};

		spi@3210000 {
			compatible = "nvidia,tegra210-spi\0nvidia,tegra114-spi";
			reg = <0x00 0x3210000 0x00 0x1000>;
			interrupts = <0x00 0x24 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clocks = <0x03 0x87>;
			assigned-clocks = <0x03 0x87>;
			assigned-clock-parents = <0x03 0x66>;
			clock-names = "spi";
			iommus = <0x04 0x04>;
			resets = <0x03 0x5b>;
			reset-names = "spi";
			dmas = <0xee 0x0f 0xee 0x0f>;
			dma-names = "rx\0tx";
			dma-coherent;
			status = "disabled";
		};

		spi@3230000 {
			compatible = "nvidia,tegra210-spi\0nvidia,tegra114-spi";
			reg = <0x00 0x3230000 0x00 0x1000>;
			interrupts = <0x00 0x26 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clocks = <0x03 0x89>;
			clock-names = "spi";
			iommus = <0x04 0x04>;
			assigned-clocks = <0x03 0x89>;
			assigned-clock-parents = <0x03 0x66>;
			resets = <0x03 0x5d>;
			reset-names = "spi";
			dmas = <0xee 0x11 0xee 0x11>;
			dma-names = "rx\0tx";
			dma-coherent;
			status = "disabled";
		};

		spi@3270000 {
			compatible = "nvidia,tegra234-qspi";
			reg = <0x00 0x3270000 0x00 0x1000>;
			interrupts = <0x00 0x23 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clocks = <0x03 0xc0 0x03 0xc2>;
			clock-names = "qspi\0qspi_out";
			resets = <0x03 0x4c>;
			status = "okay";

			flash@0 {
				compatible = "jedec,spi-nor";
				reg = <0x00>;
				spi-max-frequency = <0x6146580>;
				spi-tx-bus-width = <0x04>;
				spi-rx-bus-width = <0x04>;
			};
		};

		pwm@3280000 {
			compatible = "nvidia,tegra234-pwm\0nvidia,tegra194-pwm";
			reg = <0x00 0x3280000 0x00 0x10000>;
			clocks = <0x03 0x69>;
			resets = <0x03 0x44>;
			reset-names = "pwm";
			status = "okay";
			#pwm-cells = <0x02>;
			phandle = <0x1f8>;
		};

		pwm@3290000 {
			compatible = "nvidia,tegra234-pwm\0nvidia,tegra194-pwm";
			reg = <0x00 0x3290000 0x00 0x10000>;
			clocks = <0x03 0x6a>;
			resets = <0x03 0x45>;
			reset-names = "pwm";
			status = "disabled";
			#pwm-cells = <0x02>;
			phandle = <0x1f9>;
		};

		pwm@32a0000 {
			compatible = "nvidia,tegra234-pwm\0nvidia,tegra194-pwm";
			reg = <0x00 0x32a0000 0x00 0x10000>;
			clocks = <0x03 0x6b>;
			resets = <0x03 0x46>;
			reset-names = "pwm";
			status = "okay";
			#pwm-cells = <0x02>;
			assigned-clocks = <0x03 0x6b>;
			assigned-clock-parents = <0x03 0x66>;
			phandle = <0x1b6>;
		};

		pwm@32c0000 {
			compatible = "nvidia,tegra234-pwm\0nvidia,tegra194-pwm";
			reg = <0x00 0x32c0000 0x00 0x10000>;
			clocks = <0x03 0x6d>;
			resets = <0x03 0x48>;
			reset-names = "pwm";
			status = "okay";
			#pwm-cells = <0x02>;
			phandle = <0x1fa>;
		};

		pwm@32d0000 {
			compatible = "nvidia,tegra234-pwm\0nvidia,tegra194-pwm";
			reg = <0x00 0x32d0000 0x00 0x10000>;
			clocks = <0x03 0x6e>;
			resets = <0x03 0x49>;
			reset-names = "pwm";
			status = "disabled";
			#pwm-cells = <0x02>;
			phandle = <0x1fb>;
		};

		pwm@32e0000 {
			compatible = "nvidia,tegra234-pwm\0nvidia,tegra194-pwm";
			reg = <0x00 0x32e0000 0x00 0x10000>;
			clocks = <0x03 0x6f>;
			resets = <0x03 0x4a>;
			reset-names = "pwm";
			status = "disabled";
			#pwm-cells = <0x02>;
			phandle = <0x1fc>;
		};

		pwm@32f0000 {
			compatible = "nvidia,tegra234-pwm\0nvidia,tegra194-pwm";
			reg = <0x00 0x32f0000 0x00 0x10000>;
			clocks = <0x03 0x70>;
			resets = <0x03 0x4b>;
			reset-names = "pwm";
			status = "okay";
			#pwm-cells = <0x02>;
			phandle = <0x1fd>;
		};

		spi@3300000 {
			compatible = "nvidia,tegra234-qspi";
			reg = <0x00 0x3300000 0x00 0x1000>;
			interrupts = <0x00 0x27 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clocks = <0x03 0xc1 0x03 0xc3>;
			clock-names = "qspi\0qspi_out";
			resets = <0x03 0x4d>;
			status = "disabled";
		};

		mmc@3400000 {
			compatible = "nvidia,tegra234-sdhci\0nvidia,tegra186-sdhci";
			reg = <0x00 0x3400000 0x00 0x20000>;
			interrupts = <0x00 0x3e 0x04>;
			clocks = <0x03 0x78 0x03 0xdb>;
			clock-names = "sdhci\0tmclk";
			assigned-clocks = <0x03 0x78 0x03 0xf1>;
			assigned-clock-parents = <0x03 0xf1 0x03 0xf2>;
			resets = <0x03 0x52>;
			reset-names = "sdhci";
			interconnects = <0x58 0x60 0x59 0x58 0x64 0x59>;
			interconnect-names = "dma-mem\0write";
			iommus = <0xf3 0x01>;
			pinctrl-names = "sdmmc-3v3\0sdmmc-1v8";
			pinctrl-0 = <0xf4>;
			pinctrl-1 = <0xf5>;
			nvidia,pad-autocal-pull-up-offset-3v3-timeout = <0x07>;
			nvidia,pad-autocal-pull-down-offset-3v3-timeout = <0x07>;
			nvidia,pad-autocal-pull-up-offset-1v8-timeout = <0x06>;
			nvidia,pad-autocal-pull-down-offset-1v8-timeout = <0x07>;
			nvidia,pad-autocal-pull-up-offset-sdr104 = <0x00>;
			nvidia,pad-autocal-pull-down-offset-sdr104 = <0x00>;
			nvidia,default-tap = <0x0e>;
			nvidia,default-trim = <0x08>;
			sd-uhs-sdr25;
			sd-uhs-sdr50;
			sd-uhs-ddr50;
			sd-uhs-sdr104;
			status = "okay";
			bus-width = <0x04>;
			cd-gpios = <0xf1 0x37 0x01>;
			disable-wp;
		};

		mmc@3460000 {
			compatible = "nvidia,tegra234-sdhci\0nvidia,tegra186-sdhci";
			reg = <0x00 0x3460000 0x00 0x20000>;
			interrupts = <0x00 0x41 0x04>;
			clocks = <0x03 0x7b 0x03 0xdb>;
			clock-names = "sdhci\0tmclk";
			assigned-clocks = <0x03 0x7b 0x03 0xed>;
			assigned-clock-parents = <0x03 0xed>;
			resets = <0x03 0x55>;
			reset-names = "sdhci";
			interconnects = <0x58 0x63 0x59 0x58 0x67 0x59>;
			interconnect-names = "dma-mem\0write";
			iommus = <0xf3 0x02>;
			nvidia,pad-autocal-pull-up-offset-hs400 = <0x00>;
			nvidia,pad-autocal-pull-down-offset-hs400 = <0x00>;
			nvidia,pad-autocal-pull-up-offset-1v8-timeout = <0x0a>;
			nvidia,pad-autocal-pull-down-offset-1v8-timeout = <0x0a>;
			nvidia,pad-autocal-pull-up-offset-3v3-timeout = <0x0a>;
			nvidia,pad-autocal-pull-down-offset-3v3-timeout = <0x0a>;
			nvidia,default-tap = <0x08>;
			nvidia,default-trim = <0x14>;
			nvidia,dqs-trim = <0x28>;
			supports-cqe;
			status = "okay";
			bus-width = <0x08>;
			non-removable;
		};

		hda@3510000 {
			compatible = "nvidia,tegra234-hda";
			reg = <0x00 0x3510000 0x00 0x10000>;
			interrupts = <0x00 0x3c 0x04>;
			clocks = <0x03 0x1ca 0x03 0x1c9>;
			clock-names = "hda\0hda2codec_2x";
			resets = <0x03 0x14 0x03 0x15>;
			reset-names = "hda\0hda2codec_2x";
			power-domains = <0x03 0x03>;
			interconnects = <0x58 0x15 0x59 0x58 0x35 0x59>;
			interconnect-names = "dma-mem\0write";
			iommus = <0x04 0x03>;
			status = "okay";
			nvidia,model = "NVIDIA Jetson AGX Orin HDA";
		};

		padctl@3520000 {
			compatible = "nvidia,tegra234-xusb-padctl";
			reg = <0x00 0x3520000 0x00 0x20000 0x00 0x3540000 0x00 0x10000>;
			reg-names = "padctl\0ao";
			interrupts = <0x00 0xa7 0x04>;
			resets = <0x03 0x72>;
			reset-names = "padctl";
			status = "okay";
			vclamp-usb-supply = <0xf6>;
			avdd-usb-supply = <0xf7>;
			phandle = <0xfd>;

			pads {

				usb2 {
					clocks = <0x03 0xa5>;
					clock-names = "trk";

					lanes {

						usb2-0 {
							nvidia,function = "xusb";
							status = "okay";
							#phy-cells = <0x00>;
							phandle = <0xfe>;
						};

						usb2-1 {
							nvidia,function = "xusb";
							status = "okay";
							#phy-cells = <0x00>;
							phandle = <0x101>;
						};

						usb2-2 {
							nvidia,function = "xusb";
							status = "okay";
							#phy-cells = <0x00>;
							phandle = <0x102>;
						};

						usb2-3 {
							nvidia,function = "xusb";
							status = "okay";
							#phy-cells = <0x00>;
							phandle = <0x103>;
						};
					};
				};

				usb3 {

					lanes {

						usb3-0 {
							nvidia,function = "xusb";
							status = "okay";
							#phy-cells = <0x00>;
							phandle = <0x104>;
						};

						usb3-1 {
							nvidia,function = "xusb";
							status = "okay";
							#phy-cells = <0x00>;
							phandle = <0xff>;
						};

						usb3-2 {
							nvidia,function = "xusb";
							status = "okay";
							#phy-cells = <0x00>;
							phandle = <0x105>;
						};

						usb3-3 {
							nvidia,function = "xusb";
							status = "disabled";
							#phy-cells = <0x00>;
						};
					};
				};
			};

			ports {

				usb2-0 {
					status = "okay";
					vbus-supply = <0xf8>;
					mode = "otg";
					usb-role-switch;

					port {

						endpoint {
							remote-endpoint = <0xf9>;
							phandle = <0x10d>;
						};
					};
				};

				usb2-1 {
					status = "okay";
					vbus-supply = <0xf8>;
					mode = "host";

					port {

						endpoint {
							remote-endpoint = <0xfa>;
							phandle = <0x10b>;
						};
					};
				};

				usb2-2 {
					status = "okay";
					vbus-supply = <0xf8>;
					mode = "host";
				};

				usb2-3 {
					status = "okay";
					vbus-supply = <0xf8>;
					mode = "host";
				};

				usb3-0 {
					status = "okay";
					nvidia,usb2-companion = <0x01>;

					port {

						endpoint {
							remote-endpoint = <0xfb>;
							phandle = <0x10c>;
						};
					};
				};

				usb3-1 {
					status = "okay";
					nvidia,usb2-companion = <0x00>;

					port {

						endpoint {
							remote-endpoint = <0xfc>;
							phandle = <0x10e>;
						};
					};
				};

				usb3-2 {
					status = "okay";
					nvidia,usb2-companion = <0x03>;
				};

				usb3-3 {
					status = "disabled";
				};
			};
		};

		usb@3550000 {
			compatible = "nvidia,tegra234-xudc";
			reg = <0x00 0x3550000 0x00 0x8000 0x00 0x3558000 0x00 0x8000>;
			reg-names = "base\0fpci";
			interrupts = <0x00 0xa6 0x04>;
			clocks = <0x03 0x109 0x03 0x10c 0x03 0x113 0x03 0x110>;
			clock-names = "dev\0ss\0ss_src\0fs_src";
			interconnects = <0x58 0x4c 0x59 0x58 0x4d 0x59>;
			interconnect-names = "dma-mem\0write";
			iommus = <0xf3 0x0f>;
			power-domains = <0x03 0x0b 0x03 0x0a>;
			power-domain-names = "dev\0ss";
			nvidia,xusb-padctl = <0xfd>;
			dma-coherent;
			status = "okay";
			phys = <0xfe 0xff>;
			phy-names = "usb2-0\0usb3-0";
		};

		usb@3610000 {
			compatible = "nvidia,tegra234-xusb";
			reg = <0x00 0x3610000 0x00 0x40000 0x00 0x3600000 0x00 0x10000 0x00 0x3650000 0x00 0x10000>;
			reg-names = "hcd\0fpci\0bar2";
			interrupts-extended = <0x01 0x00 0xa3 0x04 0x01 0x00 0xa4 0x04 0x100 0x4c 0x04 0x100 0x4d 0x04 0x100 0x4e 0x04 0x100 0x4f 0x04 0x100 0x50 0x04 0x100 0x51 0x04 0x100 0x52 0x04>;
			interrupt-names = "xhci\0mbox\0wake0\0wake1\0wake2\0wake3\0wake4\0wake5\0wake6";
			clocks = <0x03 0x10b 0x03 0x10d 0x03 0x10c 0x03 0x113 0x03 0x0e 0x03 0x110 0x03 0x67 0x03 0x0e 0x03 0x64>;
			clock-names = "xusb_host\0xusb_falcon_src\0xusb_ss\0xusb_ss_src\0xusb_hs_src\0xusb_fs_src\0pll_u_480m\0clk_m\0pll_e";
			interconnects = <0x58 0x4a 0x59 0x58 0x4b 0x59>;
			interconnect-names = "dma-mem\0write";
			iommus = <0xf3 0x0e>;
			power-domains = <0x03 0x0c 0x03 0x0a>;
			power-domain-names = "xusb_host\0xusb_ss";
			nvidia,xusb-padctl = <0xfd>;
			dma-coherent;
			status = "okay";
			phys = <0xfe 0x101 0x102 0x103 0x104 0xff 0x105>;
			phy-names = "usb2-0\0usb2-1\0usb2-2\0usb2-3\0usb3-0\0usb3-1\0usb3-2";
		};

		fuse@3810000 {
			compatible = "nvidia,tegra234-efuse";
			reg = <0x00 0x3810000 0x00 0x10000>;
			clocks = <0x03 0x28>;
			clock-names = "fuse";
		};

		hardware-timestamp@3aa0000 {
			compatible = "nvidia,tegra234-gte-lic";
			reg = <0x00 0x3aa0000 0x00 0x10000>;
			interrupts = <0x00 0x0b 0x04>;
			nvidia,int-threshold = <0x01>;
			#timestamp-cells = <0x01>;
			phandle = <0x1fe>;
		};

		hsp@3c00000 {
			compatible = "nvidia,tegra234-hsp\0nvidia,tegra194-hsp";
			reg = <0x00 0x3c00000 0x00 0xa0000>;
			interrupts = <0x00 0xb0 0x04 0x00 0x78 0x04 0x00 0x79 0x04 0x00 0x7a 0x04 0x00 0x7b 0x04 0x00 0x7c 0x04 0x00 0x7d 0x04 0x00 0x7e 0x04 0x00 0x7f 0x04>;
			interrupt-names = "doorbell\0shared0\0shared1\0shared2\0shared3\0shared4\0shared5\0shared6\0shared7";
			#mbox-cells = <0x02>;
			phandle = <0x120>;
		};

		phy@3e00000 {
			compatible = "nvidia,tegra234-p2u";
			reg = <0x00 0x3e00000 0x00 0x10000>;
			reg-names = "ctl";
			#phy-cells = <0x00>;
			phandle = <0x1ff>;
		};

		phy@3e10000 {
			compatible = "nvidia,tegra234-p2u";
			reg = <0x00 0x3e10000 0x00 0x10000>;
			reg-names = "ctl";
			#phy-cells = <0x00>;
			phandle = <0x200>;
		};

		phy@3e20000 {
			compatible = "nvidia,tegra234-p2u";
			reg = <0x00 0x3e20000 0x00 0x10000>;
			reg-names = "ctl";
			#phy-cells = <0x00>;
			phandle = <0x201>;
		};

		phy@3e30000 {
			compatible = "nvidia,tegra234-p2u";
			reg = <0x00 0x3e30000 0x00 0x10000>;
			reg-names = "ctl";
			#phy-cells = <0x00>;
			phandle = <0x110>;
		};

		phy@3e40000 {
			compatible = "nvidia,tegra234-p2u";
			reg = <0x00 0x3e40000 0x00 0x10000>;
			reg-names = "ctl";
			#phy-cells = <0x00>;
			phandle = <0x111>;
		};

		phy@3e50000 {
			compatible = "nvidia,tegra234-p2u";
			reg = <0x00 0x3e50000 0x00 0x10000>;
			reg-names = "ctl";
			#phy-cells = <0x00>;
			phandle = <0x112>;
		};

		phy@3e60000 {
			compatible = "nvidia,tegra234-p2u";
			reg = <0x00 0x3e60000 0x00 0x10000>;
			reg-names = "ctl";
			#phy-cells = <0x00>;
			phandle = <0x113>;
		};

		phy@3e70000 {
			compatible = "nvidia,tegra234-p2u";
			reg = <0x00 0x3e70000 0x00 0x10000>;
			reg-names = "ctl";
			#phy-cells = <0x00>;
			phandle = <0x114>;
		};

		phy@3e90000 {
			compatible = "nvidia,tegra234-p2u";
			reg = <0x00 0x3e90000 0x00 0x10000>;
			reg-names = "ctl";
			#phy-cells = <0x00>;
			phandle = <0x118>;
		};

		phy@3ea0000 {
			compatible = "nvidia,tegra234-p2u";
			reg = <0x00 0x3ea0000 0x00 0x10000>;
			reg-names = "ctl";
			#phy-cells = <0x00>;
			phandle = <0x119>;
		};

		phy@3eb0000 {
			compatible = "nvidia,tegra234-p2u";
			reg = <0x00 0x3eb0000 0x00 0x10000>;
			reg-names = "ctl";
			#phy-cells = <0x00>;
			phandle = <0x11a>;
		};

		phy@3ec0000 {
			compatible = "nvidia,tegra234-p2u";
			reg = <0x00 0x3ec0000 0x00 0x10000>;
			reg-names = "ctl";
			#phy-cells = <0x00>;
			phandle = <0x11b>;
		};

		phy@3ed0000 {
			compatible = "nvidia,tegra234-p2u";
			reg = <0x00 0x3ed0000 0x00 0x10000>;
			reg-names = "ctl";
			#phy-cells = <0x00>;
			phandle = <0x11c>;
		};

		phy@3ee0000 {
			compatible = "nvidia,tegra234-p2u";
			reg = <0x00 0x3ee0000 0x00 0x10000>;
			reg-names = "ctl";
			#phy-cells = <0x00>;
			phandle = <0x11d>;
		};

		phy@3ef0000 {
			compatible = "nvidia,tegra234-p2u";
			reg = <0x00 0x3ef0000 0x00 0x10000>;
			reg-names = "ctl";
			#phy-cells = <0x00>;
			phandle = <0x11e>;
		};

		phy@3f00000 {
			compatible = "nvidia,tegra234-p2u";
			reg = <0x00 0x3f00000 0x00 0x10000>;
			reg-names = "ctl";
			#phy-cells = <0x00>;
			phandle = <0x11f>;
		};

		phy@3f20000 {
			compatible = "nvidia,tegra234-p2u";
			reg = <0x00 0x3f20000 0x00 0x10000>;
			reg-names = "ctl";
			#phy-cells = <0x00>;
			phandle = <0x202>;
		};

		phy@3f30000 {
			compatible = "nvidia,tegra234-p2u";
			reg = <0x00 0x3f30000 0x00 0x10000>;
			reg-names = "ctl";
			#phy-cells = <0x00>;
			phandle = <0x203>;
		};

		phy@3f40000 {
			compatible = "nvidia,tegra234-p2u";
			reg = <0x00 0x3f40000 0x00 0x10000>;
			reg-names = "ctl";
			#phy-cells = <0x00>;
			phandle = <0x204>;
		};

		phy@3f50000 {
			compatible = "nvidia,tegra234-p2u";
			reg = <0x00 0x3f50000 0x00 0x10000>;
			reg-names = "ctl";
			#phy-cells = <0x00>;
			phandle = <0x205>;
		};

		phy@3f60000 {
			compatible = "nvidia,tegra234-p2u";
			reg = <0x00 0x3f60000 0x00 0x10000>;
			reg-names = "ctl";
			#phy-cells = <0x00>;
			phandle = <0x206>;
		};

		phy@3f70000 {
			compatible = "nvidia,tegra234-p2u";
			reg = <0x00 0x3f70000 0x00 0x10000>;
			reg-names = "ctl";
			#phy-cells = <0x00>;
			phandle = <0x207>;
		};

		phy@3f80000 {
			compatible = "nvidia,tegra234-p2u";
			reg = <0x00 0x3f80000 0x00 0x10000>;
			reg-names = "ctl";
			#phy-cells = <0x00>;
			phandle = <0x208>;
		};

		phy@3f90000 {
			compatible = "nvidia,tegra234-p2u";
			reg = <0x00 0x3f90000 0x00 0x10000>;
			reg-names = "ctl";
			#phy-cells = <0x00>;
			phandle = <0x209>;
		};

		ethernet@6800000 {
			compatible = "nvidia,tegra234-mgbe";
			reg = <0x00 0x6800000 0x00 0x10000 0x00 0x6810000 0x00 0x10000 0x00 0x68a0000 0x00 0x10000>;
			reg-names = "hypervisor\0mac\0xpcs";
			interrupts = <0x00 0x180 0x04>;
			interrupt-names = "common";
			clocks = <0x03 0x17c 0x03 0x179 0x03 0x178 0x03 0x17d 0x03 0x165 0x03 0xf8 0x03 0x176 0x03 0x17b 0x03 0x171 0x03 0x169 0x03 0x175 0x03 0x177>;
			clock-names = "mgbe\0mac\0mac-divider\0ptp-ref\0rx-input-m\0rx-input\0tx\0eee-pcs\0rx-pcs-input\0rx-pcs-m\0rx-pcs\0tx-pcs";
			resets = <0x03 0x2e 0x03 0x2d>;
			reset-names = "mac\0pcs";
			interconnects = <0x58 0x58 0x59 0x58 0x5c 0x59>;
			interconnect-names = "dma-mem\0write";
			iommus = <0x04 0x06>;
			power-domains = <0x03 0x12>;
			status = "disabled";  // RM01: 使用PCIe RTL8111H替代MGBE
			snps,axi-config = <0x106>;
			phy-handle = <0x107>;
			phy-mode = "10gbase-r";

			stmmac-axi-config {
				snps,blen = <0x100 0x80 0x40 0x20>;
				snps,rd_osr_lmt = <0x3f>;
				snps,wr_osr_lmt = <0x3f>;
				phandle = <0x106>;
			};

			mdio {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				phy@0 {
					compatible = "ethernet-phy-ieee802.3-c45";
					reg = <0x00>;
					#phy-cells = <0x00>;
					phandle = <0x107>;
				};
			};
		};

		ethernet@6900000 {
			compatible = "nvidia,tegra234-mgbe";
			reg = <0x00 0x6900000 0x00 0x10000 0x00 0x6910000 0x00 0x10000 0x00 0x69a0000 0x00 0x10000>;
			reg-names = "hypervisor\0mac\0xpcs";
			interrupts = <0x00 0x188 0x04>;
			interrupt-names = "common";
			clocks = <0x03 0x185 0x03 0x182 0x03 0x181 0x03 0x186 0x03 0x166 0x03 0xf9 0x03 0x17f 0x03 0x184 0x03 0x172 0x03 0x16a 0x03 0x17e 0x03 0x180>;
			clock-names = "mgbe\0mac\0mac-divider\0ptp-ref\0rx-input-m\0rx-input\0tx\0eee-pcs\0rx-pcs-input\0rx-pcs-m\0rx-pcs\0tx-pcs";
			resets = <0x03 0x32 0x03 0x31>;
			reset-names = "mac\0pcs";
			interconnects = <0x58 0x59 0x59 0x58 0x5f 0x59>;
			interconnect-names = "dma-mem\0write";
			iommus = <0x04 0x49>;
			power-domains = <0x03 0x13>;
			status = "disabled";
			snps,axi-config = <0x108>;

			stmmac-axi-config {
				snps,blen = <0x100 0x80 0x40 0x20>;
				snps,rd_osr_lmt = <0x3f>;
				snps,wr_osr_lmt = <0x3f>;
				phandle = <0x108>;
			};
		};

		ethernet@6a00000 {
			compatible = "nvidia,tegra234-mgbe";
			reg = <0x00 0x6a00000 0x00 0x10000 0x00 0x6a10000 0x00 0x10000 0x00 0x6aa0000 0x00 0x10000>;
			reg-names = "hypervisor\0mac\0xpcs";
			interrupts = <0x00 0x190 0x04>;
			interrupt-names = "common";
			clocks = <0x03 0x18e 0x03 0x18b 0x03 0x18a 0x03 0x18f 0x03 0x167 0x03 0xfa 0x03 0x188 0x03 0x18d 0x03 0x173 0x03 0x16b 0x03 0x187 0x03 0x189>;
			clock-names = "mgbe\0mac\0mac-divider\0ptp-ref\0rx-input-m\0rx-input\0tx\0eee-pcs\0rx-pcs-input\0rx-pcs-m\0rx-pcs\0tx-pcs";
			resets = <0x03 0x36 0x03 0x35>;
			reset-names = "mac\0pcs";
			interconnects = <0x58 0x5a 0x59 0x58 0x61 0x59>;
			interconnect-names = "dma-mem\0write";
			iommus = <0x04 0x4a>;
			power-domains = <0x03 0x14>;
			status = "disabled";
			snps,axi-config = <0x109>;

			stmmac-axi-config {
				snps,blen = <0x100 0x80 0x40 0x20>;
				snps,rd_osr_lmt = <0x3f>;
				snps,wr_osr_lmt = <0x3f>;
				phandle = <0x109>;
			};
		};

		ethernet@6b00000 {
			compatible = "nvidia,tegra234-mgbe";
			reg = <0x00 0x6b00000 0x00 0x10000 0x00 0x6b10000 0x00 0x10000 0x00 0x6ba0000 0x00 0x10000>;
			reg-names = "hypervisor\0mac\0xpcs";
			interrupts = <0x00 0x198 0x04>;
			interrupt-names = "common";
			clocks = <0x03 0x197 0x03 0x194 0x03 0x193 0x03 0x198 0x03 0x168 0x03 0xfb 0x03 0x191 0x03 0x196 0x03 0x174 0x03 0x16c 0x03 0x190 0x03 0x192>;
			clock-names = "mgbe\0mac\0mac-divider\0ptp-ref\0rx-input-m\0rx-input\0tx\0eee-pcs\0rx-pcs-input\0rx-pcs-m\0rx-pcs\0tx-pcs";
			resets = <0x03 0x58 0x03 0x57>;
			reset-names = "mac\0pcs";
			interconnects = <0x58 0x5b 0x59 0x58 0x65 0x59>;
			interconnect-names = "dma-mem\0write";
			iommus = <0x04 0x4b>;
			power-domains = <0x03 0x14>;
			status = "disabled";
		};

		iommu@8000000 {
			compatible = "nvidia,tegra234-smmu\0nvidia,smmu-500";
			reg = <0x00 0x8000000 0x00 0x1000000 0x00 0x7000000 0x00 0x1000000>;
			interrupts = <0x00 0xee 0x04 0x00 0xf2 0x04 0x00 0xee 0x04 0x00 0xf2 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04 0x00 0xee 0x04>;
			stream-match-mask = <0x7f80>;
			#global-interrupts = <0x02>;
			#iommu-cells = <0x01>;
			nvidia,memory-controller = <0x58>;
			status = "okay";
			phandle = <0xf3>;
		};

		sce-fabric@b600000 {
			compatible = "nvidia,tegra234-sce-fabric";
			reg = <0x00 0xb600000 0x00 0x40000>;
			interrupts = <0x00 0xad 0x04>;
			status = "okay";
		};

		rce-fabric@be00000 {
			compatible = "nvidia,tegra234-rce-fabric";
			reg = <0x00 0xbe00000 0x00 0x40000>;
			interrupts = <0x00 0xaf 0x04>;
			status = "okay";
		};

		hsp@c150000 {
			compatible = "nvidia,tegra234-hsp\0nvidia,tegra194-hsp";
			reg = <0x00 0xc150000 0x00 0x90000>;
			interrupts = <0x00 0x85 0x04 0x00 0x86 0x04 0x00 0x87 0x04 0x00 0x88 0x04>;
			interrupt-names = "shared1\0shared2\0shared3\0shared4";
			#mbox-cells = <0x02>;
			phandle = <0x141>;
		};

		hardware-timestamp@c1e0000 {
			compatible = "nvidia,tegra234-gte-aon";
			reg = <0x00 0xc1e0000 0x00 0x10000>;
			interrupts = <0x00 0x0d 0x04>;
			nvidia,int-threshold = <0x01>;
			nvidia,gpio-controller = <0x10a>;
			#timestamp-cells = <0x01>;
			phandle = <0x20a>;
		};

		i2c@c240000 {
			compatible = "nvidia,tegra194-i2c";
			reg = <0x00 0xc240000 0x00 0x100>;
			interrupts = <0x00 0x1a 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			status = "okay";
			clock-frequency = <0x186a0>;
			clocks = <0x03 0x31 0x03 0x66>;
			clock-names = "div-clk\0parent";
			assigned-clocks = <0x03 0x31>;
			assigned-clock-parents = <0x03 0x66>;
			resets = <0x03 0x1d>;
			reset-names = "i2c";
			dmas = <0xee 0x16 0xee 0x16>;
			dma-names = "rx\0tx";
			phandle = <0x20b>;

			typec@8 {
				compatible = "cypress,cypd4226";
				reg = <0x08>;
				interrupt-parent = <0xf1>;
				interrupts = <0x94 0x08>;
				firmware-name = "nvidia,jetson-agx-xavier";
				status = "disabled";  // RM01: 载板无USB-C控制器
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				connector@0 {
					compatible = "usb-c-connector";
					reg = <0x00>;
					label = "USB-C";
					data-role = "host";
					phandle = <0x20c>;

					ports {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						port@0 {
							reg = <0x00>;

							endpoint {
								remote-endpoint = <0x10b>;
								phandle = <0xfa>;
							};
						};

						port@1 {
							reg = <0x01>;

							endpoint {
								remote-endpoint = <0x10c>;
								phandle = <0xfb>;
							};
						};
					};
				};

				connector@1 {
					compatible = "usb-c-connector";
					reg = <0x01>;
					label = "USB-C";
					data-role = "dual";
					phandle = <0x20d>;

					ports {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						port@0 {
							reg = <0x00>;

							endpoint {
								remote-endpoint = <0x10d>;
								phandle = <0xf9>;
							};
						};

						port@1 {
							reg = <0x01>;

							endpoint {
								remote-endpoint = <0x10e>;
								phandle = <0xfc>;
							};
						};
					};
				};
			};
		};

		i2c@c250000 {
			compatible = "nvidia,tegra194-i2c";
			reg = <0x00 0xc250000 0x00 0x100>;
			interrupts = <0x00 0x20 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			status = "disabled";
			clock-frequency = <0x61a80>;
			clocks = <0x03 0x36 0x03 0x66>;
			clock-names = "div-clk\0parent";
			assigned-clocks = <0x03 0x36>;
			assigned-clock-parents = <0x03 0x66>;
			resets = <0x03 0x22>;
			reset-names = "i2c";
			dmas = <0xee 0x00 0xee 0x00>;
			dma-names = "rx\0tx";
			phandle = <0x20e>;
		};

		spi@c260000 {
			compatible = "nvidia,tegra210-spi\0nvidia,tegra114-spi";
			reg = <0x00 0xc260000 0x00 0x1000>;
			interrupts = <0x00 0x25 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clocks = <0x03 0x88>;
			clock-names = "spi";
			iommus = <0x04 0x04>;
			assigned-clocks = <0x03 0x88>;
			assigned-clock-parents = <0x03 0x66>;
			resets = <0x03 0x5c>;
			reset-names = "spi";
			dmas = <0xee 0x13 0xee 0x13>;
			dma-names = "rx\0tx";
			dma-coherent;
			status = "disabled";
		};

		rtc@c2a0000 {
			compatible = "nvidia,tegra234-rtc\0nvidia,tegra20-rtc";
			reg = <0x00 0xc2a0000 0x00 0x10000>;
			interrupt-parent = <0x100>;
			interrupts = <0x49 0x04>;
			clocks = <0x03 0x121>;
			clock-names = "rtc";
			status = "okay";
		};

		gpio@c2f0000 {
			compatible = "nvidia,tegra234-gpio-aon";
			reg-names = "security\0gpio";
			reg = <0x00 0xc2f0000 0x00 0x1000 0x00 0xc2f1000 0x00 0x1000>;
			interrupts = <0x00 0x38 0x04 0x00 0x39 0x04 0x00 0x3a 0x04 0x00 0x3b 0x04>;
			#interrupt-cells = <0x02>;
			interrupt-controller;
			#gpio-cells = <0x02>;
			gpio-controller;
			gpio-ranges = <0x10f 0x00 0x00 0x20>;
			phandle = <0x10a>;
		};

		pinmux@c300000 {
			compatible = "nvidia,tegra234-pinmux-aon";
			reg = <0x00 0xc300000 0x00 0x4000>;
			phandle = <0x10f>;
		};

		pwm@c340000 {
			compatible = "nvidia,tegra234-pwm\0nvidia,tegra194-pwm";
			reg = <0x00 0xc340000 0x00 0x10000>;
			clocks = <0x03 0x6c>;
			resets = <0x03 0x47>;
			reset-names = "pwm";
			status = "disabled";
			#pwm-cells = <0x02>;
			phandle = <0x20f>;
		};

		pmc@c360000 {
			compatible = "nvidia,tegra234-pmc";
			reg = <0x00 0xc360000 0x00 0x10000 0x00 0xc370000 0x00 0x10000 0x00 0xc380000 0x00 0x10000 0x00 0xc390000 0x00 0x10000 0x00 0xc3a0000 0x00 0x10000>;
			reg-names = "pmc\0wake\0aotag\0scratch\0misc";
			#interrupt-cells = <0x02>;
			interrupt-controller;
			nvidia,invert-interrupt;
			phandle = <0x100>;

			sdmmc1-1v8 {
				pins = "sdmmc1-hv";
				power-source = <0x00>;
				phandle = <0xf5>;
			};

			sdmmc1-3v3 {
				pins = "sdmmc1-hv";
				power-source = <0x01>;
				phandle = <0xf4>;
			};

			sdmmc3-1v8 {
				pins = "sdmmc3-hv";
				power-source = <0x00>;
				phandle = <0x210>;
			};

			sdmmc3-3v3 {
				pins = "sdmmc3-hv";
				power-source = <0x01>;
				phandle = <0x211>;
			};
		};

		aon-fabric@c600000 {
			compatible = "nvidia,tegra234-aon-fabric";
			reg = <0x00 0xc600000 0x00 0x40000>;
			interrupts = <0x00 0xac 0x04>;
			status = "okay";
		};

		bpmp-fabric@d600000 {
			compatible = "nvidia,tegra234-bpmp-fabric";
			reg = <0x00 0xd600000 0x00 0x40000>;
			interrupts = <0x00 0xae 0x04>;
			status = "okay";
		};

		dce-fabric@de00000 {
			compatible = "nvidia,tegra234-sce-fabric";
			reg = <0x00 0xde00000 0x00 0x40000>;
			interrupts = <0x00 0x17d 0x04>;
			status = "okay";
		};

		ccplex@e000000 {
			compatible = "nvidia,tegra234-ccplex-cluster";
			reg = <0x00 0xe000000 0x00 0x5ffff>;
			nvidia,bpmp = <0x03>;
			status = "okay";
		};

		interrupt-controller@f400000 {
			compatible = "arm,gic-v3";
			reg = <0x00 0xf400000 0x00 0x10000 0x00 0xf440000 0x00 0x200000>;
			interrupt-parent = <0x01>;
			interrupts = <0x01 0x09 0xf04>;
			#redistributor-regions = <0x01>;
			#interrupt-cells = <0x03>;
			interrupt-controller;
			phandle = <0x01>;
		};

		iommu@10000000 {
			compatible = "nvidia,tegra234-smmu\0nvidia,smmu-500";
			reg = <0x00 0x10000000 0x00 0x1000000>;
			interrupts = <0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04 0x00 0xf0 0x04>;
			stream-match-mask = <0x7f80>;
			#global-interrupts = <0x01>;
			#iommu-cells = <0x01>;
			nvidia,memory-controller = <0x58>;
			status = "okay";
			phandle = <0x212>;
		};

		iommu@12000000 {
			compatible = "nvidia,tegra234-smmu\0nvidia,smmu-500";
			reg = <0x00 0x12000000 0x00 0x1000000 0x00 0x11000000 0x00 0x1000000>;
			interrupts = <0x00 0xaa 0x04 0x00 0xe8 0x04 0x00 0xaa 0x04 0x00 0xe8 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04 0x00 0xaa 0x04>;
			stream-match-mask = <0x7f80>;
			#global-interrupts = <0x02>;
			#iommu-cells = <0x01>;
			nvidia,memory-controller = <0x58>;
			status = "okay";
			phandle = <0x04>;
		};

		cbb-fabric@13a00000 {
			compatible = "nvidia,tegra234-cbb-fabric";
			reg = <0x00 0x13a00000 0x00 0x400000>;
			interrupts = <0x00 0xe7 0x04>;
			status = "okay";
		};

		host1x@13e00000 {
			compatible = "nvidia,tegra234-host1x";
			reg = <0x00 0x13e00000 0x00 0x10000 0x00 0x13e10000 0x00 0x10000 0x00 0x13e40000 0x00 0x10000>;
			reg-names = "common\0hypervisor\0vm";
			interrupts = <0x00 0x1c0 0x04 0x00 0x1c1 0x04 0x00 0x1c2 0x04 0x00 0x1c3 0x04 0x00 0x1c4 0x04 0x00 0x1c5 0x04 0x00 0x1c6 0x04 0x00 0x1c7 0x04 0x00 0x107 0x04>;
			interrupt-names = "syncpt0\0syncpt1\0syncpt2\0syncpt3\0syncpt4\0syncpt5\0syncpt6\0syncpt7\0host1x";
			clocks = <0x03 0x2e>;
			clock-names = "host1x";
			#address-cells = <0x02>;
			#size-cells = <0x02>;
			ranges = <0x00 0x14800000 0x00 0x14800000 0x00 0x2000000>;
			interconnects = <0x58 0x16 0x59>;
			interconnect-names = "dma-mem";
			iommus = <0xf3 0x27>;
			dma-coherent;
			iommu-map = <0x00 0x04 0x35 0x01 0x01 0x04 0x36 0x01 0x02 0x04 0x37 0x01 0x03 0x04 0x38 0x01 0x04 0x04 0x39 0x01 0x05 0x04 0x3a 0x01 0x06 0x04 0x3b 0x01 0x07 0x04 0x3c 0x01 0x08 0xf3 0x35 0x01 0x09 0xf3 0x36 0x01 0x0a 0xf3 0x37 0x01 0x0b 0xf3 0x38 0x01 0x0c 0xf3 0x39 0x01 0x0d 0xf3 0x3a 0x01 0x0e 0xf3 0x3b 0x01 0x0f 0xf3 0x3c 0x01>;

			vic@15340000 {
				compatible = "nvidia,tegra234-vic";
				reg = <0x00 0x15340000 0x00 0x40000>;
				interrupts = <0x00 0xce 0x04>;
				clocks = <0x03 0xa7>;
				clock-names = "vic";
				resets = <0x03 0x71>;
				reset-names = "vic";
				power-domains = <0x03 0x1d>;
				interconnects = <0x58 0x6c 0x59 0x58 0x6d 0x59>;
				interconnect-names = "dma-mem\0write";
				iommus = <0xf3 0x34>;
				dma-coherent;
			};

			nvdec@15480000 {
				compatible = "nvidia,tegra234-nvdec";
				reg = <0x00 0x15480000 0x00 0x40000>;
				clocks = <0x03 0x53 0x03 0x28 0x03 0x9a>;
				clock-names = "nvdec\0fuse\0tsec_pka";
				resets = <0x03 0x2c>;
				reset-names = "nvdec";
				power-domains = <0x03 0x17>;
				interconnects = <0x58 0x78 0x59 0x58 0x79 0x59>;
				interconnect-names = "dma-mem\0write";
				iommus = <0xf3 0x29>;
				dma-coherent;
				nvidia,memory-controller = <0x58>;
				nvidia,bl-manifest-offset = <0x00>;
				nvidia,bl-data-offset = <0x00>;
				nvidia,bl-code-offset = <0x00>;
				nvidia,os-manifest-offset = <0x00>;
				nvidia,os-data-offset = <0x00>;
				nvidia,os-code-offset = <0x00>;
				status = "disabled";
			};

			crypto@15820000 {
				compatible = "nvidia,tegra234-se-aes";
				reg = <0x00 0x15820000 0x00 0x10000>;
				clocks = <0x03 0x7c>;
				iommus = <0xf3 0x2e>;
				dma-coherent;
			};

			crypto@15840000 {
				compatible = "nvidia,tegra234-se-hash";
				reg = <0x00 0x15840000 0x00 0x10000>;
				clocks = <0x03 0x7c>;
				iommus = <0xf3 0x2f>;
				dma-coherent;
			};
		};

		pcie@140a0000 {
			compatible = "nvidia,tegra234-pcie";
			power-domains = <0x03 0x0d>;
			reg = <0x00 0x140a0000 0x00 0x20000 0x00 0x2a000000 0x00 0x40000 0x00 0x2a040000 0x00 0x40000 0x00 0x2a080000 0x00 0x40000 0x35 0x30000000 0x00 0x10000000>;
			reg-names = "appl\0config\0atu_dma\0dbi\0ecam";
			#address-cells = <0x03>;
			#size-cells = <0x02>;
			device_type = "pci";
			num-lanes = <0x04>;
			num-viewport = <0x08>;
			linux,pci-domain = <0x08>;
			clocks = <0x03 0xac>;
			clock-names = "core";
			resets = <0x03 0x1a 0x03 0x19>;
			reset-names = "apb\0core";
			interrupts = <0x00 0x164 0x04 0x00 0x165 0x04>;
			interrupt-names = "intr\0msi";
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0x00 0x00 0x00 0x00>;
			interrupt-map = <0x00 0x00 0x00 0x00 0x01 0x00 0x164 0x04>;
			nvidia,bpmp = <0x03 0x08>;
			nvidia,aspm-cmrt-us = <0x3c>;
			nvidia,aspm-pwr-on-t-us = <0x14>;
			nvidia,aspm-l0s-entrance-latency-us = <0x03>;
			bus-range = <0x00 0xff>;
			ranges = <0x43000000 0x32 0x40000000 0x32 0x40000000 0x02 0xe8000000 0x2000000 0x00 0x40000000 0x35 0x28000000 0x00 0x8000000 0x1000000 0x00 0x2a100000 0x00 0x2a100000 0x00 0x100000>;
			interconnects = <0x58 0x32 0x59 0x58 0x3b 0x59>;
			interconnect-names = "dma-mem\0write";
			iommu-map = <0x00 0xf3 0x09 0x1000>;
			iommu-map-mask = <0x00>;
			dma-coherent;
			status = "disabled";
		};

		pcie@140c0000 {
			compatible = "nvidia,tegra234-pcie";
			power-domains = <0x03 0x0e>;
			reg = <0x00 0x140c0000 0x00 0x20000 0x00 0x2c000000 0x00 0x40000 0x00 0x2c040000 0x00 0x40000 0x00 0x2c080000 0x00 0x40000 0x38 0x30000000 0x00 0x10000000>;
			reg-names = "appl\0config\0atu_dma\0dbi\0ecam";
			#address-cells = <0x03>;
			#size-cells = <0x02>;
			device_type = "pci";
			num-lanes = <0x04>;
			num-viewport = <0x08>;
			linux,pci-domain = <0x09>;
			clocks = <0x03 0xad>;
			clock-names = "core";
			resets = <0x03 0x1c 0x03 0x1b>;
			reset-names = "apb\0core";
			interrupts = <0x00 0x166 0x04 0x00 0x167 0x04>;
			interrupt-names = "intr\0msi";
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0x00 0x00 0x00 0x00>;
			interrupt-map = <0x00 0x00 0x00 0x00 0x01 0x00 0x166 0x04>;
			nvidia,bpmp = <0x03 0x09>;
			nvidia,aspm-cmrt-us = <0x3c>;
			nvidia,aspm-pwr-on-t-us = <0x14>;
			nvidia,aspm-l0s-entrance-latency-us = <0x03>;
			bus-range = <0x00 0xff>;
			ranges = <0x43000000 0x35 0x40000000 0x35 0x40000000 0x02 0xc0000000 0x2000000 0x00 0x40000000 0x38 0x28000000 0x00 0x8000000 0x1000000 0x00 0x2c100000 0x00 0x2c100000 0x00 0x100000>;
			interconnects = <0x58 0x3c 0x59 0x58 0x3e 0x59>;
			interconnect-names = "dma-mem\0write";
			iommu-map = <0x00 0x04 0x1f 0x1000>;
			iommu-map-mask = <0x00>;
			dma-coherent;
			status = "disabled";
		};

		pcie@140e0000 {
			compatible = "nvidia,tegra234-pcie";
			power-domains = <0x03 0x0f>;
			reg = <0x00 0x140e0000 0x00 0x20000 0x00 0x2e000000 0x00 0x40000 0x00 0x2e040000 0x00 0x40000 0x00 0x2e080000 0x00 0x40000 0x3b 0x30000000 0x00 0x10000000>;
			reg-names = "appl\0config\0atu_dma\0dbi\0ecam";
			#address-cells = <0x03>;
			#size-cells = <0x02>;
			device_type = "pci";
			num-lanes = <0x04>;
			num-viewport = <0x08>;
			linux,pci-domain = <0x0a>;
			clocks = <0x03 0xbb>;
			clock-names = "core";
			resets = <0x03 0x39 0x03 0x38>;
			reset-names = "apb\0core";
			interrupts = <0x00 0x168 0x04 0x00 0x169 0x04>;
			interrupt-names = "intr\0msi";
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0x00 0x00 0x00 0x00>;
			interrupt-map = <0x00 0x00 0x00 0x00 0x01 0x00 0x168 0x04>;
			nvidia,bpmp = <0x03 0x0a>;
			nvidia,aspm-cmrt-us = <0x3c>;
			nvidia,aspm-pwr-on-t-us = <0x14>;
			nvidia,aspm-l0s-entrance-latency-us = <0x03>;
			bus-range = <0x00 0xff>;
			ranges = <0x43000000 0x38 0x40000000 0x38 0x40000000 0x02 0xe8000000 0x2000000 0x00 0x40000000 0x3b 0x28000000 0x00 0x8000000 0x1000000 0x00 0x2e100000 0x00 0x2e100000 0x00 0x100000>;
			interconnects = <0x58 0x3f 0x59 0x58 0x40 0x59>;
			interconnect-names = "dma-mem\0write";
			iommu-map = <0x00 0xf3 0x0b 0x1000>;
			iommu-map-mask = <0x00>;
			dma-coherent;
			status = "disabled";
		};

		pcie-ep@140e0000 {
			compatible = "nvidia,tegra234-pcie-ep";
			power-domains = <0x03 0x0f>;
			reg = <0x00 0x140e0000 0x00 0x20000 0x00 0x2e040000 0x00 0x40000 0x00 0x2e080000 0x00 0x40000 0x38 0x40000000 0x03 0x00>;
			reg-names = "appl\0atu_dma\0dbi\0addr_space";
			num-lanes = <0x04>;
			clocks = <0x03 0xbb>;
			clock-names = "core";
			resets = <0x03 0x39 0x03 0x38>;
			reset-names = "apb\0core";
			interrupts = <0x00 0x168 0x04>;
			interrupt-names = "intr";
			nvidia,bpmp = <0x03 0x0a>;
			nvidia,enable-ext-refclk;
			nvidia,aspm-cmrt-us = <0x3c>;
			nvidia,aspm-pwr-on-t-us = <0x14>;
			nvidia,aspm-l0s-entrance-latency-us = <0x03>;
			interconnects = <0x58 0x3f 0x59 0x58 0x40 0x59>;
			interconnect-names = "dma-mem\0write";
			iommu-map = <0x00 0xf3 0x0b 0x1000>;
			iommu-map-mask = <0x00>;
			dma-coherent;
			status = "disabled";
		};

		pcie@14100000 {
			compatible = "nvidia,tegra234-pcie";
			power-domains = <0x03 0x09>;
			reg = <0x00 0x14100000 0x00 0x20000 0x00 0x30000000 0x00 0x40000 0x00 0x30040000 0x00 0x40000 0x00 0x30080000 0x00 0x40000 0x20 0xb0000000 0x00 0x10000000>;
			reg-names = "appl\0config\0atu_dma\0dbi\0ecam";
			#address-cells = <0x03>;
			#size-cells = <0x02>;
			device_type = "pci";
			num-lanes = <0x01>;
			num-viewport = <0x08>;
			linux,pci-domain = <0x01>;
			clocks = <0x03 0xdd>;
			clock-names = "core";
			resets = <0x03 0x7a 0x03 0x75>;
			reset-names = "apb\0core";
			interrupts = <0x00 0x2d 0x04 0x00 0x2e 0x04>;
			interrupt-names = "intr\0msi";
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0x00 0x00 0x00 0x00>;
			interrupt-map = <0x00 0x00 0x00 0x00 0x01 0x00 0x2d 0x04>;
			nvidia,bpmp = <0x03 0x01>;
			nvidia,aspm-cmrt-us = <0x3c>;
			nvidia,aspm-pwr-on-t-us = <0x14>;
			nvidia,aspm-l0s-entrance-latency-us = <0x03>;
			bus-range = <0x00 0xff>;
			ranges = <0x43000000 0x20 0x80000000 0x20 0x80000000 0x00 0x28000000 0x2000000 0x00 0x40000000 0x20 0xa8000000 0x00 0x8000000 0x1000000 0x00 0x30100000 0x00 0x30100000 0x00 0x100000>;
			interconnects = <0x58 0xda 0x59 0x58 0xdb 0x59>;
			interconnect-names = "dma-mem\0write";
			iommu-map = <0x00 0xf3 0x05 0x1000>;
			iommu-map-mask = <0x00>;
			dma-coherent;
			status = "okay";
			vddio-pex-ctl-supply = <0xf6>;
			phys = <0x110>;
			phy-names = "p2u-0";
		};

		pcie@14120000 {
			compatible = "nvidia,tegra234-pcie";
			power-domains = <0x03 0x09>;
			reg = <0x00 0x14120000 0x00 0x20000 0x00 0x32000000 0x00 0x40000 0x00 0x32040000 0x00 0x40000 0x00 0x32080000 0x00 0x40000 0x20 0xf0000000 0x00 0x10000000>;
			reg-names = "appl\0config\0atu_dma\0dbi\0ecam";
			#address-cells = <0x03>;
			#size-cells = <0x02>;
			device_type = "pci";
			num-lanes = <0x01>;
			num-viewport = <0x08>;
			linux,pci-domain = <0x02>;
			clocks = <0x03 0xde>;
			clock-names = "core";
			resets = <0x03 0x7b 0x03 0x76>;
			reset-names = "apb\0core";
			interrupts = <0x00 0x2f 0x04 0x00 0x30 0x04>;
			interrupt-names = "intr\0msi";
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0x00 0x00 0x00 0x00>;
			interrupt-map = <0x00 0x00 0x00 0x00 0x01 0x00 0x2f 0x04>;
			nvidia,bpmp = <0x03 0x02>;
			nvidia,aspm-cmrt-us = <0x3c>;
			nvidia,aspm-pwr-on-t-us = <0x14>;
			nvidia,aspm-l0s-entrance-latency-us = <0x03>;
			bus-range = <0x00 0xff>;
			ranges = <0x43000000 0x20 0xc0000000 0x20 0xc0000000 0x00 0x28000000 0x2000000 0x00 0x40000000 0x20 0xe8000000 0x00 0x8000000 0x1000000 0x00 0x32100000 0x00 0x32100000 0x00 0x100000>;
			interconnects = <0x58 0xdc 0x59 0x58 0xdd 0x59>;
			interconnect-names = "dma-mem\0write";
			iommu-map = <0x00 0xf3 0x06 0x1000>;
			iommu-map-mask = <0x00>;
			dma-coherent;
			status = "disabled";
		};

		pcie@14140000 {
			compatible = "nvidia,tegra234-pcie";
			power-domains = <0x03 0x09>;
			reg = <0x00 0x14140000 0x00 0x20000 0x00 0x34000000 0x00 0x40000 0x00 0x34040000 0x00 0x40000 0x00 0x34080000 0x00 0x40000 0x21 0x30000000 0x00 0x10000000>;
			reg-names = "appl\0config\0atu_dma\0dbi\0ecam";
			#address-cells = <0x03>;
			#size-cells = <0x02>;
			device_type = "pci";
			num-lanes = <0x01>;
			num-viewport = <0x08>;
			linux,pci-domain = <0x03>;
			clocks = <0x03 0xdf>;
			clock-names = "core";
			resets = <0x03 0x7c 0x03 0x77>;
			reset-names = "apb\0core";
			interrupts = <0x00 0x31 0x04 0x00 0x32 0x04>;
			interrupt-names = "intr\0msi";
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0x00 0x00 0x00 0x00>;
			interrupt-map = <0x00 0x00 0x00 0x00 0x01 0x00 0x31 0x04>;
			nvidia,bpmp = <0x03 0x03>;
			nvidia,aspm-cmrt-us = <0x3c>;
			nvidia,aspm-pwr-on-t-us = <0x14>;
			nvidia,aspm-l0s-entrance-latency-us = <0x03>;
			bus-range = <0x00 0xff>;
			ranges = <0x43000000 0x21 0x00 0x21 0x00 0x00 0x28000000 0x2000000 0x00 0x40000000 0x21 0x28000000 0x00 0x8000000 0x1000000 0x00 0x34100000 0x00 0x34100000 0x00 0x100000>;
			interconnects = <0x58 0xde 0x59 0x58 0xdf 0x59>;
			interconnect-names = "dma-mem\0write";
			iommu-map = <0x00 0xf3 0x07 0x1000>;
			iommu-map-mask = <0x00>;
			dma-coherent;
			status = "disabled";
		};

		pcie@14160000 {
			compatible = "nvidia,tegra234-pcie";
			power-domains = <0x03 0x08>;
			reg = <0x00 0x14160000 0x00 0x20000 0x00 0x36000000 0x00 0x40000 0x00 0x36040000 0x00 0x40000 0x00 0x36080000 0x00 0x40000 0x24 0x30000000 0x00 0x10000000>;
			reg-names = "appl\0config\0atu_dma\0dbi\0ecam";
			#address-cells = <0x03>;
			#size-cells = <0x02>;
			device_type = "pci";
			num-lanes = <0x04>;
			num-viewport = <0x08>;
			linux,pci-domain = <0x04>;
			clocks = <0x03 0xe0>;
			clock-names = "core";
			resets = <0x03 0x7d 0x03 0x78>;
			reset-names = "apb\0core";
			interrupts = <0x00 0x33 0x04 0x00 0x34 0x04>;
			interrupt-names = "intr\0msi";
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0x00 0x00 0x00 0x00>;
			interrupt-map = <0x00 0x00 0x00 0x00 0x01 0x00 0x33 0x04>;
			nvidia,bpmp = <0x03 0x04>;
			nvidia,aspm-cmrt-us = <0x3c>;
			nvidia,aspm-pwr-on-t-us = <0x14>;
			nvidia,aspm-l0s-entrance-latency-us = <0x03>;
			bus-range = <0x00 0xff>;
			ranges = <0x43000000 0x21 0x40000000 0x21 0x40000000 0x02 0xe8000000 0x2000000 0x00 0x40000000 0x24 0x28000000 0x00 0x8000000 0x1000000 0x00 0x36100000 0x00 0x36100000 0x00 0x100000>;
			interconnects = <0x58 0xe0 0x59 0x58 0xe1 0x59>;
			interconnect-names = "dma-mem\0write";
			iommu-map = <0x00 0x04 0x13 0x1000>;
			iommu-map-mask = <0x00>;
			dma-coherent;
			status = "disabled";  // RM01: Disabled to reduce boot time
			vddio-pex-ctl-supply = <0xf6>;
			phys = <0x111 0x112 0x113 0x114>;
			phy-names = "p2u-0\0p2u-1\0p2u-2\0p2u-3";
		};

		pcie@14180000 {
			compatible = "nvidia,tegra234-pcie";
			power-domains = <0x03 0x07>;
			reg = <0x00 0x14180000 0x00 0x20000 0x00 0x38000000 0x00 0x40000 0x00 0x38040000 0x00 0x40000 0x00 0x38080000 0x00 0x40000 0x27 0x30000000 0x00 0x10000000>;
			reg-names = "appl\0config\0atu_dma\0dbi\0ecam";
			#address-cells = <0x03>;
			#size-cells = <0x02>;
			device_type = "pci";
			num-lanes = <0x04>;
			num-viewport = <0x08>;
			linux,pci-domain = <0x00>;
			clocks = <0x03 0xdc>;
			clock-names = "core";
			resets = <0x03 0x79 0x03 0x74>;
			reset-names = "apb\0core";
			interrupts = <0x00 0x48 0x04 0x00 0x49 0x04>;
			interrupt-names = "intr\0msi";
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0x00 0x00 0x00 0x00>;
			interrupt-map = <0x00 0x00 0x00 0x00 0x01 0x00 0x48 0x04>;
			nvidia,bpmp = <0x03 0x00>;
			nvidia,aspm-cmrt-us = <0x3c>;
			nvidia,aspm-pwr-on-t-us = <0x14>;
			nvidia,aspm-l0s-entrance-latency-us = <0x03>;
			bus-range = <0x00 0xff>;
			ranges = <0x43000000 0x24 0x40000000 0x24 0x40000000 0x02 0xe8000000 0x2000000 0x00 0x40000000 0x27 0x28000000 0x00 0x8000000 0x1000000 0x00 0x38100000 0x00 0x38100000 0x00 0x100000>;
			interconnects = <0x58 0xd8 0x59 0x58 0xd9 0x59>;
			interconnect-names = "dma-mem\0write";
			iommu-map = <0x00 0x04 0x12 0x1000>;
			iommu-map-mask = <0x00>;
			dma-coherent;
			status = "disabled";
		};

		pcie@141a0000 {
			compatible = "nvidia,tegra234-pcie";
			power-domains = <0x03 0x05>;
			reg = <0x00 0x141a0000 0x00 0x20000 0x00 0x3a000000 0x00 0x40000 0x00 0x3a040000 0x00 0x40000 0x00 0x3a080000 0x00 0x40000 0x2b 0x30000000 0x00 0x10000000>;
			reg-names = "appl\0config\0atu_dma\0dbi\0ecam";
			#address-cells = <0x03>;
			#size-cells = <0x02>;
			device_type = "pci";
			num-lanes = <0x08>;
			num-viewport = <0x08>;
			linux,pci-domain = <0x05>;
			clocks = <0x03 0xe1>;
			clock-names = "core";
			resets = <0x03 0x82 0x03 0x81>;
			reset-names = "apb\0core";
			interrupts = <0x00 0x35 0x04 0x00 0x36 0x04>;
			interrupt-names = "intr\0msi";
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0x00 0x00 0x00 0x00>;
			interrupt-map = <0x00 0x00 0x00 0x00 0x01 0x00 0x35 0x04>;
			nvidia,bpmp = <0x03 0x05>;
			nvidia,aspm-cmrt-us = <0x3c>;
			nvidia,aspm-pwr-on-t-us = <0x14>;
			nvidia,aspm-l0s-entrance-latency-us = <0x03>;
			bus-range = <0x00 0xff>;
			ranges = <0x43000000 0x28 0x00 0x28 0x00 0x03 0x28000000 0x2000000 0x00 0x40000000 0x2b 0x28000000 0x00 0x8000000 0x1000000 0x00 0x3a100000 0x00 0x3a100000 0x00 0x100000>;
			interconnects = <0x58 0xe2 0x59 0x58 0xe3 0x59>;
			interconnect-names = "dma-mem\0write";
			iommu-map = <0x00 0x04 0x14 0x1000>;
			iommu-map-mask = <0x00>;
			dma-coherent;
			status = "okay";
			vddio-pex-ctl-supply = <0x115>;
			vpcie3v3-supply = <0x116>;
			vpcie12v-supply = <0x117>;
			// GPIO17 (PH01) for CFE-type B NVMe detection
			nvme-detect-gpio = <0xf1 0x49 0x00>;  // GPIO_PH01 (GPIO17) active high
			phys = <0x118 0x119 0x11a 0x11b 0x11c 0x11d 0x11e 0x11f>;
			phy-names = "p2u-0\0p2u-1\0p2u-2\0p2u-3\0p2u-4\0p2u-5\0p2u-6\0p2u-7";
		};

		pcie-ep@141a0000 {
			compatible = "nvidia,tegra234-pcie-ep";
			power-domains = <0x03 0x05>;
			reg = <0x00 0x141a0000 0x00 0x20000 0x00 0x3a040000 0x00 0x40000 0x00 0x3a080000 0x00 0x40000 0x27 0x40000000 0x04 0x00>;
			reg-names = "appl\0atu_dma\0dbi\0addr_space";
			num-lanes = <0x08>;
			clocks = <0x03 0xe1>;
			clock-names = "core";
			resets = <0x03 0x82 0x03 0x81>;
			reset-names = "apb\0core";
			interrupts = <0x00 0x35 0x04>;
			interrupt-names = "intr";
			nvidia,bpmp = <0x03 0x05>;
			nvidia,enable-ext-refclk;
			nvidia,aspm-cmrt-us = <0x3c>;
			nvidia,aspm-pwr-on-t-us = <0x14>;
			nvidia,aspm-l0s-entrance-latency-us = <0x03>;
			interconnects = <0x58 0xe2 0x59 0x58 0xe3 0x59>;
			interconnect-names = "dma-mem\0write";
			iommu-map = <0x00 0x04 0x14 0x1000>;
			iommu-map-mask = <0x00>;
			dma-coherent;
			status = "disabled";  // RM01: 禁用端点模式，避免与根复合模式冲突
			vddio-pex-ctl-supply = <0x115>;
			reset-gpios = <0xf1 0xb9 0x01>;
			nvidia,refclk-select-gpios = <0x10a 0x04 0x00>;
			phys = <0x118 0x119 0x11a 0x11b 0x11c 0x11d 0x11e 0x11f>;
			phy-names = "p2u-0\0p2u-1\0p2u-2\0p2u-3\0p2u-4\0p2u-5\0p2u-6\0p2u-7";
		};

		pcie@141c0000 {
			compatible = "nvidia,tegra234-pcie";
			power-domains = <0x03 0x06>;
			reg = <0x00 0x141c0000 0x00 0x20000 0x00 0x3c000000 0x00 0x40000 0x00 0x3c040000 0x00 0x40000 0x00 0x3c080000 0x00 0x40000 0x2e 0x30000000 0x00 0x10000000>;
			reg-names = "appl\0config\0atu_dma\0dbi\0ecam";
			#address-cells = <0x03>;
			#size-cells = <0x02>;
			device_type = "pci";
			num-lanes = <0x04>;
			num-viewport = <0x08>;
			linux,pci-domain = <0x06>;
			clocks = <0x03 0xa1>;
			clock-names = "core";
			resets = <0x03 0x0c 0x03 0x0b>;
			reset-names = "apb\0core";
			interrupts = <0x00 0x160 0x04 0x00 0x161 0x04>;
			interrupt-names = "intr\0msi";
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0x00 0x00 0x00 0x00>;
			interrupt-map = <0x00 0x00 0x00 0x00 0x01 0x00 0x160 0x04>;
			nvidia,bpmp = <0x03 0x06>;
			nvidia,aspm-cmrt-us = <0x3c>;
			nvidia,aspm-pwr-on-t-us = <0x14>;
			nvidia,aspm-l0s-entrance-latency-us = <0x03>;
			bus-range = <0x00 0xff>;
			ranges = <0x43000000 0x2b 0x40000000 0x2b 0x40000000 0x02 0xe8000000 0x2000000 0x00 0x40000000 0x2e 0x28000000 0x00 0x8000000 0x1000000 0x00 0x3c100000 0x00 0x3c100000 0x00 0x100000>;
			interconnects = <0x58 0x28 0x59 0x58 0x29 0x59>;
			interconnect-names = "dma-mem\0write";
			iommu-map = <0x00 0x04 0x15 0x1000>;
			iommu-map-mask = <0x00>;
			dma-coherent;
			status = "disabled";
		};

		pcie-ep@141c0000 {
			compatible = "nvidia,tegra234-pcie-ep";
			power-domains = <0x03 0x06>;
			reg = <0x00 0x141c0000 0x00 0x20000 0x00 0x3c040000 0x00 0x40000 0x00 0x3c080000 0x00 0x40000 0x2b 0x40000000 0x03 0x00>;
			reg-names = "appl\0atu_dma\0dbi\0addr_space";
			num-lanes = <0x04>;
			clocks = <0x03 0xa1>;
			clock-names = "core";
			resets = <0x03 0x0c 0x03 0x0b>;
			reset-names = "apb\0core";
			interrupts = <0x00 0x160 0x04>;
			interrupt-names = "intr";
			nvidia,bpmp = <0x03 0x06>;
			nvidia,enable-ext-refclk;
			nvidia,aspm-cmrt-us = <0x3c>;
			nvidia,aspm-pwr-on-t-us = <0x14>;
			nvidia,aspm-l0s-entrance-latency-us = <0x03>;
			interconnects = <0x58 0x28 0x59 0x58 0x29 0x59>;
			interconnect-names = "dma-mem\0write";
			iommu-map = <0x00 0x04 0x15 0x1000>;
			iommu-map-mask = <0x00>;
			dma-coherent;
			status = "disabled";
		};

		pcie@141e0000 {
			compatible = "nvidia,tegra234-pcie";
			power-domains = <0x03 0x10>;
			reg = <0x00 0x141e0000 0x00 0x20000 0x00 0x3e000000 0x00 0x40000 0x00 0x3e040000 0x00 0x40000 0x00 0x3e080000 0x00 0x40000 0x32 0x30000000 0x00 0x10000000>;
			reg-names = "appl\0config\0atu_dma\0dbi\0ecam";
			#address-cells = <0x03>;
			#size-cells = <0x02>;
			device_type = "pci";
			num-lanes = <0x08>;
			num-viewport = <0x08>;
			linux,pci-domain = <0x07>;
			clocks = <0x03 0xab>;
			clock-names = "core";
			resets = <0x03 0x0f 0x03 0x0e>;
			reset-names = "apb\0core";
			interrupts = <0x00 0x162 0x04 0x00 0x163 0x04>;
			interrupt-names = "intr\0msi";
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0x00 0x00 0x00 0x00>;
			interrupt-map = <0x00 0x00 0x00 0x00 0x01 0x00 0x162 0x04>;
			nvidia,bpmp = <0x03 0x07>;
			nvidia,aspm-cmrt-us = <0x3c>;
			nvidia,aspm-pwr-on-t-us = <0x14>;
			nvidia,aspm-l0s-entrance-latency-us = <0x03>;
			bus-range = <0x00 0xff>;
			ranges = <0x43000000 0x30 0x00 0x30 0x00 0x02 0x28000000 0x2000000 0x00 0x40000000 0x32 0x28000000 0x00 0x8000000 0x1000000 0x00 0x3e100000 0x00 0x3e100000 0x00 0x100000>;
			interconnects = <0x58 0x2a 0x59 0x58 0x30 0x59>;
			interconnect-names = "dma-mem\0write";
			iommu-map = <0x00 0xf3 0x08 0x1000>;
			iommu-map-mask = <0x00>;
			dma-coherent;
			status = "disabled";
		};

		pcie-ep@141e0000 {
			compatible = "nvidia,tegra234-pcie-ep";
			power-domains = <0x03 0x10>;
			reg = <0x00 0x141e0000 0x00 0x20000 0x00 0x3e040000 0x00 0x40000 0x00 0x3e080000 0x00 0x40000 0x2e 0x40000000 0x04 0x00>;
			reg-names = "appl\0atu_dma\0dbi\0addr_space";
			num-lanes = <0x08>;
			clocks = <0x03 0xab>;
			clock-names = "core";
			resets = <0x03 0x0f 0x03 0x0e>;
			reset-names = "apb\0core";
			interrupts = <0x00 0x162 0x04>;
			interrupt-names = "intr";
			nvidia,bpmp = <0x03 0x07>;
			nvidia,enable-ext-refclk;
			nvidia,aspm-cmrt-us = <0x3c>;
			nvidia,aspm-pwr-on-t-us = <0x14>;
			nvidia,aspm-l0s-entrance-latency-us = <0x03>;
			interconnects = <0x58 0x2a 0x59 0x58 0x30 0x59>;
			interconnect-names = "dma-mem\0write";
			iommu-map = <0x00 0xf3 0x08 0x1000>;
			iommu-map-mask = <0x00>;
			dma-coherent;
			status = "disabled";
		};
	};

	sram@40000000 {
		compatible = "nvidia,tegra234-sysram\0mmio-sram";
		reg = <0x00 0x40000000 0x00 0x80000>;
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		ranges = <0x00 0x00 0x40000000 0x80000>;
		no-memory-wc;

		sram@70000 {
			reg = <0x70000 0x1000>;
			label = "cpu-bpmp-tx";
			pool;
			phandle = <0x121>;
		};

		sram@71000 {
			reg = <0x71000 0x1000>;
			label = "cpu-bpmp-rx";
			pool;
			phandle = <0x122>;
		};
	};

	bpmp {
		compatible = "nvidia,tegra234-bpmp\0nvidia,tegra186-bpmp";
		mboxes = <0x120 0x00 0x13>;
		shmem = <0x121 0x122>;
		#clock-cells = <0x01>;
		#reset-cells = <0x01>;
		#power-domain-cells = <0x01>;
		interconnects = <0x58 0x93 0x59 0x58 0x94 0x59 0x58 0x95 0x59 0x58 0x96 0x59>;
		interconnect-names = "read\0write\0dma-mem\0dma-write";
		iommus = <0xf3 0x10>;
		phandle = <0x03>;

		i2c {
			compatible = "nvidia,tegra186-bpmp-i2c";
			nvidia,bpmp-bus-id = <0x05>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x213>;
		};

		thermal {
			compatible = "nvidia,tegra186-bpmp-thermal";
			#thermal-sensor-cells = <0x01>;
			phandle = <0x1b2>;
		};
	};

	cpus {
		#address-cells = <0x01>;
		#size-cells = <0x00>;

		cpu@0 {
			compatible = "arm,cortex-a78";
			device_type = "cpu";
			reg = <0x00>;
			enable-method = "psci";
			operating-points-v2 = <0x123>;
			interconnects = <0x58 0x3eb 0x59>;
			i-cache-size = <0x10000>;
			i-cache-line-size = <0x40>;
			i-cache-sets = <0x100>;
			d-cache-size = <0x10000>;
			d-cache-line-size = <0x40>;
			d-cache-sets = <0x100>;
			next-level-cache = <0x124>;
			phandle = <0x132>;
		};

		cpu@100 {
			compatible = "arm,cortex-a78";
			device_type = "cpu";
			reg = <0x100>;
			enable-method = "psci";
			operating-points-v2 = <0x123>;
			interconnects = <0x58 0x3eb 0x59>;
			i-cache-size = <0x10000>;
			i-cache-line-size = <0x40>;
			i-cache-sets = <0x100>;
			d-cache-size = <0x10000>;
			d-cache-line-size = <0x40>;
			d-cache-sets = <0x100>;
			next-level-cache = <0x125>;
			phandle = <0x133>;
		};

		cpu@200 {
			compatible = "arm,cortex-a78";
			device_type = "cpu";
			reg = <0x200>;
			enable-method = "psci";
			operating-points-v2 = <0x123>;
			interconnects = <0x58 0x3eb 0x59>;
			i-cache-size = <0x10000>;
			i-cache-line-size = <0x40>;
			i-cache-sets = <0x100>;
			d-cache-size = <0x10000>;
			d-cache-line-size = <0x40>;
			d-cache-sets = <0x100>;
			next-level-cache = <0x126>;
			phandle = <0x134>;
		};

		cpu@300 {
			compatible = "arm,cortex-a78";
			device_type = "cpu";
			reg = <0x300>;
			enable-method = "psci";
			operating-points-v2 = <0x123>;
			interconnects = <0x58 0x3eb 0x59>;
			i-cache-size = <0x10000>;
			i-cache-line-size = <0x40>;
			i-cache-sets = <0x100>;
			d-cache-size = <0x10000>;
			d-cache-line-size = <0x40>;
			d-cache-sets = <0x100>;
			next-level-cache = <0x127>;
			phandle = <0x135>;
		};

		cpu@10000 {
			compatible = "arm,cortex-a78";
			device_type = "cpu";
			reg = <0x10000>;
			enable-method = "psci";
			operating-points-v2 = <0x128>;
			interconnects = <0x58 0x3ec 0x59>;
			i-cache-size = <0x10000>;
			i-cache-line-size = <0x40>;
			i-cache-sets = <0x100>;
			d-cache-size = <0x10000>;
			d-cache-line-size = <0x40>;
			d-cache-sets = <0x100>;
			next-level-cache = <0x129>;
			phandle = <0x136>;
		};

		cpu@10100 {
			compatible = "arm,cortex-a78";
			device_type = "cpu";
			reg = <0x10100>;
			enable-method = "psci";
			operating-points-v2 = <0x128>;
			interconnects = <0x58 0x3ec 0x59>;
			i-cache-size = <0x10000>;
			i-cache-line-size = <0x40>;
			i-cache-sets = <0x100>;
			d-cache-size = <0x10000>;
			d-cache-line-size = <0x40>;
			d-cache-sets = <0x100>;
			next-level-cache = <0x12a>;
			phandle = <0x137>;
		};

		cpu@10200 {
			compatible = "arm,cortex-a78";
			device_type = "cpu";
			reg = <0x10200>;
			enable-method = "psci";
			operating-points-v2 = <0x128>;
			interconnects = <0x58 0x3ec 0x59>;
			i-cache-size = <0x10000>;
			i-cache-line-size = <0x40>;
			i-cache-sets = <0x100>;
			d-cache-size = <0x10000>;
			d-cache-line-size = <0x40>;
			d-cache-sets = <0x100>;
			next-level-cache = <0x12b>;
			phandle = <0x138>;
		};

		cpu@10300 {
			compatible = "arm,cortex-a78";
			device_type = "cpu";
			reg = <0x10300>;
			enable-method = "psci";
			operating-points-v2 = <0x128>;
			interconnects = <0x58 0x3ec 0x59>;
			i-cache-size = <0x10000>;
			i-cache-line-size = <0x40>;
			i-cache-sets = <0x100>;
			d-cache-size = <0x10000>;
			d-cache-line-size = <0x40>;
			d-cache-sets = <0x100>;
			next-level-cache = <0x12c>;
			phandle = <0x139>;
		};

		cpu@20000 {
			compatible = "arm,cortex-a78";
			device_type = "cpu";
			reg = <0x20000>;
			enable-method = "psci";
			operating-points-v2 = <0x12d>;
			interconnects = <0x58 0x3ed 0x59>;
			i-cache-size = <0x10000>;
			i-cache-line-size = <0x40>;
			i-cache-sets = <0x100>;
			d-cache-size = <0x10000>;
			d-cache-line-size = <0x40>;
			d-cache-sets = <0x100>;
			next-level-cache = <0x12e>;
			phandle = <0x13a>;
		};

		cpu@20100 {
			compatible = "arm,cortex-a78";
			device_type = "cpu";
			reg = <0x20100>;
			enable-method = "psci";
			operating-points-v2 = <0x12d>;
			interconnects = <0x58 0x3ed 0x59>;
			i-cache-size = <0x10000>;
			i-cache-line-size = <0x40>;
			i-cache-sets = <0x100>;
			d-cache-size = <0x10000>;
			d-cache-line-size = <0x40>;
			d-cache-sets = <0x100>;
			next-level-cache = <0x12f>;
			phandle = <0x13b>;
		};

		cpu@20200 {
			compatible = "arm,cortex-a78";
			device_type = "cpu";
			reg = <0x20200>;
			enable-method = "psci";
			operating-points-v2 = <0x12d>;
			interconnects = <0x58 0x3ed 0x59>;
			i-cache-size = <0x10000>;
			i-cache-line-size = <0x40>;
			i-cache-sets = <0x100>;
			d-cache-size = <0x10000>;
			d-cache-line-size = <0x40>;
			d-cache-sets = <0x100>;
			next-level-cache = <0x130>;
			phandle = <0x13c>;
		};

		cpu@20300 {
			compatible = "arm,cortex-a78";
			device_type = "cpu";
			reg = <0x20300>;
			enable-method = "psci";
			operating-points-v2 = <0x12d>;
			interconnects = <0x58 0x3ed 0x59>;
			i-cache-size = <0x10000>;
			i-cache-line-size = <0x40>;
			i-cache-sets = <0x100>;
			d-cache-size = <0x10000>;
			d-cache-line-size = <0x40>;
			d-cache-sets = <0x100>;
			next-level-cache = <0x131>;
			phandle = <0x13d>;
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x132>;
				};

				core1 {
					cpu = <0x133>;
				};

				core2 {
					cpu = <0x134>;
				};

				core3 {
					cpu = <0x135>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x136>;
				};

				core1 {
					cpu = <0x137>;
				};

				core2 {
					cpu = <0x138>;
				};

				core3 {
					cpu = <0x139>;
				};
			};

			cluster2 {

				core0 {
					cpu = <0x13a>;
				};

				core1 {
					cpu = <0x13b>;
				};

				core2 {
					cpu = <0x13c>;
				};

				core3 {
					cpu = <0x13d>;
				};
			};
		};

		l2-cache00 {
			compatible = "cache";
			cache-size = <0x40000>;
			cache-line-size = <0x40>;
			cache-sets = <0x200>;
			cache-unified;
			cache-level = <0x02>;
			next-level-cache = <0x13e>;
			phandle = <0x124>;
		};

		l2-cache01 {
			compatible = "cache";
			cache-size = <0x40000>;
			cache-line-size = <0x40>;
			cache-sets = <0x200>;
			cache-unified;
			cache-level = <0x02>;
			next-level-cache = <0x13e>;
			phandle = <0x125>;
		};

		l2-cache02 {
			compatible = "cache";
			cache-size = <0x40000>;
			cache-line-size = <0x40>;
			cache-sets = <0x200>;
			cache-unified;
			cache-level = <0x02>;
			next-level-cache = <0x13e>;
			phandle = <0x126>;
		};

		l2-cache03 {
			compatible = "cache";
			cache-size = <0x40000>;
			cache-line-size = <0x40>;
			cache-sets = <0x200>;
			cache-unified;
			cache-level = <0x02>;
			next-level-cache = <0x13e>;
			phandle = <0x127>;
		};

		l2-cache10 {
			compatible = "cache";
			cache-size = <0x40000>;
			cache-line-size = <0x40>;
			cache-sets = <0x200>;
			cache-unified;
			cache-level = <0x02>;
			next-level-cache = <0x13f>;
			phandle = <0x129>;
		};

		l2-cache11 {
			compatible = "cache";
			cache-size = <0x40000>;
			cache-line-size = <0x40>;
			cache-sets = <0x200>;
			cache-unified;
			cache-level = <0x02>;
			next-level-cache = <0x13f>;
			phandle = <0x12a>;
		};

		l2-cache12 {
			compatible = "cache";
			cache-size = <0x40000>;
			cache-line-size = <0x40>;
			cache-sets = <0x200>;
			cache-unified;
			cache-level = <0x02>;
			next-level-cache = <0x13f>;
			phandle = <0x12b>;
		};

		l2-cache13 {
			compatible = "cache";
			cache-size = <0x40000>;
			cache-line-size = <0x40>;
			cache-sets = <0x200>;
			cache-unified;
			cache-level = <0x02>;
			next-level-cache = <0x13f>;
			phandle = <0x12c>;
		};

		l2-cache20 {
			compatible = "cache";
			cache-size = <0x40000>;
			cache-line-size = <0x40>;
			cache-sets = <0x200>;
			cache-unified;
			cache-level = <0x02>;
			next-level-cache = <0x140>;
			phandle = <0x12e>;
		};

		l2-cache21 {
			compatible = "cache";
			cache-size = <0x40000>;
			cache-line-size = <0x40>;
			cache-sets = <0x200>;
			cache-unified;
			cache-level = <0x02>;
			next-level-cache = <0x140>;
			phandle = <0x12f>;
		};

		l2-cache22 {
			compatible = "cache";
			cache-size = <0x40000>;
			cache-line-size = <0x40>;
			cache-sets = <0x200>;
			cache-unified;
			cache-level = <0x02>;
			next-level-cache = <0x140>;
			phandle = <0x130>;
		};

		l2-cache23 {
			compatible = "cache";
			cache-size = <0x40000>;
			cache-line-size = <0x40>;
			cache-sets = <0x200>;
			cache-unified;
			cache-level = <0x02>;
			next-level-cache = <0x140>;
			phandle = <0x131>;
		};

		l3-cache0 {
			compatible = "cache";
			cache-unified;
			cache-size = <0x200000>;
			cache-line-size = <0x40>;
			cache-sets = <0x800>;
			cache-level = <0x03>;
			phandle = <0x13e>;
		};

		l3-cache1 {
			compatible = "cache";
			cache-unified;
			cache-size = <0x200000>;
			cache-line-size = <0x40>;
			cache-sets = <0x800>;
			cache-level = <0x03>;
			phandle = <0x13f>;
		};

		l3-cache2 {
			compatible = "cache";
			cache-unified;
			cache-size = <0x200000>;
			cache-line-size = <0x40>;
			cache-sets = <0x800>;
			cache-level = <0x03>;
			phandle = <0x140>;
		};
	};

	dsu-pmu0 {
		compatible = "arm,dsu-pmu";
		interrupts = <0x00 0x223 0x04>;
		cpus = <0x132 0x133 0x134 0x135>;
	};

	dsu-pmu1 {
		compatible = "arm,dsu-pmu";
		interrupts = <0x00 0x224 0x04>;
		cpus = <0x136 0x137 0x138 0x139>;
	};

	dsu-pmu2 {
		compatible = "arm,dsu-pmu";
		interrupts = <0x00 0x225 0x04>;
		cpus = <0x13a 0x13b 0x13c 0x13d>;
	};

	pmu {
		compatible = "arm,cortex-a78-pmu";
		interrupts = <0x01 0x07 0x04>;
		status = "okay";
	};

	psci {
		compatible = "arm,psci-1.0";
		status = "okay";
		method = "smc";
	};

	serial {
		compatible = "nvidia,tegra234-tcu\0nvidia,tegra194-tcu";
		mboxes = <0x120 0x01 0x00 0x141 0x01 0x80000001>;
		mbox-names = "rx\0tx";
		status = "okay";
		phandle = <0x214>;
	};

	sound {
		status = "disabled";  // RM01 载板没有音频硬件
		clocks = <0x03 0x5d 0x03 0x68>;
		clock-names = "pll_a\0plla_out0";
		assigned-clocks = <0x03 0x5d 0x03 0x68 0x03 0x07>;
		assigned-clock-parents = <0x00 0x03 0x5d 0x03 0x68>;
		compatible = "nvidia,tegra186-audio-graph-card";
		dais = <0x142 0x143 0x144 0x145 0x146 0x147 0x148 0x149 0x14a 0x14b 0x14c 0x14d 0x14e 0x14f 0x150 0x151 0x152 0x153 0x154 0x155 0x156 0x157 0x158 0x159 0x15a 0x15b 0x15c 0x15d 0x15e 0x15f 0x160 0x161 0x162 0x163 0x164 0x165 0x166 0x167 0x168 0x169 0x16a 0x16b 0x16c 0x16d 0x16e 0x16f 0x170 0x171 0x172 0x173 0x174 0x175 0x176 0x177 0x178 0x179 0x17a 0x17b 0x17c 0x17d 0x17e 0x17f 0x180 0x181 0x182 0x183 0x184 0x185 0x186 0x187 0x188 0x189 0x18a 0x18b 0x18c 0x18d 0x18e 0x18f 0x190 0x191 0x192 0x193 0x194 0x195 0x196 0x197 0x198 0x199 0x19a 0x19b 0x19c 0x19d 0x19e 0x19f 0x1a0 0x1a1 0x1a2 0x1a3 0x1a4 0x1a5 0x1a6 0x1a7 0x1a8 0x1a9 0x1aa 0x1ab 0x1ac 0x1ad 0x1ae 0x1af 0x1b0 0x1b1>;
		label = "NVIDIA Jetson AGX Orin APE";
		widgets = "Microphone\0CVB-RT MIC Jack\0Microphone\0CVB-RT MIC\0Headphone\0CVB-RT HP Jack\0Speaker\0CVB-RT SPK";
		routing = "CVB-RT AIF1 Playback\0I2S1 DAP-Playback\0I2S1 DAP-Capture\0CVB-RT AIF1 Capture\0CVB-RT HP Jack\0CVB-RT HPOL\0CVB-RT HP Jack\0CVB-RT HPOR\0CVB-RT IN1P\0CVB-RT MIC Jack\0CVB-RT IN2P\0CVB-RT MIC Jack\0CVB-RT SPK\0CVB-RT SPOLP\0CVB-RT SPK\0CVB-RT SPORP\0CVB-RT DMIC1\0CVB-RT MIC\0CVB-RT DMIC2\0CVB-RT MIC";
	};

	thermal-zones {

		cpu-thermal {
			thermal-sensors = <0x1b2 0x00>;
			status = "disabled";
		};

		gpu-thermal {
			thermal-sensors = <0x1b2 0x01>;
			status = "disabled";
		};

		cv0-thermal {
			thermal-sensors = <0x1b2 0x02>;
			status = "disabled";
		};

		cv1-thermal {
			thermal-sensors = <0x1b2 0x03>;
			status = "disabled";
		};

		cv2-thermal {
			thermal-sensors = <0x1b2 0x04>;
			status = "disabled";
		};

		soc0-thermal {
			thermal-sensors = <0x1b2 0x05>;
			status = "disabled";
		};

		soc1-thermal {
			thermal-sensors = <0x1b2 0x06>;
			status = "disabled";
		};

		soc2-thermal {
			thermal-sensors = <0x1b2 0x07>;
			status = "disabled";
		};

		tj-thermal {
			thermal-sensors = <0x1b2 0x08>;
			status = "okay";
			polling-delay = <0x3e8>;
			polling-delay-passive = <0x3e8>;

			trips {

				active-0 {
					temperature = <0x124f8>;
					hysteresis = <0xfa0>;
					type = "active";
					phandle = <0x1b4>;
				};

				active-1 {
					temperature = <0x17318>;
					hysteresis = <0xfa0>;
					type = "active";
					phandle = <0x1b5>;
				};
			};

			cooling-maps {

				map-active-0 {
					cooling-device = <0x1b3 0x00 0x01>;
					trip = <0x1b4>;
				};

				map-active-1 {
					cooling-device = <0x1b3 0x01 0x02>;
					trip = <0x1b5>;
				};
			};
		};
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <0x01 0x0d 0xf08 0x01 0x0e 0xf08 0x01 0x0b 0xf08 0x01 0x0a 0xf08>;
		interrupt-parent = <0x01>;
		always-on;
	};

	opp-table-cluster0 {
		compatible = "operating-points-v2";
		opp-shared;
		phandle = <0x123>;

		opp-115200000 {
			opp-hz = <0x00 0x6ddd000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x215>;
		};

		opp-192000000 {
			opp-hz = <0x00 0xb71b000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x216>;
		};

		opp-268800000 {
			opp-hz = <0x00 0x10059000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x217>;
		};

		opp-345600000 {
			opp-hz = <0x00 0x14997000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x218>;
		};

		opp-422400000 {
			opp-hz = <0x00 0x192d5000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x219>;
		};

		opp-499200000 {
			opp-hz = <0x00 0x1dc13000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x21a>;
		};

		opp-576000000 {
			opp-hz = <0x00 0x22551000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x21b>;
		};

		opp-652800000 {
			opp-hz = <0x00 0x26e8f000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x21c>;
		};

		opp-729600000 {
			opp-hz = <0x00 0x2b7cd000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x21d>;
		};

		opp-806400000 {
			opp-hz = <0x00 0x3010b000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x21e>;
		};

		opp-883200000 {
			opp-hz = <0x00 0x34a49000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x21f>;
		};

		opp-960000000 {
			opp-hz = <0x00 0x39387000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x220>;
		};

		opp-1036800000 {
			opp-hz = <0x00 0x3dcc5000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x221>;
		};

		opp-1113600000 {
			opp-hz = <0x00 0x42603000>;
			opp-peak-kBps = <0x18e700>;
			phandle = <0x222>;
		};

		opp-1190400000 {
			opp-hz = <0x00 0x46f41000>;
			opp-peak-kBps = <0x18e700>;
			phandle = <0x223>;
		};

		opp-1267200000 {
			opp-hz = <0x00 0x4b87f000>;
			opp-peak-kBps = <0x18e700>;
			phandle = <0x224>;
		};

		opp-1344000000 {
			opp-hz = <0x00 0x501bd000>;
			opp-peak-kBps = <0x18e700>;
			phandle = <0x225>;
		};

		opp-1420800000 {
			opp-hz = <0x00 0x54afb000>;
			opp-peak-kBps = <0x18e700>;
			phandle = <0x226>;
		};

		opp-1497600000 {
			opp-hz = <0x00 0x59439000>;
			opp-peak-kBps = <0x30d400>;
			phandle = <0x227>;
		};

		opp-1574400000 {
			opp-hz = <0x00 0x5dd77000>;
			opp-peak-kBps = <0x30d400>;
			phandle = <0x228>;
		};

		opp-1651200000 {
			opp-hz = <0x00 0x626b5000>;
			opp-peak-kBps = <0x30d400>;
			phandle = <0x229>;
		};

		opp-1728000000 {
			opp-hz = <0x00 0x66ff3000>;
			opp-peak-kBps = <0x30d400>;
			phandle = <0x22a>;
		};

		opp-1804800000 {
			opp-hz = <0x00 0x6b931000>;
			opp-peak-kBps = <0x30d400>;
			phandle = <0x22b>;
		};

		opp-1881600000 {
			opp-hz = <0x00 0x7026f000>;
			opp-peak-kBps = <0x30d400>;
			phandle = <0x22c>;
		};

		opp-1958400000 {
			opp-hz = <0x00 0x74bad000>;
			opp-peak-kBps = <0x30d400>;
			phandle = <0x22d>;
		};

		opp-2035200000 {
			opp-hz = <0x00 0x794eb000>;
			opp-peak-kBps = <0x30d400>;
			phandle = <0x22e>;
		};

		opp-2112000000 {
			opp-hz = <0x00 0x7de29000>;
			opp-peak-kBps = <0x61a800>;
			phandle = <0x22f>;
		};

		opp-2188800000 {
			opp-hz = <0x00 0x82767000>;
			opp-peak-kBps = <0x61a800>;
			phandle = <0x230>;
		};

		opp-2201600000 {
			opp-hz = <0x00 0x8339c000>;
			opp-peak-kBps = <0x61a800>;
			phandle = <0x231>;
		};
	};

	opp-table-cluster1 {
		compatible = "operating-points-v2";
		opp-shared;
		phandle = <0x128>;

		opp-115200000 {
			opp-hz = <0x00 0x6ddd000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x232>;
		};

		opp-192000000 {
			opp-hz = <0x00 0xb71b000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x233>;
		};

		opp-268800000 {
			opp-hz = <0x00 0x10059000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x234>;
		};

		opp-345600000 {
			opp-hz = <0x00 0x14997000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x235>;
		};

		opp-422400000 {
			opp-hz = <0x00 0x192d5000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x236>;
		};

		opp-499200000 {
			opp-hz = <0x00 0x1dc13000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x237>;
		};

		opp-576000000 {
			opp-hz = <0x00 0x22551000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x238>;
		};

		opp-652800000 {
			opp-hz = <0x00 0x26e8f000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x239>;
		};

		opp-729600000 {
			opp-hz = <0x00 0x2b7cd000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x23a>;
		};

		opp-806400000 {
			opp-hz = <0x00 0x3010b000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x23b>;
		};

		opp-883200000 {
			opp-hz = <0x00 0x34a49000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x23c>;
		};

		opp-960000000 {
			opp-hz = <0x00 0x39387000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x23d>;
		};

		opp-1036800000 {
			opp-hz = <0x00 0x3dcc5000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x23e>;
		};

		opp-1113600000 {
			opp-hz = <0x00 0x42603000>;
			opp-peak-kBps = <0x18e700>;
			phandle = <0x23f>;
		};

		opp-1190400000 {
			opp-hz = <0x00 0x46f41000>;
			opp-peak-kBps = <0x18e700>;
			phandle = <0x240>;
		};

		opp-1267200000 {
			opp-hz = <0x00 0x4b87f000>;
			opp-peak-kBps = <0x18e700>;
			phandle = <0x241>;
		};

		opp-1344000000 {
			opp-hz = <0x00 0x501bd000>;
			opp-peak-kBps = <0x18e700>;
			phandle = <0x242>;
		};

		opp-1420800000 {
			opp-hz = <0x00 0x54afb000>;
			opp-peak-kBps = <0x18e700>;
			phandle = <0x243>;
		};

		opp-1497600000 {
			opp-hz = <0x00 0x59439000>;
			opp-peak-kBps = <0x30d400>;
			phandle = <0x244>;
		};

		opp-1574400000 {
			opp-hz = <0x00 0x5dd77000>;
			opp-peak-kBps = <0x30d400>;
			phandle = <0x245>;
		};

		opp-1651200000 {
			opp-hz = <0x00 0x626b5000>;
			opp-peak-kBps = <0x30d400>;
			phandle = <0x246>;
		};

		opp-1728000000 {
			opp-hz = <0x00 0x66ff3000>;
			opp-peak-kBps = <0x30d400>;
			phandle = <0x247>;
		};

		opp-1804800000 {
			opp-hz = <0x00 0x6b931000>;
			opp-peak-kBps = <0x30d400>;
			phandle = <0x248>;
		};

		opp-1881600000 {
			opp-hz = <0x00 0x7026f000>;
			opp-peak-kBps = <0x30d400>;
			phandle = <0x249>;
		};

		opp-1958400000 {
			opp-hz = <0x00 0x74bad000>;
			opp-peak-kBps = <0x30d400>;
			phandle = <0x24a>;
		};

		opp-2035200000 {
			opp-hz = <0x00 0x794eb000>;
			opp-peak-kBps = <0x30d400>;
			phandle = <0x24b>;
		};

		opp-2112000000 {
			opp-hz = <0x00 0x7de29000>;
			opp-peak-kBps = <0x61a800>;
			phandle = <0x24c>;
		};

		opp-2188800000 {
			opp-hz = <0x00 0x82767000>;
			opp-peak-kBps = <0x61a800>;
			phandle = <0x24d>;
		};

		opp-2201600000 {
			opp-hz = <0x00 0x8339c000>;
			opp-peak-kBps = <0x61a800>;
			phandle = <0x24e>;
		};
	};

	opp-table-cluster2 {
		compatible = "operating-points-v2";
		opp-shared;
		phandle = <0x12d>;

		opp-115200000 {
			opp-hz = <0x00 0x6ddd000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x24f>;
		};

		opp-192000000 {
			opp-hz = <0x00 0xb71b000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x250>;
		};

		opp-268800000 {
			opp-hz = <0x00 0x10059000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x251>;
		};

		opp-345600000 {
			opp-hz = <0x00 0x14997000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x252>;
		};

		opp-422400000 {
			opp-hz = <0x00 0x192d5000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x253>;
		};

		opp-499200000 {
			opp-hz = <0x00 0x1dc13000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x254>;
		};

		opp-576000000 {
			opp-hz = <0x00 0x22551000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x255>;
		};

		opp-652800000 {
			opp-hz = <0x00 0x26e8f000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x256>;
		};

		opp-729600000 {
			opp-hz = <0x00 0x2b7cd000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x257>;
		};

		opp-806400000 {
			opp-hz = <0x00 0x3010b000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x258>;
		};

		opp-883200000 {
			opp-hz = <0x00 0x34a49000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x259>;
		};

		opp-960000000 {
			opp-hz = <0x00 0x39387000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x25a>;
		};

		opp-1036800000 {
			opp-hz = <0x00 0x3dcc5000>;
			opp-peak-kBps = <0xc7380>;
			phandle = <0x25b>;
		};

		opp-1113600000 {
			opp-hz = <0x00 0x42603000>;
			opp-peak-kBps = <0x18e700>;
			phandle = <0x25c>;
		};

		opp-1190400000 {
			opp-hz = <0x00 0x46f41000>;
			opp-peak-kBps = <0x18e700>;
			phandle = <0x25d>;
		};

		opp-1267200000 {
			opp-hz = <0x00 0x4b87f000>;
			opp-peak-kBps = <0x18e700>;
			phandle = <0x25e>;
		};

		opp-1344000000 {
			opp-hz = <0x00 0x501bd000>;
			opp-peak-kBps = <0x18e700>;
			phandle = <0x25f>;
		};

		opp-1420800000 {
			opp-hz = <0x00 0x54afb000>;
			opp-peak-kBps = <0x18e700>;
			phandle = <0x260>;
		};

		opp-1497600000 {
			opp-hz = <0x00 0x59439000>;
			opp-peak-kBps = <0x30d400>;
			phandle = <0x261>;
		};

		opp-1574400000 {
			opp-hz = <0x00 0x5dd77000>;
			opp-peak-kBps = <0x30d400>;
			phandle = <0x262>;
		};

		opp-1651200000 {
			opp-hz = <0x00 0x626b5000>;
			opp-peak-kBps = <0x30d400>;
			phandle = <0x263>;
		};

		opp-1728000000 {
			opp-hz = <0x00 0x66ff3000>;
			opp-peak-kBps = <0x30d400>;
			phandle = <0x264>;
		};

		opp-1804800000 {
			opp-hz = <0x00 0x6b931000>;
			opp-peak-kBps = <0x30d400>;
			phandle = <0x265>;
		};

		opp-1881600000 {
			opp-hz = <0x00 0x7026f000>;
			opp-peak-kBps = <0x30d400>;
			phandle = <0x266>;
		};

		opp-1958400000 {
			opp-hz = <0x00 0x74bad000>;
			opp-peak-kBps = <0x30d400>;
			phandle = <0x267>;
		};

		opp-2035200000 {
			opp-hz = <0x00 0x794eb000>;
			opp-peak-kBps = <0x30d400>;
			phandle = <0x268>;
		};

		opp-2112000000 {
			opp-hz = <0x00 0x7de29000>;
			opp-peak-kBps = <0x61a800>;
			phandle = <0x269>;
		};

		opp-2188800000 {
			opp-hz = <0x00 0x82767000>;
			opp-peak-kBps = <0x61a800>;
			phandle = <0x26a>;
		};

		opp-2201600000 {
			opp-hz = <0x00 0x8339c000>;
			opp-peak-kBps = <0x61a800>;
			phandle = <0x26b>;
		};
	};

	aliases {
		mmc0 = "/bus@0/mmc@3460000";
		mmc1 = "/bus@0/mmc@3400000";
		serial0 = "/serial";
		serial1 = "/bus@0/serial@3100000";
	};

	regulator-vdd-5v0-sys {
		compatible = "regulator-fixed";
		regulator-name = "VIN_SYS_5V0";
		regulator-min-microvolt = <0x4c4b40>;
		regulator-max-microvolt = <0x4c4b40>;
		regulator-always-on;
		regulator-boot-on;
		phandle = <0xf8>;
	};

	regulator-vdd-1v8-ls {
		compatible = "regulator-fixed";
		regulator-name = "VDD_1V8_LS";
		regulator-min-microvolt = <0x1b7740>;
		regulator-max-microvolt = <0x1b7740>;
		regulator-always-on;
		phandle = <0x115>;
	};

	regulator-vdd-1v8-hs {
		compatible = "regulator-fixed";
		regulator-name = "VDD_1V8_HS";
		regulator-min-microvolt = <0x1b7740>;
		regulator-max-microvolt = <0x1b7740>;
		regulator-always-on;
		phandle = <0xef>;
	};

	regulator-vdd-1v8-ao {
		compatible = "regulator-fixed";
		regulator-name = "VDD_1V8_AO";
		regulator-min-microvolt = <0x1b7740>;
		regulator-max-microvolt = <0x1b7740>;
		regulator-always-on;
		phandle = <0xf6>;
	};

	regulator-vdd-3v3-ao {
		compatible = "regulator-fixed";
		regulator-name = "VDD_3V3_AO";
		regulator-min-microvolt = <0x325aa0>;
		regulator-max-microvolt = <0x325aa0>;
		regulator-always-on;
		phandle = <0xf7>;
	};

	regulator-vdd-3v3-pcie {
		compatible = "regulator-fixed";
		regulator-name = "VDD_3V3_PCIE";
		regulator-min-microvolt = <0x325aa0>;
		regulator-max-microvolt = <0x325aa0>;
		gpio = <0xf1 0x3c 0x00>;
		regulator-boot-on;
		enable-active-high;
		phandle = <0x116>;
	};

	regulator-vdd-12v-pcie {
		compatible = "regulator-fixed";
		regulator-name = "VDD_12V_PCIE";
		regulator-min-microvolt = <0xb71b00>;
		regulator-max-microvolt = <0xb71b00>;
		gpio = <0xf1 0x01 0x01>;
		regulator-boot-on;
		phandle = <0x117>;
	};

	pwm-fan {
		compatible = "pwm-fan";
		pwms = <0x1b6 0x00 0xb116>;
		#cooling-cells = <0x02>;
		cooling-levels = <0x42 0xd7 0xff>;
		phandle = <0x1b3>;
	};

	regulator-vdd-1v8-sys {
		compatible = "regulator-fixed";
		regulator-name = "VDD_1V8_SYS";
		regulator-min-microvolt = <0x1b7740>;
		regulator-max-microvolt = <0x1b7740>;
		regulator-always-on;
		phandle = <0xf0>;
	};

	chosen {
		bootargs = "console=ttyTCU0,115200n8";
		stdout-path = "serial0:115200n8";
	};

	gpio-keys {
		compatible = "gpio-keys";
		status = "okay";

		key-force-recovery {
			label = "Force Recovery";
			gpios = <0xf1 0x30 0x01>;
			linux,input-type = <0x01>;
			linux,code = <0x101>;
		};

		key-power {
			label = "Power";
			gpios = <0x10a 0x24 0x01>;
			linux,input-type = <0x01>;
			linux,code = <0x74>;
			wakeup-event-action = <0x01>;
			wakeup-source;
		};

		key-suspend {
			label = "Suspend";
			gpios = <0xf1 0x32 0x01>;
			linux,input-type = <0x01>;
			linux,code = <0x8e>;
		};

		// RM01: NVMe CFE-type B detection via GPIO17
		key-nvme-detect {
			label = "NVMe CFE-B Detect";
			gpios = <0xf1 0x49 0x00>;  // GPIO_PH01 (GPIO17) active high
			linux,input-type = <0x01>;
			linux,code = <0x43>;      // KEY_F9 for NVMe detection event
			gpio-key,wakeup;
		};
	};

	__symbols__ {
		gpio = "/bus@0/gpio@2200000";
		pinmux = "/bus@0/pinmux@2430000";
		gpcdma = "/bus@0/dma-controller@2600000";
		tegra_ahub = "/bus@0/aconnect@2900000/ahub@2900800";
		tegra_i2s1 = "/bus@0/aconnect@2900000/ahub@2900800/i2s@2901000";
		i2s1_cif = "/bus@0/aconnect@2900000/ahub@2900800/i2s@2901000/ports/port@0/endpoint";
		i2s1_port = "/bus@0/aconnect@2900000/ahub@2900800/i2s@2901000/ports/port@1";
		i2s1_dap = "/bus@0/aconnect@2900000/ahub@2900800/i2s@2901000/ports/port@1/endpoint";
		tegra_i2s2 = "/bus@0/aconnect@2900000/ahub@2900800/i2s@2901100";
		i2s2_cif = "/bus@0/aconnect@2900000/ahub@2900800/i2s@2901100/ports/port@0/endpoint";
		i2s2_port = "/bus@0/aconnect@2900000/ahub@2900800/i2s@2901100/ports/port@1";
		i2s2_dap = "/bus@0/aconnect@2900000/ahub@2900800/i2s@2901100/ports/port@1/endpoint";
		tegra_i2s3 = "/bus@0/aconnect@2900000/ahub@2900800/i2s@2901200";
		i2s3_cif = "/bus@0/aconnect@2900000/ahub@2900800/i2s@2901200/ports/port@0/endpoint";
		i2s3_port = "/bus@0/aconnect@2900000/ahub@2900800/i2s@2901200/ports/port@1";
		i2s3_dap = "/bus@0/aconnect@2900000/ahub@2900800/i2s@2901200/ports/port@1/endpoint";
		tegra_i2s4 = "/bus@0/aconnect@2900000/ahub@2900800/i2s@2901300";
		i2s4_cif = "/bus@0/aconnect@2900000/ahub@2900800/i2s@2901300/ports/port@0/endpoint";
		i2s4_port = "/bus@0/aconnect@2900000/ahub@2900800/i2s@2901300/ports/port@1";
		i2s4_dap = "/bus@0/aconnect@2900000/ahub@2900800/i2s@2901300/ports/port@1/endpoint";
		tegra_i2s5 = "/bus@0/aconnect@2900000/ahub@2900800/i2s@2901400";
		i2s5_cif = "/bus@0/aconnect@2900000/ahub@2900800/i2s@2901400/ports/port@0/endpoint";
		i2s5_port = "/bus@0/aconnect@2900000/ahub@2900800/i2s@2901400/ports/port@1";
		i2s5_dap = "/bus@0/aconnect@2900000/ahub@2900800/i2s@2901400/ports/port@1/endpoint";
		tegra_i2s6 = "/bus@0/aconnect@2900000/ahub@2900800/i2s@2901500";
		i2s6_cif = "/bus@0/aconnect@2900000/ahub@2900800/i2s@2901500/ports/port@0/endpoint";
		i2s6_port = "/bus@0/aconnect@2900000/ahub@2900800/i2s@2901500/ports/port@1";
		i2s6_dap = "/bus@0/aconnect@2900000/ahub@2900800/i2s@2901500/ports/port@1/endpoint";
		tegra_sfc1 = "/bus@0/aconnect@2900000/ahub@2900800/sfc@2902000";
		sfc1_cif_in = "/bus@0/aconnect@2900000/ahub@2900800/sfc@2902000/ports/port@0/endpoint";
		sfc1_out_port = "/bus@0/aconnect@2900000/ahub@2900800/sfc@2902000/ports/port@1";
		sfc1_cif_out = "/bus@0/aconnect@2900000/ahub@2900800/sfc@2902000/ports/port@1/endpoint";
		tegra_sfc2 = "/bus@0/aconnect@2900000/ahub@2900800/sfc@2902200";
		sfc2_cif_in = "/bus@0/aconnect@2900000/ahub@2900800/sfc@2902200/ports/port@0/endpoint";
		sfc2_out_port = "/bus@0/aconnect@2900000/ahub@2900800/sfc@2902200/ports/port@1";
		sfc2_cif_out = "/bus@0/aconnect@2900000/ahub@2900800/sfc@2902200/ports/port@1/endpoint";
		tegra_sfc3 = "/bus@0/aconnect@2900000/ahub@2900800/sfc@2902400";
		sfc3_cif_in = "/bus@0/aconnect@2900000/ahub@2900800/sfc@2902400/ports/port@0/endpoint";
		sfc3_out_port = "/bus@0/aconnect@2900000/ahub@2900800/sfc@2902400/ports/port@1";
		sfc3_cif_out = "/bus@0/aconnect@2900000/ahub@2900800/sfc@2902400/ports/port@1/endpoint";
		tegra_sfc4 = "/bus@0/aconnect@2900000/ahub@2900800/sfc@2902600";
		sfc4_cif_in = "/bus@0/aconnect@2900000/ahub@2900800/sfc@2902600/ports/port@0/endpoint";
		sfc4_out_port = "/bus@0/aconnect@2900000/ahub@2900800/sfc@2902600/ports/port@1";
		sfc4_cif_out = "/bus@0/aconnect@2900000/ahub@2900800/sfc@2902600/ports/port@1/endpoint";
		tegra_amx1 = "/bus@0/aconnect@2900000/ahub@2900800/amx@2903000";
		amx1_in1 = "/bus@0/aconnect@2900000/ahub@2900800/amx@2903000/ports/port@0/endpoint";
		amx1_in2 = "/bus@0/aconnect@2900000/ahub@2900800/amx@2903000/ports/port@1/endpoint";
		amx1_in3 = "/bus@0/aconnect@2900000/ahub@2900800/amx@2903000/ports/port@2/endpoint";
		amx1_in4 = "/bus@0/aconnect@2900000/ahub@2900800/amx@2903000/ports/port@3/endpoint";
		amx1_out_port = "/bus@0/aconnect@2900000/ahub@2900800/amx@2903000/ports/port@4";
		amx1_out = "/bus@0/aconnect@2900000/ahub@2900800/amx@2903000/ports/port@4/endpoint";
		tegra_amx2 = "/bus@0/aconnect@2900000/ahub@2900800/amx@2903100";
		amx2_in1 = "/bus@0/aconnect@2900000/ahub@2900800/amx@2903100/ports/port@0/endpoint";
		amx2_in2 = "/bus@0/aconnect@2900000/ahub@2900800/amx@2903100/ports/port@1/endpoint";
		amx2_in3 = "/bus@0/aconnect@2900000/ahub@2900800/amx@2903100/ports/port@2/endpoint";
		amx2_in4 = "/bus@0/aconnect@2900000/ahub@2900800/amx@2903100/ports/port@3/endpoint";
		amx2_out_port = "/bus@0/aconnect@2900000/ahub@2900800/amx@2903100/ports/port@4";
		amx2_out = "/bus@0/aconnect@2900000/ahub@2900800/amx@2903100/ports/port@4/endpoint";
		tegra_amx3 = "/bus@0/aconnect@2900000/ahub@2900800/amx@2903200";
		amx3_in1 = "/bus@0/aconnect@2900000/ahub@2900800/amx@2903200/ports/port@0/endpoint";
		amx3_in2 = "/bus@0/aconnect@2900000/ahub@2900800/amx@2903200/ports/port@1/endpoint";
		amx3_in3 = "/bus@0/aconnect@2900000/ahub@2900800/amx@2903200/ports/port@2/endpoint";
		amx3_in4 = "/bus@0/aconnect@2900000/ahub@2900800/amx@2903200/ports/port@3/endpoint";
		amx3_out_port = "/bus@0/aconnect@2900000/ahub@2900800/amx@2903200/ports/port@4";
		amx3_out = "/bus@0/aconnect@2900000/ahub@2900800/amx@2903200/ports/port@4/endpoint";
		tegra_amx4 = "/bus@0/aconnect@2900000/ahub@2900800/amx@2903300";
		amx4_in1 = "/bus@0/aconnect@2900000/ahub@2900800/amx@2903300/ports/port@0/endpoint";
		amx4_in2 = "/bus@0/aconnect@2900000/ahub@2900800/amx@2903300/ports/port@1/endpoint";
		amx4_in3 = "/bus@0/aconnect@2900000/ahub@2900800/amx@2903300/ports/port@2/endpoint";
		amx4_in4 = "/bus@0/aconnect@2900000/ahub@2900800/amx@2903300/ports/port@3/endpoint";
		amx4_out_port = "/bus@0/aconnect@2900000/ahub@2900800/amx@2903300/ports/port@4";
		amx4_out = "/bus@0/aconnect@2900000/ahub@2900800/amx@2903300/ports/port@4/endpoint";
		tegra_adx1 = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903800";
		adx1_in = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903800/ports/port@0/endpoint";
		adx1_out1_port = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903800/ports/port@1";
		adx1_out1 = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903800/ports/port@1/endpoint";
		adx1_out2_port = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903800/ports/port@2";
		adx1_out2 = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903800/ports/port@2/endpoint";
		adx1_out3_port = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903800/ports/port@3";
		adx1_out3 = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903800/ports/port@3/endpoint";
		adx1_out4_port = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903800/ports/port@4";
		adx1_out4 = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903800/ports/port@4/endpoint";
		tegra_adx2 = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903900";
		adx2_in = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903900/ports/port@0/endpoint";
		adx2_out1_port = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903900/ports/port@1";
		adx2_out1 = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903900/ports/port@1/endpoint";
		adx2_out2_port = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903900/ports/port@2";
		adx2_out2 = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903900/ports/port@2/endpoint";
		adx2_out3_port = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903900/ports/port@3";
		adx2_out3 = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903900/ports/port@3/endpoint";
		adx2_out4_port = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903900/ports/port@4";
		adx2_out4 = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903900/ports/port@4/endpoint";
		tegra_adx3 = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903a00";
		adx3_in = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903a00/ports/port@0/endpoint";
		adx3_out1_port = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903a00/ports/port@1";
		adx3_out1 = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903a00/ports/port@1/endpoint";
		adx3_out2_port = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903a00/ports/port@2";
		adx3_out2 = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903a00/ports/port@2/endpoint";
		adx3_out3_port = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903a00/ports/port@3";
		adx3_out3 = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903a00/ports/port@3/endpoint";
		adx3_out4_port = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903a00/ports/port@4";
		adx3_out4 = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903a00/ports/port@4/endpoint";
		tegra_adx4 = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903b00";
		adx4_in = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903b00/ports/port@0/endpoint";
		adx4_out1_port = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903b00/ports/port@1";
		adx4_out1 = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903b00/ports/port@1/endpoint";
		adx4_out2_port = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903b00/ports/port@2";
		adx4_out2 = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903b00/ports/port@2/endpoint";
		adx4_out3_port = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903b00/ports/port@3";
		adx4_out3 = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903b00/ports/port@3/endpoint";
		adx4_out4_port = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903b00/ports/port@4";
		adx4_out4 = "/bus@0/aconnect@2900000/ahub@2900800/adx@2903b00/ports/port@4/endpoint";
		tegra_dmic1 = "/bus@0/aconnect@2900000/ahub@2900800/dmic@2904000";
		dmic1_cif = "/bus@0/aconnect@2900000/ahub@2900800/dmic@2904000/ports/port@0/endpoint";
		dmic1_port = "/bus@0/aconnect@2900000/ahub@2900800/dmic@2904000/ports/port@1";
		dmic1_dap = "/bus@0/aconnect@2900000/ahub@2900800/dmic@2904000/ports/port@1/endpoint";
		tegra_dmic2 = "/bus@0/aconnect@2900000/ahub@2900800/dmic@2904100";
		dmic2_cif = "/bus@0/aconnect@2900000/ahub@2900800/dmic@2904100/ports/port@0/endpoint";
		dmic2_port = "/bus@0/aconnect@2900000/ahub@2900800/dmic@2904100/ports/port@1";
		dmic2_dap = "/bus@0/aconnect@2900000/ahub@2900800/dmic@2904100/ports/port@1/endpoint";
		tegra_dmic3 = "/bus@0/aconnect@2900000/ahub@2900800/dmic@2904200";
		dmic3_cif = "/bus@0/aconnect@2900000/ahub@2900800/dmic@2904200/ports/port@0/endpoint";
		dmic3_port = "/bus@0/aconnect@2900000/ahub@2900800/dmic@2904200/ports/port@1";
		dmic3_dap = "/bus@0/aconnect@2900000/ahub@2900800/dmic@2904200/ports/port@1/endpoint";
		tegra_dmic4 = "/bus@0/aconnect@2900000/ahub@2900800/dmic@2904300";
		dmic4_cif = "/bus@0/aconnect@2900000/ahub@2900800/dmic@2904300/ports/port@0/endpoint";
		dmic4_port = "/bus@0/aconnect@2900000/ahub@2900800/dmic@2904300/ports/port@1";
		dmic4_dap = "/bus@0/aconnect@2900000/ahub@2900800/dmic@2904300/ports/port@1/endpoint";
		tegra_dspk1 = "/bus@0/aconnect@2900000/ahub@2900800/dspk@2905000";
		dspk1_cif = "/bus@0/aconnect@2900000/ahub@2900800/dspk@2905000/ports/port@0/endpoint";
		dspk1_port = "/bus@0/aconnect@2900000/ahub@2900800/dspk@2905000/ports/port@1";
		dspk1_dap = "/bus@0/aconnect@2900000/ahub@2900800/dspk@2905000/ports/port@1/endpoint";
		tegra_dspk2 = "/bus@0/aconnect@2900000/ahub@2900800/dspk@2905100";
		dspk2_cif = "/bus@0/aconnect@2900000/ahub@2900800/dspk@2905100/ports/port@0/endpoint";
		dspk2_port = "/bus@0/aconnect@2900000/ahub@2900800/dspk@2905100/ports/port@1";
		dspk2_dap = "/bus@0/aconnect@2900000/ahub@2900800/dspk@2905100/ports/port@1/endpoint";
		tegra_ope1 = "/bus@0/aconnect@2900000/ahub@2900800/processing-engine@2908000";
		ope1_cif_in_ep = "/bus@0/aconnect@2900000/ahub@2900800/processing-engine@2908000/ports/port@0/endpoint";
		ope1_out_port = "/bus@0/aconnect@2900000/ahub@2900800/processing-engine@2908000/ports/port@1";
		ope1_cif_out_ep = "/bus@0/aconnect@2900000/ahub@2900800/processing-engine@2908000/ports/port@1/endpoint";
		tegra_mvc1 = "/bus@0/aconnect@2900000/ahub@2900800/mvc@290a000";
		mvc1_cif_in = "/bus@0/aconnect@2900000/ahub@2900800/mvc@290a000/ports/port@0/endpoint";
		mvc1_out_port = "/bus@0/aconnect@2900000/ahub@2900800/mvc@290a000/ports/port@1";
		mvc1_cif_out = "/bus@0/aconnect@2900000/ahub@2900800/mvc@290a000/ports/port@1/endpoint";
		tegra_mvc2 = "/bus@0/aconnect@2900000/ahub@2900800/mvc@290a200";
		mvc2_cif_in = "/bus@0/aconnect@2900000/ahub@2900800/mvc@290a200/ports/port@0/endpoint";
		mvc2_out_port = "/bus@0/aconnect@2900000/ahub@2900800/mvc@290a200/ports/port@1";
		mvc2_cif_out = "/bus@0/aconnect@2900000/ahub@2900800/mvc@290a200/ports/port@1/endpoint";
		tegra_amixer = "/bus@0/aconnect@2900000/ahub@2900800/amixer@290bb00";
		mix_in1 = "/bus@0/aconnect@2900000/ahub@2900800/amixer@290bb00/ports/port@0/endpoint";
		mix_in2 = "/bus@0/aconnect@2900000/ahub@2900800/amixer@290bb00/ports/port@1/endpoint";
		mix_in3 = "/bus@0/aconnect@2900000/ahub@2900800/amixer@290bb00/ports/port@2/endpoint";
		mix_in4 = "/bus@0/aconnect@2900000/ahub@2900800/amixer@290bb00/ports/port@3/endpoint";
		mix_in5 = "/bus@0/aconnect@2900000/ahub@2900800/amixer@290bb00/ports/port@4/endpoint";
		mix_in6 = "/bus@0/aconnect@2900000/ahub@2900800/amixer@290bb00/ports/port@5/endpoint";
		mix_in7 = "/bus@0/aconnect@2900000/ahub@2900800/amixer@290bb00/ports/port@6/endpoint";
		mix_in8 = "/bus@0/aconnect@2900000/ahub@2900800/amixer@290bb00/ports/port@7/endpoint";
		mix_in9 = "/bus@0/aconnect@2900000/ahub@2900800/amixer@290bb00/ports/port@8/endpoint";
		mix_in10 = "/bus@0/aconnect@2900000/ahub@2900800/amixer@290bb00/ports/port@9/endpoint";
		mix_out1_port = "/bus@0/aconnect@2900000/ahub@2900800/amixer@290bb00/ports/port@a";
		mix_out1 = "/bus@0/aconnect@2900000/ahub@2900800/amixer@290bb00/ports/port@a/endpoint";
		mix_out2_port = "/bus@0/aconnect@2900000/ahub@2900800/amixer@290bb00/ports/port@b";
		mix_out2 = "/bus@0/aconnect@2900000/ahub@2900800/amixer@290bb00/ports/port@b/endpoint";
		mix_out3_port = "/bus@0/aconnect@2900000/ahub@2900800/amixer@290bb00/ports/port@c";
		mix_out3 = "/bus@0/aconnect@2900000/ahub@2900800/amixer@290bb00/ports/port@c/endpoint";
		mix_out4_port = "/bus@0/aconnect@2900000/ahub@2900800/amixer@290bb00/ports/port@d";
		mix_out4 = "/bus@0/aconnect@2900000/ahub@2900800/amixer@290bb00/ports/port@d/endpoint";
		mix_out5_port = "/bus@0/aconnect@2900000/ahub@2900800/amixer@290bb00/ports/port@e";
		mix_out5 = "/bus@0/aconnect@2900000/ahub@2900800/amixer@290bb00/ports/port@e/endpoint";
		tegra_admaif = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000";
		admaif0_port = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@0";
		admaif0 = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@0/endpoint";
		admaif1_port = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@1";
		admaif1 = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@1/endpoint";
		admaif2_port = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@2";
		admaif2 = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@2/endpoint";
		admaif3_port = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@3";
		admaif3 = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@3/endpoint";
		admaif4_port = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@4";
		admaif4 = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@4/endpoint";
		admaif5_port = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@5";
		admaif5 = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@5/endpoint";
		admaif6_port = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@6";
		admaif6 = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@6/endpoint";
		admaif7_port = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@7";
		admaif7 = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@7/endpoint";
		admaif8_port = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@8";
		admaif8 = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@8/endpoint";
		admaif9_port = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@9";
		admaif9 = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@9/endpoint";
		admaif10_port = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@a";
		admaif10 = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@a/endpoint";
		admaif11_port = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@b";
		admaif11 = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@b/endpoint";
		admaif12_port = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@c";
		admaif12 = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@c/endpoint";
		admaif13_port = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@d";
		admaif13 = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@d/endpoint";
		admaif14_port = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@e";
		admaif14 = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@e/endpoint";
		admaif15_port = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@f";
		admaif15 = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@f/endpoint";
		admaif16_port = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@10";
		admaif16 = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@10/endpoint";
		admaif17_port = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@11";
		admaif17 = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@11/endpoint";
		admaif18_port = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@12";
		admaif18 = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@12/endpoint";
		admaif19_port = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@13";
		admaif19 = "/bus@0/aconnect@2900000/ahub@2900800/admaif@290f000/ports/port@13/endpoint";
		tegra_asrc = "/bus@0/aconnect@2900000/ahub@2900800/asrc@2910000";
		asrc_in1_ep = "/bus@0/aconnect@2900000/ahub@2900800/asrc@2910000/ports/port@0/endpoint";
		asrc_in2_ep = "/bus@0/aconnect@2900000/ahub@2900800/asrc@2910000/ports/port@1/endpoint";
		asrc_in3_ep = "/bus@0/aconnect@2900000/ahub@2900800/asrc@2910000/ports/port@2/endpoint";
		asrc_in4_ep = "/bus@0/aconnect@2900000/ahub@2900800/asrc@2910000/ports/port@3/endpoint";
		asrc_in5_ep = "/bus@0/aconnect@2900000/ahub@2900800/asrc@2910000/ports/port@4/endpoint";
		asrc_in6_ep = "/bus@0/aconnect@2900000/ahub@2900800/asrc@2910000/ports/port@5/endpoint";
		asrc_in7_ep = "/bus@0/aconnect@2900000/ahub@2900800/asrc@2910000/ports/port@6/endpoint";
		asrc_out1_port = "/bus@0/aconnect@2900000/ahub@2900800/asrc@2910000/ports/port@7";
		asrc_out1_ep = "/bus@0/aconnect@2900000/ahub@2900800/asrc@2910000/ports/port@7/endpoint";
		asrc_out2_port = "/bus@0/aconnect@2900000/ahub@2900800/asrc@2910000/ports/port@8";
		asrc_out2_ep = "/bus@0/aconnect@2900000/ahub@2900800/asrc@2910000/ports/port@8/endpoint";
		asrc_out3_port = "/bus@0/aconnect@2900000/ahub@2900800/asrc@2910000/ports/port@9";
		asrc_out3_ep = "/bus@0/aconnect@2900000/ahub@2900800/asrc@2910000/ports/port@9/endpoint";
		asrc_out4_port = "/bus@0/aconnect@2900000/ahub@2900800/asrc@2910000/ports/port@a";
		asrc_out4_ep = "/bus@0/aconnect@2900000/ahub@2900800/asrc@2910000/ports/port@a/endpoint";
		asrc_out5_port = "/bus@0/aconnect@2900000/ahub@2900800/asrc@2910000/ports/port@b";
		asrc_out5_ep = "/bus@0/aconnect@2900000/ahub@2900800/asrc@2910000/ports/port@b/endpoint";
		asrc_out6_port = "/bus@0/aconnect@2900000/ahub@2900800/asrc@2910000/ports/port@c";
		asrc_out6_ep = "/bus@0/aconnect@2900000/ahub@2900800/asrc@2910000/ports/port@c/endpoint";
		xbar_admaif0 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@0/endpoint";
		xbar_admaif1 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@1/endpoint";
		xbar_admaif2 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@2/endpoint";
		xbar_admaif3 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@3/endpoint";
		xbar_admaif4 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@4/endpoint";
		xbar_admaif5 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@5/endpoint";
		xbar_admaif6 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@6/endpoint";
		xbar_admaif7 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@7/endpoint";
		xbar_admaif8 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@8/endpoint";
		xbar_admaif9 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@9/endpoint";
		xbar_admaif10 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@a/endpoint";
		xbar_admaif11 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@b/endpoint";
		xbar_admaif12 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@c/endpoint";
		xbar_admaif13 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@d/endpoint";
		xbar_admaif14 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@e/endpoint";
		xbar_admaif15 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@f/endpoint";
		xbar_admaif16 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@10/endpoint";
		xbar_admaif17 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@11/endpoint";
		xbar_admaif18 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@12/endpoint";
		xbar_admaif19 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@13/endpoint";
		xbar_i2s1_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@14";
		xbar_i2s1 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@14/endpoint";
		xbar_i2s2_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@15";
		xbar_i2s2 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@15/endpoint";
		xbar_i2s3_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@16";
		xbar_i2s3 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@16/endpoint";
		xbar_i2s4_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@17";
		xbar_i2s4 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@17/endpoint";
		xbar_i2s5_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@18";
		xbar_i2s5 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@18/endpoint";
		xbar_i2s6_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@19";
		xbar_i2s6 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@19/endpoint";
		xbar_dmic1_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@1a";
		xbar_dmic1 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@1a/endpoint";
		xbar_dmic2_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@1b";
		xbar_dmic2 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@1b/endpoint";
		xbar_dmic3_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@1c";
		xbar_dmic3 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@1c/endpoint";
		xbar_dmic4_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@1d";
		xbar_dmic4 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@1d/endpoint";
		xbar_dspk1_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@1e";
		xbar_dspk1 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@1e/endpoint";
		xbar_dspk2_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@1f";
		xbar_dspk2 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@1f/endpoint";
		xbar_sfc1_in_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@20";
		xbar_sfc1_in = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@20/endpoint";
		xbar_sfc1_out = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@21/endpoint";
		xbar_sfc2_in_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@22";
		xbar_sfc2_in = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@22/endpoint";
		xbar_sfc2_out = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@23/endpoint";
		xbar_sfc3_in_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@24";
		xbar_sfc3_in = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@24/endpoint";
		xbar_sfc3_out = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@25/endpoint";
		xbar_sfc4_in_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@26";
		xbar_sfc4_in = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@26/endpoint";
		xbar_sfc4_out = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@27/endpoint";
		xbar_mvc1_in_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@28";
		xbar_mvc1_in = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@28/endpoint";
		xbar_mvc1_out = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@29/endpoint";
		xbar_mvc2_in_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@2a";
		xbar_mvc2_in = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@2a/endpoint";
		xbar_mvc2_out = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@2b/endpoint";
		xbar_amx1_in1_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@2c";
		xbar_amx1_in1 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@2c/endpoint";
		xbar_amx1_in2_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@2d";
		xbar_amx1_in2 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@2d/endpoint";
		xbar_amx1_in3_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@2e";
		xbar_amx1_in3 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@2e/endpoint";
		xbar_amx1_in4_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@2f";
		xbar_amx1_in4 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@2f/endpoint";
		xbar_amx1_out = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@30/endpoint";
		xbar_amx2_in1_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@31";
		xbar_amx2_in1 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@31/endpoint";
		xbar_amx2_in2_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@32";
		xbar_amx2_in2 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@32/endpoint";
		xbar_amx2_in3_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@33";
		xbar_amx2_in3 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@33/endpoint";
		xbar_amx2_in4_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@34";
		xbar_amx2_in4 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@34/endpoint";
		xbar_amx2_out = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@35/endpoint";
		xbar_amx3_in1_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@36";
		xbar_amx3_in1 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@36/endpoint";
		xbar_amx3_in2_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@37";
		xbar_amx3_in2 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@37/endpoint";
		xbar_amx3_in3_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@38";
		xbar_amx3_in3 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@38/endpoint";
		xbar_amx3_in4_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@39";
		xbar_amx3_in4 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@39/endpoint";
		xbar_amx3_out = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@3a/endpoint";
		xbar_amx4_in1_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@3b";
		xbar_amx4_in1 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@3b/endpoint";
		xbar_amx4_in2_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@3c";
		xbar_amx4_in2 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@3c/endpoint";
		xbar_amx4_in3_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@3d";
		xbar_amx4_in3 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@3d/endpoint";
		xbar_amx4_in4_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@3e";
		xbar_amx4_in4 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@3e/endpoint";
		xbar_amx4_out = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@3f/endpoint";
		xbar_adx1_in_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@40";
		xbar_adx1_in = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@40/endpoint";
		xbar_adx1_out1 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@41/endpoint";
		xbar_adx1_out2 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@42/endpoint";
		xbar_adx1_out3 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@43/endpoint";
		xbar_adx1_out4 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@44/endpoint";
		xbar_adx2_in_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@45";
		xbar_adx2_in = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@45/endpoint";
		xbar_adx2_out1 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@46/endpoint";
		xbar_adx2_out2 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@47/endpoint";
		xbar_adx2_out3 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@48/endpoint";
		xbar_adx2_out4 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@49/endpoint";
		xbar_adx3_in_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@4a";
		xbar_adx3_in = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@4a/endpoint";
		xbar_adx3_out1 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@4b/endpoint";
		xbar_adx3_out2 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@4c/endpoint";
		xbar_adx3_out3 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@4d/endpoint";
		xbar_adx3_out4 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@4e/endpoint";
		xbar_adx4_in_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@4f";
		xbar_adx4_in = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@4f/endpoint";
		xbar_adx4_out1 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@50/endpoint";
		xbar_adx4_out2 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@51/endpoint";
		xbar_adx4_out3 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@52/endpoint";
		xbar_adx4_out4 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@53/endpoint";
		xbar_mix_in1_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@54";
		xbar_mix_in1 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@54/endpoint";
		xbar_mix_in2_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@55";
		xbar_mix_in2 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@55/endpoint";
		xbar_mix_in3_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@56";
		xbar_mix_in3 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@56/endpoint";
		xbar_mix_in4_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@57";
		xbar_mix_in4 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@57/endpoint";
		xbar_mix_in5_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@58";
		xbar_mix_in5 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@58/endpoint";
		xbar_mix_in6_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@59";
		xbar_mix_in6 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@59/endpoint";
		xbar_mix_in7_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@5a";
		xbar_mix_in7 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@5a/endpoint";
		xbar_mix_in8_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@5b";
		xbar_mix_in8 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@5b/endpoint";
		xbar_mix_in9_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@5c";
		xbar_mix_in9 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@5c/endpoint";
		xbar_mix_in10_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@5d";
		xbar_mix_in10 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@5d/endpoint";
		xbar_mix_out1 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@5e/endpoint";
		xbar_mix_out2 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@5f/endpoint";
		xbar_mix_out3 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@60/endpoint";
		xbar_mix_out4 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@61/endpoint";
		xbar_mix_out5 = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@62/endpoint";
		xbar_asrc_in1_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@63";
		xbar_asrc_in1_ep = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@63/endpoint";
		xbar_asrc_out1_ep = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@64/endpoint";
		xbar_asrc_in2_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@65";
		xbar_asrc_in2_ep = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@65/endpoint";
		xbar_asrc_out2_ep = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@66/endpoint";
		xbar_asrc_in3_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@67";
		xbar_asrc_in3_ep = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@67/endpoint";
		xbar_asrc_out3_ep = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@68/endpoint";
		xbar_asrc_in4_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@69";
		xbar_asrc_in4_ep = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@69/endpoint";
		xbar_asrc_out4_ep = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@6a/endpoint";
		xbar_asrc_in5_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@6b";
		xbar_asrc_in5_ep = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@6b/endpoint";
		xbar_asrc_out5_ep = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@6c/endpoint";
		xbar_asrc_in6_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@6d";
		xbar_asrc_in6_ep = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@6d/endpoint";
		xbar_asrc_out6_ep = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@6e/endpoint";
		xbar_asrc_in7_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@6f";
		xbar_asrc_in7_ep = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@6f/endpoint";
		xbar_ope1_in_port = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@70";
		xbar_ope1_in_ep = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@70/endpoint";
		xbar_ope1_out_ep = "/bus@0/aconnect@2900000/ahub@2900800/ports/port@71/endpoint";
		adma = "/bus@0/aconnect@2900000/dma-controller@2930000";
		agic = "/bus@0/aconnect@2900000/interrupt-controller@2a40000";
		mc = "/bus@0/memory-controller@2c00000";
		emc = "/bus@0/memory-controller@2c00000/external-memory-controller@2c60000";
		uarta = "/bus@0/serial@3100000";
		uarte = "/bus@0/serial@3140000";
		gen1_i2c = "/bus@0/i2c@3160000";
		cam_i2c = "/bus@0/i2c@3180000";
		dp_aux_ch1_i2c = "/bus@0/i2c@3190000";
		dp_aux_ch0_i2c = "/bus@0/i2c@31b0000";
		dp_aux_ch2_i2c = "/bus@0/i2c@31c0000";
		uarti = "/bus@0/serial@31d0000";
		dp_aux_ch3_i2c = "/bus@0/i2c@31e0000";
		rt5640_ep = "/bus@0/i2c@31e0000/audio-codec@1c/port/endpoint";
		pwm1 = "/bus@0/pwm@3280000";
		pwm2 = "/bus@0/pwm@3290000";
		pwm3 = "/bus@0/pwm@32a0000";
		pwm5 = "/bus@0/pwm@32c0000";
		pwm6 = "/bus@0/pwm@32d0000";
		pwm7 = "/bus@0/pwm@32e0000";
		pwm8 = "/bus@0/pwm@32f0000";
		xusb_padctl = "/bus@0/padctl@3520000";
		hs_typec_p1 = "/bus@0/padctl@3520000/ports/usb2-0/port/endpoint";
		hs_typec_p0 = "/bus@0/padctl@3520000/ports/usb2-1/port/endpoint";
		ss_typec_p0 = "/bus@0/padctl@3520000/ports/usb3-0/port/endpoint";
		ss_typec_p1 = "/bus@0/padctl@3520000/ports/usb3-1/port/endpoint";
		hte_lic = "/bus@0/hardware-timestamp@3aa0000";
		hsp_top0 = "/bus@0/hsp@3c00000";
		p2u_hsio_0 = "/bus@0/phy@3e00000";
		p2u_hsio_1 = "/bus@0/phy@3e10000";
		p2u_hsio_2 = "/bus@0/phy@3e20000";
		p2u_hsio_3 = "/bus@0/phy@3e30000";
		p2u_hsio_4 = "/bus@0/phy@3e40000";
		p2u_hsio_5 = "/bus@0/phy@3e50000";
		p2u_hsio_6 = "/bus@0/phy@3e60000";
		p2u_hsio_7 = "/bus@0/phy@3e70000";
		p2u_nvhs_0 = "/bus@0/phy@3e90000";
		p2u_nvhs_1 = "/bus@0/phy@3ea0000";
		p2u_nvhs_2 = "/bus@0/phy@3eb0000";
		p2u_nvhs_3 = "/bus@0/phy@3ec0000";
		p2u_nvhs_4 = "/bus@0/phy@3ed0000";
		p2u_nvhs_5 = "/bus@0/phy@3ee0000";
		p2u_nvhs_6 = "/bus@0/phy@3ef0000";
		p2u_nvhs_7 = "/bus@0/phy@3f00000";
		p2u_gbe_0 = "/bus@0/phy@3f20000";
		p2u_gbe_1 = "/bus@0/phy@3f30000";
		p2u_gbe_2 = "/bus@0/phy@3f40000";
		p2u_gbe_3 = "/bus@0/phy@3f50000";
		p2u_gbe_4 = "/bus@0/phy@3f60000";
		p2u_gbe_5 = "/bus@0/phy@3f70000";
		p2u_gbe_6 = "/bus@0/phy@3f80000";
		p2u_gbe_7 = "/bus@0/phy@3f90000";
		mgbe0_axi_setup = "/bus@0/ethernet@6800000/stmmac-axi-config";
		mgbe0_phy = "/bus@0/ethernet@6800000/mdio/phy@0";
		mgbe1_axi_setup = "/bus@0/ethernet@6900000/stmmac-axi-config";
		mgbe2_axi_setup = "/bus@0/ethernet@6a00000/stmmac-axi-config";
		smmu_niso1 = "/bus@0/iommu@8000000";
		hsp_aon = "/bus@0/hsp@c150000";
		hte_aon = "/bus@0/hardware-timestamp@c1e0000";
		gen2_i2c = "/bus@0/i2c@c240000";
		ccg_typec_con0 = "/bus@0/i2c@c240000/typec@8/connector@0";
		hs_ucsi_ccg_p0 = "/bus@0/i2c@c240000/typec@8/connector@0/ports/port@0/endpoint";
		ss_ucsi_ccg_p0 = "/bus@0/i2c@c240000/typec@8/connector@0/ports/port@1/endpoint";
		ccg_typec_con1 = "/bus@0/i2c@c240000/typec@8/connector@1";
		hs_ucsi_ccg_p1 = "/bus@0/i2c@c240000/typec@8/connector@1/ports/port@0/endpoint";
		ss_ucsi_ccg_p1 = "/bus@0/i2c@c240000/typec@8/connector@1/ports/port@1/endpoint";
		gen8_i2c = "/bus@0/i2c@c250000";
		gpio_aon = "/bus@0/gpio@c2f0000";
		pinmux_aon = "/bus@0/pinmux@c300000";
		pwm4 = "/bus@0/pwm@c340000";
		pmc = "/bus@0/pmc@c360000";
		sdmmc1_1v8 = "/bus@0/pmc@c360000/sdmmc1-1v8";
		sdmmc1_3v3 = "/bus@0/pmc@c360000/sdmmc1-3v3";
		sdmmc3_1v8 = "/bus@0/pmc@c360000/sdmmc3-1v8";
		sdmmc3_3v3 = "/bus@0/pmc@c360000/sdmmc3-3v3";
		gic = "/bus@0/interrupt-controller@f400000";
		smmu_iso = "/bus@0/iommu@10000000";
		smmu_niso0 = "/bus@0/iommu@12000000";
		cpu_bpmp_tx = "/sram@40000000/sram@70000";
		cpu_bpmp_rx = "/sram@40000000/sram@71000";
		bpmp = "/bpmp";
		bpmp_i2c = "/bpmp/i2c";
		bpmp_thermal = "/bpmp/thermal";
		cpu0_0 = "/cpus/cpu@0";
		cpu0_1 = "/cpus/cpu@100";
		cpu0_2 = "/cpus/cpu@200";
		cpu0_3 = "/cpus/cpu@300";
		cpu1_0 = "/cpus/cpu@10000";
		cpu1_1 = "/cpus/cpu@10100";
		cpu1_2 = "/cpus/cpu@10200";
		cpu1_3 = "/cpus/cpu@10300";
		cpu2_0 = "/cpus/cpu@20000";
		cpu2_1 = "/cpus/cpu@20100";
		cpu2_2 = "/cpus/cpu@20200";
		cpu2_3 = "/cpus/cpu@20300";
		l2c0_0 = "/cpus/l2-cache00";
		l2c0_1 = "/cpus/l2-cache01";
		l2c0_2 = "/cpus/l2-cache02";
		l2c0_3 = "/cpus/l2-cache03";
		l2c1_0 = "/cpus/l2-cache10";
		l2c1_1 = "/cpus/l2-cache11";
		l2c1_2 = "/cpus/l2-cache12";
		l2c1_3 = "/cpus/l2-cache13";
		l2c2_0 = "/cpus/l2-cache20";
		l2c2_1 = "/cpus/l2-cache21";
		l2c2_2 = "/cpus/l2-cache22";
		l2c2_3 = "/cpus/l2-cache23";
		l3c0 = "/cpus/l3-cache0";
		l3c1 = "/cpus/l3-cache1";
		l3c2 = "/cpus/l3-cache2";
		tcu = "/serial";
		tj_trip_active0 = "/thermal-zones/tj-thermal/trips/active-0";
		tj_trip_active1 = "/thermal-zones/tj-thermal/trips/active-1";
		cl0_opp_tbl = "/opp-table-cluster0";
		cl0_ch1_opp1 = "/opp-table-cluster0/opp-115200000";
		cl0_ch1_opp2 = "/opp-table-cluster0/opp-192000000";
		cl0_ch1_opp3 = "/opp-table-cluster0/opp-268800000";
		cl0_ch1_opp4 = "/opp-table-cluster0/opp-345600000";
		cl0_ch1_opp5 = "/opp-table-cluster0/opp-422400000";
		cl0_ch1_opp6 = "/opp-table-cluster0/opp-499200000";
		cl0_ch1_opp7 = "/opp-table-cluster0/opp-576000000";
		cl0_ch1_opp8 = "/opp-table-cluster0/opp-652800000";
		cl0_ch1_opp9 = "/opp-table-cluster0/opp-729600000";
		cl0_ch1_opp10 = "/opp-table-cluster0/opp-806400000";
		cl0_ch1_opp11 = "/opp-table-cluster0/opp-883200000";
		cl0_ch1_opp12 = "/opp-table-cluster0/opp-960000000";
		cl0_ch1_opp13 = "/opp-table-cluster0/opp-1036800000";
		cl0_ch1_opp14 = "/opp-table-cluster0/opp-1113600000";
		cl0_ch1_opp15 = "/opp-table-cluster0/opp-1190400000";
		cl0_ch1_opp16 = "/opp-table-cluster0/opp-1267200000";
		cl0_ch1_opp17 = "/opp-table-cluster0/opp-1344000000";
		cl0_ch1_opp18 = "/opp-table-cluster0/opp-1420800000";
		cl0_ch1_opp19 = "/opp-table-cluster0/opp-1497600000";
		cl0_ch1_opp20 = "/opp-table-cluster0/opp-1574400000";
		cl0_ch1_opp21 = "/opp-table-cluster0/opp-1651200000";
		cl0_ch1_opp22 = "/opp-table-cluster0/opp-1728000000";
		cl0_ch1_opp23 = "/opp-table-cluster0/opp-1804800000";
		cl0_ch1_opp24 = "/opp-table-cluster0/opp-1881600000";
		cl0_ch1_opp25 = "/opp-table-cluster0/opp-1958400000";
		cl0_ch1_opp26 = "/opp-table-cluster0/opp-2035200000";
		cl0_ch1_opp27 = "/opp-table-cluster0/opp-2112000000";
		cl0_ch1_opp28 = "/opp-table-cluster0/opp-2188800000";
		cl0_ch1_opp29 = "/opp-table-cluster0/opp-2201600000";
		cl1_opp_tbl = "/opp-table-cluster1";
		cl1_ch1_opp1 = "/opp-table-cluster1/opp-115200000";
		cl1_ch1_opp2 = "/opp-table-cluster1/opp-192000000";
		cl1_ch1_opp3 = "/opp-table-cluster1/opp-268800000";
		cl1_ch1_opp4 = "/opp-table-cluster1/opp-345600000";
		cl1_ch1_opp5 = "/opp-table-cluster1/opp-422400000";
		cl1_ch1_opp6 = "/opp-table-cluster1/opp-499200000";
		cl1_ch1_opp7 = "/opp-table-cluster1/opp-576000000";
		cl1_ch1_opp8 = "/opp-table-cluster1/opp-652800000";
		cl1_ch1_opp9 = "/opp-table-cluster1/opp-729600000";
		cl1_ch1_opp10 = "/opp-table-cluster1/opp-806400000";
		cl1_ch1_opp11 = "/opp-table-cluster1/opp-883200000";
		cl1_ch1_opp12 = "/opp-table-cluster1/opp-960000000";
		cl1_ch1_opp13 = "/opp-table-cluster1/opp-1036800000";
		cl1_ch1_opp14 = "/opp-table-cluster1/opp-1113600000";
		cl1_ch1_opp15 = "/opp-table-cluster1/opp-1190400000";
		cl1_ch1_opp16 = "/opp-table-cluster1/opp-1267200000";
		cl1_ch1_opp17 = "/opp-table-cluster1/opp-1344000000";
		cl1_ch1_opp18 = "/opp-table-cluster1/opp-1420800000";
		cl1_ch1_opp19 = "/opp-table-cluster1/opp-1497600000";
		cl1_ch1_opp20 = "/opp-table-cluster1/opp-1574400000";
		cl1_ch1_opp21 = "/opp-table-cluster1/opp-1651200000";
		cl1_ch1_opp22 = "/opp-table-cluster1/opp-1728000000";
		cl1_ch1_opp23 = "/opp-table-cluster1/opp-1804800000";
		cl1_ch1_opp24 = "/opp-table-cluster1/opp-1881600000";
		cl1_ch1_opp25 = "/opp-table-cluster1/opp-1958400000";
		cl1_ch1_opp26 = "/opp-table-cluster1/opp-2035200000";
		cl1_ch1_opp27 = "/opp-table-cluster1/opp-2112000000";
		cl1_ch1_opp28 = "/opp-table-cluster1/opp-2188800000";
		cl1_ch1_opp29 = "/opp-table-cluster1/opp-2201600000";
		cl2_opp_tbl = "/opp-table-cluster2";
		cl2_ch1_opp1 = "/opp-table-cluster2/opp-115200000";
		cl2_ch1_opp2 = "/opp-table-cluster2/opp-192000000";
		cl2_ch1_opp3 = "/opp-table-cluster2/opp-268800000";
		cl2_ch1_opp4 = "/opp-table-cluster2/opp-345600000";
		cl2_ch1_opp5 = "/opp-table-cluster2/opp-422400000";
		cl2_ch1_opp6 = "/opp-table-cluster2/opp-499200000";
		cl2_ch1_opp7 = "/opp-table-cluster2/opp-576000000";
		cl2_ch1_opp8 = "/opp-table-cluster2/opp-652800000";
		cl2_ch1_opp9 = "/opp-table-cluster2/opp-729600000";
		cl2_ch1_opp10 = "/opp-table-cluster2/opp-806400000";
		cl2_ch1_opp11 = "/opp-table-cluster2/opp-883200000";
		cl2_ch1_opp12 = "/opp-table-cluster2/opp-960000000";
		cl2_ch1_opp13 = "/opp-table-cluster2/opp-1036800000";
		cl2_ch1_opp14 = "/opp-table-cluster2/opp-1113600000";
		cl2_ch1_opp15 = "/opp-table-cluster2/opp-1190400000";
		cl2_ch1_opp16 = "/opp-table-cluster2/opp-1267200000";
		cl2_ch1_opp17 = "/opp-table-cluster2/opp-1344000000";
		cl2_ch1_opp18 = "/opp-table-cluster2/opp-1420800000";
		cl2_ch1_opp19 = "/opp-table-cluster2/opp-1497600000";
		cl2_ch1_opp20 = "/opp-table-cluster2/opp-1574400000";
		cl2_ch1_opp21 = "/opp-table-cluster2/opp-1651200000";
		cl2_ch1_opp22 = "/opp-table-cluster2/opp-1728000000";
		cl2_ch1_opp23 = "/opp-table-cluster2/opp-1804800000";
		cl2_ch1_opp24 = "/opp-table-cluster2/opp-1881600000";
		cl2_ch1_opp25 = "/opp-table-cluster2/opp-1958400000";
		cl2_ch1_opp26 = "/opp-table-cluster2/opp-2035200000";
		cl2_ch1_opp27 = "/opp-table-cluster2/opp-2112000000";
		cl2_ch1_opp28 = "/opp-table-cluster2/opp-2188800000";
		cl2_ch1_opp29 = "/opp-table-cluster2/opp-2201600000";
		vdd_5v0_sys = "/regulator-vdd-5v0-sys";
		vdd_1v8_ls = "/regulator-vdd-1v8-ls";
		vdd_1v8_hs = "/regulator-vdd-1v8-hs";
		vdd_1v8_ao = "/regulator-vdd-1v8-ao";
		vdd_3v3_ao = "/regulator-vdd-3v3-ao";
		vdd_3v3_pcie = "/regulator-vdd-3v3-pcie";
		vdd_12v_pcie = "/regulator-vdd-12v-pcie";
		fan = "/pwm-fan";
		vdd_1v8_sys = "/regulator-vdd-1v8-sys";
	};
};
