

================================================================
== Vivado HLS Report for 'PE142'
================================================================
* Date:           Sun Mar 22 14:27:37 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.170 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      109|      109| 0.545 us | 0.545 us |  109|  109|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      108|      108|        27|          -|          -|     4|    no    |
        | + Loop 1.1  |        4|        4|         1|          1|          1|     4|    yes   |
        | + Loop 1.2  |       18|       18|         4|          1|          1|    16|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      6|        0|      324|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        2|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      242|    -|
|Register             |        0|      -|      377|       64|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        2|      6|      377|      630|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |     Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |local_C_U  |PE139_local_C  |        2|  0|   0|    0|     4|   32|     1|          128|
    +-----------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |               |        2|  0|   0|    0|     4|   32|     1|          128|
    +-----------+---------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln479_1_fu_715_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln479_fu_711_p2               |     *    |      3|  0|  20|          32|          32|
    |add_ln435_fu_337_p2               |     +    |      0|  0|   4|           3|           1|
    |add_ln440_fu_349_p2               |     +    |      0|  0|   4|           3|           1|
    |add_ln446_fu_399_p2               |     +    |      0|  0|   6|           4|           4|
    |add_ln449_fu_440_p2               |     +    |      0|  0|   6|           5|           1|
    |add_ln452_1_fu_644_p2             |     +    |      0|  0|   6|           5|           1|
    |add_ln454_1_fu_630_p2             |     +    |      0|  0|   6|           4|           1|
    |add_ln479_1_fu_700_p2             |     +    |      0|  0|   6|           4|           4|
    |add_ln479_fu_719_p2               |     +    |      0|  0|  32|          32|          32|
    |c2_fu_446_p2                      |     +    |      0|  0|   3|           1|           2|
    |c5_fu_524_p2                      |     +    |      0|  0|   3|           1|           2|
    |c6_2_fu_590_p2                    |     +    |      0|  0|   3|           1|           2|
    |c6_fu_355_p2                      |     +    |      0|  0|   3|           2|           1|
    |c7_1_fu_624_p2                    |     +    |      0|  0|   3|           2|           1|
    |c7_fu_410_p2                      |     +    |      0|  0|   3|           2|           1|
    |tmp_2_fu_723_p2                   |     +    |      0|  0|  32|          32|          32|
    |and_ln480_1_fu_486_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln480_2_fu_498_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln480_3_fu_510_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln480_4_fu_550_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln480_5_fu_576_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln480_fu_428_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp1_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln435_fu_331_p2              |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln440_fu_343_p2              |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln442_fu_361_p2              |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln449_fu_434_p2              |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln452_fu_452_p2              |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln454_fu_504_p2              |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln456_fu_492_p2              |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln480_1_fu_422_p2            |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln480_2_fu_466_p2            |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln480_3_fu_544_p2            |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln480_fu_416_p2              |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp1_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |or_ln479_1_fu_602_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln479_fu_596_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln480_1_fu_570_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln480_fu_530_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln446_1_fu_375_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln446_fu_367_p3            |  select  |      0|  0|   2|           1|           1|
    |select_ln449_fu_516_p3            |  select  |      0|  0|   2|           1|           2|
    |select_ln452_1_fu_650_p3          |  select  |      0|  0|   5|           1|           1|
    |select_ln452_fu_582_p3            |  select  |      0|  0|   2|           1|           2|
    |select_ln454_fu_636_p3            |  select  |      0|  0|   4|           1|           1|
    |select_ln479_1_fu_616_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln479_fu_608_p3            |  select  |      0|  0|   2|           1|           1|
    |select_ln480_1_fu_472_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln480_2_fu_536_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln480_3_fu_556_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln480_fu_458_p3            |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln480_1_fu_564_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln480_fu_480_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      6|  0| 324|         228|         218|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  38|          7|    1|          7|
    |ap_done                         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3         |   9|          2|    1|          2|
    |ap_phi_mux_c61_0_phi_fu_313_p4  |   9|          2|    2|          4|
    |c2_0_reg_265                    |   9|          2|    2|          4|
    |c5_0_reg_287                    |   9|          2|    2|          4|
    |c61_0_reg_309                   |   9|          2|    2|          4|
    |c6_0_reg_232                    |   9|          2|    2|          4|
    |c72_0_reg_320                   |   9|          2|    2|          4|
    |c7_0_reg_243                    |   9|          2|    2|          4|
    |fifo_A_in_V_V_blk_n             |   9|          2|    1|          2|
    |fifo_A_out_V_V_blk_n            |   9|          2|    1|          2|
    |fifo_B_in_V_V_blk_n             |   9|          2|    1|          2|
    |fifo_B_out_V_V_blk_n            |   9|          2|    1|          2|
    |fifo_C_drain_out_V_blk_n        |   9|          2|    1|          2|
    |indvar_flatten20_reg_276        |   9|          2|    5|         10|
    |indvar_flatten46_reg_254        |   9|          2|    5|         10|
    |indvar_flatten53_reg_210        |   9|          2|    3|          6|
    |indvar_flatten6_reg_298         |   9|          2|    4|          8|
    |indvar_flatten_reg_221          |   9|          2|    3|          6|
    |local_C_address0                |  15|          3|    2|          6|
    |real_start                      |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 242|         52|   46|         99|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln435_reg_735                     |   3|   0|    3|          0|
    |ap_CS_fsm                             |   6|   0|    6|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3               |   1|   0|    1|          0|
    |c2_0_reg_265                          |   2|   0|    2|          0|
    |c5_0_reg_287                          |   2|   0|    2|          0|
    |c61_0_reg_309                         |   2|   0|    2|          0|
    |c6_0_reg_232                          |   2|   0|    2|          0|
    |c72_0_reg_320                         |   2|   0|    2|          0|
    |c7_0_reg_243                          |   2|   0|    2|          0|
    |icmp_ln449_reg_758                    |   1|   0|    1|          0|
    |indvar_flatten20_reg_276              |   5|   0|    5|          0|
    |indvar_flatten46_reg_254              |   5|   0|    5|          0|
    |indvar_flatten53_reg_210              |   3|   0|    3|          0|
    |indvar_flatten6_reg_298               |   4|   0|    4|          0|
    |indvar_flatten_reg_221                |   3|   0|    3|          0|
    |local_C_addr_1_reg_827                |   2|   0|    2|          0|
    |local_C_addr_1_reg_827_pp1_iter2_reg  |   2|   0|    2|          0|
    |mul_ln479_1_reg_838                   |  32|   0|   32|          0|
    |mul_ln479_reg_833                     |  32|   0|   32|          0|
    |p_Repl2_1_reg_822                     |  32|   0|   32|          0|
    |p_Repl2_2_reg_807                     |  32|   0|   32|          0|
    |p_Repl2_3_reg_812                     |  32|   0|   32|          0|
    |p_Repl2_s_reg_817                     |  32|   0|   32|          0|
    |select_ln479_1_reg_786                |   2|   0|    2|          0|
    |select_ln479_reg_781                  |   2|   0|    2|          0|
    |select_ln480_3_reg_772                |   1|   0|    1|          0|
    |start_once_reg                        |   1|   0|    1|          0|
    |icmp_ln449_reg_758                    |  64|  32|    1|          0|
    |select_ln480_3_reg_772                |  64|  32|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 377|  64|  251|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |        PE142       | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |        PE142       | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |        PE142       | return value |
|start_full_n               |  in |    1| ap_ctrl_hs |        PE142       | return value |
|ap_done                    | out |    1| ap_ctrl_hs |        PE142       | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |        PE142       | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |        PE142       | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |        PE142       | return value |
|start_out                  | out |    1| ap_ctrl_hs |        PE142       | return value |
|start_write                | out |    1| ap_ctrl_hs |        PE142       | return value |
|fifo_A_in_V_V_dout         |  in |   64|   ap_fifo  |    fifo_A_in_V_V   |    pointer   |
|fifo_A_in_V_V_empty_n      |  in |    1|   ap_fifo  |    fifo_A_in_V_V   |    pointer   |
|fifo_A_in_V_V_read         | out |    1|   ap_fifo  |    fifo_A_in_V_V   |    pointer   |
|fifo_A_out_V_V_din         | out |   64|   ap_fifo  |   fifo_A_out_V_V   |    pointer   |
|fifo_A_out_V_V_full_n      |  in |    1|   ap_fifo  |   fifo_A_out_V_V   |    pointer   |
|fifo_A_out_V_V_write       | out |    1|   ap_fifo  |   fifo_A_out_V_V   |    pointer   |
|fifo_B_in_V_V_dout         |  in |   64|   ap_fifo  |    fifo_B_in_V_V   |    pointer   |
|fifo_B_in_V_V_empty_n      |  in |    1|   ap_fifo  |    fifo_B_in_V_V   |    pointer   |
|fifo_B_in_V_V_read         | out |    1|   ap_fifo  |    fifo_B_in_V_V   |    pointer   |
|fifo_B_out_V_V_din         | out |   64|   ap_fifo  |   fifo_B_out_V_V   |    pointer   |
|fifo_B_out_V_V_full_n      |  in |    1|   ap_fifo  |   fifo_B_out_V_V   |    pointer   |
|fifo_B_out_V_V_write       | out |    1|   ap_fifo  |   fifo_B_out_V_V   |    pointer   |
|fifo_C_drain_out_V_din     | out |   32|   ap_fifo  | fifo_C_drain_out_V |    pointer   |
|fifo_C_drain_out_V_full_n  |  in |    1|   ap_fifo  | fifo_C_drain_out_V |    pointer   |
|fifo_C_drain_out_V_write   | out |    1|   ap_fifo  | fifo_C_drain_out_V |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

