// Seed: 3598292259
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_3;
  logic id_4;
  ;
endmodule
module module_1 #(
    parameter id_1  = 32'd12,
    parameter id_2  = 32'd76,
    parameter id_31 = 32'd8,
    parameter id_42 = 32'd47
) (
    _id_1,
    _id_2,
    id_3
);
  output wire id_3;
  inout wire _id_2;
  input wire _id_1;
  logic [7:0][1 : -1]
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      _id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      _id_42;
  wire id_43;
  always_comb @(id_18[id_31])
    if ("") begin : LABEL_0
      id_17[-1+:id_2] <= id_10;
    end
  wire id_44;
  wire [id_42 : id_1] id_45;
  logic [1 : -1 'd0] id_46;
  module_0 modCall_1 (
      id_44,
      id_44,
      id_43
  );
endmodule
