###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux i686(Host ID esl2-9)
#  Generated on:      Mon Mar  3 19:00:14 2014
#  Command:           timeDesign -drvReports -slackReports -pathreports -exp...
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[29]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.42330
= Slack Time                  0.47670
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.47670 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04440 | 0.41180 | 0.41180 |  0.88850 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30390 | 0.34680 | 0.75860 |  1.23530 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29570 | 0.39750 | 1.15610 |  1.63280 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04130 | 0.19410 | 1.35020 |  1.82690 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06790 | 0.05200 | 1.40220 |  1.87890 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05450 | 0.10740 | 1.50960 |  1.98630 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05400 | 0.04550 | 1.55510 |  2.03180 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07330 | 0.10580 | 1.66090 |  2.13760 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06140 | 0.05130 | 1.71220 |  2.18890 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07720 | 0.12890 | 1.84110 |  2.31780 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05590 | 0.05260 | 1.89370 |  2.37040 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07500 | 0.12330 | 2.01700 |  2.49370 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05230 | 2.06930 |  2.54600 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07690 | 0.10850 | 2.17780 |  2.65450 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04190 | 0.06370 | 2.24150 |  2.71820 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06170 | 0.10100 | 2.34250 |  2.81920 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03410 | 0.04820 | 2.39070 |  2.86740 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05220 | 0.07950 | 2.47020 |  2.94690 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04380 | 0.14410 | 2.61430 |  3.09100 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04300 | 0.13900 | 2.75330 |  3.23000 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06740 | 0.16870 | 2.92200 |  3.39870 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02460 | 0.04910 | 2.97110 |  3.44780 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07400 | 0.10400 | 3.07510 |  3.55180 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05260 | 3.12770 |  3.60440 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10710 | 3.23480 |  3.71150 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05300 | 3.28780 |  3.76450 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10920 | 3.39700 |  3.87370 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05360 | 3.45060 |  3.92730 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55870 |  4.03540 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03260 | 0.06570 | 3.62440 |  4.10110 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05470 | 0.08840 | 3.71280 |  4.18950 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02280 | 0.04530 | 3.75810 |  4.23480 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07500 | 0.10410 | 3.86220 |  4.33890 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05160 | 3.91380 |  4.39050 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10700 | 4.02080 |  4.49750 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05220 | 4.07300 |  4.54970 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10750 | 4.18050 |  4.65720 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05180 | 4.23230 |  4.70900 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07880 | 0.11050 | 4.34280 |  4.81950 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05230 | 4.39510 |  4.87180 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07460 | 0.10630 | 4.50140 |  4.97810 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05140 | 4.55280 |  5.02950 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.10550 | 4.65830 |  5.13500 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05150 | 4.70980 |  5.18650 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07910 | 0.11060 | 4.82040 |  5.29710 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02750 | 0.05270 | 4.87310 |  5.34980 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.98040 |  5.45710 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05090 | 5.03130 |  5.50800 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10710 | 5.13840 |  5.61510 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06050 | 5.19890 |  5.67560 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05770 | 0.09030 | 5.28920 |  5.76590 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03630 | 0.04670 | 5.33590 |  5.81260 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05400 | 0.08960 | 5.42550 |  5.90220 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05280 | 5.47830 |  5.95500 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07740 | 5.55570 |  6.03240 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02520 | 0.04820 | 5.60390 |  6.08060 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10690 | 5.71080 |  6.18750 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05150 | 0.05670 | 5.76750 |  6.24420 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07820 | 0.12430 | 5.89180 |  6.36850 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03400 | 0.05220 | 5.94400 |  6.42070 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04670 | 0.07330 | 6.01730 |  6.49400 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.06390 |  6.54060 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05900 | 6.12290 |  6.59960 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03220 | 0.14610 | 6.26900 |  6.74570 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06310 | 0.09410 | 6.36310 |  6.83980 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03190 | 0.15830 | 6.52140 |  6.99810 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14580 | 0.28060 | 6.80200 |  7.27870 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04110 | 0.20760 | 7.00960 |  7.48630 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04600 | 7.05560 |  7.53230 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01970 | 0.10440 | 7.16000 |  7.63670 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03160 | 0.16960 | 7.32960 |  7.80630 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05300 | 0.07530 | 7.40490 |  7.88160 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25450 | 0.32550 | 7.73040 |  8.20710 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.06960 | 0.11360 | 7.84400 |  8.32070 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35950 | 0.42270 | 8.26670 |  8.74340 | 
     | U5124                            | A2 ^ -> ZN v          | NOR2_X1  | 0.09510 | 0.15530 | 8.42200 |  8.89870 | 
     |                                  | BUS_DATA_OUTBUS[29] v |          | 0.09510 | 0.00130 | 8.42330 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[31]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.41820
= Slack Time                  0.48180
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.48180 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04440 | 0.41180 | 0.41180 |  0.89360 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30390 | 0.34680 | 0.75860 |  1.24040 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29570 | 0.39750 | 1.15610 |  1.63790 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04130 | 0.19410 | 1.35020 |  1.83200 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06790 | 0.05200 | 1.40220 |  1.88400 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05450 | 0.10740 | 1.50960 |  1.99140 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05400 | 0.04550 | 1.55510 |  2.03690 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07330 | 0.10580 | 1.66090 |  2.14270 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06140 | 0.05130 | 1.71220 |  2.19400 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07720 | 0.12890 | 1.84110 |  2.32290 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05590 | 0.05260 | 1.89370 |  2.37550 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07500 | 0.12330 | 2.01700 |  2.49880 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05230 | 2.06930 |  2.55110 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07690 | 0.10850 | 2.17780 |  2.65960 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04190 | 0.06370 | 2.24150 |  2.72330 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06170 | 0.10100 | 2.34250 |  2.82430 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03410 | 0.04820 | 2.39070 |  2.87250 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05220 | 0.07950 | 2.47020 |  2.95200 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04380 | 0.14410 | 2.61430 |  3.09610 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04300 | 0.13900 | 2.75330 |  3.23510 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06740 | 0.16870 | 2.92200 |  3.40380 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02460 | 0.04910 | 2.97110 |  3.45290 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07400 | 0.10400 | 3.07510 |  3.55690 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05260 | 3.12770 |  3.60950 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10710 | 3.23480 |  3.71660 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05300 | 3.28780 |  3.76960 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10920 | 3.39700 |  3.87880 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05360 | 3.45060 |  3.93240 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55870 |  4.04050 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03260 | 0.06570 | 3.62440 |  4.10620 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05470 | 0.08840 | 3.71280 |  4.19460 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02280 | 0.04530 | 3.75810 |  4.23990 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07500 | 0.10410 | 3.86220 |  4.34400 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05160 | 3.91380 |  4.39560 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10700 | 4.02080 |  4.50260 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05220 | 4.07300 |  4.55480 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10750 | 4.18050 |  4.66230 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05180 | 4.23230 |  4.71410 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07880 | 0.11050 | 4.34280 |  4.82460 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05230 | 4.39510 |  4.87690 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07460 | 0.10630 | 4.50140 |  4.98320 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05140 | 4.55280 |  5.03460 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.10550 | 4.65830 |  5.14010 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05150 | 4.70980 |  5.19160 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07910 | 0.11060 | 4.82040 |  5.30220 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02750 | 0.05270 | 4.87310 |  5.35490 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.98040 |  5.46220 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05090 | 5.03130 |  5.51310 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10710 | 5.13840 |  5.62020 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06050 | 5.19890 |  5.68070 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05770 | 0.09030 | 5.28920 |  5.77100 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03630 | 0.04670 | 5.33590 |  5.81770 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05400 | 0.08960 | 5.42550 |  5.90730 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05280 | 5.47830 |  5.96010 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07740 | 5.55570 |  6.03750 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02520 | 0.04820 | 5.60390 |  6.08570 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10690 | 5.71080 |  6.19260 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05150 | 0.05670 | 5.76750 |  6.24930 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07820 | 0.12430 | 5.89180 |  6.37360 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03400 | 0.05220 | 5.94400 |  6.42580 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04670 | 0.07330 | 6.01730 |  6.49910 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.06390 |  6.54570 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05900 | 6.12290 |  6.60470 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03220 | 0.14610 | 6.26900 |  6.75080 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06310 | 0.09410 | 6.36310 |  6.84490 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03190 | 0.15830 | 6.52140 |  7.00320 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14580 | 0.28060 | 6.80200 |  7.28380 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04110 | 0.20760 | 7.00960 |  7.49140 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04600 | 7.05560 |  7.53740 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01970 | 0.10440 | 7.16000 |  7.64180 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03160 | 0.16960 | 7.32960 |  7.81140 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05300 | 0.07530 | 7.40490 |  7.88670 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25450 | 0.32550 | 7.73040 |  8.21220 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.06960 | 0.11360 | 7.84400 |  8.32580 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35950 | 0.42270 | 8.26670 |  8.74850 | 
     | U5117                            | A2 ^ -> ZN v          | NOR2_X1  | 0.09350 | 0.15020 | 8.41690 |  8.89870 | 
     |                                  | BUS_DATA_OUTBUS[31] v |          | 0.09350 | 0.00130 | 8.41820 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[26]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.41320
= Slack Time                  0.48680
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.48680 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04440 | 0.41180 | 0.41180 |  0.89860 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30390 | 0.34680 | 0.75860 |  1.24540 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29570 | 0.39750 | 1.15610 |  1.64290 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04130 | 0.19410 | 1.35020 |  1.83700 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06790 | 0.05200 | 1.40220 |  1.88900 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05450 | 0.10740 | 1.50960 |  1.99640 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05400 | 0.04550 | 1.55510 |  2.04190 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07330 | 0.10580 | 1.66090 |  2.14770 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06140 | 0.05130 | 1.71220 |  2.19900 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07720 | 0.12890 | 1.84110 |  2.32790 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05590 | 0.05260 | 1.89370 |  2.38050 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07500 | 0.12330 | 2.01700 |  2.50380 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05230 | 2.06930 |  2.55610 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07690 | 0.10850 | 2.17780 |  2.66460 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04190 | 0.06370 | 2.24150 |  2.72830 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06170 | 0.10100 | 2.34250 |  2.82930 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03410 | 0.04820 | 2.39070 |  2.87750 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05220 | 0.07950 | 2.47020 |  2.95700 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04380 | 0.14410 | 2.61430 |  3.10110 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04300 | 0.13900 | 2.75330 |  3.24010 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06740 | 0.16870 | 2.92200 |  3.40880 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02460 | 0.04910 | 2.97110 |  3.45790 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07400 | 0.10400 | 3.07510 |  3.56190 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05260 | 3.12770 |  3.61450 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10710 | 3.23480 |  3.72160 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05300 | 3.28780 |  3.77460 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10920 | 3.39700 |  3.88380 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05360 | 3.45060 |  3.93740 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55870 |  4.04550 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03260 | 0.06570 | 3.62440 |  4.11120 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05470 | 0.08840 | 3.71280 |  4.19960 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02280 | 0.04530 | 3.75810 |  4.24490 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07500 | 0.10410 | 3.86220 |  4.34900 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05160 | 3.91380 |  4.40060 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10700 | 4.02080 |  4.50760 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05220 | 4.07300 |  4.55980 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10750 | 4.18050 |  4.66730 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05180 | 4.23230 |  4.71910 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07880 | 0.11050 | 4.34280 |  4.82960 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05230 | 4.39510 |  4.88190 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07460 | 0.10630 | 4.50140 |  4.98820 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05140 | 4.55280 |  5.03960 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.10550 | 4.65830 |  5.14510 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05150 | 4.70980 |  5.19660 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07910 | 0.11060 | 4.82040 |  5.30720 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02750 | 0.05270 | 4.87310 |  5.35990 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.98040 |  5.46720 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05090 | 5.03130 |  5.51810 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10710 | 5.13840 |  5.62520 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06050 | 5.19890 |  5.68570 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05770 | 0.09030 | 5.28920 |  5.77600 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03630 | 0.04670 | 5.33590 |  5.82270 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05400 | 0.08960 | 5.42550 |  5.91230 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05280 | 5.47830 |  5.96510 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07740 | 5.55570 |  6.04250 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02520 | 0.04820 | 5.60390 |  6.09070 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10690 | 5.71080 |  6.19760 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05150 | 0.05670 | 5.76750 |  6.25430 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07820 | 0.12430 | 5.89180 |  6.37860 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03400 | 0.05220 | 5.94400 |  6.43080 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04670 | 0.07330 | 6.01730 |  6.50410 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.06390 |  6.55070 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05900 | 6.12290 |  6.60970 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03220 | 0.14610 | 6.26900 |  6.75580 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06310 | 0.09410 | 6.36310 |  6.84990 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03190 | 0.15830 | 6.52140 |  7.00820 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14580 | 0.28060 | 6.80200 |  7.28880 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04110 | 0.20760 | 7.00960 |  7.49640 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04600 | 7.05560 |  7.54240 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01970 | 0.10440 | 7.16000 |  7.64680 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03160 | 0.16960 | 7.32960 |  7.81640 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05300 | 0.07530 | 7.40490 |  7.89170 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25450 | 0.32550 | 7.73040 |  8.21720 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.06960 | 0.11360 | 7.84400 |  8.33080 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35950 | 0.42270 | 8.26670 |  8.75350 | 
     | U5133                            | A2 ^ -> ZN v          | NOR2_X1  | 0.09200 | 0.14560 | 8.41230 |  8.89910 | 
     |                                  | BUS_DATA_OUTBUS[26] v |          | 0.09200 | 0.00090 | 8.41320 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[27]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.41040
= Slack Time                  0.48960
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.48960 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04440 | 0.41180 | 0.41180 |  0.90140 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30390 | 0.34680 | 0.75860 |  1.24820 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29570 | 0.39750 | 1.15610 |  1.64570 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04130 | 0.19410 | 1.35020 |  1.83980 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06790 | 0.05200 | 1.40220 |  1.89180 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05450 | 0.10740 | 1.50960 |  1.99920 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05400 | 0.04550 | 1.55510 |  2.04470 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07330 | 0.10580 | 1.66090 |  2.15050 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06140 | 0.05130 | 1.71220 |  2.20180 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07720 | 0.12890 | 1.84110 |  2.33070 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05590 | 0.05260 | 1.89370 |  2.38330 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07500 | 0.12330 | 2.01700 |  2.50660 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05230 | 2.06930 |  2.55890 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07690 | 0.10850 | 2.17780 |  2.66740 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04190 | 0.06370 | 2.24150 |  2.73110 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06170 | 0.10100 | 2.34250 |  2.83210 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03410 | 0.04820 | 2.39070 |  2.88030 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05220 | 0.07950 | 2.47020 |  2.95980 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04380 | 0.14410 | 2.61430 |  3.10390 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04300 | 0.13900 | 2.75330 |  3.24290 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06740 | 0.16870 | 2.92200 |  3.41160 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02460 | 0.04910 | 2.97110 |  3.46070 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07400 | 0.10400 | 3.07510 |  3.56470 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05260 | 3.12770 |  3.61730 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10710 | 3.23480 |  3.72440 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05300 | 3.28780 |  3.77740 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10920 | 3.39700 |  3.88660 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05360 | 3.45060 |  3.94020 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55870 |  4.04830 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03260 | 0.06570 | 3.62440 |  4.11400 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05470 | 0.08840 | 3.71280 |  4.20240 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02280 | 0.04530 | 3.75810 |  4.24770 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07500 | 0.10410 | 3.86220 |  4.35180 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05160 | 3.91380 |  4.40340 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10700 | 4.02080 |  4.51040 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05220 | 4.07300 |  4.56260 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10750 | 4.18050 |  4.67010 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05180 | 4.23230 |  4.72190 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07880 | 0.11050 | 4.34280 |  4.83240 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05230 | 4.39510 |  4.88470 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07460 | 0.10630 | 4.50140 |  4.99100 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05140 | 4.55280 |  5.04240 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.10550 | 4.65830 |  5.14790 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05150 | 4.70980 |  5.19940 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07910 | 0.11060 | 4.82040 |  5.31000 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02750 | 0.05270 | 4.87310 |  5.36270 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.98040 |  5.47000 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05090 | 5.03130 |  5.52090 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10710 | 5.13840 |  5.62800 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06050 | 5.19890 |  5.68850 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05770 | 0.09030 | 5.28920 |  5.77880 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03630 | 0.04670 | 5.33590 |  5.82550 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05400 | 0.08960 | 5.42550 |  5.91510 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05280 | 5.47830 |  5.96790 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07740 | 5.55570 |  6.04530 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02520 | 0.04820 | 5.60390 |  6.09350 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10690 | 5.71080 |  6.20040 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05150 | 0.05670 | 5.76750 |  6.25710 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07820 | 0.12430 | 5.89180 |  6.38140 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03400 | 0.05220 | 5.94400 |  6.43360 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04670 | 0.07330 | 6.01730 |  6.50690 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.06390 |  6.55350 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05900 | 6.12290 |  6.61250 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03220 | 0.14610 | 6.26900 |  6.75860 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06310 | 0.09410 | 6.36310 |  6.85270 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03190 | 0.15830 | 6.52140 |  7.01100 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14580 | 0.28060 | 6.80200 |  7.29160 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04110 | 0.20760 | 7.00960 |  7.49920 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04600 | 7.05560 |  7.54520 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01970 | 0.10440 | 7.16000 |  7.64960 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03160 | 0.16960 | 7.32960 |  7.81920 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05300 | 0.07530 | 7.40490 |  7.89450 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25450 | 0.32550 | 7.73040 |  8.22000 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.06960 | 0.11360 | 7.84400 |  8.33360 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35950 | 0.42270 | 8.26670 |  8.75630 | 
     | U5130                            | A2 ^ -> ZN v          | NOR2_X1  | 0.09120 | 0.14270 | 8.40940 |  8.89900 | 
     |                                  | BUS_DATA_OUTBUS[27] v |          | 0.09120 | 0.00100 | 8.41040 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[30]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.40480
= Slack Time                  0.49520
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.49520 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04440 | 0.41180 | 0.41180 |  0.90700 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30390 | 0.34680 | 0.75860 |  1.25380 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29570 | 0.39750 | 1.15610 |  1.65130 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04130 | 0.19410 | 1.35020 |  1.84540 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06790 | 0.05200 | 1.40220 |  1.89740 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05450 | 0.10740 | 1.50960 |  2.00480 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05400 | 0.04550 | 1.55510 |  2.05030 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07330 | 0.10580 | 1.66090 |  2.15610 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06140 | 0.05130 | 1.71220 |  2.20740 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07720 | 0.12890 | 1.84110 |  2.33630 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05590 | 0.05260 | 1.89370 |  2.38890 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07500 | 0.12330 | 2.01700 |  2.51220 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05230 | 2.06930 |  2.56450 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07690 | 0.10850 | 2.17780 |  2.67300 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04190 | 0.06370 | 2.24150 |  2.73670 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06170 | 0.10100 | 2.34250 |  2.83770 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03410 | 0.04820 | 2.39070 |  2.88590 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05220 | 0.07950 | 2.47020 |  2.96540 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04380 | 0.14410 | 2.61430 |  3.10950 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04300 | 0.13900 | 2.75330 |  3.24850 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06740 | 0.16870 | 2.92200 |  3.41720 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02460 | 0.04910 | 2.97110 |  3.46630 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07400 | 0.10400 | 3.07510 |  3.57030 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05260 | 3.12770 |  3.62290 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10710 | 3.23480 |  3.73000 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05300 | 3.28780 |  3.78300 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10920 | 3.39700 |  3.89220 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05360 | 3.45060 |  3.94580 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55870 |  4.05390 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03260 | 0.06570 | 3.62440 |  4.11960 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05470 | 0.08840 | 3.71280 |  4.20800 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02280 | 0.04530 | 3.75810 |  4.25330 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07500 | 0.10410 | 3.86220 |  4.35740 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05160 | 3.91380 |  4.40900 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10700 | 4.02080 |  4.51600 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05220 | 4.07300 |  4.56820 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10750 | 4.18050 |  4.67570 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05180 | 4.23230 |  4.72750 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07880 | 0.11050 | 4.34280 |  4.83800 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05230 | 4.39510 |  4.89030 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07460 | 0.10630 | 4.50140 |  4.99660 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05140 | 4.55280 |  5.04800 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.10550 | 4.65830 |  5.15350 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05150 | 4.70980 |  5.20500 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07910 | 0.11060 | 4.82040 |  5.31560 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02750 | 0.05270 | 4.87310 |  5.36830 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.98040 |  5.47560 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05090 | 5.03130 |  5.52650 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10710 | 5.13840 |  5.63360 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06050 | 5.19890 |  5.69410 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05770 | 0.09030 | 5.28920 |  5.78440 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03630 | 0.04670 | 5.33590 |  5.83110 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05400 | 0.08960 | 5.42550 |  5.92070 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05280 | 5.47830 |  5.97350 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07740 | 5.55570 |  6.05090 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02520 | 0.04820 | 5.60390 |  6.09910 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10690 | 5.71080 |  6.20600 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05150 | 0.05670 | 5.76750 |  6.26270 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07820 | 0.12430 | 5.89180 |  6.38700 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03400 | 0.05220 | 5.94400 |  6.43920 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04670 | 0.07330 | 6.01730 |  6.51250 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.06390 |  6.55910 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05900 | 6.12290 |  6.61810 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03220 | 0.14610 | 6.26900 |  6.76420 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06310 | 0.09410 | 6.36310 |  6.85830 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03190 | 0.15830 | 6.52140 |  7.01660 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14580 | 0.28060 | 6.80200 |  7.29720 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04110 | 0.20760 | 7.00960 |  7.50480 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04600 | 7.05560 |  7.55080 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01970 | 0.10440 | 7.16000 |  7.65520 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03160 | 0.16960 | 7.32960 |  7.82480 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05300 | 0.07530 | 7.40490 |  7.90010 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25450 | 0.32550 | 7.73040 |  8.22560 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.06960 | 0.11360 | 7.84400 |  8.33920 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35950 | 0.42270 | 8.26670 |  8.76190 | 
     | U5120                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08940 | 0.13700 | 8.40370 |  8.89890 | 
     |                                  | BUS_DATA_OUTBUS[30] v |          | 0.08940 | 0.00110 | 8.40480 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[24]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.40360
= Slack Time                  0.49640
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.49640 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04440 | 0.41180 | 0.41180 |  0.90820 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30390 | 0.34680 | 0.75860 |  1.25500 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29570 | 0.39750 | 1.15610 |  1.65250 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04130 | 0.19410 | 1.35020 |  1.84660 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06790 | 0.05200 | 1.40220 |  1.89860 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05450 | 0.10740 | 1.50960 |  2.00600 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05400 | 0.04550 | 1.55510 |  2.05150 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07330 | 0.10580 | 1.66090 |  2.15730 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06140 | 0.05130 | 1.71220 |  2.20860 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07720 | 0.12890 | 1.84110 |  2.33750 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05590 | 0.05260 | 1.89370 |  2.39010 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07500 | 0.12330 | 2.01700 |  2.51340 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05230 | 2.06930 |  2.56570 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07690 | 0.10850 | 2.17780 |  2.67420 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04190 | 0.06370 | 2.24150 |  2.73790 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06170 | 0.10100 | 2.34250 |  2.83890 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03410 | 0.04820 | 2.39070 |  2.88710 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05220 | 0.07950 | 2.47020 |  2.96660 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04380 | 0.14410 | 2.61430 |  3.11070 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04300 | 0.13900 | 2.75330 |  3.24970 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06740 | 0.16870 | 2.92200 |  3.41840 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02460 | 0.04910 | 2.97110 |  3.46750 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07400 | 0.10400 | 3.07510 |  3.57150 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05260 | 3.12770 |  3.62410 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10710 | 3.23480 |  3.73120 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05300 | 3.28780 |  3.78420 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10920 | 3.39700 |  3.89340 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05360 | 3.45060 |  3.94700 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55870 |  4.05510 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03260 | 0.06570 | 3.62440 |  4.12080 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05470 | 0.08840 | 3.71280 |  4.20920 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02280 | 0.04530 | 3.75810 |  4.25450 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07500 | 0.10410 | 3.86220 |  4.35860 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05160 | 3.91380 |  4.41020 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10700 | 4.02080 |  4.51720 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05220 | 4.07300 |  4.56940 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10750 | 4.18050 |  4.67690 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05180 | 4.23230 |  4.72870 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07880 | 0.11050 | 4.34280 |  4.83920 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05230 | 4.39510 |  4.89150 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07460 | 0.10630 | 4.50140 |  4.99780 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05140 | 4.55280 |  5.04920 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.10550 | 4.65830 |  5.15470 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05150 | 4.70980 |  5.20620 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07910 | 0.11060 | 4.82040 |  5.31680 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02750 | 0.05270 | 4.87310 |  5.36950 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.98040 |  5.47680 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05090 | 5.03130 |  5.52770 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10710 | 5.13840 |  5.63480 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06050 | 5.19890 |  5.69530 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05770 | 0.09030 | 5.28920 |  5.78560 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03630 | 0.04670 | 5.33590 |  5.83230 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05400 | 0.08960 | 5.42550 |  5.92190 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05280 | 5.47830 |  5.97470 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07740 | 5.55570 |  6.05210 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02520 | 0.04820 | 5.60390 |  6.10030 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10690 | 5.71080 |  6.20720 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05150 | 0.05670 | 5.76750 |  6.26390 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07820 | 0.12430 | 5.89180 |  6.38820 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03400 | 0.05220 | 5.94400 |  6.44040 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04670 | 0.07330 | 6.01730 |  6.51370 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.06390 |  6.56030 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05900 | 6.12290 |  6.61930 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03220 | 0.14610 | 6.26900 |  6.76540 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06310 | 0.09410 | 6.36310 |  6.85950 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03190 | 0.15830 | 6.52140 |  7.01780 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14580 | 0.28060 | 6.80200 |  7.29840 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04110 | 0.20760 | 7.00960 |  7.50600 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04600 | 7.05560 |  7.55200 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01970 | 0.10440 | 7.16000 |  7.65640 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03160 | 0.16960 | 7.32960 |  7.82600 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05300 | 0.07530 | 7.40490 |  7.90130 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25450 | 0.32550 | 7.73040 |  8.22680 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.06960 | 0.11360 | 7.84400 |  8.34040 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35950 | 0.42270 | 8.26670 |  8.76310 | 
     | U5139                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08910 | 0.13610 | 8.40280 |  8.89920 | 
     |                                  | BUS_DATA_OUTBUS[24] v |          | 0.08910 | 0.00080 | 8.40360 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[28]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.40120
= Slack Time                  0.49880
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.49879 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04440 | 0.41180 | 0.41180 |  0.91059 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30390 | 0.34680 | 0.75860 |  1.25739 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29570 | 0.39750 | 1.15610 |  1.65489 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04130 | 0.19410 | 1.35020 |  1.84899 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06790 | 0.05200 | 1.40220 |  1.90099 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05450 | 0.10740 | 1.50960 |  2.00839 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05400 | 0.04550 | 1.55510 |  2.05389 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07330 | 0.10580 | 1.66090 |  2.15970 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06140 | 0.05130 | 1.71220 |  2.21100 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07720 | 0.12890 | 1.84110 |  2.33990 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05590 | 0.05260 | 1.89370 |  2.39250 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07500 | 0.12330 | 2.01700 |  2.51580 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05230 | 2.06930 |  2.56810 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07690 | 0.10850 | 2.17780 |  2.67660 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04190 | 0.06370 | 2.24150 |  2.74030 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06170 | 0.10100 | 2.34250 |  2.84130 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03410 | 0.04820 | 2.39070 |  2.88950 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05220 | 0.07950 | 2.47020 |  2.96900 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04380 | 0.14410 | 2.61430 |  3.11310 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04300 | 0.13900 | 2.75330 |  3.25210 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06740 | 0.16870 | 2.92200 |  3.42080 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02460 | 0.04910 | 2.97110 |  3.46990 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07400 | 0.10400 | 3.07510 |  3.57390 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05260 | 3.12770 |  3.62650 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10710 | 3.23480 |  3.73360 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05300 | 3.28780 |  3.78660 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10920 | 3.39700 |  3.89580 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05360 | 3.45060 |  3.94940 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55870 |  4.05750 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03260 | 0.06570 | 3.62440 |  4.12320 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05470 | 0.08840 | 3.71280 |  4.21160 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02280 | 0.04530 | 3.75810 |  4.25690 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07500 | 0.10410 | 3.86220 |  4.36100 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05160 | 3.91380 |  4.41260 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10700 | 4.02080 |  4.51960 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05220 | 4.07300 |  4.57180 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10750 | 4.18050 |  4.67930 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05180 | 4.23230 |  4.73110 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07880 | 0.11050 | 4.34280 |  4.84160 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05230 | 4.39510 |  4.89390 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07460 | 0.10630 | 4.50140 |  5.00020 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05140 | 4.55280 |  5.05160 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.10550 | 4.65830 |  5.15710 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05150 | 4.70980 |  5.20860 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07910 | 0.11060 | 4.82040 |  5.31920 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02750 | 0.05270 | 4.87310 |  5.37190 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.98040 |  5.47920 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05090 | 5.03130 |  5.53010 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10710 | 5.13840 |  5.63720 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06050 | 5.19890 |  5.69770 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05770 | 0.09030 | 5.28920 |  5.78800 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03630 | 0.04670 | 5.33590 |  5.83470 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05400 | 0.08960 | 5.42550 |  5.92430 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05280 | 5.47830 |  5.97710 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07740 | 5.55570 |  6.05450 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02520 | 0.04820 | 5.60390 |  6.10270 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10690 | 5.71080 |  6.20960 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05150 | 0.05670 | 5.76750 |  6.26630 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07820 | 0.12430 | 5.89180 |  6.39060 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03400 | 0.05220 | 5.94400 |  6.44280 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04670 | 0.07330 | 6.01730 |  6.51610 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.06390 |  6.56270 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05900 | 6.12290 |  6.62170 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03220 | 0.14610 | 6.26900 |  6.76780 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06310 | 0.09410 | 6.36310 |  6.86190 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03190 | 0.15830 | 6.52140 |  7.02020 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14580 | 0.28060 | 6.80200 |  7.30080 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04110 | 0.20760 | 7.00960 |  7.50840 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04600 | 7.05560 |  7.55440 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01970 | 0.10440 | 7.16000 |  7.65880 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03160 | 0.16960 | 7.32960 |  7.82840 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05300 | 0.07530 | 7.40490 |  7.90370 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25450 | 0.32550 | 7.73040 |  8.22920 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.06960 | 0.11360 | 7.84400 |  8.34280 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35950 | 0.42270 | 8.26670 |  8.76550 | 
     | U5127                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08840 | 0.13350 | 8.40020 |  8.89900 | 
     |                                  | BUS_DATA_OUTBUS[28] v |          | 0.08840 | 0.00100 | 8.40120 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[23]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.39790
= Slack Time                  0.50210
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.50210 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04440 | 0.41180 | 0.41180 |  0.91390 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30390 | 0.34680 | 0.75860 |  1.26070 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29570 | 0.39750 | 1.15610 |  1.65820 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04130 | 0.19410 | 1.35020 |  1.85230 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06790 | 0.05200 | 1.40220 |  1.90430 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05450 | 0.10740 | 1.50960 |  2.01170 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05400 | 0.04550 | 1.55510 |  2.05720 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07330 | 0.10580 | 1.66090 |  2.16300 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06140 | 0.05130 | 1.71220 |  2.21430 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07720 | 0.12890 | 1.84110 |  2.34320 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05590 | 0.05260 | 1.89370 |  2.39580 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07500 | 0.12330 | 2.01700 |  2.51910 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05230 | 2.06930 |  2.57140 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07690 | 0.10850 | 2.17780 |  2.67990 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04190 | 0.06370 | 2.24150 |  2.74360 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06170 | 0.10100 | 2.34250 |  2.84460 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03410 | 0.04820 | 2.39070 |  2.89280 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05220 | 0.07950 | 2.47020 |  2.97230 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04380 | 0.14410 | 2.61430 |  3.11640 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04300 | 0.13900 | 2.75330 |  3.25540 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06740 | 0.16870 | 2.92200 |  3.42410 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02460 | 0.04910 | 2.97110 |  3.47320 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07400 | 0.10400 | 3.07510 |  3.57720 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05260 | 3.12770 |  3.62980 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10710 | 3.23480 |  3.73690 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05300 | 3.28780 |  3.78990 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10920 | 3.39700 |  3.89910 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05360 | 3.45060 |  3.95270 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55870 |  4.06080 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03260 | 0.06570 | 3.62440 |  4.12650 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05470 | 0.08840 | 3.71280 |  4.21490 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02280 | 0.04530 | 3.75810 |  4.26020 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07500 | 0.10410 | 3.86220 |  4.36430 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05160 | 3.91380 |  4.41590 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10700 | 4.02080 |  4.52290 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05220 | 4.07300 |  4.57510 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10750 | 4.18050 |  4.68260 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05180 | 4.23230 |  4.73440 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07880 | 0.11050 | 4.34280 |  4.84490 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05230 | 4.39510 |  4.89720 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07460 | 0.10630 | 4.50140 |  5.00350 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05140 | 4.55280 |  5.05490 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.10550 | 4.65830 |  5.16040 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05150 | 4.70980 |  5.21190 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07910 | 0.11060 | 4.82040 |  5.32250 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02750 | 0.05270 | 4.87310 |  5.37520 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.98040 |  5.48250 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05090 | 5.03130 |  5.53340 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10710 | 5.13840 |  5.64050 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06050 | 5.19890 |  5.70100 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05770 | 0.09030 | 5.28920 |  5.79130 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03630 | 0.04670 | 5.33590 |  5.83800 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05400 | 0.08960 | 5.42550 |  5.92760 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05280 | 5.47830 |  5.98040 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07740 | 5.55570 |  6.05780 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02520 | 0.04820 | 5.60390 |  6.10600 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10690 | 5.71080 |  6.21290 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05150 | 0.05670 | 5.76750 |  6.26960 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07820 | 0.12430 | 5.89180 |  6.39390 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03400 | 0.05220 | 5.94400 |  6.44610 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04670 | 0.07330 | 6.01730 |  6.51940 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.06390 |  6.56600 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05900 | 6.12290 |  6.62500 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03220 | 0.14610 | 6.26900 |  6.77110 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06310 | 0.09410 | 6.36310 |  6.86520 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03190 | 0.15830 | 6.52140 |  7.02350 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14580 | 0.28060 | 6.80200 |  7.30410 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04110 | 0.20760 | 7.00960 |  7.51170 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04600 | 7.05560 |  7.55770 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01970 | 0.10440 | 7.16000 |  7.66210 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03160 | 0.16960 | 7.32960 |  7.83170 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05300 | 0.07530 | 7.40490 |  7.90700 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25450 | 0.32550 | 7.73040 |  8.23250 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.06960 | 0.11360 | 7.84400 |  8.34610 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35950 | 0.42270 | 8.26670 |  8.76880 | 
     | U5143                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08730 | 0.13050 | 8.39720 |  8.89930 | 
     |                                  | BUS_DATA_OUTBUS[23] v |          | 0.08730 | 0.00070 | 8.39790 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[21]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.39600
= Slack Time                  0.50400
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.50400 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04440 | 0.41180 | 0.41180 |  0.91580 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30390 | 0.34680 | 0.75860 |  1.26260 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29570 | 0.39750 | 1.15610 |  1.66010 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04130 | 0.19410 | 1.35020 |  1.85420 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06790 | 0.05200 | 1.40220 |  1.90620 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05450 | 0.10740 | 1.50960 |  2.01360 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05400 | 0.04550 | 1.55510 |  2.05910 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07330 | 0.10580 | 1.66090 |  2.16490 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06140 | 0.05130 | 1.71220 |  2.21620 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07720 | 0.12890 | 1.84110 |  2.34510 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05590 | 0.05260 | 1.89370 |  2.39770 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07500 | 0.12330 | 2.01700 |  2.52100 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05230 | 2.06930 |  2.57330 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07690 | 0.10850 | 2.17780 |  2.68180 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04190 | 0.06370 | 2.24150 |  2.74550 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06170 | 0.10100 | 2.34250 |  2.84650 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03410 | 0.04820 | 2.39070 |  2.89470 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05220 | 0.07950 | 2.47020 |  2.97420 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04380 | 0.14410 | 2.61430 |  3.11830 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04300 | 0.13900 | 2.75330 |  3.25730 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06740 | 0.16870 | 2.92200 |  3.42600 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02460 | 0.04910 | 2.97110 |  3.47510 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07400 | 0.10400 | 3.07510 |  3.57910 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05260 | 3.12770 |  3.63170 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10710 | 3.23480 |  3.73880 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05300 | 3.28780 |  3.79180 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10920 | 3.39700 |  3.90100 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05360 | 3.45060 |  3.95460 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55870 |  4.06270 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03260 | 0.06570 | 3.62440 |  4.12840 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05470 | 0.08840 | 3.71280 |  4.21680 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02280 | 0.04530 | 3.75810 |  4.26210 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07500 | 0.10410 | 3.86220 |  4.36620 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05160 | 3.91380 |  4.41780 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10700 | 4.02080 |  4.52480 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05220 | 4.07300 |  4.57700 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10750 | 4.18050 |  4.68450 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05180 | 4.23230 |  4.73630 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07880 | 0.11050 | 4.34280 |  4.84680 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05230 | 4.39510 |  4.89910 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07460 | 0.10630 | 4.50140 |  5.00540 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05140 | 4.55280 |  5.05680 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.10550 | 4.65830 |  5.16230 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05150 | 4.70980 |  5.21380 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07910 | 0.11060 | 4.82040 |  5.32440 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02750 | 0.05270 | 4.87310 |  5.37710 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.98040 |  5.48440 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05090 | 5.03130 |  5.53530 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10710 | 5.13840 |  5.64240 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06050 | 5.19890 |  5.70290 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05770 | 0.09030 | 5.28920 |  5.79320 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03630 | 0.04670 | 5.33590 |  5.83990 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05400 | 0.08960 | 5.42550 |  5.92950 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05280 | 5.47830 |  5.98230 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07740 | 5.55570 |  6.05970 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02520 | 0.04820 | 5.60390 |  6.10790 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10690 | 5.71080 |  6.21480 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05150 | 0.05670 | 5.76750 |  6.27150 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07820 | 0.12430 | 5.89180 |  6.39580 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03400 | 0.05220 | 5.94400 |  6.44800 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04670 | 0.07330 | 6.01730 |  6.52130 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.06390 |  6.56790 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05900 | 6.12290 |  6.62690 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03220 | 0.14610 | 6.26900 |  6.77300 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06310 | 0.09410 | 6.36310 |  6.86710 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03190 | 0.15830 | 6.52140 |  7.02540 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14580 | 0.28060 | 6.80200 |  7.30600 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04110 | 0.20760 | 7.00960 |  7.51360 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04600 | 7.05560 |  7.55960 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01970 | 0.10440 | 7.16000 |  7.66400 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03160 | 0.16960 | 7.32960 |  7.83360 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05300 | 0.07530 | 7.40490 |  7.90890 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25450 | 0.32550 | 7.73040 |  8.23440 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.06960 | 0.11360 | 7.84400 |  8.34800 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35950 | 0.42270 | 8.26670 |  8.77070 | 
     | U5147                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08680 | 0.12890 | 8.39560 |  8.89960 | 
     |                                  | BUS_DATA_OUTBUS[21] v |          | 0.08680 | 0.00040 | 8.39600 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[25]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.39520
= Slack Time                  0.50480
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.50480 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04440 | 0.41180 | 0.41180 |  0.91660 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30390 | 0.34680 | 0.75860 |  1.26340 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29570 | 0.39750 | 1.15610 |  1.66090 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04130 | 0.19410 | 1.35020 |  1.85500 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06790 | 0.05200 | 1.40220 |  1.90700 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05450 | 0.10740 | 1.50960 |  2.01440 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05400 | 0.04550 | 1.55510 |  2.05990 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07330 | 0.10580 | 1.66090 |  2.16570 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06140 | 0.05130 | 1.71220 |  2.21700 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07720 | 0.12890 | 1.84110 |  2.34590 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05590 | 0.05260 | 1.89370 |  2.39850 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07500 | 0.12330 | 2.01700 |  2.52180 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05230 | 2.06930 |  2.57410 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07690 | 0.10850 | 2.17780 |  2.68260 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04190 | 0.06370 | 2.24150 |  2.74630 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06170 | 0.10100 | 2.34250 |  2.84730 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03410 | 0.04820 | 2.39070 |  2.89550 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05220 | 0.07950 | 2.47020 |  2.97500 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04380 | 0.14410 | 2.61430 |  3.11910 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04300 | 0.13900 | 2.75330 |  3.25810 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06740 | 0.16870 | 2.92200 |  3.42680 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02460 | 0.04910 | 2.97110 |  3.47590 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07400 | 0.10400 | 3.07510 |  3.57990 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05260 | 3.12770 |  3.63250 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10710 | 3.23480 |  3.73960 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05300 | 3.28780 |  3.79260 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10920 | 3.39700 |  3.90180 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05360 | 3.45060 |  3.95540 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55870 |  4.06350 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03260 | 0.06570 | 3.62440 |  4.12920 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05470 | 0.08840 | 3.71280 |  4.21760 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02280 | 0.04530 | 3.75810 |  4.26290 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07500 | 0.10410 | 3.86220 |  4.36700 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05160 | 3.91380 |  4.41860 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10700 | 4.02080 |  4.52560 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05220 | 4.07300 |  4.57780 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10750 | 4.18050 |  4.68530 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05180 | 4.23230 |  4.73710 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07880 | 0.11050 | 4.34280 |  4.84760 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05230 | 4.39510 |  4.89990 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07460 | 0.10630 | 4.50140 |  5.00620 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05140 | 4.55280 |  5.05760 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.10550 | 4.65830 |  5.16310 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05150 | 4.70980 |  5.21460 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07910 | 0.11060 | 4.82040 |  5.32520 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02750 | 0.05270 | 4.87310 |  5.37790 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.98040 |  5.48520 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05090 | 5.03130 |  5.53610 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10710 | 5.13840 |  5.64320 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06050 | 5.19890 |  5.70370 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05770 | 0.09030 | 5.28920 |  5.79400 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03630 | 0.04670 | 5.33590 |  5.84070 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05400 | 0.08960 | 5.42550 |  5.93030 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05280 | 5.47830 |  5.98310 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07740 | 5.55570 |  6.06050 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02520 | 0.04820 | 5.60390 |  6.10870 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10690 | 5.71080 |  6.21560 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05150 | 0.05670 | 5.76750 |  6.27230 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07820 | 0.12430 | 5.89180 |  6.39660 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03400 | 0.05220 | 5.94400 |  6.44880 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04670 | 0.07330 | 6.01730 |  6.52210 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.06390 |  6.56870 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05900 | 6.12290 |  6.62770 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03220 | 0.14610 | 6.26900 |  6.77380 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06310 | 0.09410 | 6.36310 |  6.86790 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03190 | 0.15830 | 6.52140 |  7.02620 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14580 | 0.28060 | 6.80200 |  7.30680 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04110 | 0.20760 | 7.00960 |  7.51440 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04600 | 7.05560 |  7.56040 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01970 | 0.10440 | 7.16000 |  7.66480 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03160 | 0.16960 | 7.32960 |  7.83440 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05300 | 0.07530 | 7.40490 |  7.90970 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25450 | 0.32550 | 7.73040 |  8.23520 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.06960 | 0.11360 | 7.84400 |  8.34880 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35950 | 0.42270 | 8.26670 |  8.77150 | 
     | U5136                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08640 | 0.12780 | 8.39450 |  8.89930 | 
     |                                  | BUS_DATA_OUTBUS[25] v |          | 0.08640 | 0.00070 | 8.39520 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 

