{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742939245186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742939245198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 25 17:47:25 2025 " "Processing started: Tue Mar 25 17:47:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742939245198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742939245198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sls_8bit_alu_struc_vhdl -c sls_8bit_alu_struc_vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off sls_8bit_alu_struc_vhdl -c sls_8bit_alu_struc_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742939245198 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742939245697 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742939245697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sls3445/documents/ds2_labs/sls_package/sls_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/sls3445/documents/ds2_labs/sls_package/sls_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_package " "Found design unit 1: sls_package" {  } { { "../../../sls_package/sls_package.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/sls_package/sls_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939253392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742939253392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_alu_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sls_alu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_alu_package " "Found design unit 1: sls_alu_package" {  } { { "sls_alu_package.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_alu_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939253397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742939253397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_alu_struc_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_alu_struc_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_alu_struc_vhdl-sls_struc " "Found design unit 1: sls_8bit_alu_struc_vhdl-sls_struc" {  } { { "sls_8bit_alu_struc_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_alu_struc_vhdl.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939253402 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_alu_struc_vhdl " "Found entity 1: sls_8bit_alu_struc_vhdl" {  } { { "sls_8bit_alu_struc_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_alu_struc_vhdl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939253402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742939253402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_arith_unit_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_arith_unit_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_arith_unit_vhdl-sls_8bit_arith_struc " "Found design unit 1: sls_8bit_arith_unit_vhdl-sls_8bit_arith_struc" {  } { { "sls_8bit_arith_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_arith_unit_vhdl.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939253407 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_arith_unit_vhdl " "Found entity 1: sls_8bit_arith_unit_vhdl" {  } { { "sls_8bit_arith_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_arith_unit_vhdl.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939253407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742939253407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_add_sub_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_add_sub_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_add_sub_vhdl-sls_8bit_add_sub_func " "Found design unit 1: sls_8bit_add_sub_vhdl-sls_8bit_add_sub_func" {  } { { "sls_8bit_add_sub_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_add_sub_vhdl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939253411 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_add_sub_vhdl " "Found entity 1: sls_8bit_add_sub_vhdl" {  } { { "sls_8bit_add_sub_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_add_sub_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939253411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742939253411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_logic_unit_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_logic_unit_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_logic_unit_vhdl-sls_8bit_logic_struc " "Found design unit 1: sls_8bit_logic_unit_vhdl-sls_8bit_logic_struc" {  } { { "sls_8bit_logic_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_logic_unit_vhdl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939253416 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_logic_unit_vhdl " "Found entity 1: sls_8bit_logic_unit_vhdl" {  } { { "sls_8bit_logic_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_logic_unit_vhdl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939253416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742939253416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_sr_unit_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_sr_unit_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_sr_unit_vhdl-sls_8bit_sr_struc " "Found design unit 1: sls_8bit_sr_unit_vhdl-sls_8bit_sr_struc" {  } { { "sls_8bit_sr_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_sr_unit_vhdl.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939253421 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_sr_unit_vhdl " "Found entity 1: sls_8bit_sr_unit_vhdl" {  } { { "sls_8bit_sr_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_sr_unit_vhdl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939253421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742939253421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_const_unit_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_const_unit_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_const_unit_vhdl-sls_8bit_const_struc " "Found design unit 1: sls_8bit_const_unit_vhdl-sls_8bit_const_struc" {  } { { "sls_8bit_const_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_const_unit_vhdl.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939253426 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_const_unit_vhdl " "Found entity 1: sls_8bit_const_unit_vhdl" {  } { { "sls_8bit_const_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_const_unit_vhdl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939253426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742939253426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_mux2to1_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_mux2to1_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_mux2to1_vhdl-mux2to1_func " "Found design unit 1: sls_nbit_mux2to1_vhdl-mux2to1_func" {  } { { "sls_nbit_mux2to1_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_nbit_mux2to1_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939253430 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_mux2to1_vhdl " "Found entity 1: sls_nbit_mux2to1_vhdl" {  } { { "sls_nbit_mux2to1_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_nbit_mux2to1_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939253430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742939253430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_mux4to1_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_mux4to1_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_mux4to1_vhdl-sls_nbit_mux4to1_struc " "Found design unit 1: sls_nbit_mux4to1_vhdl-sls_nbit_mux4to1_struc" {  } { { "sls_nbit_mux4to1_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_nbit_mux4to1_vhdl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939253435 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_mux4to1_vhdl " "Found entity 1: sls_nbit_mux4to1_vhdl" {  } { { "sls_nbit_mux4to1_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_nbit_mux4to1_vhdl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939253435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742939253435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_alu_struc_vhdl_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_alu_struc_vhdl_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_alu_struc_vhdl_tb-sls_verify " "Found design unit 1: sls_8bit_alu_struc_vhdl_tb-sls_verify" {  } { { "sls_8bit_alu_struc_vhdl_tb.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_alu_struc_vhdl_tb.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939253439 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_alu_struc_vhdl_tb " "Found entity 1: sls_8bit_alu_struc_vhdl_tb" {  } { { "sls_8bit_alu_struc_vhdl_tb.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_alu_struc_vhdl_tb.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939253439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742939253439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_fpga_emulation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_fpga_emulation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_fpga_emulation-sls_struc " "Found design unit 1: sls_fpga_emulation-sls_struc" {  } { { "sls_fpga_emulation.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_fpga_emulation.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939253444 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_fpga_emulation " "Found entity 1: sls_fpga_emulation" {  } { { "sls_fpga_emulation.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_fpga_emulation.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939253444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742939253444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_alu1_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sls_alu1_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_alu1_package " "Found design unit 1: sls_alu1_package" {  } { { "sls_alu1_package.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_alu1_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939253448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742939253448 ""}
{ "Error" "EVRFX_VHDL_USE_CLAUSES_IMPORTING_MULTIPLE_DECLS" "sls_8bit_arith_unit_vhdl sls_8bit_alu_struc_vhdl.vhd(41) " "VHDL Use Clause error at sls_8bit_alu_struc_vhdl.vhd(41): more than one Use Clause imports a declaration of simple name \"sls_8bit_arith_unit_vhdl\" -- none of the declarations are directly visible" {  } { { "sls_8bit_alu_struc_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_alu_struc_vhdl.vhd" 41 0 0 } }  } 0 10621 "VHDL Use Clause error at %2!s!: more than one Use Clause imports a declaration of simple name \"%1!s!\" -- none of the declarations are directly visible" 0 0 "Analysis & Synthesis" 0 -1 1742939253450 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "sls_8bit_arith_unit_vhdl sls_package.vhd(31) " "HDL error at sls_package.vhd(31): see declaration for object \"sls_8bit_arith_unit_vhdl\"" {  } { { "../../../sls_package/sls_package.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/sls_package/sls_package.vhd" 31 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742939253450 ""}
{ "Error" "EVRFX_VHDL_ANOTHER_MATCH" "sls_8bit_arith_unit_vhdl sls_alu_package.vhd(13) " "VHDL error at sls_alu_package.vhd(13): another match for \"sls_8bit_arith_unit_vhdl\"" {  } { { "sls_alu_package.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_alu_package.vhd" 13 0 0 } }  } 0 10609 "VHDL error at %2!s!: another match for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742939253450 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742939253525 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 25 17:47:33 2025 " "Processing ended: Tue Mar 25 17:47:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742939253525 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742939253525 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742939253525 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742939253525 ""}
