0.7
2020.2
Nov 18 2020
09:47:47
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1685644515,verilog,,D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,blk_mem_gen_0,,,../../../../VGA_display.gen/sources_1/ip/clk_wiz_0,,,,,
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1683708595,verilog,,,,clk_wiz_0,,,../../../../VGA_display.gen/sources_1/ip/clk_wiz_0,,,,,
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1683708595,verilog,,D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../VGA_display.gen/sources_1/ip/clk_wiz_0,,,,,
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd,1683806650,vhdl,,,,mult_gen_0,,,,,,,,
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sim_1/new/test_VGA_drive.vhd,1685649790,vhdl,,,,test_vga_drive,,,,,,,,
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sources_1/new/VGA_drive.vhd,1685668708,vhdl,,,,vga_drive,,,,,,,,
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sources_1/new/compAdd.vhd,1683798445,vhdl,,,,compadd,,,,,,,,
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sources_1/new/compAddress_final.vhd,1683800221,vhdl,,,,compaddress_final,,,,,,,,
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sources_1/new/compEnable.vhd,1683821454,vhdl,,,,compenable,,,,,,,,
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sources_1/new/compRGB.vhd,1683824714,vhdl,,,,comprgb,,,,,,,,
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sources_1/new/top.vhd,1683824843,vhdl,,,,top,,,,,,,,
