Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Nov 18 11:02:41 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   483 |
|    Minimum number of control sets                        |   483 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   169 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   483 |
| >= 0 to < 4        |    32 |
| >= 4 to < 6        |    31 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   419 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             287 |          133 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             676 |          121 |
| Yes          | No                    | No                     |           11624 |         1879 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1416 |          312 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------+----------------------------------+------------------+----------------+
| Clock Signal |            Enable Signal           |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+--------------+------------------------------------+----------------------------------+------------------+----------------+
|  clk         | fsm4/out[1]_i_1__48_n_0            |                                  |                1 |              2 |
|  clk         | fsm11/fsm11_write_en               |                                  |                1 |              2 |
|  clk         | fsm/fsm_write_en                   |                                  |                1 |              2 |
|  clk         | fsm0/fsm0_write_en                 |                                  |                1 |              2 |
|  clk         | fsm12/fsm12_write_en               |                                  |                2 |              2 |
|  clk         | fsm13/fsm13_write_en               |                                  |                1 |              2 |
|  clk         | fsm14/out[1]_i_1__37_n_0           |                                  |                1 |              2 |
|  clk         | fsm15/out[1]_i_1__36_n_0           |                                  |                1 |              2 |
|  clk         | fsm25/fsm25_write_en               |                                  |                2 |              2 |
|  clk         | fsm26/fsm26_write_en               |                                  |                1 |              2 |
|  clk         | fsm17/out[1]_i_1__42_n_0           |                                  |                1 |              2 |
|  clk         | fsm28/out[1]_i_1__16_n_0           |                                  |                1 |              2 |
|  clk         | fsm29/out[1]_i_1__17_n_0           |                                  |                1 |              2 |
|  clk         | fsm3/fsm3_write_en                 |                                  |                1 |              2 |
|  clk         | fsm1/out[1]_i_1__45_n_0            |                                  |                1 |              2 |
|  clk         | fsm10/out[1]_i_1__30_n_0           |                                  |                1 |              2 |
|  clk         | fsm6/fsm6_write_en                 |                                  |                1 |              2 |
|  clk         | fsm19/out[1]_i_1__40_n_0           |                                  |                2 |              2 |
|  clk         | fsm24/fsm24_write_en               |                                  |                1 |              2 |
|  clk         | fsm18/out[1]_i_1__41_n_0           |                                  |                1 |              2 |
|  clk         | fsm9/out[1]_i_1__29_n_0            |                                  |                1 |              2 |
|  clk         | fsm20/out[1]_i_1__39_n_0           |                                  |                2 |              2 |
|  clk         | fsm8/out[1]_i_1__28_n_0            |                                  |                1 |              2 |
|  clk         | fsm7/out[1]_i_1__27_n_0            |                                  |                1 |              2 |
|  clk         | fsm21/out[2]_i_1__26_n_0           |                                  |                1 |              3 |
|  clk         | fsm30/fsm30_write_en               |                                  |                2 |              3 |
|  clk         | fsm5/fsm5_write_en                 |                                  |                2 |              3 |
|  clk         | fsm23/fsm23_write_en               |                                  |                2 |              3 |
|  clk         | fsm16/out[2]_i_1__25_n_0           |                                  |                2 |              3 |
|  clk         | fsm2/fsm2_write_en                 |                                  |                1 |              3 |
|  clk         | fsm27/fsm27_write_en               |                                  |                1 |              3 |
|  clk         | fsm22/out[2]_i_1__24_n_0           |                                  |                2 |              3 |
|  clk         | fsm5/E[0]                          |                                  |                4 |              4 |
|  clk         | fsm22/i2_write_en                  | i2/out[3]_i_1_n_0                |                2 |              4 |
|  clk         | fsm22/i3_write_en                  | i3/out[3]_i_1_n_0                |                1 |              4 |
|  clk         | fsm22/j_0_write_en                 |                                  |                2 |              4 |
|  clk         | fsm25/E[0]                         |                                  |                2 |              4 |
|  clk         | fsm28/j01_write_en                 | fsm28/out_reg[1]_3               |                1 |              4 |
|  clk         | fsm30/E[0]                         |                                  |                3 |              4 |
|  clk         | fsm11/out_reg[3]_4                 | fsm11/out_reg[0]_11              |                1 |              5 |
|  clk         | fsm11/out_reg[0]_5                 | fsm11/out_reg[2]_3               |                1 |              5 |
|  clk         | fsm11/out_reg[3]_3                 | fsm11/out_reg[1]_9               |                1 |              5 |
|  clk         | fsm11/out_reg[0]_3                 | fsm11/out_reg[3]_13              |                2 |              5 |
|  clk         | fsm11/out_reg[3]_1                 | fsm11/out_reg[0]_10              |                2 |              5 |
|  clk         | fsm11/out_reg[3]_2                 | fsm11/out_reg[1]_8               |                1 |              5 |
|  clk         | fsm11/mem                          | fsm11/out_reg[1]_11              |                3 |              5 |
|  clk         | fsm11/out_reg[0]_4                 | fsm11/out_reg[3]_15              |                1 |              5 |
|  clk         | fsm11/out_reg[0]_1                 | fsm11/out_reg[2]_1               |                2 |              5 |
|  clk         | fsm11/out_reg[3]_11                | fsm11/out_reg[1]_15              |                1 |              5 |
|  clk         | fsm11/out_reg[0]_2                 | fsm11/out_reg[2]_2               |                1 |              5 |
|  clk         | fsm11/out_reg[3]_10                | fsm11/out_reg[0]_13              |                1 |              5 |
|  clk         | fsm11/out_reg[0]_6                 | fsm11/out_reg[2]_4               |                1 |              5 |
|  clk         | fsm11/out_reg[3]_5                 | fsm11/out_reg[1]_10              |                3 |              5 |
|  clk         | fsm11/out_reg[3]                   | fsm11/out_reg[1]_7               |                1 |              5 |
|  clk         | fsm11/out_reg[3]_6                 | fsm11/out_reg[1]_12              |                1 |              5 |
|  clk         | fsm11/out_reg[0]_7                 | fsm11/out_reg[3]_16              |                1 |              5 |
|  clk         | fsm11/out_reg[3]_7                 | fsm11/out_reg[0]_12              |                2 |              5 |
|  clk         | fsm11/out_reg[0]_8                 | fsm11/out_reg[3]_18              |                2 |              5 |
|  clk         | fsm11/out_reg[3]_8                 | fsm11/out_reg[1]_13              |                2 |              5 |
|  clk         | fsm11/out_reg[2]_0                 | fsm11/out_reg[1]_16              |                2 |              5 |
|  clk         | fsm11/out_reg[3]_9                 | fsm11/out_reg[1]_14              |                2 |              5 |
|  clk         | fsm11/out_reg[1]_1                 | fsm11/out_reg[3]_14              |                3 |              5 |
|  clk         | fsm11/out_reg[1]_2                 | fsm11/out_reg[3]_17              |                1 |              5 |
|  clk         | fsm5/nrm_0_write_en                | fsm5/done_reg_6                  |                2 |              8 |
|  clk         | sqrt0/out[15]_i_1__16_n_0          |                                  |                3 |             16 |
|  clk         | fsm5/nrm_0_write_en                |                                  |                4 |             24 |
|  clk         | fsm11/out_reg[3]_10                |                                  |               16 |             27 |
|  clk         | fsm11/out_reg[3]_2                 |                                  |               16 |             27 |
|  clk         | fsm11/out_reg[3]_3                 |                                  |               18 |             27 |
|  clk         | fsm11/out_reg[3]_4                 |                                  |               17 |             27 |
|  clk         | fsm11/out_reg[3]_1                 |                                  |               13 |             27 |
|  clk         | fsm11/out_reg[3]_5                 |                                  |               16 |             27 |
|  clk         | fsm11/out_reg[3]_6                 |                                  |               17 |             27 |
|  clk         | fsm11/out_reg[3]_7                 |                                  |               15 |             27 |
|  clk         | fsm11/out_reg[3]                   |                                  |               16 |             27 |
|  clk         | fsm11/out_reg[3]_8                 |                                  |               15 |             27 |
|  clk         | fsm11/out_reg[3]_9                 |                                  |               17 |             27 |
|  clk         | fsm11/out_reg[2]_0                 |                                  |               16 |             27 |
|  clk         | fsm11/out_reg[3]_11                |                                  |               16 |             27 |
|  clk         | fsm11/out_reg[1]_1                 |                                  |               16 |             27 |
|  clk         | fsm11/out_reg[0]_8                 |                                  |               15 |             27 |
|  clk         | fsm11/out_reg[0]_7                 |                                  |               16 |             27 |
|  clk         | fsm11/out_reg[0]_6                 |                                  |               18 |             27 |
|  clk         | fsm11/out_reg[0]_5                 |                                  |               17 |             27 |
|  clk         | fsm11/out_reg[0]_4                 |                                  |               17 |             27 |
|  clk         | fsm11/out_reg[0]_3                 |                                  |               15 |             27 |
|  clk         | fsm11/out_reg[1]_2                 |                                  |               15 |             27 |
|  clk         | fsm11/out_reg[0]_2                 |                                  |               16 |             27 |
|  clk         | fsm11/out_reg[0]_1                 |                                  |               16 |             27 |
|  clk         | fsm11/mem                          |                                  |               14 |             27 |
|  clk         | div_pipe3/quotient_msk_reg[23]_0   | div_pipe3/divisor[30]_i_1__2_n_0 |                7 |             31 |
|  clk         | div_pipe0/quotient_msk_reg[23]_0   | div_pipe0/divisor[30]_i_1_n_0    |                2 |             31 |
|  clk         | div_pipe2/quotient_msk_reg[23]_0   | div_pipe2/divisor[30]_i_1__1_n_0 |                4 |             31 |
|  clk         | div_pipe1/quotient_msk_reg[23]_0   | div_pipe1/divisor[30]_i_1__0_n_0 |                3 |             31 |
|  clk         | init11/out_reg[0]_29               | init11/out_reg[0]_8              |               16 |             32 |
|  clk         | fsm8/E[0]                          |                                  |               10 |             32 |
|  clk         | init11/out_reg[1]_2                | init11/out_reg[0]_6              |               16 |             32 |
|  clk         | fsm24/done_reg_63[0]               |                                  |               15 |             32 |
|  clk         | init11/out_reg[0]_47[0]            |                                  |               20 |             32 |
|  clk         | init11/out_reg[1]_1                | init11/out_reg[0]_5              |               15 |             32 |
|  clk         | init11/out_reg[0]_32               | init11/out_reg[0]_10             |               14 |             32 |
|  clk         | init11/out_reg[0]_31               | init11/out_reg[0]_18             |               17 |             32 |
|  clk         | init11/out_reg[0]_30               | init11/out_reg[0]_4              |               13 |             32 |
|  clk         | A_i_k_20/A_i_k_20_write_en         |                                  |               10 |             32 |
|  clk         | fsm24/done_reg_64[0]               |                                  |               15 |             32 |
|  clk         | fsm24/done_reg_65[0]               |                                  |               13 |             32 |
|  clk         | init11/out_reg[0]_28               | init11/out_reg[0]_3              |               14 |             32 |
|  clk         | init11/out_reg[0]_27               | init11/out_reg[0]_7              |               15 |             32 |
|  clk         | init11/out_reg[0]_26               | init11/out_reg[0]_9              |               16 |             32 |
|  clk         | init11/out_reg[0]_25               | init11/out_reg[0]_17             |               17 |             32 |
|  clk         | init11/mem                         | init11/out_reg[0]_2              |               13 |             32 |
|  clk         | A_i_k_30/A_i_k_30_write_en         |                                  |                9 |             32 |
|  clk         | init11/out_reg[3]_7                | init11/out_reg[0]_24             |               20 |             32 |
|  clk         | init11/out_reg[3]_9                | init11/out_reg[0]_20             |               14 |             32 |
|  clk         | fsm24/done_reg_20[0]               |                                  |               14 |             32 |
|  clk         | fsm24/done_reg_56[0]               |                                  |               14 |             32 |
|  clk         | fsm24/done_reg_57[0]               |                                  |               15 |             32 |
|  clk         | fsm24/done_reg_58[0]               |                                  |               14 |             32 |
|  clk         | fsm24/done_reg_59[0]               |                                  |               15 |             32 |
|  clk         | fsm24/done_reg_6[0]                |                                  |               12 |             32 |
|  clk         | fsm24/done_reg_60[0]               |                                  |               13 |             32 |
|  clk         | fsm24/done_reg_61[0]               |                                  |               14 |             32 |
|  clk         | init11/out_reg[3]_8                | init11/out_reg[0]_22             |               20 |             32 |
|  clk         | fsm24/done_reg_62[0]               |                                  |               14 |             32 |
|  clk         | init11/out_reg[3]_6                | init11/out_reg[0]_11             |               17 |             32 |
|  clk         | init11/out_reg[3]_5                | init11/out_reg[0]_13             |               19 |             32 |
|  clk         | init11/out_reg[3]_4                | init11/out_reg[0]_15             |               17 |             32 |
|  clk         | init11/out_reg[3]_3                | init11/out_reg[0]_19             |               19 |             32 |
|  clk         | init11/out_reg[3]_2                | init11/out_reg[0]_21             |               17 |             32 |
|  clk         | init11/out_reg[3]_12               | init11/out_reg[0]_12             |               13 |             32 |
|  clk         | init11/out_reg[3]_11               | init11/out_reg[0]_14             |               16 |             32 |
|  clk         | init11/out_reg[3]_10               | init11/out_reg[0]_16             |               17 |             32 |
|  clk         | init11/out_reg[3]_1                | init11/out_reg[0]_23             |               18 |             32 |
|  clk         | init11/out_reg[2]_1                | init11/out_reg[0]_0              |               13 |             32 |
|  clk         | fsm24/done_reg_89[0]               |                                  |               11 |             32 |
|  clk         | fsm24/done_reg_98[0]               |                                  |               14 |             32 |
|  clk         | fsm24/done_reg_82[0]               |                                  |               14 |             32 |
|  clk         | fsm24/done_reg_97[0]               |                                  |               16 |             32 |
|  clk         | fsm24/done_reg_83[0]               |                                  |               13 |             32 |
|  clk         | fsm24/done_reg_84[0]               |                                  |               16 |             32 |
|  clk         | fsm24/done_reg_85[0]               |                                  |               13 |             32 |
|  clk         | fsm24/done_reg_86[0]               |                                  |               14 |             32 |
|  clk         | fsm24/done_reg_87[0]               |                                  |               15 |             32 |
|  clk         | fsm24/done_reg_88[0]               |                                  |               13 |             32 |
|  clk         | fsm24/done_reg_81[0]               |                                  |               16 |             32 |
|  clk         | fsm24/done_reg_9[0]                |                                  |               18 |             32 |
|  clk         | fsm24/done_reg_90[0]               |                                  |               14 |             32 |
|  clk         | fsm24/done_reg_91[0]               |                                  |               13 |             32 |
|  clk         | fsm24/done_reg_92[0]               |                                  |               13 |             32 |
|  clk         | fsm24/done_reg_93[0]               |                                  |               11 |             32 |
|  clk         | fsm24/done_reg_94[0]               |                                  |               14 |             32 |
|  clk         | fsm24/done_reg_95[0]               |                                  |               13 |             32 |
|  clk         | fsm24/done_reg_96[0]               |                                  |               11 |             32 |
|  clk         | fsm24/done_reg_55[0]               |                                  |               14 |             32 |
|  clk         | fsm24/done_reg_73[0]               |                                  |               14 |             32 |
|  clk         | fsm7/E[0]                          |                                  |               16 |             32 |
|  clk         | fsm24/done_reg_67[0]               |                                  |               13 |             32 |
|  clk         | fsm5/done_reg_1[0]                 |                                  |                8 |             32 |
|  clk         | fsm24/done_reg_68[0]               |                                  |               15 |             32 |
|  clk         | fsm24/done_reg_69[0]               |                                  |               18 |             32 |
|  clk         | fsm24/done_reg_7[0]                |                                  |               13 |             32 |
|  clk         | fsm24/done_reg_70[0]               |                                  |               15 |             32 |
|  clk         | fsm24/done_reg_71[0]               |                                  |               16 |             32 |
|  clk         | fsm24/done_reg_72[0]               |                                  |               13 |             32 |
|  clk         | fsm24/done_reg_66[0]               |                                  |               14 |             32 |
|  clk         | fsm24/done_reg_74[0]               |                                  |               14 |             32 |
|  clk         | fsm24/done_reg_75[0]               |                                  |               14 |             32 |
|  clk         | fsm24/done_reg_76[0]               |                                  |               13 |             32 |
|  clk         | fsm24/done_reg_77[0]               |                                  |               16 |             32 |
|  clk         | fsm24/done_reg_78[0]               |                                  |               15 |             32 |
|  clk         | fsm24/done_reg_79[0]               |                                  |               16 |             32 |
|  clk         | fsm24/done_reg_8[0]                |                                  |               12 |             32 |
|  clk         | fsm24/done_reg_80[0]               |                                  |               15 |             32 |
|  clk         | fsm24/done_reg_99[0]               |                                  |               15 |             32 |
|  clk         | cond_stored4/out_reg[1]_3[0]       |                                  |               21 |             32 |
|  clk         | cond_stored8/out_reg[2]_16[0]      |                                  |               19 |             32 |
|  clk         | cond_stored8/out_reg[2]_15[0]      |                                  |               20 |             32 |
|  clk         | cond_stored8/out_reg[2]_14[0]      |                                  |               20 |             32 |
|  clk         | cond_stored8/out_reg[2]_13[0]      |                                  |               16 |             32 |
|  clk         | cond_stored8/out_reg[2]_11[0]      |                                  |               20 |             32 |
|  clk         | cond_stored8/out_reg[2]_10[0]      |                                  |               18 |             32 |
|  clk         | cond_stored8/out_reg[2]_12[0]      |                                  |               16 |             32 |
|  clk         | cond_stored8/E[0]                  |                                  |               22 |             32 |
|  clk         | cond_stored4/out_reg[1]_9[0]       |                                  |               18 |             32 |
|  clk         | cond_stored4/out_reg[1]_8[0]       |                                  |               25 |             32 |
|  clk         | cond_stored4/out_reg[1]_7[0]       |                                  |               24 |             32 |
|  clk         | cond_stored4/out_reg[1]_6[0]       |                                  |               21 |             32 |
|  clk         | cond_stored4/out_reg[1]_5[0]       |                                  |               21 |             32 |
|  clk         | cond_stored8/out_reg[2]_17[0]      |                                  |               22 |             32 |
|  clk         | cond_stored4/out_reg[1]_2[0]       |                                  |               22 |             32 |
|  clk         | cond_stored4/out_reg[1]_4[0]       |                                  |               19 |             32 |
|  clk         | cond_stored4/out_reg[1]_1[0]       |                                  |               24 |             32 |
|  clk         | cond_stored4/out_reg[1]_0[0]       |                                  |               23 |             32 |
|  clk         | j_0/out_reg[1]_9[0]                |                                  |               24 |             32 |
|  clk         | j_0/out_reg[1]_8[0]                |                                  |               23 |             32 |
|  clk         | j_0/out_reg[1]_7[0]                |                                  |               22 |             32 |
|  clk         | j_0/out_reg[1]_6[0]                |                                  |               15 |             32 |
|  clk         | j_0/out_reg[1]_5[0]                |                                  |               19 |             32 |
|  clk         | j_0/out_reg[1]_4[0]                |                                  |               18 |             32 |
|  clk         | j_0/out_reg[1]_3[0]                |                                  |               21 |             32 |
|  clk         | j_0/out_reg[1]_12[0]               |                                  |               18 |             32 |
|  clk         | cond_stored8/out_reg[2]_7[0]       |                                  |               16 |             32 |
|  clk         | cond_stored23/E[0]                 |                                  |               20 |             32 |
|  clk         | cond_stored19/E[0]                 |                                  |               14 |             32 |
|  clk         | par_done_reg47/Q_read1_30_write_en |                                  |               10 |             32 |
|  clk         | par_done_reg46/Q_read1_20_write_en |                                  |               14 |             32 |
|  clk         | par_done_reg44/Q_read1_00_write_en |                                  |                9 |             32 |
|  clk         | par_done_reg34/A_read1_20_write_en |                                  |               15 |             32 |
|  clk         | par_done_reg33/A_read1_10_write_en |                                  |                7 |             32 |
|  clk         | par_done_reg28/Q_read0_00_write_en |                                  |                9 |             32 |
|  clk         | par_done_reg19/A_read0_30_write_en |                                  |                6 |             32 |
|  clk         | par_done_reg16/A_read0_00_write_en |                                  |                4 |             32 |
|  clk         | cond_stored8/out_reg[2]_9[0]       |                                  |               20 |             32 |
|  clk         | cond_stored8/out_reg[2]_8[0]       |                                  |               19 |             32 |
|  clk         | j_0/out_reg[1]_11[0]               |                                  |               20 |             32 |
|  clk         | cond_stored8/out_reg[2]_6[0]       |                                  |               22 |             32 |
|  clk         | cond_stored8/out_reg[2]_5[0]       |                                  |               22 |             32 |
|  clk         | cond_stored8/out_reg[2]_4[0]       |                                  |               19 |             32 |
|  clk         | cond_stored8/out_reg[2]_3[0]       |                                  |               20 |             32 |
|  clk         | cond_stored8/out_reg[2]_24[0]      |                                  |               16 |             32 |
|  clk         | cond_stored8/out_reg[2]_23[0]      |                                  |               18 |             32 |
|  clk         | cond_stored8/out_reg[2]_22[0]      |                                  |               15 |             32 |
|  clk         | cond_stored8/out_reg[2]_21[0]      |                                  |               19 |             32 |
|  clk         | cond_stored8/out_reg[2]_20[0]      |                                  |               18 |             32 |
|  clk         | cond_stored8/out_reg[2]_2[0]       |                                  |               15 |             32 |
|  clk         | cond_stored8/out_reg[2]_19[0]      |                                  |               20 |             32 |
|  clk         | cond_stored8/out_reg[2]_18[0]      |                                  |               22 |             32 |
|  clk         | init11/out_reg[2]_14[0]            |                                  |               19 |             32 |
|  clk         | init11/out_reg[2]_26[0]            |                                  |               20 |             32 |
|  clk         | init11/out_reg[2]_25[0]            |                                  |               22 |             32 |
|  clk         | init11/out_reg[2]_24[0]            |                                  |               21 |             32 |
|  clk         | init11/out_reg[2]_23[0]            |                                  |               23 |             32 |
|  clk         | init11/out_reg[2]_22[0]            |                                  |               20 |             32 |
|  clk         | init11/out_reg[2]_21[0]            |                                  |               21 |             32 |
|  clk         | init11/out_reg[2]_20[0]            |                                  |               16 |             32 |
|  clk         | init11/out_reg[2]_19[0]            |                                  |               22 |             32 |
|  clk         | init11/out_reg[2]_18[0]            |                                  |               21 |             32 |
|  clk         | init11/out_reg[2]_17[0]            |                                  |               23 |             32 |
|  clk         | init11/out_reg[2]_16[0]            |                                  |               24 |             32 |
|  clk         | init11/out_reg[2]_15[0]            |                                  |               24 |             32 |
|  clk         | init11/out_reg[2]_27[0]            |                                  |               23 |             32 |
|  clk         | init11/out_reg[2]_13[0]            |                                  |               20 |             32 |
|  clk         | init11/out_reg[2]_12[0]            |                                  |               23 |             32 |
|  clk         | init11/out_reg[2]_11[0]            |                                  |               22 |             32 |
|  clk         | init11/out_reg[2]_10[0]            |                                  |               21 |             32 |
|  clk         | init11/out_reg[1]_9[0]             |                                  |               24 |             32 |
|  clk         | init11/out_reg[1]_10[0]            |                                  |               25 |             32 |
|  clk         | init11/out_reg[0]_54[0]            |                                  |               20 |             32 |
|  clk         | init11/out_reg[0]_53[0]            |                                  |               19 |             32 |
|  clk         | init11/out_reg[0]_52[0]            |                                  |               17 |             32 |
|  clk         | init11/out_reg[0]_51[0]            |                                  |               24 |             32 |
|  clk         | init11/out_reg[0]_50[0]            |                                  |               23 |             32 |
|  clk         | init11/out_reg[0]_49[0]            |                                  |               21 |             32 |
|  clk         | init11/out_reg[3]_22[0]            |                                  |               16 |             32 |
|  clk         | j_0/out_reg[1]_2[0]                |                                  |               21 |             32 |
|  clk         | j_0/out_reg[1]_10[0]               |                                  |               20 |             32 |
|  clk         | j_0/out_reg[1]_1[0]                |                                  |               21 |             32 |
|  clk         | j_0/out_reg[1]_0[0]                |                                  |               21 |             32 |
|  clk         | j_0/E[0]                           |                                  |               19 |             32 |
|  clk         | init11/out_reg[3]_29[0]            |                                  |               13 |             32 |
|  clk         | init11/out_reg[3]_28[0]            |                                  |               21 |             32 |
|  clk         | init11/out_reg[3]_27[0]            |                                  |               23 |             32 |
|  clk         | init11/out_reg[3]_26[0]            |                                  |               22 |             32 |
|  clk         | init11/out_reg[3]_25[0]            |                                  |               21 |             32 |
|  clk         | init11/out_reg[3]_24[0]            |                                  |               19 |             32 |
|  clk         | init11/out_reg[3]_23[0]            |                                  |               23 |             32 |
|  clk         | init11/out_reg[0]_48[0]            |                                  |               23 |             32 |
|  clk         | init11/out_reg[3]_21[0]            |                                  |               22 |             32 |
|  clk         | init11/out_reg[3]_20[0]            |                                  |               22 |             32 |
|  clk         | init11/out_reg[3]_19[0]            |                                  |               21 |             32 |
|  clk         | init11/out_reg[3]_18[0]            |                                  |               18 |             32 |
|  clk         | init11/out_reg[2]_9[0]             |                                  |               26 |             32 |
|  clk         | init11/out_reg[2]_8[0]             |                                  |               23 |             32 |
|  clk         | init11/out_reg[2]_7[0]             |                                  |               22 |             32 |
|  clk         | init11/out_reg[2]_32[0]            |                                  |               25 |             32 |
|  clk         | init11/out_reg[2]_31[0]            |                                  |               22 |             32 |
|  clk         | init11/out_reg[2]_30[0]            |                                  |               23 |             32 |
|  clk         | init11/out_reg[2]_29[0]            |                                  |               21 |             32 |
|  clk         | init11/out_reg[2]_28[0]            |                                  |               21 |             32 |
|  clk         | fsm17/out_reg[0]_3[0]              |                                  |               24 |             32 |
|  clk         | fsm18/out_reg[1]_13[0]             |                                  |               19 |             32 |
|  clk         | fsm18/out_reg[1]_12[0]             |                                  |               20 |             32 |
|  clk         | fsm18/out_reg[1]_11[0]             |                                  |               17 |             32 |
|  clk         | fsm18/out_reg[1]_10[0]             |                                  |               20 |             32 |
|  clk         | fsm18/E[0]                         |                                  |               16 |             32 |
|  clk         | fsm17/out_reg[0]_9[0]              |                                  |               22 |             32 |
|  clk         | fsm17/out_reg[0]_8[0]              |                                  |               26 |             32 |
|  clk         | fsm17/out_reg[0]_7[0]              |                                  |               27 |             32 |
|  clk         | fsm17/out_reg[0]_6[0]              |                                  |               25 |             32 |
|  clk         | fsm17/out_reg[0]_5[0]              |                                  |               22 |             32 |
|  clk         | fsm17/out_reg[0]_4[0]              |                                  |               21 |             32 |
|  clk         | fsm18/out_reg[1]_14[0]             |                                  |               22 |             32 |
|  clk         | fsm17/out_reg[0]_23[0]             |                                  |               21 |             32 |
|  clk         | fsm17/out_reg[0]_22[0]             |                                  |               23 |             32 |
|  clk         | fsm17/out_reg[0]_21[0]             |                                  |               24 |             32 |
|  clk         | fsm17/out_reg[0]_20[0]             |                                  |               22 |             32 |
|  clk         | fsm17/out_reg[0]_2[0]              |                                  |               20 |             32 |
|  clk         | fsm17/out_reg[0]_19[0]             |                                  |               24 |             32 |
|  clk         | fsm17/out_reg[0]_18[0]             |                                  |               24 |             32 |
|  clk         | fsm17/out_reg[0]_17[0]             |                                  |               24 |             32 |
|  clk         | fsm17/out_reg[0]_16[0]             |                                  |               26 |             32 |
|  clk         | fsm17/out_reg[0]_15[0]             |                                  |               20 |             32 |
|  clk         | fsm17/out_reg[0]_14[0]             |                                  |               22 |             32 |
|  clk         | fsm18/out_reg[1]_3[0]              |                                  |               19 |             32 |
|  clk         | fsm21/R_read1_30_write_en          |                                  |                8 |             32 |
|  clk         | fsm21/R_read1_20_write_en          |                                  |                8 |             32 |
|  clk         | fsm21/R_read1_10_write_en          |                                  |               12 |             32 |
|  clk         | fsm21/R_read1_00_write_en          |                                  |               10 |             32 |
|  clk         | fsm21/Q_read1_10_write_en          |                                  |               14 |             32 |
|  clk         | fsm18/out_reg[1]_9[0]              |                                  |               17 |             32 |
|  clk         | fsm18/out_reg[1]_8[0]              |                                  |               20 |             32 |
|  clk         | fsm18/out_reg[1]_7[0]              |                                  |               17 |             32 |
|  clk         | fsm18/out_reg[1]_6[0]              |                                  |               17 |             32 |
|  clk         | fsm18/out_reg[1]_5[0]              |                                  |               15 |             32 |
|  clk         | fsm18/out_reg[1]_4[0]              |                                  |               21 |             32 |
|  clk         | fsm17/out_reg[0]_13[0]             |                                  |               21 |             32 |
|  clk         | fsm18/out_reg[1]_24[0]             |                                  |               17 |             32 |
|  clk         | fsm18/out_reg[1]_23[0]             |                                  |               20 |             32 |
|  clk         | fsm18/out_reg[1]_22[0]             |                                  |               19 |             32 |
|  clk         | fsm18/out_reg[1]_21[0]             |                                  |               21 |             32 |
|  clk         | fsm18/out_reg[1]_20[0]             |                                  |               21 |             32 |
|  clk         | fsm18/out_reg[1]_2[0]              |                                  |               17 |             32 |
|  clk         | fsm18/out_reg[1]_19[0]             |                                  |               20 |             32 |
|  clk         | fsm18/out_reg[1]_18[0]             |                                  |               17 |             32 |
|  clk         | fsm18/out_reg[1]_17[0]             |                                  |               17 |             32 |
|  clk         | fsm18/out_reg[1]_16[0]             |                                  |               18 |             32 |
|  clk         | fsm18/out_reg[1]_15[0]             |                                  |               19 |             32 |
|  clk         | div_pipe0/quotient_msk_reg[23]_0   |                                  |               11 |             32 |
|  clk         | mult_pipe9/E[0]                    |                                  |               11 |             32 |
|  clk         | mult_pipe4/E[0]                    |                                  |               10 |             32 |
|  clk         | mult_pipe3/bin_read3_0_write_en    |                                  |                9 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en    |                                  |               10 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en    |                                  |               13 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en    |                                  |               10 |             32 |
|  clk         | div_pipe0/dividend                 | div_pipe0/running_reg_0          |               11 |             32 |
|  clk         | div_pipe3/quotient_msk_reg[23]_0   | div_pipe3/start                  |                7 |             32 |
|  clk         | div_pipe3/quotient_msk_reg[23]_0   |                                  |                7 |             32 |
|  clk         | div_pipe3/E[0]                     |                                  |                9 |             32 |
|  clk         | div_pipe0/quotient_msk_reg[23]_0   | div_pipe0/running_reg_0          |                7 |             32 |
|  clk         | A_read0_00/done_reg_0              | div_pipe0/out[31]_i_1__41_n_0    |               11 |             32 |
|  clk         | div_pipe0/dividend[31]_i_1_n_0     |                                  |                4 |             32 |
|  clk         | div_pipe3/dividend                 | div_pipe3/start                  |                8 |             32 |
|  clk         | div_pipe3/dividend[31]_i_1__2_n_0  |                                  |                4 |             32 |
|  clk         | div_pipe2/dividend[31]_i_1__1_n_0  |                                  |                4 |             32 |
|  clk         | div_pipe2/quotient_msk_reg[23]_0   | div_pipe2/running_reg_0          |                6 |             32 |
|  clk         | div_pipe2/quotient_msk_reg[23]_0   |                                  |                7 |             32 |
|  clk         | div_pipe1/dividend                 | div_pipe1/running_reg_0          |                9 |             32 |
|  clk         | div_pipe1/dividend[31]_i_1__0_n_0  |                                  |                4 |             32 |
|  clk         | div_pipe2/dividend                 | div_pipe2/running_reg_0          |                9 |             32 |
|  clk         | div_pipe1/quotient_msk_reg[23]_0   | div_pipe1/running_reg_0          |                7 |             32 |
|  clk         | div_pipe1/quotient_msk_reg[23]_0   |                                  |                8 |             32 |
|  clk         | fsm13/v_10_write_en                |                                  |                5 |             32 |
|  clk         | fsm17/out_reg[0]_12[0]             |                                  |               23 |             32 |
|  clk         | fsm17/out_reg[0]_10[0]             |                                  |               24 |             32 |
|  clk         | fsm17/out_reg[0]_1[0]              |                                  |               22 |             32 |
|  clk         | fsm17/out_reg[0]_11[0]             |                                  |               25 |             32 |
|  clk         | fsm17/E[0]                         |                                  |               23 |             32 |
|  clk         | fsm16/Q_read0_30_write_en          |                                  |               12 |             32 |
|  clk         | fsm16/Q_read0_20_write_en          |                                  |               14 |             32 |
|  clk         | fsm16/Q_read0_10_write_en          |                                  |               16 |             32 |
|  clk         | fsm16/A_read1_30_write_en          |                                  |                9 |             32 |
|  clk         | fsm15/v_30_write_en                |                                  |                6 |             32 |
|  clk         | fsm14/v_20_write_en                |                                  |                9 |             32 |
|  clk         | fsm24/done_reg_53[0]               |                                  |               14 |             32 |
|  clk         | fsm12/v_00_write_en                |                                  |                8 |             32 |
|  clk         | fsm11/R_read0_30_write_en          |                                  |               13 |             32 |
|  clk         | fsm11/R_read0_20_write_en          |                                  |               14 |             32 |
|  clk         | fsm11/R_read0_10_write_en          |                                  |               13 |             32 |
|  clk         | fsm11/R_read0_00_write_en          |                                  |               19 |             32 |
|  clk         | fsm11/A_read0_20_write_en          |                                  |                6 |             32 |
|  clk         | fsm11/A_read0_10_write_en          |                                  |                5 |             32 |
|  clk         | A_read1_00/A_read1_00_write_en     |                                  |               18 |             32 |
|  clk         | A_read0_30/done_reg_0              | div_pipe3/out[31]_i_1__44_n_0    |                6 |             32 |
|  clk         | A_read0_20/done_reg_0              | div_pipe2/out[31]_i_1__43_n_0    |               12 |             32 |
|  clk         | A_read0_10/done_reg_0              | div_pipe1/out[31]_i_1__42_n_0    |                9 |             32 |
|  clk         | fsm24/done_reg_22[0]               |                                  |               13 |             32 |
|  clk         | fsm24/done_reg_32[0]               |                                  |               13 |             32 |
|  clk         | fsm24/done_reg_31[0]               |                                  |               11 |             32 |
|  clk         | fsm24/done_reg_30[0]               |                                  |               14 |             32 |
|  clk         | fsm24/done_reg_3[0]                |                                  |               13 |             32 |
|  clk         | fsm24/done_reg_29[0]               |                                  |               14 |             32 |
|  clk         | fsm24/done_reg_28[0]               |                                  |               13 |             32 |
|  clk         | fsm24/done_reg_27[0]               |                                  |               14 |             32 |
|  clk         | fsm24/done_reg_26[0]               |                                  |               11 |             32 |
|  clk         | fsm24/done_reg_25[0]               |                                  |               11 |             32 |
|  clk         | fsm24/done_reg_24[0]               |                                  |               16 |             32 |
|  clk         | fsm24/done_reg_23[0]               |                                  |               13 |             32 |
|  clk         | fsm24/done_reg_33[0]               |                                  |               13 |             32 |
|  clk         | fsm24/done_reg_21[0]               |                                  |               13 |             32 |
|  clk         | fsm24/done_reg_2[0]                |                                  |               17 |             32 |
|  clk         | fsm24/done_reg_19[0]               |                                  |               13 |             32 |
|  clk         | fsm24/done_reg_18[0]               |                                  |               12 |             32 |
|  clk         | fsm24/done_reg_17[0]               |                                  |               10 |             32 |
|  clk         | fsm24/done_reg_16[0]               |                                  |               13 |             32 |
|  clk         | fsm24/done_reg_15[0]               |                                  |               13 |             32 |
|  clk         | fsm24/done_reg_14[0]               |                                  |               11 |             32 |
|  clk         | fsm24/done_reg_13[0]               |                                  |               15 |             32 |
|  clk         | fsm24/done_reg_129[0]              |                                  |               13 |             32 |
|  clk         | fsm24/done_reg_128[0]              |                                  |               13 |             32 |
|  clk         | fsm24/done_reg_43[0]               |                                  |               15 |             32 |
|  clk         | fsm24/done_reg_54[0]               |                                  |               13 |             32 |
|  clk         | fsm24/done_reg_52[0]               |                                  |               13 |             32 |
|  clk         | fsm24/done_reg_51[0]               |                                  |               16 |             32 |
|  clk         | fsm24/done_reg_50[0]               |                                  |               14 |             32 |
|  clk         | fsm24/done_reg_5[0]                |                                  |               14 |             32 |
|  clk         | fsm24/done_reg_49[0]               |                                  |               12 |             32 |
|  clk         | fsm24/done_reg_48[0]               |                                  |               12 |             32 |
|  clk         | fsm24/done_reg_47[0]               |                                  |               14 |             32 |
|  clk         | fsm24/done_reg_46[0]               |                                  |               16 |             32 |
|  clk         | fsm24/done_reg_45[0]               |                                  |               15 |             32 |
|  clk         | fsm24/done_reg_44[0]               |                                  |               17 |             32 |
|  clk         | fsm22/done_reg_0[0]                |                                  |               13 |             32 |
|  clk         | fsm24/done_reg_42[0]               |                                  |               15 |             32 |
|  clk         | fsm24/done_reg_41[0]               |                                  |               13 |             32 |
|  clk         | fsm24/done_reg_40[0]               |                                  |               17 |             32 |
|  clk         | fsm24/done_reg_4[0]                |                                  |               12 |             32 |
|  clk         | fsm24/done_reg_39[0]               |                                  |               15 |             32 |
|  clk         | fsm24/done_reg_38[0]               |                                  |               15 |             32 |
|  clk         | fsm24/done_reg_37[0]               |                                  |               18 |             32 |
|  clk         | fsm24/done_reg_36[0]               |                                  |               12 |             32 |
|  clk         | fsm24/done_reg_35[0]               |                                  |               17 |             32 |
|  clk         | fsm24/done_reg_34[0]               |                                  |               11 |             32 |
|  clk         | fsm24/R_sh_read0_0_write_en        |                                  |                9 |             32 |
|  clk         | fsm24/done_reg_105[0]              |                                  |               14 |             32 |
|  clk         | fsm24/done_reg_104[0]              |                                  |               15 |             32 |
|  clk         | fsm24/done_reg_103[0]              |                                  |               14 |             32 |
|  clk         | fsm24/done_reg_101[0]              |                                  |               15 |             32 |
|  clk         | fsm24/done_reg_100[0]              |                                  |               16 |             32 |
|  clk         | fsm24/done_reg_102[0]              |                                  |               15 |             32 |
|  clk         | fsm24/done_reg_10[0]               |                                  |               15 |             32 |
|  clk         | fsm24/done_reg_1[0]                |                                  |               14 |             32 |
|  clk         | fsm24/done_reg_0[0]                |                                  |               11 |             32 |
|  clk         | fsm24/done_reg[0]                  |                                  |               14 |             32 |
|  clk         | fsm24/E[0]                         |                                  |               15 |             32 |
|  clk         | fsm24/done_reg_126[0]              |                                  |               16 |             32 |
|  clk         | fsm22/done_reg_9[0]                |                                  |               16 |             32 |
|  clk         | fsm22/done_reg_8[0]                |                                  |               15 |             32 |
|  clk         | fsm22/done_reg_7[0]                |                                  |               15 |             32 |
|  clk         | fsm22/done_reg_6[0]                |                                  |               12 |             32 |
|  clk         | fsm22/done_reg_4[0]                |                                  |               16 |             32 |
|  clk         | fsm22/done_reg_3[0]                |                                  |               13 |             32 |
|  clk         | fsm22/done_reg_5[0]                |                                  |               18 |             32 |
|  clk         | fsm22/done_reg_2[0]                |                                  |               12 |             32 |
|  clk         | fsm22/done_reg_10[0]               |                                  |               17 |             32 |
|  clk         | fsm22/done_reg_1[0]                |                                  |               12 |             32 |
|  clk         | fsm22/done_reg[0]                  |                                  |               12 |             32 |
|  clk         | fsm24/done_reg_107[0]              |                                  |               15 |             32 |
|  clk         | fsm24/done_reg_127[0]              |                                  |               17 |             32 |
|  clk         | fsm24/done_reg_125[0]              |                                  |               15 |             32 |
|  clk         | fsm24/done_reg_124[0]              |                                  |               16 |             32 |
|  clk         | fsm24/done_reg_123[0]              |                                  |               13 |             32 |
|  clk         | fsm24/done_reg_122[0]              |                                  |               16 |             32 |
|  clk         | fsm24/done_reg_121[0]              |                                  |               15 |             32 |
|  clk         | fsm24/done_reg_120[0]              |                                  |               16 |             32 |
|  clk         | fsm24/done_reg_12[0]               |                                  |               14 |             32 |
|  clk         | fsm24/done_reg_119[0]              |                                  |               12 |             32 |
|  clk         | fsm24/done_reg_118[0]              |                                  |               13 |             32 |
|  clk         | fsm24/done_reg_117[0]              |                                  |               16 |             32 |
|  clk         | fsm24/done_reg_115[0]              |                                  |               13 |             32 |
|  clk         | fsm24/done_reg_114[0]              |                                  |               17 |             32 |
|  clk         | fsm24/done_reg_113[0]              |                                  |               17 |             32 |
|  clk         | fsm24/done_reg_112[0]              |                                  |               17 |             32 |
|  clk         | fsm24/done_reg_111[0]              |                                  |               15 |             32 |
|  clk         | fsm24/done_reg_110[0]              |                                  |               11 |             32 |
|  clk         | fsm24/done_reg_11[0]               |                                  |               17 |             32 |
|  clk         | fsm24/done_reg_109[0]              |                                  |               14 |             32 |
|  clk         | fsm24/done_reg_108[0]              |                                  |               13 |             32 |
|  clk         | fsm24/done_reg_106[0]              |                                  |               15 |             32 |
|  clk         | fsm24/done_reg_116[0]              |                                  |               12 |             32 |
|  clk         |                                    | fsm13/RSTP                       |                9 |             51 |
|  clk         |                                    | mult_pipe1/p_0_in                |                9 |             51 |
|  clk         |                                    | fsm12/RSTP                       |                8 |             51 |
|  clk         |                                    | mult_pipe8/p_0_in                |                9 |             51 |
|  clk         |                                    | mult_pipe3/p_0_in                |                8 |             51 |
|  clk         |                                    | mult_pipe2/p_0_in                |                9 |             51 |
|  clk         |                                    | fsm14/RSTP                       |                9 |             51 |
|  clk         |                                    | fsm15/RSTP                       |                9 |             51 |
|  clk         |                                    | fsm18/RSTP                       |               10 |             51 |
|  clk         |                                    | A_i_k_20/RSTP                    |               11 |             51 |
|  clk         |                                    | A_i_k_30/RSTP                    |               10 |             51 |
|  clk         |                                    | mult_pipe0/p_0_in                |               10 |             51 |
|  clk         |                                    | sqrt0/i[31]_i_1_n_0              |               11 |             64 |
|  clk         |                                    |                                  |              133 |            287 |
+--------------+------------------------------------+----------------------------------+------------------+----------------+


