    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; I2C_1_I2C_IRQ
I2C_1_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_1_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_1_I2C_IRQ__INTC_MASK EQU 0x01
I2C_1_I2C_IRQ__INTC_NUMBER EQU 0
I2C_1_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_1_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
I2C_1_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_1_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; I2C_1_I2C_FF
I2C_1_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_1_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_1_I2C_FF__CLK_DIV EQU CYREG_I2C_CLK_DIV
I2C_1_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_1_I2C_FF__D EQU CYREG_I2C_D
I2C_1_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_1_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_1_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_1_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_1_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_1_I2C_FF__XCFG EQU CYREG_I2C_XCFG

; crustal
crustal__0__MASK EQU 0x08
crustal__0__PC EQU CYREG_PRT15_PC3
crustal__0__PORT EQU 15
crustal__0__SHIFT EQU 3
crustal__AG EQU CYREG_PRT15_AG
crustal__AMUX EQU CYREG_PRT15_AMUX
crustal__BIE EQU CYREG_PRT15_BIE
crustal__BIT_MASK EQU CYREG_PRT15_BIT_MASK
crustal__BYP EQU CYREG_PRT15_BYP
crustal__CTL EQU CYREG_PRT15_CTL
crustal__DM0 EQU CYREG_PRT15_DM0
crustal__DM1 EQU CYREG_PRT15_DM1
crustal__DM2 EQU CYREG_PRT15_DM2
crustal__DR EQU CYREG_PRT15_DR
crustal__INP_DIS EQU CYREG_PRT15_INP_DIS
crustal__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
crustal__LCD_EN EQU CYREG_PRT15_LCD_EN
crustal__MASK EQU 0x08
crustal__PORT EQU 15
crustal__PRT EQU CYREG_PRT15_PRT
crustal__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
crustal__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
crustal__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
crustal__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
crustal__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
crustal__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
crustal__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
crustal__PS EQU CYREG_PRT15_PS
crustal__SHIFT EQU 3
crustal__SLW EQU CYREG_PRT15_SLW

; Pin_14
Pin_14__0__MASK EQU 0x10
Pin_14__0__PC EQU CYREG_PRT12_PC4
Pin_14__0__PORT EQU 12
Pin_14__0__SHIFT EQU 4
Pin_14__AG EQU CYREG_PRT12_AG
Pin_14__BIE EQU CYREG_PRT12_BIE
Pin_14__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_14__BYP EQU CYREG_PRT12_BYP
Pin_14__DM0 EQU CYREG_PRT12_DM0
Pin_14__DM1 EQU CYREG_PRT12_DM1
Pin_14__DM2 EQU CYREG_PRT12_DM2
Pin_14__DR EQU CYREG_PRT12_DR
Pin_14__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_14__MASK EQU 0x10
Pin_14__PORT EQU 12
Pin_14__PRT EQU CYREG_PRT12_PRT
Pin_14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_14__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_14__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_14__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_14__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_14__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_14__PS EQU CYREG_PRT12_PS
Pin_14__SHIFT EQU 4
Pin_14__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_14__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_14__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_14__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_14__SLW EQU CYREG_PRT12_SLW

; Pin_15
Pin_15__0__MASK EQU 0x20
Pin_15__0__PC EQU CYREG_PRT12_PC5
Pin_15__0__PORT EQU 12
Pin_15__0__SHIFT EQU 5
Pin_15__AG EQU CYREG_PRT12_AG
Pin_15__BIE EQU CYREG_PRT12_BIE
Pin_15__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_15__BYP EQU CYREG_PRT12_BYP
Pin_15__DM0 EQU CYREG_PRT12_DM0
Pin_15__DM1 EQU CYREG_PRT12_DM1
Pin_15__DM2 EQU CYREG_PRT12_DM2
Pin_15__DR EQU CYREG_PRT12_DR
Pin_15__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_15__MASK EQU 0x20
Pin_15__PORT EQU 12
Pin_15__PRT EQU CYREG_PRT12_PRT
Pin_15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_15__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_15__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_15__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_15__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_15__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_15__PS EQU CYREG_PRT12_PS
Pin_15__SHIFT EQU 5
Pin_15__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_15__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_15__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_15__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_15__SLW EQU CYREG_PRT12_SLW

; inbt2
inbt2__0__MASK EQU 0x80
inbt2__0__PC EQU CYREG_PRT1_PC7
inbt2__0__PORT EQU 1
inbt2__0__SHIFT EQU 7
inbt2__AG EQU CYREG_PRT1_AG
inbt2__AMUX EQU CYREG_PRT1_AMUX
inbt2__BIE EQU CYREG_PRT1_BIE
inbt2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
inbt2__BYP EQU CYREG_PRT1_BYP
inbt2__CTL EQU CYREG_PRT1_CTL
inbt2__DM0 EQU CYREG_PRT1_DM0
inbt2__DM1 EQU CYREG_PRT1_DM1
inbt2__DM2 EQU CYREG_PRT1_DM2
inbt2__DR EQU CYREG_PRT1_DR
inbt2__INP_DIS EQU CYREG_PRT1_INP_DIS
inbt2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
inbt2__LCD_EN EQU CYREG_PRT1_LCD_EN
inbt2__MASK EQU 0x80
inbt2__PORT EQU 1
inbt2__PRT EQU CYREG_PRT1_PRT
inbt2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
inbt2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
inbt2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
inbt2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
inbt2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
inbt2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
inbt2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
inbt2__PS EQU CYREG_PRT1_PS
inbt2__SHIFT EQU 7
inbt2__SLW EQU CYREG_PRT1_SLW

; isr_1
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x20
isr_1__INTC_NUMBER EQU 5
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Pin_1
Pin_1__0__MASK EQU 0x20
Pin_1__0__PC EQU CYREG_PRT3_PC5
Pin_1__0__PORT EQU 3
Pin_1__0__SHIFT EQU 5
Pin_1__AG EQU CYREG_PRT3_AG
Pin_1__AMUX EQU CYREG_PRT3_AMUX
Pin_1__BIE EQU CYREG_PRT3_BIE
Pin_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_1__BYP EQU CYREG_PRT3_BYP
Pin_1__CTL EQU CYREG_PRT3_CTL
Pin_1__DM0 EQU CYREG_PRT3_DM0
Pin_1__DM1 EQU CYREG_PRT3_DM1
Pin_1__DM2 EQU CYREG_PRT3_DM2
Pin_1__DR EQU CYREG_PRT3_DR
Pin_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_1__MASK EQU 0x20
Pin_1__PORT EQU 3
Pin_1__PRT EQU CYREG_PRT3_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_1__PS EQU CYREG_PRT3_PS
Pin_1__SHIFT EQU 5
Pin_1__SLW EQU CYREG_PRT3_SLW

; Pin_2
Pin_2__0__MASK EQU 0x01
Pin_2__0__PC EQU CYREG_PRT2_PC0
Pin_2__0__PORT EQU 2
Pin_2__0__SHIFT EQU 0
Pin_2__AG EQU CYREG_PRT2_AG
Pin_2__AMUX EQU CYREG_PRT2_AMUX
Pin_2__BIE EQU CYREG_PRT2_BIE
Pin_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_2__BYP EQU CYREG_PRT2_BYP
Pin_2__CTL EQU CYREG_PRT2_CTL
Pin_2__DM0 EQU CYREG_PRT2_DM0
Pin_2__DM1 EQU CYREG_PRT2_DM1
Pin_2__DM2 EQU CYREG_PRT2_DM2
Pin_2__DR EQU CYREG_PRT2_DR
Pin_2__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_2__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_2__MASK EQU 0x01
Pin_2__PORT EQU 2
Pin_2__PRT EQU CYREG_PRT2_PRT
Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_2__PS EQU CYREG_PRT2_PS
Pin_2__SHIFT EQU 0
Pin_2__SLW EQU CYREG_PRT2_SLW

; Pin_3
Pin_3__0__MASK EQU 0x02
Pin_3__0__PC EQU CYREG_PRT2_PC1
Pin_3__0__PORT EQU 2
Pin_3__0__SHIFT EQU 1
Pin_3__AG EQU CYREG_PRT2_AG
Pin_3__AMUX EQU CYREG_PRT2_AMUX
Pin_3__BIE EQU CYREG_PRT2_BIE
Pin_3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_3__BYP EQU CYREG_PRT2_BYP
Pin_3__CTL EQU CYREG_PRT2_CTL
Pin_3__DM0 EQU CYREG_PRT2_DM0
Pin_3__DM1 EQU CYREG_PRT2_DM1
Pin_3__DM2 EQU CYREG_PRT2_DM2
Pin_3__DR EQU CYREG_PRT2_DR
Pin_3__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_3__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_3__MASK EQU 0x02
Pin_3__PORT EQU 2
Pin_3__PRT EQU CYREG_PRT2_PRT
Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_3__PS EQU CYREG_PRT2_PS
Pin_3__SHIFT EQU 1
Pin_3__SLW EQU CYREG_PRT2_SLW

; Pin_4
Pin_4__0__MASK EQU 0x04
Pin_4__0__PC EQU CYREG_PRT2_PC2
Pin_4__0__PORT EQU 2
Pin_4__0__SHIFT EQU 2
Pin_4__AG EQU CYREG_PRT2_AG
Pin_4__AMUX EQU CYREG_PRT2_AMUX
Pin_4__BIE EQU CYREG_PRT2_BIE
Pin_4__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_4__BYP EQU CYREG_PRT2_BYP
Pin_4__CTL EQU CYREG_PRT2_CTL
Pin_4__DM0 EQU CYREG_PRT2_DM0
Pin_4__DM1 EQU CYREG_PRT2_DM1
Pin_4__DM2 EQU CYREG_PRT2_DM2
Pin_4__DR EQU CYREG_PRT2_DR
Pin_4__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_4__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_4__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_4__MASK EQU 0x04
Pin_4__PORT EQU 2
Pin_4__PRT EQU CYREG_PRT2_PRT
Pin_4__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_4__PS EQU CYREG_PRT2_PS
Pin_4__SHIFT EQU 2
Pin_4__SLW EQU CYREG_PRT2_SLW

; Pin_5
Pin_5__0__MASK EQU 0x08
Pin_5__0__PC EQU CYREG_PRT2_PC3
Pin_5__0__PORT EQU 2
Pin_5__0__SHIFT EQU 3
Pin_5__AG EQU CYREG_PRT2_AG
Pin_5__AMUX EQU CYREG_PRT2_AMUX
Pin_5__BIE EQU CYREG_PRT2_BIE
Pin_5__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_5__BYP EQU CYREG_PRT2_BYP
Pin_5__CTL EQU CYREG_PRT2_CTL
Pin_5__DM0 EQU CYREG_PRT2_DM0
Pin_5__DM1 EQU CYREG_PRT2_DM1
Pin_5__DM2 EQU CYREG_PRT2_DM2
Pin_5__DR EQU CYREG_PRT2_DR
Pin_5__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_5__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_5__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_5__MASK EQU 0x08
Pin_5__PORT EQU 2
Pin_5__PRT EQU CYREG_PRT2_PRT
Pin_5__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_5__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_5__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_5__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_5__PS EQU CYREG_PRT2_PS
Pin_5__SHIFT EQU 3
Pin_5__SLW EQU CYREG_PRT2_SLW

; Pin_6
Pin_6__0__MASK EQU 0x10
Pin_6__0__PC EQU CYREG_PRT2_PC4
Pin_6__0__PORT EQU 2
Pin_6__0__SHIFT EQU 4
Pin_6__AG EQU CYREG_PRT2_AG
Pin_6__AMUX EQU CYREG_PRT2_AMUX
Pin_6__BIE EQU CYREG_PRT2_BIE
Pin_6__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_6__BYP EQU CYREG_PRT2_BYP
Pin_6__CTL EQU CYREG_PRT2_CTL
Pin_6__DM0 EQU CYREG_PRT2_DM0
Pin_6__DM1 EQU CYREG_PRT2_DM1
Pin_6__DM2 EQU CYREG_PRT2_DM2
Pin_6__DR EQU CYREG_PRT2_DR
Pin_6__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_6__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_6__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_6__MASK EQU 0x10
Pin_6__PORT EQU 2
Pin_6__PRT EQU CYREG_PRT2_PRT
Pin_6__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_6__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_6__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_6__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_6__PS EQU CYREG_PRT2_PS
Pin_6__SHIFT EQU 4
Pin_6__SLW EQU CYREG_PRT2_SLW

; Pin_7
Pin_7__0__MASK EQU 0x40
Pin_7__0__PC EQU CYREG_PRT2_PC6
Pin_7__0__PORT EQU 2
Pin_7__0__SHIFT EQU 6
Pin_7__AG EQU CYREG_PRT2_AG
Pin_7__AMUX EQU CYREG_PRT2_AMUX
Pin_7__BIE EQU CYREG_PRT2_BIE
Pin_7__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_7__BYP EQU CYREG_PRT2_BYP
Pin_7__CTL EQU CYREG_PRT2_CTL
Pin_7__DM0 EQU CYREG_PRT2_DM0
Pin_7__DM1 EQU CYREG_PRT2_DM1
Pin_7__DM2 EQU CYREG_PRT2_DM2
Pin_7__DR EQU CYREG_PRT2_DR
Pin_7__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_7__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_7__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_7__MASK EQU 0x40
Pin_7__PORT EQU 2
Pin_7__PRT EQU CYREG_PRT2_PRT
Pin_7__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_7__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_7__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_7__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_7__PS EQU CYREG_PRT2_PS
Pin_7__SHIFT EQU 6
Pin_7__SLW EQU CYREG_PRT2_SLW

; Pin_8
Pin_8__0__MASK EQU 0x20
Pin_8__0__PC EQU CYREG_PRT2_PC5
Pin_8__0__PORT EQU 2
Pin_8__0__SHIFT EQU 5
Pin_8__AG EQU CYREG_PRT2_AG
Pin_8__AMUX EQU CYREG_PRT2_AMUX
Pin_8__BIE EQU CYREG_PRT2_BIE
Pin_8__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_8__BYP EQU CYREG_PRT2_BYP
Pin_8__CTL EQU CYREG_PRT2_CTL
Pin_8__DM0 EQU CYREG_PRT2_DM0
Pin_8__DM1 EQU CYREG_PRT2_DM1
Pin_8__DM2 EQU CYREG_PRT2_DM2
Pin_8__DR EQU CYREG_PRT2_DR
Pin_8__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_8__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_8__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_8__MASK EQU 0x20
Pin_8__PORT EQU 2
Pin_8__PRT EQU CYREG_PRT2_PRT
Pin_8__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_8__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_8__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_8__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_8__PS EQU CYREG_PRT2_PS
Pin_8__SHIFT EQU 5
Pin_8__SLW EQU CYREG_PRT2_SLW

; Pin_9
Pin_9__0__MASK EQU 0x80
Pin_9__0__PC EQU CYREG_PRT2_PC7
Pin_9__0__PORT EQU 2
Pin_9__0__SHIFT EQU 7
Pin_9__AG EQU CYREG_PRT2_AG
Pin_9__AMUX EQU CYREG_PRT2_AMUX
Pin_9__BIE EQU CYREG_PRT2_BIE
Pin_9__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_9__BYP EQU CYREG_PRT2_BYP
Pin_9__CTL EQU CYREG_PRT2_CTL
Pin_9__DM0 EQU CYREG_PRT2_DM0
Pin_9__DM1 EQU CYREG_PRT2_DM1
Pin_9__DM2 EQU CYREG_PRT2_DM2
Pin_9__DR EQU CYREG_PRT2_DR
Pin_9__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_9__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_9__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_9__MASK EQU 0x80
Pin_9__PORT EQU 2
Pin_9__PRT EQU CYREG_PRT2_PRT
Pin_9__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_9__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_9__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_9__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_9__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_9__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_9__PS EQU CYREG_PRT2_PS
Pin_9__SHIFT EQU 7
Pin_9__SLW EQU CYREG_PRT2_SLW

; int1
int1__0__MASK EQU 0x40
int1__0__PC EQU CYREG_PRT1_PC6
int1__0__PORT EQU 1
int1__0__SHIFT EQU 6
int1__AG EQU CYREG_PRT1_AG
int1__AMUX EQU CYREG_PRT1_AMUX
int1__BIE EQU CYREG_PRT1_BIE
int1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
int1__BYP EQU CYREG_PRT1_BYP
int1__CTL EQU CYREG_PRT1_CTL
int1__DM0 EQU CYREG_PRT1_DM0
int1__DM1 EQU CYREG_PRT1_DM1
int1__DM2 EQU CYREG_PRT1_DM2
int1__DR EQU CYREG_PRT1_DR
int1__INP_DIS EQU CYREG_PRT1_INP_DIS
int1__INTSTAT EQU CYREG_PICU1_INTSTAT
int1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
int1__LCD_EN EQU CYREG_PRT1_LCD_EN
int1__MASK EQU 0x40
int1__PORT EQU 1
int1__PRT EQU CYREG_PRT1_PRT
int1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
int1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
int1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
int1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
int1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
int1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
int1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
int1__PS EQU CYREG_PRT1_PS
int1__SHIFT EQU 6
int1__SLW EQU CYREG_PRT1_SLW
int1__SNAP EQU CYREG_PICU1_SNAP

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 0
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PANTHER
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x0E13C069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PANTHER_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DATA_CACHE_ENABLED EQU 0
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DBG_DBE
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VDDA EQU 5
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
