<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NMSIS-Core: Core CSR Register Access</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nmsis_logo_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NMSIS-Core
   &#160;<span id="projectnumber">Version 1.1.0</span>
   </div>
   <div id="projectbrief">NMSIS-Core support for Nuclei processor-based devices</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__NMSIS__Core__CSR__Register__Access.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Core CSR Register Access</div>  </div>
</div><!--header-->
<div class="contents">

<p>Functions to access the Core CSR Registers.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab68e26f20086bc54e8fc3af533c8ed7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#gab68e26f20086bc54e8fc3af533c8ed7f">__RV_CSR_SWAP</a>(csr,  val)</td></tr>
<tr class="memdesc:gab68e26f20086bc54e8fc3af533c8ed7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSR operation Macro for csrrw instruction.  <a href="#gab68e26f20086bc54e8fc3af533c8ed7f">More...</a><br /></td></tr>
<tr class="separator:gab68e26f20086bc54e8fc3af533c8ed7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga355c96e5bd1ab3df0203e23a887c00c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(csr)</td></tr>
<tr class="memdesc:ga355c96e5bd1ab3df0203e23a887c00c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSR operation Macro for csrr instruction.  <a href="#ga355c96e5bd1ab3df0203e23a887c00c0">More...</a><br /></td></tr>
<tr class="separator:ga355c96e5bd1ab3df0203e23a887c00c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2d43f43f3f333cfd8e5a326a2aed413"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(csr,  val)</td></tr>
<tr class="memdesc:gaa2d43f43f3f333cfd8e5a326a2aed413"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSR operation Macro for csrw instruction.  <a href="#gaa2d43f43f3f333cfd8e5a326a2aed413">More...</a><br /></td></tr>
<tr class="separator:gaa2d43f43f3f333cfd8e5a326a2aed413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01a3710ed5d399eec664b69fd01b33fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga01a3710ed5d399eec664b69fd01b33fb">__RV_CSR_READ_SET</a>(csr,  val)</td></tr>
<tr class="memdesc:ga01a3710ed5d399eec664b69fd01b33fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSR operation Macro for csrrs instruction.  <a href="#ga01a3710ed5d399eec664b69fd01b33fb">More...</a><br /></td></tr>
<tr class="separator:ga01a3710ed5d399eec664b69fd01b33fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdbd9b5a14b44913675d0fa73ca6716f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(csr,  val)</td></tr>
<tr class="memdesc:gafdbd9b5a14b44913675d0fa73ca6716f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSR operation Macro for csrs instruction.  <a href="#gafdbd9b5a14b44913675d0fa73ca6716f">More...</a><br /></td></tr>
<tr class="separator:gafdbd9b5a14b44913675d0fa73ca6716f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ead73950cec4e7221a24500846f39a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga1ead73950cec4e7221a24500846f39a2">__RV_CSR_READ_CLEAR</a>(csr,  val)</td></tr>
<tr class="memdesc:ga1ead73950cec4e7221a24500846f39a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSR operation Macro for csrrc instruction.  <a href="#ga1ead73950cec4e7221a24500846f39a2">More...</a><br /></td></tr>
<tr class="separator:ga1ead73950cec4e7221a24500846f39a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14cf0513f6b576fcd1ff700b08f65543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(csr,  val)</td></tr>
<tr class="memdesc:ga14cf0513f6b576fcd1ff700b08f65543"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSR operation Macro for csrc instruction.  <a href="#ga14cf0513f6b576fcd1ff700b08f65543">More...</a><br /></td></tr>
<tr class="separator:ga14cf0513f6b576fcd1ff700b08f65543"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gac3c2aa01863c7b015e1fbfb4b0f334b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#gac3c2aa01863c7b015e1fbfb4b0f334b7">__switch_mode</a> (uint8_t mode, uintptr_t stack, void(*entry_point)(void))</td></tr>
<tr class="memdesc:gac3c2aa01863c7b015e1fbfb4b0f334b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">switch privilege from machine mode to others.  <a href="#gac3c2aa01863c7b015e1fbfb4b0f334b7">More...</a><br /></td></tr>
<tr class="separator:gac3c2aa01863c7b015e1fbfb4b0f334b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae84bf4e95944e61937f4ed2453e5ef23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#gae84bf4e95944e61937f4ed2453e5ef23">__enable_irq</a> (void)</td></tr>
<tr class="memdesc:gae84bf4e95944e61937f4ed2453e5ef23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable IRQ Interrupts.  <a href="#gae84bf4e95944e61937f4ed2453e5ef23">More...</a><br /></td></tr>
<tr class="separator:gae84bf4e95944e61937f4ed2453e5ef23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2299877e4ba3e162ca9dbabd6e0abef6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga2299877e4ba3e162ca9dbabd6e0abef6">__disable_irq</a> (void)</td></tr>
<tr class="memdesc:ga2299877e4ba3e162ca9dbabd6e0abef6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable IRQ Interrupts.  <a href="#ga2299877e4ba3e162ca9dbabd6e0abef6">More...</a><br /></td></tr>
<tr class="separator:ga2299877e4ba3e162ca9dbabd6e0abef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc0386fc9e9c11c88d51c0e0d8c90ccd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#gacc0386fc9e9c11c88d51c0e0d8c90ccd">__enable_irq_s</a> (void)</td></tr>
<tr class="memdesc:gacc0386fc9e9c11c88d51c0e0d8c90ccd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable IRQ Interrupts in supervisor mode.  <a href="#gacc0386fc9e9c11c88d51c0e0d8c90ccd">More...</a><br /></td></tr>
<tr class="separator:gacc0386fc9e9c11c88d51c0e0d8c90ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07252f56dc721bb8077300ea77973393"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga07252f56dc721bb8077300ea77973393">__disable_irq_s</a> (void)</td></tr>
<tr class="memdesc:ga07252f56dc721bb8077300ea77973393"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable IRQ Interrupts in supervisor mode.  <a href="#ga07252f56dc721bb8077300ea77973393">More...</a><br /></td></tr>
<tr class="separator:ga07252f56dc721bb8077300ea77973393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d524220141962c60352cfe0a219bdb4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga0d524220141962c60352cfe0a219bdb4">__get_rv_cycle</a> (void)</td></tr>
<tr class="memdesc:ga0d524220141962c60352cfe0a219bdb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read whole 64 bits value of mcycle counter.  <a href="#ga0d524220141962c60352cfe0a219bdb4">More...</a><br /></td></tr>
<tr class="separator:ga0d524220141962c60352cfe0a219bdb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0755f3835c1d5788f99547c185dab2d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga0755f3835c1d5788f99547c185dab2d2">__get_rv_instret</a> (void)</td></tr>
<tr class="memdesc:ga0755f3835c1d5788f99547c185dab2d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read whole 64 bits value of machine instruction-retired counter.  <a href="#ga0755f3835c1d5788f99547c185dab2d2">More...</a><br /></td></tr>
<tr class="separator:ga0755f3835c1d5788f99547c185dab2d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f54b26adf57d254f6a589dab36bd28a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga5f54b26adf57d254f6a589dab36bd28a">__get_rv_time</a> (void)</td></tr>
<tr class="memdesc:ga5f54b26adf57d254f6a589dab36bd28a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read whole 64 bits value of real-time clock.  <a href="#ga5f54b26adf57d254f6a589dab36bd28a">More...</a><br /></td></tr>
<tr class="separator:ga5f54b26adf57d254f6a589dab36bd28a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Functions to access the Core CSR Registers. </p>
<p>The following functions or macros provide access to Core CSR registers.</p><ul>
<li><a class="el" href="group__NMSIS__Core__CSR__Encoding.html">Core CSR Encodings</a></li>
<li><a class="el" href="group__NMSIS__Core__CSR__Registers.html">Core CSR Registers</a> </li>
</ul>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga14cf0513f6b576fcd1ff700b08f65543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14cf0513f6b576fcd1ff700b08f65543">&#9670;&nbsp;</a></span>__RV_CSR_CLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RV_CSR_CLEAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">csr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSR operation Macro for csrc instruction. </p>
<p>Set csr register to be csr_content &amp; ~val </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">csr</td><td>CSR macro definition defined in <a class="el" href="group__NMSIS__Core__CSR__Registers.html">Core CSR Registers</a>, eg. <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a> </td></tr>
    <tr><td class="paramname">val</td><td>Mask value to be used wih csrc instruction </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00570">570</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="core__feature__base_8h_source.html#l00627">__disable_irq()</a>, <a class="el" href="core__feature__base_8h_source.html#l00649">__disable_irq_s()</a>, <a class="el" href="core__feature__base_8h_source.html#l00935">__enable_all_counter()</a>, <a class="el" href="core__feature__base_8h_source.html#l00848">__enable_mcycle_counter()</a>, <a class="el" href="core__feature__base_8h_source.html#l00889">__enable_mhpm_counter()</a>, <a class="el" href="core__feature__base_8h_source.html#l00912">__enable_mhpm_counters()</a>, <a class="el" href="core__feature__base_8h_source.html#l00868">__enable_minstret_counter()</a>, <a class="el" href="core__feature__base_8h_source.html#l00782">__WFE()</a>, <a class="el" href="core__feature__base_8h_source.html#l00769">__WFI()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00690">DisableDCache()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00208">DisableICache()</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00136">DisableSUCCM()</a>.</p>

</div>
</div>
<a id="ga355c96e5bd1ab3df0203e23a887c00c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga355c96e5bd1ab3df0203e23a887c00c0">&#9670;&nbsp;</a></span>__RV_CSR_READ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RV_CSR_READ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">csr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSR operation Macro for csrr instruction. </p>
<p>Read the content of csr register to __v and return it </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">csr</td><td>CSR macro definition defined in <a class="el" href="group__NMSIS__Core__CSR__Registers.html">Core CSR Registers</a>, eg. <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the CSR register value </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00478">478</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="core__feature__eclic_8h_source.html#l00792">__ECLIC_GetVector()</a>, <a class="el" href="core__feature__eclic_8h_source.html#l01195">__ECLIC_GetVector_S()</a>, <a class="el" href="core__feature__eclic_8h_source.html#l00760">__ECLIC_SetVector()</a>, <a class="el" href="core__feature__eclic_8h_source.html#l01163">__ECLIC_SetVector_S()</a>, <a class="el" href="core__feature__eclic_8h_source.html#l01237">__get_exc_entry()</a>, <a class="el" href="core__feature__base_8h_source.html#l01182">__get_hpm_counter()</a>, <a class="el" href="core__feature__base_8h_source.html#l01002">__get_hpm_event()</a>, <a class="el" href="core__feature__eclic_8h_source.html#l01296">__get_nmi_entry()</a>, <a class="el" href="core__feature__eclic_8h_source.html#l01276">__get_nonvec_entry()</a>, <a class="el" href="core__feature__pmp_8h_source.html#l00206">__get_PMPADDRx()</a>, <a class="el" href="core__feature__pmp_8h_source.html#l00089">__get_PMPCFGx()</a>, <a class="el" href="core__feature__base_8h_source.html#l00660">__get_rv_cycle()</a>, <a class="el" href="core__feature__base_8h_source.html#l00687">__get_rv_instret()</a>, <a class="el" href="core__feature__base_8h_source.html#l00715">__get_rv_time()</a>, <a class="el" href="core__feature__spmp_8h_source.html#l00207">__get_sPMPADDRx()</a>, <a class="el" href="core__feature__spmp_8h_source.html#l00090">__get_sPMPCFGx()</a>, <a class="el" href="core__feature__eclic_8h_source.html#l01254">__set_nonvec_entry()</a>, <a class="el" href="core__feature__base_8h_source.html#l00588">__switch_mode()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00657">DCachePresent()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00706">GetDCacheInfo()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00224">GetICacheInfo()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00175">ICachePresent()</a>, <a class="el" href="core__feature__cache_8h_source.html#l01069">MLockDCacheLine()</a>, <a class="el" href="core__feature__cache_8h_source.html#l01088">MLockDCacheLines()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00365">MLockICacheLine()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00384">MLockICacheLines()</a>, <a class="el" href="core__feature__cache_8h_source.html#l01112">SLockDCacheLine()</a>, <a class="el" href="core__feature__cache_8h_source.html#l01131">SLockDCacheLines()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00408">SLockICacheLine()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00427">SLockICacheLines()</a>, <a class="el" href="core__feature__timer_8h_source.html#l00383">SysTimer_ClearSWIRQ()</a>, <a class="el" href="core__feature__timer_8h_source.html#l00257">SysTimer_GetCompareValue()</a>, <a class="el" href="core__feature__timer_8h_source.html#l00425">SysTimer_GetMsipValue()</a>, <a class="el" href="core__feature__timer_8h_source.html#l00210">SysTimer_SetCompareValue()</a>, <a class="el" href="core__feature__timer_8h_source.html#l00458">SysTimer_SetMsipValue()</a>, <a class="el" href="core__feature__timer_8h_source.html#l00347">SysTimer_SetSWIRQ()</a>, <a class="el" href="core__feature__cache_8h_source.html#l01155">ULockDCacheLine()</a>, <a class="el" href="core__feature__cache_8h_source.html#l01174">ULockDCacheLines()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00451">ULockICacheLine()</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00470">ULockICacheLines()</a>.</p>

</div>
</div>
<a id="ga1ead73950cec4e7221a24500846f39a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ead73950cec4e7221a24500846f39a2">&#9670;&nbsp;</a></span>__RV_CSR_READ_CLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RV_CSR_READ_CLEAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">csr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSR operation Macro for csrrc instruction. </p>
<p>Read the content of csr register to __v, then set csr register to be __v &amp; ~val, then return __v </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">csr</td><td>CSR macro definition defined in <a class="el" href="group__NMSIS__Core__CSR__Registers.html">Core CSR Registers</a>, eg. <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a> </td></tr>
    <tr><td class="paramname">val</td><td>Mask value to be used wih csrrc instruction </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the CSR register value before written </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00552">552</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="ga01a3710ed5d399eec664b69fd01b33fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01a3710ed5d399eec664b69fd01b33fb">&#9670;&nbsp;</a></span>__RV_CSR_READ_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RV_CSR_READ_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">csr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSR operation Macro for csrrs instruction. </p>
<p>Read the content of csr register to __v, then set csr register to be __v | val, then return __v </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">csr</td><td>CSR macro definition defined in <a class="el" href="group__NMSIS__Core__CSR__Registers.html">Core CSR Registers</a>, eg. <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a> </td></tr>
    <tr><td class="paramname">val</td><td>Mask value to be used wih csrrs instruction </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the CSR register value before written </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00515">515</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="gafdbd9b5a14b44913675d0fa73ca6716f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdbd9b5a14b44913675d0fa73ca6716f">&#9670;&nbsp;</a></span>__RV_CSR_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RV_CSR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">csr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSR operation Macro for csrs instruction. </p>
<p>Set csr register to be csr_content | val </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">csr</td><td>CSR macro definition defined in <a class="el" href="group__NMSIS__Core__CSR__Registers.html">Core CSR Registers</a>, eg. <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a> </td></tr>
    <tr><td class="paramname">val</td><td>Mask value to be used wih csrs instruction </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00533">533</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="core__feature__base_8h_source.html#l00946">__disable_all_counter()</a>, <a class="el" href="core__feature__base_8h_source.html#l00858">__disable_mcycle_counter()</a>, <a class="el" href="core__feature__base_8h_source.html#l00900">__disable_mhpm_counter()</a>, <a class="el" href="core__feature__base_8h_source.html#l00924">__disable_mhpm_counters()</a>, <a class="el" href="core__feature__base_8h_source.html#l00878">__disable_minstret_counter()</a>, <a class="el" href="core__feature__base_8h_source.html#l00616">__enable_irq()</a>, <a class="el" href="core__feature__base_8h_source.html#l00638">__enable_irq_s()</a>, <a class="el" href="core__feature__base_8h_source.html#l00838">__TXEVT()</a>, <a class="el" href="core__feature__base_8h_source.html#l00782">__WFE()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00675">EnableDCache()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00193">EnableICache()</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00120">EnableSUCCM()</a>.</p>

</div>
</div>
<a id="gab68e26f20086bc54e8fc3af533c8ed7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab68e26f20086bc54e8fc3af533c8ed7f">&#9670;&nbsp;</a></span>__RV_CSR_SWAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RV_CSR_SWAP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">csr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSR operation Macro for csrrw instruction. </p>
<p>Read the content of csr register to __v, then write content of val into csr register, then return __v </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">csr</td><td>CSR macro definition defined in <a class="el" href="group__NMSIS__Core__CSR__Registers.html">Core CSR Registers</a>, eg. <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a> </td></tr>
    <tr><td class="paramname">val</td><td>value to store into the CSR register </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the CSR register value before written </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00460">460</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="gaa2d43f43f3f333cfd8e5a326a2aed413"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2d43f43f3f333cfd8e5a326a2aed413">&#9670;&nbsp;</a></span>__RV_CSR_WRITE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RV_CSR_WRITE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">csr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSR operation Macro for csrw instruction. </p>
<p>Write the content of val to csr register </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">csr</td><td>CSR macro definition defined in <a class="el" href="group__NMSIS__Core__CSR__Registers.html">Core CSR Registers</a>, eg. <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a> </td></tr>
    <tr><td class="paramname">val</td><td>value to store into the CSR register </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00496">496</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="core__feature__eclic_8h_source.html#l01219">__set_exc_entry()</a>, <a class="el" href="core__feature__base_8h_source.html#l01045">__set_hpm_counter()</a>, <a class="el" href="core__feature__base_8h_source.html#l00958">__set_hpm_event()</a>, <a class="el" href="core__feature__base_8h_source.html#l01385">__set_medeleg()</a>, <a class="el" href="core__feature__eclic_8h_source.html#l01254">__set_nonvec_entry()</a>, <a class="el" href="core__feature__pmp_8h_source.html#l00235">__set_PMPADDRx()</a>, <a class="el" href="core__feature__pmp_8h_source.html#l00112">__set_PMPCFGx()</a>, <a class="el" href="core__feature__spmp_8h_source.html#l00236">__set_sPMPADDRx()</a>, <a class="el" href="core__feature__spmp_8h_source.html#l00113">__set_sPMPCFGx()</a>, <a class="el" href="core__feature__base_8h_source.html#l00827">__set_wfi_sleepmode()</a>, <a class="el" href="core__feature__base_8h_source.html#l00588">__switch_mode()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00150">FlushPipeCCM()</a>, <a class="el" href="core__feature__cache_8h_source.html#l01352">MFlushDCache()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00846">MFlushDCacheLine()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00863">MFlushDCacheLines()</a>, <a class="el" href="core__feature__cache_8h_source.html#l01394">MFlushInvalDCache()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00957">MFlushInvalDCacheLine()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00974">MFlushInvalDCacheLines()</a>, <a class="el" href="core__feature__cache_8h_source.html#l01308">MInvalDCache()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00733">MInvalDCacheLine()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00750">MInvalDCacheLines()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00604">MInvalICache()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00251">MInvalICacheLine()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00268">MInvalICacheLines()</a>, <a class="el" href="core__feature__cache_8h_source.html#l01069">MLockDCacheLine()</a>, <a class="el" href="core__feature__cache_8h_source.html#l01088">MLockDCacheLines()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00365">MLockICacheLine()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00384">MLockICacheLines()</a>, <a class="el" href="core__feature__cache_8h_source.html#l01197">MUnlockDCacheLine()</a>, <a class="el" href="core__feature__cache_8h_source.html#l01214">MUnlockDCacheLines()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00493">MUnlockICacheLine()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00510">MUnlockICacheLines()</a>, <a class="el" href="core__feature__cache_8h_source.html#l01366">SFlushDCache()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00883">SFlushDCacheLine()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00900">SFlushDCacheLines()</a>, <a class="el" href="core__feature__cache_8h_source.html#l01408">SFlushInvalDCache()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00994">SFlushInvalDCacheLine()</a>, <a class="el" href="core__feature__cache_8h_source.html#l01011">SFlushInvalDCacheLines()</a>, <a class="el" href="core__feature__cache_8h_source.html#l01322">SInvalDCache()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00771">SInvalDCacheLine()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00788">SInvalDCacheLines()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00618">SInvalICache()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00289">SInvalICacheLine()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00306">SInvalICacheLines()</a>, <a class="el" href="core__feature__cache_8h_source.html#l01112">SLockDCacheLine()</a>, <a class="el" href="core__feature__cache_8h_source.html#l01131">SLockDCacheLines()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00408">SLockICacheLine()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00427">SLockICacheLines()</a>, <a class="el" href="core__feature__cache_8h_source.html#l01234">SUnlockDCacheLine()</a>, <a class="el" href="core__feature__cache_8h_source.html#l01251">SUnlockDCacheLines()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00530">SUnlockICacheLine()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00547">SUnlockICacheLines()</a>, <a class="el" href="core__feature__cache_8h_source.html#l01380">UFlushDCache()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00920">UFlushDCacheLine()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00937">UFlushDCacheLines()</a>, <a class="el" href="core__feature__cache_8h_source.html#l01422">UFlushInvalDCache()</a>, <a class="el" href="core__feature__cache_8h_source.html#l01031">UFlushInvalDCacheLine()</a>, <a class="el" href="core__feature__cache_8h_source.html#l01048">UFlushInvalDCacheLines()</a>, <a class="el" href="core__feature__cache_8h_source.html#l01338">UInvalDCache()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00809">UInvalDCacheLine()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00826">UInvalDCacheLines()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00632">UInvalICache()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00327">UInvalICacheLine()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00344">UInvalICacheLines()</a>, <a class="el" href="core__feature__cache_8h_source.html#l01155">ULockDCacheLine()</a>, <a class="el" href="core__feature__cache_8h_source.html#l01174">ULockDCacheLines()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00451">ULockICacheLine()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00470">ULockICacheLines()</a>, <a class="el" href="core__feature__cache_8h_source.html#l01271">UUnlockDCacheLine()</a>, <a class="el" href="core__feature__cache_8h_source.html#l01288">UUnlockDCacheLines()</a>, <a class="el" href="core__feature__cache_8h_source.html#l00567">UUnlockICacheLine()</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00584">UUnlockICacheLines()</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga2299877e4ba3e162ca9dbabd6e0abef6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2299877e4ba3e162ca9dbabd6e0abef6">&#9670;&nbsp;</a></span>__disable_irq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __disable_irq </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable IRQ Interrupts. </p>
<p>Disables IRQ interrupts by clearing the MIE-bit in the MSTATUS Register. </p><dl class="section remark"><dt>Remarks</dt><dd>Can only be executed in Privileged modes. </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00627">627</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00570">__RV_CSR_CLEAR</a>, <a class="el" href="riscv__encoding_8h_source.html#l00548">CSR_MSTATUS</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00040">MSTATUS_MIE</a>.</p>
<div class="fragment"><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;{</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga225cb34e3b991318fa87f090cfc3fc5f">MSTATUS_MIE</a>);</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga7086e667c65affe87d2c32115193d736"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a></div><div class="ttdeci">#define CSR_MSTATUS</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00548">riscv_encoding.h:548</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga14cf0513f6b576fcd1ff700b08f65543"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a></div><div class="ttdeci">#define __RV_CSR_CLEAR(csr, val)</div><div class="ttdoc">CSR operation Macro for csrc instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00570">core_feature_base.h:570</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Encoding_html_ga225cb34e3b991318fa87f090cfc3fc5f"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#ga225cb34e3b991318fa87f090cfc3fc5f">MSTATUS_MIE</a></div><div class="ttdeci">#define MSTATUS_MIE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00040">riscv_encoding.h:40</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga07252f56dc721bb8077300ea77973393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07252f56dc721bb8077300ea77973393">&#9670;&nbsp;</a></span>__disable_irq_s()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __disable_irq_s </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable IRQ Interrupts in supervisor mode. </p>
<p>Disables IRQ interrupts by clearing the SIE-bit in the SSTATUS Register. </p><dl class="section remark"><dt>Remarks</dt><dd>Can only be executed in Privileged modes. </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00649">649</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00570">__RV_CSR_CLEAR</a>, <a class="el" href="riscv__encoding_8h_source.html#l00483">CSR_SSTATUS</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00079">SSTATUS_SIE</a>.</p>
<div class="fragment"><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;{</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga651e65251cc54d4a553702e4cf061ca7">CSR_SSTATUS</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga1c1f1da0ecfca5bc4fc4db3acadf1bc8">SSTATUS_SIE</a>);</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Encoding_html_ga1c1f1da0ecfca5bc4fc4db3acadf1bc8"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#ga1c1f1da0ecfca5bc4fc4db3acadf1bc8">SSTATUS_SIE</a></div><div class="ttdeci">#define SSTATUS_SIE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00079">riscv_encoding.h:79</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga14cf0513f6b576fcd1ff700b08f65543"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a></div><div class="ttdeci">#define __RV_CSR_CLEAR(csr, val)</div><div class="ttdoc">CSR operation Macro for csrc instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00570">core_feature_base.h:570</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga651e65251cc54d4a553702e4cf061ca7"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga651e65251cc54d4a553702e4cf061ca7">CSR_SSTATUS</a></div><div class="ttdeci">#define CSR_SSTATUS</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00483">riscv_encoding.h:483</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gae84bf4e95944e61937f4ed2453e5ef23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae84bf4e95944e61937f4ed2453e5ef23">&#9670;&nbsp;</a></span>__enable_irq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __enable_irq </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable IRQ Interrupts. </p>
<p>Enables IRQ interrupts by setting the MIE-bit in the MSTATUS Register. </p><dl class="section remark"><dt>Remarks</dt><dd>Can only be executed in Privileged modes. </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00616">616</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00533">__RV_CSR_SET</a>, <a class="el" href="riscv__encoding_8h_source.html#l00548">CSR_MSTATUS</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00040">MSTATUS_MIE</a>.</p>
<div class="fragment"><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;{</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga225cb34e3b991318fa87f090cfc3fc5f">MSTATUS_MIE</a>);</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga7086e667c65affe87d2c32115193d736"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a></div><div class="ttdeci">#define CSR_MSTATUS</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00548">riscv_encoding.h:548</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Encoding_html_ga225cb34e3b991318fa87f090cfc3fc5f"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#ga225cb34e3b991318fa87f090cfc3fc5f">MSTATUS_MIE</a></div><div class="ttdeci">#define MSTATUS_MIE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00040">riscv_encoding.h:40</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gafdbd9b5a14b44913675d0fa73ca6716f"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a></div><div class="ttdeci">#define __RV_CSR_SET(csr, val)</div><div class="ttdoc">CSR operation Macro for csrs instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00533">core_feature_base.h:533</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gacc0386fc9e9c11c88d51c0e0d8c90ccd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc0386fc9e9c11c88d51c0e0d8c90ccd">&#9670;&nbsp;</a></span>__enable_irq_s()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __enable_irq_s </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable IRQ Interrupts in supervisor mode. </p>
<p>Enables IRQ interrupts by setting the SIE-bit in the SSTATUS Register. </p><dl class="section remark"><dt>Remarks</dt><dd>Can only be executed in Privileged modes. </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00638">638</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00533">__RV_CSR_SET</a>, <a class="el" href="riscv__encoding_8h_source.html#l00483">CSR_SSTATUS</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00079">SSTATUS_SIE</a>.</p>
<div class="fragment"><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;{</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga651e65251cc54d4a553702e4cf061ca7">CSR_SSTATUS</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga1c1f1da0ecfca5bc4fc4db3acadf1bc8">SSTATUS_SIE</a>);</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Encoding_html_ga1c1f1da0ecfca5bc4fc4db3acadf1bc8"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#ga1c1f1da0ecfca5bc4fc4db3acadf1bc8">SSTATUS_SIE</a></div><div class="ttdeci">#define SSTATUS_SIE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00079">riscv_encoding.h:79</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gafdbd9b5a14b44913675d0fa73ca6716f"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a></div><div class="ttdeci">#define __RV_CSR_SET(csr, val)</div><div class="ttdoc">CSR operation Macro for csrs instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00533">core_feature_base.h:533</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga651e65251cc54d4a553702e4cf061ca7"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga651e65251cc54d4a553702e4cf061ca7">CSR_SSTATUS</a></div><div class="ttdeci">#define CSR_SSTATUS</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00483">riscv_encoding.h:483</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga0d524220141962c60352cfe0a219bdb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d524220141962c60352cfe0a219bdb4">&#9670;&nbsp;</a></span>__get_rv_cycle()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint64_t __get_rv_cycle </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read whole 64 bits value of mcycle counter. </p>
<p>This function will read the whole 64 bits of MCYCLE register </p><dl class="section return"><dt>Returns</dt><dd>The whole 64 bits value of MCYCLE </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>It will work for both RV32 and RV64 to get full 64bits value of MCYCLE </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00660">660</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00478">__RV_CSR_READ</a>, <a class="el" href="riscv__encoding_8h_source.html#l00662">CSR_MCYCLE</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00803">CSR_MCYCLEH</a>.</p>

<p class="reference">Referenced by <a class="el" href="core__feature__base_8h_source.html#l01182">__get_hpm_counter()</a>.</p>
<div class="fragment"><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;{</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#if __RISCV_XLEN == 32</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    <span class="keyword">volatile</span> uint32_t high0, low, high;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    uint64_t full;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    high0 = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gae3368bea588a2fcdf2e7d24707ef4dda">CSR_MCYCLEH</a>);</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    low = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga5a7abfd3679706088142a50995c1bdb8">CSR_MCYCLE</a>);</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    high = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gae3368bea588a2fcdf2e7d24707ef4dda">CSR_MCYCLEH</a>);</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    <span class="keywordflow">if</span> (high0 != high) {</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;        low = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga5a7abfd3679706088142a50995c1bdb8">CSR_MCYCLE</a>);</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;    }</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    full = (((uint64_t)high) &lt;&lt; 32) | low;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    <span class="keywordflow">return</span> full;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#elif __RISCV_XLEN == 64</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    <span class="keywordflow">return</span> (uint64_t)<a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga5a7abfd3679706088142a50995c1bdb8">CSR_MCYCLE</a>);</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#else // TODO Need cover for XLEN=128 case in future</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    <span class="keywordflow">return</span> (uint64_t)<a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga5a7abfd3679706088142a50995c1bdb8">CSR_MCYCLE</a>);</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga5a7abfd3679706088142a50995c1bdb8"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga5a7abfd3679706088142a50995c1bdb8">CSR_MCYCLE</a></div><div class="ttdeci">#define CSR_MCYCLE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00662">riscv_encoding.h:662</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga355c96e5bd1ab3df0203e23a887c00c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a></div><div class="ttdeci">#define __RV_CSR_READ(csr)</div><div class="ttdoc">CSR operation Macro for csrr instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00478">core_feature_base.h:478</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gae3368bea588a2fcdf2e7d24707ef4dda"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gae3368bea588a2fcdf2e7d24707ef4dda">CSR_MCYCLEH</a></div><div class="ttdeci">#define CSR_MCYCLEH</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00803">riscv_encoding.h:803</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga0755f3835c1d5788f99547c185dab2d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0755f3835c1d5788f99547c185dab2d2">&#9670;&nbsp;</a></span>__get_rv_instret()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint64_t __get_rv_instret </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read whole 64 bits value of machine instruction-retired counter. </p>
<p>This function will read the whole 64 bits of MINSTRET register </p><dl class="section return"><dt>Returns</dt><dd>The whole 64 bits value of MINSTRET </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>It will work for both RV32 and RV64 to get full 64bits value of MINSTRET </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00687">687</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00478">__RV_CSR_READ</a>, <a class="el" href="riscv__encoding_8h_source.html#l00663">CSR_MINSTRET</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00804">CSR_MINSTRETH</a>.</p>

<p class="reference">Referenced by <a class="el" href="core__feature__base_8h_source.html#l01182">__get_hpm_counter()</a>.</p>
<div class="fragment"><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;{</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#if __RISCV_XLEN == 32</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    <span class="keyword">volatile</span> uint32_t high0, low, high;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    uint64_t full;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    high0 = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaa59d1f570770dc3be6cd493cbb5a12e4">CSR_MINSTRETH</a>);</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;    low = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga204b84adcbccada25ecd7aff3c5a31f5">CSR_MINSTRET</a>);</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;    high = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaa59d1f570770dc3be6cd493cbb5a12e4">CSR_MINSTRETH</a>);</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;    <span class="keywordflow">if</span> (high0 != high) {</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;        low = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga204b84adcbccada25ecd7aff3c5a31f5">CSR_MINSTRET</a>);</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    }</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    full = (((uint64_t)high) &lt;&lt; 32) | low;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <span class="keywordflow">return</span> full;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#elif __RISCV_XLEN == 64</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    <span class="keywordflow">return</span> (uint64_t)<a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga204b84adcbccada25ecd7aff3c5a31f5">CSR_MINSTRET</a>);</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#else // TODO Need cover for XLEN=128 case in future</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    <span class="keywordflow">return</span> (uint64_t)<a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga204b84adcbccada25ecd7aff3c5a31f5">CSR_MINSTRET</a>);</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga204b84adcbccada25ecd7aff3c5a31f5"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga204b84adcbccada25ecd7aff3c5a31f5">CSR_MINSTRET</a></div><div class="ttdeci">#define CSR_MINSTRET</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00663">riscv_encoding.h:663</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gaa59d1f570770dc3be6cd493cbb5a12e4"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gaa59d1f570770dc3be6cd493cbb5a12e4">CSR_MINSTRETH</a></div><div class="ttdeci">#define CSR_MINSTRETH</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00804">riscv_encoding.h:804</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga355c96e5bd1ab3df0203e23a887c00c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a></div><div class="ttdeci">#define __RV_CSR_READ(csr)</div><div class="ttdoc">CSR operation Macro for csrr instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00478">core_feature_base.h:478</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga5f54b26adf57d254f6a589dab36bd28a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f54b26adf57d254f6a589dab36bd28a">&#9670;&nbsp;</a></span>__get_rv_time()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint64_t __get_rv_time </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read whole 64 bits value of real-time clock. </p>
<p>This function will read the whole 64 bits of TIME register </p><dl class="section return"><dt>Returns</dt><dd>The whole 64 bits value of TIME CSR </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>It will work for both RV32 and RV64 to get full 64bits value of TIME </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd>only available when user mode available </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00715">715</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00478">__RV_CSR_READ</a>, <a class="el" href="riscv__encoding_8h_source.html#l00449">CSR_TIME</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00736">CSR_TIMEH</a>.</p>
<div class="fragment"><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;{</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#if __RISCV_XLEN == 32</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    <span class="keyword">volatile</span> uint32_t high0, low, high;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    uint64_t full;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    high0 = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga2e2ce9bac3d1ad2128a4eb9438a1022d">CSR_TIMEH</a>);</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    low = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4bbdf33e8b20f4cb020869e7394e388a">CSR_TIME</a>);</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    high = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga2e2ce9bac3d1ad2128a4eb9438a1022d">CSR_TIMEH</a>);</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    <span class="keywordflow">if</span> (high0 != high) {</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;        low = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4bbdf33e8b20f4cb020869e7394e388a">CSR_TIME</a>);</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    }</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    full = (((uint64_t)high) &lt;&lt; 32) | low;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    <span class="keywordflow">return</span> full;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#elif __RISCV_XLEN == 64</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    <span class="keywordflow">return</span> (uint64_t)<a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4bbdf33e8b20f4cb020869e7394e388a">CSR_TIME</a>);</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#else // TODO Need cover for XLEN=128 case in future</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    <span class="keywordflow">return</span> (uint64_t)<a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4bbdf33e8b20f4cb020869e7394e388a">CSR_TIME</a>);</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga4bbdf33e8b20f4cb020869e7394e388a"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga4bbdf33e8b20f4cb020869e7394e388a">CSR_TIME</a></div><div class="ttdeci">#define CSR_TIME</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00449">riscv_encoding.h:449</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga355c96e5bd1ab3df0203e23a887c00c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a></div><div class="ttdeci">#define __RV_CSR_READ(csr)</div><div class="ttdoc">CSR operation Macro for csrr instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00478">core_feature_base.h:478</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga2e2ce9bac3d1ad2128a4eb9438a1022d"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga2e2ce9bac3d1ad2128a4eb9438a1022d">CSR_TIMEH</a></div><div class="ttdeci">#define CSR_TIMEH</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00736">riscv_encoding.h:736</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gac3c2aa01863c7b015e1fbfb4b0f334b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3c2aa01863c7b015e1fbfb4b0f334b7">&#9670;&nbsp;</a></span>__switch_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __switch_mode </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uintptr_t&#160;</td>
          <td class="paramname"><em>stack</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void(*)(void)&#160;</td>
          <td class="paramname"><em>entry_point</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>switch privilege from machine mode to others. </p>
<p>Execute into entry_point in mode(supervisor or user) with given stack </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mode</td><td>privilege mode </td></tr>
    <tr><td class="paramname">stack</td><td>predefined stack, size should set enough </td></tr>
    <tr><td class="paramname">entry_point</td><td>a function pointer to execute </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00588">588</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00055">__ASM</a>, <a class="el" href="core__feature__base_8h_source.html#l00478">__RV_CSR_READ</a>, <a class="el" href="core__feature__base_8h_source.html#l00496">__RV_CSR_WRITE</a>, <a class="el" href="riscv__encoding_8h_source.html#l00562">CSR_MEPC</a>, <a class="el" href="riscv__encoding_8h_source.html#l00548">CSR_MSTATUS</a>, <a class="el" href="riscv__encoding_8h_source.html#l00044">MSTATUS_MPIE</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00047">MSTATUS_MPP</a>.</p>
<div class="fragment"><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;{</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> val = 0;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    <span class="comment">/* Set MPP to the requested privilege mode */</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    val = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>);</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    val = __RV_INSERT_FIELD(val, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga2acf460f4ceda869c88c00878cb44314">MSTATUS_MPP</a>, mode);</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    <span class="comment">/* Set previous MIE disabled */</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    val = __RV_INSERT_FIELD(val, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga05fc511bb3d22b5e1abe8b9ccb30e7b3">MSTATUS_MPIE</a>, 0);</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>, val);</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    <span class="comment">/* Set the entry point in MEPC */</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53d62065ed74fd3583cca895e6157c5f">CSR_MEPC</a>, entry_point);</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    <span class="comment">/* Set the register file */</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;mv sp, %0&quot;</span> ::<span class="stringliteral">&quot;r&quot;</span>(stack));</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;mret&quot;</span>);</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga7086e667c65affe87d2c32115193d736"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a></div><div class="ttdeci">#define CSR_MSTATUS</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00548">riscv_encoding.h:548</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Encoding_html_ga2acf460f4ceda869c88c00878cb44314"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#ga2acf460f4ceda869c88c00878cb44314">MSTATUS_MPP</a></div><div class="ttdeci">#define MSTATUS_MPP</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00047">riscv_encoding.h:47</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Encoding_html_ga05fc511bb3d22b5e1abe8b9ccb30e7b3"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#ga05fc511bb3d22b5e1abe8b9ccb30e7b3">MSTATUS_MPIE</a></div><div class="ttdeci">#define MSTATUS_MPIE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00044">riscv_encoding.h:44</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00496">core_feature_base.h:496</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga53d62065ed74fd3583cca895e6157c5f"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga53d62065ed74fd3583cca895e6157c5f">CSR_MEPC</a></div><div class="ttdeci">#define CSR_MEPC</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00562">riscv_encoding.h:562</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga355c96e5bd1ab3df0203e23a887c00c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a></div><div class="ttdeci">#define __RV_CSR_READ(csr)</div><div class="ttdoc">CSR operation Macro for csrr instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00478">core_feature_base.h:478</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00055">nmsis_gcc.h:55</a></div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Fri Jan 6 2023 01:52:08 for NMSIS-Core by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
