
CP1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dff4  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001224  0800e1f8  0800e1f8  0001e1f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f41c  0800f41c  000202f8  2**0
                  CONTENTS
  4 .ARM          00000008  0800f41c  0800f41c  0001f41c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f424  0800f424  000202f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f424  0800f424  0001f424  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f428  0800f428  0001f428  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002f8  20000000  0800f42c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00018540  200002f8  0800f724  000202f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20018838  0800f724  00028838  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000202f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fe1c  00000000  00000000  00020326  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038c9  00000000  00000000  00040142  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001360  00000000  00000000  00043a10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001228  00000000  00000000  00044d70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b7ac  00000000  00000000  00045f98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019239  00000000  00000000  00071744  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00104370  00000000  00000000  0008a97d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0018eced  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006628  00000000  00000000  0018ed40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200002f8 	.word	0x200002f8
 800021c:	00000000 	.word	0x00000000
 8000220:	0800e1dc 	.word	0x0800e1dc

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200002fc 	.word	0x200002fc
 800023c:	0800e1dc 	.word	0x0800e1dc

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_drsub>:
 8000310:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000314:	e002      	b.n	800031c <__adddf3>
 8000316:	bf00      	nop

08000318 <__aeabi_dsub>:
 8000318:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800031c <__adddf3>:
 800031c:	b530      	push	{r4, r5, lr}
 800031e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000322:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000326:	ea94 0f05 	teq	r4, r5
 800032a:	bf08      	it	eq
 800032c:	ea90 0f02 	teqeq	r0, r2
 8000330:	bf1f      	itttt	ne
 8000332:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000336:	ea55 0c02 	orrsne.w	ip, r5, r2
 800033a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800033e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000342:	f000 80e2 	beq.w	800050a <__adddf3+0x1ee>
 8000346:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800034a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800034e:	bfb8      	it	lt
 8000350:	426d      	neglt	r5, r5
 8000352:	dd0c      	ble.n	800036e <__adddf3+0x52>
 8000354:	442c      	add	r4, r5
 8000356:	ea80 0202 	eor.w	r2, r0, r2
 800035a:	ea81 0303 	eor.w	r3, r1, r3
 800035e:	ea82 0000 	eor.w	r0, r2, r0
 8000362:	ea83 0101 	eor.w	r1, r3, r1
 8000366:	ea80 0202 	eor.w	r2, r0, r2
 800036a:	ea81 0303 	eor.w	r3, r1, r3
 800036e:	2d36      	cmp	r5, #54	; 0x36
 8000370:	bf88      	it	hi
 8000372:	bd30      	pophi	{r4, r5, pc}
 8000374:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000378:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800037c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000380:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000384:	d002      	beq.n	800038c <__adddf3+0x70>
 8000386:	4240      	negs	r0, r0
 8000388:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800038c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000390:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000394:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000398:	d002      	beq.n	80003a0 <__adddf3+0x84>
 800039a:	4252      	negs	r2, r2
 800039c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003a0:	ea94 0f05 	teq	r4, r5
 80003a4:	f000 80a7 	beq.w	80004f6 <__adddf3+0x1da>
 80003a8:	f1a4 0401 	sub.w	r4, r4, #1
 80003ac:	f1d5 0e20 	rsbs	lr, r5, #32
 80003b0:	db0d      	blt.n	80003ce <__adddf3+0xb2>
 80003b2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003b6:	fa22 f205 	lsr.w	r2, r2, r5
 80003ba:	1880      	adds	r0, r0, r2
 80003bc:	f141 0100 	adc.w	r1, r1, #0
 80003c0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003c4:	1880      	adds	r0, r0, r2
 80003c6:	fa43 f305 	asr.w	r3, r3, r5
 80003ca:	4159      	adcs	r1, r3
 80003cc:	e00e      	b.n	80003ec <__adddf3+0xd0>
 80003ce:	f1a5 0520 	sub.w	r5, r5, #32
 80003d2:	f10e 0e20 	add.w	lr, lr, #32
 80003d6:	2a01      	cmp	r2, #1
 80003d8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003dc:	bf28      	it	cs
 80003de:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003e2:	fa43 f305 	asr.w	r3, r3, r5
 80003e6:	18c0      	adds	r0, r0, r3
 80003e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003f0:	d507      	bpl.n	8000402 <__adddf3+0xe6>
 80003f2:	f04f 0e00 	mov.w	lr, #0
 80003f6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003fa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003fe:	eb6e 0101 	sbc.w	r1, lr, r1
 8000402:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000406:	d31b      	bcc.n	8000440 <__adddf3+0x124>
 8000408:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800040c:	d30c      	bcc.n	8000428 <__adddf3+0x10c>
 800040e:	0849      	lsrs	r1, r1, #1
 8000410:	ea5f 0030 	movs.w	r0, r0, rrx
 8000414:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000418:	f104 0401 	add.w	r4, r4, #1
 800041c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000420:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000424:	f080 809a 	bcs.w	800055c <__adddf3+0x240>
 8000428:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800042c:	bf08      	it	eq
 800042e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000432:	f150 0000 	adcs.w	r0, r0, #0
 8000436:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800043a:	ea41 0105 	orr.w	r1, r1, r5
 800043e:	bd30      	pop	{r4, r5, pc}
 8000440:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000444:	4140      	adcs	r0, r0
 8000446:	eb41 0101 	adc.w	r1, r1, r1
 800044a:	3c01      	subs	r4, #1
 800044c:	bf28      	it	cs
 800044e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000452:	d2e9      	bcs.n	8000428 <__adddf3+0x10c>
 8000454:	f091 0f00 	teq	r1, #0
 8000458:	bf04      	itt	eq
 800045a:	4601      	moveq	r1, r0
 800045c:	2000      	moveq	r0, #0
 800045e:	fab1 f381 	clz	r3, r1
 8000462:	bf08      	it	eq
 8000464:	3320      	addeq	r3, #32
 8000466:	f1a3 030b 	sub.w	r3, r3, #11
 800046a:	f1b3 0220 	subs.w	r2, r3, #32
 800046e:	da0c      	bge.n	800048a <__adddf3+0x16e>
 8000470:	320c      	adds	r2, #12
 8000472:	dd08      	ble.n	8000486 <__adddf3+0x16a>
 8000474:	f102 0c14 	add.w	ip, r2, #20
 8000478:	f1c2 020c 	rsb	r2, r2, #12
 800047c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000480:	fa21 f102 	lsr.w	r1, r1, r2
 8000484:	e00c      	b.n	80004a0 <__adddf3+0x184>
 8000486:	f102 0214 	add.w	r2, r2, #20
 800048a:	bfd8      	it	le
 800048c:	f1c2 0c20 	rsble	ip, r2, #32
 8000490:	fa01 f102 	lsl.w	r1, r1, r2
 8000494:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000498:	bfdc      	itt	le
 800049a:	ea41 010c 	orrle.w	r1, r1, ip
 800049e:	4090      	lslle	r0, r2
 80004a0:	1ae4      	subs	r4, r4, r3
 80004a2:	bfa2      	ittt	ge
 80004a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004a8:	4329      	orrge	r1, r5
 80004aa:	bd30      	popge	{r4, r5, pc}
 80004ac:	ea6f 0404 	mvn.w	r4, r4
 80004b0:	3c1f      	subs	r4, #31
 80004b2:	da1c      	bge.n	80004ee <__adddf3+0x1d2>
 80004b4:	340c      	adds	r4, #12
 80004b6:	dc0e      	bgt.n	80004d6 <__adddf3+0x1ba>
 80004b8:	f104 0414 	add.w	r4, r4, #20
 80004bc:	f1c4 0220 	rsb	r2, r4, #32
 80004c0:	fa20 f004 	lsr.w	r0, r0, r4
 80004c4:	fa01 f302 	lsl.w	r3, r1, r2
 80004c8:	ea40 0003 	orr.w	r0, r0, r3
 80004cc:	fa21 f304 	lsr.w	r3, r1, r4
 80004d0:	ea45 0103 	orr.w	r1, r5, r3
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f1c4 040c 	rsb	r4, r4, #12
 80004da:	f1c4 0220 	rsb	r2, r4, #32
 80004de:	fa20 f002 	lsr.w	r0, r0, r2
 80004e2:	fa01 f304 	lsl.w	r3, r1, r4
 80004e6:	ea40 0003 	orr.w	r0, r0, r3
 80004ea:	4629      	mov	r1, r5
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	fa21 f004 	lsr.w	r0, r1, r4
 80004f2:	4629      	mov	r1, r5
 80004f4:	bd30      	pop	{r4, r5, pc}
 80004f6:	f094 0f00 	teq	r4, #0
 80004fa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004fe:	bf06      	itte	eq
 8000500:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000504:	3401      	addeq	r4, #1
 8000506:	3d01      	subne	r5, #1
 8000508:	e74e      	b.n	80003a8 <__adddf3+0x8c>
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf18      	it	ne
 8000510:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000514:	d029      	beq.n	800056a <__adddf3+0x24e>
 8000516:	ea94 0f05 	teq	r4, r5
 800051a:	bf08      	it	eq
 800051c:	ea90 0f02 	teqeq	r0, r2
 8000520:	d005      	beq.n	800052e <__adddf3+0x212>
 8000522:	ea54 0c00 	orrs.w	ip, r4, r0
 8000526:	bf04      	itt	eq
 8000528:	4619      	moveq	r1, r3
 800052a:	4610      	moveq	r0, r2
 800052c:	bd30      	pop	{r4, r5, pc}
 800052e:	ea91 0f03 	teq	r1, r3
 8000532:	bf1e      	ittt	ne
 8000534:	2100      	movne	r1, #0
 8000536:	2000      	movne	r0, #0
 8000538:	bd30      	popne	{r4, r5, pc}
 800053a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800053e:	d105      	bne.n	800054c <__adddf3+0x230>
 8000540:	0040      	lsls	r0, r0, #1
 8000542:	4149      	adcs	r1, r1
 8000544:	bf28      	it	cs
 8000546:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000550:	bf3c      	itt	cc
 8000552:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000556:	bd30      	popcc	{r4, r5, pc}
 8000558:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800055c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000560:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000564:	f04f 0000 	mov.w	r0, #0
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800056e:	bf1a      	itte	ne
 8000570:	4619      	movne	r1, r3
 8000572:	4610      	movne	r0, r2
 8000574:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000578:	bf1c      	itt	ne
 800057a:	460b      	movne	r3, r1
 800057c:	4602      	movne	r2, r0
 800057e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000582:	bf06      	itte	eq
 8000584:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000588:	ea91 0f03 	teqeq	r1, r3
 800058c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000590:	bd30      	pop	{r4, r5, pc}
 8000592:	bf00      	nop

08000594 <__aeabi_ui2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f04f 0500 	mov.w	r5, #0
 80005ac:	f04f 0100 	mov.w	r1, #0
 80005b0:	e750      	b.n	8000454 <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_i2d>:
 80005b4:	f090 0f00 	teq	r0, #0
 80005b8:	bf04      	itt	eq
 80005ba:	2100      	moveq	r1, #0
 80005bc:	4770      	bxeq	lr
 80005be:	b530      	push	{r4, r5, lr}
 80005c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005c8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005cc:	bf48      	it	mi
 80005ce:	4240      	negmi	r0, r0
 80005d0:	f04f 0100 	mov.w	r1, #0
 80005d4:	e73e      	b.n	8000454 <__adddf3+0x138>
 80005d6:	bf00      	nop

080005d8 <__aeabi_f2d>:
 80005d8:	0042      	lsls	r2, r0, #1
 80005da:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005de:	ea4f 0131 	mov.w	r1, r1, rrx
 80005e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005e6:	bf1f      	itttt	ne
 80005e8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005f0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005f4:	4770      	bxne	lr
 80005f6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005fa:	bf08      	it	eq
 80005fc:	4770      	bxeq	lr
 80005fe:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000602:	bf04      	itt	eq
 8000604:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000608:	4770      	bxeq	lr
 800060a:	b530      	push	{r4, r5, lr}
 800060c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000610:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000614:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000618:	e71c      	b.n	8000454 <__adddf3+0x138>
 800061a:	bf00      	nop

0800061c <__aeabi_ul2d>:
 800061c:	ea50 0201 	orrs.w	r2, r0, r1
 8000620:	bf08      	it	eq
 8000622:	4770      	bxeq	lr
 8000624:	b530      	push	{r4, r5, lr}
 8000626:	f04f 0500 	mov.w	r5, #0
 800062a:	e00a      	b.n	8000642 <__aeabi_l2d+0x16>

0800062c <__aeabi_l2d>:
 800062c:	ea50 0201 	orrs.w	r2, r0, r1
 8000630:	bf08      	it	eq
 8000632:	4770      	bxeq	lr
 8000634:	b530      	push	{r4, r5, lr}
 8000636:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800063a:	d502      	bpl.n	8000642 <__aeabi_l2d+0x16>
 800063c:	4240      	negs	r0, r0
 800063e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000642:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000646:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800064a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800064e:	f43f aed8 	beq.w	8000402 <__adddf3+0xe6>
 8000652:	f04f 0203 	mov.w	r2, #3
 8000656:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800065a:	bf18      	it	ne
 800065c:	3203      	addne	r2, #3
 800065e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000662:	bf18      	it	ne
 8000664:	3203      	addne	r2, #3
 8000666:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800066a:	f1c2 0320 	rsb	r3, r2, #32
 800066e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000672:	fa20 f002 	lsr.w	r0, r0, r2
 8000676:	fa01 fe03 	lsl.w	lr, r1, r3
 800067a:	ea40 000e 	orr.w	r0, r0, lr
 800067e:	fa21 f102 	lsr.w	r1, r1, r2
 8000682:	4414      	add	r4, r2
 8000684:	e6bd      	b.n	8000402 <__adddf3+0xe6>
 8000686:	bf00      	nop

08000688 <__aeabi_uldivmod>:
 8000688:	b953      	cbnz	r3, 80006a0 <__aeabi_uldivmod+0x18>
 800068a:	b94a      	cbnz	r2, 80006a0 <__aeabi_uldivmod+0x18>
 800068c:	2900      	cmp	r1, #0
 800068e:	bf08      	it	eq
 8000690:	2800      	cmpeq	r0, #0
 8000692:	bf1c      	itt	ne
 8000694:	f04f 31ff 	movne.w	r1, #4294967295
 8000698:	f04f 30ff 	movne.w	r0, #4294967295
 800069c:	f000 b9a6 	b.w	80009ec <__aeabi_idiv0>
 80006a0:	f1ad 0c08 	sub.w	ip, sp, #8
 80006a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80006a8:	f000 f83e 	bl	8000728 <__udivmoddi4>
 80006ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006b4:	b004      	add	sp, #16
 80006b6:	4770      	bx	lr

080006b8 <__aeabi_d2lz>:
 80006b8:	b508      	push	{r3, lr}
 80006ba:	4602      	mov	r2, r0
 80006bc:	460b      	mov	r3, r1
 80006be:	ec43 2b17 	vmov	d7, r2, r3
 80006c2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006ca:	d403      	bmi.n	80006d4 <__aeabi_d2lz+0x1c>
 80006cc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006d0:	f000 b80a 	b.w	80006e8 <__aeabi_d2ulz>
 80006d4:	eeb1 7b47 	vneg.f64	d7, d7
 80006d8:	ec51 0b17 	vmov	r0, r1, d7
 80006dc:	f000 f804 	bl	80006e8 <__aeabi_d2ulz>
 80006e0:	4240      	negs	r0, r0
 80006e2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e6:	bd08      	pop	{r3, pc}

080006e8 <__aeabi_d2ulz>:
 80006e8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 8000718 <__aeabi_d2ulz+0x30>
 80006ec:	ec41 0b17 	vmov	d7, r0, r1
 80006f0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000720 <__aeabi_d2ulz+0x38>
 80006f4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006f8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006fc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000700:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000704:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000708:	ee16 1a10 	vmov	r1, s12
 800070c:	ee17 0a90 	vmov	r0, s15
 8000710:	4770      	bx	lr
 8000712:	bf00      	nop
 8000714:	f3af 8000 	nop.w
 8000718:	00000000 	.word	0x00000000
 800071c:	3df00000 	.word	0x3df00000
 8000720:	00000000 	.word	0x00000000
 8000724:	41f00000 	.word	0x41f00000

08000728 <__udivmoddi4>:
 8000728:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800072c:	9d08      	ldr	r5, [sp, #32]
 800072e:	4604      	mov	r4, r0
 8000730:	468c      	mov	ip, r1
 8000732:	2b00      	cmp	r3, #0
 8000734:	f040 8083 	bne.w	800083e <__udivmoddi4+0x116>
 8000738:	428a      	cmp	r2, r1
 800073a:	4617      	mov	r7, r2
 800073c:	d947      	bls.n	80007ce <__udivmoddi4+0xa6>
 800073e:	fab2 f282 	clz	r2, r2
 8000742:	b142      	cbz	r2, 8000756 <__udivmoddi4+0x2e>
 8000744:	f1c2 0020 	rsb	r0, r2, #32
 8000748:	fa24 f000 	lsr.w	r0, r4, r0
 800074c:	4091      	lsls	r1, r2
 800074e:	4097      	lsls	r7, r2
 8000750:	ea40 0c01 	orr.w	ip, r0, r1
 8000754:	4094      	lsls	r4, r2
 8000756:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800075a:	0c23      	lsrs	r3, r4, #16
 800075c:	fbbc f6f8 	udiv	r6, ip, r8
 8000760:	fa1f fe87 	uxth.w	lr, r7
 8000764:	fb08 c116 	mls	r1, r8, r6, ip
 8000768:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800076c:	fb06 f10e 	mul.w	r1, r6, lr
 8000770:	4299      	cmp	r1, r3
 8000772:	d909      	bls.n	8000788 <__udivmoddi4+0x60>
 8000774:	18fb      	adds	r3, r7, r3
 8000776:	f106 30ff 	add.w	r0, r6, #4294967295
 800077a:	f080 8119 	bcs.w	80009b0 <__udivmoddi4+0x288>
 800077e:	4299      	cmp	r1, r3
 8000780:	f240 8116 	bls.w	80009b0 <__udivmoddi4+0x288>
 8000784:	3e02      	subs	r6, #2
 8000786:	443b      	add	r3, r7
 8000788:	1a5b      	subs	r3, r3, r1
 800078a:	b2a4      	uxth	r4, r4
 800078c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000790:	fb08 3310 	mls	r3, r8, r0, r3
 8000794:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000798:	fb00 fe0e 	mul.w	lr, r0, lr
 800079c:	45a6      	cmp	lr, r4
 800079e:	d909      	bls.n	80007b4 <__udivmoddi4+0x8c>
 80007a0:	193c      	adds	r4, r7, r4
 80007a2:	f100 33ff 	add.w	r3, r0, #4294967295
 80007a6:	f080 8105 	bcs.w	80009b4 <__udivmoddi4+0x28c>
 80007aa:	45a6      	cmp	lr, r4
 80007ac:	f240 8102 	bls.w	80009b4 <__udivmoddi4+0x28c>
 80007b0:	3802      	subs	r0, #2
 80007b2:	443c      	add	r4, r7
 80007b4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80007b8:	eba4 040e 	sub.w	r4, r4, lr
 80007bc:	2600      	movs	r6, #0
 80007be:	b11d      	cbz	r5, 80007c8 <__udivmoddi4+0xa0>
 80007c0:	40d4      	lsrs	r4, r2
 80007c2:	2300      	movs	r3, #0
 80007c4:	e9c5 4300 	strd	r4, r3, [r5]
 80007c8:	4631      	mov	r1, r6
 80007ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ce:	b902      	cbnz	r2, 80007d2 <__udivmoddi4+0xaa>
 80007d0:	deff      	udf	#255	; 0xff
 80007d2:	fab2 f282 	clz	r2, r2
 80007d6:	2a00      	cmp	r2, #0
 80007d8:	d150      	bne.n	800087c <__udivmoddi4+0x154>
 80007da:	1bcb      	subs	r3, r1, r7
 80007dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007e0:	fa1f f887 	uxth.w	r8, r7
 80007e4:	2601      	movs	r6, #1
 80007e6:	fbb3 fcfe 	udiv	ip, r3, lr
 80007ea:	0c21      	lsrs	r1, r4, #16
 80007ec:	fb0e 331c 	mls	r3, lr, ip, r3
 80007f0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80007f4:	fb08 f30c 	mul.w	r3, r8, ip
 80007f8:	428b      	cmp	r3, r1
 80007fa:	d907      	bls.n	800080c <__udivmoddi4+0xe4>
 80007fc:	1879      	adds	r1, r7, r1
 80007fe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000802:	d202      	bcs.n	800080a <__udivmoddi4+0xe2>
 8000804:	428b      	cmp	r3, r1
 8000806:	f200 80e9 	bhi.w	80009dc <__udivmoddi4+0x2b4>
 800080a:	4684      	mov	ip, r0
 800080c:	1ac9      	subs	r1, r1, r3
 800080e:	b2a3      	uxth	r3, r4
 8000810:	fbb1 f0fe 	udiv	r0, r1, lr
 8000814:	fb0e 1110 	mls	r1, lr, r0, r1
 8000818:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 800081c:	fb08 f800 	mul.w	r8, r8, r0
 8000820:	45a0      	cmp	r8, r4
 8000822:	d907      	bls.n	8000834 <__udivmoddi4+0x10c>
 8000824:	193c      	adds	r4, r7, r4
 8000826:	f100 33ff 	add.w	r3, r0, #4294967295
 800082a:	d202      	bcs.n	8000832 <__udivmoddi4+0x10a>
 800082c:	45a0      	cmp	r8, r4
 800082e:	f200 80d9 	bhi.w	80009e4 <__udivmoddi4+0x2bc>
 8000832:	4618      	mov	r0, r3
 8000834:	eba4 0408 	sub.w	r4, r4, r8
 8000838:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800083c:	e7bf      	b.n	80007be <__udivmoddi4+0x96>
 800083e:	428b      	cmp	r3, r1
 8000840:	d909      	bls.n	8000856 <__udivmoddi4+0x12e>
 8000842:	2d00      	cmp	r5, #0
 8000844:	f000 80b1 	beq.w	80009aa <__udivmoddi4+0x282>
 8000848:	2600      	movs	r6, #0
 800084a:	e9c5 0100 	strd	r0, r1, [r5]
 800084e:	4630      	mov	r0, r6
 8000850:	4631      	mov	r1, r6
 8000852:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000856:	fab3 f683 	clz	r6, r3
 800085a:	2e00      	cmp	r6, #0
 800085c:	d14a      	bne.n	80008f4 <__udivmoddi4+0x1cc>
 800085e:	428b      	cmp	r3, r1
 8000860:	d302      	bcc.n	8000868 <__udivmoddi4+0x140>
 8000862:	4282      	cmp	r2, r0
 8000864:	f200 80b8 	bhi.w	80009d8 <__udivmoddi4+0x2b0>
 8000868:	1a84      	subs	r4, r0, r2
 800086a:	eb61 0103 	sbc.w	r1, r1, r3
 800086e:	2001      	movs	r0, #1
 8000870:	468c      	mov	ip, r1
 8000872:	2d00      	cmp	r5, #0
 8000874:	d0a8      	beq.n	80007c8 <__udivmoddi4+0xa0>
 8000876:	e9c5 4c00 	strd	r4, ip, [r5]
 800087a:	e7a5      	b.n	80007c8 <__udivmoddi4+0xa0>
 800087c:	f1c2 0320 	rsb	r3, r2, #32
 8000880:	fa20 f603 	lsr.w	r6, r0, r3
 8000884:	4097      	lsls	r7, r2
 8000886:	fa01 f002 	lsl.w	r0, r1, r2
 800088a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800088e:	40d9      	lsrs	r1, r3
 8000890:	4330      	orrs	r0, r6
 8000892:	0c03      	lsrs	r3, r0, #16
 8000894:	fbb1 f6fe 	udiv	r6, r1, lr
 8000898:	fa1f f887 	uxth.w	r8, r7
 800089c:	fb0e 1116 	mls	r1, lr, r6, r1
 80008a0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80008a4:	fb06 f108 	mul.w	r1, r6, r8
 80008a8:	4299      	cmp	r1, r3
 80008aa:	fa04 f402 	lsl.w	r4, r4, r2
 80008ae:	d909      	bls.n	80008c4 <__udivmoddi4+0x19c>
 80008b0:	18fb      	adds	r3, r7, r3
 80008b2:	f106 3cff 	add.w	ip, r6, #4294967295
 80008b6:	f080 808d 	bcs.w	80009d4 <__udivmoddi4+0x2ac>
 80008ba:	4299      	cmp	r1, r3
 80008bc:	f240 808a 	bls.w	80009d4 <__udivmoddi4+0x2ac>
 80008c0:	3e02      	subs	r6, #2
 80008c2:	443b      	add	r3, r7
 80008c4:	1a5b      	subs	r3, r3, r1
 80008c6:	b281      	uxth	r1, r0
 80008c8:	fbb3 f0fe 	udiv	r0, r3, lr
 80008cc:	fb0e 3310 	mls	r3, lr, r0, r3
 80008d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008d4:	fb00 f308 	mul.w	r3, r0, r8
 80008d8:	428b      	cmp	r3, r1
 80008da:	d907      	bls.n	80008ec <__udivmoddi4+0x1c4>
 80008dc:	1879      	adds	r1, r7, r1
 80008de:	f100 3cff 	add.w	ip, r0, #4294967295
 80008e2:	d273      	bcs.n	80009cc <__udivmoddi4+0x2a4>
 80008e4:	428b      	cmp	r3, r1
 80008e6:	d971      	bls.n	80009cc <__udivmoddi4+0x2a4>
 80008e8:	3802      	subs	r0, #2
 80008ea:	4439      	add	r1, r7
 80008ec:	1acb      	subs	r3, r1, r3
 80008ee:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80008f2:	e778      	b.n	80007e6 <__udivmoddi4+0xbe>
 80008f4:	f1c6 0c20 	rsb	ip, r6, #32
 80008f8:	fa03 f406 	lsl.w	r4, r3, r6
 80008fc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000900:	431c      	orrs	r4, r3
 8000902:	fa20 f70c 	lsr.w	r7, r0, ip
 8000906:	fa01 f306 	lsl.w	r3, r1, r6
 800090a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800090e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000912:	431f      	orrs	r7, r3
 8000914:	0c3b      	lsrs	r3, r7, #16
 8000916:	fbb1 f9fe 	udiv	r9, r1, lr
 800091a:	fa1f f884 	uxth.w	r8, r4
 800091e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000922:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000926:	fb09 fa08 	mul.w	sl, r9, r8
 800092a:	458a      	cmp	sl, r1
 800092c:	fa02 f206 	lsl.w	r2, r2, r6
 8000930:	fa00 f306 	lsl.w	r3, r0, r6
 8000934:	d908      	bls.n	8000948 <__udivmoddi4+0x220>
 8000936:	1861      	adds	r1, r4, r1
 8000938:	f109 30ff 	add.w	r0, r9, #4294967295
 800093c:	d248      	bcs.n	80009d0 <__udivmoddi4+0x2a8>
 800093e:	458a      	cmp	sl, r1
 8000940:	d946      	bls.n	80009d0 <__udivmoddi4+0x2a8>
 8000942:	f1a9 0902 	sub.w	r9, r9, #2
 8000946:	4421      	add	r1, r4
 8000948:	eba1 010a 	sub.w	r1, r1, sl
 800094c:	b2bf      	uxth	r7, r7
 800094e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000952:	fb0e 1110 	mls	r1, lr, r0, r1
 8000956:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800095a:	fb00 f808 	mul.w	r8, r0, r8
 800095e:	45b8      	cmp	r8, r7
 8000960:	d907      	bls.n	8000972 <__udivmoddi4+0x24a>
 8000962:	19e7      	adds	r7, r4, r7
 8000964:	f100 31ff 	add.w	r1, r0, #4294967295
 8000968:	d22e      	bcs.n	80009c8 <__udivmoddi4+0x2a0>
 800096a:	45b8      	cmp	r8, r7
 800096c:	d92c      	bls.n	80009c8 <__udivmoddi4+0x2a0>
 800096e:	3802      	subs	r0, #2
 8000970:	4427      	add	r7, r4
 8000972:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000976:	eba7 0708 	sub.w	r7, r7, r8
 800097a:	fba0 8902 	umull	r8, r9, r0, r2
 800097e:	454f      	cmp	r7, r9
 8000980:	46c6      	mov	lr, r8
 8000982:	4649      	mov	r1, r9
 8000984:	d31a      	bcc.n	80009bc <__udivmoddi4+0x294>
 8000986:	d017      	beq.n	80009b8 <__udivmoddi4+0x290>
 8000988:	b15d      	cbz	r5, 80009a2 <__udivmoddi4+0x27a>
 800098a:	ebb3 020e 	subs.w	r2, r3, lr
 800098e:	eb67 0701 	sbc.w	r7, r7, r1
 8000992:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000996:	40f2      	lsrs	r2, r6
 8000998:	ea4c 0202 	orr.w	r2, ip, r2
 800099c:	40f7      	lsrs	r7, r6
 800099e:	e9c5 2700 	strd	r2, r7, [r5]
 80009a2:	2600      	movs	r6, #0
 80009a4:	4631      	mov	r1, r6
 80009a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009aa:	462e      	mov	r6, r5
 80009ac:	4628      	mov	r0, r5
 80009ae:	e70b      	b.n	80007c8 <__udivmoddi4+0xa0>
 80009b0:	4606      	mov	r6, r0
 80009b2:	e6e9      	b.n	8000788 <__udivmoddi4+0x60>
 80009b4:	4618      	mov	r0, r3
 80009b6:	e6fd      	b.n	80007b4 <__udivmoddi4+0x8c>
 80009b8:	4543      	cmp	r3, r8
 80009ba:	d2e5      	bcs.n	8000988 <__udivmoddi4+0x260>
 80009bc:	ebb8 0e02 	subs.w	lr, r8, r2
 80009c0:	eb69 0104 	sbc.w	r1, r9, r4
 80009c4:	3801      	subs	r0, #1
 80009c6:	e7df      	b.n	8000988 <__udivmoddi4+0x260>
 80009c8:	4608      	mov	r0, r1
 80009ca:	e7d2      	b.n	8000972 <__udivmoddi4+0x24a>
 80009cc:	4660      	mov	r0, ip
 80009ce:	e78d      	b.n	80008ec <__udivmoddi4+0x1c4>
 80009d0:	4681      	mov	r9, r0
 80009d2:	e7b9      	b.n	8000948 <__udivmoddi4+0x220>
 80009d4:	4666      	mov	r6, ip
 80009d6:	e775      	b.n	80008c4 <__udivmoddi4+0x19c>
 80009d8:	4630      	mov	r0, r6
 80009da:	e74a      	b.n	8000872 <__udivmoddi4+0x14a>
 80009dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80009e0:	4439      	add	r1, r7
 80009e2:	e713      	b.n	800080c <__udivmoddi4+0xe4>
 80009e4:	3802      	subs	r0, #2
 80009e6:	443c      	add	r4, r7
 80009e8:	e724      	b.n	8000834 <__udivmoddi4+0x10c>
 80009ea:	bf00      	nop

080009ec <__aeabi_idiv0>:
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <MX_ADC3_Init1>:
bool Read;
uint32_t adc_value;
bool run = 0;

void MX_ADC3_Init1(bool software1)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b086      	sub	sp, #24
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	4603      	mov	r3, r0
 80009f8:	71fb      	strb	r3, [r7, #7]
  software = software1;
 80009fa:	4a2b      	ldr	r2, [pc, #172]	; (8000aa8 <MX_ADC3_Init1+0xb8>)
 80009fc:	79fb      	ldrb	r3, [r7, #7]
 80009fe:	7013      	strb	r3, [r2, #0]

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a00:	f107 0308 	add.w	r3, r7, #8
 8000a04:	2200      	movs	r2, #0
 8000a06:	601a      	str	r2, [r3, #0]
 8000a08:	605a      	str	r2, [r3, #4]
 8000a0a:	609a      	str	r2, [r3, #8]
 8000a0c:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8000a0e:	4b27      	ldr	r3, [pc, #156]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a10:	4a27      	ldr	r2, [pc, #156]	; (8000ab0 <MX_ADC3_Init1+0xc0>)
 8000a12:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000a14:	4b25      	ldr	r3, [pc, #148]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a16:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000a1a:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000a1c:	4b23      	ldr	r3, [pc, #140]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000a22:	4b22      	ldr	r3, [pc, #136]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000a28:	4b20      	ldr	r3, [pc, #128]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000a2e:	4b1f      	ldr	r3, [pc, #124]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000a36:	4b1d      	ldr	r3, [pc, #116]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a3c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 8000a3e:	4b1b      	ldr	r3, [pc, #108]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a40:	f04f 6210 	mov.w	r2, #150994944	; 0x9000000
 8000a44:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a46:	4b19      	ldr	r3, [pc, #100]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000a4c:	4b17      	ldr	r3, [pc, #92]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a4e:	2201      	movs	r2, #1
 8000a50:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000a52:	4b16      	ldr	r3, [pc, #88]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a5a:	4b14      	ldr	r3, [pc, #80]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	615a      	str	r2, [r3, #20]

  if(software)
 8000a60:	4b11      	ldr	r3, [pc, #68]	; (8000aa8 <MX_ADC3_Init1+0xb8>)
 8000a62:	781b      	ldrb	r3, [r3, #0]
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d002      	beq.n	8000a6e <MX_ADC3_Init1+0x7e>
	  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a68:	4b10      	ldr	r3, [pc, #64]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a6a:	4a12      	ldr	r2, [pc, #72]	; (8000ab4 <MX_ADC3_Init1+0xc4>)
 8000a6c:	629a      	str	r2, [r3, #40]	; 0x28


  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000a6e:	480f      	ldr	r0, [pc, #60]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a70:	f003 fa4e 	bl	8003f10 <HAL_ADC_Init>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <MX_ADC3_Init1+0x8e>
  {
    Error_Handler();
 8000a7a:	f002 fabd 	bl	8002ff8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a82:	2301      	movs	r3, #1
 8000a84:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000a86:	2300      	movs	r3, #0
 8000a88:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000a8a:	f107 0308 	add.w	r3, r7, #8
 8000a8e:	4619      	mov	r1, r3
 8000a90:	4806      	ldr	r0, [pc, #24]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a92:	f003 fcc9 	bl	8004428 <HAL_ADC_ConfigChannel>
 8000a96:	4603      	mov	r3, r0
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d001      	beq.n	8000aa0 <MX_ADC3_Init1+0xb0>
  {
    Error_Handler();
 8000a9c:	f002 faac 	bl	8002ff8 <Error_Handler>
  }

}
 8000aa0:	bf00      	nop
 8000aa2:	3718      	adds	r7, #24
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	20000441 	.word	0x20000441
 8000aac:	20010448 	.word	0x20010448
 8000ab0:	40012200 	.word	0x40012200
 8000ab4:	0f000001 	.word	0x0f000001

08000ab8 <MX_ADC3_Init>:

ADC_HandleTypeDef hadc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b084      	sub	sp, #16
 8000abc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000abe:	463b      	mov	r3, r7
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	601a      	str	r2, [r3, #0]
 8000ac4:	605a      	str	r2, [r3, #4]
 8000ac6:	609a      	str	r2, [r3, #8]
 8000ac8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8000aca:	4b22      	ldr	r3, [pc, #136]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000acc:	4a22      	ldr	r2, [pc, #136]	; (8000b58 <MX_ADC3_Init+0xa0>)
 8000ace:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000ad0:	4b20      	ldr	r3, [pc, #128]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000ad6:	4b1f      	ldr	r3, [pc, #124]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000adc:	4b1d      	ldr	r3, [pc, #116]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000ae2:	4b1c      	ldr	r3, [pc, #112]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000ae8:	4b1a      	ldr	r3, [pc, #104]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000af0:	4b18      	ldr	r3, [pc, #96]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000af2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000af6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 8000af8:	4b16      	ldr	r3, [pc, #88]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000afa:	f04f 6210 	mov.w	r2, #150994944	; 0x9000000
 8000afe:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b00:	4b14      	ldr	r3, [pc, #80]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000b06:	4b13      	ldr	r3, [pc, #76]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000b08:	2201      	movs	r2, #1
 8000b0a:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000b0c:	4b11      	ldr	r3, [pc, #68]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b14:	4b0f      	ldr	r3, [pc, #60]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000b16:	2201      	movs	r2, #1
 8000b18:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000b1a:	480e      	ldr	r0, [pc, #56]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000b1c:	f003 f9f8 	bl	8003f10 <HAL_ADC_Init>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <MX_ADC3_Init+0x72>
  {
    Error_Handler();
 8000b26:	f002 fa67 	bl	8002ff8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b2e:	2301      	movs	r3, #1
 8000b30:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000b32:	2300      	movs	r3, #0
 8000b34:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000b36:	463b      	mov	r3, r7
 8000b38:	4619      	mov	r1, r3
 8000b3a:	4806      	ldr	r0, [pc, #24]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000b3c:	f003 fc74 	bl	8004428 <HAL_ADC_ConfigChannel>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <MX_ADC3_Init+0x92>
  {
    Error_Handler();
 8000b46:	f002 fa57 	bl	8002ff8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000b4a:	bf00      	nop
 8000b4c:	3710      	adds	r7, #16
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	20010448 	.word	0x20010448
 8000b58:	40012200 	.word	0x40012200

08000b5c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b08c      	sub	sp, #48	; 0x30
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b64:	f107 031c 	add.w	r3, r7, #28
 8000b68:	2200      	movs	r2, #0
 8000b6a:	601a      	str	r2, [r3, #0]
 8000b6c:	605a      	str	r2, [r3, #4]
 8000b6e:	609a      	str	r2, [r3, #8]
 8000b70:	60da      	str	r2, [r3, #12]
 8000b72:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC3)
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	4a31      	ldr	r2, [pc, #196]	; (8000c40 <HAL_ADC_MspInit+0xe4>)
 8000b7a:	4293      	cmp	r3, r2
 8000b7c:	d15c      	bne.n	8000c38 <HAL_ADC_MspInit+0xdc>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000b7e:	4b31      	ldr	r3, [pc, #196]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000b80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b82:	4a30      	ldr	r2, [pc, #192]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000b84:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b88:	6453      	str	r3, [r2, #68]	; 0x44
 8000b8a:	4b2e      	ldr	r3, [pc, #184]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000b92:	61bb      	str	r3, [r7, #24]
 8000b94:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b96:	4b2b      	ldr	r3, [pc, #172]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b9a:	4a2a      	ldr	r2, [pc, #168]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000b9c:	f043 0320 	orr.w	r3, r3, #32
 8000ba0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ba2:	4b28      	ldr	r3, [pc, #160]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba6:	f003 0320 	and.w	r3, r3, #32
 8000baa:	617b      	str	r3, [r7, #20]
 8000bac:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bae:	4b25      	ldr	r3, [pc, #148]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb2:	4a24      	ldr	r2, [pc, #144]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000bb4:	f043 0304 	orr.w	r3, r3, #4
 8000bb8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bba:	4b22      	ldr	r3, [pc, #136]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bbe:	f003 0304 	and.w	r3, r3, #4
 8000bc2:	613b      	str	r3, [r7, #16]
 8000bc4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc6:	4b1f      	ldr	r3, [pc, #124]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bca:	4a1e      	ldr	r2, [pc, #120]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000bcc:	f043 0301 	orr.w	r3, r3, #1
 8000bd0:	6313      	str	r3, [r2, #48]	; 0x30
 8000bd2:	4b1c      	ldr	r3, [pc, #112]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bd6:	f003 0301 	and.w	r3, r3, #1
 8000bda:	60fb      	str	r3, [r7, #12]
 8000bdc:	68fb      	ldr	r3, [r7, #12]
    PA0/WKUP     ------> ADC3_IN0
    PA1     ------> ADC3_IN1
    PA2     ------> ADC3_IN2
    PA3     ------> ADC3_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8000bde:	f44f 63ff 	mov.w	r3, #2040	; 0x7f8
 8000be2:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000be4:	2303      	movs	r3, #3
 8000be6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be8:	2300      	movs	r3, #0
 8000bea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000bec:	f107 031c 	add.w	r3, r7, #28
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	4815      	ldr	r0, [pc, #84]	; (8000c48 <HAL_ADC_MspInit+0xec>)
 8000bf4:	f004 f8fe 	bl	8004df4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000bf8:	230f      	movs	r3, #15
 8000bfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bfc:	2303      	movs	r3, #3
 8000bfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c00:	2300      	movs	r3, #0
 8000c02:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c04:	f107 031c 	add.w	r3, r7, #28
 8000c08:	4619      	mov	r1, r3
 8000c0a:	4810      	ldr	r0, [pc, #64]	; (8000c4c <HAL_ADC_MspInit+0xf0>)
 8000c0c:	f004 f8f2 	bl	8004df4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000c10:	230f      	movs	r3, #15
 8000c12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c14:	2303      	movs	r3, #3
 8000c16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c1c:	f107 031c 	add.w	r3, r7, #28
 8000c20:	4619      	mov	r1, r3
 8000c22:	480b      	ldr	r0, [pc, #44]	; (8000c50 <HAL_ADC_MspInit+0xf4>)
 8000c24:	f004 f8e6 	bl	8004df4 <HAL_GPIO_Init>

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8000c28:	2200      	movs	r2, #0
 8000c2a:	2100      	movs	r1, #0
 8000c2c:	2012      	movs	r0, #18
 8000c2e:	f003 ff30 	bl	8004a92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000c32:	2012      	movs	r0, #18
 8000c34:	f003 ff49 	bl	8004aca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8000c38:	bf00      	nop
 8000c3a:	3730      	adds	r7, #48	; 0x30
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	40012200 	.word	0x40012200
 8000c44:	40023800 	.word	0x40023800
 8000c48:	40021400 	.word	0x40021400
 8000c4c:	40020800 	.word	0x40020800
 8000c50:	40020000 	.word	0x40020000

08000c54 <config_ADC>:
}

/* USER CODE BEGIN 1 */

void config_ADC(unsigned int channel)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b086      	sub	sp, #24
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 8000c5c:	f107 0308 	add.w	r3, r7, #8
 8000c60:	2200      	movs	r2, #0
 8000c62:	601a      	str	r2, [r3, #0]
 8000c64:	605a      	str	r2, [r3, #4]
 8000c66:	609a      	str	r2, [r3, #8]
 8000c68:	60da      	str	r2, [r3, #12]

	sConfig.Channel = (uint32_t) channel;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c6e:	2301      	movs	r3, #1
 8000c70:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000c72:	2300      	movs	r3, #0
 8000c74:	613b      	str	r3, [r7, #16]

	HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8000c76:	f107 0308 	add.w	r3, r7, #8
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	4803      	ldr	r0, [pc, #12]	; (8000c8c <config_ADC+0x38>)
 8000c7e:	f003 fbd3 	bl	8004428 <HAL_ADC_ConfigChannel>
}
 8000c82:	bf00      	nop
 8000c84:	3718      	adds	r7, #24
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	20010448 	.word	0x20010448

08000c90 <read_ADC>:

uint32_t read_ADC(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
	Read = false;
 8000c94:	4b0b      	ldr	r3, [pc, #44]	; (8000cc4 <read_ADC+0x34>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	701a      	strb	r2, [r3, #0]
	if(HAL_ADC_Start_IT(&hadc3) == HAL_OK)
 8000c9a:	480b      	ldr	r0, [pc, #44]	; (8000cc8 <read_ADC+0x38>)
 8000c9c:	f003 f97c 	bl	8003f98 <HAL_ADC_Start_IT>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d10a      	bne.n	8000cbc <read_ADC+0x2c>
	{
	  while(!Read);
 8000ca6:	bf00      	nop
 8000ca8:	4b06      	ldr	r3, [pc, #24]	; (8000cc4 <read_ADC+0x34>)
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	f083 0301 	eor.w	r3, r3, #1
 8000cb0:	b2db      	uxtb	r3, r3
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d1f8      	bne.n	8000ca8 <read_ADC+0x18>
	  HAL_ADC_Stop_IT(&hadc3);
 8000cb6:	4804      	ldr	r0, [pc, #16]	; (8000cc8 <read_ADC+0x38>)
 8000cb8:	f003 fa46 	bl	8004148 <HAL_ADC_Stop_IT>
	}
	return adc_value;
 8000cbc:	4b03      	ldr	r3, [pc, #12]	; (8000ccc <read_ADC+0x3c>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
}
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	20000440 	.word	0x20000440
 8000cc8:	20010448 	.word	0x20010448
 8000ccc:	20010444 	.word	0x20010444

08000cd0 <reset_adc_buf>:

void reset_adc_buf(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b083      	sub	sp, #12
 8000cd4:	af00      	add	r7, sp, #0
	for(int i = 0 ; i < ADC_BUF_SIZE - 1 ; i++)
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	607b      	str	r3, [r7, #4]
 8000cda:	e007      	b.n	8000cec <reset_adc_buf+0x1c>
		adc_buf[i] = 0;
 8000cdc:	4a0a      	ldr	r2, [pc, #40]	; (8000d08 <reset_adc_buf+0x38>)
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	2100      	movs	r1, #0
 8000ce2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0 ; i < ADC_BUF_SIZE - 1 ; i++)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	3301      	adds	r3, #1
 8000cea:	607b      	str	r3, [r7, #4]
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	f640 72fe 	movw	r2, #4094	; 0xffe
 8000cf2:	4293      	cmp	r3, r2
 8000cf4:	ddf2      	ble.n	8000cdc <reset_adc_buf+0xc>

	adc_buf_index = 0;
 8000cf6:	4b05      	ldr	r3, [pc, #20]	; (8000d0c <reset_adc_buf+0x3c>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	601a      	str	r2, [r3, #0]
}
 8000cfc:	bf00      	nop
 8000cfe:	370c      	adds	r7, #12
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr
 8000d08:	20010598 	.word	0x20010598
 8000d0c:	20000314 	.word	0x20000314

08000d10 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
	adc_it[software]();
 8000d18:	4b05      	ldr	r3, [pc, #20]	; (8000d30 <HAL_ADC_ConvCpltCallback+0x20>)
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	461a      	mov	r2, r3
 8000d1e:	4b05      	ldr	r3, [pc, #20]	; (8000d34 <HAL_ADC_ConvCpltCallback+0x24>)
 8000d20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d24:	4798      	blx	r3
}
 8000d26:	bf00      	nop
 8000d28:	3708      	adds	r7, #8
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	20000441 	.word	0x20000441
 8000d34:	20000000 	.word	0x20000000

08000d38 <software_adc_it>:
void (*adc_it[])() = {
	timer_adc_it,
	software_adc_it
};

void software_adc_it(){
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0

	adc_value = HAL_ADC_GetValue(&hadc3);
 8000d3c:	4805      	ldr	r0, [pc, #20]	; (8000d54 <software_adc_it+0x1c>)
 8000d3e:	f003 fb51 	bl	80043e4 <HAL_ADC_GetValue>
 8000d42:	4603      	mov	r3, r0
 8000d44:	4a04      	ldr	r2, [pc, #16]	; (8000d58 <software_adc_it+0x20>)
 8000d46:	6013      	str	r3, [r2, #0]
	Read = true;
 8000d48:	4b04      	ldr	r3, [pc, #16]	; (8000d5c <software_adc_it+0x24>)
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	701a      	strb	r2, [r3, #0]
}
 8000d4e:	bf00      	nop
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	20010448 	.word	0x20010448
 8000d58:	20010444 	.word	0x20010444
 8000d5c:	20000440 	.word	0x20000440

08000d60 <timer_adc_it>:

void timer_adc_it(){
 8000d60:	b598      	push	{r3, r4, r7, lr}
 8000d62:	af00      	add	r7, sp, #0
	adc_buf[adc_buf_index] = HAL_ADC_GetValue(&hadc3);
 8000d64:	4b0d      	ldr	r3, [pc, #52]	; (8000d9c <timer_adc_it+0x3c>)
 8000d66:	681c      	ldr	r4, [r3, #0]
 8000d68:	480d      	ldr	r0, [pc, #52]	; (8000da0 <timer_adc_it+0x40>)
 8000d6a:	f003 fb3b 	bl	80043e4 <HAL_ADC_GetValue>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	4a0c      	ldr	r2, [pc, #48]	; (8000da4 <timer_adc_it+0x44>)
 8000d72:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
	process_buf(adc_buf, adc_buf_index);
 8000d76:	4b09      	ldr	r3, [pc, #36]	; (8000d9c <timer_adc_it+0x3c>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	4809      	ldr	r0, [pc, #36]	; (8000da4 <timer_adc_it+0x44>)
 8000d7e:	f001 fe77 	bl	8002a70 <process_buf>
	adc_buf_index++;
 8000d82:	4b06      	ldr	r3, [pc, #24]	; (8000d9c <timer_adc_it+0x3c>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	3301      	adds	r3, #1
 8000d88:	4a04      	ldr	r2, [pc, #16]	; (8000d9c <timer_adc_it+0x3c>)
 8000d8a:	6013      	str	r3, [r2, #0]
	adc_buf_index &= ADC_BUF_SIZE - 1;
 8000d8c:	4b03      	ldr	r3, [pc, #12]	; (8000d9c <timer_adc_it+0x3c>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000d94:	4a01      	ldr	r2, [pc, #4]	; (8000d9c <timer_adc_it+0x3c>)
 8000d96:	6013      	str	r3, [r2, #0]
}
 8000d98:	bf00      	nop
 8000d9a:	bd98      	pop	{r3, r4, r7, pc}
 8000d9c:	20000314 	.word	0x20000314
 8000da0:	20010448 	.word	0x20010448
 8000da4:	20010598 	.word	0x20010598

08000da8 <check_command>:

#define RECOVERY_TIME_MS 10


unsigned char check_command(char* message)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b084      	sub	sp, #16
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
    char cmd = INV;
 8000db0:	2300      	movs	r3, #0
 8000db2:	73fb      	strb	r3, [r7, #15]

    if((!strncmp((char*) message, "VER", 3)))
 8000db4:	2203      	movs	r2, #3
 8000db6:	49a0      	ldr	r1, [pc, #640]	; (8001038 <check_command+0x290>)
 8000db8:	6878      	ldr	r0, [r7, #4]
 8000dba:	f009 f94a 	bl	800a052 <strncmp>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d102      	bne.n	8000dca <check_command+0x22>
        cmd = VER;
 8000dc4:	230b      	movs	r3, #11
 8000dc6:	73fb      	strb	r3, [r7, #15]
 8000dc8:	e130      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "FNF", 3)))
 8000dca:	2203      	movs	r2, #3
 8000dcc:	499b      	ldr	r1, [pc, #620]	; (800103c <check_command+0x294>)
 8000dce:	6878      	ldr	r0, [r7, #4]
 8000dd0:	f009 f93f 	bl	800a052 <strncmp>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d102      	bne.n	8000de0 <check_command+0x38>
        cmd = FNF;
 8000dda:	2310      	movs	r3, #16
 8000ddc:	73fb      	strb	r3, [r7, #15]
 8000dde:	e125      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "FFF", 3)))
 8000de0:	2203      	movs	r2, #3
 8000de2:	4997      	ldr	r1, [pc, #604]	; (8001040 <check_command+0x298>)
 8000de4:	6878      	ldr	r0, [r7, #4]
 8000de6:	f009 f934 	bl	800a052 <strncmp>
 8000dea:	4603      	mov	r3, r0
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d102      	bne.n	8000df6 <check_command+0x4e>
        cmd = FFF;
 8000df0:	2311      	movs	r3, #17
 8000df2:	73fb      	strb	r3, [r7, #15]
 8000df4:	e11a      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "FNI", 3)))
 8000df6:	2203      	movs	r2, #3
 8000df8:	4992      	ldr	r1, [pc, #584]	; (8001044 <check_command+0x29c>)
 8000dfa:	6878      	ldr	r0, [r7, #4]
 8000dfc:	f009 f929 	bl	800a052 <strncmp>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d102      	bne.n	8000e0c <check_command+0x64>
        cmd = FNI;
 8000e06:	230e      	movs	r3, #14
 8000e08:	73fb      	strb	r3, [r7, #15]
 8000e0a:	e10f      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "FFI", 3)))
 8000e0c:	2203      	movs	r2, #3
 8000e0e:	498e      	ldr	r1, [pc, #568]	; (8001048 <check_command+0x2a0>)
 8000e10:	6878      	ldr	r0, [r7, #4]
 8000e12:	f009 f91e 	bl	800a052 <strncmp>
 8000e16:	4603      	mov	r3, r0
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d102      	bne.n	8000e22 <check_command+0x7a>
        cmd = FFI;
 8000e1c:	230f      	movs	r3, #15
 8000e1e:	73fb      	strb	r3, [r7, #15]
 8000e20:	e104      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "FSW", 3)))
 8000e22:	2203      	movs	r2, #3
 8000e24:	4989      	ldr	r1, [pc, #548]	; (800104c <check_command+0x2a4>)
 8000e26:	6878      	ldr	r0, [r7, #4]
 8000e28:	f009 f913 	bl	800a052 <strncmp>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d102      	bne.n	8000e38 <check_command+0x90>
    	cmd = FSW;
 8000e32:	231b      	movs	r3, #27
 8000e34:	73fb      	strb	r3, [r7, #15]
 8000e36:	e0f9      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "STW",3)))
 8000e38:	2203      	movs	r2, #3
 8000e3a:	4985      	ldr	r1, [pc, #532]	; (8001050 <check_command+0x2a8>)
 8000e3c:	6878      	ldr	r0, [r7, #4]
 8000e3e:	f009 f908 	bl	800a052 <strncmp>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d102      	bne.n	8000e4e <check_command+0xa6>
		cmd = STW;
 8000e48:	231d      	movs	r3, #29
 8000e4a:	73fb      	strb	r3, [r7, #15]
 8000e4c:	e0ee      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "ST", 2)))
 8000e4e:	2202      	movs	r2, #2
 8000e50:	4980      	ldr	r1, [pc, #512]	; (8001054 <check_command+0x2ac>)
 8000e52:	6878      	ldr	r0, [r7, #4]
 8000e54:	f009 f8fd 	bl	800a052 <strncmp>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d102      	bne.n	8000e64 <check_command+0xbc>
        cmd = ST;
 8000e5e:	2313      	movs	r3, #19
 8000e60:	73fb      	strb	r3, [r7, #15]
 8000e62:	e0e3      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "MR", 2)))
 8000e64:	2202      	movs	r2, #2
 8000e66:	497c      	ldr	r1, [pc, #496]	; (8001058 <check_command+0x2b0>)
 8000e68:	6878      	ldr	r0, [r7, #4]
 8000e6a:	f009 f8f2 	bl	800a052 <strncmp>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d102      	bne.n	8000e7a <check_command+0xd2>
        cmd = FFI;
 8000e74:	230f      	movs	r3, #15
 8000e76:	73fb      	strb	r3, [r7, #15]
 8000e78:	e0d8      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "MW", 2)))
 8000e7a:	2202      	movs	r2, #2
 8000e7c:	4977      	ldr	r1, [pc, #476]	; (800105c <check_command+0x2b4>)
 8000e7e:	6878      	ldr	r0, [r7, #4]
 8000e80:	f009 f8e7 	bl	800a052 <strncmp>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d102      	bne.n	8000e90 <check_command+0xe8>
        cmd = MW;
 8000e8a:	2302      	movs	r3, #2
 8000e8c:	73fb      	strb	r3, [r7, #15]
 8000e8e:	e0cd      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "MI", 2)))
 8000e90:	2202      	movs	r2, #2
 8000e92:	4973      	ldr	r1, [pc, #460]	; (8001060 <check_command+0x2b8>)
 8000e94:	6878      	ldr	r0, [r7, #4]
 8000e96:	f009 f8dc 	bl	800a052 <strncmp>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d102      	bne.n	8000ea6 <check_command+0xfe>
        cmd = MI;
 8000ea0:	2303      	movs	r3, #3
 8000ea2:	73fb      	strb	r3, [r7, #15]
 8000ea4:	e0c2      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "MO", 2)))
 8000ea6:	2202      	movs	r2, #2
 8000ea8:	496e      	ldr	r1, [pc, #440]	; (8001064 <check_command+0x2bc>)
 8000eaa:	6878      	ldr	r0, [r7, #4]
 8000eac:	f009 f8d1 	bl	800a052 <strncmp>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d102      	bne.n	8000ebc <check_command+0x114>
        cmd = MO;
 8000eb6:	2304      	movs	r3, #4
 8000eb8:	73fb      	strb	r3, [r7, #15]
 8000eba:	e0b7      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "RD", 2)))
 8000ebc:	2202      	movs	r2, #2
 8000ebe:	496a      	ldr	r1, [pc, #424]	; (8001068 <check_command+0x2c0>)
 8000ec0:	6878      	ldr	r0, [r7, #4]
 8000ec2:	f009 f8c6 	bl	800a052 <strncmp>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d102      	bne.n	8000ed2 <check_command+0x12a>
        cmd = RD;
 8000ecc:	2305      	movs	r3, #5
 8000ece:	73fb      	strb	r3, [r7, #15]
 8000ed0:	e0ac      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "WD", 2)))
 8000ed2:	2202      	movs	r2, #2
 8000ed4:	4965      	ldr	r1, [pc, #404]	; (800106c <check_command+0x2c4>)
 8000ed6:	6878      	ldr	r0, [r7, #4]
 8000ed8:	f009 f8bb 	bl	800a052 <strncmp>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d102      	bne.n	8000ee8 <check_command+0x140>
        cmd = WD;
 8000ee2:	2306      	movs	r3, #6
 8000ee4:	73fb      	strb	r3, [r7, #15]
 8000ee6:	e0a1      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "RA", 2)))
 8000ee8:	2202      	movs	r2, #2
 8000eea:	4961      	ldr	r1, [pc, #388]	; (8001070 <check_command+0x2c8>)
 8000eec:	6878      	ldr	r0, [r7, #4]
 8000eee:	f009 f8b0 	bl	800a052 <strncmp>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d102      	bne.n	8000efe <check_command+0x156>
        cmd = RA;
 8000ef8:	2307      	movs	r3, #7
 8000efa:	73fb      	strb	r3, [r7, #15]
 8000efc:	e096      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "WA", 2)))
 8000efe:	2202      	movs	r2, #2
 8000f00:	495c      	ldr	r1, [pc, #368]	; (8001074 <check_command+0x2cc>)
 8000f02:	6878      	ldr	r0, [r7, #4]
 8000f04:	f009 f8a5 	bl	800a052 <strncmp>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d102      	bne.n	8000f14 <check_command+0x16c>
        cmd = WA;
 8000f0e:	2308      	movs	r3, #8
 8000f10:	73fb      	strb	r3, [r7, #15]
 8000f12:	e08b      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "SP", 2)))
 8000f14:	2202      	movs	r2, #2
 8000f16:	4958      	ldr	r1, [pc, #352]	; (8001078 <check_command+0x2d0>)
 8000f18:	6878      	ldr	r0, [r7, #4]
 8000f1a:	f009 f89a 	bl	800a052 <strncmp>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d102      	bne.n	8000f2a <check_command+0x182>
        cmd = SP;
 8000f24:	230c      	movs	r3, #12
 8000f26:	73fb      	strb	r3, [r7, #15]
 8000f28:	e080      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "AC", 2)))
 8000f2a:	2202      	movs	r2, #2
 8000f2c:	4953      	ldr	r1, [pc, #332]	; (800107c <check_command+0x2d4>)
 8000f2e:	6878      	ldr	r0, [r7, #4]
 8000f30:	f009 f88f 	bl	800a052 <strncmp>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d102      	bne.n	8000f40 <check_command+0x198>
        cmd = AC;
 8000f3a:	230d      	movs	r3, #13
 8000f3c:	73fb      	strb	r3, [r7, #15]
 8000f3e:	e075      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "UN", 2)))
 8000f40:	2202      	movs	r2, #2
 8000f42:	494f      	ldr	r1, [pc, #316]	; (8001080 <check_command+0x2d8>)
 8000f44:	6878      	ldr	r0, [r7, #4]
 8000f46:	f009 f884 	bl	800a052 <strncmp>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d102      	bne.n	8000f56 <check_command+0x1ae>
        cmd = UN;
 8000f50:	2316      	movs	r3, #22
 8000f52:	73fb      	strb	r3, [r7, #15]
 8000f54:	e06a      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "EN", 2)))
 8000f56:	2202      	movs	r2, #2
 8000f58:	494a      	ldr	r1, [pc, #296]	; (8001084 <check_command+0x2dc>)
 8000f5a:	6878      	ldr	r0, [r7, #4]
 8000f5c:	f009 f879 	bl	800a052 <strncmp>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d102      	bne.n	8000f6c <check_command+0x1c4>
        cmd = EN;
 8000f66:	2315      	movs	r3, #21
 8000f68:	73fb      	strb	r3, [r7, #15]
 8000f6a:	e05f      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "CS", 2)))
 8000f6c:	2202      	movs	r2, #2
 8000f6e:	4946      	ldr	r1, [pc, #280]	; (8001088 <check_command+0x2e0>)
 8000f70:	6878      	ldr	r0, [r7, #4]
 8000f72:	f009 f86e 	bl	800a052 <strncmp>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d102      	bne.n	8000f82 <check_command+0x1da>
        cmd = CS;
 8000f7c:	2314      	movs	r3, #20
 8000f7e:	73fb      	strb	r3, [r7, #15]
 8000f80:	e054      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "VR", 2)))
 8000f82:	2202      	movs	r2, #2
 8000f84:	4941      	ldr	r1, [pc, #260]	; (800108c <check_command+0x2e4>)
 8000f86:	6878      	ldr	r0, [r7, #4]
 8000f88:	f009 f863 	bl	800a052 <strncmp>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d102      	bne.n	8000f98 <check_command+0x1f0>
        cmd = VR;
 8000f92:	2317      	movs	r3, #23
 8000f94:	73fb      	strb	r3, [r7, #15]
 8000f96:	e049      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "HW", 2)))
 8000f98:	2202      	movs	r2, #2
 8000f9a:	493d      	ldr	r1, [pc, #244]	; (8001090 <check_command+0x2e8>)
 8000f9c:	6878      	ldr	r0, [r7, #4]
 8000f9e:	f009 f858 	bl	800a052 <strncmp>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d102      	bne.n	8000fae <check_command+0x206>
		cmd = HW;
 8000fa8:	231a      	movs	r3, #26
 8000faa:	73fb      	strb	r3, [r7, #15]
 8000fac:	e03e      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "SW", 2)))
 8000fae:	2202      	movs	r2, #2
 8000fb0:	4938      	ldr	r1, [pc, #224]	; (8001094 <check_command+0x2ec>)
 8000fb2:	6878      	ldr	r0, [r7, #4]
 8000fb4:	f009 f84d 	bl	800a052 <strncmp>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d102      	bne.n	8000fc4 <check_command+0x21c>
		cmd = SW;
 8000fbe:	231c      	movs	r3, #28
 8000fc0:	73fb      	strb	r3, [r7, #15]
 8000fc2:	e033      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "$", 1)))
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	781a      	ldrb	r2, [r3, #0]
 8000fc8:	4b33      	ldr	r3, [pc, #204]	; (8001098 <check_command+0x2f0>)
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	1ad3      	subs	r3, r2, r3
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d102      	bne.n	8000fd8 <check_command+0x230>
        cmd = LAST;
 8000fd2:	2309      	movs	r3, #9
 8000fd4:	73fb      	strb	r3, [r7, #15]
 8000fd6:	e029      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "?", 1)))
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	781a      	ldrb	r2, [r3, #0]
 8000fdc:	4b2f      	ldr	r3, [pc, #188]	; (800109c <check_command+0x2f4>)
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	1ad3      	subs	r3, r2, r3
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d102      	bne.n	8000fec <check_command+0x244>
        cmd = HELP;
 8000fe6:	230a      	movs	r3, #10
 8000fe8:	73fb      	strb	r3, [r7, #15]
 8000fea:	e01f      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "S", 1)))
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	781a      	ldrb	r2, [r3, #0]
 8000ff0:	4b2b      	ldr	r3, [pc, #172]	; (80010a0 <check_command+0x2f8>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	1ad3      	subs	r3, r2, r3
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d102      	bne.n	8001000 <check_command+0x258>
        cmd = S;
 8000ffa:	2312      	movs	r3, #18
 8000ffc:	73fb      	strb	r3, [r7, #15]
 8000ffe:	e015      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "/", 1)))
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	781a      	ldrb	r2, [r3, #0]
 8001004:	4b27      	ldr	r3, [pc, #156]	; (80010a4 <check_command+0x2fc>)
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	1ad3      	subs	r3, r2, r3
 800100a:	2b00      	cmp	r3, #0
 800100c:	d102      	bne.n	8001014 <check_command+0x26c>
		cmd = INC;
 800100e:	2318      	movs	r3, #24
 8001010:	73fb      	strb	r3, [r7, #15]
 8001012:	e00b      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "\\", 1)))
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	781a      	ldrb	r2, [r3, #0]
 8001018:	4b23      	ldr	r3, [pc, #140]	; (80010a8 <check_command+0x300>)
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	1ad3      	subs	r3, r2, r3
 800101e:	2b00      	cmp	r3, #0
 8001020:	d102      	bne.n	8001028 <check_command+0x280>
		cmd = DEC;
 8001022:	2319      	movs	r3, #25
 8001024:	73fb      	strb	r3, [r7, #15]
 8001026:	e001      	b.n	800102c <check_command+0x284>
    else
    	cmd = INV;
 8001028:	2300      	movs	r3, #0
 800102a:	73fb      	strb	r3, [r7, #15]

    return cmd;
 800102c:	7bfb      	ldrb	r3, [r7, #15]
}
 800102e:	4618      	mov	r0, r3
 8001030:	3710      	adds	r7, #16
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	0800e1f8 	.word	0x0800e1f8
 800103c:	0800e1fc 	.word	0x0800e1fc
 8001040:	0800e200 	.word	0x0800e200
 8001044:	0800e204 	.word	0x0800e204
 8001048:	0800e208 	.word	0x0800e208
 800104c:	0800e20c 	.word	0x0800e20c
 8001050:	0800e210 	.word	0x0800e210
 8001054:	0800e214 	.word	0x0800e214
 8001058:	0800e218 	.word	0x0800e218
 800105c:	0800e21c 	.word	0x0800e21c
 8001060:	0800e220 	.word	0x0800e220
 8001064:	0800e224 	.word	0x0800e224
 8001068:	0800e228 	.word	0x0800e228
 800106c:	0800e22c 	.word	0x0800e22c
 8001070:	0800e230 	.word	0x0800e230
 8001074:	0800e234 	.word	0x0800e234
 8001078:	0800e238 	.word	0x0800e238
 800107c:	0800e23c 	.word	0x0800e23c
 8001080:	0800e240 	.word	0x0800e240
 8001084:	0800e244 	.word	0x0800e244
 8001088:	0800e248 	.word	0x0800e248
 800108c:	0800e24c 	.word	0x0800e24c
 8001090:	0800e250 	.word	0x0800e250
 8001094:	0800e254 	.word	0x0800e254
 8001098:	0800e258 	.word	0x0800e258
 800109c:	0800e25c 	.word	0x0800e25c
 80010a0:	0800e260 	.word	0x0800e260
 80010a4:	0800e264 	.word	0x0800e264
 80010a8:	0800e268 	.word	0x0800e268

080010ac <proc_inv_cmd>:

//------------------------------------------------------------------------------------------------------------------


void proc_inv_cmd(char* message)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
	send_UART("Invalid instruction. Type '?' for Help.");
 80010b4:	4803      	ldr	r0, [pc, #12]	; (80010c4 <proc_inv_cmd+0x18>)
 80010b6:	f002 fda3 	bl	8003c00 <send_UART>
}
 80010ba:	bf00      	nop
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	0800e26c 	.word	0x0800e26c

080010c8 <proc_mr_cmd>:


void proc_mr_cmd(char* message)
{
 80010c8:	b5b0      	push	{r4, r5, r7, lr}
 80010ca:	b088      	sub	sp, #32
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
	unsigned int addr, length;

	if(sscanf((char*)message, "MR %x %x", &addr, &length) == 2)
 80010d0:	f107 030c 	add.w	r3, r7, #12
 80010d4:	f107 0210 	add.w	r2, r7, #16
 80010d8:	4932      	ldr	r1, [pc, #200]	; (80011a4 <proc_mr_cmd+0xdc>)
 80010da:	6878      	ldr	r0, [r7, #4]
 80010dc:	f008 ff40 	bl	8009f60 <siscanf>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b02      	cmp	r3, #2
 80010e4:	d157      	bne.n	8001196 <proc_mr_cmd+0xce>
	{
 80010e6:	466b      	mov	r3, sp
 80010e8:	461d      	mov	r5, r3
		char data[length];
 80010ea:	68fc      	ldr	r4, [r7, #12]
 80010ec:	4623      	mov	r3, r4
 80010ee:	3b01      	subs	r3, #1
 80010f0:	61bb      	str	r3, [r7, #24]
 80010f2:	4620      	mov	r0, r4
 80010f4:	f04f 0100 	mov.w	r1, #0
 80010f8:	f04f 0200 	mov.w	r2, #0
 80010fc:	f04f 0300 	mov.w	r3, #0
 8001100:	00cb      	lsls	r3, r1, #3
 8001102:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001106:	00c2      	lsls	r2, r0, #3
 8001108:	4620      	mov	r0, r4
 800110a:	f04f 0100 	mov.w	r1, #0
 800110e:	f04f 0200 	mov.w	r2, #0
 8001112:	f04f 0300 	mov.w	r3, #0
 8001116:	00cb      	lsls	r3, r1, #3
 8001118:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800111c:	00c2      	lsls	r2, r0, #3
 800111e:	1de3      	adds	r3, r4, #7
 8001120:	08db      	lsrs	r3, r3, #3
 8001122:	00db      	lsls	r3, r3, #3
 8001124:	ebad 0d03 	sub.w	sp, sp, r3
 8001128:	466b      	mov	r3, sp
 800112a:	3300      	adds	r3, #0
 800112c:	617b      	str	r3, [r7, #20]

		if(memory_read(addr, length, data))
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	68f9      	ldr	r1, [r7, #12]
 8001132:	697a      	ldr	r2, [r7, #20]
 8001134:	4618      	mov	r0, r3
 8001136:	f001 f975 	bl	8002424 <memory_read>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d025      	beq.n	800118c <proc_mr_cmd+0xc4>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001140:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001144:	6879      	ldr	r1, [r7, #4]
 8001146:	4818      	ldr	r0, [pc, #96]	; (80011a8 <proc_mr_cmd+0xe0>)
 8001148:	f008 ff95 	bl	800a076 <strncpy>

			sprintf((char*) message, "Memory read: ");
 800114c:	4917      	ldr	r1, [pc, #92]	; (80011ac <proc_mr_cmd+0xe4>)
 800114e:	6878      	ldr	r0, [r7, #4]
 8001150:	f008 fee6 	bl	8009f20 <siprintf>

			for(int i = 0; i < length; i++)
 8001154:	2300      	movs	r3, #0
 8001156:	61fb      	str	r3, [r7, #28]
 8001158:	e010      	b.n	800117c <proc_mr_cmd+0xb4>
			{
				sprintf((char*) message + strlen((char*) message), "%02X ", data[i]);
 800115a:	6878      	ldr	r0, [r7, #4]
 800115c:	f7ff f87a 	bl	8000254 <strlen>
 8001160:	4602      	mov	r2, r0
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	1898      	adds	r0, r3, r2
 8001166:	697a      	ldr	r2, [r7, #20]
 8001168:	69fb      	ldr	r3, [r7, #28]
 800116a:	4413      	add	r3, r2
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	461a      	mov	r2, r3
 8001170:	490f      	ldr	r1, [pc, #60]	; (80011b0 <proc_mr_cmd+0xe8>)
 8001172:	f008 fed5 	bl	8009f20 <siprintf>
			for(int i = 0; i < length; i++)
 8001176:	69fb      	ldr	r3, [r7, #28]
 8001178:	3301      	adds	r3, #1
 800117a:	61fb      	str	r3, [r7, #28]
 800117c:	69fa      	ldr	r2, [r7, #28]
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	429a      	cmp	r2, r3
 8001182:	d3ea      	bcc.n	800115a <proc_mr_cmd+0x92>
			}
			send_UART((char*) message);
 8001184:	6878      	ldr	r0, [r7, #4]
 8001186:	f002 fd3b 	bl	8003c00 <send_UART>
 800118a:	e002      	b.n	8001192 <proc_mr_cmd+0xca>
		}
		else
			send_UART("Invalid Memory Read instruction argument values.\r");
 800118c:	4809      	ldr	r0, [pc, #36]	; (80011b4 <proc_mr_cmd+0xec>)
 800118e:	f002 fd37 	bl	8003c00 <send_UART>
 8001192:	46ad      	mov	sp, r5
	}
	else
		send_UART("Invalid Memory Read instruction syntax.");
}
 8001194:	e002      	b.n	800119c <proc_mr_cmd+0xd4>
		send_UART("Invalid Memory Read instruction syntax.");
 8001196:	4808      	ldr	r0, [pc, #32]	; (80011b8 <proc_mr_cmd+0xf0>)
 8001198:	f002 fd32 	bl	8003c00 <send_UART>
}
 800119c:	bf00      	nop
 800119e:	3720      	adds	r7, #32
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bdb0      	pop	{r4, r5, r7, pc}
 80011a4:	0800e294 	.word	0x0800e294
 80011a8:	20014598 	.word	0x20014598
 80011ac:	0800e2a0 	.word	0x0800e2a0
 80011b0:	0800e2b0 	.word	0x0800e2b0
 80011b4:	0800e2b8 	.word	0x0800e2b8
 80011b8:	0800e2ec 	.word	0x0800e2ec

080011bc <proc_mw_cmd>:


void proc_mw_cmd(char* message)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b088      	sub	sp, #32
 80011c0:	af02      	add	r7, sp, #8
 80011c2:	6078      	str	r0, [r7, #4]
	unsigned int addr, length, data;

	if(sscanf((char*) message, "MW %x %x %x", &addr, &length, &data) == 3)
 80011c4:	f107 0110 	add.w	r1, r7, #16
 80011c8:	f107 0214 	add.w	r2, r7, #20
 80011cc:	f107 030c 	add.w	r3, r7, #12
 80011d0:	9300      	str	r3, [sp, #0]
 80011d2:	460b      	mov	r3, r1
 80011d4:	4912      	ldr	r1, [pc, #72]	; (8001220 <proc_mw_cmd+0x64>)
 80011d6:	6878      	ldr	r0, [r7, #4]
 80011d8:	f008 fec2 	bl	8009f60 <siscanf>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b03      	cmp	r3, #3
 80011e0:	d116      	bne.n	8001210 <proc_mw_cmd+0x54>
	{
		if(memory_write(addr, length, data))
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	6939      	ldr	r1, [r7, #16]
 80011e6:	68fa      	ldr	r2, [r7, #12]
 80011e8:	4618      	mov	r0, r3
 80011ea:	f001 f94f 	bl	800248c <memory_write>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d009      	beq.n	8001208 <proc_mw_cmd+0x4c>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 80011f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011f8:	6879      	ldr	r1, [r7, #4]
 80011fa:	480a      	ldr	r0, [pc, #40]	; (8001224 <proc_mw_cmd+0x68>)
 80011fc:	f008 ff3b 	bl	800a076 <strncpy>
			send_UART("Memory written with success.");
 8001200:	4809      	ldr	r0, [pc, #36]	; (8001228 <proc_mw_cmd+0x6c>)
 8001202:	f002 fcfd 	bl	8003c00 <send_UART>
		else
			send_UART("Invalid Memory Write instruction argument values.");
	}
	else
		send_UART("Invalid Memory Write instruction syntax.");
}
 8001206:	e006      	b.n	8001216 <proc_mw_cmd+0x5a>
			send_UART("Invalid Memory Write instruction argument values.");
 8001208:	4808      	ldr	r0, [pc, #32]	; (800122c <proc_mw_cmd+0x70>)
 800120a:	f002 fcf9 	bl	8003c00 <send_UART>
}
 800120e:	e002      	b.n	8001216 <proc_mw_cmd+0x5a>
		send_UART("Invalid Memory Write instruction syntax.");
 8001210:	4807      	ldr	r0, [pc, #28]	; (8001230 <proc_mw_cmd+0x74>)
 8001212:	f002 fcf5 	bl	8003c00 <send_UART>
}
 8001216:	bf00      	nop
 8001218:	3718      	adds	r7, #24
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	0800e314 	.word	0x0800e314
 8001224:	20014598 	.word	0x20014598
 8001228:	0800e320 	.word	0x0800e320
 800122c:	0800e340 	.word	0x0800e340
 8001230:	0800e374 	.word	0x0800e374

08001234 <proc_mi_cmd>:


void proc_mi_cmd(char* message)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b084      	sub	sp, #16
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
	unsigned int port_addr, pin_setting;

	if(sscanf((char*) message, "MI %x %x", &port_addr, &pin_setting) == 2)
 800123c:	f107 0308 	add.w	r3, r7, #8
 8001240:	f107 020c 	add.w	r2, r7, #12
 8001244:	4918      	ldr	r1, [pc, #96]	; (80012a8 <proc_mi_cmd+0x74>)
 8001246:	6878      	ldr	r0, [r7, #4]
 8001248:	f008 fe8a 	bl	8009f60 <siscanf>
 800124c:	4603      	mov	r3, r0
 800124e:	2b02      	cmp	r3, #2
 8001250:	d123      	bne.n	800129a <proc_mi_cmd+0x66>
	{
		if(is_GPIO_pin_free(port_addr, pin_setting))
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	68ba      	ldr	r2, [r7, #8]
 8001256:	4611      	mov	r1, r2
 8001258:	4618      	mov	r0, r3
 800125a:	f001 fd9b 	bl	8002d94 <is_GPIO_pin_free>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d016      	beq.n	8001292 <proc_mi_cmd+0x5e>
		{
			if(make_pin_input(port_addr, pin_setting))
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	68ba      	ldr	r2, [r7, #8]
 8001268:	4611      	mov	r1, r2
 800126a:	4618      	mov	r0, r3
 800126c:	f001 f946 	bl	80024fc <make_pin_input>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d009      	beq.n	800128a <proc_mi_cmd+0x56>
			{
				strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001276:	f44f 7280 	mov.w	r2, #256	; 0x100
 800127a:	6879      	ldr	r1, [r7, #4]
 800127c:	480b      	ldr	r0, [pc, #44]	; (80012ac <proc_mi_cmd+0x78>)
 800127e:	f008 fefa 	bl	800a076 <strncpy>
				send_UART("Pin(s) set as input with success.");
 8001282:	480b      	ldr	r0, [pc, #44]	; (80012b0 <proc_mi_cmd+0x7c>)
 8001284:	f002 fcbc 	bl	8003c00 <send_UART>
		else
			send_UART("At least one inputted pin is reserved to peripherals.");
	}
	else
	  send_UART("Invalid Make Pin Input instruction syntax.");
}
 8001288:	e00a      	b.n	80012a0 <proc_mi_cmd+0x6c>
				send_UART("Invalid Make Pin Input instruction argument values.");
 800128a:	480a      	ldr	r0, [pc, #40]	; (80012b4 <proc_mi_cmd+0x80>)
 800128c:	f002 fcb8 	bl	8003c00 <send_UART>
}
 8001290:	e006      	b.n	80012a0 <proc_mi_cmd+0x6c>
			send_UART("At least one inputted pin is reserved to peripherals.");
 8001292:	4809      	ldr	r0, [pc, #36]	; (80012b8 <proc_mi_cmd+0x84>)
 8001294:	f002 fcb4 	bl	8003c00 <send_UART>
}
 8001298:	e002      	b.n	80012a0 <proc_mi_cmd+0x6c>
	  send_UART("Invalid Make Pin Input instruction syntax.");
 800129a:	4808      	ldr	r0, [pc, #32]	; (80012bc <proc_mi_cmd+0x88>)
 800129c:	f002 fcb0 	bl	8003c00 <send_UART>
}
 80012a0:	bf00      	nop
 80012a2:	3710      	adds	r7, #16
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	0800e3a0 	.word	0x0800e3a0
 80012ac:	20014598 	.word	0x20014598
 80012b0:	0800e3ac 	.word	0x0800e3ac
 80012b4:	0800e3d0 	.word	0x0800e3d0
 80012b8:	0800e404 	.word	0x0800e404
 80012bc:	0800e43c 	.word	0x0800e43c

080012c0 <proc_mo_cmd>:


void proc_mo_cmd(char* message)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b084      	sub	sp, #16
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
	unsigned int port_addr, pin_setting;

	if(sscanf((char*) message, "MO %x %x", &port_addr, &pin_setting) == 2)
 80012c8:	f107 0308 	add.w	r3, r7, #8
 80012cc:	f107 020c 	add.w	r2, r7, #12
 80012d0:	4918      	ldr	r1, [pc, #96]	; (8001334 <proc_mo_cmd+0x74>)
 80012d2:	6878      	ldr	r0, [r7, #4]
 80012d4:	f008 fe44 	bl	8009f60 <siscanf>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b02      	cmp	r3, #2
 80012dc:	d123      	bne.n	8001326 <proc_mo_cmd+0x66>
	{
		if(is_GPIO_pin_free(port_addr, pin_setting))
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	68ba      	ldr	r2, [r7, #8]
 80012e2:	4611      	mov	r1, r2
 80012e4:	4618      	mov	r0, r3
 80012e6:	f001 fd55 	bl	8002d94 <is_GPIO_pin_free>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d016      	beq.n	800131e <proc_mo_cmd+0x5e>
		{
			if(make_pin_output(port_addr, pin_setting))
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	68ba      	ldr	r2, [r7, #8]
 80012f4:	4611      	mov	r1, r2
 80012f6:	4618      	mov	r0, r3
 80012f8:	f001 f99c 	bl	8002634 <make_pin_output>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d009      	beq.n	8001316 <proc_mo_cmd+0x56>
			{
				strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001302:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001306:	6879      	ldr	r1, [r7, #4]
 8001308:	480b      	ldr	r0, [pc, #44]	; (8001338 <proc_mo_cmd+0x78>)
 800130a:	f008 feb4 	bl	800a076 <strncpy>
				send_UART("Pin(s) set as output with success.");
 800130e:	480b      	ldr	r0, [pc, #44]	; (800133c <proc_mo_cmd+0x7c>)
 8001310:	f002 fc76 	bl	8003c00 <send_UART>
		else
			send_UART("At least one inputted pin is reserved to peripherals.");
	}
	else
		send_UART("Invalid Make Pin Output instruction syntax.");
}
 8001314:	e00a      	b.n	800132c <proc_mo_cmd+0x6c>
				send_UART("Invalid Make Pin Output instruction argument values.");
 8001316:	480a      	ldr	r0, [pc, #40]	; (8001340 <proc_mo_cmd+0x80>)
 8001318:	f002 fc72 	bl	8003c00 <send_UART>
}
 800131c:	e006      	b.n	800132c <proc_mo_cmd+0x6c>
			send_UART("At least one inputted pin is reserved to peripherals.");
 800131e:	4809      	ldr	r0, [pc, #36]	; (8001344 <proc_mo_cmd+0x84>)
 8001320:	f002 fc6e 	bl	8003c00 <send_UART>
}
 8001324:	e002      	b.n	800132c <proc_mo_cmd+0x6c>
		send_UART("Invalid Make Pin Output instruction syntax.");
 8001326:	4808      	ldr	r0, [pc, #32]	; (8001348 <proc_mo_cmd+0x88>)
 8001328:	f002 fc6a 	bl	8003c00 <send_UART>
}
 800132c:	bf00      	nop
 800132e:	3710      	adds	r7, #16
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	0800e468 	.word	0x0800e468
 8001338:	20014598 	.word	0x20014598
 800133c:	0800e474 	.word	0x0800e474
 8001340:	0800e498 	.word	0x0800e498
 8001344:	0800e404 	.word	0x0800e404
 8001348:	0800e4d0 	.word	0x0800e4d0

0800134c <proc_rd_cmd>:


void proc_rd_cmd(char* message)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b08a      	sub	sp, #40	; 0x28
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
	unsigned int port_addr, pin_setting;

	if(sscanf((char*) message, "RD %x %x", &port_addr, &pin_setting) == 2)
 8001354:	f107 031c 	add.w	r3, r7, #28
 8001358:	f107 0220 	add.w	r2, r7, #32
 800135c:	492a      	ldr	r1, [pc, #168]	; (8001408 <proc_rd_cmd+0xbc>)
 800135e:	6878      	ldr	r0, [r7, #4]
 8001360:	f008 fdfe 	bl	8009f60 <siscanf>
 8001364:	4603      	mov	r3, r0
 8001366:	2b02      	cmp	r3, #2
 8001368:	d147      	bne.n	80013fa <proc_rd_cmd+0xae>
	{
		GPIO_PinState pin_values[16];

		if(read_dig_input(port_addr, pin_setting, pin_values))
 800136a:	6a3b      	ldr	r3, [r7, #32]
 800136c:	69f9      	ldr	r1, [r7, #28]
 800136e:	f107 020c 	add.w	r2, r7, #12
 8001372:	4618      	mov	r0, r3
 8001374:	f001 f9fc 	bl	8002770 <read_dig_input>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d039      	beq.n	80013f2 <proc_rd_cmd+0xa6>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 800137e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001382:	6879      	ldr	r1, [r7, #4]
 8001384:	4821      	ldr	r0, [pc, #132]	; (800140c <proc_rd_cmd+0xc0>)
 8001386:	f008 fe76 	bl	800a076 <strncpy>

			sprintf((char*) message, "Digital input read: ");
 800138a:	4921      	ldr	r1, [pc, #132]	; (8001410 <proc_rd_cmd+0xc4>)
 800138c:	6878      	ldr	r0, [r7, #4]
 800138e:	f008 fdc7 	bl	8009f20 <siprintf>

			for(int i = 15; i >= 0; i--)
 8001392:	230f      	movs	r3, #15
 8001394:	627b      	str	r3, [r7, #36]	; 0x24
 8001396:	e025      	b.n	80013e4 <proc_rd_cmd+0x98>
			{
				sprintf((char*) message + strlen((char*) message), "%d", pin_values[i]);
 8001398:	6878      	ldr	r0, [r7, #4]
 800139a:	f7fe ff5b 	bl	8000254 <strlen>
 800139e:	4602      	mov	r2, r0
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	1898      	adds	r0, r3, r2
 80013a4:	f107 020c 	add.w	r2, r7, #12
 80013a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013aa:	4413      	add	r3, r2
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	461a      	mov	r2, r3
 80013b0:	4918      	ldr	r1, [pc, #96]	; (8001414 <proc_rd_cmd+0xc8>)
 80013b2:	f008 fdb5 	bl	8009f20 <siprintf>

				if(!(i % 4) && i)
 80013b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013b8:	f003 0303 	and.w	r3, r3, #3
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d10e      	bne.n	80013de <proc_rd_cmd+0x92>
 80013c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d00b      	beq.n	80013de <proc_rd_cmd+0x92>
					strcat((char*) message, " ");
 80013c6:	6878      	ldr	r0, [r7, #4]
 80013c8:	f7fe ff44 	bl	8000254 <strlen>
 80013cc:	4603      	mov	r3, r0
 80013ce:	461a      	mov	r2, r3
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	4413      	add	r3, r2
 80013d4:	4910      	ldr	r1, [pc, #64]	; (8001418 <proc_rd_cmd+0xcc>)
 80013d6:	461a      	mov	r2, r3
 80013d8:	460b      	mov	r3, r1
 80013da:	881b      	ldrh	r3, [r3, #0]
 80013dc:	8013      	strh	r3, [r2, #0]
			for(int i = 15; i >= 0; i--)
 80013de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013e0:	3b01      	subs	r3, #1
 80013e2:	627b      	str	r3, [r7, #36]	; 0x24
 80013e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	dad6      	bge.n	8001398 <proc_rd_cmd+0x4c>
			}
			send_UART((char*) message);
 80013ea:	6878      	ldr	r0, [r7, #4]
 80013ec:	f002 fc08 	bl	8003c00 <send_UART>
		else
			send_UART("Invalid Read Digital Input instruction argument values.");
	}
	else
		send_UART("Invalid Read Digital Input instruction syntax.");
}
 80013f0:	e006      	b.n	8001400 <proc_rd_cmd+0xb4>
			send_UART("Invalid Read Digital Input instruction argument values.");
 80013f2:	480a      	ldr	r0, [pc, #40]	; (800141c <proc_rd_cmd+0xd0>)
 80013f4:	f002 fc04 	bl	8003c00 <send_UART>
}
 80013f8:	e002      	b.n	8001400 <proc_rd_cmd+0xb4>
		send_UART("Invalid Read Digital Input instruction syntax.");
 80013fa:	4809      	ldr	r0, [pc, #36]	; (8001420 <proc_rd_cmd+0xd4>)
 80013fc:	f002 fc00 	bl	8003c00 <send_UART>
}
 8001400:	bf00      	nop
 8001402:	3728      	adds	r7, #40	; 0x28
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	0800e4fc 	.word	0x0800e4fc
 800140c:	20014598 	.word	0x20014598
 8001410:	0800e508 	.word	0x0800e508
 8001414:	0800e520 	.word	0x0800e520
 8001418:	0800e524 	.word	0x0800e524
 800141c:	0800e528 	.word	0x0800e528
 8001420:	0800e560 	.word	0x0800e560

08001424 <proc_wd_cmd>:


void proc_wd_cmd(char* message)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b088      	sub	sp, #32
 8001428:	af02      	add	r7, sp, #8
 800142a:	6078      	str	r0, [r7, #4]
	unsigned int port_addr, pin_setting, pin_values;

	if(sscanf((char*) message, "WD %x %x %x", &port_addr, &pin_setting, &pin_values) == 3)
 800142c:	f107 0110 	add.w	r1, r7, #16
 8001430:	f107 0214 	add.w	r2, r7, #20
 8001434:	f107 030c 	add.w	r3, r7, #12
 8001438:	9300      	str	r3, [sp, #0]
 800143a:	460b      	mov	r3, r1
 800143c:	4918      	ldr	r1, [pc, #96]	; (80014a0 <proc_wd_cmd+0x7c>)
 800143e:	6878      	ldr	r0, [r7, #4]
 8001440:	f008 fd8e 	bl	8009f60 <siscanf>
 8001444:	4603      	mov	r3, r0
 8001446:	2b03      	cmp	r3, #3
 8001448:	d123      	bne.n	8001492 <proc_wd_cmd+0x6e>
	{
		if(is_GPIO_pin_free(port_addr, pin_setting))
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	693a      	ldr	r2, [r7, #16]
 800144e:	4611      	mov	r1, r2
 8001450:	4618      	mov	r0, r3
 8001452:	f001 fc9f 	bl	8002d94 <is_GPIO_pin_free>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d016      	beq.n	800148a <proc_wd_cmd+0x66>
		{
			if(write_dig_output(port_addr, pin_setting, pin_values))
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	6939      	ldr	r1, [r7, #16]
 8001460:	68fa      	ldr	r2, [r7, #12]
 8001462:	4618      	mov	r0, r3
 8001464:	f001 f9ce 	bl	8002804 <write_dig_output>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d009      	beq.n	8001482 <proc_wd_cmd+0x5e>
			{
				strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 800146e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001472:	6879      	ldr	r1, [r7, #4]
 8001474:	480b      	ldr	r0, [pc, #44]	; (80014a4 <proc_wd_cmd+0x80>)
 8001476:	f008 fdfe 	bl	800a076 <strncpy>
				send_UART("Digital output value wrote with success.");
 800147a:	480b      	ldr	r0, [pc, #44]	; (80014a8 <proc_wd_cmd+0x84>)
 800147c:	f002 fbc0 	bl	8003c00 <send_UART>
		else
			send_UART("At least one inputted pin is reserved to peripherals.");
	}
	else
		send_UART("Invalid Write Digital Output instruction syntax.");
}
 8001480:	e00a      	b.n	8001498 <proc_wd_cmd+0x74>
				send_UART("Invalid Write Digital Output instruction argument values.");
 8001482:	480a      	ldr	r0, [pc, #40]	; (80014ac <proc_wd_cmd+0x88>)
 8001484:	f002 fbbc 	bl	8003c00 <send_UART>
}
 8001488:	e006      	b.n	8001498 <proc_wd_cmd+0x74>
			send_UART("At least one inputted pin is reserved to peripherals.");
 800148a:	4809      	ldr	r0, [pc, #36]	; (80014b0 <proc_wd_cmd+0x8c>)
 800148c:	f002 fbb8 	bl	8003c00 <send_UART>
}
 8001490:	e002      	b.n	8001498 <proc_wd_cmd+0x74>
		send_UART("Invalid Write Digital Output instruction syntax.");
 8001492:	4808      	ldr	r0, [pc, #32]	; (80014b4 <proc_wd_cmd+0x90>)
 8001494:	f002 fbb4 	bl	8003c00 <send_UART>
}
 8001498:	bf00      	nop
 800149a:	3718      	adds	r7, #24
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	0800e590 	.word	0x0800e590
 80014a4:	20014598 	.word	0x20014598
 80014a8:	0800e59c 	.word	0x0800e59c
 80014ac:	0800e5c8 	.word	0x0800e5c8
 80014b0:	0800e404 	.word	0x0800e404
 80014b4:	0800e604 	.word	0x0800e604

080014b8 <proc_ra_cmd>:


void proc_ra_cmd(char* message)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b088      	sub	sp, #32
 80014bc:	af02      	add	r7, sp, #8
 80014be:	6078      	str	r0, [r7, #4]
	unsigned int addr3, value;

	if(sscanf((char*) message, "RA %x", &addr3) == 1)
 80014c0:	f107 0310 	add.w	r3, r7, #16
 80014c4:	461a      	mov	r2, r3
 80014c6:	492c      	ldr	r1, [pc, #176]	; (8001578 <proc_ra_cmd+0xc0>)
 80014c8:	6878      	ldr	r0, [r7, #4]
 80014ca:	f008 fd49 	bl	8009f60 <siscanf>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b01      	cmp	r3, #1
 80014d2:	d13f      	bne.n	8001554 <proc_ra_cmd+0x9c>
	{
		if(analog_read(addr3, &value))
 80014d4:	693b      	ldr	r3, [r7, #16]
 80014d6:	f107 020c 	add.w	r2, r7, #12
 80014da:	4611      	mov	r1, r2
 80014dc:	4618      	mov	r0, r3
 80014de:	f001 f9db 	bl	8002898 <analog_read>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d031      	beq.n	800154c <proc_ra_cmd+0x94>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 80014e8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80014ec:	6879      	ldr	r1, [r7, #4]
 80014ee:	4823      	ldr	r0, [pc, #140]	; (800157c <proc_ra_cmd+0xc4>)
 80014f0:	f008 fdc1 	bl	800a076 <strncpy>

			float volts = (float) value * 3.3 / 4095;
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	ee07 3a90 	vmov	s15, r3
 80014fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014fe:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001502:	ed9f 6b19 	vldr	d6, [pc, #100]	; 8001568 <proc_ra_cmd+0xb0>
 8001506:	ee27 6b06 	vmul.f64	d6, d7, d6
 800150a:	ed9f 5b19 	vldr	d5, [pc, #100]	; 8001570 <proc_ra_cmd+0xb8>
 800150e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001512:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001516:	edc7 7a05 	vstr	s15, [r7, #20]

			sprintf((char*) message, "Analog read digital value: ");
 800151a:	4919      	ldr	r1, [pc, #100]	; (8001580 <proc_ra_cmd+0xc8>)
 800151c:	6878      	ldr	r0, [r7, #4]
 800151e:	f008 fcff 	bl	8009f20 <siprintf>
			sprintf((char*) message + strlen((char*) message), "%d // %.2fV", value, volts);
 8001522:	6878      	ldr	r0, [r7, #4]
 8001524:	f7fe fe96 	bl	8000254 <strlen>
 8001528:	4602      	mov	r2, r0
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	4413      	add	r3, r2
 800152e:	68fa      	ldr	r2, [r7, #12]
 8001530:	edd7 7a05 	vldr	s15, [r7, #20]
 8001534:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001538:	ed8d 7b00 	vstr	d7, [sp]
 800153c:	4911      	ldr	r1, [pc, #68]	; (8001584 <proc_ra_cmd+0xcc>)
 800153e:	4618      	mov	r0, r3
 8001540:	f008 fcee 	bl	8009f20 <siprintf>

			send_UART((char*) message);
 8001544:	6878      	ldr	r0, [r7, #4]
 8001546:	f002 fb5b 	bl	8003c00 <send_UART>
		else
			send_UART("Invalid Analog Read instruction argument values.");
	}
	else
		send_UART("Invalid Analog Read instruction syntax.");
}
 800154a:	e006      	b.n	800155a <proc_ra_cmd+0xa2>
			send_UART("Invalid Analog Read instruction argument values.");
 800154c:	480e      	ldr	r0, [pc, #56]	; (8001588 <proc_ra_cmd+0xd0>)
 800154e:	f002 fb57 	bl	8003c00 <send_UART>
}
 8001552:	e002      	b.n	800155a <proc_ra_cmd+0xa2>
		send_UART("Invalid Analog Read instruction syntax.");
 8001554:	480d      	ldr	r0, [pc, #52]	; (800158c <proc_ra_cmd+0xd4>)
 8001556:	f002 fb53 	bl	8003c00 <send_UART>
}
 800155a:	bf00      	nop
 800155c:	3718      	adds	r7, #24
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	f3af 8000 	nop.w
 8001568:	66666666 	.word	0x66666666
 800156c:	400a6666 	.word	0x400a6666
 8001570:	00000000 	.word	0x00000000
 8001574:	40affe00 	.word	0x40affe00
 8001578:	0800e638 	.word	0x0800e638
 800157c:	20014598 	.word	0x20014598
 8001580:	0800e640 	.word	0x0800e640
 8001584:	0800e65c 	.word	0x0800e65c
 8001588:	0800e668 	.word	0x0800e668
 800158c:	0800e69c 	.word	0x0800e69c

08001590 <proc_wa_cmd>:

void proc_wa_cmd(char* message)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b086      	sub	sp, #24
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
    unsigned int addr3, volts;

    if(sscanf((char*) message, "WA %x %d", &addr3, &volts) == 2)
 8001598:	f107 030c 	add.w	r3, r7, #12
 800159c:	f107 0210 	add.w	r2, r7, #16
 80015a0:	491f      	ldr	r1, [pc, #124]	; (8001620 <proc_wa_cmd+0x90>)
 80015a2:	6878      	ldr	r0, [r7, #4]
 80015a4:	f008 fcdc 	bl	8009f60 <siscanf>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b02      	cmp	r3, #2
 80015ac:	d12d      	bne.n	800160a <proc_wa_cmd+0x7a>
    {
    	float value = (float) volts * 4095 / 3.3;
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	ee07 3a90 	vmov	s15, r3
 80015b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015b8:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8001624 <proc_wa_cmd+0x94>
 80015bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015c0:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80015c4:	ed9f 5b14 	vldr	d5, [pc, #80]	; 8001618 <proc_wa_cmd+0x88>
 80015c8:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80015cc:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80015d0:	edc7 7a05 	vstr	s15, [r7, #20]

        if(analog_write(addr3, value))
 80015d4:	693b      	ldr	r3, [r7, #16]
 80015d6:	edd7 7a05 	vldr	s15, [r7, #20]
 80015da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015de:	ee17 1a90 	vmov	r1, s15
 80015e2:	4618      	mov	r0, r3
 80015e4:	f001 f972 	bl	80028cc <analog_write>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d009      	beq.n	8001602 <proc_wa_cmd+0x72>
        {
            strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 80015ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 80015f2:	6879      	ldr	r1, [r7, #4]
 80015f4:	480c      	ldr	r0, [pc, #48]	; (8001628 <proc_wa_cmd+0x98>)
 80015f6:	f008 fd3e 	bl	800a076 <strncpy>
            send_UART("Analog value wrote with success.");
 80015fa:	480c      	ldr	r0, [pc, #48]	; (800162c <proc_wa_cmd+0x9c>)
 80015fc:	f002 fb00 	bl	8003c00 <send_UART>
        else
            send_UART("Invalid Analog Write instruction argument values.");
    }
    else
        send_UART("Invalid Analog Write instruction syntax.");
}
 8001600:	e006      	b.n	8001610 <proc_wa_cmd+0x80>
            send_UART("Invalid Analog Write instruction argument values.");
 8001602:	480b      	ldr	r0, [pc, #44]	; (8001630 <proc_wa_cmd+0xa0>)
 8001604:	f002 fafc 	bl	8003c00 <send_UART>
}
 8001608:	e002      	b.n	8001610 <proc_wa_cmd+0x80>
        send_UART("Invalid Analog Write instruction syntax.");
 800160a:	480a      	ldr	r0, [pc, #40]	; (8001634 <proc_wa_cmd+0xa4>)
 800160c:	f002 faf8 	bl	8003c00 <send_UART>
}
 8001610:	bf00      	nop
 8001612:	3718      	adds	r7, #24
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	66666666 	.word	0x66666666
 800161c:	400a6666 	.word	0x400a6666
 8001620:	0800e6c4 	.word	0x0800e6c4
 8001624:	457ff000 	.word	0x457ff000
 8001628:	20014598 	.word	0x20014598
 800162c:	0800e6d0 	.word	0x0800e6d0
 8001630:	0800e6f4 	.word	0x0800e6f4
 8001634:	0800e728 	.word	0x0800e728

08001638 <proc_last_cmd>:


void proc_last_cmd(char* message)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b0c4      	sub	sp, #272	; 0x110
 800163c:	af00      	add	r7, sp, #0
 800163e:	1d3b      	adds	r3, r7, #4
 8001640:	6018      	str	r0, [r3, #0]
	if(message[1] == '\r')
 8001642:	1d3b      	adds	r3, r7, #4
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	3301      	adds	r3, #1
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	2b0d      	cmp	r3, #13
 800164c:	d12a      	bne.n	80016a4 <proc_last_cmd+0x6c>
	{
		char temp[BUFFER_SIZE];

		for(int i = 0; i < BUFFER_SIZE; i++)
 800164e:	2300      	movs	r3, #0
 8001650:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8001654:	e010      	b.n	8001678 <proc_last_cmd+0x40>
			temp[i] = last_message[i];
 8001656:	4a17      	ldr	r2, [pc, #92]	; (80016b4 <proc_last_cmd+0x7c>)
 8001658:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800165c:	4413      	add	r3, r2
 800165e:	7819      	ldrb	r1, [r3, #0]
 8001660:	f107 0208 	add.w	r2, r7, #8
 8001664:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001668:	4413      	add	r3, r2
 800166a:	460a      	mov	r2, r1
 800166c:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < BUFFER_SIZE; i++)
 800166e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001672:	3301      	adds	r3, #1
 8001674:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8001678:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800167c:	2bff      	cmp	r3, #255	; 0xff
 800167e:	ddea      	ble.n	8001656 <proc_last_cmd+0x1e>

		unsigned char cmd = check_command((char*) temp);
 8001680:	f107 0308 	add.w	r3, r7, #8
 8001684:	4618      	mov	r0, r3
 8001686:	f7ff fb8f 	bl	8000da8 <check_command>
 800168a:	4603      	mov	r3, r0
 800168c:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
		exec_command[cmd]((char*) temp);
 8001690:	f897 310b 	ldrb.w	r3, [r7, #267]	; 0x10b
 8001694:	4a08      	ldr	r2, [pc, #32]	; (80016b8 <proc_last_cmd+0x80>)
 8001696:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800169a:	f107 0208 	add.w	r2, r7, #8
 800169e:	4610      	mov	r0, r2
 80016a0:	4798      	blx	r3
	}
	else
		send_UART("Invalid $ instruction syntax.");
}
 80016a2:	e002      	b.n	80016aa <proc_last_cmd+0x72>
		send_UART("Invalid $ instruction syntax.");
 80016a4:	4805      	ldr	r0, [pc, #20]	; (80016bc <proc_last_cmd+0x84>)
 80016a6:	f002 faab 	bl	8003c00 <send_UART>
}
 80016aa:	bf00      	nop
 80016ac:	f507 7788 	add.w	r7, r7, #272	; 0x110
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	20014598 	.word	0x20014598
 80016b8:	20000008 	.word	0x20000008
 80016bc:	0800e754 	.word	0x0800e754

080016c0 <proc_help_cmd>:


void proc_help_cmd(char* message)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b082      	sub	sp, #8
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
	if(message[1] == '\r')
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	3301      	adds	r3, #1
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	2b0d      	cmp	r3, #13
 80016d0:	d109      	bne.n	80016e6 <proc_help_cmd+0x26>
	{
		strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 80016d2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80016d6:	6879      	ldr	r1, [r7, #4]
 80016d8:	4806      	ldr	r0, [pc, #24]	; (80016f4 <proc_help_cmd+0x34>)
 80016da:	f008 fccc 	bl	800a076 <strncpy>

		send_UART("MR <addr> <length>\n\r"
 80016de:	4806      	ldr	r0, [pc, #24]	; (80016f8 <proc_help_cmd+0x38>)
 80016e0:	f002 fa8e 	bl	8003c00 <send_UART>
					"$\n\r"
					"VER");
	}
	else
		send_UART("Invalid ? instruction syntax.");
}
 80016e4:	e002      	b.n	80016ec <proc_help_cmd+0x2c>
		send_UART("Invalid ? instruction syntax.");
 80016e6:	4805      	ldr	r0, [pc, #20]	; (80016fc <proc_help_cmd+0x3c>)
 80016e8:	f002 fa8a 	bl	8003c00 <send_UART>
}
 80016ec:	bf00      	nop
 80016ee:	3708      	adds	r7, #8
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	20014598 	.word	0x20014598
 80016f8:	0800e774 	.word	0x0800e774
 80016fc:	0800e830 	.word	0x0800e830

08001700 <proc_ver_cmd>:


void proc_ver_cmd(char* message)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
	static int procs = 0;	// EASTER EGG

	if(message[3] == '\r')
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	3303      	adds	r3, #3
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	2b0d      	cmp	r3, #13
 8001710:	d113      	bne.n	800173a <proc_ver_cmd+0x3a>
	{
		strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001712:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001716:	6879      	ldr	r1, [r7, #4]
 8001718:	480b      	ldr	r0, [pc, #44]	; (8001748 <proc_ver_cmd+0x48>)
 800171a:	f008 fcac 	bl	800a076 <strncpy>
		sprintf((char*) message, "v1.%d - BOCKS & PRIEST - G5 PIEEIC2 EEIC UM - 2022", procs++);
 800171e:	4b0b      	ldr	r3, [pc, #44]	; (800174c <proc_ver_cmd+0x4c>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	1c5a      	adds	r2, r3, #1
 8001724:	4909      	ldr	r1, [pc, #36]	; (800174c <proc_ver_cmd+0x4c>)
 8001726:	600a      	str	r2, [r1, #0]
 8001728:	461a      	mov	r2, r3
 800172a:	4909      	ldr	r1, [pc, #36]	; (8001750 <proc_ver_cmd+0x50>)
 800172c:	6878      	ldr	r0, [r7, #4]
 800172e:	f008 fbf7 	bl	8009f20 <siprintf>
		send_UART((char*) message);
 8001732:	6878      	ldr	r0, [r7, #4]
 8001734:	f002 fa64 	bl	8003c00 <send_UART>
	}
	else
		send_UART("Invalid VER instruction syntax.");
}
 8001738:	e002      	b.n	8001740 <proc_ver_cmd+0x40>
		send_UART("Invalid VER instruction syntax.");
 800173a:	4806      	ldr	r0, [pc, #24]	; (8001754 <proc_ver_cmd+0x54>)
 800173c:	f002 fa60 	bl	8003c00 <send_UART>
}
 8001740:	bf00      	nop
 8001742:	3708      	adds	r7, #8
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}
 8001748:	20014598 	.word	0x20014598
 800174c:	20000328 	.word	0x20000328
 8001750:	0800e850 	.word	0x0800e850
 8001754:	0800e884 	.word	0x0800e884

08001758 <proc_sp_cmd>:

void proc_sp_cmd(char* message)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b084      	sub	sp, #16
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
	unsigned int unit;
	char timeunit[2];

	if(sscanf((char*)message, "SP %s %d", timeunit, &unit) == 2)
 8001760:	f107 030c 	add.w	r3, r7, #12
 8001764:	f107 0208 	add.w	r2, r7, #8
 8001768:	491f      	ldr	r1, [pc, #124]	; (80017e8 <proc_sp_cmd+0x90>)
 800176a:	6878      	ldr	r0, [r7, #4]
 800176c:	f008 fbf8 	bl	8009f60 <siscanf>
 8001770:	4603      	mov	r3, r0
 8001772:	2b02      	cmp	r3, #2
 8001774:	d131      	bne.n	80017da <proc_sp_cmd+0x82>
		{
			if(!strcmp(timeunit,"ms") == 0 || !strcmp(timeunit,"s") == 0 || !strcmp(timeunit,"us") == 0)
 8001776:	f107 0308 	add.w	r3, r7, #8
 800177a:	491c      	ldr	r1, [pc, #112]	; (80017ec <proc_sp_cmd+0x94>)
 800177c:	4618      	mov	r0, r3
 800177e:	f7fe fd5f 	bl	8000240 <strcmp>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d111      	bne.n	80017ac <proc_sp_cmd+0x54>
 8001788:	f107 0308 	add.w	r3, r7, #8
 800178c:	4918      	ldr	r1, [pc, #96]	; (80017f0 <proc_sp_cmd+0x98>)
 800178e:	4618      	mov	r0, r3
 8001790:	f7fe fd56 	bl	8000240 <strcmp>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d108      	bne.n	80017ac <proc_sp_cmd+0x54>
 800179a:	f107 0308 	add.w	r3, r7, #8
 800179e:	4915      	ldr	r1, [pc, #84]	; (80017f4 <proc_sp_cmd+0x9c>)
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7fe fd4d 	bl	8000240 <strcmp>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d012      	beq.n	80017d2 <proc_sp_cmd+0x7a>
			{
				strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 80017ac:	f44f 7280 	mov.w	r2, #256	; 0x100
 80017b0:	6879      	ldr	r1, [r7, #4]
 80017b2:	4811      	ldr	r0, [pc, #68]	; (80017f8 <proc_sp_cmd+0xa0>)
 80017b4:	f008 fc5f 	bl	800a076 <strncpy>

				strcpy(sp_config.timeunit,timeunit);
 80017b8:	f107 0308 	add.w	r3, r7, #8
 80017bc:	4619      	mov	r1, r3
 80017be:	480f      	ldr	r0, [pc, #60]	; (80017fc <proc_sp_cmd+0xa4>)
 80017c0:	f008 fc3f 	bl	800a042 <strcpy>
				sp_config.unit = unit;
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	4a0e      	ldr	r2, [pc, #56]	; (8001800 <proc_sp_cmd+0xa8>)
 80017c8:	6053      	str	r3, [r2, #4]
				send_UART("Sampling timeunit and units changed with success.");
 80017ca:	480e      	ldr	r0, [pc, #56]	; (8001804 <proc_sp_cmd+0xac>)
 80017cc:	f002 fa18 	bl	8003c00 <send_UART>
			else
				send_UART("Invalid Sample Period instruction argument values.");
		}
		else
			send_UART("Invalid Sample Period instruction syntax.");
}
 80017d0:	e006      	b.n	80017e0 <proc_sp_cmd+0x88>
				send_UART("Invalid Sample Period instruction argument values.");
 80017d2:	480d      	ldr	r0, [pc, #52]	; (8001808 <proc_sp_cmd+0xb0>)
 80017d4:	f002 fa14 	bl	8003c00 <send_UART>
}
 80017d8:	e002      	b.n	80017e0 <proc_sp_cmd+0x88>
			send_UART("Invalid Sample Period instruction syntax.");
 80017da:	480c      	ldr	r0, [pc, #48]	; (800180c <proc_sp_cmd+0xb4>)
 80017dc:	f002 fa10 	bl	8003c00 <send_UART>
}
 80017e0:	bf00      	nop
 80017e2:	3710      	adds	r7, #16
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	0800e8a4 	.word	0x0800e8a4
 80017ec:	0800e8b0 	.word	0x0800e8b0
 80017f0:	0800e8b4 	.word	0x0800e8b4
 80017f4:	0800e8b8 	.word	0x0800e8b8
 80017f8:	20014598 	.word	0x20014598
 80017fc:	2000009c 	.word	0x2000009c
 8001800:	20000090 	.word	0x20000090
 8001804:	0800e8bc 	.word	0x0800e8bc
 8001808:	0800e8f0 	.word	0x0800e8f0
 800180c:	0800e924 	.word	0x0800e924

08001810 <proc_ac_cmd>:

void proc_ac_cmd(char* message)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b084      	sub	sp, #16
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
	unsigned int addr3;

	if(sscanf((char*)message, "AC %x", &addr3) == 1)
 8001818:	f107 030c 	add.w	r3, r7, #12
 800181c:	461a      	mov	r2, r3
 800181e:	4912      	ldr	r1, [pc, #72]	; (8001868 <proc_ac_cmd+0x58>)
 8001820:	6878      	ldr	r0, [r7, #4]
 8001822:	f008 fb9d 	bl	8009f60 <siscanf>
 8001826:	4603      	mov	r3, r0
 8001828:	2b01      	cmp	r3, #1
 800182a:	d116      	bne.n	800185a <proc_ac_cmd+0x4a>
	{
		if(addr3 > 0 && addr3 <= 0x0F)
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d00f      	beq.n	8001852 <proc_ac_cmd+0x42>
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	2b0f      	cmp	r3, #15
 8001836:	d80c      	bhi.n	8001852 <proc_ac_cmd+0x42>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001838:	f44f 7280 	mov.w	r2, #256	; 0x100
 800183c:	6879      	ldr	r1, [r7, #4]
 800183e:	480b      	ldr	r0, [pc, #44]	; (800186c <proc_ac_cmd+0x5c>)
 8001840:	f008 fc19 	bl	800a076 <strncpy>

			sp_config.addr3 = addr3;
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	4a0a      	ldr	r2, [pc, #40]	; (8001870 <proc_ac_cmd+0x60>)
 8001848:	6013      	str	r3, [r2, #0]
			send_UART("Analog Channel for Sampling changed with success.");
 800184a:	480a      	ldr	r0, [pc, #40]	; (8001874 <proc_ac_cmd+0x64>)
 800184c:	f002 f9d8 	bl	8003c00 <send_UART>
		else
			send_UART("Invalid Analog Channel instruction argument values.");
	}
	else
		send_UART("Invalid Analog Channel instruction syntax.");
}
 8001850:	e006      	b.n	8001860 <proc_ac_cmd+0x50>
			send_UART("Invalid Analog Channel instruction argument values.");
 8001852:	4809      	ldr	r0, [pc, #36]	; (8001878 <proc_ac_cmd+0x68>)
 8001854:	f002 f9d4 	bl	8003c00 <send_UART>
}
 8001858:	e002      	b.n	8001860 <proc_ac_cmd+0x50>
		send_UART("Invalid Analog Channel instruction syntax.");
 800185a:	4808      	ldr	r0, [pc, #32]	; (800187c <proc_ac_cmd+0x6c>)
 800185c:	f002 f9d0 	bl	8003c00 <send_UART>
}
 8001860:	bf00      	nop
 8001862:	3710      	adds	r7, #16
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	0800e950 	.word	0x0800e950
 800186c:	20014598 	.word	0x20014598
 8001870:	20000090 	.word	0x20000090
 8001874:	0800e958 	.word	0x0800e958
 8001878:	0800e98c 	.word	0x0800e98c
 800187c:	0800e9c0 	.word	0x0800e9c0

08001880 <proc_fni_cmd>:

void proc_fni_cmd(char* message)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
	if(message[3] == '\r')
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	3303      	adds	r3, #3
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	2b0d      	cmp	r3, #13
 8001890:	d10c      	bne.n	80018ac <proc_fni_cmd+0x2c>
	{
		strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001892:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001896:	6879      	ldr	r1, [r7, #4]
 8001898:	4808      	ldr	r0, [pc, #32]	; (80018bc <proc_fni_cmd+0x3c>)
 800189a:	f008 fbec 	bl	800a076 <strncpy>
		sp_config.filter_type = Inf;
 800189e:	4b08      	ldr	r3, [pc, #32]	; (80018c0 <proc_fni_cmd+0x40>)
 80018a0:	2201      	movs	r2, #1
 80018a2:	739a      	strb	r2, [r3, #14]
		send_UART("Filter ON.");
 80018a4:	4807      	ldr	r0, [pc, #28]	; (80018c4 <proc_fni_cmd+0x44>)
 80018a6:	f002 f9ab 	bl	8003c00 <send_UART>
	}
	else
		send_UART("Invalid IRR Filter On instruction syntax.");
}
 80018aa:	e002      	b.n	80018b2 <proc_fni_cmd+0x32>
		send_UART("Invalid IRR Filter On instruction syntax.");
 80018ac:	4806      	ldr	r0, [pc, #24]	; (80018c8 <proc_fni_cmd+0x48>)
 80018ae:	f002 f9a7 	bl	8003c00 <send_UART>
}
 80018b2:	bf00      	nop
 80018b4:	3708      	adds	r7, #8
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	20014598 	.word	0x20014598
 80018c0:	20000090 	.word	0x20000090
 80018c4:	0800e9ec 	.word	0x0800e9ec
 80018c8:	0800e9f8 	.word	0x0800e9f8

080018cc <proc_ffi_cmd>:

void proc_ffi_cmd(char* message)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
	if(message[3] == '\r')
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	3303      	adds	r3, #3
 80018d8:	781b      	ldrb	r3, [r3, #0]
 80018da:	2b0d      	cmp	r3, #13
 80018dc:	d114      	bne.n	8001908 <proc_ffi_cmd+0x3c>
	{
		if(sp_config.filter_type == Inf)
 80018de:	4b0e      	ldr	r3, [pc, #56]	; (8001918 <proc_ffi_cmd+0x4c>)
 80018e0:	7b9b      	ldrb	r3, [r3, #14]
 80018e2:	2b01      	cmp	r3, #1
 80018e4:	d10c      	bne.n	8001900 <proc_ffi_cmd+0x34>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 80018e6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018ea:	6879      	ldr	r1, [r7, #4]
 80018ec:	480b      	ldr	r0, [pc, #44]	; (800191c <proc_ffi_cmd+0x50>)
 80018ee:	f008 fbc2 	bl	800a076 <strncpy>
			sp_config.filter_type = Nf;
 80018f2:	4b09      	ldr	r3, [pc, #36]	; (8001918 <proc_ffi_cmd+0x4c>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	739a      	strb	r2, [r3, #14]
			send_UART("Filter OFF");
 80018f8:	4809      	ldr	r0, [pc, #36]	; (8001920 <proc_ffi_cmd+0x54>)
 80018fa:	f002 f981 	bl	8003c00 <send_UART>
		else
			send_UART("IRR Filter is already off.");
	}
	else
		send_UART("Invalid IRR Filter Off instruction syntax.");
}
 80018fe:	e006      	b.n	800190e <proc_ffi_cmd+0x42>
			send_UART("IRR Filter is already off.");
 8001900:	4808      	ldr	r0, [pc, #32]	; (8001924 <proc_ffi_cmd+0x58>)
 8001902:	f002 f97d 	bl	8003c00 <send_UART>
}
 8001906:	e002      	b.n	800190e <proc_ffi_cmd+0x42>
		send_UART("Invalid IRR Filter Off instruction syntax.");
 8001908:	4807      	ldr	r0, [pc, #28]	; (8001928 <proc_ffi_cmd+0x5c>)
 800190a:	f002 f979 	bl	8003c00 <send_UART>
}
 800190e:	bf00      	nop
 8001910:	3708      	adds	r7, #8
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	20000090 	.word	0x20000090
 800191c:	20014598 	.word	0x20014598
 8001920:	0800ea24 	.word	0x0800ea24
 8001924:	0800ea30 	.word	0x0800ea30
 8001928:	0800ea4c 	.word	0x0800ea4c

0800192c <proc_fnf_cmd>:

void proc_fnf_cmd(char* message)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
	if(message[3] == '\r')
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	3303      	adds	r3, #3
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	2b0d      	cmp	r3, #13
 800193c:	d10c      	bne.n	8001958 <proc_fnf_cmd+0x2c>
	{
		strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 800193e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001942:	6879      	ldr	r1, [r7, #4]
 8001944:	4808      	ldr	r0, [pc, #32]	; (8001968 <proc_fnf_cmd+0x3c>)
 8001946:	f008 fb96 	bl	800a076 <strncpy>
		sp_config.filter_type = Fin;
 800194a:	4b08      	ldr	r3, [pc, #32]	; (800196c <proc_fnf_cmd+0x40>)
 800194c:	2202      	movs	r2, #2
 800194e:	739a      	strb	r2, [r3, #14]
		send_UART("Filter ON.");
 8001950:	4807      	ldr	r0, [pc, #28]	; (8001970 <proc_fnf_cmd+0x44>)
 8001952:	f002 f955 	bl	8003c00 <send_UART>
	}
	else
		send_UART("Invalid FIR Filter On instruction syntax.");
}
 8001956:	e002      	b.n	800195e <proc_fnf_cmd+0x32>
		send_UART("Invalid FIR Filter On instruction syntax.");
 8001958:	4806      	ldr	r0, [pc, #24]	; (8001974 <proc_fnf_cmd+0x48>)
 800195a:	f002 f951 	bl	8003c00 <send_UART>
}
 800195e:	bf00      	nop
 8001960:	3708      	adds	r7, #8
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	20014598 	.word	0x20014598
 800196c:	20000090 	.word	0x20000090
 8001970:	0800e9ec 	.word	0x0800e9ec
 8001974:	0800ea78 	.word	0x0800ea78

08001978 <proc_fff_cmd>:

void proc_fff_cmd(char* message)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
	if(message[3] == '\r')
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	3303      	adds	r3, #3
 8001984:	781b      	ldrb	r3, [r3, #0]
 8001986:	2b0d      	cmp	r3, #13
 8001988:	d114      	bne.n	80019b4 <proc_fff_cmd+0x3c>
	{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 800198a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800198e:	6879      	ldr	r1, [r7, #4]
 8001990:	480c      	ldr	r0, [pc, #48]	; (80019c4 <proc_fff_cmd+0x4c>)
 8001992:	f008 fb70 	bl	800a076 <strncpy>
		if(sp_config.filter_type == Fin){
 8001996:	4b0c      	ldr	r3, [pc, #48]	; (80019c8 <proc_fff_cmd+0x50>)
 8001998:	7b9b      	ldrb	r3, [r3, #14]
 800199a:	2b02      	cmp	r3, #2
 800199c:	d106      	bne.n	80019ac <proc_fff_cmd+0x34>
			sp_config.filter_type = Nf;
 800199e:	4b0a      	ldr	r3, [pc, #40]	; (80019c8 <proc_fff_cmd+0x50>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	739a      	strb	r2, [r3, #14]
			send_UART("Filter OFF");
 80019a4:	4809      	ldr	r0, [pc, #36]	; (80019cc <proc_fff_cmd+0x54>)
 80019a6:	f002 f92b 	bl	8003c00 <send_UART>
		else
			send_UART("FIR Filter is already off.");
	}
	else
		send_UART("Invalid FIR Filter Off instruction syntax.");
}
 80019aa:	e006      	b.n	80019ba <proc_fff_cmd+0x42>
			send_UART("FIR Filter is already off.");
 80019ac:	4808      	ldr	r0, [pc, #32]	; (80019d0 <proc_fff_cmd+0x58>)
 80019ae:	f002 f927 	bl	8003c00 <send_UART>
}
 80019b2:	e002      	b.n	80019ba <proc_fff_cmd+0x42>
		send_UART("Invalid FIR Filter Off instruction syntax.");
 80019b4:	4807      	ldr	r0, [pc, #28]	; (80019d4 <proc_fff_cmd+0x5c>)
 80019b6:	f002 f923 	bl	8003c00 <send_UART>
}
 80019ba:	bf00      	nop
 80019bc:	3708      	adds	r7, #8
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	20014598 	.word	0x20014598
 80019c8:	20000090 	.word	0x20000090
 80019cc:	0800ea24 	.word	0x0800ea24
 80019d0:	0800eaa4 	.word	0x0800eaa4
 80019d4:	0800eac0 	.word	0x0800eac0

080019d8 <proc_s_cmd>:

void proc_s_cmd(char* message)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b084      	sub	sp, #16
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
	unsigned int k_values;

	if(message[1] == '\r')
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	3301      	adds	r3, #1
 80019e4:	781b      	ldrb	r3, [r3, #0]
 80019e6:	2b0d      	cmp	r3, #13
 80019e8:	d120      	bne.n	8001a2c <proc_s_cmd+0x54>
	{
		strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 80019ea:	f44f 7280 	mov.w	r2, #256	; 0x100
 80019ee:	6879      	ldr	r1, [r7, #4]
 80019f0:	4827      	ldr	r0, [pc, #156]	; (8001a90 <proc_s_cmd+0xb8>)
 80019f2:	f008 fb40 	bl	800a076 <strncpy>

		reset_adc_buf();
 80019f6:	f7ff f96b 	bl	8000cd0 <reset_adc_buf>
		counter = 0;
 80019fa:	4b26      	ldr	r3, [pc, #152]	; (8001a94 <proc_s_cmd+0xbc>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	601a      	str	r2, [r3, #0]
		sp_config.sp_limit = 0;
 8001a00:	4b25      	ldr	r3, [pc, #148]	; (8001a98 <proc_s_cmd+0xc0>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	609a      	str	r2, [r3, #8]
		MX_ADC3_Init1(false);
 8001a06:	2000      	movs	r0, #0
 8001a08:	f7fe fff2 	bl	80009f0 <MX_ADC3_Init1>
		config_ADC(sp_config.addr3);
 8001a0c:	4b22      	ldr	r3, [pc, #136]	; (8001a98 <proc_s_cmd+0xc0>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4618      	mov	r0, r3
 8001a12:	f7ff f91f 	bl	8000c54 <config_ADC>
		MX_TIM1_Init1(sp_config);
 8001a16:	4b20      	ldr	r3, [pc, #128]	; (8001a98 <proc_s_cmd+0xc0>)
 8001a18:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a1a:	f001 fc49 	bl	80032b0 <MX_TIM1_Init1>
		HAL_ADC_Start_IT(&hadc3);
 8001a1e:	481f      	ldr	r0, [pc, #124]	; (8001a9c <proc_s_cmd+0xc4>)
 8001a20:	f002 faba 	bl	8003f98 <HAL_ADC_Start_IT>
		HAL_TIM_Base_Start_IT(&htim1);
 8001a24:	481e      	ldr	r0, [pc, #120]	; (8001aa0 <proc_s_cmd+0xc8>)
 8001a26:	f004 fd75 	bl	8006514 <HAL_TIM_Base_Start_IT>
		HAL_TIM_Base_Start_IT(&htim1);
	}
	else
		send_UART("Invalid Sample instruction syntax.");

}
 8001a2a:	e02d      	b.n	8001a88 <proc_s_cmd+0xb0>
	else if(sscanf((char*)message, "S %d", &k_values) == 1)
 8001a2c:	f107 030c 	add.w	r3, r7, #12
 8001a30:	461a      	mov	r2, r3
 8001a32:	491c      	ldr	r1, [pc, #112]	; (8001aa4 <proc_s_cmd+0xcc>)
 8001a34:	6878      	ldr	r0, [r7, #4]
 8001a36:	f008 fa93 	bl	8009f60 <siscanf>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	d120      	bne.n	8001a82 <proc_s_cmd+0xaa>
		strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001a40:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a44:	6879      	ldr	r1, [r7, #4]
 8001a46:	4812      	ldr	r0, [pc, #72]	; (8001a90 <proc_s_cmd+0xb8>)
 8001a48:	f008 fb15 	bl	800a076 <strncpy>
		reset_adc_buf();
 8001a4c:	f7ff f940 	bl	8000cd0 <reset_adc_buf>
		counter = 0;
 8001a50:	4b10      	ldr	r3, [pc, #64]	; (8001a94 <proc_s_cmd+0xbc>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	601a      	str	r2, [r3, #0]
		sp_config.sp_limit = k_values;
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	4a0f      	ldr	r2, [pc, #60]	; (8001a98 <proc_s_cmd+0xc0>)
 8001a5a:	6093      	str	r3, [r2, #8]
		MX_ADC3_Init1(false);
 8001a5c:	2000      	movs	r0, #0
 8001a5e:	f7fe ffc7 	bl	80009f0 <MX_ADC3_Init1>
		config_ADC(sp_config.addr3);
 8001a62:	4b0d      	ldr	r3, [pc, #52]	; (8001a98 <proc_s_cmd+0xc0>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4618      	mov	r0, r3
 8001a68:	f7ff f8f4 	bl	8000c54 <config_ADC>
		MX_TIM1_Init1(sp_config);
 8001a6c:	4b0a      	ldr	r3, [pc, #40]	; (8001a98 <proc_s_cmd+0xc0>)
 8001a6e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a70:	f001 fc1e 	bl	80032b0 <MX_TIM1_Init1>
		HAL_ADC_Start_IT(&hadc3);
 8001a74:	4809      	ldr	r0, [pc, #36]	; (8001a9c <proc_s_cmd+0xc4>)
 8001a76:	f002 fa8f 	bl	8003f98 <HAL_ADC_Start_IT>
		HAL_TIM_Base_Start_IT(&htim1);
 8001a7a:	4809      	ldr	r0, [pc, #36]	; (8001aa0 <proc_s_cmd+0xc8>)
 8001a7c:	f004 fd4a 	bl	8006514 <HAL_TIM_Base_Start_IT>
}
 8001a80:	e002      	b.n	8001a88 <proc_s_cmd+0xb0>
		send_UART("Invalid Sample instruction syntax.");
 8001a82:	4809      	ldr	r0, [pc, #36]	; (8001aa8 <proc_s_cmd+0xd0>)
 8001a84:	f002 f8bc 	bl	8003c00 <send_UART>
}
 8001a88:	bf00      	nop
 8001a8a:	3710      	adds	r7, #16
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	20014598 	.word	0x20014598
 8001a94:	20000318 	.word	0x20000318
 8001a98:	20000090 	.word	0x20000090
 8001a9c:	20010448 	.word	0x20010448
 8001aa0:	20018708 	.word	0x20018708
 8001aa4:	0800eaec 	.word	0x0800eaec
 8001aa8:	0800eaf4 	.word	0x0800eaf4

08001aac <proc_st_cmd>:

void proc_st_cmd(char* message)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
	if(counter > 0)
 8001ab4:	4b15      	ldr	r3, [pc, #84]	; (8001b0c <proc_st_cmd+0x60>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d01f      	beq.n	8001afc <proc_st_cmd+0x50>
	{
		if(message[2] == '\r')
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	3302      	adds	r3, #2
 8001ac0:	781b      	ldrb	r3, [r3, #0]
 8001ac2:	2b0d      	cmp	r3, #13
 8001ac4:	d116      	bne.n	8001af4 <proc_st_cmd+0x48>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001ac6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001aca:	6879      	ldr	r1, [r7, #4]
 8001acc:	4810      	ldr	r0, [pc, #64]	; (8001b10 <proc_st_cmd+0x64>)
 8001ace:	f008 fad2 	bl	800a076 <strncpy>
			counter = 0;
 8001ad2:	4b0e      	ldr	r3, [pc, #56]	; (8001b0c <proc_st_cmd+0x60>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	601a      	str	r2, [r3, #0]
			analog_write(0,0);
 8001ad8:	2100      	movs	r1, #0
 8001ada:	2000      	movs	r0, #0
 8001adc:	f000 fef6 	bl	80028cc <analog_write>
			HAL_ADC_Stop_IT(&hadc3);
 8001ae0:	480c      	ldr	r0, [pc, #48]	; (8001b14 <proc_st_cmd+0x68>)
 8001ae2:	f002 fb31 	bl	8004148 <HAL_ADC_Stop_IT>
			HAL_TIM_Base_Stop_IT(&htim1);
 8001ae6:	480c      	ldr	r0, [pc, #48]	; (8001b18 <proc_st_cmd+0x6c>)
 8001ae8:	f004 fd8c 	bl	8006604 <HAL_TIM_Base_Stop_IT>
			send_UART("Sampling Stopped.");
 8001aec:	480b      	ldr	r0, [pc, #44]	; (8001b1c <proc_st_cmd+0x70>)
 8001aee:	f002 f887 	bl	8003c00 <send_UART>
		else
			send_UART("Invalid Stop Sampling instruction syntax.");
	}
	else
		send_UART("Sampling is not running.");
}
 8001af2:	e006      	b.n	8001b02 <proc_st_cmd+0x56>
			send_UART("Invalid Stop Sampling instruction syntax.");
 8001af4:	480a      	ldr	r0, [pc, #40]	; (8001b20 <proc_st_cmd+0x74>)
 8001af6:	f002 f883 	bl	8003c00 <send_UART>
}
 8001afa:	e002      	b.n	8001b02 <proc_st_cmd+0x56>
		send_UART("Sampling is not running.");
 8001afc:	4809      	ldr	r0, [pc, #36]	; (8001b24 <proc_st_cmd+0x78>)
 8001afe:	f002 f87f 	bl	8003c00 <send_UART>
}
 8001b02:	bf00      	nop
 8001b04:	3708      	adds	r7, #8
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	20000318 	.word	0x20000318
 8001b10:	20014598 	.word	0x20014598
 8001b14:	20010448 	.word	0x20010448
 8001b18:	20018708 	.word	0x20018708
 8001b1c:	0800eb18 	.word	0x0800eb18
 8001b20:	0800eb2c 	.word	0x0800eb2c
 8001b24:	0800eb58 	.word	0x0800eb58

08001b28 <proc_cs_cmd>:


void proc_cs_cmd(char* message)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b084      	sub	sp, #16
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
	// DISABLE ALL
	enable = false;
 8001b30:	4b1c      	ldr	r3, [pc, #112]	; (8001ba4 <proc_cs_cmd+0x7c>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	701a      	strb	r2, [r3, #0]
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 8001b36:	210c      	movs	r1, #12
 8001b38:	481b      	ldr	r0, [pc, #108]	; (8001ba8 <proc_cs_cmd+0x80>)
 8001b3a:	f004 feed 	bl	8006918 <HAL_TIM_PWM_Stop>

	int val;

	if(sscanf((char*) message, "CS %d", &val) == 1)
 8001b3e:	f107 030c 	add.w	r3, r7, #12
 8001b42:	461a      	mov	r2, r3
 8001b44:	4919      	ldr	r1, [pc, #100]	; (8001bac <proc_cs_cmd+0x84>)
 8001b46:	6878      	ldr	r0, [r7, #4]
 8001b48:	f008 fa0a 	bl	8009f60 <siscanf>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b01      	cmp	r3, #1
 8001b50:	d120      	bne.n	8001b94 <proc_cs_cmd+0x6c>
	{
		if(val == 0 || val == 1)
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d002      	beq.n	8001b5e <proc_cs_cmd+0x36>
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	2b01      	cmp	r3, #1
 8001b5c:	d116      	bne.n	8001b8c <proc_cs_cmd+0x64>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001b5e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b62:	6879      	ldr	r1, [r7, #4]
 8001b64:	4812      	ldr	r0, [pc, #72]	; (8001bb0 <proc_cs_cmd+0x88>)
 8001b66:	f008 fa86 	bl	800a076 <strncpy>

			if(val)
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d006      	beq.n	8001b7e <proc_cs_cmd+0x56>
			{
				mode_speed = true;
 8001b70:	4b10      	ldr	r3, [pc, #64]	; (8001bb4 <proc_cs_cmd+0x8c>)
 8001b72:	2201      	movs	r2, #1
 8001b74:	701a      	strb	r2, [r3, #0]
				send_UART("Speed control mode selected.");
 8001b76:	4810      	ldr	r0, [pc, #64]	; (8001bb8 <proc_cs_cmd+0x90>)
 8001b78:	f002 f842 	bl	8003c00 <send_UART>
			if(val)
 8001b7c:	e00e      	b.n	8001b9c <proc_cs_cmd+0x74>
			}
			else
			{
				mode_speed = false;
 8001b7e:	4b0d      	ldr	r3, [pc, #52]	; (8001bb4 <proc_cs_cmd+0x8c>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	701a      	strb	r2, [r3, #0]
				send_UART("PWM control mode selected.");
 8001b84:	480d      	ldr	r0, [pc, #52]	; (8001bbc <proc_cs_cmd+0x94>)
 8001b86:	f002 f83b 	bl	8003c00 <send_UART>
			if(val)
 8001b8a:	e007      	b.n	8001b9c <proc_cs_cmd+0x74>
			}
		}
		else
			send_UART("Invalid Control System instruction argument values.");
 8001b8c:	480c      	ldr	r0, [pc, #48]	; (8001bc0 <proc_cs_cmd+0x98>)
 8001b8e:	f002 f837 	bl	8003c00 <send_UART>
	}
	else
		send_UART("Invalid Control System instruction syntax.");
}
 8001b92:	e003      	b.n	8001b9c <proc_cs_cmd+0x74>
		send_UART("Invalid Control System instruction syntax.");
 8001b94:	480b      	ldr	r0, [pc, #44]	; (8001bc4 <proc_cs_cmd+0x9c>)
 8001b96:	f002 f833 	bl	8003c00 <send_UART>
}
 8001b9a:	e7ff      	b.n	8001b9c <proc_cs_cmd+0x74>
 8001b9c:	bf00      	nop
 8001b9e:	3710      	adds	r7, #16
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	2000031d 	.word	0x2000031d
 8001ba8:	20018754 	.word	0x20018754
 8001bac:	0800eb74 	.word	0x0800eb74
 8001bb0:	20014598 	.word	0x20014598
 8001bb4:	2000031c 	.word	0x2000031c
 8001bb8:	0800eb7c 	.word	0x0800eb7c
 8001bbc:	0800eb9c 	.word	0x0800eb9c
 8001bc0:	0800ebb8 	.word	0x0800ebb8
 8001bc4:	0800ebec 	.word	0x0800ebec

08001bc8 <proc_en_cmd>:


void proc_en_cmd(char* message)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b084      	sub	sp, #16
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
	int val;

	if(sscanf((char*) message, "EN %d", &val) == 1)
 8001bd0:	f107 030c 	add.w	r3, r7, #12
 8001bd4:	461a      	mov	r2, r3
 8001bd6:	491e      	ldr	r1, [pc, #120]	; (8001c50 <proc_en_cmd+0x88>)
 8001bd8:	6878      	ldr	r0, [r7, #4]
 8001bda:	f008 f9c1 	bl	8009f60 <siscanf>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2b01      	cmp	r3, #1
 8001be2:	d12c      	bne.n	8001c3e <proc_en_cmd+0x76>
	{
		if(val == 0 || val == 1)
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d002      	beq.n	8001bf0 <proc_en_cmd+0x28>
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	2b01      	cmp	r3, #1
 8001bee:	d122      	bne.n	8001c36 <proc_en_cmd+0x6e>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001bf0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001bf4:	6879      	ldr	r1, [r7, #4]
 8001bf6:	4817      	ldr	r0, [pc, #92]	; (8001c54 <proc_en_cmd+0x8c>)
 8001bf8:	f008 fa3d 	bl	800a076 <strncpy>

			if(val)
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d00e      	beq.n	8001c20 <proc_en_cmd+0x58>
			{
				send_UART("System enabled with success.");
 8001c02:	4815      	ldr	r0, [pc, #84]	; (8001c58 <proc_en_cmd+0x90>)
 8001c04:	f001 fffc 	bl	8003c00 <send_UART>
				enable = true;
 8001c08:	4b14      	ldr	r3, [pc, #80]	; (8001c5c <proc_en_cmd+0x94>)
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	701a      	strb	r2, [r3, #0]

				if(mode_speed)
 8001c0e:	4b14      	ldr	r3, [pc, #80]	; (8001c60 <proc_en_cmd+0x98>)
 8001c10:	781b      	ldrb	r3, [r3, #0]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d117      	bne.n	8001c46 <proc_en_cmd+0x7e>
				{
					// start speed mode
				}
				else
				{
					HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8001c16:	210c      	movs	r1, #12
 8001c18:	4812      	ldr	r0, [pc, #72]	; (8001c64 <proc_en_cmd+0x9c>)
 8001c1a:	f004 fd83 	bl	8006724 <HAL_TIM_PWM_Start>
			if(val)
 8001c1e:	e012      	b.n	8001c46 <proc_en_cmd+0x7e>
				}
			}
			else
			{
				// DISABLE ALL
				HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 8001c20:	210c      	movs	r1, #12
 8001c22:	4810      	ldr	r0, [pc, #64]	; (8001c64 <proc_en_cmd+0x9c>)
 8001c24:	f004 fe78 	bl	8006918 <HAL_TIM_PWM_Stop>
				send_UART("System disabled with success.");
 8001c28:	480f      	ldr	r0, [pc, #60]	; (8001c68 <proc_en_cmd+0xa0>)
 8001c2a:	f001 ffe9 	bl	8003c00 <send_UART>
				enable = false;
 8001c2e:	4b0b      	ldr	r3, [pc, #44]	; (8001c5c <proc_en_cmd+0x94>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	701a      	strb	r2, [r3, #0]
			if(val)
 8001c34:	e007      	b.n	8001c46 <proc_en_cmd+0x7e>
			}
		}
		else
			send_UART("Invalid Enable instruction argument values.");
 8001c36:	480d      	ldr	r0, [pc, #52]	; (8001c6c <proc_en_cmd+0xa4>)
 8001c38:	f001 ffe2 	bl	8003c00 <send_UART>
	}
	else
		send_UART("Invalid Enable instruction syntax.");
}
 8001c3c:	e004      	b.n	8001c48 <proc_en_cmd+0x80>
		send_UART("Invalid Enable instruction syntax.");
 8001c3e:	480c      	ldr	r0, [pc, #48]	; (8001c70 <proc_en_cmd+0xa8>)
 8001c40:	f001 ffde 	bl	8003c00 <send_UART>
}
 8001c44:	e000      	b.n	8001c48 <proc_en_cmd+0x80>
			if(val)
 8001c46:	bf00      	nop
}
 8001c48:	bf00      	nop
 8001c4a:	3710      	adds	r7, #16
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	0800ec18 	.word	0x0800ec18
 8001c54:	20014598 	.word	0x20014598
 8001c58:	0800ec20 	.word	0x0800ec20
 8001c5c:	2000031d 	.word	0x2000031d
 8001c60:	2000031c 	.word	0x2000031c
 8001c64:	20018754 	.word	0x20018754
 8001c68:	0800ec40 	.word	0x0800ec40
 8001c6c:	0800ec60 	.word	0x0800ec60
 8001c70:	0800ec8c 	.word	0x0800ec8c

08001c74 <proc_un_cmd>:


void proc_un_cmd(char* message)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b08c      	sub	sp, #48	; 0x30
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
	char sign;
	int val;
	int args_read;

	if((args_read = sscanf((char*) message, "UN %c%d", &sign, &val)) == 2)
 8001c7c:	f107 0308 	add.w	r3, r7, #8
 8001c80:	f107 020f 	add.w	r2, r7, #15
 8001c84:	4997      	ldr	r1, [pc, #604]	; (8001ee4 <proc_un_cmd+0x270>)
 8001c86:	6878      	ldr	r0, [r7, #4]
 8001c88:	f008 f96a 	bl	8009f60 <siscanf>
 8001c8c:	6138      	str	r0, [r7, #16]
 8001c8e:	693b      	ldr	r3, [r7, #16]
 8001c90:	2b02      	cmp	r3, #2
 8001c92:	f040 80ee 	bne.w	8001e72 <proc_un_cmd+0x1fe>
	{
		if(val >= 0 && val <= 100 && (sign == '+' || sign == '-'))
 8001c96:	68bb      	ldr	r3, [r7, #8]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	f2c0 80e6 	blt.w	8001e6a <proc_un_cmd+0x1f6>
 8001c9e:	68bb      	ldr	r3, [r7, #8]
 8001ca0:	2b64      	cmp	r3, #100	; 0x64
 8001ca2:	f300 80e2 	bgt.w	8001e6a <proc_un_cmd+0x1f6>
 8001ca6:	7bfb      	ldrb	r3, [r7, #15]
 8001ca8:	2b2b      	cmp	r3, #43	; 0x2b
 8001caa:	d003      	beq.n	8001cb4 <proc_un_cmd+0x40>
 8001cac:	7bfb      	ldrb	r3, [r7, #15]
 8001cae:	2b2d      	cmp	r3, #45	; 0x2d
 8001cb0:	f040 80db 	bne.w	8001e6a <proc_un_cmd+0x1f6>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001cb4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001cb8:	6879      	ldr	r1, [r7, #4]
 8001cba:	488b      	ldr	r0, [pc, #556]	; (8001ee8 <proc_un_cmd+0x274>)
 8001cbc:	f008 f9db 	bl	800a076 <strncpy>

			if(sign == '+')
 8001cc0:	7bfb      	ldrb	r3, [r7, #15]
 8001cc2:	2b2b      	cmp	r3, #43	; 0x2b
 8001cc4:	d168      	bne.n	8001d98 <proc_un_cmd+0x124>
			{
				if(!direction)
 8001cc6:	4b89      	ldr	r3, [pc, #548]	; (8001eec <proc_un_cmd+0x278>)
 8001cc8:	781b      	ldrb	r3, [r3, #0]
 8001cca:	f083 0301 	eor.w	r3, r3, #1
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d022      	beq.n	8001d1a <proc_un_cmd+0xa6>
				{
					for(int i = duty_cycle; i > 0; i--)
 8001cd4:	4b86      	ldr	r3, [pc, #536]	; (8001ef0 <proc_un_cmd+0x27c>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001cda:	e00f      	b.n	8001cfc <proc_un_cmd+0x88>
					{
						TIM2->CCR4 = duty_cycle = i - 1;
 8001cdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cde:	3b01      	subs	r3, #1
 8001ce0:	461a      	mov	r2, r3
 8001ce2:	4b83      	ldr	r3, [pc, #524]	; (8001ef0 <proc_un_cmd+0x27c>)
 8001ce4:	601a      	str	r2, [r3, #0]
 8001ce6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001cea:	4b81      	ldr	r3, [pc, #516]	; (8001ef0 <proc_un_cmd+0x27c>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	6413      	str	r3, [r2, #64]	; 0x40
						HAL_Delay(RECOVERY_TIME_MS);
 8001cf0:	200a      	movs	r0, #10
 8001cf2:	f002 f8e9 	bl	8003ec8 <HAL_Delay>
					for(int i = duty_cycle; i > 0; i--)
 8001cf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cf8:	3b01      	subs	r3, #1
 8001cfa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001cfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	dcec      	bgt.n	8001cdc <proc_un_cmd+0x68>
					}

					HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, 0);
 8001d02:	2200      	movs	r2, #0
 8001d04:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d08:	487a      	ldr	r0, [pc, #488]	; (8001ef4 <proc_un_cmd+0x280>)
 8001d0a:	f003 fa37 	bl	800517c <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, 1);
 8001d0e:	2201      	movs	r2, #1
 8001d10:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d14:	4878      	ldr	r0, [pc, #480]	; (8001ef8 <proc_un_cmd+0x284>)
 8001d16:	f003 fa31 	bl	800517c <HAL_GPIO_WritePin>
				}

				if(duty_cycle > val)
 8001d1a:	4b75      	ldr	r3, [pc, #468]	; (8001ef0 <proc_un_cmd+0x27c>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	68ba      	ldr	r2, [r7, #8]
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d918      	bls.n	8001d56 <proc_un_cmd+0xe2>
				{
					for(int i = duty_cycle; i > val; i--)
 8001d24:	4b72      	ldr	r3, [pc, #456]	; (8001ef0 <proc_un_cmd+0x27c>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d2a:	e00f      	b.n	8001d4c <proc_un_cmd+0xd8>
					{
						TIM2->CCR4 = duty_cycle = i - 1;
 8001d2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d2e:	3b01      	subs	r3, #1
 8001d30:	461a      	mov	r2, r3
 8001d32:	4b6f      	ldr	r3, [pc, #444]	; (8001ef0 <proc_un_cmd+0x27c>)
 8001d34:	601a      	str	r2, [r3, #0]
 8001d36:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d3a:	4b6d      	ldr	r3, [pc, #436]	; (8001ef0 <proc_un_cmd+0x27c>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	6413      	str	r3, [r2, #64]	; 0x40
						HAL_Delay(RECOVERY_TIME_MS);
 8001d40:	200a      	movs	r0, #10
 8001d42:	f002 f8c1 	bl	8003ec8 <HAL_Delay>
					for(int i = duty_cycle; i > val; i--)
 8001d46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d48:	3b01      	subs	r3, #1
 8001d4a:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d4c:	68bb      	ldr	r3, [r7, #8]
 8001d4e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001d50:	429a      	cmp	r2, r3
 8001d52:	dceb      	bgt.n	8001d2c <proc_un_cmd+0xb8>
 8001d54:	e01c      	b.n	8001d90 <proc_un_cmd+0x11c>
					}
				}
				else if(duty_cycle < val)
 8001d56:	4b66      	ldr	r3, [pc, #408]	; (8001ef0 <proc_un_cmd+0x27c>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	68ba      	ldr	r2, [r7, #8]
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d217      	bcs.n	8001d90 <proc_un_cmd+0x11c>
				{
					for(int i = duty_cycle; i < val; i++)
 8001d60:	4b63      	ldr	r3, [pc, #396]	; (8001ef0 <proc_un_cmd+0x27c>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	627b      	str	r3, [r7, #36]	; 0x24
 8001d66:	e00f      	b.n	8001d88 <proc_un_cmd+0x114>
					{
						TIM2->CCR4 = duty_cycle = i + 1;
 8001d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d6a:	3301      	adds	r3, #1
 8001d6c:	461a      	mov	r2, r3
 8001d6e:	4b60      	ldr	r3, [pc, #384]	; (8001ef0 <proc_un_cmd+0x27c>)
 8001d70:	601a      	str	r2, [r3, #0]
 8001d72:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d76:	4b5e      	ldr	r3, [pc, #376]	; (8001ef0 <proc_un_cmd+0x27c>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	6413      	str	r3, [r2, #64]	; 0x40
						HAL_Delay(RECOVERY_TIME_MS);
 8001d7c:	200a      	movs	r0, #10
 8001d7e:	f002 f8a3 	bl	8003ec8 <HAL_Delay>
					for(int i = duty_cycle; i < val; i++)
 8001d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d84:	3301      	adds	r3, #1
 8001d86:	627b      	str	r3, [r7, #36]	; 0x24
 8001d88:	68bb      	ldr	r3, [r7, #8]
 8001d8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	dbeb      	blt.n	8001d68 <proc_un_cmd+0xf4>
					}
				}

				direction = true;
 8001d90:	4b56      	ldr	r3, [pc, #344]	; (8001eec <proc_un_cmd+0x278>)
 8001d92:	2201      	movs	r2, #1
 8001d94:	701a      	strb	r2, [r3, #0]
 8001d96:	e064      	b.n	8001e62 <proc_un_cmd+0x1ee>
			}
			else
			{
				if(direction)
 8001d98:	4b54      	ldr	r3, [pc, #336]	; (8001eec <proc_un_cmd+0x278>)
 8001d9a:	781b      	ldrb	r3, [r3, #0]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d022      	beq.n	8001de6 <proc_un_cmd+0x172>
				{
					for(int i = duty_cycle; i > 0; i--)
 8001da0:	4b53      	ldr	r3, [pc, #332]	; (8001ef0 <proc_un_cmd+0x27c>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	623b      	str	r3, [r7, #32]
 8001da6:	e00f      	b.n	8001dc8 <proc_un_cmd+0x154>
					{
						TIM2->CCR4 = duty_cycle = i - 1;
 8001da8:	6a3b      	ldr	r3, [r7, #32]
 8001daa:	3b01      	subs	r3, #1
 8001dac:	461a      	mov	r2, r3
 8001dae:	4b50      	ldr	r3, [pc, #320]	; (8001ef0 <proc_un_cmd+0x27c>)
 8001db0:	601a      	str	r2, [r3, #0]
 8001db2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001db6:	4b4e      	ldr	r3, [pc, #312]	; (8001ef0 <proc_un_cmd+0x27c>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	6413      	str	r3, [r2, #64]	; 0x40
						HAL_Delay(RECOVERY_TIME_MS);
 8001dbc:	200a      	movs	r0, #10
 8001dbe:	f002 f883 	bl	8003ec8 <HAL_Delay>
					for(int i = duty_cycle; i > 0; i--)
 8001dc2:	6a3b      	ldr	r3, [r7, #32]
 8001dc4:	3b01      	subs	r3, #1
 8001dc6:	623b      	str	r3, [r7, #32]
 8001dc8:	6a3b      	ldr	r3, [r7, #32]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	dcec      	bgt.n	8001da8 <proc_un_cmd+0x134>
					}

					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, 0);
 8001dce:	2200      	movs	r2, #0
 8001dd0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001dd4:	4848      	ldr	r0, [pc, #288]	; (8001ef8 <proc_un_cmd+0x284>)
 8001dd6:	f003 f9d1 	bl	800517c <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, 1);
 8001dda:	2201      	movs	r2, #1
 8001ddc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001de0:	4844      	ldr	r0, [pc, #272]	; (8001ef4 <proc_un_cmd+0x280>)
 8001de2:	f003 f9cb 	bl	800517c <HAL_GPIO_WritePin>
				}

				if(duty_cycle > val)
 8001de6:	4b42      	ldr	r3, [pc, #264]	; (8001ef0 <proc_un_cmd+0x27c>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	68ba      	ldr	r2, [r7, #8]
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d918      	bls.n	8001e22 <proc_un_cmd+0x1ae>
				{
					for(int i = duty_cycle; i > val; i--)
 8001df0:	4b3f      	ldr	r3, [pc, #252]	; (8001ef0 <proc_un_cmd+0x27c>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	61fb      	str	r3, [r7, #28]
 8001df6:	e00f      	b.n	8001e18 <proc_un_cmd+0x1a4>
					{
						TIM2->CCR4 = duty_cycle = i - 1;
 8001df8:	69fb      	ldr	r3, [r7, #28]
 8001dfa:	3b01      	subs	r3, #1
 8001dfc:	461a      	mov	r2, r3
 8001dfe:	4b3c      	ldr	r3, [pc, #240]	; (8001ef0 <proc_un_cmd+0x27c>)
 8001e00:	601a      	str	r2, [r3, #0]
 8001e02:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e06:	4b3a      	ldr	r3, [pc, #232]	; (8001ef0 <proc_un_cmd+0x27c>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	6413      	str	r3, [r2, #64]	; 0x40
						HAL_Delay(RECOVERY_TIME_MS);
 8001e0c:	200a      	movs	r0, #10
 8001e0e:	f002 f85b 	bl	8003ec8 <HAL_Delay>
					for(int i = duty_cycle; i > val; i--)
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	3b01      	subs	r3, #1
 8001e16:	61fb      	str	r3, [r7, #28]
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	69fa      	ldr	r2, [r7, #28]
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	dceb      	bgt.n	8001df8 <proc_un_cmd+0x184>
 8001e20:	e01c      	b.n	8001e5c <proc_un_cmd+0x1e8>
					}
				}
				else if(duty_cycle < val)
 8001e22:	4b33      	ldr	r3, [pc, #204]	; (8001ef0 <proc_un_cmd+0x27c>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	68ba      	ldr	r2, [r7, #8]
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d217      	bcs.n	8001e5c <proc_un_cmd+0x1e8>
				{
					for(int i = duty_cycle; i < val; i++)
 8001e2c:	4b30      	ldr	r3, [pc, #192]	; (8001ef0 <proc_un_cmd+0x27c>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	61bb      	str	r3, [r7, #24]
 8001e32:	e00f      	b.n	8001e54 <proc_un_cmd+0x1e0>
					{
						TIM2->CCR4 = duty_cycle = i + 1;
 8001e34:	69bb      	ldr	r3, [r7, #24]
 8001e36:	3301      	adds	r3, #1
 8001e38:	461a      	mov	r2, r3
 8001e3a:	4b2d      	ldr	r3, [pc, #180]	; (8001ef0 <proc_un_cmd+0x27c>)
 8001e3c:	601a      	str	r2, [r3, #0]
 8001e3e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e42:	4b2b      	ldr	r3, [pc, #172]	; (8001ef0 <proc_un_cmd+0x27c>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	6413      	str	r3, [r2, #64]	; 0x40
						HAL_Delay(RECOVERY_TIME_MS);
 8001e48:	200a      	movs	r0, #10
 8001e4a:	f002 f83d 	bl	8003ec8 <HAL_Delay>
					for(int i = duty_cycle; i < val; i++)
 8001e4e:	69bb      	ldr	r3, [r7, #24]
 8001e50:	3301      	adds	r3, #1
 8001e52:	61bb      	str	r3, [r7, #24]
 8001e54:	68bb      	ldr	r3, [r7, #8]
 8001e56:	69ba      	ldr	r2, [r7, #24]
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	dbeb      	blt.n	8001e34 <proc_un_cmd+0x1c0>
					}
				}

				direction = false;
 8001e5c:	4b23      	ldr	r3, [pc, #140]	; (8001eec <proc_un_cmd+0x278>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	701a      	strb	r2, [r3, #0]
			}

			send_UART("PWM average voltage changed with success.");
 8001e62:	4826      	ldr	r0, [pc, #152]	; (8001efc <proc_un_cmd+0x288>)
 8001e64:	f001 fecc 	bl	8003c00 <send_UART>
		else
			send_UART("Invalid Normalized Voltage instruction argument values.");
	}
	else
		send_UART("Invalid Normalized Voltage instruction syntax.");
}
 8001e68:	e038      	b.n	8001edc <proc_un_cmd+0x268>
			send_UART("Invalid Normalized Voltage instruction argument values.");
 8001e6a:	4825      	ldr	r0, [pc, #148]	; (8001f00 <proc_un_cmd+0x28c>)
 8001e6c:	f001 fec8 	bl	8003c00 <send_UART>
}
 8001e70:	e034      	b.n	8001edc <proc_un_cmd+0x268>
	else if(sscanf((char*) message, "UN %d", &val) == 1)
 8001e72:	f107 0308 	add.w	r3, r7, #8
 8001e76:	461a      	mov	r2, r3
 8001e78:	4922      	ldr	r1, [pc, #136]	; (8001f04 <proc_un_cmd+0x290>)
 8001e7a:	6878      	ldr	r0, [r7, #4]
 8001e7c:	f008 f870 	bl	8009f60 <siscanf>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b01      	cmp	r3, #1
 8001e84:	d127      	bne.n	8001ed6 <proc_un_cmd+0x262>
		if(!val)
 8001e86:	68bb      	ldr	r3, [r7, #8]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d120      	bne.n	8001ece <proc_un_cmd+0x25a>
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001e8c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e90:	6879      	ldr	r1, [r7, #4]
 8001e92:	4815      	ldr	r0, [pc, #84]	; (8001ee8 <proc_un_cmd+0x274>)
 8001e94:	f008 f8ef 	bl	800a076 <strncpy>
			for(int i = duty_cycle; i > 0; i--)
 8001e98:	4b15      	ldr	r3, [pc, #84]	; (8001ef0 <proc_un_cmd+0x27c>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	617b      	str	r3, [r7, #20]
 8001e9e:	e00f      	b.n	8001ec0 <proc_un_cmd+0x24c>
				TIM2->CCR4 = duty_cycle = i - 1;
 8001ea0:	697b      	ldr	r3, [r7, #20]
 8001ea2:	3b01      	subs	r3, #1
 8001ea4:	461a      	mov	r2, r3
 8001ea6:	4b12      	ldr	r3, [pc, #72]	; (8001ef0 <proc_un_cmd+0x27c>)
 8001ea8:	601a      	str	r2, [r3, #0]
 8001eaa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001eae:	4b10      	ldr	r3, [pc, #64]	; (8001ef0 <proc_un_cmd+0x27c>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	6413      	str	r3, [r2, #64]	; 0x40
				HAL_Delay(RECOVERY_TIME_MS);
 8001eb4:	200a      	movs	r0, #10
 8001eb6:	f002 f807 	bl	8003ec8 <HAL_Delay>
			for(int i = duty_cycle; i > 0; i--)
 8001eba:	697b      	ldr	r3, [r7, #20]
 8001ebc:	3b01      	subs	r3, #1
 8001ebe:	617b      	str	r3, [r7, #20]
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	dcec      	bgt.n	8001ea0 <proc_un_cmd+0x22c>
			send_UART("PWM average voltage changed with success.");
 8001ec6:	480d      	ldr	r0, [pc, #52]	; (8001efc <proc_un_cmd+0x288>)
 8001ec8:	f001 fe9a 	bl	8003c00 <send_UART>
}
 8001ecc:	e006      	b.n	8001edc <proc_un_cmd+0x268>
			send_UART("Invalid Normalized Voltage instruction argument values.");
 8001ece:	480c      	ldr	r0, [pc, #48]	; (8001f00 <proc_un_cmd+0x28c>)
 8001ed0:	f001 fe96 	bl	8003c00 <send_UART>
}
 8001ed4:	e002      	b.n	8001edc <proc_un_cmd+0x268>
		send_UART("Invalid Normalized Voltage instruction syntax.");
 8001ed6:	480c      	ldr	r0, [pc, #48]	; (8001f08 <proc_un_cmd+0x294>)
 8001ed8:	f001 fe92 	bl	8003c00 <send_UART>
}
 8001edc:	bf00      	nop
 8001ede:	3730      	adds	r7, #48	; 0x30
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	0800ecb0 	.word	0x0800ecb0
 8001ee8:	20014598 	.word	0x20014598
 8001eec:	2000031e 	.word	0x2000031e
 8001ef0:	20000320 	.word	0x20000320
 8001ef4:	40021000 	.word	0x40021000
 8001ef8:	40020400 	.word	0x40020400
 8001efc:	0800ecb8 	.word	0x0800ecb8
 8001f00:	0800ece4 	.word	0x0800ece4
 8001f04:	0800ed1c 	.word	0x0800ed1c
 8001f08:	0800ed24 	.word	0x0800ed24

08001f0c <proc_vr_cmd>:


void proc_vr_cmd(char* message)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b084      	sub	sp, #16
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
	char sign;
	int val;

	if(sscanf((char*) message, "VR %c%d", &sign, &val) == 2)
 8001f14:	f107 0308 	add.w	r3, r7, #8
 8001f18:	f107 020f 	add.w	r2, r7, #15
 8001f1c:	491a      	ldr	r1, [pc, #104]	; (8001f88 <proc_vr_cmd+0x7c>)
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f008 f81e 	bl	8009f60 <siscanf>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b02      	cmp	r3, #2
 8001f28:	d127      	bne.n	8001f7a <proc_vr_cmd+0x6e>
	{
		if(val >= 0 && val <= 160)
 8001f2a:	68bb      	ldr	r3, [r7, #8]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	db20      	blt.n	8001f72 <proc_vr_cmd+0x66>
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	2ba0      	cmp	r3, #160	; 0xa0
 8001f34:	dc1d      	bgt.n	8001f72 <proc_vr_cmd+0x66>
		{
			if(sign == '+' || sign == '-')
 8001f36:	7bfb      	ldrb	r3, [r7, #15]
 8001f38:	2b2b      	cmp	r3, #43	; 0x2b
 8001f3a:	d002      	beq.n	8001f42 <proc_vr_cmd+0x36>
 8001f3c:	7bfb      	ldrb	r3, [r7, #15]
 8001f3e:	2b2d      	cmp	r3, #45	; 0x2d
 8001f40:	d105      	bne.n	8001f4e <proc_vr_cmd+0x42>
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001f42:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f46:	6879      	ldr	r1, [r7, #4]
 8001f48:	4810      	ldr	r0, [pc, #64]	; (8001f8c <proc_vr_cmd+0x80>)
 8001f4a:	f008 f894 	bl	800a076 <strncpy>

			speed = val;
 8001f4e:	68bb      	ldr	r3, [r7, #8]
 8001f50:	461a      	mov	r2, r3
 8001f52:	4b0f      	ldr	r3, [pc, #60]	; (8001f90 <proc_vr_cmd+0x84>)
 8001f54:	601a      	str	r2, [r3, #0]

			if(sign == '+')
 8001f56:	7bfb      	ldrb	r3, [r7, #15]
 8001f58:	2b2b      	cmp	r3, #43	; 0x2b
 8001f5a:	d103      	bne.n	8001f64 <proc_vr_cmd+0x58>
				direction = true;
 8001f5c:	4b0d      	ldr	r3, [pc, #52]	; (8001f94 <proc_vr_cmd+0x88>)
 8001f5e:	2201      	movs	r2, #1
 8001f60:	701a      	strb	r2, [r3, #0]
 8001f62:	e002      	b.n	8001f6a <proc_vr_cmd+0x5e>
			else
				direction = false;
 8001f64:	4b0b      	ldr	r3, [pc, #44]	; (8001f94 <proc_vr_cmd+0x88>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	701a      	strb	r2, [r3, #0]

			send_UART("Speed changed with success.");
 8001f6a:	480b      	ldr	r0, [pc, #44]	; (8001f98 <proc_vr_cmd+0x8c>)
 8001f6c:	f001 fe48 	bl	8003c00 <send_UART>
		else
			send_UART("Invalid Reference Speed instruction argument values.");
	}
	else
		send_UART("Invalid Reference Speed instruction syntax.");
}
 8001f70:	e006      	b.n	8001f80 <proc_vr_cmd+0x74>
			send_UART("Invalid Reference Speed instruction argument values.");
 8001f72:	480a      	ldr	r0, [pc, #40]	; (8001f9c <proc_vr_cmd+0x90>)
 8001f74:	f001 fe44 	bl	8003c00 <send_UART>
}
 8001f78:	e002      	b.n	8001f80 <proc_vr_cmd+0x74>
		send_UART("Invalid Reference Speed instruction syntax.");
 8001f7a:	4809      	ldr	r0, [pc, #36]	; (8001fa0 <proc_vr_cmd+0x94>)
 8001f7c:	f001 fe40 	bl	8003c00 <send_UART>
}
 8001f80:	bf00      	nop
 8001f82:	3710      	adds	r7, #16
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	0800ed54 	.word	0x0800ed54
 8001f8c:	20014598 	.word	0x20014598
 8001f90:	20000324 	.word	0x20000324
 8001f94:	2000031e 	.word	0x2000031e
 8001f98:	0800ed5c 	.word	0x0800ed5c
 8001f9c:	0800ed78 	.word	0x0800ed78
 8001fa0:	0800edb0 	.word	0x0800edb0

08001fa4 <proc_inc_cmd>:

void proc_inc_cmd(char* message)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b084      	sub	sp, #16
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
	strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001fac:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001fb0:	6879      	ldr	r1, [r7, #4]
 8001fb2:	483b      	ldr	r0, [pc, #236]	; (80020a0 <proc_inc_cmd+0xfc>)
 8001fb4:	f008 f85f 	bl	800a076 <strncpy>

	if(mode_speed)
 8001fb8:	4b3a      	ldr	r3, [pc, #232]	; (80020a4 <proc_inc_cmd+0x100>)
 8001fba:	781b      	ldrb	r3, [r3, #0]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d014      	beq.n	8001fea <proc_inc_cmd+0x46>
	{
		if(speed < 156)
 8001fc0:	4b39      	ldr	r3, [pc, #228]	; (80020a8 <proc_inc_cmd+0x104>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	2b9b      	cmp	r3, #155	; 0x9b
 8001fc6:	d805      	bhi.n	8001fd4 <proc_inc_cmd+0x30>
			speed += 5;
 8001fc8:	4b37      	ldr	r3, [pc, #220]	; (80020a8 <proc_inc_cmd+0x104>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	3305      	adds	r3, #5
 8001fce:	4a36      	ldr	r2, [pc, #216]	; (80020a8 <proc_inc_cmd+0x104>)
 8001fd0:	6013      	str	r3, [r2, #0]
 8001fd2:	e002      	b.n	8001fda <proc_inc_cmd+0x36>
		else
			speed = 160;
 8001fd4:	4b34      	ldr	r3, [pc, #208]	; (80020a8 <proc_inc_cmd+0x104>)
 8001fd6:	22a0      	movs	r2, #160	; 0xa0
 8001fd8:	601a      	str	r2, [r3, #0]

		sprintf(message, "Speed updated to %d rpm.", speed);
 8001fda:	4b33      	ldr	r3, [pc, #204]	; (80020a8 <proc_inc_cmd+0x104>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	461a      	mov	r2, r3
 8001fe0:	4932      	ldr	r1, [pc, #200]	; (80020ac <proc_inc_cmd+0x108>)
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f007 ff9c 	bl	8009f20 <siprintf>
 8001fe8:	e052      	b.n	8002090 <proc_inc_cmd+0xec>
	}
	else
	{
		if(duty_cycle == 0)
 8001fea:	4b31      	ldr	r3, [pc, #196]	; (80020b0 <proc_inc_cmd+0x10c>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d10e      	bne.n	8002010 <proc_inc_cmd+0x6c>
		{
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, 0);
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ff8:	482e      	ldr	r0, [pc, #184]	; (80020b4 <proc_inc_cmd+0x110>)
 8001ffa:	f003 f8bf 	bl	800517c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, 1);
 8001ffe:	2201      	movs	r2, #1
 8002000:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002004:	482c      	ldr	r0, [pc, #176]	; (80020b8 <proc_inc_cmd+0x114>)
 8002006:	f003 f8b9 	bl	800517c <HAL_GPIO_WritePin>
			direction = true;
 800200a:	4b2c      	ldr	r3, [pc, #176]	; (80020bc <proc_inc_cmd+0x118>)
 800200c:	2201      	movs	r2, #1
 800200e:	701a      	strb	r2, [r3, #0]
		}

		if(direction)
 8002010:	4b2a      	ldr	r3, [pc, #168]	; (80020bc <proc_inc_cmd+0x118>)
 8002012:	781b      	ldrb	r3, [r3, #0]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d01a      	beq.n	800204e <proc_inc_cmd+0xaa>
		{
			for(int i = 0; i < 5 && duty_cycle < 100; ++i)
 8002018:	2300      	movs	r3, #0
 800201a:	60fb      	str	r3, [r7, #12]
 800201c:	e00f      	b.n	800203e <proc_inc_cmd+0x9a>
			{
				TIM2->CCR4 = ++duty_cycle;
 800201e:	4b24      	ldr	r3, [pc, #144]	; (80020b0 <proc_inc_cmd+0x10c>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	3301      	adds	r3, #1
 8002024:	4a22      	ldr	r2, [pc, #136]	; (80020b0 <proc_inc_cmd+0x10c>)
 8002026:	6013      	str	r3, [r2, #0]
 8002028:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800202c:	4b20      	ldr	r3, [pc, #128]	; (80020b0 <proc_inc_cmd+0x10c>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	6413      	str	r3, [r2, #64]	; 0x40
				HAL_Delay(RECOVERY_TIME_MS);
 8002032:	200a      	movs	r0, #10
 8002034:	f001 ff48 	bl	8003ec8 <HAL_Delay>
			for(int i = 0; i < 5 && duty_cycle < 100; ++i)
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	3301      	adds	r3, #1
 800203c:	60fb      	str	r3, [r7, #12]
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	2b04      	cmp	r3, #4
 8002042:	dc1e      	bgt.n	8002082 <proc_inc_cmd+0xde>
 8002044:	4b1a      	ldr	r3, [pc, #104]	; (80020b0 <proc_inc_cmd+0x10c>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	2b63      	cmp	r3, #99	; 0x63
 800204a:	d9e8      	bls.n	800201e <proc_inc_cmd+0x7a>
 800204c:	e019      	b.n	8002082 <proc_inc_cmd+0xde>
			}
		}
		else
		{
			for(int i = 0; i < 5 && duty_cycle > 0; ++i)
 800204e:	2300      	movs	r3, #0
 8002050:	60bb      	str	r3, [r7, #8]
 8002052:	e00f      	b.n	8002074 <proc_inc_cmd+0xd0>
			{
				TIM2->CCR4 = --duty_cycle;
 8002054:	4b16      	ldr	r3, [pc, #88]	; (80020b0 <proc_inc_cmd+0x10c>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	3b01      	subs	r3, #1
 800205a:	4a15      	ldr	r2, [pc, #84]	; (80020b0 <proc_inc_cmd+0x10c>)
 800205c:	6013      	str	r3, [r2, #0]
 800205e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002062:	4b13      	ldr	r3, [pc, #76]	; (80020b0 <proc_inc_cmd+0x10c>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	6413      	str	r3, [r2, #64]	; 0x40
				HAL_Delay(RECOVERY_TIME_MS);
 8002068:	200a      	movs	r0, #10
 800206a:	f001 ff2d 	bl	8003ec8 <HAL_Delay>
			for(int i = 0; i < 5 && duty_cycle > 0; ++i)
 800206e:	68bb      	ldr	r3, [r7, #8]
 8002070:	3301      	adds	r3, #1
 8002072:	60bb      	str	r3, [r7, #8]
 8002074:	68bb      	ldr	r3, [r7, #8]
 8002076:	2b04      	cmp	r3, #4
 8002078:	dc03      	bgt.n	8002082 <proc_inc_cmd+0xde>
 800207a:	4b0d      	ldr	r3, [pc, #52]	; (80020b0 <proc_inc_cmd+0x10c>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d1e8      	bne.n	8002054 <proc_inc_cmd+0xb0>
			}
		}

		sprintf((char*) message, "Duty cycle updated to %d%%.", duty_cycle);
 8002082:	4b0b      	ldr	r3, [pc, #44]	; (80020b0 <proc_inc_cmd+0x10c>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	461a      	mov	r2, r3
 8002088:	490d      	ldr	r1, [pc, #52]	; (80020c0 <proc_inc_cmd+0x11c>)
 800208a:	6878      	ldr	r0, [r7, #4]
 800208c:	f007 ff48 	bl	8009f20 <siprintf>
	}

	send_UART(message);
 8002090:	6878      	ldr	r0, [r7, #4]
 8002092:	f001 fdb5 	bl	8003c00 <send_UART>
}
 8002096:	bf00      	nop
 8002098:	3710      	adds	r7, #16
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	20014598 	.word	0x20014598
 80020a4:	2000031c 	.word	0x2000031c
 80020a8:	20000324 	.word	0x20000324
 80020ac:	0800eddc 	.word	0x0800eddc
 80020b0:	20000320 	.word	0x20000320
 80020b4:	40021000 	.word	0x40021000
 80020b8:	40020400 	.word	0x40020400
 80020bc:	2000031e 	.word	0x2000031e
 80020c0:	0800edf8 	.word	0x0800edf8

080020c4 <proc_dec_cmd>:

void proc_dec_cmd(char* message)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b084      	sub	sp, #16
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
	if(mode_speed)
 80020cc:	4b3a      	ldr	r3, [pc, #232]	; (80021b8 <proc_dec_cmd+0xf4>)
 80020ce:	781b      	ldrb	r3, [r3, #0]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d014      	beq.n	80020fe <proc_dec_cmd+0x3a>
	{
		if(speed > 4)
 80020d4:	4b39      	ldr	r3, [pc, #228]	; (80021bc <proc_dec_cmd+0xf8>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	2b04      	cmp	r3, #4
 80020da:	d905      	bls.n	80020e8 <proc_dec_cmd+0x24>
			speed -= 5;
 80020dc:	4b37      	ldr	r3, [pc, #220]	; (80021bc <proc_dec_cmd+0xf8>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	3b05      	subs	r3, #5
 80020e2:	4a36      	ldr	r2, [pc, #216]	; (80021bc <proc_dec_cmd+0xf8>)
 80020e4:	6013      	str	r3, [r2, #0]
 80020e6:	e002      	b.n	80020ee <proc_dec_cmd+0x2a>
		else
			speed = 0;
 80020e8:	4b34      	ldr	r3, [pc, #208]	; (80021bc <proc_dec_cmd+0xf8>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	601a      	str	r2, [r3, #0]

		sprintf((char*) message, "Speed updated to %d rpm.", speed);
 80020ee:	4b33      	ldr	r3, [pc, #204]	; (80021bc <proc_dec_cmd+0xf8>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	461a      	mov	r2, r3
 80020f4:	4932      	ldr	r1, [pc, #200]	; (80021c0 <proc_dec_cmd+0xfc>)
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	f007 ff12 	bl	8009f20 <siprintf>
 80020fc:	e055      	b.n	80021aa <proc_dec_cmd+0xe6>
	}
	else
	{
		if(duty_cycle == 0)
 80020fe:	4b31      	ldr	r3, [pc, #196]	; (80021c4 <proc_dec_cmd+0x100>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d10e      	bne.n	8002124 <proc_dec_cmd+0x60>
		{
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, 0);
 8002106:	2200      	movs	r2, #0
 8002108:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800210c:	482e      	ldr	r0, [pc, #184]	; (80021c8 <proc_dec_cmd+0x104>)
 800210e:	f003 f835 	bl	800517c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, 1);
 8002112:	2201      	movs	r2, #1
 8002114:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002118:	482c      	ldr	r0, [pc, #176]	; (80021cc <proc_dec_cmd+0x108>)
 800211a:	f003 f82f 	bl	800517c <HAL_GPIO_WritePin>
			direction = false;
 800211e:	4b2c      	ldr	r3, [pc, #176]	; (80021d0 <proc_dec_cmd+0x10c>)
 8002120:	2200      	movs	r2, #0
 8002122:	701a      	strb	r2, [r3, #0]
		}

		if(!direction)
 8002124:	4b2a      	ldr	r3, [pc, #168]	; (80021d0 <proc_dec_cmd+0x10c>)
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	f083 0301 	eor.w	r3, r3, #1
 800212c:	b2db      	uxtb	r3, r3
 800212e:	2b00      	cmp	r3, #0
 8002130:	d01a      	beq.n	8002168 <proc_dec_cmd+0xa4>
		{
			for(int i = 0; i < 5 && duty_cycle < 100; ++i)
 8002132:	2300      	movs	r3, #0
 8002134:	60fb      	str	r3, [r7, #12]
 8002136:	e00f      	b.n	8002158 <proc_dec_cmd+0x94>
			{
				TIM2->CCR4 = ++duty_cycle;
 8002138:	4b22      	ldr	r3, [pc, #136]	; (80021c4 <proc_dec_cmd+0x100>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	3301      	adds	r3, #1
 800213e:	4a21      	ldr	r2, [pc, #132]	; (80021c4 <proc_dec_cmd+0x100>)
 8002140:	6013      	str	r3, [r2, #0]
 8002142:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002146:	4b1f      	ldr	r3, [pc, #124]	; (80021c4 <proc_dec_cmd+0x100>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	6413      	str	r3, [r2, #64]	; 0x40
				HAL_Delay(RECOVERY_TIME_MS);
 800214c:	200a      	movs	r0, #10
 800214e:	f001 febb 	bl	8003ec8 <HAL_Delay>
			for(int i = 0; i < 5 && duty_cycle < 100; ++i)
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	3301      	adds	r3, #1
 8002156:	60fb      	str	r3, [r7, #12]
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	2b04      	cmp	r3, #4
 800215c:	dc1e      	bgt.n	800219c <proc_dec_cmd+0xd8>
 800215e:	4b19      	ldr	r3, [pc, #100]	; (80021c4 <proc_dec_cmd+0x100>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	2b63      	cmp	r3, #99	; 0x63
 8002164:	d9e8      	bls.n	8002138 <proc_dec_cmd+0x74>
 8002166:	e019      	b.n	800219c <proc_dec_cmd+0xd8>
			}
		}
		else
		{
			for(int i = 0; i < 5 && duty_cycle > 0; ++i)
 8002168:	2300      	movs	r3, #0
 800216a:	60bb      	str	r3, [r7, #8]
 800216c:	e00f      	b.n	800218e <proc_dec_cmd+0xca>
			{
				TIM2->CCR4 = --duty_cycle;
 800216e:	4b15      	ldr	r3, [pc, #84]	; (80021c4 <proc_dec_cmd+0x100>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	3b01      	subs	r3, #1
 8002174:	4a13      	ldr	r2, [pc, #76]	; (80021c4 <proc_dec_cmd+0x100>)
 8002176:	6013      	str	r3, [r2, #0]
 8002178:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800217c:	4b11      	ldr	r3, [pc, #68]	; (80021c4 <proc_dec_cmd+0x100>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	6413      	str	r3, [r2, #64]	; 0x40
				HAL_Delay(RECOVERY_TIME_MS);
 8002182:	200a      	movs	r0, #10
 8002184:	f001 fea0 	bl	8003ec8 <HAL_Delay>
			for(int i = 0; i < 5 && duty_cycle > 0; ++i)
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	3301      	adds	r3, #1
 800218c:	60bb      	str	r3, [r7, #8]
 800218e:	68bb      	ldr	r3, [r7, #8]
 8002190:	2b04      	cmp	r3, #4
 8002192:	dc03      	bgt.n	800219c <proc_dec_cmd+0xd8>
 8002194:	4b0b      	ldr	r3, [pc, #44]	; (80021c4 <proc_dec_cmd+0x100>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d1e8      	bne.n	800216e <proc_dec_cmd+0xaa>
			}
		}

		sprintf((char*) message, "Duty cycle updated to %d%%.", duty_cycle);
 800219c:	4b09      	ldr	r3, [pc, #36]	; (80021c4 <proc_dec_cmd+0x100>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	461a      	mov	r2, r3
 80021a2:	490c      	ldr	r1, [pc, #48]	; (80021d4 <proc_dec_cmd+0x110>)
 80021a4:	6878      	ldr	r0, [r7, #4]
 80021a6:	f007 febb 	bl	8009f20 <siprintf>
	}

	send_UART(message);
 80021aa:	6878      	ldr	r0, [r7, #4]
 80021ac:	f001 fd28 	bl	8003c00 <send_UART>
}
 80021b0:	bf00      	nop
 80021b2:	3710      	adds	r7, #16
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	2000031c 	.word	0x2000031c
 80021bc:	20000324 	.word	0x20000324
 80021c0:	0800eddc 	.word	0x0800eddc
 80021c4:	20000320 	.word	0x20000320
 80021c8:	40020400 	.word	0x40020400
 80021cc:	40021000 	.word	0x40021000
 80021d0:	2000031e 	.word	0x2000031e
 80021d4:	0800edf8 	.word	0x0800edf8

080021d8 <proc_hw_cmd>:

void proc_hw_cmd(char* message)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b084      	sub	sp, #16
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
	unsigned int unit;
	char timeunit[2];

	if(sscanf((char*)message, "HW %s %d", timeunit, &unit) == 2)
 80021e0:	f107 030c 	add.w	r3, r7, #12
 80021e4:	f107 0208 	add.w	r2, r7, #8
 80021e8:	491f      	ldr	r1, [pc, #124]	; (8002268 <proc_hw_cmd+0x90>)
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f007 feb8 	bl	8009f60 <siscanf>
 80021f0:	4603      	mov	r3, r0
 80021f2:	2b02      	cmp	r3, #2
 80021f4:	d131      	bne.n	800225a <proc_hw_cmd+0x82>
		{
			if(!strcmp(timeunit,"ms") == 0 || !strcmp(timeunit,"s") == 0 || !strcmp(timeunit,"us") == 0)
 80021f6:	f107 0308 	add.w	r3, r7, #8
 80021fa:	491c      	ldr	r1, [pc, #112]	; (800226c <proc_hw_cmd+0x94>)
 80021fc:	4618      	mov	r0, r3
 80021fe:	f7fe f81f 	bl	8000240 <strcmp>
 8002202:	4603      	mov	r3, r0
 8002204:	2b00      	cmp	r3, #0
 8002206:	d111      	bne.n	800222c <proc_hw_cmd+0x54>
 8002208:	f107 0308 	add.w	r3, r7, #8
 800220c:	4918      	ldr	r1, [pc, #96]	; (8002270 <proc_hw_cmd+0x98>)
 800220e:	4618      	mov	r0, r3
 8002210:	f7fe f816 	bl	8000240 <strcmp>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d108      	bne.n	800222c <proc_hw_cmd+0x54>
 800221a:	f107 0308 	add.w	r3, r7, #8
 800221e:	4915      	ldr	r1, [pc, #84]	; (8002274 <proc_hw_cmd+0x9c>)
 8002220:	4618      	mov	r0, r3
 8002222:	f7fe f80d 	bl	8000240 <strcmp>
 8002226:	4603      	mov	r3, r0
 8002228:	2b00      	cmp	r3, #0
 800222a:	d012      	beq.n	8002252 <proc_hw_cmd+0x7a>
			{
				strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 800222c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002230:	6879      	ldr	r1, [r7, #4]
 8002232:	4811      	ldr	r0, [pc, #68]	; (8002278 <proc_hw_cmd+0xa0>)
 8002234:	f007 ff1f 	bl	800a076 <strncpy>

				strcpy(sp_config.timeunit,timeunit);
 8002238:	f107 0308 	add.w	r3, r7, #8
 800223c:	4619      	mov	r1, r3
 800223e:	480f      	ldr	r0, [pc, #60]	; (800227c <proc_hw_cmd+0xa4>)
 8002240:	f007 feff 	bl	800a042 <strcpy>
				sp_config.unit = unit;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	4a0e      	ldr	r2, [pc, #56]	; (8002280 <proc_hw_cmd+0xa8>)
 8002248:	6053      	str	r3, [r2, #4]
				send_UART("Sampling timeunit and units changed with success.");
 800224a:	480e      	ldr	r0, [pc, #56]	; (8002284 <proc_hw_cmd+0xac>)
 800224c:	f001 fcd8 	bl	8003c00 <send_UART>
			else
				send_UART("Invalid Sample Period instruction argument values.");
		}
		else
			send_UART("Invalid Sample Period instruction syntax.");
}
 8002250:	e006      	b.n	8002260 <proc_hw_cmd+0x88>
				send_UART("Invalid Sample Period instruction argument values.");
 8002252:	480d      	ldr	r0, [pc, #52]	; (8002288 <proc_hw_cmd+0xb0>)
 8002254:	f001 fcd4 	bl	8003c00 <send_UART>
}
 8002258:	e002      	b.n	8002260 <proc_hw_cmd+0x88>
			send_UART("Invalid Sample Period instruction syntax.");
 800225a:	480c      	ldr	r0, [pc, #48]	; (800228c <proc_hw_cmd+0xb4>)
 800225c:	f001 fcd0 	bl	8003c00 <send_UART>
}
 8002260:	bf00      	nop
 8002262:	3710      	adds	r7, #16
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}
 8002268:	0800ee14 	.word	0x0800ee14
 800226c:	0800e8b0 	.word	0x0800e8b0
 8002270:	0800e8b4 	.word	0x0800e8b4
 8002274:	0800e8b8 	.word	0x0800e8b8
 8002278:	20014598 	.word	0x20014598
 800227c:	2000009c 	.word	0x2000009c
 8002280:	20000090 	.word	0x20000090
 8002284:	0800e8bc 	.word	0x0800e8bc
 8002288:	0800e8f0 	.word	0x0800e8f0
 800228c:	0800e924 	.word	0x0800e924

08002290 <proc_fsw_cmd>:

void proc_fsw_cmd(char* message)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b084      	sub	sp, #16
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
	char units[4];

	if(sscanf((char*)message, "FSW %s", units) == 1)
 8002298:	f107 030c 	add.w	r3, r7, #12
 800229c:	461a      	mov	r2, r3
 800229e:	4922      	ldr	r1, [pc, #136]	; (8002328 <proc_fsw_cmd+0x98>)
 80022a0:	6878      	ldr	r0, [r7, #4]
 80022a2:	f007 fe5d 	bl	8009f60 <siscanf>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b01      	cmp	r3, #1
 80022aa:	d136      	bne.n	800231a <proc_fsw_cmd+0x8a>
		{
			if(!strcmp(units,"hz") == 0 || !strcmp(units,"rps") == 0 || !strcmp(units,"rads") == 0 || !strcmp(units,"rpm") == 0)
 80022ac:	f107 030c 	add.w	r3, r7, #12
 80022b0:	491e      	ldr	r1, [pc, #120]	; (800232c <proc_fsw_cmd+0x9c>)
 80022b2:	4618      	mov	r0, r3
 80022b4:	f7fd ffc4 	bl	8000240 <strcmp>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d11a      	bne.n	80022f4 <proc_fsw_cmd+0x64>
 80022be:	f107 030c 	add.w	r3, r7, #12
 80022c2:	491b      	ldr	r1, [pc, #108]	; (8002330 <proc_fsw_cmd+0xa0>)
 80022c4:	4618      	mov	r0, r3
 80022c6:	f7fd ffbb 	bl	8000240 <strcmp>
 80022ca:	4603      	mov	r3, r0
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d111      	bne.n	80022f4 <proc_fsw_cmd+0x64>
 80022d0:	f107 030c 	add.w	r3, r7, #12
 80022d4:	4917      	ldr	r1, [pc, #92]	; (8002334 <proc_fsw_cmd+0xa4>)
 80022d6:	4618      	mov	r0, r3
 80022d8:	f7fd ffb2 	bl	8000240 <strcmp>
 80022dc:	4603      	mov	r3, r0
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d108      	bne.n	80022f4 <proc_fsw_cmd+0x64>
 80022e2:	f107 030c 	add.w	r3, r7, #12
 80022e6:	4914      	ldr	r1, [pc, #80]	; (8002338 <proc_fsw_cmd+0xa8>)
 80022e8:	4618      	mov	r0, r3
 80022ea:	f7fd ffa9 	bl	8000240 <strcmp>
 80022ee:	4603      	mov	r3, r0
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d00e      	beq.n	8002312 <proc_fsw_cmd+0x82>
			{
				strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 80022f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80022f8:	6879      	ldr	r1, [r7, #4]
 80022fa:	4810      	ldr	r0, [pc, #64]	; (800233c <proc_fsw_cmd+0xac>)
 80022fc:	f007 febb 	bl	800a076 <strncpy>
				set_units(units);
 8002300:	f107 030c 	add.w	r3, r7, #12
 8002304:	4618      	mov	r0, r3
 8002306:	f001 fb5b 	bl	80039c0 <set_units>
				send_UART("Sampling units changed with success.");
 800230a:	480d      	ldr	r0, [pc, #52]	; (8002340 <proc_fsw_cmd+0xb0>)
 800230c:	f001 fc78 	bl	8003c00 <send_UART>
			else
				send_UART("Invalid FSW instruction argument values.");
		}
		else
			send_UART("Invalid FSW instruction syntax.");
}
 8002310:	e006      	b.n	8002320 <proc_fsw_cmd+0x90>
				send_UART("Invalid FSW instruction argument values.");
 8002312:	480c      	ldr	r0, [pc, #48]	; (8002344 <proc_fsw_cmd+0xb4>)
 8002314:	f001 fc74 	bl	8003c00 <send_UART>
}
 8002318:	e002      	b.n	8002320 <proc_fsw_cmd+0x90>
			send_UART("Invalid FSW instruction syntax.");
 800231a:	480b      	ldr	r0, [pc, #44]	; (8002348 <proc_fsw_cmd+0xb8>)
 800231c:	f001 fc70 	bl	8003c00 <send_UART>
}
 8002320:	bf00      	nop
 8002322:	3710      	adds	r7, #16
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}
 8002328:	0800ee20 	.word	0x0800ee20
 800232c:	0800ee28 	.word	0x0800ee28
 8002330:	0800ee2c 	.word	0x0800ee2c
 8002334:	0800ee30 	.word	0x0800ee30
 8002338:	0800ee38 	.word	0x0800ee38
 800233c:	20014598 	.word	0x20014598
 8002340:	0800ee3c 	.word	0x0800ee3c
 8002344:	0800ee64 	.word	0x0800ee64
 8002348:	0800ee90 	.word	0x0800ee90

0800234c <proc_sw_cmd>:

void proc_sw_cmd(char* message)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b084      	sub	sp, #16
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
	unsigned int k_values;

	if(message[2] == '\r')
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	3302      	adds	r3, #2
 8002358:	781b      	ldrb	r3, [r3, #0]
 800235a:	2b0d      	cmp	r3, #13
 800235c:	d110      	bne.n	8002380 <proc_sw_cmd+0x34>
	{
		strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 800235e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002362:	6879      	ldr	r1, [r7, #4]
 8002364:	4817      	ldr	r0, [pc, #92]	; (80023c4 <proc_sw_cmd+0x78>)
 8002366:	f007 fe86 	bl	800a076 <strncpy>
		sp_config.sp_limit = 0;
 800236a:	4b17      	ldr	r3, [pc, #92]	; (80023c8 <proc_sw_cmd+0x7c>)
 800236c:	2200      	movs	r2, #0
 800236e:	609a      	str	r2, [r3, #8]
		MX_TIM3_Init1(sp_config);
 8002370:	4b15      	ldr	r3, [pc, #84]	; (80023c8 <proc_sw_cmd+0x7c>)
 8002372:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002374:	f001 f870 	bl	8003458 <MX_TIM3_Init1>
		HAL_TIM_Base_Start_IT(&htim3);
 8002378:	4814      	ldr	r0, [pc, #80]	; (80023cc <proc_sw_cmd+0x80>)
 800237a:	f004 f8cb 	bl	8006514 <HAL_TIM_Base_Start_IT>
		MX_TIM3_Init1(sp_config);
		HAL_TIM_Base_Start_IT(&htim3);
	}
	else
		send_UART("Invalid Sample instruction syntax.");
}
 800237e:	e01d      	b.n	80023bc <proc_sw_cmd+0x70>
	else if(sscanf((char*)message, "SW %d", &k_values) == 1)
 8002380:	f107 030c 	add.w	r3, r7, #12
 8002384:	461a      	mov	r2, r3
 8002386:	4912      	ldr	r1, [pc, #72]	; (80023d0 <proc_sw_cmd+0x84>)
 8002388:	6878      	ldr	r0, [r7, #4]
 800238a:	f007 fde9 	bl	8009f60 <siscanf>
 800238e:	4603      	mov	r3, r0
 8002390:	2b01      	cmp	r3, #1
 8002392:	d110      	bne.n	80023b6 <proc_sw_cmd+0x6a>
		strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8002394:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002398:	6879      	ldr	r1, [r7, #4]
 800239a:	480a      	ldr	r0, [pc, #40]	; (80023c4 <proc_sw_cmd+0x78>)
 800239c:	f007 fe6b 	bl	800a076 <strncpy>
		sp_config.sp_limit = k_values;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	4a09      	ldr	r2, [pc, #36]	; (80023c8 <proc_sw_cmd+0x7c>)
 80023a4:	6093      	str	r3, [r2, #8]
		MX_TIM3_Init1(sp_config);
 80023a6:	4b08      	ldr	r3, [pc, #32]	; (80023c8 <proc_sw_cmd+0x7c>)
 80023a8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80023aa:	f001 f855 	bl	8003458 <MX_TIM3_Init1>
		HAL_TIM_Base_Start_IT(&htim3);
 80023ae:	4807      	ldr	r0, [pc, #28]	; (80023cc <proc_sw_cmd+0x80>)
 80023b0:	f004 f8b0 	bl	8006514 <HAL_TIM_Base_Start_IT>
}
 80023b4:	e002      	b.n	80023bc <proc_sw_cmd+0x70>
		send_UART("Invalid Sample instruction syntax.");
 80023b6:	4807      	ldr	r0, [pc, #28]	; (80023d4 <proc_sw_cmd+0x88>)
 80023b8:	f001 fc22 	bl	8003c00 <send_UART>
}
 80023bc:	bf00      	nop
 80023be:	3710      	adds	r7, #16
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	20014598 	.word	0x20014598
 80023c8:	20000090 	.word	0x20000090
 80023cc:	200186b8 	.word	0x200186b8
 80023d0:	0800eeb0 	.word	0x0800eeb0
 80023d4:	0800eaf4 	.word	0x0800eaf4

080023d8 <proc_stw_cmd>:

void proc_stw_cmd(char* message)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
	if(message[3] == '\r')
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	3303      	adds	r3, #3
 80023e4:	781b      	ldrb	r3, [r3, #0]
 80023e6:	2b0d      	cmp	r3, #13
 80023e8:	d10c      	bne.n	8002404 <proc_stw_cmd+0x2c>
	{
		strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 80023ea:	f44f 7280 	mov.w	r2, #256	; 0x100
 80023ee:	6879      	ldr	r1, [r7, #4]
 80023f0:	4808      	ldr	r0, [pc, #32]	; (8002414 <proc_stw_cmd+0x3c>)
 80023f2:	f007 fe40 	bl	800a076 <strncpy>
		HAL_TIM_Base_Stop_IT(&htim3);
 80023f6:	4808      	ldr	r0, [pc, #32]	; (8002418 <proc_stw_cmd+0x40>)
 80023f8:	f004 f904 	bl	8006604 <HAL_TIM_Base_Stop_IT>
		send_UART("Sampling Stopped.");
 80023fc:	4807      	ldr	r0, [pc, #28]	; (800241c <proc_stw_cmd+0x44>)
 80023fe:	f001 fbff 	bl	8003c00 <send_UART>
	}
	else
		send_UART("Invalid Stop Sampling instruction syntax.");
}
 8002402:	e002      	b.n	800240a <proc_stw_cmd+0x32>
		send_UART("Invalid Stop Sampling instruction syntax.");
 8002404:	4806      	ldr	r0, [pc, #24]	; (8002420 <proc_stw_cmd+0x48>)
 8002406:	f001 fbfb 	bl	8003c00 <send_UART>
}
 800240a:	bf00      	nop
 800240c:	3708      	adds	r7, #8
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	20014598 	.word	0x20014598
 8002418:	200186b8 	.word	0x200186b8
 800241c:	0800eb18 	.word	0x0800eb18
 8002420:	0800eb2c 	.word	0x0800eb2c

08002424 <memory_read>:

//------------------------------------------------------------------------------------------------------------------


bool memory_read(unsigned int addr_r, unsigned int length, char* data)
{
 8002424:	b480      	push	{r7}
 8002426:	b087      	sub	sp, #28
 8002428:	af00      	add	r7, sp, #0
 800242a:	60f8      	str	r0, [r7, #12]
 800242c:	60b9      	str	r1, [r7, #8]
 800242e:	607a      	str	r2, [r7, #4]
	if(addr_r < 0 || addr_r > 0xFFFF || length < 0 || length > 0xFF)
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002436:	d202      	bcs.n	800243e <memory_read+0x1a>
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	2bff      	cmp	r3, #255	; 0xff
 800243c:	d901      	bls.n	8002442 <memory_read+0x1e>
		return false;
 800243e:	2300      	movs	r3, #0
 8002440:	e01b      	b.n	800247a <memory_read+0x56>

	if((0x10000 - addr_r) < length)
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	f5c3 3380 	rsb	r3, r3, #65536	; 0x10000
 8002448:	68ba      	ldr	r2, [r7, #8]
 800244a:	429a      	cmp	r2, r3
 800244c:	d901      	bls.n	8002452 <memory_read+0x2e>
		return false;
 800244e:	2300      	movs	r3, #0
 8002450:	e013      	b.n	800247a <memory_read+0x56>

	for(int i = 0; i < length; i++)
 8002452:	2300      	movs	r3, #0
 8002454:	617b      	str	r3, [r7, #20]
 8002456:	e00b      	b.n	8002470 <memory_read+0x4c>
	{
		data[i] = memory[addr_r++];
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	1c5a      	adds	r2, r3, #1
 800245c:	60fa      	str	r2, [r7, #12]
 800245e:	697a      	ldr	r2, [r7, #20]
 8002460:	6879      	ldr	r1, [r7, #4]
 8002462:	440a      	add	r2, r1
 8002464:	4908      	ldr	r1, [pc, #32]	; (8002488 <memory_read+0x64>)
 8002466:	5ccb      	ldrb	r3, [r1, r3]
 8002468:	7013      	strb	r3, [r2, #0]
	for(int i = 0; i < length; i++)
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	3301      	adds	r3, #1
 800246e:	617b      	str	r3, [r7, #20]
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	68ba      	ldr	r2, [r7, #8]
 8002474:	429a      	cmp	r2, r3
 8002476:	d8ef      	bhi.n	8002458 <memory_read+0x34>
	}

	return true;
 8002478:	2301      	movs	r3, #1
}
 800247a:	4618      	mov	r0, r3
 800247c:	371c      	adds	r7, #28
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	20000444 	.word	0x20000444

0800248c <memory_write>:


bool memory_write(unsigned int addr, unsigned int length, int data)
{
 800248c:	b480      	push	{r7}
 800248e:	b087      	sub	sp, #28
 8002490:	af00      	add	r7, sp, #0
 8002492:	60f8      	str	r0, [r7, #12]
 8002494:	60b9      	str	r1, [r7, #8]
 8002496:	607a      	str	r2, [r7, #4]
	if(addr < 0 || addr > 0xFFFF || length < 0 || length > 0xFF || data < 0 || data > 0xFF)
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800249e:	d208      	bcs.n	80024b2 <memory_write+0x26>
 80024a0:	68bb      	ldr	r3, [r7, #8]
 80024a2:	2bff      	cmp	r3, #255	; 0xff
 80024a4:	d805      	bhi.n	80024b2 <memory_write+0x26>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	db02      	blt.n	80024b2 <memory_write+0x26>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2bff      	cmp	r3, #255	; 0xff
 80024b0:	dd01      	ble.n	80024b6 <memory_write+0x2a>
		return false;
 80024b2:	2300      	movs	r3, #0
 80024b4:	e019      	b.n	80024ea <memory_write+0x5e>

	if((0x10000 - addr) < length)
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	f5c3 3380 	rsb	r3, r3, #65536	; 0x10000
 80024bc:	68ba      	ldr	r2, [r7, #8]
 80024be:	429a      	cmp	r2, r3
 80024c0:	d901      	bls.n	80024c6 <memory_write+0x3a>
		return false;
 80024c2:	2300      	movs	r3, #0
 80024c4:	e011      	b.n	80024ea <memory_write+0x5e>

	for(int i = 0; i < length; i++)
 80024c6:	2300      	movs	r3, #0
 80024c8:	617b      	str	r3, [r7, #20]
 80024ca:	e009      	b.n	80024e0 <memory_write+0x54>
	{
		memory[addr++] = data;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	1c5a      	adds	r2, r3, #1
 80024d0:	60fa      	str	r2, [r7, #12]
 80024d2:	687a      	ldr	r2, [r7, #4]
 80024d4:	b2d1      	uxtb	r1, r2
 80024d6:	4a08      	ldr	r2, [pc, #32]	; (80024f8 <memory_write+0x6c>)
 80024d8:	54d1      	strb	r1, [r2, r3]
	for(int i = 0; i < length; i++)
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	3301      	adds	r3, #1
 80024de:	617b      	str	r3, [r7, #20]
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	68ba      	ldr	r2, [r7, #8]
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d8f1      	bhi.n	80024cc <memory_write+0x40>
	}

	return true;
 80024e8:	2301      	movs	r3, #1
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	371c      	adds	r7, #28
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	20000444 	.word	0x20000444

080024fc <make_pin_input>:


bool make_pin_input(unsigned int port_addr, unsigned int pin_setting)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b08e      	sub	sp, #56	; 0x38
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
 8002504:	6039      	str	r1, [r7, #0]
	if(port_addr < 0x01 || port_addr > 0x08 || pin_setting < 0x01 || pin_setting > 0xFFFF)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d009      	beq.n	8002520 <make_pin_input+0x24>
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2b08      	cmp	r3, #8
 8002510:	d806      	bhi.n	8002520 <make_pin_input+0x24>
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d003      	beq.n	8002520 <make_pin_input+0x24>
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800251e:	d301      	bcc.n	8002524 <make_pin_input+0x28>
		return false;
 8002520:	2300      	movs	r3, #0
 8002522:	e07f      	b.n	8002624 <make_pin_input+0x128>
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	3b05      	subs	r3, #5
 8002528:	2b06      	cmp	r3, #6
 800252a:	d85f      	bhi.n	80025ec <make_pin_input+0xf0>
 800252c:	a201      	add	r2, pc, #4	; (adr r2, 8002534 <make_pin_input+0x38>)
 800252e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002532:	bf00      	nop
 8002534:	08002551 	.word	0x08002551
 8002538:	080025ed 	.word	0x080025ed
 800253c:	0800256b 	.word	0x0800256b
 8002540:	08002585 	.word	0x08002585
 8002544:	0800259f 	.word	0x0800259f
 8002548:	080025b9 	.word	0x080025b9
 800254c:	080025d3 	.word	0x080025d3

	switch(port_addr)
	{
	case  5: __HAL_RCC_GPIOE_CLK_ENABLE(); break;
 8002550:	4b36      	ldr	r3, [pc, #216]	; (800262c <make_pin_input+0x130>)
 8002552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002554:	4a35      	ldr	r2, [pc, #212]	; (800262c <make_pin_input+0x130>)
 8002556:	f043 0310 	orr.w	r3, r3, #16
 800255a:	6313      	str	r3, [r2, #48]	; 0x30
 800255c:	4b33      	ldr	r3, [pc, #204]	; (800262c <make_pin_input+0x130>)
 800255e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002560:	f003 0310 	and.w	r3, r3, #16
 8002564:	623b      	str	r3, [r7, #32]
 8002566:	6a3b      	ldr	r3, [r7, #32]
 8002568:	e040      	b.n	80025ec <make_pin_input+0xf0>
	case  7: __HAL_RCC_GPIOG_CLK_ENABLE(); break;
 800256a:	4b30      	ldr	r3, [pc, #192]	; (800262c <make_pin_input+0x130>)
 800256c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800256e:	4a2f      	ldr	r2, [pc, #188]	; (800262c <make_pin_input+0x130>)
 8002570:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002574:	6313      	str	r3, [r2, #48]	; 0x30
 8002576:	4b2d      	ldr	r3, [pc, #180]	; (800262c <make_pin_input+0x130>)
 8002578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800257e:	61fb      	str	r3, [r7, #28]
 8002580:	69fb      	ldr	r3, [r7, #28]
 8002582:	e033      	b.n	80025ec <make_pin_input+0xf0>
	case  8: __HAL_RCC_GPIOH_CLK_ENABLE(); break;
 8002584:	4b29      	ldr	r3, [pc, #164]	; (800262c <make_pin_input+0x130>)
 8002586:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002588:	4a28      	ldr	r2, [pc, #160]	; (800262c <make_pin_input+0x130>)
 800258a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800258e:	6313      	str	r3, [r2, #48]	; 0x30
 8002590:	4b26      	ldr	r3, [pc, #152]	; (800262c <make_pin_input+0x130>)
 8002592:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002594:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002598:	61bb      	str	r3, [r7, #24]
 800259a:	69bb      	ldr	r3, [r7, #24]
 800259c:	e026      	b.n	80025ec <make_pin_input+0xf0>
	case  9: __HAL_RCC_GPIOI_CLK_ENABLE(); break;
 800259e:	4b23      	ldr	r3, [pc, #140]	; (800262c <make_pin_input+0x130>)
 80025a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025a2:	4a22      	ldr	r2, [pc, #136]	; (800262c <make_pin_input+0x130>)
 80025a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025a8:	6313      	str	r3, [r2, #48]	; 0x30
 80025aa:	4b20      	ldr	r3, [pc, #128]	; (800262c <make_pin_input+0x130>)
 80025ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025b2:	617b      	str	r3, [r7, #20]
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	e019      	b.n	80025ec <make_pin_input+0xf0>
	case 10: __HAL_RCC_GPIOJ_CLK_ENABLE(); break;
 80025b8:	4b1c      	ldr	r3, [pc, #112]	; (800262c <make_pin_input+0x130>)
 80025ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025bc:	4a1b      	ldr	r2, [pc, #108]	; (800262c <make_pin_input+0x130>)
 80025be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80025c2:	6313      	str	r3, [r2, #48]	; 0x30
 80025c4:	4b19      	ldr	r3, [pc, #100]	; (800262c <make_pin_input+0x130>)
 80025c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80025cc:	613b      	str	r3, [r7, #16]
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	e00c      	b.n	80025ec <make_pin_input+0xf0>
	case 11: __HAL_RCC_GPIOK_CLK_ENABLE(); break;
 80025d2:	4b16      	ldr	r3, [pc, #88]	; (800262c <make_pin_input+0x130>)
 80025d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d6:	4a15      	ldr	r2, [pc, #84]	; (800262c <make_pin_input+0x130>)
 80025d8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80025dc:	6313      	str	r3, [r2, #48]	; 0x30
 80025de:	4b13      	ldr	r3, [pc, #76]	; (800262c <make_pin_input+0x130>)
 80025e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025e6:	60fb      	str	r3, [r7, #12]
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	bf00      	nop
	}

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025f0:	2200      	movs	r2, #0
 80025f2:	601a      	str	r2, [r3, #0]
 80025f4:	605a      	str	r2, [r3, #4]
 80025f6:	609a      	str	r2, [r3, #8]
 80025f8:	60da      	str	r2, [r3, #12]
 80025fa:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin |= pin_setting;
 80025fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	4313      	orrs	r3, r2
 8002602:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002604:	2300      	movs	r3, #0
 8002606:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002608:	2300      	movs	r3, #0
 800260a:	62fb      	str	r3, [r7, #44]	; 0x2c

	HAL_GPIO_Init((GPIO_TypeDef *) (AHB1PERIPH_BASE + (0x0400UL * (port_addr-1))), &GPIO_InitStruct);
 800260c:	687a      	ldr	r2, [r7, #4]
 800260e:	4b08      	ldr	r3, [pc, #32]	; (8002630 <make_pin_input+0x134>)
 8002610:	4413      	add	r3, r2
 8002612:	029b      	lsls	r3, r3, #10
 8002614:	461a      	mov	r2, r3
 8002616:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800261a:	4619      	mov	r1, r3
 800261c:	4610      	mov	r0, r2
 800261e:	f002 fbe9 	bl	8004df4 <HAL_GPIO_Init>

	return true;
 8002622:	2301      	movs	r3, #1
}
 8002624:	4618      	mov	r0, r3
 8002626:	3738      	adds	r7, #56	; 0x38
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}
 800262c:	40023800 	.word	0x40023800
 8002630:	0010007f 	.word	0x0010007f

08002634 <make_pin_output>:


bool make_pin_output(unsigned int port_addr, unsigned int pin_setting)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b08e      	sub	sp, #56	; 0x38
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
 800263c:	6039      	str	r1, [r7, #0]
	if(port_addr < 0x01 || port_addr > 0x08 || pin_setting < 0x01 || pin_setting > 0xFFFF)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d009      	beq.n	8002658 <make_pin_output+0x24>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2b08      	cmp	r3, #8
 8002648:	d806      	bhi.n	8002658 <make_pin_output+0x24>
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d003      	beq.n	8002658 <make_pin_output+0x24>
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002656:	d301      	bcc.n	800265c <make_pin_output+0x28>
		return false;
 8002658:	2300      	movs	r3, #0
 800265a:	e081      	b.n	8002760 <make_pin_output+0x12c>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	3b05      	subs	r3, #5
 8002660:	2b06      	cmp	r3, #6
 8002662:	d85f      	bhi.n	8002724 <make_pin_output+0xf0>
 8002664:	a201      	add	r2, pc, #4	; (adr r2, 800266c <make_pin_output+0x38>)
 8002666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800266a:	bf00      	nop
 800266c:	08002689 	.word	0x08002689
 8002670:	08002725 	.word	0x08002725
 8002674:	080026a3 	.word	0x080026a3
 8002678:	080026bd 	.word	0x080026bd
 800267c:	080026d7 	.word	0x080026d7
 8002680:	080026f1 	.word	0x080026f1
 8002684:	0800270b 	.word	0x0800270b

	switch(port_addr)
	{
	case  5: __HAL_RCC_GPIOE_CLK_ENABLE(); break;
 8002688:	4b37      	ldr	r3, [pc, #220]	; (8002768 <make_pin_output+0x134>)
 800268a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800268c:	4a36      	ldr	r2, [pc, #216]	; (8002768 <make_pin_output+0x134>)
 800268e:	f043 0310 	orr.w	r3, r3, #16
 8002692:	6313      	str	r3, [r2, #48]	; 0x30
 8002694:	4b34      	ldr	r3, [pc, #208]	; (8002768 <make_pin_output+0x134>)
 8002696:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002698:	f003 0310 	and.w	r3, r3, #16
 800269c:	623b      	str	r3, [r7, #32]
 800269e:	6a3b      	ldr	r3, [r7, #32]
 80026a0:	e040      	b.n	8002724 <make_pin_output+0xf0>
	case  7: __HAL_RCC_GPIOG_CLK_ENABLE(); break;
 80026a2:	4b31      	ldr	r3, [pc, #196]	; (8002768 <make_pin_output+0x134>)
 80026a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026a6:	4a30      	ldr	r2, [pc, #192]	; (8002768 <make_pin_output+0x134>)
 80026a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026ac:	6313      	str	r3, [r2, #48]	; 0x30
 80026ae:	4b2e      	ldr	r3, [pc, #184]	; (8002768 <make_pin_output+0x134>)
 80026b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026b6:	61fb      	str	r3, [r7, #28]
 80026b8:	69fb      	ldr	r3, [r7, #28]
 80026ba:	e033      	b.n	8002724 <make_pin_output+0xf0>
	case  8: __HAL_RCC_GPIOH_CLK_ENABLE(); break;
 80026bc:	4b2a      	ldr	r3, [pc, #168]	; (8002768 <make_pin_output+0x134>)
 80026be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c0:	4a29      	ldr	r2, [pc, #164]	; (8002768 <make_pin_output+0x134>)
 80026c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80026c6:	6313      	str	r3, [r2, #48]	; 0x30
 80026c8:	4b27      	ldr	r3, [pc, #156]	; (8002768 <make_pin_output+0x134>)
 80026ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026d0:	61bb      	str	r3, [r7, #24]
 80026d2:	69bb      	ldr	r3, [r7, #24]
 80026d4:	e026      	b.n	8002724 <make_pin_output+0xf0>
	case  9: __HAL_RCC_GPIOI_CLK_ENABLE(); break;
 80026d6:	4b24      	ldr	r3, [pc, #144]	; (8002768 <make_pin_output+0x134>)
 80026d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026da:	4a23      	ldr	r2, [pc, #140]	; (8002768 <make_pin_output+0x134>)
 80026dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026e0:	6313      	str	r3, [r2, #48]	; 0x30
 80026e2:	4b21      	ldr	r3, [pc, #132]	; (8002768 <make_pin_output+0x134>)
 80026e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026ea:	617b      	str	r3, [r7, #20]
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	e019      	b.n	8002724 <make_pin_output+0xf0>
	case 10: __HAL_RCC_GPIOJ_CLK_ENABLE(); break;
 80026f0:	4b1d      	ldr	r3, [pc, #116]	; (8002768 <make_pin_output+0x134>)
 80026f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026f4:	4a1c      	ldr	r2, [pc, #112]	; (8002768 <make_pin_output+0x134>)
 80026f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80026fa:	6313      	str	r3, [r2, #48]	; 0x30
 80026fc:	4b1a      	ldr	r3, [pc, #104]	; (8002768 <make_pin_output+0x134>)
 80026fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002700:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002704:	613b      	str	r3, [r7, #16]
 8002706:	693b      	ldr	r3, [r7, #16]
 8002708:	e00c      	b.n	8002724 <make_pin_output+0xf0>
	case 11: __HAL_RCC_GPIOK_CLK_ENABLE(); break;
 800270a:	4b17      	ldr	r3, [pc, #92]	; (8002768 <make_pin_output+0x134>)
 800270c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800270e:	4a16      	ldr	r2, [pc, #88]	; (8002768 <make_pin_output+0x134>)
 8002710:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002714:	6313      	str	r3, [r2, #48]	; 0x30
 8002716:	4b14      	ldr	r3, [pc, #80]	; (8002768 <make_pin_output+0x134>)
 8002718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800271a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800271e:	60fb      	str	r3, [r7, #12]
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	bf00      	nop
	}

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002724:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002728:	2200      	movs	r2, #0
 800272a:	601a      	str	r2, [r3, #0]
 800272c:	605a      	str	r2, [r3, #4]
 800272e:	609a      	str	r2, [r3, #8]
 8002730:	60da      	str	r2, [r3, #12]
 8002732:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin |= pin_setting;
 8002734:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	4313      	orrs	r3, r2
 800273a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800273c:	2301      	movs	r3, #1
 800273e:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002740:	2300      	movs	r3, #0
 8002742:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002744:	2300      	movs	r3, #0
 8002746:	633b      	str	r3, [r7, #48]	; 0x30

	// HAL_GPIO_WritePin(port_addr, GPIO_PIN_0, GPIO_PIN_RESET); reset antes de inicializar, pino a pino

	HAL_GPIO_Init((GPIO_TypeDef *) (AHB1PERIPH_BASE + (0x0400UL * (port_addr - 1))), &GPIO_InitStruct);
 8002748:	687a      	ldr	r2, [r7, #4]
 800274a:	4b08      	ldr	r3, [pc, #32]	; (800276c <make_pin_output+0x138>)
 800274c:	4413      	add	r3, r2
 800274e:	029b      	lsls	r3, r3, #10
 8002750:	461a      	mov	r2, r3
 8002752:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002756:	4619      	mov	r1, r3
 8002758:	4610      	mov	r0, r2
 800275a:	f002 fb4b 	bl	8004df4 <HAL_GPIO_Init>

	return true;
 800275e:	2301      	movs	r3, #1
}
 8002760:	4618      	mov	r0, r3
 8002762:	3738      	adds	r7, #56	; 0x38
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}
 8002768:	40023800 	.word	0x40023800
 800276c:	0010007f 	.word	0x0010007f

08002770 <read_dig_input>:

bool read_dig_input(unsigned int port_addr, unsigned int pin_setting, GPIO_PinState* pin_values)
{
 8002770:	b590      	push	{r4, r7, lr}
 8002772:	b089      	sub	sp, #36	; 0x24
 8002774:	af00      	add	r7, sp, #0
 8002776:	60f8      	str	r0, [r7, #12]
 8002778:	60b9      	str	r1, [r7, #8]
 800277a:	607a      	str	r2, [r7, #4]
	if(port_addr < 0x01 || port_addr > 0x08 || pin_setting < 0x01 || pin_setting > 0xFFFF)
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d009      	beq.n	8002796 <read_dig_input+0x26>
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	2b08      	cmp	r3, #8
 8002786:	d806      	bhi.n	8002796 <read_dig_input+0x26>
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d003      	beq.n	8002796 <read_dig_input+0x26>
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002794:	d301      	bcc.n	800279a <read_dig_input+0x2a>
		return false;
 8002796:	2300      	movs	r3, #0
 8002798:	e02d      	b.n	80027f6 <read_dig_input+0x86>

	int mask = 1;
 800279a:	2301      	movs	r3, #1
 800279c:	61fb      	str	r3, [r7, #28]

	for(int pin = 0; pin < 16; pin++)
 800279e:	2300      	movs	r3, #0
 80027a0:	61bb      	str	r3, [r7, #24]
 80027a2:	e024      	b.n	80027ee <read_dig_input+0x7e>
	{
		if(pin_setting & mask)
 80027a4:	69fa      	ldr	r2, [r7, #28]
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	4013      	ands	r3, r2
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d014      	beq.n	80027d8 <read_dig_input+0x68>
		{
			GPIO_TypeDef* GPIOx = (GPIO_TypeDef*) (AHB1PERIPH_BASE + (0x0400UL * (port_addr - 1)));
 80027ae:	68fa      	ldr	r2, [r7, #12]
 80027b0:	4b13      	ldr	r3, [pc, #76]	; (8002800 <read_dig_input+0x90>)
 80027b2:	4413      	add	r3, r2
 80027b4:	029b      	lsls	r3, r3, #10
 80027b6:	617b      	str	r3, [r7, #20]
			uint16_t GPIO_Pin = (1 << pin);
 80027b8:	2201      	movs	r2, #1
 80027ba:	69bb      	ldr	r3, [r7, #24]
 80027bc:	fa02 f303 	lsl.w	r3, r2, r3
 80027c0:	827b      	strh	r3, [r7, #18]

			pin_values[pin] = HAL_GPIO_ReadPin(GPIOx, GPIO_Pin);
 80027c2:	69bb      	ldr	r3, [r7, #24]
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	18d4      	adds	r4, r2, r3
 80027c8:	8a7b      	ldrh	r3, [r7, #18]
 80027ca:	4619      	mov	r1, r3
 80027cc:	6978      	ldr	r0, [r7, #20]
 80027ce:	f002 fcbd 	bl	800514c <HAL_GPIO_ReadPin>
 80027d2:	4603      	mov	r3, r0
 80027d4:	7023      	strb	r3, [r4, #0]
 80027d6:	e004      	b.n	80027e2 <read_dig_input+0x72>
		}
		else
			pin_values[pin] = GPIO_PIN_RESET;
 80027d8:	69bb      	ldr	r3, [r7, #24]
 80027da:	687a      	ldr	r2, [r7, #4]
 80027dc:	4413      	add	r3, r2
 80027de:	2200      	movs	r2, #0
 80027e0:	701a      	strb	r2, [r3, #0]

		mask <<= 1;
 80027e2:	69fb      	ldr	r3, [r7, #28]
 80027e4:	005b      	lsls	r3, r3, #1
 80027e6:	61fb      	str	r3, [r7, #28]
	for(int pin = 0; pin < 16; pin++)
 80027e8:	69bb      	ldr	r3, [r7, #24]
 80027ea:	3301      	adds	r3, #1
 80027ec:	61bb      	str	r3, [r7, #24]
 80027ee:	69bb      	ldr	r3, [r7, #24]
 80027f0:	2b0f      	cmp	r3, #15
 80027f2:	ddd7      	ble.n	80027a4 <read_dig_input+0x34>
	}

	return true;
 80027f4:	2301      	movs	r3, #1
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	3724      	adds	r7, #36	; 0x24
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd90      	pop	{r4, r7, pc}
 80027fe:	bf00      	nop
 8002800:	0010007f 	.word	0x0010007f

08002804 <write_dig_output>:

bool write_dig_output(unsigned int port_addr, unsigned int pin_setting, unsigned int pin_values)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b088      	sub	sp, #32
 8002808:	af00      	add	r7, sp, #0
 800280a:	60f8      	str	r0, [r7, #12]
 800280c:	60b9      	str	r1, [r7, #8]
 800280e:	607a      	str	r2, [r7, #4]
	if(port_addr < 0x01 || port_addr > 0x08 || pin_setting < 0x01 || pin_setting > 0xFFFF || pin_values < 0 || pin_values > 0xFFFF)
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d00d      	beq.n	8002832 <write_dig_output+0x2e>
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	2b08      	cmp	r3, #8
 800281a:	d80a      	bhi.n	8002832 <write_dig_output+0x2e>
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d007      	beq.n	8002832 <write_dig_output+0x2e>
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002828:	d203      	bcs.n	8002832 <write_dig_output+0x2e>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002830:	d301      	bcc.n	8002836 <write_dig_output+0x32>
		return false;
 8002832:	2300      	movs	r3, #0
 8002834:	e02a      	b.n	800288c <write_dig_output+0x88>

	int mask = 1;
 8002836:	2301      	movs	r3, #1
 8002838:	61fb      	str	r3, [r7, #28]

	for(int pin = 0; pin < 16; pin++)
 800283a:	2300      	movs	r3, #0
 800283c:	61bb      	str	r3, [r7, #24]
 800283e:	e021      	b.n	8002884 <write_dig_output+0x80>
	{
		if(pin_setting & mask)
 8002840:	69fa      	ldr	r2, [r7, #28]
 8002842:	68bb      	ldr	r3, [r7, #8]
 8002844:	4013      	ands	r3, r2
 8002846:	2b00      	cmp	r3, #0
 8002848:	d016      	beq.n	8002878 <write_dig_output+0x74>
		{
			GPIO_TypeDef* GPIOx = (GPIO_TypeDef*) (AHB1PERIPH_BASE + (0x0400UL * (port_addr - 1)));
 800284a:	68fa      	ldr	r2, [r7, #12]
 800284c:	4b11      	ldr	r3, [pc, #68]	; (8002894 <write_dig_output+0x90>)
 800284e:	4413      	add	r3, r2
 8002850:	029b      	lsls	r3, r3, #10
 8002852:	617b      	str	r3, [r7, #20]
			uint16_t GPIO_Pin = (1 << pin);
 8002854:	2201      	movs	r2, #1
 8002856:	69bb      	ldr	r3, [r7, #24]
 8002858:	fa02 f303 	lsl.w	r3, r2, r3
 800285c:	827b      	strh	r3, [r7, #18]
			GPIO_PinState PinState = (pin_values & mask) >> pin;
 800285e:	69fa      	ldr	r2, [r7, #28]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	401a      	ands	r2, r3
 8002864:	69bb      	ldr	r3, [r7, #24]
 8002866:	fa22 f303 	lsr.w	r3, r2, r3
 800286a:	747b      	strb	r3, [r7, #17]

			HAL_GPIO_WritePin(GPIOx, GPIO_Pin, PinState);
 800286c:	7c7a      	ldrb	r2, [r7, #17]
 800286e:	8a7b      	ldrh	r3, [r7, #18]
 8002870:	4619      	mov	r1, r3
 8002872:	6978      	ldr	r0, [r7, #20]
 8002874:	f002 fc82 	bl	800517c <HAL_GPIO_WritePin>
		}
		mask <<= 1;
 8002878:	69fb      	ldr	r3, [r7, #28]
 800287a:	005b      	lsls	r3, r3, #1
 800287c:	61fb      	str	r3, [r7, #28]
	for(int pin = 0; pin < 16; pin++)
 800287e:	69bb      	ldr	r3, [r7, #24]
 8002880:	3301      	adds	r3, #1
 8002882:	61bb      	str	r3, [r7, #24]
 8002884:	69bb      	ldr	r3, [r7, #24]
 8002886:	2b0f      	cmp	r3, #15
 8002888:	ddda      	ble.n	8002840 <write_dig_output+0x3c>
	}

	return true;
 800288a:	2301      	movs	r3, #1
}
 800288c:	4618      	mov	r0, r3
 800288e:	3720      	adds	r7, #32
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}
 8002894:	0010007f 	.word	0x0010007f

08002898 <analog_read>:

bool analog_read(unsigned int addr3, unsigned int* value)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
 80028a0:	6039      	str	r1, [r7, #0]
	if(addr3 < 0 || addr3 > 0x0F)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2b0f      	cmp	r3, #15
 80028a6:	d901      	bls.n	80028ac <analog_read+0x14>
		return false;
 80028a8:	2300      	movs	r3, #0
 80028aa:	e00b      	b.n	80028c4 <analog_read+0x2c>

	MX_ADC3_Init1(true);
 80028ac:	2001      	movs	r0, #1
 80028ae:	f7fe f89f 	bl	80009f0 <MX_ADC3_Init1>
	config_ADC(addr3);
 80028b2:	6878      	ldr	r0, [r7, #4]
 80028b4:	f7fe f9ce 	bl	8000c54 <config_ADC>
	*value = read_ADC();
 80028b8:	f7fe f9ea 	bl	8000c90 <read_ADC>
 80028bc:	4602      	mov	r2, r0
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	601a      	str	r2, [r3, #0]

	return true;
 80028c2:	2301      	movs	r3, #1
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3708      	adds	r7, #8
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}

080028cc <analog_write>:

bool analog_write(unsigned int addr3, uint32_t value)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b082      	sub	sp, #8
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
 80028d4:	6039      	str	r1, [r7, #0]
	if(addr3 < 0 || addr3 > 0x01)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2b01      	cmp	r3, #1
 80028da:	d901      	bls.n	80028e0 <analog_write+0x14>
		return false;
 80028dc:	2300      	movs	r3, #0
 80028de:	e01a      	b.n	8002916 <analog_write+0x4a>

	if(HAL_DAC_Start(&hdac, (addr3 ? DAC_CHANNEL_2 : DAC_CHANNEL_1)) == HAL_OK){
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d001      	beq.n	80028ea <analog_write+0x1e>
 80028e6:	2310      	movs	r3, #16
 80028e8:	e000      	b.n	80028ec <analog_write+0x20>
 80028ea:	2300      	movs	r3, #0
 80028ec:	4619      	mov	r1, r3
 80028ee:	480c      	ldr	r0, [pc, #48]	; (8002920 <analog_write+0x54>)
 80028f0:	f002 f927 	bl	8004b42 <HAL_DAC_Start>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d10c      	bne.n	8002914 <analog_write+0x48>
	    HAL_DAC_SetValue(&hdac, (addr3 ? DAC_CHANNEL_2 : DAC_CHANNEL_1), DAC_ALIGN_12B_R, value);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d001      	beq.n	8002904 <analog_write+0x38>
 8002900:	2110      	movs	r1, #16
 8002902:	e000      	b.n	8002906 <analog_write+0x3a>
 8002904:	2100      	movs	r1, #0
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	2200      	movs	r2, #0
 800290a:	4805      	ldr	r0, [pc, #20]	; (8002920 <analog_write+0x54>)
 800290c:	f002 f96b 	bl	8004be6 <HAL_DAC_SetValue>
	    return true;
 8002910:	2301      	movs	r3, #1
 8002912:	e000      	b.n	8002916 <analog_write+0x4a>
	}else
		return false;
 8002914:	2300      	movs	r3, #0
}
 8002916:	4618      	mov	r0, r3
 8002918:	3708      	adds	r7, #8
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}
 800291e:	bf00      	nop
 8002920:	200186a0 	.word	0x200186a0

08002924 <process_buf_nf>:
	process_buf_ff

};

void process_buf_nf(uint32_t* x_buf, int n)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b082      	sub	sp, #8
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
 800292c:	6039      	str	r1, [r7, #0]
	y_buf[n] = x_buf[n];
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	009b      	lsls	r3, r3, #2
 8002932:	687a      	ldr	r2, [r7, #4]
 8002934:	4413      	add	r3, r2
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	4907      	ldr	r1, [pc, #28]	; (8002958 <process_buf_nf+0x34>)
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	analog_write(0,y_buf[n]);
 8002940:	4a05      	ldr	r2, [pc, #20]	; (8002958 <process_buf_nf+0x34>)
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002948:	4619      	mov	r1, r3
 800294a:	2000      	movs	r0, #0
 800294c:	f7ff ffbe 	bl	80028cc <analog_write>
}
 8002950:	bf00      	nop
 8002952:	3708      	adds	r7, #8
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}
 8002958:	200146a0 	.word	0x200146a0
 800295c:	00000000 	.word	0x00000000

08002960 <process_buf_if>:

void process_buf_if(uint32_t* x_buf, int n)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b082      	sub	sp, #8
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
 8002968:	6039      	str	r1, [r7, #0]

	y_buf[n+1] = a * y_buf[n] + (1-a) * x_buf[n];
 800296a:	4a1d      	ldr	r2, [pc, #116]	; (80029e0 <process_buf_if+0x80>)
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002972:	ee07 3a90 	vmov	s15, r3
 8002976:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800297a:	ed9f 6b15 	vldr	d6, [pc, #84]	; 80029d0 <process_buf_if+0x70>
 800297e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	009b      	lsls	r3, r3, #2
 8002986:	687a      	ldr	r2, [r7, #4]
 8002988:	4413      	add	r3, r2
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	ee07 3a90 	vmov	s15, r3
 8002990:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002994:	ed9f 5b10 	vldr	d5, [pc, #64]	; 80029d8 <process_buf_if+0x78>
 8002998:	ee27 7b05 	vmul.f64	d7, d7, d5
 800299c:	ee36 7b07 	vadd.f64	d7, d6, d7
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	3301      	adds	r3, #1
 80029a4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80029a8:	ee17 1a90 	vmov	r1, s15
 80029ac:	4a0c      	ldr	r2, [pc, #48]	; (80029e0 <process_buf_if+0x80>)
 80029ae:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		temp += coef_bk[i] * x_buf[(n-i) & (ADC_BUF_SIZE - 1)];
	 }

	y_buf[n] = temp;
	*/
	analog_write(0,y_buf[n]);
 80029b2:	4a0b      	ldr	r2, [pc, #44]	; (80029e0 <process_buf_if+0x80>)
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029ba:	4619      	mov	r1, r3
 80029bc:	2000      	movs	r0, #0
 80029be:	f7ff ff85 	bl	80028cc <analog_write>
}
 80029c2:	bf00      	nop
 80029c4:	3708      	adds	r7, #8
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	f3af 8000 	nop.w
 80029d0:	9999999a 	.word	0x9999999a
 80029d4:	3fd99999 	.word	0x3fd99999
 80029d8:	33333333 	.word	0x33333333
 80029dc:	3fe33333 	.word	0x3fe33333
 80029e0:	200146a0 	.word	0x200146a0

080029e4 <process_buf_ff>:

void process_buf_ff(uint32_t* x_buf, int n)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b084      	sub	sp, #16
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
 80029ec:	6039      	str	r1, [r7, #0]
	unsigned int temp = 0;
 80029ee:	2300      	movs	r3, #0
 80029f0:	60fb      	str	r3, [r7, #12]

	for(int i = 0 ; i < M; i++)
 80029f2:	2300      	movs	r3, #0
 80029f4:	60bb      	str	r3, [r7, #8]
 80029f6:	e023      	b.n	8002a40 <process_buf_ff+0x5c>
	{
		temp += coef[i] * x_buf[(n-i) & (ADC_BUF_SIZE - 1)];
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	ee07 3a90 	vmov	s15, r3
 80029fe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002a02:	4a19      	ldr	r2, [pc, #100]	; (8002a68 <process_buf_ff+0x84>)
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	009b      	lsls	r3, r3, #2
 8002a08:	4413      	add	r3, r2
 8002a0a:	edd3 6a00 	vldr	s13, [r3]
 8002a0e:	683a      	ldr	r2, [r7, #0]
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	1ad3      	subs	r3, r2, r3
 8002a14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a18:	009b      	lsls	r3, r3, #2
 8002a1a:	687a      	ldr	r2, [r7, #4]
 8002a1c:	4413      	add	r3, r2
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	ee07 3a90 	vmov	s15, r3
 8002a24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a28:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a34:	ee17 3a90 	vmov	r3, s15
 8002a38:	60fb      	str	r3, [r7, #12]
	for(int i = 0 ; i < M; i++)
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	3301      	adds	r3, #1
 8002a3e:	60bb      	str	r3, [r7, #8]
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	2b19      	cmp	r3, #25
 8002a44:	ddd8      	ble.n	80029f8 <process_buf_ff+0x14>
	}
	y_buf[n] = temp;
 8002a46:	4909      	ldr	r1, [pc, #36]	; (8002a6c <process_buf_ff+0x88>)
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	68fa      	ldr	r2, [r7, #12]
 8002a4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	analog_write(0,y_buf[n]);
 8002a50:	4a06      	ldr	r2, [pc, #24]	; (8002a6c <process_buf_ff+0x88>)
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a58:	4619      	mov	r1, r3
 8002a5a:	2000      	movs	r0, #0
 8002a5c:	f7ff ff36 	bl	80028cc <analog_write>
}
 8002a60:	bf00      	nop
 8002a62:	3710      	adds	r7, #16
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bd80      	pop	{r7, pc}
 8002a68:	200000a0 	.word	0x200000a0
 8002a6c:	200146a0 	.word	0x200146a0

08002a70 <process_buf>:

void process_buf(uint32_t* x_buf, int n)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b08a      	sub	sp, #40	; 0x28
 8002a74:	af02      	add	r7, sp, #8
 8002a76:	6078      	str	r0, [r7, #4]
 8002a78:	6039      	str	r1, [r7, #0]
	process_buf_func[sp_config.filter_type](x_buf,n);
 8002a7a:	4b2f      	ldr	r3, [pc, #188]	; (8002b38 <process_buf+0xc8>)
 8002a7c:	7b9b      	ldrb	r3, [r3, #14]
 8002a7e:	461a      	mov	r2, r3
 8002a80:	4b2e      	ldr	r3, [pc, #184]	; (8002b3c <process_buf+0xcc>)
 8002a82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a86:	6839      	ldr	r1, [r7, #0]
 8002a88:	6878      	ldr	r0, [r7, #4]
 8002a8a:	4798      	blx	r3

	counter ++;
 8002a8c:	4b2c      	ldr	r3, [pc, #176]	; (8002b40 <process_buf+0xd0>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	3301      	adds	r3, #1
 8002a92:	4a2b      	ldr	r2, [pc, #172]	; (8002b40 <process_buf+0xd0>)
 8002a94:	6013      	str	r3, [r2, #0]

	if(sp_config.sp_limit > 0)
 8002a96:	4b28      	ldr	r3, [pc, #160]	; (8002b38 <process_buf+0xc8>)
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d047      	beq.n	8002b2e <process_buf+0xbe>
	{
		char message[22] = {"\0"};
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	60bb      	str	r3, [r7, #8]
 8002aa2:	f107 030c 	add.w	r3, r7, #12
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	601a      	str	r2, [r3, #0]
 8002aaa:	605a      	str	r2, [r3, #4]
 8002aac:	609a      	str	r2, [r3, #8]
 8002aae:	60da      	str	r2, [r3, #12]
 8002ab0:	821a      	strh	r2, [r3, #16]
		sprintf(message, "%d;%lu;%lu;", counter , x_buf[n], y_buf[n]);
 8002ab2:	4b23      	ldr	r3, [pc, #140]	; (8002b40 <process_buf+0xd0>)
 8002ab4:	6819      	ldr	r1, [r3, #0]
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	009b      	lsls	r3, r3, #2
 8002aba:	687a      	ldr	r2, [r7, #4]
 8002abc:	4413      	add	r3, r2
 8002abe:	681a      	ldr	r2, [r3, #0]
 8002ac0:	4820      	ldr	r0, [pc, #128]	; (8002b44 <process_buf+0xd4>)
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8002ac8:	f107 0008 	add.w	r0, r7, #8
 8002acc:	9300      	str	r3, [sp, #0]
 8002ace:	4613      	mov	r3, r2
 8002ad0:	460a      	mov	r2, r1
 8002ad2:	491d      	ldr	r1, [pc, #116]	; (8002b48 <process_buf+0xd8>)
 8002ad4:	f007 fa24 	bl	8009f20 <siprintf>
		send_UART(message);
 8002ad8:	f107 0308 	add.w	r3, r7, #8
 8002adc:	4618      	mov	r0, r3
 8002ade:	f001 f88f 	bl	8003c00 <send_UART>

		if(counter == sp_config.sp_limit)
 8002ae2:	4b15      	ldr	r3, [pc, #84]	; (8002b38 <process_buf+0xc8>)
 8002ae4:	689a      	ldr	r2, [r3, #8]
 8002ae6:	4b16      	ldr	r3, [pc, #88]	; (8002b40 <process_buf+0xd0>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	429a      	cmp	r2, r3
 8002aec:	d11f      	bne.n	8002b2e <process_buf+0xbe>
		{
			counter = 0;
 8002aee:	4b14      	ldr	r3, [pc, #80]	; (8002b40 <process_buf+0xd0>)
 8002af0:	2200      	movs	r2, #0
 8002af2:	601a      	str	r2, [r3, #0]
			analog_write(0,0);
 8002af4:	2100      	movs	r1, #0
 8002af6:	2000      	movs	r0, #0
 8002af8:	f7ff fee8 	bl	80028cc <analog_write>
			HAL_ADC_Stop_IT(&hadc3);
 8002afc:	4813      	ldr	r0, [pc, #76]	; (8002b4c <process_buf+0xdc>)
 8002afe:	f001 fb23 	bl	8004148 <HAL_ADC_Stop_IT>
			HAL_TIM_Base_Stop_IT(&htim1);
 8002b02:	4813      	ldr	r0, [pc, #76]	; (8002b50 <process_buf+0xe0>)
 8002b04:	f003 fd7e 	bl	8006604 <HAL_TIM_Base_Stop_IT>
		    HAL_NVIC_SetPriority(ADC_IRQn, 2, 0);
 8002b08:	2200      	movs	r2, #0
 8002b0a:	2102      	movs	r1, #2
 8002b0c:	2012      	movs	r0, #18
 8002b0e:	f001 ffc0 	bl	8004a92 <HAL_NVIC_SetPriority>
			while(is_transmitting_to_UART());
 8002b12:	bf00      	nop
 8002b14:	f001 f850 	bl	8003bb8 <is_transmitting_to_UART>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d1fa      	bne.n	8002b14 <process_buf+0xa4>
			HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8002b1e:	2200      	movs	r2, #0
 8002b20:	2100      	movs	r1, #0
 8002b22:	2012      	movs	r0, #18
 8002b24:	f001 ffb5 	bl	8004a92 <HAL_NVIC_SetPriority>
			send_UART("Sampling Stopped.\n>");
 8002b28:	480a      	ldr	r0, [pc, #40]	; (8002b54 <process_buf+0xe4>)
 8002b2a:	f001 f869 	bl	8003c00 <send_UART>
		}
	}
}
 8002b2e:	bf00      	nop
 8002b30:	3720      	adds	r7, #32
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}
 8002b36:	bf00      	nop
 8002b38:	20000090 	.word	0x20000090
 8002b3c:	20000084 	.word	0x20000084
 8002b40:	20000318 	.word	0x20000318
 8002b44:	200146a0 	.word	0x200146a0
 8002b48:	0800eeb8 	.word	0x0800eeb8
 8002b4c:	20010448 	.word	0x20010448
 8002b50:	20018708 	.word	0x20018708
 8002b54:	0800eec4 	.word	0x0800eec4

08002b58 <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b082      	sub	sp, #8
 8002b5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8002b5e:	463b      	mov	r3, r7
 8002b60:	2200      	movs	r2, #0
 8002b62:	601a      	str	r2, [r3, #0]
 8002b64:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8002b66:	4b14      	ldr	r3, [pc, #80]	; (8002bb8 <MX_DAC_Init+0x60>)
 8002b68:	4a14      	ldr	r2, [pc, #80]	; (8002bbc <MX_DAC_Init+0x64>)
 8002b6a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8002b6c:	4812      	ldr	r0, [pc, #72]	; (8002bb8 <MX_DAC_Init+0x60>)
 8002b6e:	f001 ffc6 	bl	8004afe <HAL_DAC_Init>
 8002b72:	4603      	mov	r3, r0
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d001      	beq.n	8002b7c <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8002b78:	f000 fa3e 	bl	8002ff8 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002b80:	2300      	movs	r3, #0
 8002b82:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002b84:	463b      	mov	r3, r7
 8002b86:	2200      	movs	r2, #0
 8002b88:	4619      	mov	r1, r3
 8002b8a:	480b      	ldr	r0, [pc, #44]	; (8002bb8 <MX_DAC_Init+0x60>)
 8002b8c:	f002 f850 	bl	8004c30 <HAL_DAC_ConfigChannel>
 8002b90:	4603      	mov	r3, r0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d001      	beq.n	8002b9a <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8002b96:	f000 fa2f 	bl	8002ff8 <Error_Handler>
  }
  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8002b9a:	463b      	mov	r3, r7
 8002b9c:	2210      	movs	r2, #16
 8002b9e:	4619      	mov	r1, r3
 8002ba0:	4805      	ldr	r0, [pc, #20]	; (8002bb8 <MX_DAC_Init+0x60>)
 8002ba2:	f002 f845 	bl	8004c30 <HAL_DAC_ConfigChannel>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d001      	beq.n	8002bb0 <MX_DAC_Init+0x58>
  {
    Error_Handler();
 8002bac:	f000 fa24 	bl	8002ff8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8002bb0:	bf00      	nop
 8002bb2:	3708      	adds	r7, #8
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}
 8002bb8:	200186a0 	.word	0x200186a0
 8002bbc:	40007400 	.word	0x40007400

08002bc0 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b08a      	sub	sp, #40	; 0x28
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bc8:	f107 0314 	add.w	r3, r7, #20
 8002bcc:	2200      	movs	r2, #0
 8002bce:	601a      	str	r2, [r3, #0]
 8002bd0:	605a      	str	r2, [r3, #4]
 8002bd2:	609a      	str	r2, [r3, #8]
 8002bd4:	60da      	str	r2, [r3, #12]
 8002bd6:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a15      	ldr	r2, [pc, #84]	; (8002c34 <HAL_DAC_MspInit+0x74>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d123      	bne.n	8002c2a <HAL_DAC_MspInit+0x6a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8002be2:	4b15      	ldr	r3, [pc, #84]	; (8002c38 <HAL_DAC_MspInit+0x78>)
 8002be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be6:	4a14      	ldr	r2, [pc, #80]	; (8002c38 <HAL_DAC_MspInit+0x78>)
 8002be8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002bec:	6413      	str	r3, [r2, #64]	; 0x40
 8002bee:	4b12      	ldr	r3, [pc, #72]	; (8002c38 <HAL_DAC_MspInit+0x78>)
 8002bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002bf6:	613b      	str	r3, [r7, #16]
 8002bf8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bfa:	4b0f      	ldr	r3, [pc, #60]	; (8002c38 <HAL_DAC_MspInit+0x78>)
 8002bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bfe:	4a0e      	ldr	r2, [pc, #56]	; (8002c38 <HAL_DAC_MspInit+0x78>)
 8002c00:	f043 0301 	orr.w	r3, r3, #1
 8002c04:	6313      	str	r3, [r2, #48]	; 0x30
 8002c06:	4b0c      	ldr	r3, [pc, #48]	; (8002c38 <HAL_DAC_MspInit+0x78>)
 8002c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c0a:	f003 0301 	and.w	r3, r3, #1
 8002c0e:	60fb      	str	r3, [r7, #12]
 8002c10:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002c12:	2330      	movs	r3, #48	; 0x30
 8002c14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c16:	2303      	movs	r3, #3
 8002c18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c1e:	f107 0314 	add.w	r3, r7, #20
 8002c22:	4619      	mov	r1, r3
 8002c24:	4805      	ldr	r0, [pc, #20]	; (8002c3c <HAL_DAC_MspInit+0x7c>)
 8002c26:	f002 f8e5 	bl	8004df4 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 8002c2a:	bf00      	nop
 8002c2c:	3728      	adds	r7, #40	; 0x28
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	bf00      	nop
 8002c34:	40007400 	.word	0x40007400
 8002c38:	40023800 	.word	0x40023800
 8002c3c:	40020000 	.word	0x40020000

08002c40 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b08c      	sub	sp, #48	; 0x30
 8002c44:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c46:	f107 031c 	add.w	r3, r7, #28
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	601a      	str	r2, [r3, #0]
 8002c4e:	605a      	str	r2, [r3, #4]
 8002c50:	609a      	str	r2, [r3, #8]
 8002c52:	60da      	str	r2, [r3, #12]
 8002c54:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002c56:	4b4c      	ldr	r3, [pc, #304]	; (8002d88 <MX_GPIO_Init+0x148>)
 8002c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c5a:	4a4b      	ldr	r2, [pc, #300]	; (8002d88 <MX_GPIO_Init+0x148>)
 8002c5c:	f043 0320 	orr.w	r3, r3, #32
 8002c60:	6313      	str	r3, [r2, #48]	; 0x30
 8002c62:	4b49      	ldr	r3, [pc, #292]	; (8002d88 <MX_GPIO_Init+0x148>)
 8002c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c66:	f003 0320 	and.w	r3, r3, #32
 8002c6a:	61bb      	str	r3, [r7, #24]
 8002c6c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c6e:	4b46      	ldr	r3, [pc, #280]	; (8002d88 <MX_GPIO_Init+0x148>)
 8002c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c72:	4a45      	ldr	r2, [pc, #276]	; (8002d88 <MX_GPIO_Init+0x148>)
 8002c74:	f043 0304 	orr.w	r3, r3, #4
 8002c78:	6313      	str	r3, [r2, #48]	; 0x30
 8002c7a:	4b43      	ldr	r3, [pc, #268]	; (8002d88 <MX_GPIO_Init+0x148>)
 8002c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c7e:	f003 0304 	and.w	r3, r3, #4
 8002c82:	617b      	str	r3, [r7, #20]
 8002c84:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c86:	4b40      	ldr	r3, [pc, #256]	; (8002d88 <MX_GPIO_Init+0x148>)
 8002c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c8a:	4a3f      	ldr	r2, [pc, #252]	; (8002d88 <MX_GPIO_Init+0x148>)
 8002c8c:	f043 0301 	orr.w	r3, r3, #1
 8002c90:	6313      	str	r3, [r2, #48]	; 0x30
 8002c92:	4b3d      	ldr	r3, [pc, #244]	; (8002d88 <MX_GPIO_Init+0x148>)
 8002c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c96:	f003 0301 	and.w	r3, r3, #1
 8002c9a:	613b      	str	r3, [r7, #16]
 8002c9c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c9e:	4b3a      	ldr	r3, [pc, #232]	; (8002d88 <MX_GPIO_Init+0x148>)
 8002ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ca2:	4a39      	ldr	r2, [pc, #228]	; (8002d88 <MX_GPIO_Init+0x148>)
 8002ca4:	f043 0302 	orr.w	r3, r3, #2
 8002ca8:	6313      	str	r3, [r2, #48]	; 0x30
 8002caa:	4b37      	ldr	r3, [pc, #220]	; (8002d88 <MX_GPIO_Init+0x148>)
 8002cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cae:	f003 0302 	and.w	r3, r3, #2
 8002cb2:	60fb      	str	r3, [r7, #12]
 8002cb4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002cb6:	4b34      	ldr	r3, [pc, #208]	; (8002d88 <MX_GPIO_Init+0x148>)
 8002cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cba:	4a33      	ldr	r2, [pc, #204]	; (8002d88 <MX_GPIO_Init+0x148>)
 8002cbc:	f043 0310 	orr.w	r3, r3, #16
 8002cc0:	6313      	str	r3, [r2, #48]	; 0x30
 8002cc2:	4b31      	ldr	r3, [pc, #196]	; (8002d88 <MX_GPIO_Init+0x148>)
 8002cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cc6:	f003 0310 	and.w	r3, r3, #16
 8002cca:	60bb      	str	r3, [r7, #8]
 8002ccc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002cce:	4b2e      	ldr	r3, [pc, #184]	; (8002d88 <MX_GPIO_Init+0x148>)
 8002cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cd2:	4a2d      	ldr	r2, [pc, #180]	; (8002d88 <MX_GPIO_Init+0x148>)
 8002cd4:	f043 0308 	orr.w	r3, r3, #8
 8002cd8:	6313      	str	r3, [r2, #48]	; 0x30
 8002cda:	4b2b      	ldr	r3, [pc, #172]	; (8002d88 <MX_GPIO_Init+0x148>)
 8002cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cde:	f003 0308 	and.w	r3, r3, #8
 8002ce2:	607b      	str	r3, [r7, #4]
 8002ce4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|FW_Pin, GPIO_PIN_RESET);
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	f240 4101 	movw	r1, #1025	; 0x401
 8002cec:	4827      	ldr	r0, [pc, #156]	; (8002d8c <MX_GPIO_Init+0x14c>)
 8002cee:	f002 fa45 	bl	800517c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RV_GPIO_Port, RV_Pin, GPIO_PIN_RESET);
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002cf8:	4825      	ldr	r0, [pc, #148]	; (8002d90 <MX_GPIO_Init+0x150>)
 8002cfa:	f002 fa3f 	bl	800517c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PBPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|FW_Pin;
 8002cfe:	f240 4301 	movw	r3, #1025	; 0x401
 8002d02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d04:	2301      	movs	r3, #1
 8002d06:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d10:	f107 031c 	add.w	r3, r7, #28
 8002d14:	4619      	mov	r1, r3
 8002d16:	481d      	ldr	r0, [pc, #116]	; (8002d8c <MX_GPIO_Init+0x14c>)
 8002d18:	f002 f86c 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Vb_Pin;
 8002d1c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002d20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d22:	2300      	movs	r3, #0
 8002d24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d26:	2300      	movs	r3, #0
 8002d28:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Vb_GPIO_Port, &GPIO_InitStruct);
 8002d2a:	f107 031c 	add.w	r3, r7, #28
 8002d2e:	4619      	mov	r1, r3
 8002d30:	4817      	ldr	r0, [pc, #92]	; (8002d90 <MX_GPIO_Init+0x150>)
 8002d32:	f002 f85f 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Va_Pin;
 8002d36:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002d3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002d3c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002d40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d42:	2300      	movs	r3, #0
 8002d44:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Va_GPIO_Port, &GPIO_InitStruct);
 8002d46:	f107 031c 	add.w	r3, r7, #28
 8002d4a:	4619      	mov	r1, r3
 8002d4c:	4810      	ldr	r0, [pc, #64]	; (8002d90 <MX_GPIO_Init+0x150>)
 8002d4e:	f002 f851 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RV_Pin;
 8002d52:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d60:	2300      	movs	r3, #0
 8002d62:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(RV_GPIO_Port, &GPIO_InitStruct);
 8002d64:	f107 031c 	add.w	r3, r7, #28
 8002d68:	4619      	mov	r1, r3
 8002d6a:	4809      	ldr	r0, [pc, #36]	; (8002d90 <MX_GPIO_Init+0x150>)
 8002d6c:	f002 f842 	bl	8004df4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002d70:	2200      	movs	r2, #0
 8002d72:	2100      	movs	r1, #0
 8002d74:	2028      	movs	r0, #40	; 0x28
 8002d76:	f001 fe8c 	bl	8004a92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002d7a:	2028      	movs	r0, #40	; 0x28
 8002d7c:	f001 fea5 	bl	8004aca <HAL_NVIC_EnableIRQ>

}
 8002d80:	bf00      	nop
 8002d82:	3730      	adds	r7, #48	; 0x30
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}
 8002d88:	40023800 	.word	0x40023800
 8002d8c:	40020400 	.word	0x40020400
 8002d90:	40021000 	.word	0x40021000

08002d94 <is_GPIO_pin_free>:
/* USER CODE BEGIN 2 */

unsigned int pulses = 0;

bool is_GPIO_pin_free(unsigned int port_addr, unsigned int pin_setting)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b083      	sub	sp, #12
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
 8002d9c:	6039      	str	r1, [r7, #0]
	//	ADC3 e DAC

	if(port_addr == 1)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	d107      	bne.n	8002db4 <is_GPIO_pin_free+0x20>
		if(pin_setting & 0x603F)
 8002da4:	683a      	ldr	r2, [r7, #0]
 8002da6:	f246 033f 	movw	r3, #24639	; 0x603f
 8002daa:	4013      	ands	r3, r2
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d001      	beq.n	8002db4 <is_GPIO_pin_free+0x20>
			return false;
 8002db0:	2300      	movs	r3, #0
 8002db2:	e028      	b.n	8002e06 <is_GPIO_pin_free+0x72>

	if(port_addr == 3)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2b03      	cmp	r3, #3
 8002db8:	d106      	bne.n	8002dc8 <is_GPIO_pin_free+0x34>
		if(pin_setting & 0x000F)
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	f003 030f 	and.w	r3, r3, #15
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d001      	beq.n	8002dc8 <is_GPIO_pin_free+0x34>
			return false;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	e01e      	b.n	8002e06 <is_GPIO_pin_free+0x72>

	if(port_addr == 6)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2b06      	cmp	r3, #6
 8002dcc:	d106      	bne.n	8002ddc <is_GPIO_pin_free+0x48>
		if(pin_setting & 0x03FC)
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	f403 737f 	and.w	r3, r3, #1020	; 0x3fc
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d001      	beq.n	8002ddc <is_GPIO_pin_free+0x48>
			return false;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	e014      	b.n	8002e06 <is_GPIO_pin_free+0x72>

	//	USART3

	if(port_addr == 4)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2b04      	cmp	r3, #4
 8002de0:	d106      	bne.n	8002df0 <is_GPIO_pin_free+0x5c>
		if(pin_setting & 0x0180)
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d001      	beq.n	8002df0 <is_GPIO_pin_free+0x5c>
			return false;
 8002dec:	2300      	movs	r3, #0
 8002dee:	e00a      	b.n	8002e06 <is_GPIO_pin_free+0x72>

	//	LED1

	if(port_addr == 2)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2b02      	cmp	r3, #2
 8002df4:	d106      	bne.n	8002e04 <is_GPIO_pin_free+0x70>
		if(pin_setting & 0x0001)
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	f003 0301 	and.w	r3, r3, #1
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d001      	beq.n	8002e04 <is_GPIO_pin_free+0x70>
			return false;
 8002e00:	2300      	movs	r3, #0
 8002e02:	e000      	b.n	8002e06 <is_GPIO_pin_free+0x72>

	return true;
 8002e04:	2301      	movs	r3, #1
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	370c      	adds	r7, #12
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr
	...

08002e14 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b082      	sub	sp, #8
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	80fb      	strh	r3, [r7, #6]
	//bool read_dir = HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_13);

	pulses++;
 8002e1e:	4b08      	ldr	r3, [pc, #32]	; (8002e40 <HAL_GPIO_EXTI_Callback+0x2c>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	3301      	adds	r3, #1
 8002e24:	4a06      	ldr	r2, [pc, #24]	; (8002e40 <HAL_GPIO_EXTI_Callback+0x2c>)
 8002e26:	6013      	str	r3, [r2, #0]

	if(pulses < LM_EN)
 8002e28:	4b05      	ldr	r3, [pc, #20]	; (8002e40 <HAL_GPIO_EXTI_Callback+0x2c>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	2b63      	cmp	r3, #99	; 0x63
 8002e2e:	d803      	bhi.n	8002e38 <HAL_GPIO_EXTI_Callback+0x24>

	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8002e30:	2101      	movs	r1, #1
 8002e32:	4804      	ldr	r0, [pc, #16]	; (8002e44 <HAL_GPIO_EXTI_Callback+0x30>)
 8002e34:	f002 f9bb 	bl	80051ae <HAL_GPIO_TogglePin>
}
 8002e38:	bf00      	nop
 8002e3a:	3708      	adds	r7, #8
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd80      	pop	{r7, pc}
 8002e40:	2000032c 	.word	0x2000032c
 8002e44:	40020400 	.word	0x40020400

08002e48 <n_pulses>:

unsigned int n_pulses()
{
 8002e48:	b480      	push	{r7}
 8002e4a:	af00      	add	r7, sp, #0
	return pulses;
 8002e4c:	4b03      	ldr	r3, [pc, #12]	; (8002e5c <n_pulses+0x14>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	46bd      	mov	sp, r7
 8002e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e58:	4770      	bx	lr
 8002e5a:	bf00      	nop
 8002e5c:	2000032c 	.word	0x2000032c

08002e60 <blink_LED>:

void blink_LED()
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8002e64:	2101      	movs	r1, #1
 8002e66:	4806      	ldr	r0, [pc, #24]	; (8002e80 <blink_LED+0x20>)
 8002e68:	f002 f9a1 	bl	80051ae <HAL_GPIO_TogglePin>
	HAL_Delay(200);
 8002e6c:	20c8      	movs	r0, #200	; 0xc8
 8002e6e:	f001 f82b 	bl	8003ec8 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8002e72:	2101      	movs	r1, #1
 8002e74:	4802      	ldr	r0, [pc, #8]	; (8002e80 <blink_LED+0x20>)
 8002e76:	f002 f99a 	bl	80051ae <HAL_GPIO_TogglePin>
}
 8002e7a:	bf00      	nop
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	40020400 	.word	0x40020400

08002e84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b0c2      	sub	sp, #264	; 0x108
 8002e88:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002e8a:	f000 ffc0 	bl	8003e0e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002e8e:	f000 f845 	bl	8002f1c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002e92:	f7ff fed5 	bl	8002c40 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8002e96:	f000 fdd1 	bl	8003a3c <MX_USART3_UART_Init>
  MX_ADC3_Init();
 8002e9a:	f7fd fe0d 	bl	8000ab8 <MX_ADC3_Init>
  MX_TIM1_Init();
 8002e9e:	f000 fb65 	bl	800356c <MX_TIM1_Init>
  MX_DAC_Init();
 8002ea2:	f7ff fe59 	bl	8002b58 <MX_DAC_Init>
  MX_TIM2_Init();
 8002ea6:	f000 fbb5 	bl	8003614 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002eaa:	f000 fc29 	bl	8003700 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_IT(&huart3, UART_RX_buffer, 1);
 8002eae:	2201      	movs	r2, #1
 8002eb0:	4916      	ldr	r1, [pc, #88]	; (8002f0c <main+0x88>)
 8002eb2:	4817      	ldr	r0, [pc, #92]	; (8002f10 <main+0x8c>)
 8002eb4:	f004 fed2 	bl	8007c5c <HAL_UART_Receive_IT>
  send_UART(PROMPT);
 8002eb8:	4816      	ldr	r0, [pc, #88]	; (8002f14 <main+0x90>)
 8002eba:	f000 fea1 	bl	8003c00 <send_UART>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(has_message_from_UART())
 8002ebe:	f000 fe6f 	bl	8003ba0 <has_message_from_UART>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d0fa      	beq.n	8002ebe <main+0x3a>
	  {
		  blink_LED();
 8002ec8:	f7ff ffca 	bl	8002e60 <blink_LED>

		  uint8_t message[BUFFER_SIZE];

		  read_UART((char*) message);
 8002ecc:	1d3b      	adds	r3, r7, #4
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f000 fec0 	bl	8003c54 <read_UART>

		  unsigned char cmd = check_command((char*) message);
 8002ed4:	1d3b      	adds	r3, r7, #4
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f7fd ff66 	bl	8000da8 <check_command>
 8002edc:	4603      	mov	r3, r0
 8002ede:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
		  exec_command[cmd]((char*) message);
 8002ee2:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 8002ee6:	4a0c      	ldr	r2, [pc, #48]	; (8002f18 <main+0x94>)
 8002ee8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002eec:	1d3a      	adds	r2, r7, #4
 8002eee:	4610      	mov	r0, r2
 8002ef0:	4798      	blx	r3

		  while(is_transmitting_to_UART());
 8002ef2:	bf00      	nop
 8002ef4:	f000 fe60 	bl	8003bb8 <is_transmitting_to_UART>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d1fa      	bne.n	8002ef4 <main+0x70>

		  reset_UART();
 8002efe:	f000 fe67 	bl	8003bd0 <reset_UART>
		  send_UART(PROMPT);
 8002f02:	4804      	ldr	r0, [pc, #16]	; (8002f14 <main+0x90>)
 8002f04:	f000 fe7c 	bl	8003c00 <send_UART>
	  if(has_message_from_UART())
 8002f08:	e7d9      	b.n	8002ebe <main+0x3a>
 8002f0a:	bf00      	nop
 8002f0c:	20000340 	.word	0x20000340
 8002f10:	200187a0 	.word	0x200187a0
 8002f14:	0800eed8 	.word	0x0800eed8
 8002f18:	20000008 	.word	0x20000008

08002f1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b094      	sub	sp, #80	; 0x50
 8002f20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f22:	f107 031c 	add.w	r3, r7, #28
 8002f26:	2234      	movs	r2, #52	; 0x34
 8002f28:	2100      	movs	r1, #0
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f006 f9a4 	bl	8009278 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f30:	f107 0308 	add.w	r3, r7, #8
 8002f34:	2200      	movs	r2, #0
 8002f36:	601a      	str	r2, [r3, #0]
 8002f38:	605a      	str	r2, [r3, #4]
 8002f3a:	609a      	str	r2, [r3, #8]
 8002f3c:	60da      	str	r2, [r3, #12]
 8002f3e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f40:	4b2b      	ldr	r3, [pc, #172]	; (8002ff0 <SystemClock_Config+0xd4>)
 8002f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f44:	4a2a      	ldr	r2, [pc, #168]	; (8002ff0 <SystemClock_Config+0xd4>)
 8002f46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f4a:	6413      	str	r3, [r2, #64]	; 0x40
 8002f4c:	4b28      	ldr	r3, [pc, #160]	; (8002ff0 <SystemClock_Config+0xd4>)
 8002f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f54:	607b      	str	r3, [r7, #4]
 8002f56:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f58:	4b26      	ldr	r3, [pc, #152]	; (8002ff4 <SystemClock_Config+0xd8>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a25      	ldr	r2, [pc, #148]	; (8002ff4 <SystemClock_Config+0xd8>)
 8002f5e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002f62:	6013      	str	r3, [r2, #0]
 8002f64:	4b23      	ldr	r3, [pc, #140]	; (8002ff4 <SystemClock_Config+0xd8>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002f6c:	603b      	str	r3, [r7, #0]
 8002f6e:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002f70:	2302      	movs	r3, #2
 8002f72:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002f74:	2301      	movs	r3, #1
 8002f76:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002f78:	2310      	movs	r3, #16
 8002f7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f7c:	2302      	movs	r3, #2
 8002f7e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002f80:	2300      	movs	r3, #0
 8002f82:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002f84:	2308      	movs	r3, #8
 8002f86:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 192;
 8002f88:	23c0      	movs	r3, #192	; 0xc0
 8002f8a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002f8c:	2302      	movs	r3, #2
 8002f8e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002f90:	2304      	movs	r3, #4
 8002f92:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002f94:	2302      	movs	r3, #2
 8002f96:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f98:	f107 031c 	add.w	r3, r7, #28
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f002 f989 	bl	80052b4 <HAL_RCC_OscConfig>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d001      	beq.n	8002fac <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002fa8:	f000 f826 	bl	8002ff8 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002fac:	f002 f932 	bl	8005214 <HAL_PWREx_EnableOverDrive>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d001      	beq.n	8002fba <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002fb6:	f000 f81f 	bl	8002ff8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002fba:	230f      	movs	r3, #15
 8002fbc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002fbe:	2302      	movs	r3, #2
 8002fc0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002fc6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002fca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8002fcc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002fd0:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8002fd2:	f107 0308 	add.w	r3, r7, #8
 8002fd6:	2106      	movs	r1, #6
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f002 fc19 	bl	8005810 <HAL_RCC_ClockConfig>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d001      	beq.n	8002fe8 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8002fe4:	f000 f808 	bl	8002ff8 <Error_Handler>
  }
}
 8002fe8:	bf00      	nop
 8002fea:	3750      	adds	r7, #80	; 0x50
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}
 8002ff0:	40023800 	.word	0x40023800
 8002ff4:	40007000 	.word	0x40007000

08002ff8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002ffc:	b672      	cpsid	i
}
 8002ffe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003000:	e7fe      	b.n	8003000 <Error_Handler+0x8>
	...

08003004 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b082      	sub	sp, #8
 8003008:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800300a:	4b0f      	ldr	r3, [pc, #60]	; (8003048 <HAL_MspInit+0x44>)
 800300c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800300e:	4a0e      	ldr	r2, [pc, #56]	; (8003048 <HAL_MspInit+0x44>)
 8003010:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003014:	6413      	str	r3, [r2, #64]	; 0x40
 8003016:	4b0c      	ldr	r3, [pc, #48]	; (8003048 <HAL_MspInit+0x44>)
 8003018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800301a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800301e:	607b      	str	r3, [r7, #4]
 8003020:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003022:	4b09      	ldr	r3, [pc, #36]	; (8003048 <HAL_MspInit+0x44>)
 8003024:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003026:	4a08      	ldr	r2, [pc, #32]	; (8003048 <HAL_MspInit+0x44>)
 8003028:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800302c:	6453      	str	r3, [r2, #68]	; 0x44
 800302e:	4b06      	ldr	r3, [pc, #24]	; (8003048 <HAL_MspInit+0x44>)
 8003030:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003032:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003036:	603b      	str	r3, [r7, #0]
 8003038:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 800303a:	2005      	movs	r0, #5
 800303c:	f001 fd1e 	bl	8004a7c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003040:	bf00      	nop
 8003042:	3708      	adds	r7, #8
 8003044:	46bd      	mov	sp, r7
 8003046:	bd80      	pop	{r7, pc}
 8003048:	40023800 	.word	0x40023800

0800304c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800304c:	b480      	push	{r7}
 800304e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003050:	e7fe      	b.n	8003050 <NMI_Handler+0x4>

08003052 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003052:	b480      	push	{r7}
 8003054:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003056:	e7fe      	b.n	8003056 <HardFault_Handler+0x4>

08003058 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003058:	b480      	push	{r7}
 800305a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800305c:	e7fe      	b.n	800305c <MemManage_Handler+0x4>

0800305e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800305e:	b480      	push	{r7}
 8003060:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003062:	e7fe      	b.n	8003062 <BusFault_Handler+0x4>

08003064 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003064:	b480      	push	{r7}
 8003066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003068:	e7fe      	b.n	8003068 <UsageFault_Handler+0x4>

0800306a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800306a:	b480      	push	{r7}
 800306c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800306e:	bf00      	nop
 8003070:	46bd      	mov	sp, r7
 8003072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003076:	4770      	bx	lr

08003078 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003078:	b480      	push	{r7}
 800307a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800307c:	bf00      	nop
 800307e:	46bd      	mov	sp, r7
 8003080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003084:	4770      	bx	lr

08003086 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003086:	b480      	push	{r7}
 8003088:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800308a:	bf00      	nop
 800308c:	46bd      	mov	sp, r7
 800308e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003092:	4770      	bx	lr

08003094 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003098:	f000 fef6 	bl	8003e88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800309c:	bf00      	nop
 800309e:	bd80      	pop	{r7, pc}

080030a0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 80030a4:	4802      	ldr	r0, [pc, #8]	; (80030b0 <ADC_IRQHandler+0x10>)
 80030a6:	f001 f88d 	bl	80041c4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80030aa:	bf00      	nop
 80030ac:	bd80      	pop	{r7, pc}
 80030ae:	bf00      	nop
 80030b0:	20010448 	.word	0x20010448

080030b4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80030b8:	4802      	ldr	r0, [pc, #8]	; (80030c4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80030ba:	f003 fcad 	bl	8006a18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80030be:	bf00      	nop
 80030c0:	bd80      	pop	{r7, pc}
 80030c2:	bf00      	nop
 80030c4:	20018708 	.word	0x20018708

080030c8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80030cc:	4802      	ldr	r0, [pc, #8]	; (80030d8 <TIM3_IRQHandler+0x10>)
 80030ce:	f003 fca3 	bl	8006a18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80030d2:	bf00      	nop
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	bf00      	nop
 80030d8:	200186b8 	.word	0x200186b8

080030dc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80030e0:	4802      	ldr	r0, [pc, #8]	; (80030ec <USART3_IRQHandler+0x10>)
 80030e2:	f004 fe09 	bl	8007cf8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80030e6:	bf00      	nop
 80030e8:	bd80      	pop	{r7, pc}
 80030ea:	bf00      	nop
 80030ec:	200187a0 	.word	0x200187a0

080030f0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Va_Pin);
 80030f4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80030f8:	f002 f874 	bl	80051e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80030fc:	bf00      	nop
 80030fe:	bd80      	pop	{r7, pc}

08003100 <_getpid>:
 8003100:	b480      	push	{r7}
 8003102:	af00      	add	r7, sp, #0
 8003104:	2301      	movs	r3, #1
 8003106:	4618      	mov	r0, r3
 8003108:	46bd      	mov	sp, r7
 800310a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310e:	4770      	bx	lr

08003110 <_kill>:
 8003110:	b580      	push	{r7, lr}
 8003112:	b082      	sub	sp, #8
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
 8003118:	6039      	str	r1, [r7, #0]
 800311a:	f006 f883 	bl	8009224 <__errno>
 800311e:	4603      	mov	r3, r0
 8003120:	2216      	movs	r2, #22
 8003122:	601a      	str	r2, [r3, #0]
 8003124:	f04f 33ff 	mov.w	r3, #4294967295
 8003128:	4618      	mov	r0, r3
 800312a:	3708      	adds	r7, #8
 800312c:	46bd      	mov	sp, r7
 800312e:	bd80      	pop	{r7, pc}

08003130 <_exit>:
 8003130:	b580      	push	{r7, lr}
 8003132:	b082      	sub	sp, #8
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
 8003138:	f04f 31ff 	mov.w	r1, #4294967295
 800313c:	6878      	ldr	r0, [r7, #4]
 800313e:	f7ff ffe7 	bl	8003110 <_kill>
 8003142:	e7fe      	b.n	8003142 <_exit+0x12>

08003144 <_read>:
 8003144:	b580      	push	{r7, lr}
 8003146:	b086      	sub	sp, #24
 8003148:	af00      	add	r7, sp, #0
 800314a:	60f8      	str	r0, [r7, #12]
 800314c:	60b9      	str	r1, [r7, #8]
 800314e:	607a      	str	r2, [r7, #4]
 8003150:	2300      	movs	r3, #0
 8003152:	617b      	str	r3, [r7, #20]
 8003154:	e00a      	b.n	800316c <_read+0x28>
 8003156:	f3af 8000 	nop.w
 800315a:	4601      	mov	r1, r0
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	1c5a      	adds	r2, r3, #1
 8003160:	60ba      	str	r2, [r7, #8]
 8003162:	b2ca      	uxtb	r2, r1
 8003164:	701a      	strb	r2, [r3, #0]
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	3301      	adds	r3, #1
 800316a:	617b      	str	r3, [r7, #20]
 800316c:	697a      	ldr	r2, [r7, #20]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	429a      	cmp	r2, r3
 8003172:	dbf0      	blt.n	8003156 <_read+0x12>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	4618      	mov	r0, r3
 8003178:	3718      	adds	r7, #24
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}

0800317e <_write>:
 800317e:	b580      	push	{r7, lr}
 8003180:	b086      	sub	sp, #24
 8003182:	af00      	add	r7, sp, #0
 8003184:	60f8      	str	r0, [r7, #12]
 8003186:	60b9      	str	r1, [r7, #8]
 8003188:	607a      	str	r2, [r7, #4]
 800318a:	2300      	movs	r3, #0
 800318c:	617b      	str	r3, [r7, #20]
 800318e:	e009      	b.n	80031a4 <_write+0x26>
 8003190:	68bb      	ldr	r3, [r7, #8]
 8003192:	1c5a      	adds	r2, r3, #1
 8003194:	60ba      	str	r2, [r7, #8]
 8003196:	781b      	ldrb	r3, [r3, #0]
 8003198:	4618      	mov	r0, r3
 800319a:	f3af 8000 	nop.w
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	3301      	adds	r3, #1
 80031a2:	617b      	str	r3, [r7, #20]
 80031a4:	697a      	ldr	r2, [r7, #20]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	429a      	cmp	r2, r3
 80031aa:	dbf1      	blt.n	8003190 <_write+0x12>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	4618      	mov	r0, r3
 80031b0:	3718      	adds	r7, #24
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}

080031b6 <_close>:
 80031b6:	b480      	push	{r7}
 80031b8:	b083      	sub	sp, #12
 80031ba:	af00      	add	r7, sp, #0
 80031bc:	6078      	str	r0, [r7, #4]
 80031be:	f04f 33ff 	mov.w	r3, #4294967295
 80031c2:	4618      	mov	r0, r3
 80031c4:	370c      	adds	r7, #12
 80031c6:	46bd      	mov	sp, r7
 80031c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031cc:	4770      	bx	lr

080031ce <_fstat>:
 80031ce:	b480      	push	{r7}
 80031d0:	b083      	sub	sp, #12
 80031d2:	af00      	add	r7, sp, #0
 80031d4:	6078      	str	r0, [r7, #4]
 80031d6:	6039      	str	r1, [r7, #0]
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80031de:	605a      	str	r2, [r3, #4]
 80031e0:	2300      	movs	r3, #0
 80031e2:	4618      	mov	r0, r3
 80031e4:	370c      	adds	r7, #12
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr

080031ee <_isatty>:
 80031ee:	b480      	push	{r7}
 80031f0:	b083      	sub	sp, #12
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	6078      	str	r0, [r7, #4]
 80031f6:	2301      	movs	r3, #1
 80031f8:	4618      	mov	r0, r3
 80031fa:	370c      	adds	r7, #12
 80031fc:	46bd      	mov	sp, r7
 80031fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003202:	4770      	bx	lr

08003204 <_lseek>:
 8003204:	b480      	push	{r7}
 8003206:	b085      	sub	sp, #20
 8003208:	af00      	add	r7, sp, #0
 800320a:	60f8      	str	r0, [r7, #12]
 800320c:	60b9      	str	r1, [r7, #8]
 800320e:	607a      	str	r2, [r7, #4]
 8003210:	2300      	movs	r3, #0
 8003212:	4618      	mov	r0, r3
 8003214:	3714      	adds	r7, #20
 8003216:	46bd      	mov	sp, r7
 8003218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321c:	4770      	bx	lr
	...

08003220 <_sbrk>:
 8003220:	b580      	push	{r7, lr}
 8003222:	b086      	sub	sp, #24
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
 8003228:	4a14      	ldr	r2, [pc, #80]	; (800327c <_sbrk+0x5c>)
 800322a:	4b15      	ldr	r3, [pc, #84]	; (8003280 <_sbrk+0x60>)
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	617b      	str	r3, [r7, #20]
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	613b      	str	r3, [r7, #16]
 8003234:	4b13      	ldr	r3, [pc, #76]	; (8003284 <_sbrk+0x64>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d102      	bne.n	8003242 <_sbrk+0x22>
 800323c:	4b11      	ldr	r3, [pc, #68]	; (8003284 <_sbrk+0x64>)
 800323e:	4a12      	ldr	r2, [pc, #72]	; (8003288 <_sbrk+0x68>)
 8003240:	601a      	str	r2, [r3, #0]
 8003242:	4b10      	ldr	r3, [pc, #64]	; (8003284 <_sbrk+0x64>)
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	4413      	add	r3, r2
 800324a:	693a      	ldr	r2, [r7, #16]
 800324c:	429a      	cmp	r2, r3
 800324e:	d207      	bcs.n	8003260 <_sbrk+0x40>
 8003250:	f005 ffe8 	bl	8009224 <__errno>
 8003254:	4603      	mov	r3, r0
 8003256:	220c      	movs	r2, #12
 8003258:	601a      	str	r2, [r3, #0]
 800325a:	f04f 33ff 	mov.w	r3, #4294967295
 800325e:	e009      	b.n	8003274 <_sbrk+0x54>
 8003260:	4b08      	ldr	r3, [pc, #32]	; (8003284 <_sbrk+0x64>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	60fb      	str	r3, [r7, #12]
 8003266:	4b07      	ldr	r3, [pc, #28]	; (8003284 <_sbrk+0x64>)
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	4413      	add	r3, r2
 800326e:	4a05      	ldr	r2, [pc, #20]	; (8003284 <_sbrk+0x64>)
 8003270:	6013      	str	r3, [r2, #0]
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	4618      	mov	r0, r3
 8003276:	3718      	adds	r7, #24
 8003278:	46bd      	mov	sp, r7
 800327a:	bd80      	pop	{r7, pc}
 800327c:	20080000 	.word	0x20080000
 8003280:	00000400 	.word	0x00000400
 8003284:	20000330 	.word	0x20000330
 8003288:	20018838 	.word	0x20018838

0800328c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800328c:	b480      	push	{r7}
 800328e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003290:	4b06      	ldr	r3, [pc, #24]	; (80032ac <SystemInit+0x20>)
 8003292:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003296:	4a05      	ldr	r2, [pc, #20]	; (80032ac <SystemInit+0x20>)
 8003298:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800329c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80032a0:	bf00      	nop
 80032a2:	46bd      	mov	sp, r7
 80032a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a8:	4770      	bx	lr
 80032aa:	bf00      	nop
 80032ac:	e000ed00 	.word	0xe000ed00

080032b0 <MX_TIM1_Init1>:
char units = u_rpm;
float sp_period_s;
char* message;

void MX_TIM1_Init1(struct sp_config_t sp_config)
{
 80032b0:	b590      	push	{r4, r7, lr}
 80032b2:	b093      	sub	sp, #76	; 0x4c
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	463c      	mov	r4, r7
 80032b8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80032bc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80032c0:	2200      	movs	r2, #0
 80032c2:	601a      	str	r2, [r3, #0]
 80032c4:	605a      	str	r2, [r3, #4]
 80032c6:	609a      	str	r2, [r3, #8]
 80032c8:	60da      	str	r2, [r3, #12]
	TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80032ca:	f107 031c 	add.w	r3, r7, #28
 80032ce:	2200      	movs	r2, #0
 80032d0:	601a      	str	r2, [r3, #0]
 80032d2:	605a      	str	r2, [r3, #4]
 80032d4:	609a      	str	r2, [r3, #8]
 80032d6:	60da      	str	r2, [r3, #12]
 80032d8:	611a      	str	r2, [r3, #16]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032da:	f107 0310 	add.w	r3, r7, #16
 80032de:	2200      	movs	r2, #0
 80032e0:	601a      	str	r2, [r3, #0]
 80032e2:	605a      	str	r2, [r3, #4]
 80032e4:	609a      	str	r2, [r3, #8]

	unsigned int mul1 = 1, mul2 = 1;
 80032e6:	2301      	movs	r3, #1
 80032e8:	647b      	str	r3, [r7, #68]	; 0x44
 80032ea:	2301      	movs	r3, #1
 80032ec:	643b      	str	r3, [r7, #64]	; 0x40

	if(!strncmp(sp_config.timeunit,"us",2))
 80032ee:	463b      	mov	r3, r7
 80032f0:	330c      	adds	r3, #12
 80032f2:	2202      	movs	r2, #2
 80032f4:	4952      	ldr	r1, [pc, #328]	; (8003440 <MX_TIM1_Init1+0x190>)
 80032f6:	4618      	mov	r0, r3
 80032f8:	f006 feab 	bl	800a052 <strncmp>
 80032fc:	4603      	mov	r3, r0
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d10e      	bne.n	8003320 <MX_TIM1_Init1+0x70>
	{
		sp_period_s = 0.000001 * sp_config.unit;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	ee07 3a90 	vmov	s15, r3
 8003308:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800330c:	ed9f 6b48 	vldr	d6, [pc, #288]	; 8003430 <MX_TIM1_Init1+0x180>
 8003310:	ee27 7b06 	vmul.f64	d7, d7, d6
 8003314:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003318:	4b4a      	ldr	r3, [pc, #296]	; (8003444 <MX_TIM1_Init1+0x194>)
 800331a:	edc3 7a00 	vstr	s15, [r3]
 800331e:	e02e      	b.n	800337e <MX_TIM1_Init1+0xce>
	}
	else if(!strncmp(sp_config.timeunit,"ms",2))
 8003320:	463b      	mov	r3, r7
 8003322:	330c      	adds	r3, #12
 8003324:	2202      	movs	r2, #2
 8003326:	4948      	ldr	r1, [pc, #288]	; (8003448 <MX_TIM1_Init1+0x198>)
 8003328:	4618      	mov	r0, r3
 800332a:	f006 fe92 	bl	800a052 <strncmp>
 800332e:	4603      	mov	r3, r0
 8003330:	2b00      	cmp	r3, #0
 8003332:	d111      	bne.n	8003358 <MX_TIM1_Init1+0xa8>
	{
		mul1 = 1000;
 8003334:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003338:	647b      	str	r3, [r7, #68]	; 0x44
		sp_period_s = 0.001 * sp_config.unit;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	ee07 3a90 	vmov	s15, r3
 8003340:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8003344:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 8003438 <MX_TIM1_Init1+0x188>
 8003348:	ee27 7b06 	vmul.f64	d7, d7, d6
 800334c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003350:	4b3c      	ldr	r3, [pc, #240]	; (8003444 <MX_TIM1_Init1+0x194>)
 8003352:	edc3 7a00 	vstr	s15, [r3]
 8003356:	e012      	b.n	800337e <MX_TIM1_Init1+0xce>
	}
	else if(!strncmp(sp_config.timeunit,"s",1))
 8003358:	7b3a      	ldrb	r2, [r7, #12]
 800335a:	4b3c      	ldr	r3, [pc, #240]	; (800344c <MX_TIM1_Init1+0x19c>)
 800335c:	781b      	ldrb	r3, [r3, #0]
 800335e:	1ad3      	subs	r3, r2, r3
 8003360:	2b00      	cmp	r3, #0
 8003362:	d10c      	bne.n	800337e <MX_TIM1_Init1+0xce>
	{
		mul1 = 10000;
 8003364:	f242 7310 	movw	r3, #10000	; 0x2710
 8003368:	647b      	str	r3, [r7, #68]	; 0x44
		mul2 = 100;
 800336a:	2364      	movs	r3, #100	; 0x64
 800336c:	643b      	str	r3, [r7, #64]	; 0x40
		sp_period_s = 1 * sp_config.unit;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	ee07 3a90 	vmov	s15, r3
 8003374:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003378:	4b32      	ldr	r3, [pc, #200]	; (8003444 <MX_TIM1_Init1+0x194>)
 800337a:	edc3 7a00 	vstr	s15, [r3]
	}

	htim1.Instance = TIM1;
 800337e:	4b34      	ldr	r3, [pc, #208]	; (8003450 <MX_TIM1_Init1+0x1a0>)
 8003380:	4a34      	ldr	r2, [pc, #208]	; (8003454 <MX_TIM1_Init1+0x1a4>)
 8003382:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 2 * mul1;
 8003384:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003386:	005b      	lsls	r3, r3, #1
 8003388:	4a31      	ldr	r2, [pc, #196]	; (8003450 <MX_TIM1_Init1+0x1a0>)
 800338a:	6053      	str	r3, [r2, #4]
  	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800338c:	4b30      	ldr	r3, [pc, #192]	; (8003450 <MX_TIM1_Init1+0x1a0>)
 800338e:	2200      	movs	r2, #0
 8003390:	609a      	str	r2, [r3, #8]
  	htim1.Init.Period = ((sp_config.unit * 48 * mul2)-1) & 65535;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003396:	fb02 f203 	mul.w	r2, r2, r3
 800339a:	4613      	mov	r3, r2
 800339c:	005b      	lsls	r3, r3, #1
 800339e:	4413      	add	r3, r2
 80033a0:	011b      	lsls	r3, r3, #4
 80033a2:	3b01      	subs	r3, #1
 80033a4:	b29b      	uxth	r3, r3
 80033a6:	4a2a      	ldr	r2, [pc, #168]	; (8003450 <MX_TIM1_Init1+0x1a0>)
 80033a8:	60d3      	str	r3, [r2, #12]
  	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80033aa:	4b29      	ldr	r3, [pc, #164]	; (8003450 <MX_TIM1_Init1+0x1a0>)
 80033ac:	2200      	movs	r2, #0
 80033ae:	611a      	str	r2, [r3, #16]
  	htim1.Init.RepetitionCounter = 0;
 80033b0:	4b27      	ldr	r3, [pc, #156]	; (8003450 <MX_TIM1_Init1+0x1a0>)
 80033b2:	2200      	movs	r2, #0
 80033b4:	615a      	str	r2, [r3, #20]
  	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033b6:	4b26      	ldr	r3, [pc, #152]	; (8003450 <MX_TIM1_Init1+0x1a0>)
 80033b8:	2200      	movs	r2, #0
 80033ba:	619a      	str	r2, [r3, #24]
  	if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80033bc:	4824      	ldr	r0, [pc, #144]	; (8003450 <MX_TIM1_Init1+0x1a0>)
 80033be:	f003 f851 	bl	8006464 <HAL_TIM_Base_Init>
 80033c2:	4603      	mov	r3, r0
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d001      	beq.n	80033cc <MX_TIM1_Init1+0x11c>
  	{
  		Error_Handler();
 80033c8:	f7ff fe16 	bl	8002ff8 <Error_Handler>
  	}
  	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80033cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033d0:	633b      	str	r3, [r7, #48]	; 0x30
  	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80033d2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80033d6:	4619      	mov	r1, r3
 80033d8:	481d      	ldr	r0, [pc, #116]	; (8003450 <MX_TIM1_Init1+0x1a0>)
 80033da:	f003 fd51 	bl	8006e80 <HAL_TIM_ConfigClockSource>
 80033de:	4603      	mov	r3, r0
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d001      	beq.n	80033e8 <MX_TIM1_Init1+0x138>
  	{
  		Error_Handler();
 80033e4:	f7ff fe08 	bl	8002ff8 <Error_Handler>
  	}
  	sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 80033e8:	2300      	movs	r3, #0
 80033ea:	61fb      	str	r3, [r7, #28]
  	sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 80033ec:	2310      	movs	r3, #16
 80033ee:	623b      	str	r3, [r7, #32]
  	if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 80033f0:	f107 031c 	add.w	r3, r7, #28
 80033f4:	4619      	mov	r1, r3
 80033f6:	4816      	ldr	r0, [pc, #88]	; (8003450 <MX_TIM1_Init1+0x1a0>)
 80033f8:	f003 fe0c 	bl	8007014 <HAL_TIM_SlaveConfigSynchro>
 80033fc:	4603      	mov	r3, r0
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d001      	beq.n	8003406 <MX_TIM1_Init1+0x156>
  	{
  		Error_Handler();
 8003402:	f7ff fdf9 	bl	8002ff8 <Error_Handler>
  	}
  	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003406:	2320      	movs	r3, #32
 8003408:	613b      	str	r3, [r7, #16]
  	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800340a:	2300      	movs	r3, #0
 800340c:	617b      	str	r3, [r7, #20]
  	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800340e:	2300      	movs	r3, #0
 8003410:	61bb      	str	r3, [r7, #24]
  	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003412:	f107 0310 	add.w	r3, r7, #16
 8003416:	4619      	mov	r1, r3
 8003418:	480d      	ldr	r0, [pc, #52]	; (8003450 <MX_TIM1_Init1+0x1a0>)
 800341a:	f004 fab7 	bl	800798c <HAL_TIMEx_MasterConfigSynchronization>
 800341e:	4603      	mov	r3, r0
 8003420:	2b00      	cmp	r3, #0
 8003422:	d001      	beq.n	8003428 <MX_TIM1_Init1+0x178>
  	{
  		Error_Handler();
 8003424:	f7ff fde8 	bl	8002ff8 <Error_Handler>
  	}
}
 8003428:	bf00      	nop
 800342a:	374c      	adds	r7, #76	; 0x4c
 800342c:	46bd      	mov	sp, r7
 800342e:	bd90      	pop	{r4, r7, pc}
 8003430:	a0b5ed8d 	.word	0xa0b5ed8d
 8003434:	3eb0c6f7 	.word	0x3eb0c6f7
 8003438:	d2f1a9fc 	.word	0xd2f1a9fc
 800343c:	3f50624d 	.word	0x3f50624d
 8003440:	0800eedc 	.word	0x0800eedc
 8003444:	20018704 	.word	0x20018704
 8003448:	0800eee0 	.word	0x0800eee0
 800344c:	0800eee4 	.word	0x0800eee4
 8003450:	20018708 	.word	0x20018708
 8003454:	40010000 	.word	0x40010000

08003458 <MX_TIM3_Init1>:

void MX_TIM3_Init1(struct sp_config_t sp_config)
{
 8003458:	b590      	push	{r4, r7, lr}
 800345a:	b08f      	sub	sp, #60	; 0x3c
 800345c:	af00      	add	r7, sp, #0
 800345e:	463c      	mov	r4, r7
 8003460:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003464:	f107 0320 	add.w	r3, r7, #32
 8003468:	2200      	movs	r2, #0
 800346a:	601a      	str	r2, [r3, #0]
 800346c:	605a      	str	r2, [r3, #4]
 800346e:	609a      	str	r2, [r3, #8]
 8003470:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003472:	f107 0314 	add.w	r3, r7, #20
 8003476:	2200      	movs	r2, #0
 8003478:	601a      	str	r2, [r3, #0]
 800347a:	605a      	str	r2, [r3, #4]
 800347c:	609a      	str	r2, [r3, #8]

  unsigned int mul1 = 1, mul2 = 1;
 800347e:	2301      	movs	r3, #1
 8003480:	637b      	str	r3, [r7, #52]	; 0x34
 8003482:	2301      	movs	r3, #1
 8003484:	633b      	str	r3, [r7, #48]	; 0x30

  if(!strncmp(sp_config.timeunit,"us",2))
 8003486:	463b      	mov	r3, r7
 8003488:	330c      	adds	r3, #12
 800348a:	2202      	movs	r2, #2
 800348c:	4932      	ldr	r1, [pc, #200]	; (8003558 <MX_TIM3_Init1+0x100>)
 800348e:	4618      	mov	r0, r3
 8003490:	f006 fddf 	bl	800a052 <strncmp>
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	d018      	beq.n	80034cc <MX_TIM3_Init1+0x74>
  {
  }
  else if(!strncmp(sp_config.timeunit,"ms",2))
 800349a:	463b      	mov	r3, r7
 800349c:	330c      	adds	r3, #12
 800349e:	2202      	movs	r2, #2
 80034a0:	492e      	ldr	r1, [pc, #184]	; (800355c <MX_TIM3_Init1+0x104>)
 80034a2:	4618      	mov	r0, r3
 80034a4:	f006 fdd5 	bl	800a052 <strncmp>
 80034a8:	4603      	mov	r3, r0
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d103      	bne.n	80034b6 <MX_TIM3_Init1+0x5e>
  {
  	mul1 = 1000;
 80034ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80034b2:	637b      	str	r3, [r7, #52]	; 0x34
 80034b4:	e00a      	b.n	80034cc <MX_TIM3_Init1+0x74>
  }
  else if(!strncmp(sp_config.timeunit,"s",1))
 80034b6:	7b3a      	ldrb	r2, [r7, #12]
 80034b8:	4b29      	ldr	r3, [pc, #164]	; (8003560 <MX_TIM3_Init1+0x108>)
 80034ba:	781b      	ldrb	r3, [r3, #0]
 80034bc:	1ad3      	subs	r3, r2, r3
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d104      	bne.n	80034cc <MX_TIM3_Init1+0x74>
  {
  	mul1 = 10000;
 80034c2:	f242 7310 	movw	r3, #10000	; 0x2710
 80034c6:	637b      	str	r3, [r7, #52]	; 0x34
  	mul2 = 100;
 80034c8:	2364      	movs	r3, #100	; 0x64
 80034ca:	633b      	str	r3, [r7, #48]	; 0x30
  }
  htim3.Instance = TIM3;
 80034cc:	4b25      	ldr	r3, [pc, #148]	; (8003564 <MX_TIM3_Init1+0x10c>)
 80034ce:	4a26      	ldr	r2, [pc, #152]	; (8003568 <MX_TIM3_Init1+0x110>)
 80034d0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 2 * mul1;
 80034d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034d4:	005b      	lsls	r3, r3, #1
 80034d6:	4a23      	ldr	r2, [pc, #140]	; (8003564 <MX_TIM3_Init1+0x10c>)
 80034d8:	6053      	str	r3, [r2, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034da:	4b22      	ldr	r3, [pc, #136]	; (8003564 <MX_TIM3_Init1+0x10c>)
 80034dc:	2200      	movs	r2, #0
 80034de:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = ((sp_config.unit * 48 * mul2)-1) & 65535;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80034e4:	fb02 f203 	mul.w	r2, r2, r3
 80034e8:	4613      	mov	r3, r2
 80034ea:	005b      	lsls	r3, r3, #1
 80034ec:	4413      	add	r3, r2
 80034ee:	011b      	lsls	r3, r3, #4
 80034f0:	3b01      	subs	r3, #1
 80034f2:	b29b      	uxth	r3, r3
 80034f4:	4a1b      	ldr	r2, [pc, #108]	; (8003564 <MX_TIM3_Init1+0x10c>)
 80034f6:	60d3      	str	r3, [r2, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80034f8:	4b1a      	ldr	r3, [pc, #104]	; (8003564 <MX_TIM3_Init1+0x10c>)
 80034fa:	2200      	movs	r2, #0
 80034fc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034fe:	4b19      	ldr	r3, [pc, #100]	; (8003564 <MX_TIM3_Init1+0x10c>)
 8003500:	2200      	movs	r2, #0
 8003502:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003504:	4817      	ldr	r0, [pc, #92]	; (8003564 <MX_TIM3_Init1+0x10c>)
 8003506:	f002 ffad 	bl	8006464 <HAL_TIM_Base_Init>
 800350a:	4603      	mov	r3, r0
 800350c:	2b00      	cmp	r3, #0
 800350e:	d001      	beq.n	8003514 <MX_TIM3_Init1+0xbc>
  {
    Error_Handler();
 8003510:	f7ff fd72 	bl	8002ff8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003514:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003518:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800351a:	f107 0320 	add.w	r3, r7, #32
 800351e:	4619      	mov	r1, r3
 8003520:	4810      	ldr	r0, [pc, #64]	; (8003564 <MX_TIM3_Init1+0x10c>)
 8003522:	f003 fcad 	bl	8006e80 <HAL_TIM_ConfigClockSource>
 8003526:	4603      	mov	r3, r0
 8003528:	2b00      	cmp	r3, #0
 800352a:	d001      	beq.n	8003530 <MX_TIM3_Init1+0xd8>
  {
    Error_Handler();
 800352c:	f7ff fd64 	bl	8002ff8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003530:	2300      	movs	r3, #0
 8003532:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003534:	2300      	movs	r3, #0
 8003536:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003538:	f107 0314 	add.w	r3, r7, #20
 800353c:	4619      	mov	r1, r3
 800353e:	4809      	ldr	r0, [pc, #36]	; (8003564 <MX_TIM3_Init1+0x10c>)
 8003540:	f004 fa24 	bl	800798c <HAL_TIMEx_MasterConfigSynchronization>
 8003544:	4603      	mov	r3, r0
 8003546:	2b00      	cmp	r3, #0
 8003548:	d001      	beq.n	800354e <MX_TIM3_Init1+0xf6>
  {
    Error_Handler();
 800354a:	f7ff fd55 	bl	8002ff8 <Error_Handler>
  }
}
 800354e:	bf00      	nop
 8003550:	373c      	adds	r7, #60	; 0x3c
 8003552:	46bd      	mov	sp, r7
 8003554:	bd90      	pop	{r4, r7, pc}
 8003556:	bf00      	nop
 8003558:	0800eedc 	.word	0x0800eedc
 800355c:	0800eee0 	.word	0x0800eee0
 8003560:	0800eee4 	.word	0x0800eee4
 8003564:	200186b8 	.word	0x200186b8
 8003568:	40000400 	.word	0x40000400

0800356c <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b088      	sub	sp, #32
 8003570:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003572:	f107 0310 	add.w	r3, r7, #16
 8003576:	2200      	movs	r2, #0
 8003578:	601a      	str	r2, [r3, #0]
 800357a:	605a      	str	r2, [r3, #4]
 800357c:	609a      	str	r2, [r3, #8]
 800357e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003580:	1d3b      	adds	r3, r7, #4
 8003582:	2200      	movs	r2, #0
 8003584:	601a      	str	r2, [r3, #0]
 8003586:	605a      	str	r2, [r3, #4]
 8003588:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800358a:	4b20      	ldr	r3, [pc, #128]	; (800360c <MX_TIM1_Init+0xa0>)
 800358c:	4a20      	ldr	r2, [pc, #128]	; (8003610 <MX_TIM1_Init+0xa4>)
 800358e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 9600;
 8003590:	4b1e      	ldr	r3, [pc, #120]	; (800360c <MX_TIM1_Init+0xa0>)
 8003592:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003596:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003598:	4b1c      	ldr	r3, [pc, #112]	; (800360c <MX_TIM1_Init+0xa0>)
 800359a:	2200      	movs	r2, #0
 800359c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 800359e:	4b1b      	ldr	r3, [pc, #108]	; (800360c <MX_TIM1_Init+0xa0>)
 80035a0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80035a4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80035a6:	4b19      	ldr	r3, [pc, #100]	; (800360c <MX_TIM1_Init+0xa0>)
 80035a8:	2200      	movs	r2, #0
 80035aa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80035ac:	4b17      	ldr	r3, [pc, #92]	; (800360c <MX_TIM1_Init+0xa0>)
 80035ae:	2200      	movs	r2, #0
 80035b0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80035b2:	4b16      	ldr	r3, [pc, #88]	; (800360c <MX_TIM1_Init+0xa0>)
 80035b4:	2200      	movs	r2, #0
 80035b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80035b8:	4814      	ldr	r0, [pc, #80]	; (800360c <MX_TIM1_Init+0xa0>)
 80035ba:	f002 ff53 	bl	8006464 <HAL_TIM_Base_Init>
 80035be:	4603      	mov	r3, r0
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d001      	beq.n	80035c8 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 80035c4:	f7ff fd18 	bl	8002ff8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80035c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80035cc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80035ce:	f107 0310 	add.w	r3, r7, #16
 80035d2:	4619      	mov	r1, r3
 80035d4:	480d      	ldr	r0, [pc, #52]	; (800360c <MX_TIM1_Init+0xa0>)
 80035d6:	f003 fc53 	bl	8006e80 <HAL_TIM_ConfigClockSource>
 80035da:	4603      	mov	r3, r0
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d001      	beq.n	80035e4 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80035e0:	f7ff fd0a 	bl	8002ff8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80035e4:	2320      	movs	r3, #32
 80035e6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80035e8:	2300      	movs	r3, #0
 80035ea:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80035ec:	2300      	movs	r3, #0
 80035ee:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80035f0:	1d3b      	adds	r3, r7, #4
 80035f2:	4619      	mov	r1, r3
 80035f4:	4805      	ldr	r0, [pc, #20]	; (800360c <MX_TIM1_Init+0xa0>)
 80035f6:	f004 f9c9 	bl	800798c <HAL_TIMEx_MasterConfigSynchronization>
 80035fa:	4603      	mov	r3, r0
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d001      	beq.n	8003604 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8003600:	f7ff fcfa 	bl	8002ff8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003604:	bf00      	nop
 8003606:	3720      	adds	r7, #32
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}
 800360c:	20018708 	.word	0x20018708
 8003610:	40010000 	.word	0x40010000

08003614 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b08e      	sub	sp, #56	; 0x38
 8003618:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800361a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800361e:	2200      	movs	r2, #0
 8003620:	601a      	str	r2, [r3, #0]
 8003622:	605a      	str	r2, [r3, #4]
 8003624:	609a      	str	r2, [r3, #8]
 8003626:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003628:	f107 031c 	add.w	r3, r7, #28
 800362c:	2200      	movs	r2, #0
 800362e:	601a      	str	r2, [r3, #0]
 8003630:	605a      	str	r2, [r3, #4]
 8003632:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003634:	463b      	mov	r3, r7
 8003636:	2200      	movs	r2, #0
 8003638:	601a      	str	r2, [r3, #0]
 800363a:	605a      	str	r2, [r3, #4]
 800363c:	609a      	str	r2, [r3, #8]
 800363e:	60da      	str	r2, [r3, #12]
 8003640:	611a      	str	r2, [r3, #16]
 8003642:	615a      	str	r2, [r3, #20]
 8003644:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003646:	4b2d      	ldr	r3, [pc, #180]	; (80036fc <MX_TIM2_Init+0xe8>)
 8003648:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800364c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 96-1;
 800364e:	4b2b      	ldr	r3, [pc, #172]	; (80036fc <MX_TIM2_Init+0xe8>)
 8003650:	225f      	movs	r2, #95	; 0x5f
 8003652:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003654:	4b29      	ldr	r3, [pc, #164]	; (80036fc <MX_TIM2_Init+0xe8>)
 8003656:	2200      	movs	r2, #0
 8003658:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 800365a:	4b28      	ldr	r3, [pc, #160]	; (80036fc <MX_TIM2_Init+0xe8>)
 800365c:	2263      	movs	r2, #99	; 0x63
 800365e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003660:	4b26      	ldr	r3, [pc, #152]	; (80036fc <MX_TIM2_Init+0xe8>)
 8003662:	2200      	movs	r2, #0
 8003664:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003666:	4b25      	ldr	r3, [pc, #148]	; (80036fc <MX_TIM2_Init+0xe8>)
 8003668:	2280      	movs	r2, #128	; 0x80
 800366a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800366c:	4823      	ldr	r0, [pc, #140]	; (80036fc <MX_TIM2_Init+0xe8>)
 800366e:	f002 fef9 	bl	8006464 <HAL_TIM_Base_Init>
 8003672:	4603      	mov	r3, r0
 8003674:	2b00      	cmp	r3, #0
 8003676:	d001      	beq.n	800367c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8003678:	f7ff fcbe 	bl	8002ff8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800367c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003680:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003682:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003686:	4619      	mov	r1, r3
 8003688:	481c      	ldr	r0, [pc, #112]	; (80036fc <MX_TIM2_Init+0xe8>)
 800368a:	f003 fbf9 	bl	8006e80 <HAL_TIM_ConfigClockSource>
 800368e:	4603      	mov	r3, r0
 8003690:	2b00      	cmp	r3, #0
 8003692:	d001      	beq.n	8003698 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8003694:	f7ff fcb0 	bl	8002ff8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003698:	4818      	ldr	r0, [pc, #96]	; (80036fc <MX_TIM2_Init+0xe8>)
 800369a:	f002 ffe2 	bl	8006662 <HAL_TIM_PWM_Init>
 800369e:	4603      	mov	r3, r0
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d001      	beq.n	80036a8 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80036a4:	f7ff fca8 	bl	8002ff8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80036a8:	2300      	movs	r3, #0
 80036aa:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80036ac:	2300      	movs	r3, #0
 80036ae:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80036b0:	f107 031c 	add.w	r3, r7, #28
 80036b4:	4619      	mov	r1, r3
 80036b6:	4811      	ldr	r0, [pc, #68]	; (80036fc <MX_TIM2_Init+0xe8>)
 80036b8:	f004 f968 	bl	800798c <HAL_TIMEx_MasterConfigSynchronization>
 80036bc:	4603      	mov	r3, r0
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d001      	beq.n	80036c6 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80036c2:	f7ff fc99 	bl	8002ff8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80036c6:	2360      	movs	r3, #96	; 0x60
 80036c8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80036ca:	2300      	movs	r3, #0
 80036cc:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80036ce:	2300      	movs	r3, #0
 80036d0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80036d2:	2300      	movs	r3, #0
 80036d4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80036d6:	463b      	mov	r3, r7
 80036d8:	220c      	movs	r2, #12
 80036da:	4619      	mov	r1, r3
 80036dc:	4807      	ldr	r0, [pc, #28]	; (80036fc <MX_TIM2_Init+0xe8>)
 80036de:	f003 fabb 	bl	8006c58 <HAL_TIM_PWM_ConfigChannel>
 80036e2:	4603      	mov	r3, r0
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d001      	beq.n	80036ec <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80036e8:	f7ff fc86 	bl	8002ff8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80036ec:	4803      	ldr	r0, [pc, #12]	; (80036fc <MX_TIM2_Init+0xe8>)
 80036ee:	f000 f8a9 	bl	8003844 <HAL_TIM_MspPostInit>

}
 80036f2:	bf00      	nop
 80036f4:	3738      	adds	r7, #56	; 0x38
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd80      	pop	{r7, pc}
 80036fa:	bf00      	nop
 80036fc:	20018754 	.word	0x20018754

08003700 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b088      	sub	sp, #32
 8003704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003706:	f107 0310 	add.w	r3, r7, #16
 800370a:	2200      	movs	r2, #0
 800370c:	601a      	str	r2, [r3, #0]
 800370e:	605a      	str	r2, [r3, #4]
 8003710:	609a      	str	r2, [r3, #8]
 8003712:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003714:	1d3b      	adds	r3, r7, #4
 8003716:	2200      	movs	r2, #0
 8003718:	601a      	str	r2, [r3, #0]
 800371a:	605a      	str	r2, [r3, #4]
 800371c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800371e:	4b1d      	ldr	r3, [pc, #116]	; (8003794 <MX_TIM3_Init+0x94>)
 8003720:	4a1d      	ldr	r2, [pc, #116]	; (8003798 <MX_TIM3_Init+0x98>)
 8003722:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 48;
 8003724:	4b1b      	ldr	r3, [pc, #108]	; (8003794 <MX_TIM3_Init+0x94>)
 8003726:	2230      	movs	r2, #48	; 0x30
 8003728:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800372a:	4b1a      	ldr	r3, [pc, #104]	; (8003794 <MX_TIM3_Init+0x94>)
 800372c:	2200      	movs	r2, #0
 800372e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2-1;
 8003730:	4b18      	ldr	r3, [pc, #96]	; (8003794 <MX_TIM3_Init+0x94>)
 8003732:	2201      	movs	r2, #1
 8003734:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003736:	4b17      	ldr	r3, [pc, #92]	; (8003794 <MX_TIM3_Init+0x94>)
 8003738:	2200      	movs	r2, #0
 800373a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800373c:	4b15      	ldr	r3, [pc, #84]	; (8003794 <MX_TIM3_Init+0x94>)
 800373e:	2200      	movs	r2, #0
 8003740:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003742:	4814      	ldr	r0, [pc, #80]	; (8003794 <MX_TIM3_Init+0x94>)
 8003744:	f002 fe8e 	bl	8006464 <HAL_TIM_Base_Init>
 8003748:	4603      	mov	r3, r0
 800374a:	2b00      	cmp	r3, #0
 800374c:	d001      	beq.n	8003752 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800374e:	f7ff fc53 	bl	8002ff8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003752:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003756:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003758:	f107 0310 	add.w	r3, r7, #16
 800375c:	4619      	mov	r1, r3
 800375e:	480d      	ldr	r0, [pc, #52]	; (8003794 <MX_TIM3_Init+0x94>)
 8003760:	f003 fb8e 	bl	8006e80 <HAL_TIM_ConfigClockSource>
 8003764:	4603      	mov	r3, r0
 8003766:	2b00      	cmp	r3, #0
 8003768:	d001      	beq.n	800376e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800376a:	f7ff fc45 	bl	8002ff8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800376e:	2300      	movs	r3, #0
 8003770:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003772:	2300      	movs	r3, #0
 8003774:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003776:	1d3b      	adds	r3, r7, #4
 8003778:	4619      	mov	r1, r3
 800377a:	4806      	ldr	r0, [pc, #24]	; (8003794 <MX_TIM3_Init+0x94>)
 800377c:	f004 f906 	bl	800798c <HAL_TIMEx_MasterConfigSynchronization>
 8003780:	4603      	mov	r3, r0
 8003782:	2b00      	cmp	r3, #0
 8003784:	d001      	beq.n	800378a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8003786:	f7ff fc37 	bl	8002ff8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800378a:	bf00      	nop
 800378c:	3720      	adds	r7, #32
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}
 8003792:	bf00      	nop
 8003794:	200186b8 	.word	0x200186b8
 8003798:	40000400 	.word	0x40000400

0800379c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b086      	sub	sp, #24
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a23      	ldr	r2, [pc, #140]	; (8003838 <HAL_TIM_Base_MspInit+0x9c>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d114      	bne.n	80037d8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80037ae:	4b23      	ldr	r3, [pc, #140]	; (800383c <HAL_TIM_Base_MspInit+0xa0>)
 80037b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037b2:	4a22      	ldr	r2, [pc, #136]	; (800383c <HAL_TIM_Base_MspInit+0xa0>)
 80037b4:	f043 0301 	orr.w	r3, r3, #1
 80037b8:	6453      	str	r3, [r2, #68]	; 0x44
 80037ba:	4b20      	ldr	r3, [pc, #128]	; (800383c <HAL_TIM_Base_MspInit+0xa0>)
 80037bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037be:	f003 0301 	and.w	r3, r3, #1
 80037c2:	617b      	str	r3, [r7, #20]
 80037c4:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80037c6:	2200      	movs	r2, #0
 80037c8:	2100      	movs	r1, #0
 80037ca:	2019      	movs	r0, #25
 80037cc:	f001 f961 	bl	8004a92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80037d0:	2019      	movs	r0, #25
 80037d2:	f001 f97a 	bl	8004aca <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80037d6:	e02a      	b.n	800382e <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM2)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037e0:	d10c      	bne.n	80037fc <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80037e2:	4b16      	ldr	r3, [pc, #88]	; (800383c <HAL_TIM_Base_MspInit+0xa0>)
 80037e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e6:	4a15      	ldr	r2, [pc, #84]	; (800383c <HAL_TIM_Base_MspInit+0xa0>)
 80037e8:	f043 0301 	orr.w	r3, r3, #1
 80037ec:	6413      	str	r3, [r2, #64]	; 0x40
 80037ee:	4b13      	ldr	r3, [pc, #76]	; (800383c <HAL_TIM_Base_MspInit+0xa0>)
 80037f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f2:	f003 0301 	and.w	r3, r3, #1
 80037f6:	613b      	str	r3, [r7, #16]
 80037f8:	693b      	ldr	r3, [r7, #16]
}
 80037fa:	e018      	b.n	800382e <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM3)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a0f      	ldr	r2, [pc, #60]	; (8003840 <HAL_TIM_Base_MspInit+0xa4>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d113      	bne.n	800382e <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003806:	4b0d      	ldr	r3, [pc, #52]	; (800383c <HAL_TIM_Base_MspInit+0xa0>)
 8003808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800380a:	4a0c      	ldr	r2, [pc, #48]	; (800383c <HAL_TIM_Base_MspInit+0xa0>)
 800380c:	f043 0302 	orr.w	r3, r3, #2
 8003810:	6413      	str	r3, [r2, #64]	; 0x40
 8003812:	4b0a      	ldr	r3, [pc, #40]	; (800383c <HAL_TIM_Base_MspInit+0xa0>)
 8003814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003816:	f003 0302 	and.w	r3, r3, #2
 800381a:	60fb      	str	r3, [r7, #12]
 800381c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800381e:	2200      	movs	r2, #0
 8003820:	2100      	movs	r1, #0
 8003822:	201d      	movs	r0, #29
 8003824:	f001 f935 	bl	8004a92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003828:	201d      	movs	r0, #29
 800382a:	f001 f94e 	bl	8004aca <HAL_NVIC_EnableIRQ>
}
 800382e:	bf00      	nop
 8003830:	3718      	adds	r7, #24
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
 8003836:	bf00      	nop
 8003838:	40010000 	.word	0x40010000
 800383c:	40023800 	.word	0x40023800
 8003840:	40000400 	.word	0x40000400

08003844 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b088      	sub	sp, #32
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800384c:	f107 030c 	add.w	r3, r7, #12
 8003850:	2200      	movs	r2, #0
 8003852:	601a      	str	r2, [r3, #0]
 8003854:	605a      	str	r2, [r3, #4]
 8003856:	609a      	str	r2, [r3, #8]
 8003858:	60da      	str	r2, [r3, #12]
 800385a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003864:	d11c      	bne.n	80038a0 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003866:	4b10      	ldr	r3, [pc, #64]	; (80038a8 <HAL_TIM_MspPostInit+0x64>)
 8003868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800386a:	4a0f      	ldr	r2, [pc, #60]	; (80038a8 <HAL_TIM_MspPostInit+0x64>)
 800386c:	f043 0302 	orr.w	r3, r3, #2
 8003870:	6313      	str	r3, [r2, #48]	; 0x30
 8003872:	4b0d      	ldr	r3, [pc, #52]	; (80038a8 <HAL_TIM_MspPostInit+0x64>)
 8003874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003876:	f003 0302 	and.w	r3, r3, #2
 800387a:	60bb      	str	r3, [r7, #8]
 800387c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = PWM_Pin;
 800387e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003882:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003884:	2302      	movs	r3, #2
 8003886:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003888:	2300      	movs	r3, #0
 800388a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800388c:	2300      	movs	r3, #0
 800388e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003890:	2301      	movs	r3, #1
 8003892:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PWM_GPIO_Port, &GPIO_InitStruct);
 8003894:	f107 030c 	add.w	r3, r7, #12
 8003898:	4619      	mov	r1, r3
 800389a:	4804      	ldr	r0, [pc, #16]	; (80038ac <HAL_TIM_MspPostInit+0x68>)
 800389c:	f001 faaa 	bl	8004df4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80038a0:	bf00      	nop
 80038a2:	3720      	adds	r7, #32
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}
 80038a8:	40023800 	.word	0x40023800
 80038ac:	40020400 	.word	0x40020400

080038b0 <HAL_TIM_PeriodElapsedCallback>:
}

/* USER CODE BEGIN 1 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b082      	sub	sp, #8
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
	if (htim == &htim3 )
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	4a09      	ldr	r2, [pc, #36]	; (80038e0 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d10b      	bne.n	80038d8 <HAL_TIM_PeriodElapsedCallback+0x28>
	{

		process_units[units]();
 80038c0:	4b08      	ldr	r3, [pc, #32]	; (80038e4 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80038c2:	781b      	ldrb	r3, [r3, #0]
 80038c4:	461a      	mov	r2, r3
 80038c6:	4b08      	ldr	r3, [pc, #32]	; (80038e8 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80038c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038cc:	4798      	blx	r3

		send_UART(message);
 80038ce:	4b07      	ldr	r3, [pc, #28]	; (80038ec <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4618      	mov	r0, r3
 80038d4:	f000 f994 	bl	8003c00 <send_UART>
	}
}
 80038d8:	bf00      	nop
 80038da:	3708      	adds	r7, #8
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	200186b8 	.word	0x200186b8
 80038e4:	20000334 	.word	0x20000334
 80038e8:	2000010c 	.word	0x2000010c
 80038ec:	200186b4 	.word	0x200186b4

080038f0 <process_units_rads>:
		process_units_hz,
		process_units_rads
};

void process_units_rads()
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	af00      	add	r7, sp, #0

	sprintf((char*) message, "rads: %d.", speed);
 80038f4:	4b04      	ldr	r3, [pc, #16]	; (8003908 <process_units_rads+0x18>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a04      	ldr	r2, [pc, #16]	; (800390c <process_units_rads+0x1c>)
 80038fa:	6812      	ldr	r2, [r2, #0]
 80038fc:	4904      	ldr	r1, [pc, #16]	; (8003910 <process_units_rads+0x20>)
 80038fe:	4618      	mov	r0, r3
 8003900:	f006 fb0e 	bl	8009f20 <siprintf>
}
 8003904:	bf00      	nop
 8003906:	bd80      	pop	{r7, pc}
 8003908:	200186b4 	.word	0x200186b4
 800390c:	20000324 	.word	0x20000324
 8003910:	0800eee8 	.word	0x0800eee8

08003914 <process_units_rps>:

void process_units_rps()
{
 8003914:	b580      	push	{r7, lr}
 8003916:	af00      	add	r7, sp, #0

	sprintf((char*) message, "rps: %d.", speed);
 8003918:	4b04      	ldr	r3, [pc, #16]	; (800392c <process_units_rps+0x18>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a04      	ldr	r2, [pc, #16]	; (8003930 <process_units_rps+0x1c>)
 800391e:	6812      	ldr	r2, [r2, #0]
 8003920:	4904      	ldr	r1, [pc, #16]	; (8003934 <process_units_rps+0x20>)
 8003922:	4618      	mov	r0, r3
 8003924:	f006 fafc 	bl	8009f20 <siprintf>
}
 8003928:	bf00      	nop
 800392a:	bd80      	pop	{r7, pc}
 800392c:	200186b4 	.word	0x200186b4
 8003930:	20000324 	.word	0x20000324
 8003934:	0800eef4 	.word	0x0800eef4

08003938 <process_units_hz>:

void process_units_hz()
{
 8003938:	b580      	push	{r7, lr}
 800393a:	af00      	add	r7, sp, #0

	sprintf((char*) message, "hz: %d.", speed);
 800393c:	4b04      	ldr	r3, [pc, #16]	; (8003950 <process_units_hz+0x18>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a04      	ldr	r2, [pc, #16]	; (8003954 <process_units_hz+0x1c>)
 8003942:	6812      	ldr	r2, [r2, #0]
 8003944:	4904      	ldr	r1, [pc, #16]	; (8003958 <process_units_hz+0x20>)
 8003946:	4618      	mov	r0, r3
 8003948:	f006 faea 	bl	8009f20 <siprintf>
}
 800394c:	bf00      	nop
 800394e:	bd80      	pop	{r7, pc}
 8003950:	200186b4 	.word	0x200186b4
 8003954:	20000324 	.word	0x20000324
 8003958:	0800ef00 	.word	0x0800ef00

0800395c <process_units_rpm>:

void process_units_rpm()
{
 800395c:	b580      	push	{r7, lr}
 800395e:	af00      	add	r7, sp, #0
	speed = n_pulses() * 60 /960 / sp_period_s;
 8003960:	f7ff fa72 	bl	8002e48 <n_pulses>
 8003964:	4602      	mov	r2, r0
 8003966:	4613      	mov	r3, r2
 8003968:	011b      	lsls	r3, r3, #4
 800396a:	1a9b      	subs	r3, r3, r2
 800396c:	009b      	lsls	r3, r3, #2
 800396e:	461a      	mov	r2, r3
 8003970:	4b0e      	ldr	r3, [pc, #56]	; (80039ac <process_units_rpm+0x50>)
 8003972:	fba3 2302 	umull	r2, r3, r3, r2
 8003976:	0a5b      	lsrs	r3, r3, #9
 8003978:	ee07 3a90 	vmov	s15, r3
 800397c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003980:	4b0b      	ldr	r3, [pc, #44]	; (80039b0 <process_units_rpm+0x54>)
 8003982:	ed93 7a00 	vldr	s14, [r3]
 8003986:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800398a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800398e:	ee17 2a90 	vmov	r2, s15
 8003992:	4b08      	ldr	r3, [pc, #32]	; (80039b4 <process_units_rpm+0x58>)
 8003994:	601a      	str	r2, [r3, #0]
	sprintf((char*) message, "rpm: %d.", speed);
 8003996:	4b08      	ldr	r3, [pc, #32]	; (80039b8 <process_units_rpm+0x5c>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a06      	ldr	r2, [pc, #24]	; (80039b4 <process_units_rpm+0x58>)
 800399c:	6812      	ldr	r2, [r2, #0]
 800399e:	4907      	ldr	r1, [pc, #28]	; (80039bc <process_units_rpm+0x60>)
 80039a0:	4618      	mov	r0, r3
 80039a2:	f006 fabd 	bl	8009f20 <siprintf>
}
 80039a6:	bf00      	nop
 80039a8:	bd80      	pop	{r7, pc}
 80039aa:	bf00      	nop
 80039ac:	88888889 	.word	0x88888889
 80039b0:	20018704 	.word	0x20018704
 80039b4:	20000324 	.word	0x20000324
 80039b8:	200186b4 	.word	0x200186b4
 80039bc:	0800ef08 	.word	0x0800ef08

080039c0 <set_units>:

void set_units(char s_units[4])
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b082      	sub	sp, #8
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
	if(!strcmp(s_units,"hz") == 0)
 80039c8:	4917      	ldr	r1, [pc, #92]	; (8003a28 <set_units+0x68>)
 80039ca:	6878      	ldr	r0, [r7, #4]
 80039cc:	f7fc fc38 	bl	8000240 <strcmp>
 80039d0:	4603      	mov	r3, r0
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d003      	beq.n	80039de <set_units+0x1e>
		units = u_hz;
 80039d6:	4b15      	ldr	r3, [pc, #84]	; (8003a2c <set_units+0x6c>)
 80039d8:	2202      	movs	r2, #2
 80039da:	701a      	strb	r2, [r3, #0]
		units = u_rps;
	else if(!strcmp(s_units,"rads") == 0)
		units = u_rads;
	else if(!strcmp(s_units,"rpm") == 0)
		units = u_rpm;
}
 80039dc:	e01f      	b.n	8003a1e <set_units+0x5e>
	else if(!strcmp(s_units,"rps") == 0)
 80039de:	4914      	ldr	r1, [pc, #80]	; (8003a30 <set_units+0x70>)
 80039e0:	6878      	ldr	r0, [r7, #4]
 80039e2:	f7fc fc2d 	bl	8000240 <strcmp>
 80039e6:	4603      	mov	r3, r0
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d003      	beq.n	80039f4 <set_units+0x34>
		units = u_rps;
 80039ec:	4b0f      	ldr	r3, [pc, #60]	; (8003a2c <set_units+0x6c>)
 80039ee:	2201      	movs	r2, #1
 80039f0:	701a      	strb	r2, [r3, #0]
}
 80039f2:	e014      	b.n	8003a1e <set_units+0x5e>
	else if(!strcmp(s_units,"rads") == 0)
 80039f4:	490f      	ldr	r1, [pc, #60]	; (8003a34 <set_units+0x74>)
 80039f6:	6878      	ldr	r0, [r7, #4]
 80039f8:	f7fc fc22 	bl	8000240 <strcmp>
 80039fc:	4603      	mov	r3, r0
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d003      	beq.n	8003a0a <set_units+0x4a>
		units = u_rads;
 8003a02:	4b0a      	ldr	r3, [pc, #40]	; (8003a2c <set_units+0x6c>)
 8003a04:	2203      	movs	r2, #3
 8003a06:	701a      	strb	r2, [r3, #0]
}
 8003a08:	e009      	b.n	8003a1e <set_units+0x5e>
	else if(!strcmp(s_units,"rpm") == 0)
 8003a0a:	490b      	ldr	r1, [pc, #44]	; (8003a38 <set_units+0x78>)
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	f7fc fc17 	bl	8000240 <strcmp>
 8003a12:	4603      	mov	r3, r0
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d002      	beq.n	8003a1e <set_units+0x5e>
		units = u_rpm;
 8003a18:	4b04      	ldr	r3, [pc, #16]	; (8003a2c <set_units+0x6c>)
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	701a      	strb	r2, [r3, #0]
}
 8003a1e:	bf00      	nop
 8003a20:	3708      	adds	r7, #8
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}
 8003a26:	bf00      	nop
 8003a28:	0800ef14 	.word	0x0800ef14
 8003a2c:	20000334 	.word	0x20000334
 8003a30:	0800ef18 	.word	0x0800ef18
 8003a34:	0800ef1c 	.word	0x0800ef1c
 8003a38:	0800ef24 	.word	0x0800ef24

08003a3c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	af00      	add	r7, sp, #0

  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  flagCPP = false;
 8003a40:	4b1b      	ldr	r3, [pc, #108]	; (8003ab0 <MX_USART3_UART_Init+0x74>)
 8003a42:	2200      	movs	r2, #0
 8003a44:	701a      	strb	r2, [r3, #0]
  flagCPE = false;
 8003a46:	4b1b      	ldr	r3, [pc, #108]	; (8003ab4 <MX_USART3_UART_Init+0x78>)
 8003a48:	2200      	movs	r2, #0
 8003a4a:	701a      	strb	r2, [r3, #0]
  UART_RX_index = 0;
 8003a4c:	4b1a      	ldr	r3, [pc, #104]	; (8003ab8 <MX_USART3_UART_Init+0x7c>)
 8003a4e:	2200      	movs	r2, #0
 8003a50:	601a      	str	r2, [r3, #0]
  UART_TX_index = 0;
 8003a52:	4b1a      	ldr	r3, [pc, #104]	; (8003abc <MX_USART3_UART_Init+0x80>)
 8003a54:	2200      	movs	r2, #0
 8003a56:	601a      	str	r2, [r3, #0]
  UART_TX_buffer[0] = '\r';
 8003a58:	4b19      	ldr	r3, [pc, #100]	; (8003ac0 <MX_USART3_UART_Init+0x84>)
 8003a5a:	220d      	movs	r2, #13
 8003a5c:	701a      	strb	r2, [r3, #0]

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003a5e:	4b19      	ldr	r3, [pc, #100]	; (8003ac4 <MX_USART3_UART_Init+0x88>)
 8003a60:	4a19      	ldr	r2, [pc, #100]	; (8003ac8 <MX_USART3_UART_Init+0x8c>)
 8003a62:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 1750000;
 8003a64:	4b17      	ldr	r3, [pc, #92]	; (8003ac4 <MX_USART3_UART_Init+0x88>)
 8003a66:	4a19      	ldr	r2, [pc, #100]	; (8003acc <MX_USART3_UART_Init+0x90>)
 8003a68:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003a6a:	4b16      	ldr	r3, [pc, #88]	; (8003ac4 <MX_USART3_UART_Init+0x88>)
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003a70:	4b14      	ldr	r3, [pc, #80]	; (8003ac4 <MX_USART3_UART_Init+0x88>)
 8003a72:	2200      	movs	r2, #0
 8003a74:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003a76:	4b13      	ldr	r3, [pc, #76]	; (8003ac4 <MX_USART3_UART_Init+0x88>)
 8003a78:	2200      	movs	r2, #0
 8003a7a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003a7c:	4b11      	ldr	r3, [pc, #68]	; (8003ac4 <MX_USART3_UART_Init+0x88>)
 8003a7e:	220c      	movs	r2, #12
 8003a80:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003a82:	4b10      	ldr	r3, [pc, #64]	; (8003ac4 <MX_USART3_UART_Init+0x88>)
 8003a84:	2200      	movs	r2, #0
 8003a86:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003a88:	4b0e      	ldr	r3, [pc, #56]	; (8003ac4 <MX_USART3_UART_Init+0x88>)
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003a8e:	4b0d      	ldr	r3, [pc, #52]	; (8003ac4 <MX_USART3_UART_Init+0x88>)
 8003a90:	2200      	movs	r2, #0
 8003a92:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003a94:	4b0b      	ldr	r3, [pc, #44]	; (8003ac4 <MX_USART3_UART_Init+0x88>)
 8003a96:	2200      	movs	r2, #0
 8003a98:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003a9a:	480a      	ldr	r0, [pc, #40]	; (8003ac4 <MX_USART3_UART_Init+0x88>)
 8003a9c:	f004 f822 	bl	8007ae4 <HAL_UART_Init>
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d001      	beq.n	8003aaa <MX_USART3_UART_Init+0x6e>
  {
    Error_Handler();
 8003aa6:	f7ff faa7 	bl	8002ff8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003aaa:	bf00      	nop
 8003aac:	bd80      	pop	{r7, pc}
 8003aae:	bf00      	nop
 8003ab0:	20010494 	.word	0x20010494
 8003ab4:	20014698 	.word	0x20014698
 8003ab8:	20010490 	.word	0x20010490
 8003abc:	2001469c 	.word	0x2001469c
 8003ac0:	20010498 	.word	0x20010498
 8003ac4:	200187a0 	.word	0x200187a0
 8003ac8:	40004800 	.word	0x40004800
 8003acc:	001ab3f0 	.word	0x001ab3f0

08003ad0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b0ae      	sub	sp, #184	; 0xb8
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ad8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003adc:	2200      	movs	r2, #0
 8003ade:	601a      	str	r2, [r3, #0]
 8003ae0:	605a      	str	r2, [r3, #4]
 8003ae2:	609a      	str	r2, [r3, #8]
 8003ae4:	60da      	str	r2, [r3, #12]
 8003ae6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003ae8:	f107 0314 	add.w	r3, r7, #20
 8003aec:	2290      	movs	r2, #144	; 0x90
 8003aee:	2100      	movs	r1, #0
 8003af0:	4618      	mov	r0, r3
 8003af2:	f005 fbc1 	bl	8009278 <memset>
  if(uartHandle->Instance==USART3)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a26      	ldr	r2, [pc, #152]	; (8003b94 <HAL_UART_MspInit+0xc4>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d144      	bne.n	8003b8a <HAL_UART_MspInit+0xba>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003b00:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003b04:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003b06:	2300      	movs	r3, #0
 8003b08:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003b0a:	f107 0314 	add.w	r3, r7, #20
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f002 f880 	bl	8005c14 <HAL_RCCEx_PeriphCLKConfig>
 8003b14:	4603      	mov	r3, r0
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d001      	beq.n	8003b1e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003b1a:	f7ff fa6d 	bl	8002ff8 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003b1e:	4b1e      	ldr	r3, [pc, #120]	; (8003b98 <HAL_UART_MspInit+0xc8>)
 8003b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b22:	4a1d      	ldr	r2, [pc, #116]	; (8003b98 <HAL_UART_MspInit+0xc8>)
 8003b24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b28:	6413      	str	r3, [r2, #64]	; 0x40
 8003b2a:	4b1b      	ldr	r3, [pc, #108]	; (8003b98 <HAL_UART_MspInit+0xc8>)
 8003b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b2e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b32:	613b      	str	r3, [r7, #16]
 8003b34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003b36:	4b18      	ldr	r3, [pc, #96]	; (8003b98 <HAL_UART_MspInit+0xc8>)
 8003b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b3a:	4a17      	ldr	r2, [pc, #92]	; (8003b98 <HAL_UART_MspInit+0xc8>)
 8003b3c:	f043 0308 	orr.w	r3, r3, #8
 8003b40:	6313      	str	r3, [r2, #48]	; 0x30
 8003b42:	4b15      	ldr	r3, [pc, #84]	; (8003b98 <HAL_UART_MspInit+0xc8>)
 8003b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b46:	f003 0308 	and.w	r3, r3, #8
 8003b4a:	60fb      	str	r3, [r7, #12]
 8003b4c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003b4e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003b52:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b56:	2302      	movs	r3, #2
 8003b58:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b62:	2303      	movs	r3, #3
 8003b64:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003b68:	2307      	movs	r3, #7
 8003b6a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003b6e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003b72:	4619      	mov	r1, r3
 8003b74:	4809      	ldr	r0, [pc, #36]	; (8003b9c <HAL_UART_MspInit+0xcc>)
 8003b76:	f001 f93d 	bl	8004df4 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	2101      	movs	r1, #1
 8003b7e:	2027      	movs	r0, #39	; 0x27
 8003b80:	f000 ff87 	bl	8004a92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003b84:	2027      	movs	r0, #39	; 0x27
 8003b86:	f000 ffa0 	bl	8004aca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003b8a:	bf00      	nop
 8003b8c:	37b8      	adds	r7, #184	; 0xb8
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}
 8003b92:	bf00      	nop
 8003b94:	40004800 	.word	0x40004800
 8003b98:	40023800 	.word	0x40023800
 8003b9c:	40020c00 	.word	0x40020c00

08003ba0 <has_message_from_UART>:
}

/* USER CODE BEGIN 1 */

bool has_message_from_UART()
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	af00      	add	r7, sp, #0
	return flagCPP;
 8003ba4:	4b03      	ldr	r3, [pc, #12]	; (8003bb4 <has_message_from_UART+0x14>)
 8003ba6:	781b      	ldrb	r3, [r3, #0]
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	46bd      	mov	sp, r7
 8003bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb0:	4770      	bx	lr
 8003bb2:	bf00      	nop
 8003bb4:	20010494 	.word	0x20010494

08003bb8 <is_transmitting_to_UART>:

bool is_transmitting_to_UART()
{
 8003bb8:	b480      	push	{r7}
 8003bba:	af00      	add	r7, sp, #0
	return flagCPE;
 8003bbc:	4b03      	ldr	r3, [pc, #12]	; (8003bcc <is_transmitting_to_UART+0x14>)
 8003bbe:	781b      	ldrb	r3, [r3, #0]
}
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc8:	4770      	bx	lr
 8003bca:	bf00      	nop
 8003bcc:	20014698 	.word	0x20014698

08003bd0 <reset_UART>:

void reset_UART()
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	af00      	add	r7, sp, #0
	memset(UART_RX_buffer, 0, BUFFER_SIZE);
 8003bd4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003bd8:	2100      	movs	r1, #0
 8003bda:	4806      	ldr	r0, [pc, #24]	; (8003bf4 <reset_UART+0x24>)
 8003bdc:	f005 fb4c 	bl	8009278 <memset>

	HAL_UART_Receive_IT(&huart3, UART_RX_buffer, 1);
 8003be0:	2201      	movs	r2, #1
 8003be2:	4904      	ldr	r1, [pc, #16]	; (8003bf4 <reset_UART+0x24>)
 8003be4:	4804      	ldr	r0, [pc, #16]	; (8003bf8 <reset_UART+0x28>)
 8003be6:	f004 f839 	bl	8007c5c <HAL_UART_Receive_IT>
	flagCPP = false;
 8003bea:	4b04      	ldr	r3, [pc, #16]	; (8003bfc <reset_UART+0x2c>)
 8003bec:	2200      	movs	r2, #0
 8003bee:	701a      	strb	r2, [r3, #0]
}
 8003bf0:	bf00      	nop
 8003bf2:	bd80      	pop	{r7, pc}
 8003bf4:	20000340 	.word	0x20000340
 8003bf8:	200187a0 	.word	0x200187a0
 8003bfc:	20010494 	.word	0x20010494

08003c00 <send_UART>:

void send_UART(const char* msg_to_send)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b082      	sub	sp, #8
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
	strncpy((char*) UART_TX_buffer, msg_to_send, BUFFER_SIZE);
 8003c08:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003c0c:	6879      	ldr	r1, [r7, #4]
 8003c0e:	480d      	ldr	r0, [pc, #52]	; (8003c44 <send_UART+0x44>)
 8003c10:	f006 fa31 	bl	800a076 <strncpy>
	strcat((char*) UART_TX_buffer, "\r");
 8003c14:	480b      	ldr	r0, [pc, #44]	; (8003c44 <send_UART+0x44>)
 8003c16:	f7fc fb1d 	bl	8000254 <strlen>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	461a      	mov	r2, r3
 8003c1e:	4b09      	ldr	r3, [pc, #36]	; (8003c44 <send_UART+0x44>)
 8003c20:	4413      	add	r3, r2
 8003c22:	4909      	ldr	r1, [pc, #36]	; (8003c48 <send_UART+0x48>)
 8003c24:	461a      	mov	r2, r3
 8003c26:	460b      	mov	r3, r1
 8003c28:	881b      	ldrh	r3, [r3, #0]
 8003c2a:	8013      	strh	r3, [r2, #0]

	flagCPE = true;
 8003c2c:	4b07      	ldr	r3, [pc, #28]	; (8003c4c <send_UART+0x4c>)
 8003c2e:	2201      	movs	r2, #1
 8003c30:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&huart3, UART_TX_buffer, 1);
 8003c32:	2201      	movs	r2, #1
 8003c34:	4903      	ldr	r1, [pc, #12]	; (8003c44 <send_UART+0x44>)
 8003c36:	4806      	ldr	r0, [pc, #24]	; (8003c50 <send_UART+0x50>)
 8003c38:	f003 ffa2 	bl	8007b80 <HAL_UART_Transmit_IT>
}
 8003c3c:	bf00      	nop
 8003c3e:	3708      	adds	r7, #8
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}
 8003c44:	20010498 	.word	0x20010498
 8003c48:	0800ef28 	.word	0x0800ef28
 8003c4c:	20014698 	.word	0x20014698
 8003c50:	200187a0 	.word	0x200187a0

08003c54 <read_UART>:

void read_UART(char* msg_to_read)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b082      	sub	sp, #8
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
	strncpy((char*) msg_to_read, (char*) UART_RX_buffer, BUFFER_SIZE);
 8003c5c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003c60:	4903      	ldr	r1, [pc, #12]	; (8003c70 <read_UART+0x1c>)
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f006 fa07 	bl	800a076 <strncpy>
}
 8003c68:	bf00      	nop
 8003c6a:	3708      	adds	r7, #8
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	20000340 	.word	0x20000340

08003c74 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b082      	sub	sp, #8
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
	if(flagCPP)
 8003c7c:	4b2e      	ldr	r3, [pc, #184]	; (8003d38 <HAL_UART_RxCpltCallback+0xc4>)
 8003c7e:	781b      	ldrb	r3, [r3, #0]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d154      	bne.n	8003d2e <HAL_UART_RxCpltCallback+0xba>
		return;

	if(UART_RX_buffer[UART_RX_index] == '\r' || UART_RX_buffer[UART_RX_index] == '\\' || UART_RX_buffer[UART_RX_index] == '/')
 8003c84:	4b2d      	ldr	r3, [pc, #180]	; (8003d3c <HAL_UART_RxCpltCallback+0xc8>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a2d      	ldr	r2, [pc, #180]	; (8003d40 <HAL_UART_RxCpltCallback+0xcc>)
 8003c8a:	5cd3      	ldrb	r3, [r2, r3]
 8003c8c:	2b0d      	cmp	r3, #13
 8003c8e:	d00b      	beq.n	8003ca8 <HAL_UART_RxCpltCallback+0x34>
 8003c90:	4b2a      	ldr	r3, [pc, #168]	; (8003d3c <HAL_UART_RxCpltCallback+0xc8>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a2a      	ldr	r2, [pc, #168]	; (8003d40 <HAL_UART_RxCpltCallback+0xcc>)
 8003c96:	5cd3      	ldrb	r3, [r2, r3]
 8003c98:	2b5c      	cmp	r3, #92	; 0x5c
 8003c9a:	d005      	beq.n	8003ca8 <HAL_UART_RxCpltCallback+0x34>
 8003c9c:	4b27      	ldr	r3, [pc, #156]	; (8003d3c <HAL_UART_RxCpltCallback+0xc8>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a27      	ldr	r2, [pc, #156]	; (8003d40 <HAL_UART_RxCpltCallback+0xcc>)
 8003ca2:	5cd3      	ldrb	r3, [r2, r3]
 8003ca4:	2b2f      	cmp	r3, #47	; 0x2f
 8003ca6:	d106      	bne.n	8003cb6 <HAL_UART_RxCpltCallback+0x42>
	{
		UART_RX_index = 0;
 8003ca8:	4b24      	ldr	r3, [pc, #144]	; (8003d3c <HAL_UART_RxCpltCallback+0xc8>)
 8003caa:	2200      	movs	r2, #0
 8003cac:	601a      	str	r2, [r3, #0]
		flagCPP = true;
 8003cae:	4b22      	ldr	r3, [pc, #136]	; (8003d38 <HAL_UART_RxCpltCallback+0xc4>)
 8003cb0:	2201      	movs	r2, #1
 8003cb2:	701a      	strb	r2, [r3, #0]
 8003cb4:	e03c      	b.n	8003d30 <HAL_UART_RxCpltCallback+0xbc>
	}
	else
	{
		if(UART_RX_buffer[UART_RX_index] == 0x08) //	BACKSPACE
 8003cb6:	4b21      	ldr	r3, [pc, #132]	; (8003d3c <HAL_UART_RxCpltCallback+0xc8>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4a21      	ldr	r2, [pc, #132]	; (8003d40 <HAL_UART_RxCpltCallback+0xcc>)
 8003cbc:	5cd3      	ldrb	r3, [r2, r3]
 8003cbe:	2b08      	cmp	r3, #8
 8003cc0:	d10f      	bne.n	8003ce2 <HAL_UART_RxCpltCallback+0x6e>
		{
			if(UART_RX_index == 0)
 8003cc2:	4b1e      	ldr	r3, [pc, #120]	; (8003d3c <HAL_UART_RxCpltCallback+0xc8>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d105      	bne.n	8003cd6 <HAL_UART_RxCpltCallback+0x62>
				UART_RX_index--;
 8003cca:	4b1c      	ldr	r3, [pc, #112]	; (8003d3c <HAL_UART_RxCpltCallback+0xc8>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	3b01      	subs	r3, #1
 8003cd0:	4a1a      	ldr	r2, [pc, #104]	; (8003d3c <HAL_UART_RxCpltCallback+0xc8>)
 8003cd2:	6013      	str	r3, [r2, #0]
 8003cd4:	e01c      	b.n	8003d10 <HAL_UART_RxCpltCallback+0x9c>
			else
				UART_RX_index -= 2;
 8003cd6:	4b19      	ldr	r3, [pc, #100]	; (8003d3c <HAL_UART_RxCpltCallback+0xc8>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	3b02      	subs	r3, #2
 8003cdc:	4a17      	ldr	r2, [pc, #92]	; (8003d3c <HAL_UART_RxCpltCallback+0xc8>)
 8003cde:	6013      	str	r3, [r2, #0]
 8003ce0:	e016      	b.n	8003d10 <HAL_UART_RxCpltCallback+0x9c>
		}
		else if(UART_RX_buffer[UART_RX_index] == 0x1B) //	ESCAPE
 8003ce2:	4b16      	ldr	r3, [pc, #88]	; (8003d3c <HAL_UART_RxCpltCallback+0xc8>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4a16      	ldr	r2, [pc, #88]	; (8003d40 <HAL_UART_RxCpltCallback+0xcc>)
 8003ce8:	5cd3      	ldrb	r3, [r2, r3]
 8003cea:	2b1b      	cmp	r3, #27
 8003cec:	d104      	bne.n	8003cf8 <HAL_UART_RxCpltCallback+0x84>
		{
			UART_RX_index = -1;
 8003cee:	4b13      	ldr	r3, [pc, #76]	; (8003d3c <HAL_UART_RxCpltCallback+0xc8>)
 8003cf0:	f04f 32ff 	mov.w	r2, #4294967295
 8003cf4:	601a      	str	r2, [r3, #0]
 8003cf6:	e00b      	b.n	8003d10 <HAL_UART_RxCpltCallback+0x9c>
		}
		else if(UART_RX_buffer[UART_RX_index] == '$') //		$
 8003cf8:	4b10      	ldr	r3, [pc, #64]	; (8003d3c <HAL_UART_RxCpltCallback+0xc8>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a10      	ldr	r2, [pc, #64]	; (8003d40 <HAL_UART_RxCpltCallback+0xcc>)
 8003cfe:	5cd3      	ldrb	r3, [r2, r3]
 8003d00:	2b24      	cmp	r3, #36	; 0x24
 8003d02:	d105      	bne.n	8003d10 <HAL_UART_RxCpltCallback+0x9c>
		{
			UART_RX_index = 0;
 8003d04:	4b0d      	ldr	r3, [pc, #52]	; (8003d3c <HAL_UART_RxCpltCallback+0xc8>)
 8003d06:	2200      	movs	r2, #0
 8003d08:	601a      	str	r2, [r3, #0]
			UART_RX_buffer[0] = '$';
 8003d0a:	4b0d      	ldr	r3, [pc, #52]	; (8003d40 <HAL_UART_RxCpltCallback+0xcc>)
 8003d0c:	2224      	movs	r2, #36	; 0x24
 8003d0e:	701a      	strb	r2, [r3, #0]
		}



		HAL_UART_Receive_IT(&huart3, &UART_RX_buffer[++UART_RX_index], 1);
 8003d10:	4b0a      	ldr	r3, [pc, #40]	; (8003d3c <HAL_UART_RxCpltCallback+0xc8>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	3301      	adds	r3, #1
 8003d16:	4a09      	ldr	r2, [pc, #36]	; (8003d3c <HAL_UART_RxCpltCallback+0xc8>)
 8003d18:	6013      	str	r3, [r2, #0]
 8003d1a:	4b08      	ldr	r3, [pc, #32]	; (8003d3c <HAL_UART_RxCpltCallback+0xc8>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a08      	ldr	r2, [pc, #32]	; (8003d40 <HAL_UART_RxCpltCallback+0xcc>)
 8003d20:	4413      	add	r3, r2
 8003d22:	2201      	movs	r2, #1
 8003d24:	4619      	mov	r1, r3
 8003d26:	4807      	ldr	r0, [pc, #28]	; (8003d44 <HAL_UART_RxCpltCallback+0xd0>)
 8003d28:	f003 ff98 	bl	8007c5c <HAL_UART_Receive_IT>
 8003d2c:	e000      	b.n	8003d30 <HAL_UART_RxCpltCallback+0xbc>
		return;
 8003d2e:	bf00      	nop
	}
}
 8003d30:	3708      	adds	r7, #8
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}
 8003d36:	bf00      	nop
 8003d38:	20010494 	.word	0x20010494
 8003d3c:	20010490 	.word	0x20010490
 8003d40:	20000340 	.word	0x20000340
 8003d44:	200187a0 	.word	0x200187a0

08003d48 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef* huart)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b082      	sub	sp, #8
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
	if(!flagCPE)
 8003d50:	4b16      	ldr	r3, [pc, #88]	; (8003dac <HAL_UART_TxCpltCallback+0x64>)
 8003d52:	781b      	ldrb	r3, [r3, #0]
 8003d54:	f083 0301 	eor.w	r3, r3, #1
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d122      	bne.n	8003da4 <HAL_UART_TxCpltCallback+0x5c>
		return;

	if(UART_TX_buffer[UART_TX_index] == '\r' && UART_TX_buffer[UART_TX_index-1] != '\n')
 8003d5e:	4b14      	ldr	r3, [pc, #80]	; (8003db0 <HAL_UART_TxCpltCallback+0x68>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a14      	ldr	r2, [pc, #80]	; (8003db4 <HAL_UART_TxCpltCallback+0x6c>)
 8003d64:	5cd3      	ldrb	r3, [r2, r3]
 8003d66:	2b0d      	cmp	r3, #13
 8003d68:	d10d      	bne.n	8003d86 <HAL_UART_TxCpltCallback+0x3e>
 8003d6a:	4b11      	ldr	r3, [pc, #68]	; (8003db0 <HAL_UART_TxCpltCallback+0x68>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	3b01      	subs	r3, #1
 8003d70:	4a10      	ldr	r2, [pc, #64]	; (8003db4 <HAL_UART_TxCpltCallback+0x6c>)
 8003d72:	5cd3      	ldrb	r3, [r2, r3]
 8003d74:	2b0a      	cmp	r3, #10
 8003d76:	d006      	beq.n	8003d86 <HAL_UART_TxCpltCallback+0x3e>
	{
		UART_TX_index = 0;
 8003d78:	4b0d      	ldr	r3, [pc, #52]	; (8003db0 <HAL_UART_TxCpltCallback+0x68>)
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	601a      	str	r2, [r3, #0]
		flagCPE = false;
 8003d7e:	4b0b      	ldr	r3, [pc, #44]	; (8003dac <HAL_UART_TxCpltCallback+0x64>)
 8003d80:	2200      	movs	r2, #0
 8003d82:	701a      	strb	r2, [r3, #0]
 8003d84:	e00f      	b.n	8003da6 <HAL_UART_TxCpltCallback+0x5e>
	}
	else
		HAL_UART_Transmit_IT(&huart3, (uint8_t*) &UART_TX_buffer[++UART_TX_index], 1);
 8003d86:	4b0a      	ldr	r3, [pc, #40]	; (8003db0 <HAL_UART_TxCpltCallback+0x68>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	3301      	adds	r3, #1
 8003d8c:	4a08      	ldr	r2, [pc, #32]	; (8003db0 <HAL_UART_TxCpltCallback+0x68>)
 8003d8e:	6013      	str	r3, [r2, #0]
 8003d90:	4b07      	ldr	r3, [pc, #28]	; (8003db0 <HAL_UART_TxCpltCallback+0x68>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a07      	ldr	r2, [pc, #28]	; (8003db4 <HAL_UART_TxCpltCallback+0x6c>)
 8003d96:	4413      	add	r3, r2
 8003d98:	2201      	movs	r2, #1
 8003d9a:	4619      	mov	r1, r3
 8003d9c:	4806      	ldr	r0, [pc, #24]	; (8003db8 <HAL_UART_TxCpltCallback+0x70>)
 8003d9e:	f003 feef 	bl	8007b80 <HAL_UART_Transmit_IT>
 8003da2:	e000      	b.n	8003da6 <HAL_UART_TxCpltCallback+0x5e>
		return;
 8003da4:	bf00      	nop
}
 8003da6:	3708      	adds	r7, #8
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bd80      	pop	{r7, pc}
 8003dac:	20014698 	.word	0x20014698
 8003db0:	2001469c 	.word	0x2001469c
 8003db4:	20010498 	.word	0x20010498
 8003db8:	200187a0 	.word	0x200187a0

08003dbc <Reset_Handler>:
 8003dbc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003df4 <LoopFillZerobss+0x12>
 8003dc0:	480d      	ldr	r0, [pc, #52]	; (8003df8 <LoopFillZerobss+0x16>)
 8003dc2:	490e      	ldr	r1, [pc, #56]	; (8003dfc <LoopFillZerobss+0x1a>)
 8003dc4:	4a0e      	ldr	r2, [pc, #56]	; (8003e00 <LoopFillZerobss+0x1e>)
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	e002      	b.n	8003dd0 <LoopCopyDataInit>

08003dca <CopyDataInit>:
 8003dca:	58d4      	ldr	r4, [r2, r3]
 8003dcc:	50c4      	str	r4, [r0, r3]
 8003dce:	3304      	adds	r3, #4

08003dd0 <LoopCopyDataInit>:
 8003dd0:	18c4      	adds	r4, r0, r3
 8003dd2:	428c      	cmp	r4, r1
 8003dd4:	d3f9      	bcc.n	8003dca <CopyDataInit>
 8003dd6:	4a0b      	ldr	r2, [pc, #44]	; (8003e04 <LoopFillZerobss+0x22>)
 8003dd8:	4c0b      	ldr	r4, [pc, #44]	; (8003e08 <LoopFillZerobss+0x26>)
 8003dda:	2300      	movs	r3, #0
 8003ddc:	e001      	b.n	8003de2 <LoopFillZerobss>

08003dde <FillZerobss>:
 8003dde:	6013      	str	r3, [r2, #0]
 8003de0:	3204      	adds	r2, #4

08003de2 <LoopFillZerobss>:
 8003de2:	42a2      	cmp	r2, r4
 8003de4:	d3fb      	bcc.n	8003dde <FillZerobss>
 8003de6:	f7ff fa51 	bl	800328c <SystemInit>
 8003dea:	f005 fa21 	bl	8009230 <__libc_init_array>
 8003dee:	f7ff f849 	bl	8002e84 <main>
 8003df2:	4770      	bx	lr
 8003df4:	20080000 	.word	0x20080000
 8003df8:	20000000 	.word	0x20000000
 8003dfc:	200002f8 	.word	0x200002f8
 8003e00:	0800f42c 	.word	0x0800f42c
 8003e04:	200002f8 	.word	0x200002f8
 8003e08:	20018838 	.word	0x20018838

08003e0c <CAN1_RX0_IRQHandler>:
 8003e0c:	e7fe      	b.n	8003e0c <CAN1_RX0_IRQHandler>

08003e0e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003e0e:	b580      	push	{r7, lr}
 8003e10:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003e12:	2003      	movs	r0, #3
 8003e14:	f000 fe32 	bl	8004a7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003e18:	2000      	movs	r0, #0
 8003e1a:	f000 f805 	bl	8003e28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003e1e:	f7ff f8f1 	bl	8003004 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003e22:	2300      	movs	r3, #0
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	bd80      	pop	{r7, pc}

08003e28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b082      	sub	sp, #8
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003e30:	4b12      	ldr	r3, [pc, #72]	; (8003e7c <HAL_InitTick+0x54>)
 8003e32:	681a      	ldr	r2, [r3, #0]
 8003e34:	4b12      	ldr	r3, [pc, #72]	; (8003e80 <HAL_InitTick+0x58>)
 8003e36:	781b      	ldrb	r3, [r3, #0]
 8003e38:	4619      	mov	r1, r3
 8003e3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003e3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003e42:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e46:	4618      	mov	r0, r3
 8003e48:	f000 fe4d 	bl	8004ae6 <HAL_SYSTICK_Config>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d001      	beq.n	8003e56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	e00e      	b.n	8003e74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2b0f      	cmp	r3, #15
 8003e5a:	d80a      	bhi.n	8003e72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	6879      	ldr	r1, [r7, #4]
 8003e60:	f04f 30ff 	mov.w	r0, #4294967295
 8003e64:	f000 fe15 	bl	8004a92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003e68:	4a06      	ldr	r2, [pc, #24]	; (8003e84 <HAL_InitTick+0x5c>)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	e000      	b.n	8003e74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
}
 8003e74:	4618      	mov	r0, r3
 8003e76:	3708      	adds	r7, #8
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}
 8003e7c:	20000108 	.word	0x20000108
 8003e80:	20000120 	.word	0x20000120
 8003e84:	2000011c 	.word	0x2000011c

08003e88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003e8c:	4b06      	ldr	r3, [pc, #24]	; (8003ea8 <HAL_IncTick+0x20>)
 8003e8e:	781b      	ldrb	r3, [r3, #0]
 8003e90:	461a      	mov	r2, r3
 8003e92:	4b06      	ldr	r3, [pc, #24]	; (8003eac <HAL_IncTick+0x24>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4413      	add	r3, r2
 8003e98:	4a04      	ldr	r2, [pc, #16]	; (8003eac <HAL_IncTick+0x24>)
 8003e9a:	6013      	str	r3, [r2, #0]
}
 8003e9c:	bf00      	nop
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea4:	4770      	bx	lr
 8003ea6:	bf00      	nop
 8003ea8:	20000120 	.word	0x20000120
 8003eac:	20018824 	.word	0x20018824

08003eb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	af00      	add	r7, sp, #0
  return uwTick;
 8003eb4:	4b03      	ldr	r3, [pc, #12]	; (8003ec4 <HAL_GetTick+0x14>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
}
 8003eb8:	4618      	mov	r0, r3
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec0:	4770      	bx	lr
 8003ec2:	bf00      	nop
 8003ec4:	20018824 	.word	0x20018824

08003ec8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b084      	sub	sp, #16
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003ed0:	f7ff ffee 	bl	8003eb0 <HAL_GetTick>
 8003ed4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ee0:	d005      	beq.n	8003eee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003ee2:	4b0a      	ldr	r3, [pc, #40]	; (8003f0c <HAL_Delay+0x44>)
 8003ee4:	781b      	ldrb	r3, [r3, #0]
 8003ee6:	461a      	mov	r2, r3
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	4413      	add	r3, r2
 8003eec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003eee:	bf00      	nop
 8003ef0:	f7ff ffde 	bl	8003eb0 <HAL_GetTick>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	1ad3      	subs	r3, r2, r3
 8003efa:	68fa      	ldr	r2, [r7, #12]
 8003efc:	429a      	cmp	r2, r3
 8003efe:	d8f7      	bhi.n	8003ef0 <HAL_Delay+0x28>
  {
  }
}
 8003f00:	bf00      	nop
 8003f02:	bf00      	nop
 8003f04:	3710      	adds	r7, #16
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	20000120 	.word	0x20000120

08003f10 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b084      	sub	sp, #16
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d101      	bne.n	8003f26 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003f22:	2301      	movs	r3, #1
 8003f24:	e031      	b.n	8003f8a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d109      	bne.n	8003f42 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003f2e:	6878      	ldr	r0, [r7, #4]
 8003f30:	f7fc fe14 	bl	8000b5c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2200      	movs	r2, #0
 8003f38:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f46:	f003 0310 	and.w	r3, r3, #16
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d116      	bne.n	8003f7c <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f52:	4b10      	ldr	r3, [pc, #64]	; (8003f94 <HAL_ADC_Init+0x84>)
 8003f54:	4013      	ands	r3, r2
 8003f56:	f043 0202 	orr.w	r2, r3, #2
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	f000 fbb8 	bl	80046d4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2200      	movs	r2, #0
 8003f68:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f6e:	f023 0303 	bic.w	r3, r3, #3
 8003f72:	f043 0201 	orr.w	r2, r3, #1
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	641a      	str	r2, [r3, #64]	; 0x40
 8003f7a:	e001      	b.n	8003f80 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2200      	movs	r2, #0
 8003f84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003f88:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3710      	adds	r7, #16
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	bf00      	nop
 8003f94:	ffffeefd 	.word	0xffffeefd

08003f98 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	b085      	sub	sp, #20
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	d101      	bne.n	8003fb2 <HAL_ADC_Start_IT+0x1a>
 8003fae:	2302      	movs	r3, #2
 8003fb0:	e0b5      	b.n	800411e <HAL_ADC_Start_IT+0x186>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2201      	movs	r2, #1
 8003fb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	f003 0301 	and.w	r3, r3, #1
 8003fc4:	2b01      	cmp	r3, #1
 8003fc6:	d018      	beq.n	8003ffa <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	689a      	ldr	r2, [r3, #8]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f042 0201 	orr.w	r2, r2, #1
 8003fd6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8003fd8:	4b54      	ldr	r3, [pc, #336]	; (800412c <HAL_ADC_Start_IT+0x194>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4a54      	ldr	r2, [pc, #336]	; (8004130 <HAL_ADC_Start_IT+0x198>)
 8003fde:	fba2 2303 	umull	r2, r3, r2, r3
 8003fe2:	0c9a      	lsrs	r2, r3, #18
 8003fe4:	4613      	mov	r3, r2
 8003fe6:	005b      	lsls	r3, r3, #1
 8003fe8:	4413      	add	r3, r2
 8003fea:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8003fec:	e002      	b.n	8003ff4 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	3b01      	subs	r3, #1
 8003ff2:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d1f9      	bne.n	8003fee <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	f003 0301 	and.w	r3, r3, #1
 8004004:	2b01      	cmp	r3, #1
 8004006:	d17d      	bne.n	8004104 <HAL_ADC_Start_IT+0x16c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800400c:	4b49      	ldr	r3, [pc, #292]	; (8004134 <HAL_ADC_Start_IT+0x19c>)
 800400e:	4013      	ands	r3, r2
 8004010:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004022:	2b00      	cmp	r3, #0
 8004024:	d007      	beq.n	8004036 <HAL_ADC_Start_IT+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800402a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800402e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800403a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800403e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004042:	d106      	bne.n	8004052 <HAL_ADC_Start_IT+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004048:	f023 0206 	bic.w	r2, r3, #6
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	645a      	str	r2, [r3, #68]	; 0x44
 8004050:	e002      	b.n	8004058 <HAL_ADC_Start_IT+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2200      	movs	r2, #0
 8004056:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2200      	movs	r2, #0
 800405c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004068:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	6859      	ldr	r1, [r3, #4]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681a      	ldr	r2, [r3, #0]
 8004074:	4b30      	ldr	r3, [pc, #192]	; (8004138 <HAL_ADC_Start_IT+0x1a0>)
 8004076:	430b      	orrs	r3, r1
 8004078:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800407a:	4b30      	ldr	r3, [pc, #192]	; (800413c <HAL_ADC_Start_IT+0x1a4>)
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	f003 031f 	and.w	r3, r3, #31
 8004082:	2b00      	cmp	r3, #0
 8004084:	d10f      	bne.n	80040a6 <HAL_ADC_Start_IT+0x10e>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	689b      	ldr	r3, [r3, #8]
 800408c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004090:	2b00      	cmp	r3, #0
 8004092:	d143      	bne.n	800411c <HAL_ADC_Start_IT+0x184>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	689a      	ldr	r2, [r3, #8]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80040a2:	609a      	str	r2, [r3, #8]
 80040a4:	e03a      	b.n	800411c <HAL_ADC_Start_IT+0x184>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a25      	ldr	r2, [pc, #148]	; (8004140 <HAL_ADC_Start_IT+0x1a8>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d10e      	bne.n	80040ce <HAL_ADC_Start_IT+0x136>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d107      	bne.n	80040ce <HAL_ADC_Start_IT+0x136>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	689a      	ldr	r2, [r3, #8]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80040cc:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80040ce:	4b1b      	ldr	r3, [pc, #108]	; (800413c <HAL_ADC_Start_IT+0x1a4>)
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	f003 0310 	and.w	r3, r3, #16
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d120      	bne.n	800411c <HAL_ADC_Start_IT+0x184>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4a19      	ldr	r2, [pc, #100]	; (8004144 <HAL_ADC_Start_IT+0x1ac>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d11b      	bne.n	800411c <HAL_ADC_Start_IT+0x184>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	689b      	ldr	r3, [r3, #8]
 80040ea:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d114      	bne.n	800411c <HAL_ADC_Start_IT+0x184>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	689a      	ldr	r2, [r3, #8]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004100:	609a      	str	r2, [r3, #8]
 8004102:	e00b      	b.n	800411c <HAL_ADC_Start_IT+0x184>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004108:	f043 0210 	orr.w	r2, r3, #16
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004114:	f043 0201 	orr.w	r2, r3, #1
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800411c:	2300      	movs	r3, #0
}
 800411e:	4618      	mov	r0, r3
 8004120:	3714      	adds	r7, #20
 8004122:	46bd      	mov	sp, r7
 8004124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004128:	4770      	bx	lr
 800412a:	bf00      	nop
 800412c:	20000108 	.word	0x20000108
 8004130:	431bde83 	.word	0x431bde83
 8004134:	fffff8fe 	.word	0xfffff8fe
 8004138:	04000020 	.word	0x04000020
 800413c:	40012300 	.word	0x40012300
 8004140:	40012000 	.word	0x40012000
 8004144:	40012200 	.word	0x40012200

08004148 <HAL_ADC_Stop_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 8004148:	b480      	push	{r7}
 800414a:	b083      	sub	sp, #12
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004156:	2b01      	cmp	r3, #1
 8004158:	d101      	bne.n	800415e <HAL_ADC_Stop_IT+0x16>
 800415a:	2302      	movs	r3, #2
 800415c:	e027      	b.n	80041ae <HAL_ADC_Stop_IT+0x66>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2201      	movs	r2, #1
 8004162:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	689a      	ldr	r2, [r3, #8]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f022 0201 	bic.w	r2, r2, #1
 8004174:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	f003 0301 	and.w	r3, r3, #1
 8004180:	2b00      	cmp	r3, #0
 8004182:	d10f      	bne.n	80041a4 <HAL_ADC_Stop_IT+0x5c>
  {
  	/* Disable ADC end of conversion interrupt for regular group */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	6859      	ldr	r1, [r3, #4]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	4b0b      	ldr	r3, [pc, #44]	; (80041bc <HAL_ADC_Stop_IT+0x74>)
 8004190:	400b      	ands	r3, r1
 8004192:	6053      	str	r3, [r2, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004198:	4b09      	ldr	r3, [pc, #36]	; (80041c0 <HAL_ADC_Stop_IT+0x78>)
 800419a:	4013      	ands	r3, r2
 800419c:	f043 0201 	orr.w	r2, r3, #1
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2200      	movs	r2, #0
 80041a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80041ac:	2300      	movs	r3, #0
}
 80041ae:	4618      	mov	r0, r3
 80041b0:	370c      	adds	r7, #12
 80041b2:	46bd      	mov	sp, r7
 80041b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b8:	4770      	bx	lr
 80041ba:	bf00      	nop
 80041bc:	fbffffdf 	.word	0xfbffffdf
 80041c0:	ffffeefe 	.word	0xffffeefe

080041c4 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b086      	sub	sp, #24
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 80041cc:	2300      	movs	r3, #0
 80041ce:	617b      	str	r3, [r7, #20]
 80041d0:	2300      	movs	r3, #0
 80041d2:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	f003 0302 	and.w	r3, r3, #2
 80041ea:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	f003 0320 	and.w	r3, r3, #32
 80041f2:	613b      	str	r3, [r7, #16]

  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d049      	beq.n	800428e <HAL_ADC_IRQHandler+0xca>
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d046      	beq.n	800428e <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004204:	f003 0310 	and.w	r3, r3, #16
 8004208:	2b00      	cmp	r3, #0
 800420a:	d105      	bne.n	8004218 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004210:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004222:	2b00      	cmp	r3, #0
 8004224:	d12b      	bne.n	800427e <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800422a:	2b00      	cmp	r3, #0
 800422c:	d127      	bne.n	800427e <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004234:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004238:	2b00      	cmp	r3, #0
 800423a:	d006      	beq.n	800424a <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004246:	2b00      	cmp	r3, #0
 8004248:	d119      	bne.n	800427e <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	685a      	ldr	r2, [r3, #4]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f022 0220 	bic.w	r2, r2, #32
 8004258:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800426a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800426e:	2b00      	cmp	r3, #0
 8004270:	d105      	bne.n	800427e <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004276:	f043 0201 	orr.w	r2, r3, #1
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800427e:	6878      	ldr	r0, [r7, #4]
 8004280:	f7fc fd46 	bl	8000d10 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f06f 0212 	mvn.w	r2, #18
 800428c:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	f003 0304 	and.w	r3, r3, #4
 8004294:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800429c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d057      	beq.n	8004354 <HAL_ADC_IRQHandler+0x190>
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d054      	beq.n	8004354 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ae:	f003 0310 	and.w	r3, r3, #16
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d105      	bne.n	80042c2 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ba:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	689b      	ldr	r3, [r3, #8]
 80042c8:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d139      	bne.n	8004344 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042d6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d006      	beq.n	80042ec <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	689b      	ldr	r3, [r3, #8]
 80042e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d12b      	bne.n	8004344 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	685b      	ldr	r3, [r3, #4]
 80042f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d124      	bne.n	8004344 <HAL_ADC_IRQHandler+0x180>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8004304:	2b00      	cmp	r3, #0
 8004306:	d11d      	bne.n	8004344 <HAL_ADC_IRQHandler+0x180>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 800430c:	2b00      	cmp	r3, #0
 800430e:	d119      	bne.n	8004344 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	685a      	ldr	r2, [r3, #4]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800431e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004324:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004330:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004334:	2b00      	cmp	r3, #0
 8004336:	d105      	bne.n	8004344 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800433c:	f043 0201 	orr.w	r2, r3, #1
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004344:	6878      	ldr	r0, [r7, #4]
 8004346:	f000 fabf 	bl	80048c8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f06f 020c 	mvn.w	r2, #12
 8004352:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	f003 0301 	and.w	r3, r3, #1
 800435a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004362:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d017      	beq.n	800439a <HAL_ADC_IRQHandler+0x1d6>
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d014      	beq.n	800439a <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f003 0301 	and.w	r3, r3, #1
 800437a:	2b01      	cmp	r3, #1
 800437c:	d10d      	bne.n	800439a <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004382:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800438a:	6878      	ldr	r0, [r7, #4]
 800438c:	f000 f837 	bl	80043fe <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f06f 0201 	mvn.w	r2, #1
 8004398:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	f003 0320 	and.w	r3, r3, #32
 80043a0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80043a2:	68bb      	ldr	r3, [r7, #8]
 80043a4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80043a8:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d015      	beq.n	80043dc <HAL_ADC_IRQHandler+0x218>
 80043b0:	693b      	ldr	r3, [r7, #16]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d012      	beq.n	80043dc <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043ba:	f043 0202 	orr.w	r2, r3, #2
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f06f 0220 	mvn.w	r2, #32
 80043ca:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80043cc:	6878      	ldr	r0, [r7, #4]
 80043ce:	f000 f820 	bl	8004412 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f06f 0220 	mvn.w	r2, #32
 80043da:	601a      	str	r2, [r3, #0]
  }
}
 80043dc:	bf00      	nop
 80043de:	3718      	adds	r7, #24
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bd80      	pop	{r7, pc}

080043e4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80043e4:	b480      	push	{r7}
 80043e6:	b083      	sub	sp, #12
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	370c      	adds	r7, #12
 80043f6:	46bd      	mov	sp, r7
 80043f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fc:	4770      	bx	lr

080043fe <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80043fe:	b480      	push	{r7}
 8004400:	b083      	sub	sp, #12
 8004402:	af00      	add	r7, sp, #0
 8004404:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8004406:	bf00      	nop
 8004408:	370c      	adds	r7, #12
 800440a:	46bd      	mov	sp, r7
 800440c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004410:	4770      	bx	lr

08004412 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004412:	b480      	push	{r7}
 8004414:	b083      	sub	sp, #12
 8004416:	af00      	add	r7, sp, #0
 8004418:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800441a:	bf00      	nop
 800441c:	370c      	adds	r7, #12
 800441e:	46bd      	mov	sp, r7
 8004420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004424:	4770      	bx	lr
	...

08004428 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004428:	b480      	push	{r7}
 800442a:	b085      	sub	sp, #20
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
 8004430:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8004432:	2300      	movs	r3, #0
 8004434:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800443c:	2b01      	cmp	r3, #1
 800443e:	d101      	bne.n	8004444 <HAL_ADC_ConfigChannel+0x1c>
 8004440:	2302      	movs	r3, #2
 8004442:	e136      	b.n	80046b2 <HAL_ADC_ConfigChannel+0x28a>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2201      	movs	r2, #1
 8004448:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	2b09      	cmp	r3, #9
 8004452:	d93a      	bls.n	80044ca <HAL_ADC_ConfigChannel+0xa2>
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800445c:	d035      	beq.n	80044ca <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	68d9      	ldr	r1, [r3, #12]
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	b29b      	uxth	r3, r3
 800446a:	461a      	mov	r2, r3
 800446c:	4613      	mov	r3, r2
 800446e:	005b      	lsls	r3, r3, #1
 8004470:	4413      	add	r3, r2
 8004472:	3b1e      	subs	r3, #30
 8004474:	2207      	movs	r2, #7
 8004476:	fa02 f303 	lsl.w	r3, r2, r3
 800447a:	43da      	mvns	r2, r3
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	400a      	ands	r2, r1
 8004482:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4a8d      	ldr	r2, [pc, #564]	; (80046c0 <HAL_ADC_ConfigChannel+0x298>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d10a      	bne.n	80044a4 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	68d9      	ldr	r1, [r3, #12]
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	061a      	lsls	r2, r3, #24
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	430a      	orrs	r2, r1
 80044a0:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80044a2:	e035      	b.n	8004510 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	68d9      	ldr	r1, [r3, #12]
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	689a      	ldr	r2, [r3, #8]
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	b29b      	uxth	r3, r3
 80044b4:	4618      	mov	r0, r3
 80044b6:	4603      	mov	r3, r0
 80044b8:	005b      	lsls	r3, r3, #1
 80044ba:	4403      	add	r3, r0
 80044bc:	3b1e      	subs	r3, #30
 80044be:	409a      	lsls	r2, r3
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	430a      	orrs	r2, r1
 80044c6:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80044c8:	e022      	b.n	8004510 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	6919      	ldr	r1, [r3, #16]
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	b29b      	uxth	r3, r3
 80044d6:	461a      	mov	r2, r3
 80044d8:	4613      	mov	r3, r2
 80044da:	005b      	lsls	r3, r3, #1
 80044dc:	4413      	add	r3, r2
 80044de:	2207      	movs	r2, #7
 80044e0:	fa02 f303 	lsl.w	r3, r2, r3
 80044e4:	43da      	mvns	r2, r3
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	400a      	ands	r2, r1
 80044ec:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	6919      	ldr	r1, [r3, #16]
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	689a      	ldr	r2, [r3, #8]
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	b29b      	uxth	r3, r3
 80044fe:	4618      	mov	r0, r3
 8004500:	4603      	mov	r3, r0
 8004502:	005b      	lsls	r3, r3, #1
 8004504:	4403      	add	r3, r0
 8004506:	409a      	lsls	r2, r3
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	430a      	orrs	r2, r1
 800450e:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	2b06      	cmp	r3, #6
 8004516:	d824      	bhi.n	8004562 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	685a      	ldr	r2, [r3, #4]
 8004522:	4613      	mov	r3, r2
 8004524:	009b      	lsls	r3, r3, #2
 8004526:	4413      	add	r3, r2
 8004528:	3b05      	subs	r3, #5
 800452a:	221f      	movs	r2, #31
 800452c:	fa02 f303 	lsl.w	r3, r2, r3
 8004530:	43da      	mvns	r2, r3
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	400a      	ands	r2, r1
 8004538:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	b29b      	uxth	r3, r3
 8004546:	4618      	mov	r0, r3
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	685a      	ldr	r2, [r3, #4]
 800454c:	4613      	mov	r3, r2
 800454e:	009b      	lsls	r3, r3, #2
 8004550:	4413      	add	r3, r2
 8004552:	3b05      	subs	r3, #5
 8004554:	fa00 f203 	lsl.w	r2, r0, r3
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	430a      	orrs	r2, r1
 800455e:	635a      	str	r2, [r3, #52]	; 0x34
 8004560:	e04c      	b.n	80045fc <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	2b0c      	cmp	r3, #12
 8004568:	d824      	bhi.n	80045b4 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	685a      	ldr	r2, [r3, #4]
 8004574:	4613      	mov	r3, r2
 8004576:	009b      	lsls	r3, r3, #2
 8004578:	4413      	add	r3, r2
 800457a:	3b23      	subs	r3, #35	; 0x23
 800457c:	221f      	movs	r2, #31
 800457e:	fa02 f303 	lsl.w	r3, r2, r3
 8004582:	43da      	mvns	r2, r3
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	400a      	ands	r2, r1
 800458a:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	b29b      	uxth	r3, r3
 8004598:	4618      	mov	r0, r3
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	685a      	ldr	r2, [r3, #4]
 800459e:	4613      	mov	r3, r2
 80045a0:	009b      	lsls	r3, r3, #2
 80045a2:	4413      	add	r3, r2
 80045a4:	3b23      	subs	r3, #35	; 0x23
 80045a6:	fa00 f203 	lsl.w	r2, r0, r3
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	430a      	orrs	r2, r1
 80045b0:	631a      	str	r2, [r3, #48]	; 0x30
 80045b2:	e023      	b.n	80045fc <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	685a      	ldr	r2, [r3, #4]
 80045be:	4613      	mov	r3, r2
 80045c0:	009b      	lsls	r3, r3, #2
 80045c2:	4413      	add	r3, r2
 80045c4:	3b41      	subs	r3, #65	; 0x41
 80045c6:	221f      	movs	r2, #31
 80045c8:	fa02 f303 	lsl.w	r3, r2, r3
 80045cc:	43da      	mvns	r2, r3
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	400a      	ands	r2, r1
 80045d4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	b29b      	uxth	r3, r3
 80045e2:	4618      	mov	r0, r3
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	685a      	ldr	r2, [r3, #4]
 80045e8:	4613      	mov	r3, r2
 80045ea:	009b      	lsls	r3, r3, #2
 80045ec:	4413      	add	r3, r2
 80045ee:	3b41      	subs	r3, #65	; 0x41
 80045f0:	fa00 f203 	lsl.w	r2, r0, r3
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	430a      	orrs	r2, r1
 80045fa:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4a30      	ldr	r2, [pc, #192]	; (80046c4 <HAL_ADC_ConfigChannel+0x29c>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d10a      	bne.n	800461c <HAL_ADC_ConfigChannel+0x1f4>
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800460e:	d105      	bne.n	800461c <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8004610:	4b2d      	ldr	r3, [pc, #180]	; (80046c8 <HAL_ADC_ConfigChannel+0x2a0>)
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	4a2c      	ldr	r2, [pc, #176]	; (80046c8 <HAL_ADC_ConfigChannel+0x2a0>)
 8004616:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800461a:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a28      	ldr	r2, [pc, #160]	; (80046c4 <HAL_ADC_ConfigChannel+0x29c>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d10f      	bne.n	8004646 <HAL_ADC_ConfigChannel+0x21e>
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	2b12      	cmp	r3, #18
 800462c:	d10b      	bne.n	8004646 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 800462e:	4b26      	ldr	r3, [pc, #152]	; (80046c8 <HAL_ADC_ConfigChannel+0x2a0>)
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	4a25      	ldr	r2, [pc, #148]	; (80046c8 <HAL_ADC_ConfigChannel+0x2a0>)
 8004634:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004638:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800463a:	4b23      	ldr	r3, [pc, #140]	; (80046c8 <HAL_ADC_ConfigChannel+0x2a0>)
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	4a22      	ldr	r2, [pc, #136]	; (80046c8 <HAL_ADC_ConfigChannel+0x2a0>)
 8004640:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004644:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a1e      	ldr	r2, [pc, #120]	; (80046c4 <HAL_ADC_ConfigChannel+0x29c>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d12b      	bne.n	80046a8 <HAL_ADC_ConfigChannel+0x280>
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a1a      	ldr	r2, [pc, #104]	; (80046c0 <HAL_ADC_ConfigChannel+0x298>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d003      	beq.n	8004662 <HAL_ADC_ConfigChannel+0x23a>
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	2b11      	cmp	r3, #17
 8004660:	d122      	bne.n	80046a8 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8004662:	4b19      	ldr	r3, [pc, #100]	; (80046c8 <HAL_ADC_ConfigChannel+0x2a0>)
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	4a18      	ldr	r2, [pc, #96]	; (80046c8 <HAL_ADC_ConfigChannel+0x2a0>)
 8004668:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800466c:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800466e:	4b16      	ldr	r3, [pc, #88]	; (80046c8 <HAL_ADC_ConfigChannel+0x2a0>)
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	4a15      	ldr	r2, [pc, #84]	; (80046c8 <HAL_ADC_ConfigChannel+0x2a0>)
 8004674:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004678:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a10      	ldr	r2, [pc, #64]	; (80046c0 <HAL_ADC_ConfigChannel+0x298>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d111      	bne.n	80046a8 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8004684:	4b11      	ldr	r3, [pc, #68]	; (80046cc <HAL_ADC_ConfigChannel+0x2a4>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a11      	ldr	r2, [pc, #68]	; (80046d0 <HAL_ADC_ConfigChannel+0x2a8>)
 800468a:	fba2 2303 	umull	r2, r3, r2, r3
 800468e:	0c9a      	lsrs	r2, r3, #18
 8004690:	4613      	mov	r3, r2
 8004692:	009b      	lsls	r3, r3, #2
 8004694:	4413      	add	r3, r2
 8004696:	005b      	lsls	r3, r3, #1
 8004698:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800469a:	e002      	b.n	80046a2 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	3b01      	subs	r3, #1
 80046a0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d1f9      	bne.n	800469c <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2200      	movs	r2, #0
 80046ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80046b0:	2300      	movs	r3, #0
}
 80046b2:	4618      	mov	r0, r3
 80046b4:	3714      	adds	r7, #20
 80046b6:	46bd      	mov	sp, r7
 80046b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046bc:	4770      	bx	lr
 80046be:	bf00      	nop
 80046c0:	10000012 	.word	0x10000012
 80046c4:	40012000 	.word	0x40012000
 80046c8:	40012300 	.word	0x40012300
 80046cc:	20000108 	.word	0x20000108
 80046d0:	431bde83 	.word	0x431bde83

080046d4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80046d4:	b480      	push	{r7}
 80046d6:	b083      	sub	sp, #12
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80046dc:	4b78      	ldr	r3, [pc, #480]	; (80048c0 <ADC_Init+0x1ec>)
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	4a77      	ldr	r2, [pc, #476]	; (80048c0 <ADC_Init+0x1ec>)
 80046e2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80046e6:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80046e8:	4b75      	ldr	r3, [pc, #468]	; (80048c0 <ADC_Init+0x1ec>)
 80046ea:	685a      	ldr	r2, [r3, #4]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	4973      	ldr	r1, [pc, #460]	; (80048c0 <ADC_Init+0x1ec>)
 80046f2:	4313      	orrs	r3, r2
 80046f4:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	685a      	ldr	r2, [r3, #4]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004704:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	6859      	ldr	r1, [r3, #4]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	691b      	ldr	r3, [r3, #16]
 8004710:	021a      	lsls	r2, r3, #8
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	430a      	orrs	r2, r1
 8004718:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	685a      	ldr	r2, [r3, #4]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004728:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	6859      	ldr	r1, [r3, #4]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	689a      	ldr	r2, [r3, #8]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	430a      	orrs	r2, r1
 800473a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	689a      	ldr	r2, [r3, #8]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800474a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	6899      	ldr	r1, [r3, #8]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	68da      	ldr	r2, [r3, #12]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	430a      	orrs	r2, r1
 800475c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004762:	4a58      	ldr	r2, [pc, #352]	; (80048c4 <ADC_Init+0x1f0>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d022      	beq.n	80047ae <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	689a      	ldr	r2, [r3, #8]
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004776:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	6899      	ldr	r1, [r3, #8]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	430a      	orrs	r2, r1
 8004788:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	689a      	ldr	r2, [r3, #8]
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004798:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	6899      	ldr	r1, [r3, #8]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	430a      	orrs	r2, r1
 80047aa:	609a      	str	r2, [r3, #8]
 80047ac:	e00f      	b.n	80047ce <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	689a      	ldr	r2, [r3, #8]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80047bc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	689a      	ldr	r2, [r3, #8]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80047cc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	689a      	ldr	r2, [r3, #8]
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f022 0202 	bic.w	r2, r2, #2
 80047dc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	6899      	ldr	r1, [r3, #8]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	699b      	ldr	r3, [r3, #24]
 80047e8:	005a      	lsls	r2, r3, #1
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	430a      	orrs	r2, r1
 80047f0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d01b      	beq.n	8004834 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	685a      	ldr	r2, [r3, #4]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800480a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	685a      	ldr	r2, [r3, #4]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800481a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	6859      	ldr	r1, [r3, #4]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004826:	3b01      	subs	r3, #1
 8004828:	035a      	lsls	r2, r3, #13
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	430a      	orrs	r2, r1
 8004830:	605a      	str	r2, [r3, #4]
 8004832:	e007      	b.n	8004844 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	685a      	ldr	r2, [r3, #4]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004842:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004852:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	69db      	ldr	r3, [r3, #28]
 800485e:	3b01      	subs	r3, #1
 8004860:	051a      	lsls	r2, r3, #20
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	430a      	orrs	r2, r1
 8004868:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	689a      	ldr	r2, [r3, #8]
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004878:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	6899      	ldr	r1, [r3, #8]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004886:	025a      	lsls	r2, r3, #9
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	430a      	orrs	r2, r1
 800488e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	689a      	ldr	r2, [r3, #8]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800489e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	6899      	ldr	r1, [r3, #8]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	695b      	ldr	r3, [r3, #20]
 80048aa:	029a      	lsls	r2, r3, #10
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	430a      	orrs	r2, r1
 80048b2:	609a      	str	r2, [r3, #8]
}
 80048b4:	bf00      	nop
 80048b6:	370c      	adds	r7, #12
 80048b8:	46bd      	mov	sp, r7
 80048ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048be:	4770      	bx	lr
 80048c0:	40012300 	.word	0x40012300
 80048c4:	0f000001 	.word	0x0f000001

080048c8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80048c8:	b480      	push	{r7}
 80048ca:	b083      	sub	sp, #12
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80048d0:	bf00      	nop
 80048d2:	370c      	adds	r7, #12
 80048d4:	46bd      	mov	sp, r7
 80048d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048da:	4770      	bx	lr

080048dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80048dc:	b480      	push	{r7}
 80048de:	b085      	sub	sp, #20
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	f003 0307 	and.w	r3, r3, #7
 80048ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80048ec:	4b0b      	ldr	r3, [pc, #44]	; (800491c <__NVIC_SetPriorityGrouping+0x40>)
 80048ee:	68db      	ldr	r3, [r3, #12]
 80048f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80048f2:	68ba      	ldr	r2, [r7, #8]
 80048f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80048f8:	4013      	ands	r3, r2
 80048fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004900:	68bb      	ldr	r3, [r7, #8]
 8004902:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004904:	4b06      	ldr	r3, [pc, #24]	; (8004920 <__NVIC_SetPriorityGrouping+0x44>)
 8004906:	4313      	orrs	r3, r2
 8004908:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800490a:	4a04      	ldr	r2, [pc, #16]	; (800491c <__NVIC_SetPriorityGrouping+0x40>)
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	60d3      	str	r3, [r2, #12]
}
 8004910:	bf00      	nop
 8004912:	3714      	adds	r7, #20
 8004914:	46bd      	mov	sp, r7
 8004916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491a:	4770      	bx	lr
 800491c:	e000ed00 	.word	0xe000ed00
 8004920:	05fa0000 	.word	0x05fa0000

08004924 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004924:	b480      	push	{r7}
 8004926:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004928:	4b04      	ldr	r3, [pc, #16]	; (800493c <__NVIC_GetPriorityGrouping+0x18>)
 800492a:	68db      	ldr	r3, [r3, #12]
 800492c:	0a1b      	lsrs	r3, r3, #8
 800492e:	f003 0307 	and.w	r3, r3, #7
}
 8004932:	4618      	mov	r0, r3
 8004934:	46bd      	mov	sp, r7
 8004936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493a:	4770      	bx	lr
 800493c:	e000ed00 	.word	0xe000ed00

08004940 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004940:	b480      	push	{r7}
 8004942:	b083      	sub	sp, #12
 8004944:	af00      	add	r7, sp, #0
 8004946:	4603      	mov	r3, r0
 8004948:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800494a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800494e:	2b00      	cmp	r3, #0
 8004950:	db0b      	blt.n	800496a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004952:	79fb      	ldrb	r3, [r7, #7]
 8004954:	f003 021f 	and.w	r2, r3, #31
 8004958:	4907      	ldr	r1, [pc, #28]	; (8004978 <__NVIC_EnableIRQ+0x38>)
 800495a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800495e:	095b      	lsrs	r3, r3, #5
 8004960:	2001      	movs	r0, #1
 8004962:	fa00 f202 	lsl.w	r2, r0, r2
 8004966:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800496a:	bf00      	nop
 800496c:	370c      	adds	r7, #12
 800496e:	46bd      	mov	sp, r7
 8004970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004974:	4770      	bx	lr
 8004976:	bf00      	nop
 8004978:	e000e100 	.word	0xe000e100

0800497c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800497c:	b480      	push	{r7}
 800497e:	b083      	sub	sp, #12
 8004980:	af00      	add	r7, sp, #0
 8004982:	4603      	mov	r3, r0
 8004984:	6039      	str	r1, [r7, #0]
 8004986:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004988:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800498c:	2b00      	cmp	r3, #0
 800498e:	db0a      	blt.n	80049a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	b2da      	uxtb	r2, r3
 8004994:	490c      	ldr	r1, [pc, #48]	; (80049c8 <__NVIC_SetPriority+0x4c>)
 8004996:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800499a:	0112      	lsls	r2, r2, #4
 800499c:	b2d2      	uxtb	r2, r2
 800499e:	440b      	add	r3, r1
 80049a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80049a4:	e00a      	b.n	80049bc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	b2da      	uxtb	r2, r3
 80049aa:	4908      	ldr	r1, [pc, #32]	; (80049cc <__NVIC_SetPriority+0x50>)
 80049ac:	79fb      	ldrb	r3, [r7, #7]
 80049ae:	f003 030f 	and.w	r3, r3, #15
 80049b2:	3b04      	subs	r3, #4
 80049b4:	0112      	lsls	r2, r2, #4
 80049b6:	b2d2      	uxtb	r2, r2
 80049b8:	440b      	add	r3, r1
 80049ba:	761a      	strb	r2, [r3, #24]
}
 80049bc:	bf00      	nop
 80049be:	370c      	adds	r7, #12
 80049c0:	46bd      	mov	sp, r7
 80049c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c6:	4770      	bx	lr
 80049c8:	e000e100 	.word	0xe000e100
 80049cc:	e000ed00 	.word	0xe000ed00

080049d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80049d0:	b480      	push	{r7}
 80049d2:	b089      	sub	sp, #36	; 0x24
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	60f8      	str	r0, [r7, #12]
 80049d8:	60b9      	str	r1, [r7, #8]
 80049da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	f003 0307 	and.w	r3, r3, #7
 80049e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80049e4:	69fb      	ldr	r3, [r7, #28]
 80049e6:	f1c3 0307 	rsb	r3, r3, #7
 80049ea:	2b04      	cmp	r3, #4
 80049ec:	bf28      	it	cs
 80049ee:	2304      	movcs	r3, #4
 80049f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80049f2:	69fb      	ldr	r3, [r7, #28]
 80049f4:	3304      	adds	r3, #4
 80049f6:	2b06      	cmp	r3, #6
 80049f8:	d902      	bls.n	8004a00 <NVIC_EncodePriority+0x30>
 80049fa:	69fb      	ldr	r3, [r7, #28]
 80049fc:	3b03      	subs	r3, #3
 80049fe:	e000      	b.n	8004a02 <NVIC_EncodePriority+0x32>
 8004a00:	2300      	movs	r3, #0
 8004a02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a04:	f04f 32ff 	mov.w	r2, #4294967295
 8004a08:	69bb      	ldr	r3, [r7, #24]
 8004a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a0e:	43da      	mvns	r2, r3
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	401a      	ands	r2, r3
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004a18:	f04f 31ff 	mov.w	r1, #4294967295
 8004a1c:	697b      	ldr	r3, [r7, #20]
 8004a1e:	fa01 f303 	lsl.w	r3, r1, r3
 8004a22:	43d9      	mvns	r1, r3
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a28:	4313      	orrs	r3, r2
         );
}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3724      	adds	r7, #36	; 0x24
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a34:	4770      	bx	lr
	...

08004a38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b082      	sub	sp, #8
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	3b01      	subs	r3, #1
 8004a44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004a48:	d301      	bcc.n	8004a4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e00f      	b.n	8004a6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004a4e:	4a0a      	ldr	r2, [pc, #40]	; (8004a78 <SysTick_Config+0x40>)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	3b01      	subs	r3, #1
 8004a54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004a56:	210f      	movs	r1, #15
 8004a58:	f04f 30ff 	mov.w	r0, #4294967295
 8004a5c:	f7ff ff8e 	bl	800497c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004a60:	4b05      	ldr	r3, [pc, #20]	; (8004a78 <SysTick_Config+0x40>)
 8004a62:	2200      	movs	r2, #0
 8004a64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004a66:	4b04      	ldr	r3, [pc, #16]	; (8004a78 <SysTick_Config+0x40>)
 8004a68:	2207      	movs	r2, #7
 8004a6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004a6c:	2300      	movs	r3, #0
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3708      	adds	r7, #8
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}
 8004a76:	bf00      	nop
 8004a78:	e000e010 	.word	0xe000e010

08004a7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b082      	sub	sp, #8
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004a84:	6878      	ldr	r0, [r7, #4]
 8004a86:	f7ff ff29 	bl	80048dc <__NVIC_SetPriorityGrouping>
}
 8004a8a:	bf00      	nop
 8004a8c:	3708      	adds	r7, #8
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}

08004a92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004a92:	b580      	push	{r7, lr}
 8004a94:	b086      	sub	sp, #24
 8004a96:	af00      	add	r7, sp, #0
 8004a98:	4603      	mov	r3, r0
 8004a9a:	60b9      	str	r1, [r7, #8]
 8004a9c:	607a      	str	r2, [r7, #4]
 8004a9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004aa4:	f7ff ff3e 	bl	8004924 <__NVIC_GetPriorityGrouping>
 8004aa8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004aaa:	687a      	ldr	r2, [r7, #4]
 8004aac:	68b9      	ldr	r1, [r7, #8]
 8004aae:	6978      	ldr	r0, [r7, #20]
 8004ab0:	f7ff ff8e 	bl	80049d0 <NVIC_EncodePriority>
 8004ab4:	4602      	mov	r2, r0
 8004ab6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004aba:	4611      	mov	r1, r2
 8004abc:	4618      	mov	r0, r3
 8004abe:	f7ff ff5d 	bl	800497c <__NVIC_SetPriority>
}
 8004ac2:	bf00      	nop
 8004ac4:	3718      	adds	r7, #24
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	bd80      	pop	{r7, pc}

08004aca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004aca:	b580      	push	{r7, lr}
 8004acc:	b082      	sub	sp, #8
 8004ace:	af00      	add	r7, sp, #0
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004ad4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ad8:	4618      	mov	r0, r3
 8004ada:	f7ff ff31 	bl	8004940 <__NVIC_EnableIRQ>
}
 8004ade:	bf00      	nop
 8004ae0:	3708      	adds	r7, #8
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	bd80      	pop	{r7, pc}

08004ae6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004ae6:	b580      	push	{r7, lr}
 8004ae8:	b082      	sub	sp, #8
 8004aea:	af00      	add	r7, sp, #0
 8004aec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004aee:	6878      	ldr	r0, [r7, #4]
 8004af0:	f7ff ffa2 	bl	8004a38 <SysTick_Config>
 8004af4:	4603      	mov	r3, r0
}
 8004af6:	4618      	mov	r0, r3
 8004af8:	3708      	adds	r7, #8
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bd80      	pop	{r7, pc}

08004afe <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004afe:	b580      	push	{r7, lr}
 8004b00:	b082      	sub	sp, #8
 8004b02:	af00      	add	r7, sp, #0
 8004b04:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d101      	bne.n	8004b10 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	e014      	b.n	8004b3a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	791b      	ldrb	r3, [r3, #4]
 8004b14:	b2db      	uxtb	r3, r3
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d105      	bne.n	8004b26 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004b20:	6878      	ldr	r0, [r7, #4]
 8004b22:	f7fe f84d 	bl	8002bc0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2202      	movs	r2, #2
 8004b2a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2201      	movs	r2, #1
 8004b36:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004b38:	2300      	movs	r3, #0
}
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	3708      	adds	r7, #8
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}

08004b42 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8004b42:	b480      	push	{r7}
 8004b44:	b083      	sub	sp, #12
 8004b46:	af00      	add	r7, sp, #0
 8004b48:	6078      	str	r0, [r7, #4]
 8004b4a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	795b      	ldrb	r3, [r3, #5]
 8004b50:	2b01      	cmp	r3, #1
 8004b52:	d101      	bne.n	8004b58 <HAL_DAC_Start+0x16>
 8004b54:	2302      	movs	r3, #2
 8004b56:	e040      	b.n	8004bda <HAL_DAC_Start+0x98>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2201      	movs	r2, #1
 8004b5c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2202      	movs	r2, #2
 8004b62:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	6819      	ldr	r1, [r3, #0]
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	f003 0310 	and.w	r3, r3, #16
 8004b70:	2201      	movs	r2, #1
 8004b72:	409a      	lsls	r2, r3
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	430a      	orrs	r2, r1
 8004b7a:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d10f      	bne.n	8004ba2 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8004b8c:	2b3c      	cmp	r3, #60	; 0x3c
 8004b8e:	d11d      	bne.n	8004bcc <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	685a      	ldr	r2, [r3, #4]
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f042 0201 	orr.w	r2, r2, #1
 8004b9e:	605a      	str	r2, [r3, #4]
 8004ba0:	e014      	b.n	8004bcc <HAL_DAC_Start+0x8a>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	f003 0310 	and.w	r3, r3, #16
 8004bb2:	213c      	movs	r1, #60	; 0x3c
 8004bb4:	fa01 f303 	lsl.w	r3, r1, r3
 8004bb8:	429a      	cmp	r2, r3
 8004bba:	d107      	bne.n	8004bcc <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	685a      	ldr	r2, [r3, #4]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f042 0202 	orr.w	r2, r2, #2
 8004bca:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2201      	movs	r2, #1
 8004bd0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004bd8:	2300      	movs	r3, #0
}
 8004bda:	4618      	mov	r0, r3
 8004bdc:	370c      	adds	r7, #12
 8004bde:	46bd      	mov	sp, r7
 8004be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be4:	4770      	bx	lr

08004be6 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8004be6:	b480      	push	{r7}
 8004be8:	b087      	sub	sp, #28
 8004bea:	af00      	add	r7, sp, #0
 8004bec:	60f8      	str	r0, [r7, #12]
 8004bee:	60b9      	str	r1, [r7, #8]
 8004bf0:	607a      	str	r2, [r7, #4]
 8004bf2:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d105      	bne.n	8004c10 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8004c04:	697a      	ldr	r2, [r7, #20]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	4413      	add	r3, r2
 8004c0a:	3308      	adds	r3, #8
 8004c0c:	617b      	str	r3, [r7, #20]
 8004c0e:	e004      	b.n	8004c1a <HAL_DAC_SetValue+0x34>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8004c10:	697a      	ldr	r2, [r7, #20]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	4413      	add	r3, r2
 8004c16:	3314      	adds	r3, #20
 8004c18:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8004c1a:	697b      	ldr	r3, [r7, #20]
 8004c1c:	461a      	mov	r2, r3
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8004c22:	2300      	movs	r3, #0
}
 8004c24:	4618      	mov	r0, r3
 8004c26:	371c      	adds	r7, #28
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2e:	4770      	bx	lr

08004c30 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004c30:	b480      	push	{r7}
 8004c32:	b087      	sub	sp, #28
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	60f8      	str	r0, [r7, #12]
 8004c38:	60b9      	str	r1, [r7, #8]
 8004c3a:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	795b      	ldrb	r3, [r3, #5]
 8004c40:	2b01      	cmp	r3, #1
 8004c42:	d101      	bne.n	8004c48 <HAL_DAC_ConfigChannel+0x18>
 8004c44:	2302      	movs	r3, #2
 8004c46:	e03c      	b.n	8004cc2 <HAL_DAC_ConfigChannel+0x92>
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2202      	movs	r2, #2
 8004c52:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	f003 0310 	and.w	r3, r3, #16
 8004c62:	f640 72fe 	movw	r2, #4094	; 0xffe
 8004c66:	fa02 f303 	lsl.w	r3, r2, r3
 8004c6a:	43db      	mvns	r3, r3
 8004c6c:	697a      	ldr	r2, [r7, #20]
 8004c6e:	4013      	ands	r3, r2
 8004c70:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8004c72:	68bb      	ldr	r3, [r7, #8]
 8004c74:	681a      	ldr	r2, [r3, #0]
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	f003 0310 	and.w	r3, r3, #16
 8004c84:	693a      	ldr	r2, [r7, #16]
 8004c86:	fa02 f303 	lsl.w	r3, r2, r3
 8004c8a:	697a      	ldr	r2, [r7, #20]
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	697a      	ldr	r2, [r7, #20]
 8004c96:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	6819      	ldr	r1, [r3, #0]
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	f003 0310 	and.w	r3, r3, #16
 8004ca4:	22c0      	movs	r2, #192	; 0xc0
 8004ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8004caa:	43da      	mvns	r2, r3
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	400a      	ands	r2, r1
 8004cb2:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004cc0:	2300      	movs	r3, #0
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	371c      	adds	r7, #28
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ccc:	4770      	bx	lr

08004cce <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004cce:	b580      	push	{r7, lr}
 8004cd0:	b084      	sub	sp, #16
 8004cd2:	af00      	add	r7, sp, #0
 8004cd4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cda:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004cdc:	f7ff f8e8 	bl	8003eb0 <HAL_GetTick>
 8004ce0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004ce8:	b2db      	uxtb	r3, r3
 8004cea:	2b02      	cmp	r3, #2
 8004cec:	d008      	beq.n	8004d00 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2280      	movs	r2, #128	; 0x80
 8004cf2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	e052      	b.n	8004da6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	681a      	ldr	r2, [r3, #0]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f022 0216 	bic.w	r2, r2, #22
 8004d0e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	695a      	ldr	r2, [r3, #20]
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d1e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d103      	bne.n	8004d30 <HAL_DMA_Abort+0x62>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d007      	beq.n	8004d40 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	681a      	ldr	r2, [r3, #0]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f022 0208 	bic.w	r2, r2, #8
 8004d3e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	681a      	ldr	r2, [r3, #0]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f022 0201 	bic.w	r2, r2, #1
 8004d4e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004d50:	e013      	b.n	8004d7a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004d52:	f7ff f8ad 	bl	8003eb0 <HAL_GetTick>
 8004d56:	4602      	mov	r2, r0
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	1ad3      	subs	r3, r2, r3
 8004d5c:	2b05      	cmp	r3, #5
 8004d5e:	d90c      	bls.n	8004d7a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2220      	movs	r2, #32
 8004d64:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2203      	movs	r2, #3
 8004d6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2200      	movs	r2, #0
 8004d72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8004d76:	2303      	movs	r3, #3
 8004d78:	e015      	b.n	8004da6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f003 0301 	and.w	r3, r3, #1
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d1e4      	bne.n	8004d52 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d8c:	223f      	movs	r2, #63	; 0x3f
 8004d8e:	409a      	lsls	r2, r3
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2201      	movs	r2, #1
 8004d98:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8004da4:	2300      	movs	r3, #0
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	3710      	adds	r7, #16
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}

08004dae <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004dae:	b480      	push	{r7}
 8004db0:	b083      	sub	sp, #12
 8004db2:	af00      	add	r7, sp, #0
 8004db4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004dbc:	b2db      	uxtb	r3, r3
 8004dbe:	2b02      	cmp	r3, #2
 8004dc0:	d004      	beq.n	8004dcc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2280      	movs	r2, #128	; 0x80
 8004dc6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004dc8:	2301      	movs	r3, #1
 8004dca:	e00c      	b.n	8004de6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2205      	movs	r2, #5
 8004dd0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f022 0201 	bic.w	r2, r2, #1
 8004de2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004de4:	2300      	movs	r3, #0
}
 8004de6:	4618      	mov	r0, r3
 8004de8:	370c      	adds	r7, #12
 8004dea:	46bd      	mov	sp, r7
 8004dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df0:	4770      	bx	lr
	...

08004df4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004df4:	b480      	push	{r7}
 8004df6:	b089      	sub	sp, #36	; 0x24
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
 8004dfc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004dfe:	2300      	movs	r3, #0
 8004e00:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004e02:	2300      	movs	r3, #0
 8004e04:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004e06:	2300      	movs	r3, #0
 8004e08:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8004e0e:	2300      	movs	r3, #0
 8004e10:	61fb      	str	r3, [r7, #28]
 8004e12:	e175      	b.n	8005100 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004e14:	2201      	movs	r2, #1
 8004e16:	69fb      	ldr	r3, [r7, #28]
 8004e18:	fa02 f303 	lsl.w	r3, r2, r3
 8004e1c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	697a      	ldr	r2, [r7, #20]
 8004e24:	4013      	ands	r3, r2
 8004e26:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004e28:	693a      	ldr	r2, [r7, #16]
 8004e2a:	697b      	ldr	r3, [r7, #20]
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	f040 8164 	bne.w	80050fa <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	f003 0303 	and.w	r3, r3, #3
 8004e3a:	2b01      	cmp	r3, #1
 8004e3c:	d005      	beq.n	8004e4a <HAL_GPIO_Init+0x56>
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	f003 0303 	and.w	r3, r3, #3
 8004e46:	2b02      	cmp	r3, #2
 8004e48:	d130      	bne.n	8004eac <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004e50:	69fb      	ldr	r3, [r7, #28]
 8004e52:	005b      	lsls	r3, r3, #1
 8004e54:	2203      	movs	r2, #3
 8004e56:	fa02 f303 	lsl.w	r3, r2, r3
 8004e5a:	43db      	mvns	r3, r3
 8004e5c:	69ba      	ldr	r2, [r7, #24]
 8004e5e:	4013      	ands	r3, r2
 8004e60:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	68da      	ldr	r2, [r3, #12]
 8004e66:	69fb      	ldr	r3, [r7, #28]
 8004e68:	005b      	lsls	r3, r3, #1
 8004e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e6e:	69ba      	ldr	r2, [r7, #24]
 8004e70:	4313      	orrs	r3, r2
 8004e72:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	69ba      	ldr	r2, [r7, #24]
 8004e78:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004e80:	2201      	movs	r2, #1
 8004e82:	69fb      	ldr	r3, [r7, #28]
 8004e84:	fa02 f303 	lsl.w	r3, r2, r3
 8004e88:	43db      	mvns	r3, r3
 8004e8a:	69ba      	ldr	r2, [r7, #24]
 8004e8c:	4013      	ands	r3, r2
 8004e8e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	685b      	ldr	r3, [r3, #4]
 8004e94:	091b      	lsrs	r3, r3, #4
 8004e96:	f003 0201 	and.w	r2, r3, #1
 8004e9a:	69fb      	ldr	r3, [r7, #28]
 8004e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8004ea0:	69ba      	ldr	r2, [r7, #24]
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	69ba      	ldr	r2, [r7, #24]
 8004eaa:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	685b      	ldr	r3, [r3, #4]
 8004eb0:	f003 0303 	and.w	r3, r3, #3
 8004eb4:	2b03      	cmp	r3, #3
 8004eb6:	d017      	beq.n	8004ee8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	68db      	ldr	r3, [r3, #12]
 8004ebc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004ebe:	69fb      	ldr	r3, [r7, #28]
 8004ec0:	005b      	lsls	r3, r3, #1
 8004ec2:	2203      	movs	r2, #3
 8004ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ec8:	43db      	mvns	r3, r3
 8004eca:	69ba      	ldr	r2, [r7, #24]
 8004ecc:	4013      	ands	r3, r2
 8004ece:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	689a      	ldr	r2, [r3, #8]
 8004ed4:	69fb      	ldr	r3, [r7, #28]
 8004ed6:	005b      	lsls	r3, r3, #1
 8004ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8004edc:	69ba      	ldr	r2, [r7, #24]
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	69ba      	ldr	r2, [r7, #24]
 8004ee6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	f003 0303 	and.w	r3, r3, #3
 8004ef0:	2b02      	cmp	r3, #2
 8004ef2:	d123      	bne.n	8004f3c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004ef4:	69fb      	ldr	r3, [r7, #28]
 8004ef6:	08da      	lsrs	r2, r3, #3
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	3208      	adds	r2, #8
 8004efc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004f02:	69fb      	ldr	r3, [r7, #28]
 8004f04:	f003 0307 	and.w	r3, r3, #7
 8004f08:	009b      	lsls	r3, r3, #2
 8004f0a:	220f      	movs	r2, #15
 8004f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f10:	43db      	mvns	r3, r3
 8004f12:	69ba      	ldr	r2, [r7, #24]
 8004f14:	4013      	ands	r3, r2
 8004f16:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	691a      	ldr	r2, [r3, #16]
 8004f1c:	69fb      	ldr	r3, [r7, #28]
 8004f1e:	f003 0307 	and.w	r3, r3, #7
 8004f22:	009b      	lsls	r3, r3, #2
 8004f24:	fa02 f303 	lsl.w	r3, r2, r3
 8004f28:	69ba      	ldr	r2, [r7, #24]
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004f2e:	69fb      	ldr	r3, [r7, #28]
 8004f30:	08da      	lsrs	r2, r3, #3
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	3208      	adds	r2, #8
 8004f36:	69b9      	ldr	r1, [r7, #24]
 8004f38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004f42:	69fb      	ldr	r3, [r7, #28]
 8004f44:	005b      	lsls	r3, r3, #1
 8004f46:	2203      	movs	r2, #3
 8004f48:	fa02 f303 	lsl.w	r3, r2, r3
 8004f4c:	43db      	mvns	r3, r3
 8004f4e:	69ba      	ldr	r2, [r7, #24]
 8004f50:	4013      	ands	r3, r2
 8004f52:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	685b      	ldr	r3, [r3, #4]
 8004f58:	f003 0203 	and.w	r2, r3, #3
 8004f5c:	69fb      	ldr	r3, [r7, #28]
 8004f5e:	005b      	lsls	r3, r3, #1
 8004f60:	fa02 f303 	lsl.w	r3, r2, r3
 8004f64:	69ba      	ldr	r2, [r7, #24]
 8004f66:	4313      	orrs	r3, r2
 8004f68:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	69ba      	ldr	r2, [r7, #24]
 8004f6e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	f000 80be 	beq.w	80050fa <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f7e:	4b66      	ldr	r3, [pc, #408]	; (8005118 <HAL_GPIO_Init+0x324>)
 8004f80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f82:	4a65      	ldr	r2, [pc, #404]	; (8005118 <HAL_GPIO_Init+0x324>)
 8004f84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f88:	6453      	str	r3, [r2, #68]	; 0x44
 8004f8a:	4b63      	ldr	r3, [pc, #396]	; (8005118 <HAL_GPIO_Init+0x324>)
 8004f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f92:	60fb      	str	r3, [r7, #12]
 8004f94:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004f96:	4a61      	ldr	r2, [pc, #388]	; (800511c <HAL_GPIO_Init+0x328>)
 8004f98:	69fb      	ldr	r3, [r7, #28]
 8004f9a:	089b      	lsrs	r3, r3, #2
 8004f9c:	3302      	adds	r3, #2
 8004f9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004fa4:	69fb      	ldr	r3, [r7, #28]
 8004fa6:	f003 0303 	and.w	r3, r3, #3
 8004faa:	009b      	lsls	r3, r3, #2
 8004fac:	220f      	movs	r2, #15
 8004fae:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb2:	43db      	mvns	r3, r3
 8004fb4:	69ba      	ldr	r2, [r7, #24]
 8004fb6:	4013      	ands	r3, r2
 8004fb8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	4a58      	ldr	r2, [pc, #352]	; (8005120 <HAL_GPIO_Init+0x32c>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d037      	beq.n	8005032 <HAL_GPIO_Init+0x23e>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	4a57      	ldr	r2, [pc, #348]	; (8005124 <HAL_GPIO_Init+0x330>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d031      	beq.n	800502e <HAL_GPIO_Init+0x23a>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	4a56      	ldr	r2, [pc, #344]	; (8005128 <HAL_GPIO_Init+0x334>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d02b      	beq.n	800502a <HAL_GPIO_Init+0x236>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	4a55      	ldr	r2, [pc, #340]	; (800512c <HAL_GPIO_Init+0x338>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d025      	beq.n	8005026 <HAL_GPIO_Init+0x232>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	4a54      	ldr	r2, [pc, #336]	; (8005130 <HAL_GPIO_Init+0x33c>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d01f      	beq.n	8005022 <HAL_GPIO_Init+0x22e>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	4a53      	ldr	r2, [pc, #332]	; (8005134 <HAL_GPIO_Init+0x340>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d019      	beq.n	800501e <HAL_GPIO_Init+0x22a>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	4a52      	ldr	r2, [pc, #328]	; (8005138 <HAL_GPIO_Init+0x344>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d013      	beq.n	800501a <HAL_GPIO_Init+0x226>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	4a51      	ldr	r2, [pc, #324]	; (800513c <HAL_GPIO_Init+0x348>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d00d      	beq.n	8005016 <HAL_GPIO_Init+0x222>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	4a50      	ldr	r2, [pc, #320]	; (8005140 <HAL_GPIO_Init+0x34c>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d007      	beq.n	8005012 <HAL_GPIO_Init+0x21e>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	4a4f      	ldr	r2, [pc, #316]	; (8005144 <HAL_GPIO_Init+0x350>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d101      	bne.n	800500e <HAL_GPIO_Init+0x21a>
 800500a:	2309      	movs	r3, #9
 800500c:	e012      	b.n	8005034 <HAL_GPIO_Init+0x240>
 800500e:	230a      	movs	r3, #10
 8005010:	e010      	b.n	8005034 <HAL_GPIO_Init+0x240>
 8005012:	2308      	movs	r3, #8
 8005014:	e00e      	b.n	8005034 <HAL_GPIO_Init+0x240>
 8005016:	2307      	movs	r3, #7
 8005018:	e00c      	b.n	8005034 <HAL_GPIO_Init+0x240>
 800501a:	2306      	movs	r3, #6
 800501c:	e00a      	b.n	8005034 <HAL_GPIO_Init+0x240>
 800501e:	2305      	movs	r3, #5
 8005020:	e008      	b.n	8005034 <HAL_GPIO_Init+0x240>
 8005022:	2304      	movs	r3, #4
 8005024:	e006      	b.n	8005034 <HAL_GPIO_Init+0x240>
 8005026:	2303      	movs	r3, #3
 8005028:	e004      	b.n	8005034 <HAL_GPIO_Init+0x240>
 800502a:	2302      	movs	r3, #2
 800502c:	e002      	b.n	8005034 <HAL_GPIO_Init+0x240>
 800502e:	2301      	movs	r3, #1
 8005030:	e000      	b.n	8005034 <HAL_GPIO_Init+0x240>
 8005032:	2300      	movs	r3, #0
 8005034:	69fa      	ldr	r2, [r7, #28]
 8005036:	f002 0203 	and.w	r2, r2, #3
 800503a:	0092      	lsls	r2, r2, #2
 800503c:	4093      	lsls	r3, r2
 800503e:	69ba      	ldr	r2, [r7, #24]
 8005040:	4313      	orrs	r3, r2
 8005042:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005044:	4935      	ldr	r1, [pc, #212]	; (800511c <HAL_GPIO_Init+0x328>)
 8005046:	69fb      	ldr	r3, [r7, #28]
 8005048:	089b      	lsrs	r3, r3, #2
 800504a:	3302      	adds	r3, #2
 800504c:	69ba      	ldr	r2, [r7, #24]
 800504e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005052:	4b3d      	ldr	r3, [pc, #244]	; (8005148 <HAL_GPIO_Init+0x354>)
 8005054:	689b      	ldr	r3, [r3, #8]
 8005056:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005058:	693b      	ldr	r3, [r7, #16]
 800505a:	43db      	mvns	r3, r3
 800505c:	69ba      	ldr	r2, [r7, #24]
 800505e:	4013      	ands	r3, r2
 8005060:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800506a:	2b00      	cmp	r3, #0
 800506c:	d003      	beq.n	8005076 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800506e:	69ba      	ldr	r2, [r7, #24]
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	4313      	orrs	r3, r2
 8005074:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005076:	4a34      	ldr	r2, [pc, #208]	; (8005148 <HAL_GPIO_Init+0x354>)
 8005078:	69bb      	ldr	r3, [r7, #24]
 800507a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800507c:	4b32      	ldr	r3, [pc, #200]	; (8005148 <HAL_GPIO_Init+0x354>)
 800507e:	68db      	ldr	r3, [r3, #12]
 8005080:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	43db      	mvns	r3, r3
 8005086:	69ba      	ldr	r2, [r7, #24]
 8005088:	4013      	ands	r3, r2
 800508a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005094:	2b00      	cmp	r3, #0
 8005096:	d003      	beq.n	80050a0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005098:	69ba      	ldr	r2, [r7, #24]
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	4313      	orrs	r3, r2
 800509e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80050a0:	4a29      	ldr	r2, [pc, #164]	; (8005148 <HAL_GPIO_Init+0x354>)
 80050a2:	69bb      	ldr	r3, [r7, #24]
 80050a4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80050a6:	4b28      	ldr	r3, [pc, #160]	; (8005148 <HAL_GPIO_Init+0x354>)
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	43db      	mvns	r3, r3
 80050b0:	69ba      	ldr	r2, [r7, #24]
 80050b2:	4013      	ands	r3, r2
 80050b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d003      	beq.n	80050ca <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80050c2:	69ba      	ldr	r2, [r7, #24]
 80050c4:	693b      	ldr	r3, [r7, #16]
 80050c6:	4313      	orrs	r3, r2
 80050c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80050ca:	4a1f      	ldr	r2, [pc, #124]	; (8005148 <HAL_GPIO_Init+0x354>)
 80050cc:	69bb      	ldr	r3, [r7, #24]
 80050ce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80050d0:	4b1d      	ldr	r3, [pc, #116]	; (8005148 <HAL_GPIO_Init+0x354>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	43db      	mvns	r3, r3
 80050da:	69ba      	ldr	r2, [r7, #24]
 80050dc:	4013      	ands	r3, r2
 80050de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d003      	beq.n	80050f4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80050ec:	69ba      	ldr	r2, [r7, #24]
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	4313      	orrs	r3, r2
 80050f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80050f4:	4a14      	ldr	r2, [pc, #80]	; (8005148 <HAL_GPIO_Init+0x354>)
 80050f6:	69bb      	ldr	r3, [r7, #24]
 80050f8:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80050fa:	69fb      	ldr	r3, [r7, #28]
 80050fc:	3301      	adds	r3, #1
 80050fe:	61fb      	str	r3, [r7, #28]
 8005100:	69fb      	ldr	r3, [r7, #28]
 8005102:	2b0f      	cmp	r3, #15
 8005104:	f67f ae86 	bls.w	8004e14 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005108:	bf00      	nop
 800510a:	bf00      	nop
 800510c:	3724      	adds	r7, #36	; 0x24
 800510e:	46bd      	mov	sp, r7
 8005110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005114:	4770      	bx	lr
 8005116:	bf00      	nop
 8005118:	40023800 	.word	0x40023800
 800511c:	40013800 	.word	0x40013800
 8005120:	40020000 	.word	0x40020000
 8005124:	40020400 	.word	0x40020400
 8005128:	40020800 	.word	0x40020800
 800512c:	40020c00 	.word	0x40020c00
 8005130:	40021000 	.word	0x40021000
 8005134:	40021400 	.word	0x40021400
 8005138:	40021800 	.word	0x40021800
 800513c:	40021c00 	.word	0x40021c00
 8005140:	40022000 	.word	0x40022000
 8005144:	40022400 	.word	0x40022400
 8005148:	40013c00 	.word	0x40013c00

0800514c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800514c:	b480      	push	{r7}
 800514e:	b085      	sub	sp, #20
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
 8005154:	460b      	mov	r3, r1
 8005156:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	691a      	ldr	r2, [r3, #16]
 800515c:	887b      	ldrh	r3, [r7, #2]
 800515e:	4013      	ands	r3, r2
 8005160:	2b00      	cmp	r3, #0
 8005162:	d002      	beq.n	800516a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005164:	2301      	movs	r3, #1
 8005166:	73fb      	strb	r3, [r7, #15]
 8005168:	e001      	b.n	800516e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800516a:	2300      	movs	r3, #0
 800516c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800516e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005170:	4618      	mov	r0, r3
 8005172:	3714      	adds	r7, #20
 8005174:	46bd      	mov	sp, r7
 8005176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517a:	4770      	bx	lr

0800517c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800517c:	b480      	push	{r7}
 800517e:	b083      	sub	sp, #12
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
 8005184:	460b      	mov	r3, r1
 8005186:	807b      	strh	r3, [r7, #2]
 8005188:	4613      	mov	r3, r2
 800518a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800518c:	787b      	ldrb	r3, [r7, #1]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d003      	beq.n	800519a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005192:	887a      	ldrh	r2, [r7, #2]
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005198:	e003      	b.n	80051a2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800519a:	887b      	ldrh	r3, [r7, #2]
 800519c:	041a      	lsls	r2, r3, #16
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	619a      	str	r2, [r3, #24]
}
 80051a2:	bf00      	nop
 80051a4:	370c      	adds	r7, #12
 80051a6:	46bd      	mov	sp, r7
 80051a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ac:	4770      	bx	lr

080051ae <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80051ae:	b480      	push	{r7}
 80051b0:	b085      	sub	sp, #20
 80051b2:	af00      	add	r7, sp, #0
 80051b4:	6078      	str	r0, [r7, #4]
 80051b6:	460b      	mov	r3, r1
 80051b8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	695b      	ldr	r3, [r3, #20]
 80051be:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80051c0:	887a      	ldrh	r2, [r7, #2]
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	4013      	ands	r3, r2
 80051c6:	041a      	lsls	r2, r3, #16
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	43d9      	mvns	r1, r3
 80051cc:	887b      	ldrh	r3, [r7, #2]
 80051ce:	400b      	ands	r3, r1
 80051d0:	431a      	orrs	r2, r3
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	619a      	str	r2, [r3, #24]
}
 80051d6:	bf00      	nop
 80051d8:	3714      	adds	r7, #20
 80051da:	46bd      	mov	sp, r7
 80051dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e0:	4770      	bx	lr
	...

080051e4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b082      	sub	sp, #8
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	4603      	mov	r3, r0
 80051ec:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80051ee:	4b08      	ldr	r3, [pc, #32]	; (8005210 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80051f0:	695a      	ldr	r2, [r3, #20]
 80051f2:	88fb      	ldrh	r3, [r7, #6]
 80051f4:	4013      	ands	r3, r2
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d006      	beq.n	8005208 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80051fa:	4a05      	ldr	r2, [pc, #20]	; (8005210 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80051fc:	88fb      	ldrh	r3, [r7, #6]
 80051fe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005200:	88fb      	ldrh	r3, [r7, #6]
 8005202:	4618      	mov	r0, r3
 8005204:	f7fd fe06 	bl	8002e14 <HAL_GPIO_EXTI_Callback>
  }
}
 8005208:	bf00      	nop
 800520a:	3708      	adds	r7, #8
 800520c:	46bd      	mov	sp, r7
 800520e:	bd80      	pop	{r7, pc}
 8005210:	40013c00 	.word	0x40013c00

08005214 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b082      	sub	sp, #8
 8005218:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800521a:	2300      	movs	r3, #0
 800521c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800521e:	4b23      	ldr	r3, [pc, #140]	; (80052ac <HAL_PWREx_EnableOverDrive+0x98>)
 8005220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005222:	4a22      	ldr	r2, [pc, #136]	; (80052ac <HAL_PWREx_EnableOverDrive+0x98>)
 8005224:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005228:	6413      	str	r3, [r2, #64]	; 0x40
 800522a:	4b20      	ldr	r3, [pc, #128]	; (80052ac <HAL_PWREx_EnableOverDrive+0x98>)
 800522c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800522e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005232:	603b      	str	r3, [r7, #0]
 8005234:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8005236:	4b1e      	ldr	r3, [pc, #120]	; (80052b0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4a1d      	ldr	r2, [pc, #116]	; (80052b0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800523c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005240:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005242:	f7fe fe35 	bl	8003eb0 <HAL_GetTick>
 8005246:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005248:	e009      	b.n	800525e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800524a:	f7fe fe31 	bl	8003eb0 <HAL_GetTick>
 800524e:	4602      	mov	r2, r0
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	1ad3      	subs	r3, r2, r3
 8005254:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005258:	d901      	bls.n	800525e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800525a:	2303      	movs	r3, #3
 800525c:	e022      	b.n	80052a4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800525e:	4b14      	ldr	r3, [pc, #80]	; (80052b0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005266:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800526a:	d1ee      	bne.n	800524a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800526c:	4b10      	ldr	r3, [pc, #64]	; (80052b0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	4a0f      	ldr	r2, [pc, #60]	; (80052b0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005272:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005276:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005278:	f7fe fe1a 	bl	8003eb0 <HAL_GetTick>
 800527c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800527e:	e009      	b.n	8005294 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005280:	f7fe fe16 	bl	8003eb0 <HAL_GetTick>
 8005284:	4602      	mov	r2, r0
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	1ad3      	subs	r3, r2, r3
 800528a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800528e:	d901      	bls.n	8005294 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8005290:	2303      	movs	r3, #3
 8005292:	e007      	b.n	80052a4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005294:	4b06      	ldr	r3, [pc, #24]	; (80052b0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800529c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80052a0:	d1ee      	bne.n	8005280 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80052a2:	2300      	movs	r3, #0
}
 80052a4:	4618      	mov	r0, r3
 80052a6:	3708      	adds	r7, #8
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bd80      	pop	{r7, pc}
 80052ac:	40023800 	.word	0x40023800
 80052b0:	40007000 	.word	0x40007000

080052b4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b086      	sub	sp, #24
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80052bc:	2300      	movs	r3, #0
 80052be:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d101      	bne.n	80052ca <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80052c6:	2301      	movs	r3, #1
 80052c8:	e29b      	b.n	8005802 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f003 0301 	and.w	r3, r3, #1
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	f000 8087 	beq.w	80053e6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80052d8:	4b96      	ldr	r3, [pc, #600]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 80052da:	689b      	ldr	r3, [r3, #8]
 80052dc:	f003 030c 	and.w	r3, r3, #12
 80052e0:	2b04      	cmp	r3, #4
 80052e2:	d00c      	beq.n	80052fe <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80052e4:	4b93      	ldr	r3, [pc, #588]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	f003 030c 	and.w	r3, r3, #12
 80052ec:	2b08      	cmp	r3, #8
 80052ee:	d112      	bne.n	8005316 <HAL_RCC_OscConfig+0x62>
 80052f0:	4b90      	ldr	r3, [pc, #576]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052f8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80052fc:	d10b      	bne.n	8005316 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052fe:	4b8d      	ldr	r3, [pc, #564]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005306:	2b00      	cmp	r3, #0
 8005308:	d06c      	beq.n	80053e4 <HAL_RCC_OscConfig+0x130>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d168      	bne.n	80053e4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005312:	2301      	movs	r3, #1
 8005314:	e275      	b.n	8005802 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800531e:	d106      	bne.n	800532e <HAL_RCC_OscConfig+0x7a>
 8005320:	4b84      	ldr	r3, [pc, #528]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	4a83      	ldr	r2, [pc, #524]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 8005326:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800532a:	6013      	str	r3, [r2, #0]
 800532c:	e02e      	b.n	800538c <HAL_RCC_OscConfig+0xd8>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d10c      	bne.n	8005350 <HAL_RCC_OscConfig+0x9c>
 8005336:	4b7f      	ldr	r3, [pc, #508]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4a7e      	ldr	r2, [pc, #504]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 800533c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005340:	6013      	str	r3, [r2, #0]
 8005342:	4b7c      	ldr	r3, [pc, #496]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	4a7b      	ldr	r2, [pc, #492]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 8005348:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800534c:	6013      	str	r3, [r2, #0]
 800534e:	e01d      	b.n	800538c <HAL_RCC_OscConfig+0xd8>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005358:	d10c      	bne.n	8005374 <HAL_RCC_OscConfig+0xc0>
 800535a:	4b76      	ldr	r3, [pc, #472]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a75      	ldr	r2, [pc, #468]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 8005360:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005364:	6013      	str	r3, [r2, #0]
 8005366:	4b73      	ldr	r3, [pc, #460]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	4a72      	ldr	r2, [pc, #456]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 800536c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005370:	6013      	str	r3, [r2, #0]
 8005372:	e00b      	b.n	800538c <HAL_RCC_OscConfig+0xd8>
 8005374:	4b6f      	ldr	r3, [pc, #444]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	4a6e      	ldr	r2, [pc, #440]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 800537a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800537e:	6013      	str	r3, [r2, #0]
 8005380:	4b6c      	ldr	r3, [pc, #432]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4a6b      	ldr	r2, [pc, #428]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 8005386:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800538a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	2b00      	cmp	r3, #0
 8005392:	d013      	beq.n	80053bc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005394:	f7fe fd8c 	bl	8003eb0 <HAL_GetTick>
 8005398:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800539a:	e008      	b.n	80053ae <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800539c:	f7fe fd88 	bl	8003eb0 <HAL_GetTick>
 80053a0:	4602      	mov	r2, r0
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	1ad3      	subs	r3, r2, r3
 80053a6:	2b64      	cmp	r3, #100	; 0x64
 80053a8:	d901      	bls.n	80053ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80053aa:	2303      	movs	r3, #3
 80053ac:	e229      	b.n	8005802 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053ae:	4b61      	ldr	r3, [pc, #388]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d0f0      	beq.n	800539c <HAL_RCC_OscConfig+0xe8>
 80053ba:	e014      	b.n	80053e6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053bc:	f7fe fd78 	bl	8003eb0 <HAL_GetTick>
 80053c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80053c2:	e008      	b.n	80053d6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80053c4:	f7fe fd74 	bl	8003eb0 <HAL_GetTick>
 80053c8:	4602      	mov	r2, r0
 80053ca:	693b      	ldr	r3, [r7, #16]
 80053cc:	1ad3      	subs	r3, r2, r3
 80053ce:	2b64      	cmp	r3, #100	; 0x64
 80053d0:	d901      	bls.n	80053d6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80053d2:	2303      	movs	r3, #3
 80053d4:	e215      	b.n	8005802 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80053d6:	4b57      	ldr	r3, [pc, #348]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d1f0      	bne.n	80053c4 <HAL_RCC_OscConfig+0x110>
 80053e2:	e000      	b.n	80053e6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f003 0302 	and.w	r3, r3, #2
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d069      	beq.n	80054c6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80053f2:	4b50      	ldr	r3, [pc, #320]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 80053f4:	689b      	ldr	r3, [r3, #8]
 80053f6:	f003 030c 	and.w	r3, r3, #12
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d00b      	beq.n	8005416 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80053fe:	4b4d      	ldr	r3, [pc, #308]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 8005400:	689b      	ldr	r3, [r3, #8]
 8005402:	f003 030c 	and.w	r3, r3, #12
 8005406:	2b08      	cmp	r3, #8
 8005408:	d11c      	bne.n	8005444 <HAL_RCC_OscConfig+0x190>
 800540a:	4b4a      	ldr	r3, [pc, #296]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 800540c:	685b      	ldr	r3, [r3, #4]
 800540e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005412:	2b00      	cmp	r3, #0
 8005414:	d116      	bne.n	8005444 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005416:	4b47      	ldr	r3, [pc, #284]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f003 0302 	and.w	r3, r3, #2
 800541e:	2b00      	cmp	r3, #0
 8005420:	d005      	beq.n	800542e <HAL_RCC_OscConfig+0x17a>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	68db      	ldr	r3, [r3, #12]
 8005426:	2b01      	cmp	r3, #1
 8005428:	d001      	beq.n	800542e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800542a:	2301      	movs	r3, #1
 800542c:	e1e9      	b.n	8005802 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800542e:	4b41      	ldr	r3, [pc, #260]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	691b      	ldr	r3, [r3, #16]
 800543a:	00db      	lsls	r3, r3, #3
 800543c:	493d      	ldr	r1, [pc, #244]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 800543e:	4313      	orrs	r3, r2
 8005440:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005442:	e040      	b.n	80054c6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	68db      	ldr	r3, [r3, #12]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d023      	beq.n	8005494 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800544c:	4b39      	ldr	r3, [pc, #228]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4a38      	ldr	r2, [pc, #224]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 8005452:	f043 0301 	orr.w	r3, r3, #1
 8005456:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005458:	f7fe fd2a 	bl	8003eb0 <HAL_GetTick>
 800545c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800545e:	e008      	b.n	8005472 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005460:	f7fe fd26 	bl	8003eb0 <HAL_GetTick>
 8005464:	4602      	mov	r2, r0
 8005466:	693b      	ldr	r3, [r7, #16]
 8005468:	1ad3      	subs	r3, r2, r3
 800546a:	2b02      	cmp	r3, #2
 800546c:	d901      	bls.n	8005472 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800546e:	2303      	movs	r3, #3
 8005470:	e1c7      	b.n	8005802 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005472:	4b30      	ldr	r3, [pc, #192]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f003 0302 	and.w	r3, r3, #2
 800547a:	2b00      	cmp	r3, #0
 800547c:	d0f0      	beq.n	8005460 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800547e:	4b2d      	ldr	r3, [pc, #180]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	691b      	ldr	r3, [r3, #16]
 800548a:	00db      	lsls	r3, r3, #3
 800548c:	4929      	ldr	r1, [pc, #164]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 800548e:	4313      	orrs	r3, r2
 8005490:	600b      	str	r3, [r1, #0]
 8005492:	e018      	b.n	80054c6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005494:	4b27      	ldr	r3, [pc, #156]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4a26      	ldr	r2, [pc, #152]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 800549a:	f023 0301 	bic.w	r3, r3, #1
 800549e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054a0:	f7fe fd06 	bl	8003eb0 <HAL_GetTick>
 80054a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80054a6:	e008      	b.n	80054ba <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80054a8:	f7fe fd02 	bl	8003eb0 <HAL_GetTick>
 80054ac:	4602      	mov	r2, r0
 80054ae:	693b      	ldr	r3, [r7, #16]
 80054b0:	1ad3      	subs	r3, r2, r3
 80054b2:	2b02      	cmp	r3, #2
 80054b4:	d901      	bls.n	80054ba <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80054b6:	2303      	movs	r3, #3
 80054b8:	e1a3      	b.n	8005802 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80054ba:	4b1e      	ldr	r3, [pc, #120]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f003 0302 	and.w	r3, r3, #2
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d1f0      	bne.n	80054a8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f003 0308 	and.w	r3, r3, #8
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d038      	beq.n	8005544 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	695b      	ldr	r3, [r3, #20]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d019      	beq.n	800550e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80054da:	4b16      	ldr	r3, [pc, #88]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 80054dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80054de:	4a15      	ldr	r2, [pc, #84]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 80054e0:	f043 0301 	orr.w	r3, r3, #1
 80054e4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054e6:	f7fe fce3 	bl	8003eb0 <HAL_GetTick>
 80054ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80054ec:	e008      	b.n	8005500 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80054ee:	f7fe fcdf 	bl	8003eb0 <HAL_GetTick>
 80054f2:	4602      	mov	r2, r0
 80054f4:	693b      	ldr	r3, [r7, #16]
 80054f6:	1ad3      	subs	r3, r2, r3
 80054f8:	2b02      	cmp	r3, #2
 80054fa:	d901      	bls.n	8005500 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80054fc:	2303      	movs	r3, #3
 80054fe:	e180      	b.n	8005802 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005500:	4b0c      	ldr	r3, [pc, #48]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 8005502:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005504:	f003 0302 	and.w	r3, r3, #2
 8005508:	2b00      	cmp	r3, #0
 800550a:	d0f0      	beq.n	80054ee <HAL_RCC_OscConfig+0x23a>
 800550c:	e01a      	b.n	8005544 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800550e:	4b09      	ldr	r3, [pc, #36]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 8005510:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005512:	4a08      	ldr	r2, [pc, #32]	; (8005534 <HAL_RCC_OscConfig+0x280>)
 8005514:	f023 0301 	bic.w	r3, r3, #1
 8005518:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800551a:	f7fe fcc9 	bl	8003eb0 <HAL_GetTick>
 800551e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005520:	e00a      	b.n	8005538 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005522:	f7fe fcc5 	bl	8003eb0 <HAL_GetTick>
 8005526:	4602      	mov	r2, r0
 8005528:	693b      	ldr	r3, [r7, #16]
 800552a:	1ad3      	subs	r3, r2, r3
 800552c:	2b02      	cmp	r3, #2
 800552e:	d903      	bls.n	8005538 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005530:	2303      	movs	r3, #3
 8005532:	e166      	b.n	8005802 <HAL_RCC_OscConfig+0x54e>
 8005534:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005538:	4b92      	ldr	r3, [pc, #584]	; (8005784 <HAL_RCC_OscConfig+0x4d0>)
 800553a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800553c:	f003 0302 	and.w	r3, r3, #2
 8005540:	2b00      	cmp	r3, #0
 8005542:	d1ee      	bne.n	8005522 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f003 0304 	and.w	r3, r3, #4
 800554c:	2b00      	cmp	r3, #0
 800554e:	f000 80a4 	beq.w	800569a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005552:	4b8c      	ldr	r3, [pc, #560]	; (8005784 <HAL_RCC_OscConfig+0x4d0>)
 8005554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005556:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800555a:	2b00      	cmp	r3, #0
 800555c:	d10d      	bne.n	800557a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800555e:	4b89      	ldr	r3, [pc, #548]	; (8005784 <HAL_RCC_OscConfig+0x4d0>)
 8005560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005562:	4a88      	ldr	r2, [pc, #544]	; (8005784 <HAL_RCC_OscConfig+0x4d0>)
 8005564:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005568:	6413      	str	r3, [r2, #64]	; 0x40
 800556a:	4b86      	ldr	r3, [pc, #536]	; (8005784 <HAL_RCC_OscConfig+0x4d0>)
 800556c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800556e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005572:	60bb      	str	r3, [r7, #8]
 8005574:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005576:	2301      	movs	r3, #1
 8005578:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800557a:	4b83      	ldr	r3, [pc, #524]	; (8005788 <HAL_RCC_OscConfig+0x4d4>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005582:	2b00      	cmp	r3, #0
 8005584:	d118      	bne.n	80055b8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8005586:	4b80      	ldr	r3, [pc, #512]	; (8005788 <HAL_RCC_OscConfig+0x4d4>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4a7f      	ldr	r2, [pc, #508]	; (8005788 <HAL_RCC_OscConfig+0x4d4>)
 800558c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005590:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005592:	f7fe fc8d 	bl	8003eb0 <HAL_GetTick>
 8005596:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005598:	e008      	b.n	80055ac <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800559a:	f7fe fc89 	bl	8003eb0 <HAL_GetTick>
 800559e:	4602      	mov	r2, r0
 80055a0:	693b      	ldr	r3, [r7, #16]
 80055a2:	1ad3      	subs	r3, r2, r3
 80055a4:	2b64      	cmp	r3, #100	; 0x64
 80055a6:	d901      	bls.n	80055ac <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80055a8:	2303      	movs	r3, #3
 80055aa:	e12a      	b.n	8005802 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80055ac:	4b76      	ldr	r3, [pc, #472]	; (8005788 <HAL_RCC_OscConfig+0x4d4>)
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d0f0      	beq.n	800559a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	689b      	ldr	r3, [r3, #8]
 80055bc:	2b01      	cmp	r3, #1
 80055be:	d106      	bne.n	80055ce <HAL_RCC_OscConfig+0x31a>
 80055c0:	4b70      	ldr	r3, [pc, #448]	; (8005784 <HAL_RCC_OscConfig+0x4d0>)
 80055c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055c4:	4a6f      	ldr	r2, [pc, #444]	; (8005784 <HAL_RCC_OscConfig+0x4d0>)
 80055c6:	f043 0301 	orr.w	r3, r3, #1
 80055ca:	6713      	str	r3, [r2, #112]	; 0x70
 80055cc:	e02d      	b.n	800562a <HAL_RCC_OscConfig+0x376>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	689b      	ldr	r3, [r3, #8]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d10c      	bne.n	80055f0 <HAL_RCC_OscConfig+0x33c>
 80055d6:	4b6b      	ldr	r3, [pc, #428]	; (8005784 <HAL_RCC_OscConfig+0x4d0>)
 80055d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055da:	4a6a      	ldr	r2, [pc, #424]	; (8005784 <HAL_RCC_OscConfig+0x4d0>)
 80055dc:	f023 0301 	bic.w	r3, r3, #1
 80055e0:	6713      	str	r3, [r2, #112]	; 0x70
 80055e2:	4b68      	ldr	r3, [pc, #416]	; (8005784 <HAL_RCC_OscConfig+0x4d0>)
 80055e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055e6:	4a67      	ldr	r2, [pc, #412]	; (8005784 <HAL_RCC_OscConfig+0x4d0>)
 80055e8:	f023 0304 	bic.w	r3, r3, #4
 80055ec:	6713      	str	r3, [r2, #112]	; 0x70
 80055ee:	e01c      	b.n	800562a <HAL_RCC_OscConfig+0x376>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	689b      	ldr	r3, [r3, #8]
 80055f4:	2b05      	cmp	r3, #5
 80055f6:	d10c      	bne.n	8005612 <HAL_RCC_OscConfig+0x35e>
 80055f8:	4b62      	ldr	r3, [pc, #392]	; (8005784 <HAL_RCC_OscConfig+0x4d0>)
 80055fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055fc:	4a61      	ldr	r2, [pc, #388]	; (8005784 <HAL_RCC_OscConfig+0x4d0>)
 80055fe:	f043 0304 	orr.w	r3, r3, #4
 8005602:	6713      	str	r3, [r2, #112]	; 0x70
 8005604:	4b5f      	ldr	r3, [pc, #380]	; (8005784 <HAL_RCC_OscConfig+0x4d0>)
 8005606:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005608:	4a5e      	ldr	r2, [pc, #376]	; (8005784 <HAL_RCC_OscConfig+0x4d0>)
 800560a:	f043 0301 	orr.w	r3, r3, #1
 800560e:	6713      	str	r3, [r2, #112]	; 0x70
 8005610:	e00b      	b.n	800562a <HAL_RCC_OscConfig+0x376>
 8005612:	4b5c      	ldr	r3, [pc, #368]	; (8005784 <HAL_RCC_OscConfig+0x4d0>)
 8005614:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005616:	4a5b      	ldr	r2, [pc, #364]	; (8005784 <HAL_RCC_OscConfig+0x4d0>)
 8005618:	f023 0301 	bic.w	r3, r3, #1
 800561c:	6713      	str	r3, [r2, #112]	; 0x70
 800561e:	4b59      	ldr	r3, [pc, #356]	; (8005784 <HAL_RCC_OscConfig+0x4d0>)
 8005620:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005622:	4a58      	ldr	r2, [pc, #352]	; (8005784 <HAL_RCC_OscConfig+0x4d0>)
 8005624:	f023 0304 	bic.w	r3, r3, #4
 8005628:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	689b      	ldr	r3, [r3, #8]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d015      	beq.n	800565e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005632:	f7fe fc3d 	bl	8003eb0 <HAL_GetTick>
 8005636:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005638:	e00a      	b.n	8005650 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800563a:	f7fe fc39 	bl	8003eb0 <HAL_GetTick>
 800563e:	4602      	mov	r2, r0
 8005640:	693b      	ldr	r3, [r7, #16]
 8005642:	1ad3      	subs	r3, r2, r3
 8005644:	f241 3288 	movw	r2, #5000	; 0x1388
 8005648:	4293      	cmp	r3, r2
 800564a:	d901      	bls.n	8005650 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800564c:	2303      	movs	r3, #3
 800564e:	e0d8      	b.n	8005802 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005650:	4b4c      	ldr	r3, [pc, #304]	; (8005784 <HAL_RCC_OscConfig+0x4d0>)
 8005652:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005654:	f003 0302 	and.w	r3, r3, #2
 8005658:	2b00      	cmp	r3, #0
 800565a:	d0ee      	beq.n	800563a <HAL_RCC_OscConfig+0x386>
 800565c:	e014      	b.n	8005688 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800565e:	f7fe fc27 	bl	8003eb0 <HAL_GetTick>
 8005662:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005664:	e00a      	b.n	800567c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005666:	f7fe fc23 	bl	8003eb0 <HAL_GetTick>
 800566a:	4602      	mov	r2, r0
 800566c:	693b      	ldr	r3, [r7, #16]
 800566e:	1ad3      	subs	r3, r2, r3
 8005670:	f241 3288 	movw	r2, #5000	; 0x1388
 8005674:	4293      	cmp	r3, r2
 8005676:	d901      	bls.n	800567c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005678:	2303      	movs	r3, #3
 800567a:	e0c2      	b.n	8005802 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800567c:	4b41      	ldr	r3, [pc, #260]	; (8005784 <HAL_RCC_OscConfig+0x4d0>)
 800567e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005680:	f003 0302 	and.w	r3, r3, #2
 8005684:	2b00      	cmp	r3, #0
 8005686:	d1ee      	bne.n	8005666 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005688:	7dfb      	ldrb	r3, [r7, #23]
 800568a:	2b01      	cmp	r3, #1
 800568c:	d105      	bne.n	800569a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800568e:	4b3d      	ldr	r3, [pc, #244]	; (8005784 <HAL_RCC_OscConfig+0x4d0>)
 8005690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005692:	4a3c      	ldr	r2, [pc, #240]	; (8005784 <HAL_RCC_OscConfig+0x4d0>)
 8005694:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005698:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	699b      	ldr	r3, [r3, #24]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	f000 80ae 	beq.w	8005800 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80056a4:	4b37      	ldr	r3, [pc, #220]	; (8005784 <HAL_RCC_OscConfig+0x4d0>)
 80056a6:	689b      	ldr	r3, [r3, #8]
 80056a8:	f003 030c 	and.w	r3, r3, #12
 80056ac:	2b08      	cmp	r3, #8
 80056ae:	d06d      	beq.n	800578c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	699b      	ldr	r3, [r3, #24]
 80056b4:	2b02      	cmp	r3, #2
 80056b6:	d14b      	bne.n	8005750 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056b8:	4b32      	ldr	r3, [pc, #200]	; (8005784 <HAL_RCC_OscConfig+0x4d0>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4a31      	ldr	r2, [pc, #196]	; (8005784 <HAL_RCC_OscConfig+0x4d0>)
 80056be:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80056c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056c4:	f7fe fbf4 	bl	8003eb0 <HAL_GetTick>
 80056c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056ca:	e008      	b.n	80056de <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056cc:	f7fe fbf0 	bl	8003eb0 <HAL_GetTick>
 80056d0:	4602      	mov	r2, r0
 80056d2:	693b      	ldr	r3, [r7, #16]
 80056d4:	1ad3      	subs	r3, r2, r3
 80056d6:	2b02      	cmp	r3, #2
 80056d8:	d901      	bls.n	80056de <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80056da:	2303      	movs	r3, #3
 80056dc:	e091      	b.n	8005802 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056de:	4b29      	ldr	r3, [pc, #164]	; (8005784 <HAL_RCC_OscConfig+0x4d0>)
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d1f0      	bne.n	80056cc <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	69da      	ldr	r2, [r3, #28]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6a1b      	ldr	r3, [r3, #32]
 80056f2:	431a      	orrs	r2, r3
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056f8:	019b      	lsls	r3, r3, #6
 80056fa:	431a      	orrs	r2, r3
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005700:	085b      	lsrs	r3, r3, #1
 8005702:	3b01      	subs	r3, #1
 8005704:	041b      	lsls	r3, r3, #16
 8005706:	431a      	orrs	r2, r3
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800570c:	061b      	lsls	r3, r3, #24
 800570e:	431a      	orrs	r2, r3
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005714:	071b      	lsls	r3, r3, #28
 8005716:	491b      	ldr	r1, [pc, #108]	; (8005784 <HAL_RCC_OscConfig+0x4d0>)
 8005718:	4313      	orrs	r3, r2
 800571a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800571c:	4b19      	ldr	r3, [pc, #100]	; (8005784 <HAL_RCC_OscConfig+0x4d0>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4a18      	ldr	r2, [pc, #96]	; (8005784 <HAL_RCC_OscConfig+0x4d0>)
 8005722:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005726:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005728:	f7fe fbc2 	bl	8003eb0 <HAL_GetTick>
 800572c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800572e:	e008      	b.n	8005742 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005730:	f7fe fbbe 	bl	8003eb0 <HAL_GetTick>
 8005734:	4602      	mov	r2, r0
 8005736:	693b      	ldr	r3, [r7, #16]
 8005738:	1ad3      	subs	r3, r2, r3
 800573a:	2b02      	cmp	r3, #2
 800573c:	d901      	bls.n	8005742 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800573e:	2303      	movs	r3, #3
 8005740:	e05f      	b.n	8005802 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005742:	4b10      	ldr	r3, [pc, #64]	; (8005784 <HAL_RCC_OscConfig+0x4d0>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800574a:	2b00      	cmp	r3, #0
 800574c:	d0f0      	beq.n	8005730 <HAL_RCC_OscConfig+0x47c>
 800574e:	e057      	b.n	8005800 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005750:	4b0c      	ldr	r3, [pc, #48]	; (8005784 <HAL_RCC_OscConfig+0x4d0>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4a0b      	ldr	r2, [pc, #44]	; (8005784 <HAL_RCC_OscConfig+0x4d0>)
 8005756:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800575a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800575c:	f7fe fba8 	bl	8003eb0 <HAL_GetTick>
 8005760:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005762:	e008      	b.n	8005776 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005764:	f7fe fba4 	bl	8003eb0 <HAL_GetTick>
 8005768:	4602      	mov	r2, r0
 800576a:	693b      	ldr	r3, [r7, #16]
 800576c:	1ad3      	subs	r3, r2, r3
 800576e:	2b02      	cmp	r3, #2
 8005770:	d901      	bls.n	8005776 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8005772:	2303      	movs	r3, #3
 8005774:	e045      	b.n	8005802 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005776:	4b03      	ldr	r3, [pc, #12]	; (8005784 <HAL_RCC_OscConfig+0x4d0>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800577e:	2b00      	cmp	r3, #0
 8005780:	d1f0      	bne.n	8005764 <HAL_RCC_OscConfig+0x4b0>
 8005782:	e03d      	b.n	8005800 <HAL_RCC_OscConfig+0x54c>
 8005784:	40023800 	.word	0x40023800
 8005788:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800578c:	4b1f      	ldr	r3, [pc, #124]	; (800580c <HAL_RCC_OscConfig+0x558>)
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	699b      	ldr	r3, [r3, #24]
 8005796:	2b01      	cmp	r3, #1
 8005798:	d030      	beq.n	80057fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80057a4:	429a      	cmp	r2, r3
 80057a6:	d129      	bne.n	80057fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80057b2:	429a      	cmp	r2, r3
 80057b4:	d122      	bne.n	80057fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80057b6:	68fa      	ldr	r2, [r7, #12]
 80057b8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80057bc:	4013      	ands	r3, r2
 80057be:	687a      	ldr	r2, [r7, #4]
 80057c0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80057c2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d119      	bne.n	80057fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057d2:	085b      	lsrs	r3, r3, #1
 80057d4:	3b01      	subs	r3, #1
 80057d6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80057d8:	429a      	cmp	r2, r3
 80057da:	d10f      	bne.n	80057fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057e6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80057e8:	429a      	cmp	r2, r3
 80057ea:	d107      	bne.n	80057fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057f6:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80057f8:	429a      	cmp	r2, r3
 80057fa:	d001      	beq.n	8005800 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80057fc:	2301      	movs	r3, #1
 80057fe:	e000      	b.n	8005802 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8005800:	2300      	movs	r3, #0
}
 8005802:	4618      	mov	r0, r3
 8005804:	3718      	adds	r7, #24
 8005806:	46bd      	mov	sp, r7
 8005808:	bd80      	pop	{r7, pc}
 800580a:	bf00      	nop
 800580c:	40023800 	.word	0x40023800

08005810 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b084      	sub	sp, #16
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
 8005818:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800581a:	2300      	movs	r3, #0
 800581c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d101      	bne.n	8005828 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005824:	2301      	movs	r3, #1
 8005826:	e0d0      	b.n	80059ca <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005828:	4b6a      	ldr	r3, [pc, #424]	; (80059d4 <HAL_RCC_ClockConfig+0x1c4>)
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f003 030f 	and.w	r3, r3, #15
 8005830:	683a      	ldr	r2, [r7, #0]
 8005832:	429a      	cmp	r2, r3
 8005834:	d910      	bls.n	8005858 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005836:	4b67      	ldr	r3, [pc, #412]	; (80059d4 <HAL_RCC_ClockConfig+0x1c4>)
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f023 020f 	bic.w	r2, r3, #15
 800583e:	4965      	ldr	r1, [pc, #404]	; (80059d4 <HAL_RCC_ClockConfig+0x1c4>)
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	4313      	orrs	r3, r2
 8005844:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005846:	4b63      	ldr	r3, [pc, #396]	; (80059d4 <HAL_RCC_ClockConfig+0x1c4>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f003 030f 	and.w	r3, r3, #15
 800584e:	683a      	ldr	r2, [r7, #0]
 8005850:	429a      	cmp	r2, r3
 8005852:	d001      	beq.n	8005858 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005854:	2301      	movs	r3, #1
 8005856:	e0b8      	b.n	80059ca <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f003 0302 	and.w	r3, r3, #2
 8005860:	2b00      	cmp	r3, #0
 8005862:	d020      	beq.n	80058a6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f003 0304 	and.w	r3, r3, #4
 800586c:	2b00      	cmp	r3, #0
 800586e:	d005      	beq.n	800587c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005870:	4b59      	ldr	r3, [pc, #356]	; (80059d8 <HAL_RCC_ClockConfig+0x1c8>)
 8005872:	689b      	ldr	r3, [r3, #8]
 8005874:	4a58      	ldr	r2, [pc, #352]	; (80059d8 <HAL_RCC_ClockConfig+0x1c8>)
 8005876:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800587a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f003 0308 	and.w	r3, r3, #8
 8005884:	2b00      	cmp	r3, #0
 8005886:	d005      	beq.n	8005894 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005888:	4b53      	ldr	r3, [pc, #332]	; (80059d8 <HAL_RCC_ClockConfig+0x1c8>)
 800588a:	689b      	ldr	r3, [r3, #8]
 800588c:	4a52      	ldr	r2, [pc, #328]	; (80059d8 <HAL_RCC_ClockConfig+0x1c8>)
 800588e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005892:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005894:	4b50      	ldr	r3, [pc, #320]	; (80059d8 <HAL_RCC_ClockConfig+0x1c8>)
 8005896:	689b      	ldr	r3, [r3, #8]
 8005898:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	689b      	ldr	r3, [r3, #8]
 80058a0:	494d      	ldr	r1, [pc, #308]	; (80059d8 <HAL_RCC_ClockConfig+0x1c8>)
 80058a2:	4313      	orrs	r3, r2
 80058a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f003 0301 	and.w	r3, r3, #1
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d040      	beq.n	8005934 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	685b      	ldr	r3, [r3, #4]
 80058b6:	2b01      	cmp	r3, #1
 80058b8:	d107      	bne.n	80058ca <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058ba:	4b47      	ldr	r3, [pc, #284]	; (80059d8 <HAL_RCC_ClockConfig+0x1c8>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d115      	bne.n	80058f2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80058c6:	2301      	movs	r3, #1
 80058c8:	e07f      	b.n	80059ca <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	685b      	ldr	r3, [r3, #4]
 80058ce:	2b02      	cmp	r3, #2
 80058d0:	d107      	bne.n	80058e2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058d2:	4b41      	ldr	r3, [pc, #260]	; (80059d8 <HAL_RCC_ClockConfig+0x1c8>)
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d109      	bne.n	80058f2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80058de:	2301      	movs	r3, #1
 80058e0:	e073      	b.n	80059ca <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80058e2:	4b3d      	ldr	r3, [pc, #244]	; (80059d8 <HAL_RCC_ClockConfig+0x1c8>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f003 0302 	and.w	r3, r3, #2
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d101      	bne.n	80058f2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80058ee:	2301      	movs	r3, #1
 80058f0:	e06b      	b.n	80059ca <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80058f2:	4b39      	ldr	r3, [pc, #228]	; (80059d8 <HAL_RCC_ClockConfig+0x1c8>)
 80058f4:	689b      	ldr	r3, [r3, #8]
 80058f6:	f023 0203 	bic.w	r2, r3, #3
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	685b      	ldr	r3, [r3, #4]
 80058fe:	4936      	ldr	r1, [pc, #216]	; (80059d8 <HAL_RCC_ClockConfig+0x1c8>)
 8005900:	4313      	orrs	r3, r2
 8005902:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005904:	f7fe fad4 	bl	8003eb0 <HAL_GetTick>
 8005908:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800590a:	e00a      	b.n	8005922 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800590c:	f7fe fad0 	bl	8003eb0 <HAL_GetTick>
 8005910:	4602      	mov	r2, r0
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	1ad3      	subs	r3, r2, r3
 8005916:	f241 3288 	movw	r2, #5000	; 0x1388
 800591a:	4293      	cmp	r3, r2
 800591c:	d901      	bls.n	8005922 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800591e:	2303      	movs	r3, #3
 8005920:	e053      	b.n	80059ca <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005922:	4b2d      	ldr	r3, [pc, #180]	; (80059d8 <HAL_RCC_ClockConfig+0x1c8>)
 8005924:	689b      	ldr	r3, [r3, #8]
 8005926:	f003 020c 	and.w	r2, r3, #12
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	009b      	lsls	r3, r3, #2
 8005930:	429a      	cmp	r2, r3
 8005932:	d1eb      	bne.n	800590c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005934:	4b27      	ldr	r3, [pc, #156]	; (80059d4 <HAL_RCC_ClockConfig+0x1c4>)
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f003 030f 	and.w	r3, r3, #15
 800593c:	683a      	ldr	r2, [r7, #0]
 800593e:	429a      	cmp	r2, r3
 8005940:	d210      	bcs.n	8005964 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005942:	4b24      	ldr	r3, [pc, #144]	; (80059d4 <HAL_RCC_ClockConfig+0x1c4>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f023 020f 	bic.w	r2, r3, #15
 800594a:	4922      	ldr	r1, [pc, #136]	; (80059d4 <HAL_RCC_ClockConfig+0x1c4>)
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	4313      	orrs	r3, r2
 8005950:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005952:	4b20      	ldr	r3, [pc, #128]	; (80059d4 <HAL_RCC_ClockConfig+0x1c4>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f003 030f 	and.w	r3, r3, #15
 800595a:	683a      	ldr	r2, [r7, #0]
 800595c:	429a      	cmp	r2, r3
 800595e:	d001      	beq.n	8005964 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005960:	2301      	movs	r3, #1
 8005962:	e032      	b.n	80059ca <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f003 0304 	and.w	r3, r3, #4
 800596c:	2b00      	cmp	r3, #0
 800596e:	d008      	beq.n	8005982 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005970:	4b19      	ldr	r3, [pc, #100]	; (80059d8 <HAL_RCC_ClockConfig+0x1c8>)
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	68db      	ldr	r3, [r3, #12]
 800597c:	4916      	ldr	r1, [pc, #88]	; (80059d8 <HAL_RCC_ClockConfig+0x1c8>)
 800597e:	4313      	orrs	r3, r2
 8005980:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f003 0308 	and.w	r3, r3, #8
 800598a:	2b00      	cmp	r3, #0
 800598c:	d009      	beq.n	80059a2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800598e:	4b12      	ldr	r3, [pc, #72]	; (80059d8 <HAL_RCC_ClockConfig+0x1c8>)
 8005990:	689b      	ldr	r3, [r3, #8]
 8005992:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	691b      	ldr	r3, [r3, #16]
 800599a:	00db      	lsls	r3, r3, #3
 800599c:	490e      	ldr	r1, [pc, #56]	; (80059d8 <HAL_RCC_ClockConfig+0x1c8>)
 800599e:	4313      	orrs	r3, r2
 80059a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80059a2:	f000 f821 	bl	80059e8 <HAL_RCC_GetSysClockFreq>
 80059a6:	4602      	mov	r2, r0
 80059a8:	4b0b      	ldr	r3, [pc, #44]	; (80059d8 <HAL_RCC_ClockConfig+0x1c8>)
 80059aa:	689b      	ldr	r3, [r3, #8]
 80059ac:	091b      	lsrs	r3, r3, #4
 80059ae:	f003 030f 	and.w	r3, r3, #15
 80059b2:	490a      	ldr	r1, [pc, #40]	; (80059dc <HAL_RCC_ClockConfig+0x1cc>)
 80059b4:	5ccb      	ldrb	r3, [r1, r3]
 80059b6:	fa22 f303 	lsr.w	r3, r2, r3
 80059ba:	4a09      	ldr	r2, [pc, #36]	; (80059e0 <HAL_RCC_ClockConfig+0x1d0>)
 80059bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80059be:	4b09      	ldr	r3, [pc, #36]	; (80059e4 <HAL_RCC_ClockConfig+0x1d4>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4618      	mov	r0, r3
 80059c4:	f7fe fa30 	bl	8003e28 <HAL_InitTick>

  return HAL_OK;
 80059c8:	2300      	movs	r3, #0
}
 80059ca:	4618      	mov	r0, r3
 80059cc:	3710      	adds	r7, #16
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd80      	pop	{r7, pc}
 80059d2:	bf00      	nop
 80059d4:	40023c00 	.word	0x40023c00
 80059d8:	40023800 	.word	0x40023800
 80059dc:	0800ef38 	.word	0x0800ef38
 80059e0:	20000108 	.word	0x20000108
 80059e4:	2000011c 	.word	0x2000011c

080059e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80059e8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80059ec:	b084      	sub	sp, #16
 80059ee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80059f0:	2300      	movs	r3, #0
 80059f2:	607b      	str	r3, [r7, #4]
 80059f4:	2300      	movs	r3, #0
 80059f6:	60fb      	str	r3, [r7, #12]
 80059f8:	2300      	movs	r3, #0
 80059fa:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 80059fc:	2300      	movs	r3, #0
 80059fe:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005a00:	4b67      	ldr	r3, [pc, #412]	; (8005ba0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005a02:	689b      	ldr	r3, [r3, #8]
 8005a04:	f003 030c 	and.w	r3, r3, #12
 8005a08:	2b08      	cmp	r3, #8
 8005a0a:	d00d      	beq.n	8005a28 <HAL_RCC_GetSysClockFreq+0x40>
 8005a0c:	2b08      	cmp	r3, #8
 8005a0e:	f200 80bd 	bhi.w	8005b8c <HAL_RCC_GetSysClockFreq+0x1a4>
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d002      	beq.n	8005a1c <HAL_RCC_GetSysClockFreq+0x34>
 8005a16:	2b04      	cmp	r3, #4
 8005a18:	d003      	beq.n	8005a22 <HAL_RCC_GetSysClockFreq+0x3a>
 8005a1a:	e0b7      	b.n	8005b8c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005a1c:	4b61      	ldr	r3, [pc, #388]	; (8005ba4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005a1e:	60bb      	str	r3, [r7, #8]
      break;
 8005a20:	e0b7      	b.n	8005b92 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005a22:	4b61      	ldr	r3, [pc, #388]	; (8005ba8 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8005a24:	60bb      	str	r3, [r7, #8]
      break;
 8005a26:	e0b4      	b.n	8005b92 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005a28:	4b5d      	ldr	r3, [pc, #372]	; (8005ba0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005a2a:	685b      	ldr	r3, [r3, #4]
 8005a2c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005a30:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005a32:	4b5b      	ldr	r3, [pc, #364]	; (8005ba0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005a34:	685b      	ldr	r3, [r3, #4]
 8005a36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d04d      	beq.n	8005ada <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a3e:	4b58      	ldr	r3, [pc, #352]	; (8005ba0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005a40:	685b      	ldr	r3, [r3, #4]
 8005a42:	099b      	lsrs	r3, r3, #6
 8005a44:	461a      	mov	r2, r3
 8005a46:	f04f 0300 	mov.w	r3, #0
 8005a4a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005a4e:	f04f 0100 	mov.w	r1, #0
 8005a52:	ea02 0800 	and.w	r8, r2, r0
 8005a56:	ea03 0901 	and.w	r9, r3, r1
 8005a5a:	4640      	mov	r0, r8
 8005a5c:	4649      	mov	r1, r9
 8005a5e:	f04f 0200 	mov.w	r2, #0
 8005a62:	f04f 0300 	mov.w	r3, #0
 8005a66:	014b      	lsls	r3, r1, #5
 8005a68:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005a6c:	0142      	lsls	r2, r0, #5
 8005a6e:	4610      	mov	r0, r2
 8005a70:	4619      	mov	r1, r3
 8005a72:	ebb0 0008 	subs.w	r0, r0, r8
 8005a76:	eb61 0109 	sbc.w	r1, r1, r9
 8005a7a:	f04f 0200 	mov.w	r2, #0
 8005a7e:	f04f 0300 	mov.w	r3, #0
 8005a82:	018b      	lsls	r3, r1, #6
 8005a84:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005a88:	0182      	lsls	r2, r0, #6
 8005a8a:	1a12      	subs	r2, r2, r0
 8005a8c:	eb63 0301 	sbc.w	r3, r3, r1
 8005a90:	f04f 0000 	mov.w	r0, #0
 8005a94:	f04f 0100 	mov.w	r1, #0
 8005a98:	00d9      	lsls	r1, r3, #3
 8005a9a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005a9e:	00d0      	lsls	r0, r2, #3
 8005aa0:	4602      	mov	r2, r0
 8005aa2:	460b      	mov	r3, r1
 8005aa4:	eb12 0208 	adds.w	r2, r2, r8
 8005aa8:	eb43 0309 	adc.w	r3, r3, r9
 8005aac:	f04f 0000 	mov.w	r0, #0
 8005ab0:	f04f 0100 	mov.w	r1, #0
 8005ab4:	0259      	lsls	r1, r3, #9
 8005ab6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8005aba:	0250      	lsls	r0, r2, #9
 8005abc:	4602      	mov	r2, r0
 8005abe:	460b      	mov	r3, r1
 8005ac0:	4610      	mov	r0, r2
 8005ac2:	4619      	mov	r1, r3
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	461a      	mov	r2, r3
 8005ac8:	f04f 0300 	mov.w	r3, #0
 8005acc:	f7fa fddc 	bl	8000688 <__aeabi_uldivmod>
 8005ad0:	4602      	mov	r2, r0
 8005ad2:	460b      	mov	r3, r1
 8005ad4:	4613      	mov	r3, r2
 8005ad6:	60fb      	str	r3, [r7, #12]
 8005ad8:	e04a      	b.n	8005b70 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ada:	4b31      	ldr	r3, [pc, #196]	; (8005ba0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	099b      	lsrs	r3, r3, #6
 8005ae0:	461a      	mov	r2, r3
 8005ae2:	f04f 0300 	mov.w	r3, #0
 8005ae6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005aea:	f04f 0100 	mov.w	r1, #0
 8005aee:	ea02 0400 	and.w	r4, r2, r0
 8005af2:	ea03 0501 	and.w	r5, r3, r1
 8005af6:	4620      	mov	r0, r4
 8005af8:	4629      	mov	r1, r5
 8005afa:	f04f 0200 	mov.w	r2, #0
 8005afe:	f04f 0300 	mov.w	r3, #0
 8005b02:	014b      	lsls	r3, r1, #5
 8005b04:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005b08:	0142      	lsls	r2, r0, #5
 8005b0a:	4610      	mov	r0, r2
 8005b0c:	4619      	mov	r1, r3
 8005b0e:	1b00      	subs	r0, r0, r4
 8005b10:	eb61 0105 	sbc.w	r1, r1, r5
 8005b14:	f04f 0200 	mov.w	r2, #0
 8005b18:	f04f 0300 	mov.w	r3, #0
 8005b1c:	018b      	lsls	r3, r1, #6
 8005b1e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005b22:	0182      	lsls	r2, r0, #6
 8005b24:	1a12      	subs	r2, r2, r0
 8005b26:	eb63 0301 	sbc.w	r3, r3, r1
 8005b2a:	f04f 0000 	mov.w	r0, #0
 8005b2e:	f04f 0100 	mov.w	r1, #0
 8005b32:	00d9      	lsls	r1, r3, #3
 8005b34:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005b38:	00d0      	lsls	r0, r2, #3
 8005b3a:	4602      	mov	r2, r0
 8005b3c:	460b      	mov	r3, r1
 8005b3e:	1912      	adds	r2, r2, r4
 8005b40:	eb45 0303 	adc.w	r3, r5, r3
 8005b44:	f04f 0000 	mov.w	r0, #0
 8005b48:	f04f 0100 	mov.w	r1, #0
 8005b4c:	0299      	lsls	r1, r3, #10
 8005b4e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005b52:	0290      	lsls	r0, r2, #10
 8005b54:	4602      	mov	r2, r0
 8005b56:	460b      	mov	r3, r1
 8005b58:	4610      	mov	r0, r2
 8005b5a:	4619      	mov	r1, r3
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	461a      	mov	r2, r3
 8005b60:	f04f 0300 	mov.w	r3, #0
 8005b64:	f7fa fd90 	bl	8000688 <__aeabi_uldivmod>
 8005b68:	4602      	mov	r2, r0
 8005b6a:	460b      	mov	r3, r1
 8005b6c:	4613      	mov	r3, r2
 8005b6e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8005b70:	4b0b      	ldr	r3, [pc, #44]	; (8005ba0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005b72:	685b      	ldr	r3, [r3, #4]
 8005b74:	0c1b      	lsrs	r3, r3, #16
 8005b76:	f003 0303 	and.w	r3, r3, #3
 8005b7a:	3301      	adds	r3, #1
 8005b7c:	005b      	lsls	r3, r3, #1
 8005b7e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8005b80:	68fa      	ldr	r2, [r7, #12]
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b88:	60bb      	str	r3, [r7, #8]
      break;
 8005b8a:	e002      	b.n	8005b92 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005b8c:	4b05      	ldr	r3, [pc, #20]	; (8005ba4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005b8e:	60bb      	str	r3, [r7, #8]
      break;
 8005b90:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005b92:	68bb      	ldr	r3, [r7, #8]
}
 8005b94:	4618      	mov	r0, r3
 8005b96:	3710      	adds	r7, #16
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8005b9e:	bf00      	nop
 8005ba0:	40023800 	.word	0x40023800
 8005ba4:	00f42400 	.word	0x00f42400
 8005ba8:	007a1200 	.word	0x007a1200

08005bac <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005bac:	b480      	push	{r7}
 8005bae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005bb0:	4b03      	ldr	r3, [pc, #12]	; (8005bc0 <HAL_RCC_GetHCLKFreq+0x14>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
}
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbc:	4770      	bx	lr
 8005bbe:	bf00      	nop
 8005bc0:	20000108 	.word	0x20000108

08005bc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005bc8:	f7ff fff0 	bl	8005bac <HAL_RCC_GetHCLKFreq>
 8005bcc:	4602      	mov	r2, r0
 8005bce:	4b05      	ldr	r3, [pc, #20]	; (8005be4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	0a9b      	lsrs	r3, r3, #10
 8005bd4:	f003 0307 	and.w	r3, r3, #7
 8005bd8:	4903      	ldr	r1, [pc, #12]	; (8005be8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005bda:	5ccb      	ldrb	r3, [r1, r3]
 8005bdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005be0:	4618      	mov	r0, r3
 8005be2:	bd80      	pop	{r7, pc}
 8005be4:	40023800 	.word	0x40023800
 8005be8:	0800ef48 	.word	0x0800ef48

08005bec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005bf0:	f7ff ffdc 	bl	8005bac <HAL_RCC_GetHCLKFreq>
 8005bf4:	4602      	mov	r2, r0
 8005bf6:	4b05      	ldr	r3, [pc, #20]	; (8005c0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005bf8:	689b      	ldr	r3, [r3, #8]
 8005bfa:	0b5b      	lsrs	r3, r3, #13
 8005bfc:	f003 0307 	and.w	r3, r3, #7
 8005c00:	4903      	ldr	r1, [pc, #12]	; (8005c10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005c02:	5ccb      	ldrb	r3, [r1, r3]
 8005c04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c08:	4618      	mov	r0, r3
 8005c0a:	bd80      	pop	{r7, pc}
 8005c0c:	40023800 	.word	0x40023800
 8005c10:	0800ef48 	.word	0x0800ef48

08005c14 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b088      	sub	sp, #32
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005c1c:	2300      	movs	r3, #0
 8005c1e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005c20:	2300      	movs	r3, #0
 8005c22:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8005c24:	2300      	movs	r3, #0
 8005c26:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005c28:	2300      	movs	r3, #0
 8005c2a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f003 0301 	and.w	r3, r3, #1
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d012      	beq.n	8005c62 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005c3c:	4b69      	ldr	r3, [pc, #420]	; (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c3e:	689b      	ldr	r3, [r3, #8]
 8005c40:	4a68      	ldr	r2, [pc, #416]	; (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c42:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8005c46:	6093      	str	r3, [r2, #8]
 8005c48:	4b66      	ldr	r3, [pc, #408]	; (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c4a:	689a      	ldr	r2, [r3, #8]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c50:	4964      	ldr	r1, [pc, #400]	; (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c52:	4313      	orrs	r3, r2
 8005c54:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d101      	bne.n	8005c62 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d017      	beq.n	8005c9e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005c6e:	4b5d      	ldr	r3, [pc, #372]	; (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005c74:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c7c:	4959      	ldr	r1, [pc, #356]	; (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c88:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005c8c:	d101      	bne.n	8005c92 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8005c8e:	2301      	movs	r3, #1
 8005c90:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d101      	bne.n	8005c9e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d017      	beq.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005caa:	4b4e      	ldr	r3, [pc, #312]	; (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005cac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005cb0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cb8:	494a      	ldr	r1, [pc, #296]	; (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005cba:	4313      	orrs	r3, r2
 8005cbc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cc4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005cc8:	d101      	bne.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d101      	bne.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d001      	beq.n	8005cea <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f003 0320 	and.w	r3, r3, #32
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	f000 808b 	beq.w	8005e0e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005cf8:	4b3a      	ldr	r3, [pc, #232]	; (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005cfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cfc:	4a39      	ldr	r2, [pc, #228]	; (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005cfe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d02:	6413      	str	r3, [r2, #64]	; 0x40
 8005d04:	4b37      	ldr	r3, [pc, #220]	; (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d0c:	60bb      	str	r3, [r7, #8]
 8005d0e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005d10:	4b35      	ldr	r3, [pc, #212]	; (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	4a34      	ldr	r2, [pc, #208]	; (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005d16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d1a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d1c:	f7fe f8c8 	bl	8003eb0 <HAL_GetTick>
 8005d20:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005d22:	e008      	b.n	8005d36 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d24:	f7fe f8c4 	bl	8003eb0 <HAL_GetTick>
 8005d28:	4602      	mov	r2, r0
 8005d2a:	697b      	ldr	r3, [r7, #20]
 8005d2c:	1ad3      	subs	r3, r2, r3
 8005d2e:	2b64      	cmp	r3, #100	; 0x64
 8005d30:	d901      	bls.n	8005d36 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8005d32:	2303      	movs	r3, #3
 8005d34:	e38f      	b.n	8006456 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005d36:	4b2c      	ldr	r3, [pc, #176]	; (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d0f0      	beq.n	8005d24 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005d42:	4b28      	ldr	r3, [pc, #160]	; (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d4a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005d4c:	693b      	ldr	r3, [r7, #16]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d035      	beq.n	8005dbe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d5a:	693a      	ldr	r2, [r7, #16]
 8005d5c:	429a      	cmp	r2, r3
 8005d5e:	d02e      	beq.n	8005dbe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005d60:	4b20      	ldr	r3, [pc, #128]	; (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d68:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005d6a:	4b1e      	ldr	r3, [pc, #120]	; (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d6e:	4a1d      	ldr	r2, [pc, #116]	; (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d74:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005d76:	4b1b      	ldr	r3, [pc, #108]	; (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d7a:	4a1a      	ldr	r2, [pc, #104]	; (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d80:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005d82:	4a18      	ldr	r2, [pc, #96]	; (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d84:	693b      	ldr	r3, [r7, #16]
 8005d86:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005d88:	4b16      	ldr	r3, [pc, #88]	; (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d8c:	f003 0301 	and.w	r3, r3, #1
 8005d90:	2b01      	cmp	r3, #1
 8005d92:	d114      	bne.n	8005dbe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d94:	f7fe f88c 	bl	8003eb0 <HAL_GetTick>
 8005d98:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d9a:	e00a      	b.n	8005db2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d9c:	f7fe f888 	bl	8003eb0 <HAL_GetTick>
 8005da0:	4602      	mov	r2, r0
 8005da2:	697b      	ldr	r3, [r7, #20]
 8005da4:	1ad3      	subs	r3, r2, r3
 8005da6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d901      	bls.n	8005db2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005dae:	2303      	movs	r3, #3
 8005db0:	e351      	b.n	8006456 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005db2:	4b0c      	ldr	r3, [pc, #48]	; (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005db4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005db6:	f003 0302 	and.w	r3, r3, #2
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d0ee      	beq.n	8005d9c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005dc6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005dca:	d111      	bne.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005dcc:	4b05      	ldr	r3, [pc, #20]	; (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005dce:	689b      	ldr	r3, [r3, #8]
 8005dd0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005dd8:	4b04      	ldr	r3, [pc, #16]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005dda:	400b      	ands	r3, r1
 8005ddc:	4901      	ldr	r1, [pc, #4]	; (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005dde:	4313      	orrs	r3, r2
 8005de0:	608b      	str	r3, [r1, #8]
 8005de2:	e00b      	b.n	8005dfc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005de4:	40023800 	.word	0x40023800
 8005de8:	40007000 	.word	0x40007000
 8005dec:	0ffffcff 	.word	0x0ffffcff
 8005df0:	4bb3      	ldr	r3, [pc, #716]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005df2:	689b      	ldr	r3, [r3, #8]
 8005df4:	4ab2      	ldr	r2, [pc, #712]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005df6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005dfa:	6093      	str	r3, [r2, #8]
 8005dfc:	4bb0      	ldr	r3, [pc, #704]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005dfe:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e08:	49ad      	ldr	r1, [pc, #692]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f003 0310 	and.w	r3, r3, #16
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d010      	beq.n	8005e3c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005e1a:	4ba9      	ldr	r3, [pc, #676]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005e1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005e20:	4aa7      	ldr	r2, [pc, #668]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005e22:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005e26:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005e2a:	4ba5      	ldr	r3, [pc, #660]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005e2c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e34:	49a2      	ldr	r1, [pc, #648]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005e36:	4313      	orrs	r3, r2
 8005e38:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d00a      	beq.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005e48:	4b9d      	ldr	r3, [pc, #628]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005e4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e4e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e56:	499a      	ldr	r1, [pc, #616]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005e58:	4313      	orrs	r3, r2
 8005e5a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d00a      	beq.n	8005e80 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005e6a:	4b95      	ldr	r3, [pc, #596]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005e6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e70:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005e78:	4991      	ldr	r1, [pc, #580]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005e7a:	4313      	orrs	r3, r2
 8005e7c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d00a      	beq.n	8005ea2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005e8c:	4b8c      	ldr	r3, [pc, #560]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e92:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005e9a:	4989      	ldr	r1, [pc, #548]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d00a      	beq.n	8005ec4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005eae:	4b84      	ldr	r3, [pc, #528]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005eb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005eb4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ebc:	4980      	ldr	r1, [pc, #512]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005ebe:	4313      	orrs	r3, r2
 8005ec0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d00a      	beq.n	8005ee6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005ed0:	4b7b      	ldr	r3, [pc, #492]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005ed2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ed6:	f023 0203 	bic.w	r2, r3, #3
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ede:	4978      	ldr	r1, [pc, #480]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005ee0:	4313      	orrs	r3, r2
 8005ee2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d00a      	beq.n	8005f08 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005ef2:	4b73      	ldr	r3, [pc, #460]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005ef4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ef8:	f023 020c 	bic.w	r2, r3, #12
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f00:	496f      	ldr	r1, [pc, #444]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005f02:	4313      	orrs	r3, r2
 8005f04:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d00a      	beq.n	8005f2a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005f14:	4b6a      	ldr	r3, [pc, #424]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005f16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f1a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f22:	4967      	ldr	r1, [pc, #412]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005f24:	4313      	orrs	r3, r2
 8005f26:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d00a      	beq.n	8005f4c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005f36:	4b62      	ldr	r3, [pc, #392]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005f38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f3c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f44:	495e      	ldr	r1, [pc, #376]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005f46:	4313      	orrs	r3, r2
 8005f48:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d00a      	beq.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005f58:	4b59      	ldr	r3, [pc, #356]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005f5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f5e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f66:	4956      	ldr	r1, [pc, #344]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005f68:	4313      	orrs	r3, r2
 8005f6a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d00a      	beq.n	8005f90 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005f7a:	4b51      	ldr	r3, [pc, #324]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005f7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f80:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f88:	494d      	ldr	r1, [pc, #308]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d00a      	beq.n	8005fb2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005f9c:	4b48      	ldr	r3, [pc, #288]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005f9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fa2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005faa:	4945      	ldr	r1, [pc, #276]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005fac:	4313      	orrs	r3, r2
 8005fae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d00a      	beq.n	8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005fbe:	4b40      	ldr	r3, [pc, #256]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005fc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fc4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005fcc:	493c      	ldr	r1, [pc, #240]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d00a      	beq.n	8005ff6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005fe0:	4b37      	ldr	r3, [pc, #220]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005fe2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fe6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005fee:	4934      	ldr	r1, [pc, #208]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005ff0:	4313      	orrs	r3, r2
 8005ff2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d011      	beq.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006002:	4b2f      	ldr	r3, [pc, #188]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006004:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006008:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006010:	492b      	ldr	r1, [pc, #172]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006012:	4313      	orrs	r3, r2
 8006014:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800601c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006020:	d101      	bne.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8006022:	2301      	movs	r3, #1
 8006024:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f003 0308 	and.w	r3, r3, #8
 800602e:	2b00      	cmp	r3, #0
 8006030:	d001      	beq.n	8006036 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8006032:	2301      	movs	r3, #1
 8006034:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800603e:	2b00      	cmp	r3, #0
 8006040:	d00a      	beq.n	8006058 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006042:	4b1f      	ldr	r3, [pc, #124]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006044:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006048:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006050:	491b      	ldr	r1, [pc, #108]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006052:	4313      	orrs	r3, r2
 8006054:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006060:	2b00      	cmp	r3, #0
 8006062:	d00b      	beq.n	800607c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006064:	4b16      	ldr	r3, [pc, #88]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006066:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800606a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006074:	4912      	ldr	r1, [pc, #72]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006076:	4313      	orrs	r3, r2
 8006078:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006084:	2b00      	cmp	r3, #0
 8006086:	d00b      	beq.n	80060a0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8006088:	4b0d      	ldr	r3, [pc, #52]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800608a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800608e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006098:	4909      	ldr	r1, [pc, #36]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800609a:	4313      	orrs	r3, r2
 800609c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d00f      	beq.n	80060cc <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80060ac:	4b04      	ldr	r3, [pc, #16]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80060ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80060b2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060bc:	e002      	b.n	80060c4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80060be:	bf00      	nop
 80060c0:	40023800 	.word	0x40023800
 80060c4:	4986      	ldr	r1, [pc, #536]	; (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80060c6:	4313      	orrs	r3, r2
 80060c8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d00b      	beq.n	80060f0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80060d8:	4b81      	ldr	r3, [pc, #516]	; (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80060da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80060de:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80060e8:	497d      	ldr	r1, [pc, #500]	; (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80060ea:	4313      	orrs	r3, r2
 80060ec:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80060f0:	69fb      	ldr	r3, [r7, #28]
 80060f2:	2b01      	cmp	r3, #1
 80060f4:	d006      	beq.n	8006104 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060fe:	2b00      	cmp	r3, #0
 8006100:	f000 80d6 	beq.w	80062b0 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006104:	4b76      	ldr	r3, [pc, #472]	; (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	4a75      	ldr	r2, [pc, #468]	; (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800610a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800610e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006110:	f7fd fece 	bl	8003eb0 <HAL_GetTick>
 8006114:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006116:	e008      	b.n	800612a <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006118:	f7fd feca 	bl	8003eb0 <HAL_GetTick>
 800611c:	4602      	mov	r2, r0
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	1ad3      	subs	r3, r2, r3
 8006122:	2b64      	cmp	r3, #100	; 0x64
 8006124:	d901      	bls.n	800612a <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006126:	2303      	movs	r3, #3
 8006128:	e195      	b.n	8006456 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800612a:	4b6d      	ldr	r3, [pc, #436]	; (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006132:	2b00      	cmp	r3, #0
 8006134:	d1f0      	bne.n	8006118 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f003 0301 	and.w	r3, r3, #1
 800613e:	2b00      	cmp	r3, #0
 8006140:	d021      	beq.n	8006186 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006146:	2b00      	cmp	r3, #0
 8006148:	d11d      	bne.n	8006186 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800614a:	4b65      	ldr	r3, [pc, #404]	; (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800614c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006150:	0c1b      	lsrs	r3, r3, #16
 8006152:	f003 0303 	and.w	r3, r3, #3
 8006156:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006158:	4b61      	ldr	r3, [pc, #388]	; (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800615a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800615e:	0e1b      	lsrs	r3, r3, #24
 8006160:	f003 030f 	and.w	r3, r3, #15
 8006164:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	685b      	ldr	r3, [r3, #4]
 800616a:	019a      	lsls	r2, r3, #6
 800616c:	693b      	ldr	r3, [r7, #16]
 800616e:	041b      	lsls	r3, r3, #16
 8006170:	431a      	orrs	r2, r3
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	061b      	lsls	r3, r3, #24
 8006176:	431a      	orrs	r2, r3
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	689b      	ldr	r3, [r3, #8]
 800617c:	071b      	lsls	r3, r3, #28
 800617e:	4958      	ldr	r1, [pc, #352]	; (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006180:	4313      	orrs	r3, r2
 8006182:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800618e:	2b00      	cmp	r3, #0
 8006190:	d004      	beq.n	800619c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006196:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800619a:	d00a      	beq.n	80061b2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d02e      	beq.n	8006206 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061ac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80061b0:	d129      	bne.n	8006206 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80061b2:	4b4b      	ldr	r3, [pc, #300]	; (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80061b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80061b8:	0c1b      	lsrs	r3, r3, #16
 80061ba:	f003 0303 	and.w	r3, r3, #3
 80061be:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80061c0:	4b47      	ldr	r3, [pc, #284]	; (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80061c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80061c6:	0f1b      	lsrs	r3, r3, #28
 80061c8:	f003 0307 	and.w	r3, r3, #7
 80061cc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	019a      	lsls	r2, r3, #6
 80061d4:	693b      	ldr	r3, [r7, #16]
 80061d6:	041b      	lsls	r3, r3, #16
 80061d8:	431a      	orrs	r2, r3
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	68db      	ldr	r3, [r3, #12]
 80061de:	061b      	lsls	r3, r3, #24
 80061e0:	431a      	orrs	r2, r3
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	071b      	lsls	r3, r3, #28
 80061e6:	493e      	ldr	r1, [pc, #248]	; (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80061e8:	4313      	orrs	r3, r2
 80061ea:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80061ee:	4b3c      	ldr	r3, [pc, #240]	; (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80061f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80061f4:	f023 021f 	bic.w	r2, r3, #31
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061fc:	3b01      	subs	r3, #1
 80061fe:	4938      	ldr	r1, [pc, #224]	; (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006200:	4313      	orrs	r3, r2
 8006202:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800620e:	2b00      	cmp	r3, #0
 8006210:	d01d      	beq.n	800624e <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006212:	4b33      	ldr	r3, [pc, #204]	; (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006214:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006218:	0e1b      	lsrs	r3, r3, #24
 800621a:	f003 030f 	and.w	r3, r3, #15
 800621e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006220:	4b2f      	ldr	r3, [pc, #188]	; (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006222:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006226:	0f1b      	lsrs	r3, r3, #28
 8006228:	f003 0307 	and.w	r3, r3, #7
 800622c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	685b      	ldr	r3, [r3, #4]
 8006232:	019a      	lsls	r2, r3, #6
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	691b      	ldr	r3, [r3, #16]
 8006238:	041b      	lsls	r3, r3, #16
 800623a:	431a      	orrs	r2, r3
 800623c:	693b      	ldr	r3, [r7, #16]
 800623e:	061b      	lsls	r3, r3, #24
 8006240:	431a      	orrs	r2, r3
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	071b      	lsls	r3, r3, #28
 8006246:	4926      	ldr	r1, [pc, #152]	; (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006248:	4313      	orrs	r3, r2
 800624a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006256:	2b00      	cmp	r3, #0
 8006258:	d011      	beq.n	800627e <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	685b      	ldr	r3, [r3, #4]
 800625e:	019a      	lsls	r2, r3, #6
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	691b      	ldr	r3, [r3, #16]
 8006264:	041b      	lsls	r3, r3, #16
 8006266:	431a      	orrs	r2, r3
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	68db      	ldr	r3, [r3, #12]
 800626c:	061b      	lsls	r3, r3, #24
 800626e:	431a      	orrs	r2, r3
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	689b      	ldr	r3, [r3, #8]
 8006274:	071b      	lsls	r3, r3, #28
 8006276:	491a      	ldr	r1, [pc, #104]	; (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006278:	4313      	orrs	r3, r2
 800627a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800627e:	4b18      	ldr	r3, [pc, #96]	; (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4a17      	ldr	r2, [pc, #92]	; (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006284:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006288:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800628a:	f7fd fe11 	bl	8003eb0 <HAL_GetTick>
 800628e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006290:	e008      	b.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006292:	f7fd fe0d 	bl	8003eb0 <HAL_GetTick>
 8006296:	4602      	mov	r2, r0
 8006298:	697b      	ldr	r3, [r7, #20]
 800629a:	1ad3      	subs	r3, r2, r3
 800629c:	2b64      	cmp	r3, #100	; 0x64
 800629e:	d901      	bls.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80062a0:	2303      	movs	r3, #3
 80062a2:	e0d8      	b.n	8006456 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80062a4:	4b0e      	ldr	r3, [pc, #56]	; (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d0f0      	beq.n	8006292 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80062b0:	69bb      	ldr	r3, [r7, #24]
 80062b2:	2b01      	cmp	r3, #1
 80062b4:	f040 80ce 	bne.w	8006454 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80062b8:	4b09      	ldr	r3, [pc, #36]	; (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4a08      	ldr	r2, [pc, #32]	; (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80062be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80062c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80062c4:	f7fd fdf4 	bl	8003eb0 <HAL_GetTick>
 80062c8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80062ca:	e00b      	b.n	80062e4 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80062cc:	f7fd fdf0 	bl	8003eb0 <HAL_GetTick>
 80062d0:	4602      	mov	r2, r0
 80062d2:	697b      	ldr	r3, [r7, #20]
 80062d4:	1ad3      	subs	r3, r2, r3
 80062d6:	2b64      	cmp	r3, #100	; 0x64
 80062d8:	d904      	bls.n	80062e4 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80062da:	2303      	movs	r3, #3
 80062dc:	e0bb      	b.n	8006456 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80062de:	bf00      	nop
 80062e0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80062e4:	4b5e      	ldr	r3, [pc, #376]	; (8006460 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80062ec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80062f0:	d0ec      	beq.n	80062cc <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d003      	beq.n	8006306 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006302:	2b00      	cmp	r3, #0
 8006304:	d009      	beq.n	800631a <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800630e:	2b00      	cmp	r3, #0
 8006310:	d02e      	beq.n	8006370 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006316:	2b00      	cmp	r3, #0
 8006318:	d12a      	bne.n	8006370 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800631a:	4b51      	ldr	r3, [pc, #324]	; (8006460 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800631c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006320:	0c1b      	lsrs	r3, r3, #16
 8006322:	f003 0303 	and.w	r3, r3, #3
 8006326:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006328:	4b4d      	ldr	r3, [pc, #308]	; (8006460 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800632a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800632e:	0f1b      	lsrs	r3, r3, #28
 8006330:	f003 0307 	and.w	r3, r3, #7
 8006334:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	695b      	ldr	r3, [r3, #20]
 800633a:	019a      	lsls	r2, r3, #6
 800633c:	693b      	ldr	r3, [r7, #16]
 800633e:	041b      	lsls	r3, r3, #16
 8006340:	431a      	orrs	r2, r3
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	699b      	ldr	r3, [r3, #24]
 8006346:	061b      	lsls	r3, r3, #24
 8006348:	431a      	orrs	r2, r3
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	071b      	lsls	r3, r3, #28
 800634e:	4944      	ldr	r1, [pc, #272]	; (8006460 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006350:	4313      	orrs	r3, r2
 8006352:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006356:	4b42      	ldr	r3, [pc, #264]	; (8006460 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006358:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800635c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006364:	3b01      	subs	r3, #1
 8006366:	021b      	lsls	r3, r3, #8
 8006368:	493d      	ldr	r1, [pc, #244]	; (8006460 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800636a:	4313      	orrs	r3, r2
 800636c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006378:	2b00      	cmp	r3, #0
 800637a:	d022      	beq.n	80063c2 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006380:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006384:	d11d      	bne.n	80063c2 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006386:	4b36      	ldr	r3, [pc, #216]	; (8006460 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006388:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800638c:	0e1b      	lsrs	r3, r3, #24
 800638e:	f003 030f 	and.w	r3, r3, #15
 8006392:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006394:	4b32      	ldr	r3, [pc, #200]	; (8006460 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006396:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800639a:	0f1b      	lsrs	r3, r3, #28
 800639c:	f003 0307 	and.w	r3, r3, #7
 80063a0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	695b      	ldr	r3, [r3, #20]
 80063a6:	019a      	lsls	r2, r3, #6
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6a1b      	ldr	r3, [r3, #32]
 80063ac:	041b      	lsls	r3, r3, #16
 80063ae:	431a      	orrs	r2, r3
 80063b0:	693b      	ldr	r3, [r7, #16]
 80063b2:	061b      	lsls	r3, r3, #24
 80063b4:	431a      	orrs	r2, r3
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	071b      	lsls	r3, r3, #28
 80063ba:	4929      	ldr	r1, [pc, #164]	; (8006460 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80063bc:	4313      	orrs	r3, r2
 80063be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f003 0308 	and.w	r3, r3, #8
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d028      	beq.n	8006420 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80063ce:	4b24      	ldr	r3, [pc, #144]	; (8006460 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80063d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063d4:	0e1b      	lsrs	r3, r3, #24
 80063d6:	f003 030f 	and.w	r3, r3, #15
 80063da:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80063dc:	4b20      	ldr	r3, [pc, #128]	; (8006460 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80063de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063e2:	0c1b      	lsrs	r3, r3, #16
 80063e4:	f003 0303 	and.w	r3, r3, #3
 80063e8:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	695b      	ldr	r3, [r3, #20]
 80063ee:	019a      	lsls	r2, r3, #6
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	041b      	lsls	r3, r3, #16
 80063f4:	431a      	orrs	r2, r3
 80063f6:	693b      	ldr	r3, [r7, #16]
 80063f8:	061b      	lsls	r3, r3, #24
 80063fa:	431a      	orrs	r2, r3
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	69db      	ldr	r3, [r3, #28]
 8006400:	071b      	lsls	r3, r3, #28
 8006402:	4917      	ldr	r1, [pc, #92]	; (8006460 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006404:	4313      	orrs	r3, r2
 8006406:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800640a:	4b15      	ldr	r3, [pc, #84]	; (8006460 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800640c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006410:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006418:	4911      	ldr	r1, [pc, #68]	; (8006460 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800641a:	4313      	orrs	r3, r2
 800641c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006420:	4b0f      	ldr	r3, [pc, #60]	; (8006460 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	4a0e      	ldr	r2, [pc, #56]	; (8006460 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006426:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800642a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800642c:	f7fd fd40 	bl	8003eb0 <HAL_GetTick>
 8006430:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006432:	e008      	b.n	8006446 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006434:	f7fd fd3c 	bl	8003eb0 <HAL_GetTick>
 8006438:	4602      	mov	r2, r0
 800643a:	697b      	ldr	r3, [r7, #20]
 800643c:	1ad3      	subs	r3, r2, r3
 800643e:	2b64      	cmp	r3, #100	; 0x64
 8006440:	d901      	bls.n	8006446 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006442:	2303      	movs	r3, #3
 8006444:	e007      	b.n	8006456 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006446:	4b06      	ldr	r3, [pc, #24]	; (8006460 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800644e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006452:	d1ef      	bne.n	8006434 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8006454:	2300      	movs	r3, #0
}
 8006456:	4618      	mov	r0, r3
 8006458:	3720      	adds	r7, #32
 800645a:	46bd      	mov	sp, r7
 800645c:	bd80      	pop	{r7, pc}
 800645e:	bf00      	nop
 8006460:	40023800 	.word	0x40023800

08006464 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b082      	sub	sp, #8
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d101      	bne.n	8006476 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006472:	2301      	movs	r3, #1
 8006474:	e049      	b.n	800650a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800647c:	b2db      	uxtb	r3, r3
 800647e:	2b00      	cmp	r3, #0
 8006480:	d106      	bne.n	8006490 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2200      	movs	r2, #0
 8006486:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800648a:	6878      	ldr	r0, [r7, #4]
 800648c:	f7fd f986 	bl	800379c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2202      	movs	r2, #2
 8006494:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681a      	ldr	r2, [r3, #0]
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	3304      	adds	r3, #4
 80064a0:	4619      	mov	r1, r3
 80064a2:	4610      	mov	r0, r2
 80064a4:	f000 fe20 	bl	80070e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2201      	movs	r2, #1
 80064ac:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2201      	movs	r2, #1
 80064b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2201      	movs	r2, #1
 80064bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2201      	movs	r2, #1
 80064c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2201      	movs	r2, #1
 80064cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2201      	movs	r2, #1
 80064d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2201      	movs	r2, #1
 80064dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2201      	movs	r2, #1
 80064e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2201      	movs	r2, #1
 80064ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2201      	movs	r2, #1
 80064f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2201      	movs	r2, #1
 80064fc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2201      	movs	r2, #1
 8006504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006508:	2300      	movs	r3, #0
}
 800650a:	4618      	mov	r0, r3
 800650c:	3708      	adds	r7, #8
 800650e:	46bd      	mov	sp, r7
 8006510:	bd80      	pop	{r7, pc}
	...

08006514 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006514:	b480      	push	{r7}
 8006516:	b085      	sub	sp, #20
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006522:	b2db      	uxtb	r3, r3
 8006524:	2b01      	cmp	r3, #1
 8006526:	d001      	beq.n	800652c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006528:	2301      	movs	r3, #1
 800652a:	e054      	b.n	80065d6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2202      	movs	r2, #2
 8006530:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	68da      	ldr	r2, [r3, #12]
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f042 0201 	orr.w	r2, r2, #1
 8006542:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4a26      	ldr	r2, [pc, #152]	; (80065e4 <HAL_TIM_Base_Start_IT+0xd0>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d022      	beq.n	8006594 <HAL_TIM_Base_Start_IT+0x80>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006556:	d01d      	beq.n	8006594 <HAL_TIM_Base_Start_IT+0x80>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	4a22      	ldr	r2, [pc, #136]	; (80065e8 <HAL_TIM_Base_Start_IT+0xd4>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d018      	beq.n	8006594 <HAL_TIM_Base_Start_IT+0x80>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4a21      	ldr	r2, [pc, #132]	; (80065ec <HAL_TIM_Base_Start_IT+0xd8>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d013      	beq.n	8006594 <HAL_TIM_Base_Start_IT+0x80>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a1f      	ldr	r2, [pc, #124]	; (80065f0 <HAL_TIM_Base_Start_IT+0xdc>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d00e      	beq.n	8006594 <HAL_TIM_Base_Start_IT+0x80>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4a1e      	ldr	r2, [pc, #120]	; (80065f4 <HAL_TIM_Base_Start_IT+0xe0>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d009      	beq.n	8006594 <HAL_TIM_Base_Start_IT+0x80>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4a1c      	ldr	r2, [pc, #112]	; (80065f8 <HAL_TIM_Base_Start_IT+0xe4>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d004      	beq.n	8006594 <HAL_TIM_Base_Start_IT+0x80>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	4a1b      	ldr	r2, [pc, #108]	; (80065fc <HAL_TIM_Base_Start_IT+0xe8>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d115      	bne.n	80065c0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	689a      	ldr	r2, [r3, #8]
 800659a:	4b19      	ldr	r3, [pc, #100]	; (8006600 <HAL_TIM_Base_Start_IT+0xec>)
 800659c:	4013      	ands	r3, r2
 800659e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	2b06      	cmp	r3, #6
 80065a4:	d015      	beq.n	80065d2 <HAL_TIM_Base_Start_IT+0xbe>
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80065ac:	d011      	beq.n	80065d2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	681a      	ldr	r2, [r3, #0]
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f042 0201 	orr.w	r2, r2, #1
 80065bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065be:	e008      	b.n	80065d2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	681a      	ldr	r2, [r3, #0]
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f042 0201 	orr.w	r2, r2, #1
 80065ce:	601a      	str	r2, [r3, #0]
 80065d0:	e000      	b.n	80065d4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065d2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80065d4:	2300      	movs	r3, #0
}
 80065d6:	4618      	mov	r0, r3
 80065d8:	3714      	adds	r7, #20
 80065da:	46bd      	mov	sp, r7
 80065dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e0:	4770      	bx	lr
 80065e2:	bf00      	nop
 80065e4:	40010000 	.word	0x40010000
 80065e8:	40000400 	.word	0x40000400
 80065ec:	40000800 	.word	0x40000800
 80065f0:	40000c00 	.word	0x40000c00
 80065f4:	40010400 	.word	0x40010400
 80065f8:	40014000 	.word	0x40014000
 80065fc:	40001800 	.word	0x40001800
 8006600:	00010007 	.word	0x00010007

08006604 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006604:	b480      	push	{r7}
 8006606:	b083      	sub	sp, #12
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	68da      	ldr	r2, [r3, #12]
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f022 0201 	bic.w	r2, r2, #1
 800661a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	6a1a      	ldr	r2, [r3, #32]
 8006622:	f241 1311 	movw	r3, #4369	; 0x1111
 8006626:	4013      	ands	r3, r2
 8006628:	2b00      	cmp	r3, #0
 800662a:	d10f      	bne.n	800664c <HAL_TIM_Base_Stop_IT+0x48>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	6a1a      	ldr	r2, [r3, #32]
 8006632:	f240 4344 	movw	r3, #1092	; 0x444
 8006636:	4013      	ands	r3, r2
 8006638:	2b00      	cmp	r3, #0
 800663a:	d107      	bne.n	800664c <HAL_TIM_Base_Stop_IT+0x48>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	681a      	ldr	r2, [r3, #0]
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f022 0201 	bic.w	r2, r2, #1
 800664a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2201      	movs	r2, #1
 8006650:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006654:	2300      	movs	r3, #0
}
 8006656:	4618      	mov	r0, r3
 8006658:	370c      	adds	r7, #12
 800665a:	46bd      	mov	sp, r7
 800665c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006660:	4770      	bx	lr

08006662 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006662:	b580      	push	{r7, lr}
 8006664:	b082      	sub	sp, #8
 8006666:	af00      	add	r7, sp, #0
 8006668:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d101      	bne.n	8006674 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006670:	2301      	movs	r3, #1
 8006672:	e049      	b.n	8006708 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800667a:	b2db      	uxtb	r3, r3
 800667c:	2b00      	cmp	r3, #0
 800667e:	d106      	bne.n	800668e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2200      	movs	r2, #0
 8006684:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006688:	6878      	ldr	r0, [r7, #4]
 800668a:	f000 f841 	bl	8006710 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2202      	movs	r2, #2
 8006692:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681a      	ldr	r2, [r3, #0]
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	3304      	adds	r3, #4
 800669e:	4619      	mov	r1, r3
 80066a0:	4610      	mov	r0, r2
 80066a2:	f000 fd21 	bl	80070e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2201      	movs	r2, #1
 80066aa:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2201      	movs	r2, #1
 80066b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2201      	movs	r2, #1
 80066ba:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2201      	movs	r2, #1
 80066c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2201      	movs	r2, #1
 80066ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2201      	movs	r2, #1
 80066d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2201      	movs	r2, #1
 80066da:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2201      	movs	r2, #1
 80066e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2201      	movs	r2, #1
 80066ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2201      	movs	r2, #1
 80066f2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2201      	movs	r2, #1
 80066fa:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2201      	movs	r2, #1
 8006702:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006706:	2300      	movs	r3, #0
}
 8006708:	4618      	mov	r0, r3
 800670a:	3708      	adds	r7, #8
 800670c:	46bd      	mov	sp, r7
 800670e:	bd80      	pop	{r7, pc}

08006710 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006710:	b480      	push	{r7}
 8006712:	b083      	sub	sp, #12
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006718:	bf00      	nop
 800671a:	370c      	adds	r7, #12
 800671c:	46bd      	mov	sp, r7
 800671e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006722:	4770      	bx	lr

08006724 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b084      	sub	sp, #16
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
 800672c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d109      	bne.n	8006748 <HAL_TIM_PWM_Start+0x24>
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800673a:	b2db      	uxtb	r3, r3
 800673c:	2b01      	cmp	r3, #1
 800673e:	bf14      	ite	ne
 8006740:	2301      	movne	r3, #1
 8006742:	2300      	moveq	r3, #0
 8006744:	b2db      	uxtb	r3, r3
 8006746:	e03c      	b.n	80067c2 <HAL_TIM_PWM_Start+0x9e>
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	2b04      	cmp	r3, #4
 800674c:	d109      	bne.n	8006762 <HAL_TIM_PWM_Start+0x3e>
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006754:	b2db      	uxtb	r3, r3
 8006756:	2b01      	cmp	r3, #1
 8006758:	bf14      	ite	ne
 800675a:	2301      	movne	r3, #1
 800675c:	2300      	moveq	r3, #0
 800675e:	b2db      	uxtb	r3, r3
 8006760:	e02f      	b.n	80067c2 <HAL_TIM_PWM_Start+0x9e>
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	2b08      	cmp	r3, #8
 8006766:	d109      	bne.n	800677c <HAL_TIM_PWM_Start+0x58>
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800676e:	b2db      	uxtb	r3, r3
 8006770:	2b01      	cmp	r3, #1
 8006772:	bf14      	ite	ne
 8006774:	2301      	movne	r3, #1
 8006776:	2300      	moveq	r3, #0
 8006778:	b2db      	uxtb	r3, r3
 800677a:	e022      	b.n	80067c2 <HAL_TIM_PWM_Start+0x9e>
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	2b0c      	cmp	r3, #12
 8006780:	d109      	bne.n	8006796 <HAL_TIM_PWM_Start+0x72>
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006788:	b2db      	uxtb	r3, r3
 800678a:	2b01      	cmp	r3, #1
 800678c:	bf14      	ite	ne
 800678e:	2301      	movne	r3, #1
 8006790:	2300      	moveq	r3, #0
 8006792:	b2db      	uxtb	r3, r3
 8006794:	e015      	b.n	80067c2 <HAL_TIM_PWM_Start+0x9e>
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	2b10      	cmp	r3, #16
 800679a:	d109      	bne.n	80067b0 <HAL_TIM_PWM_Start+0x8c>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80067a2:	b2db      	uxtb	r3, r3
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	bf14      	ite	ne
 80067a8:	2301      	movne	r3, #1
 80067aa:	2300      	moveq	r3, #0
 80067ac:	b2db      	uxtb	r3, r3
 80067ae:	e008      	b.n	80067c2 <HAL_TIM_PWM_Start+0x9e>
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80067b6:	b2db      	uxtb	r3, r3
 80067b8:	2b01      	cmp	r3, #1
 80067ba:	bf14      	ite	ne
 80067bc:	2301      	movne	r3, #1
 80067be:	2300      	moveq	r3, #0
 80067c0:	b2db      	uxtb	r3, r3
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d001      	beq.n	80067ca <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80067c6:	2301      	movs	r3, #1
 80067c8:	e092      	b.n	80068f0 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d104      	bne.n	80067da <HAL_TIM_PWM_Start+0xb6>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2202      	movs	r2, #2
 80067d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80067d8:	e023      	b.n	8006822 <HAL_TIM_PWM_Start+0xfe>
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	2b04      	cmp	r3, #4
 80067de:	d104      	bne.n	80067ea <HAL_TIM_PWM_Start+0xc6>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2202      	movs	r2, #2
 80067e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80067e8:	e01b      	b.n	8006822 <HAL_TIM_PWM_Start+0xfe>
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	2b08      	cmp	r3, #8
 80067ee:	d104      	bne.n	80067fa <HAL_TIM_PWM_Start+0xd6>
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2202      	movs	r2, #2
 80067f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80067f8:	e013      	b.n	8006822 <HAL_TIM_PWM_Start+0xfe>
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	2b0c      	cmp	r3, #12
 80067fe:	d104      	bne.n	800680a <HAL_TIM_PWM_Start+0xe6>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2202      	movs	r2, #2
 8006804:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006808:	e00b      	b.n	8006822 <HAL_TIM_PWM_Start+0xfe>
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	2b10      	cmp	r3, #16
 800680e:	d104      	bne.n	800681a <HAL_TIM_PWM_Start+0xf6>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2202      	movs	r2, #2
 8006814:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006818:	e003      	b.n	8006822 <HAL_TIM_PWM_Start+0xfe>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2202      	movs	r2, #2
 800681e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	2201      	movs	r2, #1
 8006828:	6839      	ldr	r1, [r7, #0]
 800682a:	4618      	mov	r0, r3
 800682c:	f001 f888 	bl	8007940 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	4a30      	ldr	r2, [pc, #192]	; (80068f8 <HAL_TIM_PWM_Start+0x1d4>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d004      	beq.n	8006844 <HAL_TIM_PWM_Start+0x120>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	4a2f      	ldr	r2, [pc, #188]	; (80068fc <HAL_TIM_PWM_Start+0x1d8>)
 8006840:	4293      	cmp	r3, r2
 8006842:	d101      	bne.n	8006848 <HAL_TIM_PWM_Start+0x124>
 8006844:	2301      	movs	r3, #1
 8006846:	e000      	b.n	800684a <HAL_TIM_PWM_Start+0x126>
 8006848:	2300      	movs	r3, #0
 800684a:	2b00      	cmp	r3, #0
 800684c:	d007      	beq.n	800685e <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800685c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	4a25      	ldr	r2, [pc, #148]	; (80068f8 <HAL_TIM_PWM_Start+0x1d4>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d022      	beq.n	80068ae <HAL_TIM_PWM_Start+0x18a>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006870:	d01d      	beq.n	80068ae <HAL_TIM_PWM_Start+0x18a>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4a22      	ldr	r2, [pc, #136]	; (8006900 <HAL_TIM_PWM_Start+0x1dc>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d018      	beq.n	80068ae <HAL_TIM_PWM_Start+0x18a>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4a20      	ldr	r2, [pc, #128]	; (8006904 <HAL_TIM_PWM_Start+0x1e0>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d013      	beq.n	80068ae <HAL_TIM_PWM_Start+0x18a>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	4a1f      	ldr	r2, [pc, #124]	; (8006908 <HAL_TIM_PWM_Start+0x1e4>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d00e      	beq.n	80068ae <HAL_TIM_PWM_Start+0x18a>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	4a19      	ldr	r2, [pc, #100]	; (80068fc <HAL_TIM_PWM_Start+0x1d8>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d009      	beq.n	80068ae <HAL_TIM_PWM_Start+0x18a>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	4a1b      	ldr	r2, [pc, #108]	; (800690c <HAL_TIM_PWM_Start+0x1e8>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d004      	beq.n	80068ae <HAL_TIM_PWM_Start+0x18a>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4a19      	ldr	r2, [pc, #100]	; (8006910 <HAL_TIM_PWM_Start+0x1ec>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d115      	bne.n	80068da <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	689a      	ldr	r2, [r3, #8]
 80068b4:	4b17      	ldr	r3, [pc, #92]	; (8006914 <HAL_TIM_PWM_Start+0x1f0>)
 80068b6:	4013      	ands	r3, r2
 80068b8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	2b06      	cmp	r3, #6
 80068be:	d015      	beq.n	80068ec <HAL_TIM_PWM_Start+0x1c8>
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80068c6:	d011      	beq.n	80068ec <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	681a      	ldr	r2, [r3, #0]
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f042 0201 	orr.w	r2, r2, #1
 80068d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068d8:	e008      	b.n	80068ec <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	681a      	ldr	r2, [r3, #0]
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f042 0201 	orr.w	r2, r2, #1
 80068e8:	601a      	str	r2, [r3, #0]
 80068ea:	e000      	b.n	80068ee <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068ec:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80068ee:	2300      	movs	r3, #0
}
 80068f0:	4618      	mov	r0, r3
 80068f2:	3710      	adds	r7, #16
 80068f4:	46bd      	mov	sp, r7
 80068f6:	bd80      	pop	{r7, pc}
 80068f8:	40010000 	.word	0x40010000
 80068fc:	40010400 	.word	0x40010400
 8006900:	40000400 	.word	0x40000400
 8006904:	40000800 	.word	0x40000800
 8006908:	40000c00 	.word	0x40000c00
 800690c:	40014000 	.word	0x40014000
 8006910:	40001800 	.word	0x40001800
 8006914:	00010007 	.word	0x00010007

08006918 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b082      	sub	sp, #8
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
 8006920:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	2200      	movs	r2, #0
 8006928:	6839      	ldr	r1, [r7, #0]
 800692a:	4618      	mov	r0, r3
 800692c:	f001 f808 	bl	8007940 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	4a36      	ldr	r2, [pc, #216]	; (8006a10 <HAL_TIM_PWM_Stop+0xf8>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d004      	beq.n	8006944 <HAL_TIM_PWM_Stop+0x2c>
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	4a35      	ldr	r2, [pc, #212]	; (8006a14 <HAL_TIM_PWM_Stop+0xfc>)
 8006940:	4293      	cmp	r3, r2
 8006942:	d101      	bne.n	8006948 <HAL_TIM_PWM_Stop+0x30>
 8006944:	2301      	movs	r3, #1
 8006946:	e000      	b.n	800694a <HAL_TIM_PWM_Stop+0x32>
 8006948:	2300      	movs	r3, #0
 800694a:	2b00      	cmp	r3, #0
 800694c:	d017      	beq.n	800697e <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	6a1a      	ldr	r2, [r3, #32]
 8006954:	f241 1311 	movw	r3, #4369	; 0x1111
 8006958:	4013      	ands	r3, r2
 800695a:	2b00      	cmp	r3, #0
 800695c:	d10f      	bne.n	800697e <HAL_TIM_PWM_Stop+0x66>
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	6a1a      	ldr	r2, [r3, #32]
 8006964:	f240 4344 	movw	r3, #1092	; 0x444
 8006968:	4013      	ands	r3, r2
 800696a:	2b00      	cmp	r3, #0
 800696c:	d107      	bne.n	800697e <HAL_TIM_PWM_Stop+0x66>
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800697c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	6a1a      	ldr	r2, [r3, #32]
 8006984:	f241 1311 	movw	r3, #4369	; 0x1111
 8006988:	4013      	ands	r3, r2
 800698a:	2b00      	cmp	r3, #0
 800698c:	d10f      	bne.n	80069ae <HAL_TIM_PWM_Stop+0x96>
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	6a1a      	ldr	r2, [r3, #32]
 8006994:	f240 4344 	movw	r3, #1092	; 0x444
 8006998:	4013      	ands	r3, r2
 800699a:	2b00      	cmp	r3, #0
 800699c:	d107      	bne.n	80069ae <HAL_TIM_PWM_Stop+0x96>
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	681a      	ldr	r2, [r3, #0]
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f022 0201 	bic.w	r2, r2, #1
 80069ac:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d104      	bne.n	80069be <HAL_TIM_PWM_Stop+0xa6>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2201      	movs	r2, #1
 80069b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80069bc:	e023      	b.n	8006a06 <HAL_TIM_PWM_Stop+0xee>
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	2b04      	cmp	r3, #4
 80069c2:	d104      	bne.n	80069ce <HAL_TIM_PWM_Stop+0xb6>
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2201      	movs	r2, #1
 80069c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80069cc:	e01b      	b.n	8006a06 <HAL_TIM_PWM_Stop+0xee>
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	2b08      	cmp	r3, #8
 80069d2:	d104      	bne.n	80069de <HAL_TIM_PWM_Stop+0xc6>
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2201      	movs	r2, #1
 80069d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80069dc:	e013      	b.n	8006a06 <HAL_TIM_PWM_Stop+0xee>
 80069de:	683b      	ldr	r3, [r7, #0]
 80069e0:	2b0c      	cmp	r3, #12
 80069e2:	d104      	bne.n	80069ee <HAL_TIM_PWM_Stop+0xd6>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2201      	movs	r2, #1
 80069e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80069ec:	e00b      	b.n	8006a06 <HAL_TIM_PWM_Stop+0xee>
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	2b10      	cmp	r3, #16
 80069f2:	d104      	bne.n	80069fe <HAL_TIM_PWM_Stop+0xe6>
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2201      	movs	r2, #1
 80069f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80069fc:	e003      	b.n	8006a06 <HAL_TIM_PWM_Stop+0xee>
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2201      	movs	r2, #1
 8006a02:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8006a06:	2300      	movs	r3, #0
}
 8006a08:	4618      	mov	r0, r3
 8006a0a:	3708      	adds	r7, #8
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	bd80      	pop	{r7, pc}
 8006a10:	40010000 	.word	0x40010000
 8006a14:	40010400 	.word	0x40010400

08006a18 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b082      	sub	sp, #8
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	691b      	ldr	r3, [r3, #16]
 8006a26:	f003 0302 	and.w	r3, r3, #2
 8006a2a:	2b02      	cmp	r3, #2
 8006a2c:	d122      	bne.n	8006a74 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	68db      	ldr	r3, [r3, #12]
 8006a34:	f003 0302 	and.w	r3, r3, #2
 8006a38:	2b02      	cmp	r3, #2
 8006a3a:	d11b      	bne.n	8006a74 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f06f 0202 	mvn.w	r2, #2
 8006a44:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2201      	movs	r2, #1
 8006a4a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	699b      	ldr	r3, [r3, #24]
 8006a52:	f003 0303 	and.w	r3, r3, #3
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d003      	beq.n	8006a62 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006a5a:	6878      	ldr	r0, [r7, #4]
 8006a5c:	f000 fb26 	bl	80070ac <HAL_TIM_IC_CaptureCallback>
 8006a60:	e005      	b.n	8006a6e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a62:	6878      	ldr	r0, [r7, #4]
 8006a64:	f000 fb18 	bl	8007098 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a68:	6878      	ldr	r0, [r7, #4]
 8006a6a:	f000 fb29 	bl	80070c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2200      	movs	r2, #0
 8006a72:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	691b      	ldr	r3, [r3, #16]
 8006a7a:	f003 0304 	and.w	r3, r3, #4
 8006a7e:	2b04      	cmp	r3, #4
 8006a80:	d122      	bne.n	8006ac8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	68db      	ldr	r3, [r3, #12]
 8006a88:	f003 0304 	and.w	r3, r3, #4
 8006a8c:	2b04      	cmp	r3, #4
 8006a8e:	d11b      	bne.n	8006ac8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f06f 0204 	mvn.w	r2, #4
 8006a98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2202      	movs	r2, #2
 8006a9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	699b      	ldr	r3, [r3, #24]
 8006aa6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d003      	beq.n	8006ab6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006aae:	6878      	ldr	r0, [r7, #4]
 8006ab0:	f000 fafc 	bl	80070ac <HAL_TIM_IC_CaptureCallback>
 8006ab4:	e005      	b.n	8006ac2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ab6:	6878      	ldr	r0, [r7, #4]
 8006ab8:	f000 faee 	bl	8007098 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006abc:	6878      	ldr	r0, [r7, #4]
 8006abe:	f000 faff 	bl	80070c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	691b      	ldr	r3, [r3, #16]
 8006ace:	f003 0308 	and.w	r3, r3, #8
 8006ad2:	2b08      	cmp	r3, #8
 8006ad4:	d122      	bne.n	8006b1c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	68db      	ldr	r3, [r3, #12]
 8006adc:	f003 0308 	and.w	r3, r3, #8
 8006ae0:	2b08      	cmp	r3, #8
 8006ae2:	d11b      	bne.n	8006b1c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f06f 0208 	mvn.w	r2, #8
 8006aec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2204      	movs	r2, #4
 8006af2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	69db      	ldr	r3, [r3, #28]
 8006afa:	f003 0303 	and.w	r3, r3, #3
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d003      	beq.n	8006b0a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	f000 fad2 	bl	80070ac <HAL_TIM_IC_CaptureCallback>
 8006b08:	e005      	b.n	8006b16 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	f000 fac4 	bl	8007098 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b10:	6878      	ldr	r0, [r7, #4]
 8006b12:	f000 fad5 	bl	80070c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	691b      	ldr	r3, [r3, #16]
 8006b22:	f003 0310 	and.w	r3, r3, #16
 8006b26:	2b10      	cmp	r3, #16
 8006b28:	d122      	bne.n	8006b70 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	68db      	ldr	r3, [r3, #12]
 8006b30:	f003 0310 	and.w	r3, r3, #16
 8006b34:	2b10      	cmp	r3, #16
 8006b36:	d11b      	bne.n	8006b70 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f06f 0210 	mvn.w	r2, #16
 8006b40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2208      	movs	r2, #8
 8006b46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	69db      	ldr	r3, [r3, #28]
 8006b4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d003      	beq.n	8006b5e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b56:	6878      	ldr	r0, [r7, #4]
 8006b58:	f000 faa8 	bl	80070ac <HAL_TIM_IC_CaptureCallback>
 8006b5c:	e005      	b.n	8006b6a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b5e:	6878      	ldr	r0, [r7, #4]
 8006b60:	f000 fa9a 	bl	8007098 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b64:	6878      	ldr	r0, [r7, #4]
 8006b66:	f000 faab 	bl	80070c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	691b      	ldr	r3, [r3, #16]
 8006b76:	f003 0301 	and.w	r3, r3, #1
 8006b7a:	2b01      	cmp	r3, #1
 8006b7c:	d10e      	bne.n	8006b9c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	68db      	ldr	r3, [r3, #12]
 8006b84:	f003 0301 	and.w	r3, r3, #1
 8006b88:	2b01      	cmp	r3, #1
 8006b8a:	d107      	bne.n	8006b9c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f06f 0201 	mvn.w	r2, #1
 8006b94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006b96:	6878      	ldr	r0, [r7, #4]
 8006b98:	f7fc fe8a 	bl	80038b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	691b      	ldr	r3, [r3, #16]
 8006ba2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ba6:	2b80      	cmp	r3, #128	; 0x80
 8006ba8:	d10e      	bne.n	8006bc8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	68db      	ldr	r3, [r3, #12]
 8006bb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bb4:	2b80      	cmp	r3, #128	; 0x80
 8006bb6:	d107      	bne.n	8006bc8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006bc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006bc2:	6878      	ldr	r0, [r7, #4]
 8006bc4:	f000 ff7a 	bl	8007abc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	691b      	ldr	r3, [r3, #16]
 8006bce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bd2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006bd6:	d10e      	bne.n	8006bf6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	68db      	ldr	r3, [r3, #12]
 8006bde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006be2:	2b80      	cmp	r3, #128	; 0x80
 8006be4:	d107      	bne.n	8006bf6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006bee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006bf0:	6878      	ldr	r0, [r7, #4]
 8006bf2:	f000 ff6d 	bl	8007ad0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	691b      	ldr	r3, [r3, #16]
 8006bfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c00:	2b40      	cmp	r3, #64	; 0x40
 8006c02:	d10e      	bne.n	8006c22 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	68db      	ldr	r3, [r3, #12]
 8006c0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c0e:	2b40      	cmp	r3, #64	; 0x40
 8006c10:	d107      	bne.n	8006c22 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006c1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006c1c:	6878      	ldr	r0, [r7, #4]
 8006c1e:	f000 fa59 	bl	80070d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	691b      	ldr	r3, [r3, #16]
 8006c28:	f003 0320 	and.w	r3, r3, #32
 8006c2c:	2b20      	cmp	r3, #32
 8006c2e:	d10e      	bne.n	8006c4e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	68db      	ldr	r3, [r3, #12]
 8006c36:	f003 0320 	and.w	r3, r3, #32
 8006c3a:	2b20      	cmp	r3, #32
 8006c3c:	d107      	bne.n	8006c4e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f06f 0220 	mvn.w	r2, #32
 8006c46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006c48:	6878      	ldr	r0, [r7, #4]
 8006c4a:	f000 ff2d 	bl	8007aa8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006c4e:	bf00      	nop
 8006c50:	3708      	adds	r7, #8
 8006c52:	46bd      	mov	sp, r7
 8006c54:	bd80      	pop	{r7, pc}
	...

08006c58 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b086      	sub	sp, #24
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	60f8      	str	r0, [r7, #12]
 8006c60:	60b9      	str	r1, [r7, #8]
 8006c62:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006c64:	2300      	movs	r3, #0
 8006c66:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c6e:	2b01      	cmp	r3, #1
 8006c70:	d101      	bne.n	8006c76 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006c72:	2302      	movs	r3, #2
 8006c74:	e0ff      	b.n	8006e76 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	2201      	movs	r2, #1
 8006c7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2b14      	cmp	r3, #20
 8006c82:	f200 80f0 	bhi.w	8006e66 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006c86:	a201      	add	r2, pc, #4	; (adr r2, 8006c8c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006c88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c8c:	08006ce1 	.word	0x08006ce1
 8006c90:	08006e67 	.word	0x08006e67
 8006c94:	08006e67 	.word	0x08006e67
 8006c98:	08006e67 	.word	0x08006e67
 8006c9c:	08006d21 	.word	0x08006d21
 8006ca0:	08006e67 	.word	0x08006e67
 8006ca4:	08006e67 	.word	0x08006e67
 8006ca8:	08006e67 	.word	0x08006e67
 8006cac:	08006d63 	.word	0x08006d63
 8006cb0:	08006e67 	.word	0x08006e67
 8006cb4:	08006e67 	.word	0x08006e67
 8006cb8:	08006e67 	.word	0x08006e67
 8006cbc:	08006da3 	.word	0x08006da3
 8006cc0:	08006e67 	.word	0x08006e67
 8006cc4:	08006e67 	.word	0x08006e67
 8006cc8:	08006e67 	.word	0x08006e67
 8006ccc:	08006de5 	.word	0x08006de5
 8006cd0:	08006e67 	.word	0x08006e67
 8006cd4:	08006e67 	.word	0x08006e67
 8006cd8:	08006e67 	.word	0x08006e67
 8006cdc:	08006e25 	.word	0x08006e25
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	68b9      	ldr	r1, [r7, #8]
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	f000 fa9e 	bl	8007228 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	699a      	ldr	r2, [r3, #24]
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f042 0208 	orr.w	r2, r2, #8
 8006cfa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	699a      	ldr	r2, [r3, #24]
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f022 0204 	bic.w	r2, r2, #4
 8006d0a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	6999      	ldr	r1, [r3, #24]
 8006d12:	68bb      	ldr	r3, [r7, #8]
 8006d14:	691a      	ldr	r2, [r3, #16]
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	430a      	orrs	r2, r1
 8006d1c:	619a      	str	r2, [r3, #24]
      break;
 8006d1e:	e0a5      	b.n	8006e6c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	68b9      	ldr	r1, [r7, #8]
 8006d26:	4618      	mov	r0, r3
 8006d28:	f000 faf0 	bl	800730c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	699a      	ldr	r2, [r3, #24]
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006d3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	699a      	ldr	r2, [r3, #24]
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	6999      	ldr	r1, [r3, #24]
 8006d52:	68bb      	ldr	r3, [r7, #8]
 8006d54:	691b      	ldr	r3, [r3, #16]
 8006d56:	021a      	lsls	r2, r3, #8
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	430a      	orrs	r2, r1
 8006d5e:	619a      	str	r2, [r3, #24]
      break;
 8006d60:	e084      	b.n	8006e6c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	68b9      	ldr	r1, [r7, #8]
 8006d68:	4618      	mov	r0, r3
 8006d6a:	f000 fb47 	bl	80073fc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	69da      	ldr	r2, [r3, #28]
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f042 0208 	orr.w	r2, r2, #8
 8006d7c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	69da      	ldr	r2, [r3, #28]
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f022 0204 	bic.w	r2, r2, #4
 8006d8c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	69d9      	ldr	r1, [r3, #28]
 8006d94:	68bb      	ldr	r3, [r7, #8]
 8006d96:	691a      	ldr	r2, [r3, #16]
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	430a      	orrs	r2, r1
 8006d9e:	61da      	str	r2, [r3, #28]
      break;
 8006da0:	e064      	b.n	8006e6c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	68b9      	ldr	r1, [r7, #8]
 8006da8:	4618      	mov	r0, r3
 8006daa:	f000 fb9d 	bl	80074e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	69da      	ldr	r2, [r3, #28]
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006dbc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	69da      	ldr	r2, [r3, #28]
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006dcc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	69d9      	ldr	r1, [r3, #28]
 8006dd4:	68bb      	ldr	r3, [r7, #8]
 8006dd6:	691b      	ldr	r3, [r3, #16]
 8006dd8:	021a      	lsls	r2, r3, #8
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	430a      	orrs	r2, r1
 8006de0:	61da      	str	r2, [r3, #28]
      break;
 8006de2:	e043      	b.n	8006e6c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	68b9      	ldr	r1, [r7, #8]
 8006dea:	4618      	mov	r0, r3
 8006dec:	f000 fbd4 	bl	8007598 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f042 0208 	orr.w	r2, r2, #8
 8006dfe:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f022 0204 	bic.w	r2, r2, #4
 8006e0e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006e16:	68bb      	ldr	r3, [r7, #8]
 8006e18:	691a      	ldr	r2, [r3, #16]
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	430a      	orrs	r2, r1
 8006e20:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006e22:	e023      	b.n	8006e6c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	68b9      	ldr	r1, [r7, #8]
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	f000 fc06 	bl	800763c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e3e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e4e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006e56:	68bb      	ldr	r3, [r7, #8]
 8006e58:	691b      	ldr	r3, [r3, #16]
 8006e5a:	021a      	lsls	r2, r3, #8
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	430a      	orrs	r2, r1
 8006e62:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006e64:	e002      	b.n	8006e6c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006e66:	2301      	movs	r3, #1
 8006e68:	75fb      	strb	r3, [r7, #23]
      break;
 8006e6a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006e74:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e76:	4618      	mov	r0, r3
 8006e78:	3718      	adds	r7, #24
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	bd80      	pop	{r7, pc}
 8006e7e:	bf00      	nop

08006e80 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b084      	sub	sp, #16
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]
 8006e88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e94:	2b01      	cmp	r3, #1
 8006e96:	d101      	bne.n	8006e9c <HAL_TIM_ConfigClockSource+0x1c>
 8006e98:	2302      	movs	r3, #2
 8006e9a:	e0b4      	b.n	8007006 <HAL_TIM_ConfigClockSource+0x186>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2201      	movs	r2, #1
 8006ea0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2202      	movs	r2, #2
 8006ea8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	689b      	ldr	r3, [r3, #8]
 8006eb2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006eb4:	68ba      	ldr	r2, [r7, #8]
 8006eb6:	4b56      	ldr	r3, [pc, #344]	; (8007010 <HAL_TIM_ConfigClockSource+0x190>)
 8006eb8:	4013      	ands	r3, r2
 8006eba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006ec2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	68ba      	ldr	r2, [r7, #8]
 8006eca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ed4:	d03e      	beq.n	8006f54 <HAL_TIM_ConfigClockSource+0xd4>
 8006ed6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006eda:	f200 8087 	bhi.w	8006fec <HAL_TIM_ConfigClockSource+0x16c>
 8006ede:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ee2:	f000 8086 	beq.w	8006ff2 <HAL_TIM_ConfigClockSource+0x172>
 8006ee6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006eea:	d87f      	bhi.n	8006fec <HAL_TIM_ConfigClockSource+0x16c>
 8006eec:	2b70      	cmp	r3, #112	; 0x70
 8006eee:	d01a      	beq.n	8006f26 <HAL_TIM_ConfigClockSource+0xa6>
 8006ef0:	2b70      	cmp	r3, #112	; 0x70
 8006ef2:	d87b      	bhi.n	8006fec <HAL_TIM_ConfigClockSource+0x16c>
 8006ef4:	2b60      	cmp	r3, #96	; 0x60
 8006ef6:	d050      	beq.n	8006f9a <HAL_TIM_ConfigClockSource+0x11a>
 8006ef8:	2b60      	cmp	r3, #96	; 0x60
 8006efa:	d877      	bhi.n	8006fec <HAL_TIM_ConfigClockSource+0x16c>
 8006efc:	2b50      	cmp	r3, #80	; 0x50
 8006efe:	d03c      	beq.n	8006f7a <HAL_TIM_ConfigClockSource+0xfa>
 8006f00:	2b50      	cmp	r3, #80	; 0x50
 8006f02:	d873      	bhi.n	8006fec <HAL_TIM_ConfigClockSource+0x16c>
 8006f04:	2b40      	cmp	r3, #64	; 0x40
 8006f06:	d058      	beq.n	8006fba <HAL_TIM_ConfigClockSource+0x13a>
 8006f08:	2b40      	cmp	r3, #64	; 0x40
 8006f0a:	d86f      	bhi.n	8006fec <HAL_TIM_ConfigClockSource+0x16c>
 8006f0c:	2b30      	cmp	r3, #48	; 0x30
 8006f0e:	d064      	beq.n	8006fda <HAL_TIM_ConfigClockSource+0x15a>
 8006f10:	2b30      	cmp	r3, #48	; 0x30
 8006f12:	d86b      	bhi.n	8006fec <HAL_TIM_ConfigClockSource+0x16c>
 8006f14:	2b20      	cmp	r3, #32
 8006f16:	d060      	beq.n	8006fda <HAL_TIM_ConfigClockSource+0x15a>
 8006f18:	2b20      	cmp	r3, #32
 8006f1a:	d867      	bhi.n	8006fec <HAL_TIM_ConfigClockSource+0x16c>
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d05c      	beq.n	8006fda <HAL_TIM_ConfigClockSource+0x15a>
 8006f20:	2b10      	cmp	r3, #16
 8006f22:	d05a      	beq.n	8006fda <HAL_TIM_ConfigClockSource+0x15a>
 8006f24:	e062      	b.n	8006fec <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6818      	ldr	r0, [r3, #0]
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	6899      	ldr	r1, [r3, #8]
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	685a      	ldr	r2, [r3, #4]
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	68db      	ldr	r3, [r3, #12]
 8006f36:	f000 fce3 	bl	8007900 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	689b      	ldr	r3, [r3, #8]
 8006f40:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006f42:	68bb      	ldr	r3, [r7, #8]
 8006f44:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006f48:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	68ba      	ldr	r2, [r7, #8]
 8006f50:	609a      	str	r2, [r3, #8]
      break;
 8006f52:	e04f      	b.n	8006ff4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	6818      	ldr	r0, [r3, #0]
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	6899      	ldr	r1, [r3, #8]
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	685a      	ldr	r2, [r3, #4]
 8006f60:	683b      	ldr	r3, [r7, #0]
 8006f62:	68db      	ldr	r3, [r3, #12]
 8006f64:	f000 fccc 	bl	8007900 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	689a      	ldr	r2, [r3, #8]
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006f76:	609a      	str	r2, [r3, #8]
      break;
 8006f78:	e03c      	b.n	8006ff4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6818      	ldr	r0, [r3, #0]
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	6859      	ldr	r1, [r3, #4]
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	68db      	ldr	r3, [r3, #12]
 8006f86:	461a      	mov	r2, r3
 8006f88:	f000 fc40 	bl	800780c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	2150      	movs	r1, #80	; 0x50
 8006f92:	4618      	mov	r0, r3
 8006f94:	f000 fc99 	bl	80078ca <TIM_ITRx_SetConfig>
      break;
 8006f98:	e02c      	b.n	8006ff4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6818      	ldr	r0, [r3, #0]
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	6859      	ldr	r1, [r3, #4]
 8006fa2:	683b      	ldr	r3, [r7, #0]
 8006fa4:	68db      	ldr	r3, [r3, #12]
 8006fa6:	461a      	mov	r2, r3
 8006fa8:	f000 fc5f 	bl	800786a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	2160      	movs	r1, #96	; 0x60
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	f000 fc89 	bl	80078ca <TIM_ITRx_SetConfig>
      break;
 8006fb8:	e01c      	b.n	8006ff4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6818      	ldr	r0, [r3, #0]
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	6859      	ldr	r1, [r3, #4]
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	68db      	ldr	r3, [r3, #12]
 8006fc6:	461a      	mov	r2, r3
 8006fc8:	f000 fc20 	bl	800780c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	2140      	movs	r1, #64	; 0x40
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	f000 fc79 	bl	80078ca <TIM_ITRx_SetConfig>
      break;
 8006fd8:	e00c      	b.n	8006ff4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681a      	ldr	r2, [r3, #0]
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	4619      	mov	r1, r3
 8006fe4:	4610      	mov	r0, r2
 8006fe6:	f000 fc70 	bl	80078ca <TIM_ITRx_SetConfig>
      break;
 8006fea:	e003      	b.n	8006ff4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006fec:	2301      	movs	r3, #1
 8006fee:	73fb      	strb	r3, [r7, #15]
      break;
 8006ff0:	e000      	b.n	8006ff4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006ff2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2201      	movs	r2, #1
 8006ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2200      	movs	r2, #0
 8007000:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007004:	7bfb      	ldrb	r3, [r7, #15]
}
 8007006:	4618      	mov	r0, r3
 8007008:	3710      	adds	r7, #16
 800700a:	46bd      	mov	sp, r7
 800700c:	bd80      	pop	{r7, pc}
 800700e:	bf00      	nop
 8007010:	fffeff88 	.word	0xfffeff88

08007014 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	b082      	sub	sp, #8
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
 800701c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007024:	2b01      	cmp	r3, #1
 8007026:	d101      	bne.n	800702c <HAL_TIM_SlaveConfigSynchro+0x18>
 8007028:	2302      	movs	r3, #2
 800702a:	e031      	b.n	8007090 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2201      	movs	r2, #1
 8007030:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2202      	movs	r2, #2
 8007038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800703c:	6839      	ldr	r1, [r7, #0]
 800703e:	6878      	ldr	r0, [r7, #4]
 8007040:	f000 fb50 	bl	80076e4 <TIM_SlaveTimer_SetConfig>
 8007044:	4603      	mov	r3, r0
 8007046:	2b00      	cmp	r3, #0
 8007048:	d009      	beq.n	800705e <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2201      	movs	r2, #1
 800704e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2200      	movs	r2, #0
 8007056:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800705a:	2301      	movs	r3, #1
 800705c:	e018      	b.n	8007090 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	68da      	ldr	r2, [r3, #12]
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800706c:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	68da      	ldr	r2, [r3, #12]
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800707c:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2201      	movs	r2, #1
 8007082:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	2200      	movs	r2, #0
 800708a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800708e:	2300      	movs	r3, #0
}
 8007090:	4618      	mov	r0, r3
 8007092:	3708      	adds	r7, #8
 8007094:	46bd      	mov	sp, r7
 8007096:	bd80      	pop	{r7, pc}

08007098 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007098:	b480      	push	{r7}
 800709a:	b083      	sub	sp, #12
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80070a0:	bf00      	nop
 80070a2:	370c      	adds	r7, #12
 80070a4:	46bd      	mov	sp, r7
 80070a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070aa:	4770      	bx	lr

080070ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80070ac:	b480      	push	{r7}
 80070ae:	b083      	sub	sp, #12
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80070b4:	bf00      	nop
 80070b6:	370c      	adds	r7, #12
 80070b8:	46bd      	mov	sp, r7
 80070ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070be:	4770      	bx	lr

080070c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80070c0:	b480      	push	{r7}
 80070c2:	b083      	sub	sp, #12
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80070c8:	bf00      	nop
 80070ca:	370c      	adds	r7, #12
 80070cc:	46bd      	mov	sp, r7
 80070ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d2:	4770      	bx	lr

080070d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80070d4:	b480      	push	{r7}
 80070d6:	b083      	sub	sp, #12
 80070d8:	af00      	add	r7, sp, #0
 80070da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80070dc:	bf00      	nop
 80070de:	370c      	adds	r7, #12
 80070e0:	46bd      	mov	sp, r7
 80070e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e6:	4770      	bx	lr

080070e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80070e8:	b480      	push	{r7}
 80070ea:	b085      	sub	sp, #20
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]
 80070f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	4a40      	ldr	r2, [pc, #256]	; (80071fc <TIM_Base_SetConfig+0x114>)
 80070fc:	4293      	cmp	r3, r2
 80070fe:	d013      	beq.n	8007128 <TIM_Base_SetConfig+0x40>
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007106:	d00f      	beq.n	8007128 <TIM_Base_SetConfig+0x40>
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	4a3d      	ldr	r2, [pc, #244]	; (8007200 <TIM_Base_SetConfig+0x118>)
 800710c:	4293      	cmp	r3, r2
 800710e:	d00b      	beq.n	8007128 <TIM_Base_SetConfig+0x40>
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	4a3c      	ldr	r2, [pc, #240]	; (8007204 <TIM_Base_SetConfig+0x11c>)
 8007114:	4293      	cmp	r3, r2
 8007116:	d007      	beq.n	8007128 <TIM_Base_SetConfig+0x40>
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	4a3b      	ldr	r2, [pc, #236]	; (8007208 <TIM_Base_SetConfig+0x120>)
 800711c:	4293      	cmp	r3, r2
 800711e:	d003      	beq.n	8007128 <TIM_Base_SetConfig+0x40>
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	4a3a      	ldr	r2, [pc, #232]	; (800720c <TIM_Base_SetConfig+0x124>)
 8007124:	4293      	cmp	r3, r2
 8007126:	d108      	bne.n	800713a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800712e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	685b      	ldr	r3, [r3, #4]
 8007134:	68fa      	ldr	r2, [r7, #12]
 8007136:	4313      	orrs	r3, r2
 8007138:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	4a2f      	ldr	r2, [pc, #188]	; (80071fc <TIM_Base_SetConfig+0x114>)
 800713e:	4293      	cmp	r3, r2
 8007140:	d02b      	beq.n	800719a <TIM_Base_SetConfig+0xb2>
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007148:	d027      	beq.n	800719a <TIM_Base_SetConfig+0xb2>
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	4a2c      	ldr	r2, [pc, #176]	; (8007200 <TIM_Base_SetConfig+0x118>)
 800714e:	4293      	cmp	r3, r2
 8007150:	d023      	beq.n	800719a <TIM_Base_SetConfig+0xb2>
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	4a2b      	ldr	r2, [pc, #172]	; (8007204 <TIM_Base_SetConfig+0x11c>)
 8007156:	4293      	cmp	r3, r2
 8007158:	d01f      	beq.n	800719a <TIM_Base_SetConfig+0xb2>
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	4a2a      	ldr	r2, [pc, #168]	; (8007208 <TIM_Base_SetConfig+0x120>)
 800715e:	4293      	cmp	r3, r2
 8007160:	d01b      	beq.n	800719a <TIM_Base_SetConfig+0xb2>
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	4a29      	ldr	r2, [pc, #164]	; (800720c <TIM_Base_SetConfig+0x124>)
 8007166:	4293      	cmp	r3, r2
 8007168:	d017      	beq.n	800719a <TIM_Base_SetConfig+0xb2>
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	4a28      	ldr	r2, [pc, #160]	; (8007210 <TIM_Base_SetConfig+0x128>)
 800716e:	4293      	cmp	r3, r2
 8007170:	d013      	beq.n	800719a <TIM_Base_SetConfig+0xb2>
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	4a27      	ldr	r2, [pc, #156]	; (8007214 <TIM_Base_SetConfig+0x12c>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d00f      	beq.n	800719a <TIM_Base_SetConfig+0xb2>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	4a26      	ldr	r2, [pc, #152]	; (8007218 <TIM_Base_SetConfig+0x130>)
 800717e:	4293      	cmp	r3, r2
 8007180:	d00b      	beq.n	800719a <TIM_Base_SetConfig+0xb2>
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	4a25      	ldr	r2, [pc, #148]	; (800721c <TIM_Base_SetConfig+0x134>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d007      	beq.n	800719a <TIM_Base_SetConfig+0xb2>
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	4a24      	ldr	r2, [pc, #144]	; (8007220 <TIM_Base_SetConfig+0x138>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d003      	beq.n	800719a <TIM_Base_SetConfig+0xb2>
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	4a23      	ldr	r2, [pc, #140]	; (8007224 <TIM_Base_SetConfig+0x13c>)
 8007196:	4293      	cmp	r3, r2
 8007198:	d108      	bne.n	80071ac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80071a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	68db      	ldr	r3, [r3, #12]
 80071a6:	68fa      	ldr	r2, [r7, #12]
 80071a8:	4313      	orrs	r3, r2
 80071aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	695b      	ldr	r3, [r3, #20]
 80071b6:	4313      	orrs	r3, r2
 80071b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	68fa      	ldr	r2, [r7, #12]
 80071be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	689a      	ldr	r2, [r3, #8]
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80071c8:	683b      	ldr	r3, [r7, #0]
 80071ca:	681a      	ldr	r2, [r3, #0]
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	4a0a      	ldr	r2, [pc, #40]	; (80071fc <TIM_Base_SetConfig+0x114>)
 80071d4:	4293      	cmp	r3, r2
 80071d6:	d003      	beq.n	80071e0 <TIM_Base_SetConfig+0xf8>
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	4a0c      	ldr	r2, [pc, #48]	; (800720c <TIM_Base_SetConfig+0x124>)
 80071dc:	4293      	cmp	r3, r2
 80071de:	d103      	bne.n	80071e8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	691a      	ldr	r2, [r3, #16]
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2201      	movs	r2, #1
 80071ec:	615a      	str	r2, [r3, #20]
}
 80071ee:	bf00      	nop
 80071f0:	3714      	adds	r7, #20
 80071f2:	46bd      	mov	sp, r7
 80071f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f8:	4770      	bx	lr
 80071fa:	bf00      	nop
 80071fc:	40010000 	.word	0x40010000
 8007200:	40000400 	.word	0x40000400
 8007204:	40000800 	.word	0x40000800
 8007208:	40000c00 	.word	0x40000c00
 800720c:	40010400 	.word	0x40010400
 8007210:	40014000 	.word	0x40014000
 8007214:	40014400 	.word	0x40014400
 8007218:	40014800 	.word	0x40014800
 800721c:	40001800 	.word	0x40001800
 8007220:	40001c00 	.word	0x40001c00
 8007224:	40002000 	.word	0x40002000

08007228 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007228:	b480      	push	{r7}
 800722a:	b087      	sub	sp, #28
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
 8007230:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	6a1b      	ldr	r3, [r3, #32]
 8007236:	f023 0201 	bic.w	r2, r3, #1
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6a1b      	ldr	r3, [r3, #32]
 8007242:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	685b      	ldr	r3, [r3, #4]
 8007248:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	699b      	ldr	r3, [r3, #24]
 800724e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007250:	68fa      	ldr	r2, [r7, #12]
 8007252:	4b2b      	ldr	r3, [pc, #172]	; (8007300 <TIM_OC1_SetConfig+0xd8>)
 8007254:	4013      	ands	r3, r2
 8007256:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	f023 0303 	bic.w	r3, r3, #3
 800725e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007260:	683b      	ldr	r3, [r7, #0]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	68fa      	ldr	r2, [r7, #12]
 8007266:	4313      	orrs	r3, r2
 8007268:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800726a:	697b      	ldr	r3, [r7, #20]
 800726c:	f023 0302 	bic.w	r3, r3, #2
 8007270:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	689b      	ldr	r3, [r3, #8]
 8007276:	697a      	ldr	r2, [r7, #20]
 8007278:	4313      	orrs	r3, r2
 800727a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	4a21      	ldr	r2, [pc, #132]	; (8007304 <TIM_OC1_SetConfig+0xdc>)
 8007280:	4293      	cmp	r3, r2
 8007282:	d003      	beq.n	800728c <TIM_OC1_SetConfig+0x64>
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	4a20      	ldr	r2, [pc, #128]	; (8007308 <TIM_OC1_SetConfig+0xe0>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d10c      	bne.n	80072a6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800728c:	697b      	ldr	r3, [r7, #20]
 800728e:	f023 0308 	bic.w	r3, r3, #8
 8007292:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007294:	683b      	ldr	r3, [r7, #0]
 8007296:	68db      	ldr	r3, [r3, #12]
 8007298:	697a      	ldr	r2, [r7, #20]
 800729a:	4313      	orrs	r3, r2
 800729c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800729e:	697b      	ldr	r3, [r7, #20]
 80072a0:	f023 0304 	bic.w	r3, r3, #4
 80072a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	4a16      	ldr	r2, [pc, #88]	; (8007304 <TIM_OC1_SetConfig+0xdc>)
 80072aa:	4293      	cmp	r3, r2
 80072ac:	d003      	beq.n	80072b6 <TIM_OC1_SetConfig+0x8e>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	4a15      	ldr	r2, [pc, #84]	; (8007308 <TIM_OC1_SetConfig+0xe0>)
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d111      	bne.n	80072da <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80072b6:	693b      	ldr	r3, [r7, #16]
 80072b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80072bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80072be:	693b      	ldr	r3, [r7, #16]
 80072c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80072c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	695b      	ldr	r3, [r3, #20]
 80072ca:	693a      	ldr	r2, [r7, #16]
 80072cc:	4313      	orrs	r3, r2
 80072ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80072d0:	683b      	ldr	r3, [r7, #0]
 80072d2:	699b      	ldr	r3, [r3, #24]
 80072d4:	693a      	ldr	r2, [r7, #16]
 80072d6:	4313      	orrs	r3, r2
 80072d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	693a      	ldr	r2, [r7, #16]
 80072de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	68fa      	ldr	r2, [r7, #12]
 80072e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	685a      	ldr	r2, [r3, #4]
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	697a      	ldr	r2, [r7, #20]
 80072f2:	621a      	str	r2, [r3, #32]
}
 80072f4:	bf00      	nop
 80072f6:	371c      	adds	r7, #28
 80072f8:	46bd      	mov	sp, r7
 80072fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fe:	4770      	bx	lr
 8007300:	fffeff8f 	.word	0xfffeff8f
 8007304:	40010000 	.word	0x40010000
 8007308:	40010400 	.word	0x40010400

0800730c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800730c:	b480      	push	{r7}
 800730e:	b087      	sub	sp, #28
 8007310:	af00      	add	r7, sp, #0
 8007312:	6078      	str	r0, [r7, #4]
 8007314:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6a1b      	ldr	r3, [r3, #32]
 800731a:	f023 0210 	bic.w	r2, r3, #16
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6a1b      	ldr	r3, [r3, #32]
 8007326:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	685b      	ldr	r3, [r3, #4]
 800732c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	699b      	ldr	r3, [r3, #24]
 8007332:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007334:	68fa      	ldr	r2, [r7, #12]
 8007336:	4b2e      	ldr	r3, [pc, #184]	; (80073f0 <TIM_OC2_SetConfig+0xe4>)
 8007338:	4013      	ands	r3, r2
 800733a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007342:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	021b      	lsls	r3, r3, #8
 800734a:	68fa      	ldr	r2, [r7, #12]
 800734c:	4313      	orrs	r3, r2
 800734e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007350:	697b      	ldr	r3, [r7, #20]
 8007352:	f023 0320 	bic.w	r3, r3, #32
 8007356:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	689b      	ldr	r3, [r3, #8]
 800735c:	011b      	lsls	r3, r3, #4
 800735e:	697a      	ldr	r2, [r7, #20]
 8007360:	4313      	orrs	r3, r2
 8007362:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	4a23      	ldr	r2, [pc, #140]	; (80073f4 <TIM_OC2_SetConfig+0xe8>)
 8007368:	4293      	cmp	r3, r2
 800736a:	d003      	beq.n	8007374 <TIM_OC2_SetConfig+0x68>
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	4a22      	ldr	r2, [pc, #136]	; (80073f8 <TIM_OC2_SetConfig+0xec>)
 8007370:	4293      	cmp	r3, r2
 8007372:	d10d      	bne.n	8007390 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007374:	697b      	ldr	r3, [r7, #20]
 8007376:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800737a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800737c:	683b      	ldr	r3, [r7, #0]
 800737e:	68db      	ldr	r3, [r3, #12]
 8007380:	011b      	lsls	r3, r3, #4
 8007382:	697a      	ldr	r2, [r7, #20]
 8007384:	4313      	orrs	r3, r2
 8007386:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007388:	697b      	ldr	r3, [r7, #20]
 800738a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800738e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	4a18      	ldr	r2, [pc, #96]	; (80073f4 <TIM_OC2_SetConfig+0xe8>)
 8007394:	4293      	cmp	r3, r2
 8007396:	d003      	beq.n	80073a0 <TIM_OC2_SetConfig+0x94>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	4a17      	ldr	r2, [pc, #92]	; (80073f8 <TIM_OC2_SetConfig+0xec>)
 800739c:	4293      	cmp	r3, r2
 800739e:	d113      	bne.n	80073c8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80073a0:	693b      	ldr	r3, [r7, #16]
 80073a2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80073a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80073a8:	693b      	ldr	r3, [r7, #16]
 80073aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80073ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	695b      	ldr	r3, [r3, #20]
 80073b4:	009b      	lsls	r3, r3, #2
 80073b6:	693a      	ldr	r2, [r7, #16]
 80073b8:	4313      	orrs	r3, r2
 80073ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	699b      	ldr	r3, [r3, #24]
 80073c0:	009b      	lsls	r3, r3, #2
 80073c2:	693a      	ldr	r2, [r7, #16]
 80073c4:	4313      	orrs	r3, r2
 80073c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	693a      	ldr	r2, [r7, #16]
 80073cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	68fa      	ldr	r2, [r7, #12]
 80073d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	685a      	ldr	r2, [r3, #4]
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	697a      	ldr	r2, [r7, #20]
 80073e0:	621a      	str	r2, [r3, #32]
}
 80073e2:	bf00      	nop
 80073e4:	371c      	adds	r7, #28
 80073e6:	46bd      	mov	sp, r7
 80073e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ec:	4770      	bx	lr
 80073ee:	bf00      	nop
 80073f0:	feff8fff 	.word	0xfeff8fff
 80073f4:	40010000 	.word	0x40010000
 80073f8:	40010400 	.word	0x40010400

080073fc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80073fc:	b480      	push	{r7}
 80073fe:	b087      	sub	sp, #28
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
 8007404:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6a1b      	ldr	r3, [r3, #32]
 800740a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6a1b      	ldr	r3, [r3, #32]
 8007416:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	685b      	ldr	r3, [r3, #4]
 800741c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	69db      	ldr	r3, [r3, #28]
 8007422:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007424:	68fa      	ldr	r2, [r7, #12]
 8007426:	4b2d      	ldr	r3, [pc, #180]	; (80074dc <TIM_OC3_SetConfig+0xe0>)
 8007428:	4013      	ands	r3, r2
 800742a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	f023 0303 	bic.w	r3, r3, #3
 8007432:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	68fa      	ldr	r2, [r7, #12]
 800743a:	4313      	orrs	r3, r2
 800743c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800743e:	697b      	ldr	r3, [r7, #20]
 8007440:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007444:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	689b      	ldr	r3, [r3, #8]
 800744a:	021b      	lsls	r3, r3, #8
 800744c:	697a      	ldr	r2, [r7, #20]
 800744e:	4313      	orrs	r3, r2
 8007450:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	4a22      	ldr	r2, [pc, #136]	; (80074e0 <TIM_OC3_SetConfig+0xe4>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d003      	beq.n	8007462 <TIM_OC3_SetConfig+0x66>
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	4a21      	ldr	r2, [pc, #132]	; (80074e4 <TIM_OC3_SetConfig+0xe8>)
 800745e:	4293      	cmp	r3, r2
 8007460:	d10d      	bne.n	800747e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007462:	697b      	ldr	r3, [r7, #20]
 8007464:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007468:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800746a:	683b      	ldr	r3, [r7, #0]
 800746c:	68db      	ldr	r3, [r3, #12]
 800746e:	021b      	lsls	r3, r3, #8
 8007470:	697a      	ldr	r2, [r7, #20]
 8007472:	4313      	orrs	r3, r2
 8007474:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007476:	697b      	ldr	r3, [r7, #20]
 8007478:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800747c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	4a17      	ldr	r2, [pc, #92]	; (80074e0 <TIM_OC3_SetConfig+0xe4>)
 8007482:	4293      	cmp	r3, r2
 8007484:	d003      	beq.n	800748e <TIM_OC3_SetConfig+0x92>
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	4a16      	ldr	r2, [pc, #88]	; (80074e4 <TIM_OC3_SetConfig+0xe8>)
 800748a:	4293      	cmp	r3, r2
 800748c:	d113      	bne.n	80074b6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800748e:	693b      	ldr	r3, [r7, #16]
 8007490:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007494:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007496:	693b      	ldr	r3, [r7, #16]
 8007498:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800749c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	695b      	ldr	r3, [r3, #20]
 80074a2:	011b      	lsls	r3, r3, #4
 80074a4:	693a      	ldr	r2, [r7, #16]
 80074a6:	4313      	orrs	r3, r2
 80074a8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80074aa:	683b      	ldr	r3, [r7, #0]
 80074ac:	699b      	ldr	r3, [r3, #24]
 80074ae:	011b      	lsls	r3, r3, #4
 80074b0:	693a      	ldr	r2, [r7, #16]
 80074b2:	4313      	orrs	r3, r2
 80074b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	693a      	ldr	r2, [r7, #16]
 80074ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	68fa      	ldr	r2, [r7, #12]
 80074c0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	685a      	ldr	r2, [r3, #4]
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	697a      	ldr	r2, [r7, #20]
 80074ce:	621a      	str	r2, [r3, #32]
}
 80074d0:	bf00      	nop
 80074d2:	371c      	adds	r7, #28
 80074d4:	46bd      	mov	sp, r7
 80074d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074da:	4770      	bx	lr
 80074dc:	fffeff8f 	.word	0xfffeff8f
 80074e0:	40010000 	.word	0x40010000
 80074e4:	40010400 	.word	0x40010400

080074e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80074e8:	b480      	push	{r7}
 80074ea:	b087      	sub	sp, #28
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
 80074f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6a1b      	ldr	r3, [r3, #32]
 80074f6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	6a1b      	ldr	r3, [r3, #32]
 8007502:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	685b      	ldr	r3, [r3, #4]
 8007508:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	69db      	ldr	r3, [r3, #28]
 800750e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007510:	68fa      	ldr	r2, [r7, #12]
 8007512:	4b1e      	ldr	r3, [pc, #120]	; (800758c <TIM_OC4_SetConfig+0xa4>)
 8007514:	4013      	ands	r3, r2
 8007516:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800751e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	021b      	lsls	r3, r3, #8
 8007526:	68fa      	ldr	r2, [r7, #12]
 8007528:	4313      	orrs	r3, r2
 800752a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800752c:	693b      	ldr	r3, [r7, #16]
 800752e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007532:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	689b      	ldr	r3, [r3, #8]
 8007538:	031b      	lsls	r3, r3, #12
 800753a:	693a      	ldr	r2, [r7, #16]
 800753c:	4313      	orrs	r3, r2
 800753e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	4a13      	ldr	r2, [pc, #76]	; (8007590 <TIM_OC4_SetConfig+0xa8>)
 8007544:	4293      	cmp	r3, r2
 8007546:	d003      	beq.n	8007550 <TIM_OC4_SetConfig+0x68>
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	4a12      	ldr	r2, [pc, #72]	; (8007594 <TIM_OC4_SetConfig+0xac>)
 800754c:	4293      	cmp	r3, r2
 800754e:	d109      	bne.n	8007564 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007550:	697b      	ldr	r3, [r7, #20]
 8007552:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007556:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	695b      	ldr	r3, [r3, #20]
 800755c:	019b      	lsls	r3, r3, #6
 800755e:	697a      	ldr	r2, [r7, #20]
 8007560:	4313      	orrs	r3, r2
 8007562:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	697a      	ldr	r2, [r7, #20]
 8007568:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	68fa      	ldr	r2, [r7, #12]
 800756e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	685a      	ldr	r2, [r3, #4]
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	693a      	ldr	r2, [r7, #16]
 800757c:	621a      	str	r2, [r3, #32]
}
 800757e:	bf00      	nop
 8007580:	371c      	adds	r7, #28
 8007582:	46bd      	mov	sp, r7
 8007584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007588:	4770      	bx	lr
 800758a:	bf00      	nop
 800758c:	feff8fff 	.word	0xfeff8fff
 8007590:	40010000 	.word	0x40010000
 8007594:	40010400 	.word	0x40010400

08007598 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007598:	b480      	push	{r7}
 800759a:	b087      	sub	sp, #28
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]
 80075a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6a1b      	ldr	r3, [r3, #32]
 80075a6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	6a1b      	ldr	r3, [r3, #32]
 80075b2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	685b      	ldr	r3, [r3, #4]
 80075b8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80075c0:	68fa      	ldr	r2, [r7, #12]
 80075c2:	4b1b      	ldr	r3, [pc, #108]	; (8007630 <TIM_OC5_SetConfig+0x98>)
 80075c4:	4013      	ands	r3, r2
 80075c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80075c8:	683b      	ldr	r3, [r7, #0]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	68fa      	ldr	r2, [r7, #12]
 80075ce:	4313      	orrs	r3, r2
 80075d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80075d2:	693b      	ldr	r3, [r7, #16]
 80075d4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80075d8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	689b      	ldr	r3, [r3, #8]
 80075de:	041b      	lsls	r3, r3, #16
 80075e0:	693a      	ldr	r2, [r7, #16]
 80075e2:	4313      	orrs	r3, r2
 80075e4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	4a12      	ldr	r2, [pc, #72]	; (8007634 <TIM_OC5_SetConfig+0x9c>)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d003      	beq.n	80075f6 <TIM_OC5_SetConfig+0x5e>
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	4a11      	ldr	r2, [pc, #68]	; (8007638 <TIM_OC5_SetConfig+0xa0>)
 80075f2:	4293      	cmp	r3, r2
 80075f4:	d109      	bne.n	800760a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80075f6:	697b      	ldr	r3, [r7, #20]
 80075f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80075fc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	695b      	ldr	r3, [r3, #20]
 8007602:	021b      	lsls	r3, r3, #8
 8007604:	697a      	ldr	r2, [r7, #20]
 8007606:	4313      	orrs	r3, r2
 8007608:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	697a      	ldr	r2, [r7, #20]
 800760e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	68fa      	ldr	r2, [r7, #12]
 8007614:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	685a      	ldr	r2, [r3, #4]
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	693a      	ldr	r2, [r7, #16]
 8007622:	621a      	str	r2, [r3, #32]
}
 8007624:	bf00      	nop
 8007626:	371c      	adds	r7, #28
 8007628:	46bd      	mov	sp, r7
 800762a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762e:	4770      	bx	lr
 8007630:	fffeff8f 	.word	0xfffeff8f
 8007634:	40010000 	.word	0x40010000
 8007638:	40010400 	.word	0x40010400

0800763c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800763c:	b480      	push	{r7}
 800763e:	b087      	sub	sp, #28
 8007640:	af00      	add	r7, sp, #0
 8007642:	6078      	str	r0, [r7, #4]
 8007644:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	6a1b      	ldr	r3, [r3, #32]
 800764a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	6a1b      	ldr	r3, [r3, #32]
 8007656:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	685b      	ldr	r3, [r3, #4]
 800765c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007662:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007664:	68fa      	ldr	r2, [r7, #12]
 8007666:	4b1c      	ldr	r3, [pc, #112]	; (80076d8 <TIM_OC6_SetConfig+0x9c>)
 8007668:	4013      	ands	r3, r2
 800766a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	021b      	lsls	r3, r3, #8
 8007672:	68fa      	ldr	r2, [r7, #12]
 8007674:	4313      	orrs	r3, r2
 8007676:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007678:	693b      	ldr	r3, [r7, #16]
 800767a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800767e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007680:	683b      	ldr	r3, [r7, #0]
 8007682:	689b      	ldr	r3, [r3, #8]
 8007684:	051b      	lsls	r3, r3, #20
 8007686:	693a      	ldr	r2, [r7, #16]
 8007688:	4313      	orrs	r3, r2
 800768a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	4a13      	ldr	r2, [pc, #76]	; (80076dc <TIM_OC6_SetConfig+0xa0>)
 8007690:	4293      	cmp	r3, r2
 8007692:	d003      	beq.n	800769c <TIM_OC6_SetConfig+0x60>
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	4a12      	ldr	r2, [pc, #72]	; (80076e0 <TIM_OC6_SetConfig+0xa4>)
 8007698:	4293      	cmp	r3, r2
 800769a:	d109      	bne.n	80076b0 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800769c:	697b      	ldr	r3, [r7, #20]
 800769e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80076a2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	695b      	ldr	r3, [r3, #20]
 80076a8:	029b      	lsls	r3, r3, #10
 80076aa:	697a      	ldr	r2, [r7, #20]
 80076ac:	4313      	orrs	r3, r2
 80076ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	697a      	ldr	r2, [r7, #20]
 80076b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	68fa      	ldr	r2, [r7, #12]
 80076ba:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80076bc:	683b      	ldr	r3, [r7, #0]
 80076be:	685a      	ldr	r2, [r3, #4]
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	693a      	ldr	r2, [r7, #16]
 80076c8:	621a      	str	r2, [r3, #32]
}
 80076ca:	bf00      	nop
 80076cc:	371c      	adds	r7, #28
 80076ce:	46bd      	mov	sp, r7
 80076d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d4:	4770      	bx	lr
 80076d6:	bf00      	nop
 80076d8:	feff8fff 	.word	0xfeff8fff
 80076dc:	40010000 	.word	0x40010000
 80076e0:	40010400 	.word	0x40010400

080076e4 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b086      	sub	sp, #24
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
 80076ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80076ee:	2300      	movs	r3, #0
 80076f0:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	689b      	ldr	r3, [r3, #8]
 80076f8:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80076fa:	693b      	ldr	r3, [r7, #16]
 80076fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007700:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	685b      	ldr	r3, [r3, #4]
 8007706:	693a      	ldr	r2, [r7, #16]
 8007708:	4313      	orrs	r3, r2
 800770a:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800770c:	693a      	ldr	r2, [r7, #16]
 800770e:	4b3e      	ldr	r3, [pc, #248]	; (8007808 <TIM_SlaveTimer_SetConfig+0x124>)
 8007710:	4013      	ands	r3, r2
 8007712:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	693a      	ldr	r2, [r7, #16]
 800771a:	4313      	orrs	r3, r2
 800771c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	693a      	ldr	r2, [r7, #16]
 8007724:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	685b      	ldr	r3, [r3, #4]
 800772a:	2b70      	cmp	r3, #112	; 0x70
 800772c:	d01a      	beq.n	8007764 <TIM_SlaveTimer_SetConfig+0x80>
 800772e:	2b70      	cmp	r3, #112	; 0x70
 8007730:	d860      	bhi.n	80077f4 <TIM_SlaveTimer_SetConfig+0x110>
 8007732:	2b60      	cmp	r3, #96	; 0x60
 8007734:	d054      	beq.n	80077e0 <TIM_SlaveTimer_SetConfig+0xfc>
 8007736:	2b60      	cmp	r3, #96	; 0x60
 8007738:	d85c      	bhi.n	80077f4 <TIM_SlaveTimer_SetConfig+0x110>
 800773a:	2b50      	cmp	r3, #80	; 0x50
 800773c:	d046      	beq.n	80077cc <TIM_SlaveTimer_SetConfig+0xe8>
 800773e:	2b50      	cmp	r3, #80	; 0x50
 8007740:	d858      	bhi.n	80077f4 <TIM_SlaveTimer_SetConfig+0x110>
 8007742:	2b40      	cmp	r3, #64	; 0x40
 8007744:	d019      	beq.n	800777a <TIM_SlaveTimer_SetConfig+0x96>
 8007746:	2b40      	cmp	r3, #64	; 0x40
 8007748:	d854      	bhi.n	80077f4 <TIM_SlaveTimer_SetConfig+0x110>
 800774a:	2b30      	cmp	r3, #48	; 0x30
 800774c:	d055      	beq.n	80077fa <TIM_SlaveTimer_SetConfig+0x116>
 800774e:	2b30      	cmp	r3, #48	; 0x30
 8007750:	d850      	bhi.n	80077f4 <TIM_SlaveTimer_SetConfig+0x110>
 8007752:	2b20      	cmp	r3, #32
 8007754:	d051      	beq.n	80077fa <TIM_SlaveTimer_SetConfig+0x116>
 8007756:	2b20      	cmp	r3, #32
 8007758:	d84c      	bhi.n	80077f4 <TIM_SlaveTimer_SetConfig+0x110>
 800775a:	2b00      	cmp	r3, #0
 800775c:	d04d      	beq.n	80077fa <TIM_SlaveTimer_SetConfig+0x116>
 800775e:	2b10      	cmp	r3, #16
 8007760:	d04b      	beq.n	80077fa <TIM_SlaveTimer_SetConfig+0x116>
 8007762:	e047      	b.n	80077f4 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6818      	ldr	r0, [r3, #0]
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	68d9      	ldr	r1, [r3, #12]
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	689a      	ldr	r2, [r3, #8]
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	691b      	ldr	r3, [r3, #16]
 8007774:	f000 f8c4 	bl	8007900 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8007778:	e040      	b.n	80077fc <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800777a:	683b      	ldr	r3, [r7, #0]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	2b05      	cmp	r3, #5
 8007780:	d101      	bne.n	8007786 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8007782:	2301      	movs	r3, #1
 8007784:	e03b      	b.n	80077fe <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	6a1b      	ldr	r3, [r3, #32]
 800778c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	6a1a      	ldr	r2, [r3, #32]
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	f022 0201 	bic.w	r2, r2, #1
 800779c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	699b      	ldr	r3, [r3, #24]
 80077a4:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80077ac:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80077ae:	683b      	ldr	r3, [r7, #0]
 80077b0:	691b      	ldr	r3, [r3, #16]
 80077b2:	011b      	lsls	r3, r3, #4
 80077b4:	68ba      	ldr	r2, [r7, #8]
 80077b6:	4313      	orrs	r3, r2
 80077b8:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	68ba      	ldr	r2, [r7, #8]
 80077c0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	68fa      	ldr	r2, [r7, #12]
 80077c8:	621a      	str	r2, [r3, #32]
      break;
 80077ca:	e017      	b.n	80077fc <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	6818      	ldr	r0, [r3, #0]
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	6899      	ldr	r1, [r3, #8]
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	691b      	ldr	r3, [r3, #16]
 80077d8:	461a      	mov	r2, r3
 80077da:	f000 f817 	bl	800780c <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 80077de:	e00d      	b.n	80077fc <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	6818      	ldr	r0, [r3, #0]
 80077e4:	683b      	ldr	r3, [r7, #0]
 80077e6:	6899      	ldr	r1, [r3, #8]
 80077e8:	683b      	ldr	r3, [r7, #0]
 80077ea:	691b      	ldr	r3, [r3, #16]
 80077ec:	461a      	mov	r2, r3
 80077ee:	f000 f83c 	bl	800786a <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 80077f2:	e003      	b.n	80077fc <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 80077f4:	2301      	movs	r3, #1
 80077f6:	75fb      	strb	r3, [r7, #23]
      break;
 80077f8:	e000      	b.n	80077fc <TIM_SlaveTimer_SetConfig+0x118>
      break;
 80077fa:	bf00      	nop
  }

  return status;
 80077fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80077fe:	4618      	mov	r0, r3
 8007800:	3718      	adds	r7, #24
 8007802:	46bd      	mov	sp, r7
 8007804:	bd80      	pop	{r7, pc}
 8007806:	bf00      	nop
 8007808:	fffefff8 	.word	0xfffefff8

0800780c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800780c:	b480      	push	{r7}
 800780e:	b087      	sub	sp, #28
 8007810:	af00      	add	r7, sp, #0
 8007812:	60f8      	str	r0, [r7, #12]
 8007814:	60b9      	str	r1, [r7, #8]
 8007816:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	6a1b      	ldr	r3, [r3, #32]
 800781c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	6a1b      	ldr	r3, [r3, #32]
 8007822:	f023 0201 	bic.w	r2, r3, #1
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	699b      	ldr	r3, [r3, #24]
 800782e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007830:	693b      	ldr	r3, [r7, #16]
 8007832:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007836:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	011b      	lsls	r3, r3, #4
 800783c:	693a      	ldr	r2, [r7, #16]
 800783e:	4313      	orrs	r3, r2
 8007840:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007842:	697b      	ldr	r3, [r7, #20]
 8007844:	f023 030a 	bic.w	r3, r3, #10
 8007848:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800784a:	697a      	ldr	r2, [r7, #20]
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	4313      	orrs	r3, r2
 8007850:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	693a      	ldr	r2, [r7, #16]
 8007856:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	697a      	ldr	r2, [r7, #20]
 800785c:	621a      	str	r2, [r3, #32]
}
 800785e:	bf00      	nop
 8007860:	371c      	adds	r7, #28
 8007862:	46bd      	mov	sp, r7
 8007864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007868:	4770      	bx	lr

0800786a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800786a:	b480      	push	{r7}
 800786c:	b087      	sub	sp, #28
 800786e:	af00      	add	r7, sp, #0
 8007870:	60f8      	str	r0, [r7, #12]
 8007872:	60b9      	str	r1, [r7, #8]
 8007874:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	6a1b      	ldr	r3, [r3, #32]
 800787a:	f023 0210 	bic.w	r2, r3, #16
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	699b      	ldr	r3, [r3, #24]
 8007886:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	6a1b      	ldr	r3, [r3, #32]
 800788c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800788e:	697b      	ldr	r3, [r7, #20]
 8007890:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007894:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	031b      	lsls	r3, r3, #12
 800789a:	697a      	ldr	r2, [r7, #20]
 800789c:	4313      	orrs	r3, r2
 800789e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80078a0:	693b      	ldr	r3, [r7, #16]
 80078a2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80078a6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80078a8:	68bb      	ldr	r3, [r7, #8]
 80078aa:	011b      	lsls	r3, r3, #4
 80078ac:	693a      	ldr	r2, [r7, #16]
 80078ae:	4313      	orrs	r3, r2
 80078b0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	697a      	ldr	r2, [r7, #20]
 80078b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	693a      	ldr	r2, [r7, #16]
 80078bc:	621a      	str	r2, [r3, #32]
}
 80078be:	bf00      	nop
 80078c0:	371c      	adds	r7, #28
 80078c2:	46bd      	mov	sp, r7
 80078c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c8:	4770      	bx	lr

080078ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80078ca:	b480      	push	{r7}
 80078cc:	b085      	sub	sp, #20
 80078ce:	af00      	add	r7, sp, #0
 80078d0:	6078      	str	r0, [r7, #4]
 80078d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	689b      	ldr	r3, [r3, #8]
 80078d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80078e2:	683a      	ldr	r2, [r7, #0]
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	4313      	orrs	r3, r2
 80078e8:	f043 0307 	orr.w	r3, r3, #7
 80078ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	68fa      	ldr	r2, [r7, #12]
 80078f2:	609a      	str	r2, [r3, #8]
}
 80078f4:	bf00      	nop
 80078f6:	3714      	adds	r7, #20
 80078f8:	46bd      	mov	sp, r7
 80078fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fe:	4770      	bx	lr

08007900 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007900:	b480      	push	{r7}
 8007902:	b087      	sub	sp, #28
 8007904:	af00      	add	r7, sp, #0
 8007906:	60f8      	str	r0, [r7, #12]
 8007908:	60b9      	str	r1, [r7, #8]
 800790a:	607a      	str	r2, [r7, #4]
 800790c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	689b      	ldr	r3, [r3, #8]
 8007912:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007914:	697b      	ldr	r3, [r7, #20]
 8007916:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800791a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	021a      	lsls	r2, r3, #8
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	431a      	orrs	r2, r3
 8007924:	68bb      	ldr	r3, [r7, #8]
 8007926:	4313      	orrs	r3, r2
 8007928:	697a      	ldr	r2, [r7, #20]
 800792a:	4313      	orrs	r3, r2
 800792c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	697a      	ldr	r2, [r7, #20]
 8007932:	609a      	str	r2, [r3, #8]
}
 8007934:	bf00      	nop
 8007936:	371c      	adds	r7, #28
 8007938:	46bd      	mov	sp, r7
 800793a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793e:	4770      	bx	lr

08007940 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007940:	b480      	push	{r7}
 8007942:	b087      	sub	sp, #28
 8007944:	af00      	add	r7, sp, #0
 8007946:	60f8      	str	r0, [r7, #12]
 8007948:	60b9      	str	r1, [r7, #8]
 800794a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800794c:	68bb      	ldr	r3, [r7, #8]
 800794e:	f003 031f 	and.w	r3, r3, #31
 8007952:	2201      	movs	r2, #1
 8007954:	fa02 f303 	lsl.w	r3, r2, r3
 8007958:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	6a1a      	ldr	r2, [r3, #32]
 800795e:	697b      	ldr	r3, [r7, #20]
 8007960:	43db      	mvns	r3, r3
 8007962:	401a      	ands	r2, r3
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	6a1a      	ldr	r2, [r3, #32]
 800796c:	68bb      	ldr	r3, [r7, #8]
 800796e:	f003 031f 	and.w	r3, r3, #31
 8007972:	6879      	ldr	r1, [r7, #4]
 8007974:	fa01 f303 	lsl.w	r3, r1, r3
 8007978:	431a      	orrs	r2, r3
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	621a      	str	r2, [r3, #32]
}
 800797e:	bf00      	nop
 8007980:	371c      	adds	r7, #28
 8007982:	46bd      	mov	sp, r7
 8007984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007988:	4770      	bx	lr
	...

0800798c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800798c:	b480      	push	{r7}
 800798e:	b085      	sub	sp, #20
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
 8007994:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800799c:	2b01      	cmp	r3, #1
 800799e:	d101      	bne.n	80079a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80079a0:	2302      	movs	r3, #2
 80079a2:	e06d      	b.n	8007a80 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2201      	movs	r2, #1
 80079a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2202      	movs	r2, #2
 80079b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	685b      	ldr	r3, [r3, #4]
 80079ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	689b      	ldr	r3, [r3, #8]
 80079c2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	4a30      	ldr	r2, [pc, #192]	; (8007a8c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80079ca:	4293      	cmp	r3, r2
 80079cc:	d004      	beq.n	80079d8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	4a2f      	ldr	r2, [pc, #188]	; (8007a90 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80079d4:	4293      	cmp	r3, r2
 80079d6:	d108      	bne.n	80079ea <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80079de:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	685b      	ldr	r3, [r3, #4]
 80079e4:	68fa      	ldr	r2, [r7, #12]
 80079e6:	4313      	orrs	r3, r2
 80079e8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079f0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	68fa      	ldr	r2, [r7, #12]
 80079f8:	4313      	orrs	r3, r2
 80079fa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	68fa      	ldr	r2, [r7, #12]
 8007a02:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	4a20      	ldr	r2, [pc, #128]	; (8007a8c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007a0a:	4293      	cmp	r3, r2
 8007a0c:	d022      	beq.n	8007a54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a16:	d01d      	beq.n	8007a54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	4a1d      	ldr	r2, [pc, #116]	; (8007a94 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007a1e:	4293      	cmp	r3, r2
 8007a20:	d018      	beq.n	8007a54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	4a1c      	ldr	r2, [pc, #112]	; (8007a98 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007a28:	4293      	cmp	r3, r2
 8007a2a:	d013      	beq.n	8007a54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	4a1a      	ldr	r2, [pc, #104]	; (8007a9c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007a32:	4293      	cmp	r3, r2
 8007a34:	d00e      	beq.n	8007a54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	4a15      	ldr	r2, [pc, #84]	; (8007a90 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007a3c:	4293      	cmp	r3, r2
 8007a3e:	d009      	beq.n	8007a54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	4a16      	ldr	r2, [pc, #88]	; (8007aa0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007a46:	4293      	cmp	r3, r2
 8007a48:	d004      	beq.n	8007a54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	4a15      	ldr	r2, [pc, #84]	; (8007aa4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007a50:	4293      	cmp	r3, r2
 8007a52:	d10c      	bne.n	8007a6e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007a54:	68bb      	ldr	r3, [r7, #8]
 8007a56:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007a5a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	689b      	ldr	r3, [r3, #8]
 8007a60:	68ba      	ldr	r2, [r7, #8]
 8007a62:	4313      	orrs	r3, r2
 8007a64:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	68ba      	ldr	r2, [r7, #8]
 8007a6c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2201      	movs	r2, #1
 8007a72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2200      	movs	r2, #0
 8007a7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007a7e:	2300      	movs	r3, #0
}
 8007a80:	4618      	mov	r0, r3
 8007a82:	3714      	adds	r7, #20
 8007a84:	46bd      	mov	sp, r7
 8007a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8a:	4770      	bx	lr
 8007a8c:	40010000 	.word	0x40010000
 8007a90:	40010400 	.word	0x40010400
 8007a94:	40000400 	.word	0x40000400
 8007a98:	40000800 	.word	0x40000800
 8007a9c:	40000c00 	.word	0x40000c00
 8007aa0:	40014000 	.word	0x40014000
 8007aa4:	40001800 	.word	0x40001800

08007aa8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007aa8:	b480      	push	{r7}
 8007aaa:	b083      	sub	sp, #12
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007ab0:	bf00      	nop
 8007ab2:	370c      	adds	r7, #12
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aba:	4770      	bx	lr

08007abc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007abc:	b480      	push	{r7}
 8007abe:	b083      	sub	sp, #12
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007ac4:	bf00      	nop
 8007ac6:	370c      	adds	r7, #12
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ace:	4770      	bx	lr

08007ad0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007ad0:	b480      	push	{r7}
 8007ad2:	b083      	sub	sp, #12
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007ad8:	bf00      	nop
 8007ada:	370c      	adds	r7, #12
 8007adc:	46bd      	mov	sp, r7
 8007ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae2:	4770      	bx	lr

08007ae4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b082      	sub	sp, #8
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d101      	bne.n	8007af6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007af2:	2301      	movs	r3, #1
 8007af4:	e040      	b.n	8007b78 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d106      	bne.n	8007b0c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2200      	movs	r2, #0
 8007b02:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007b06:	6878      	ldr	r0, [r7, #4]
 8007b08:	f7fb ffe2 	bl	8003ad0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2224      	movs	r2, #36	; 0x24
 8007b10:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	681a      	ldr	r2, [r3, #0]
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	f022 0201 	bic.w	r2, r2, #1
 8007b20:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007b22:	6878      	ldr	r0, [r7, #4]
 8007b24:	f000 fbe8 	bl	80082f8 <UART_SetConfig>
 8007b28:	4603      	mov	r3, r0
 8007b2a:	2b01      	cmp	r3, #1
 8007b2c:	d101      	bne.n	8007b32 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007b2e:	2301      	movs	r3, #1
 8007b30:	e022      	b.n	8007b78 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d002      	beq.n	8007b40 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007b3a:	6878      	ldr	r0, [r7, #4]
 8007b3c:	f000 fe3e 	bl	80087bc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	685a      	ldr	r2, [r3, #4]
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007b4e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	689a      	ldr	r2, [r3, #8]
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007b5e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	681a      	ldr	r2, [r3, #0]
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f042 0201 	orr.w	r2, r2, #1
 8007b6e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007b70:	6878      	ldr	r0, [r7, #4]
 8007b72:	f000 fec5 	bl	8008900 <UART_CheckIdleState>
 8007b76:	4603      	mov	r3, r0
}
 8007b78:	4618      	mov	r0, r3
 8007b7a:	3708      	adds	r7, #8
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	bd80      	pop	{r7, pc}

08007b80 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007b80:	b480      	push	{r7}
 8007b82:	b08b      	sub	sp, #44	; 0x2c
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	60f8      	str	r0, [r7, #12]
 8007b88:	60b9      	str	r1, [r7, #8]
 8007b8a:	4613      	mov	r3, r2
 8007b8c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007b92:	2b20      	cmp	r3, #32
 8007b94:	d156      	bne.n	8007c44 <HAL_UART_Transmit_IT+0xc4>
  {
    if ((pData == NULL) || (Size == 0U))
 8007b96:	68bb      	ldr	r3, [r7, #8]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d002      	beq.n	8007ba2 <HAL_UART_Transmit_IT+0x22>
 8007b9c:	88fb      	ldrh	r3, [r7, #6]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d101      	bne.n	8007ba6 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8007ba2:	2301      	movs	r3, #1
 8007ba4:	e04f      	b.n	8007c46 <HAL_UART_Transmit_IT+0xc6>
    }

    __HAL_LOCK(huart);
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8007bac:	2b01      	cmp	r3, #1
 8007bae:	d101      	bne.n	8007bb4 <HAL_UART_Transmit_IT+0x34>
 8007bb0:	2302      	movs	r3, #2
 8007bb2:	e048      	b.n	8007c46 <HAL_UART_Transmit_IT+0xc6>
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	2201      	movs	r2, #1
 8007bb8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	68ba      	ldr	r2, [r7, #8]
 8007bc0:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	88fa      	ldrh	r2, [r7, #6]
 8007bc6:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	88fa      	ldrh	r2, [r7, #6]
 8007bce:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	2200      	movs	r2, #0
 8007bdc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	2221      	movs	r2, #33	; 0x21
 8007be4:	679a      	str	r2, [r3, #120]	; 0x78

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	689b      	ldr	r3, [r3, #8]
 8007bea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007bee:	d107      	bne.n	8007c00 <HAL_UART_Transmit_IT+0x80>
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	691b      	ldr	r3, [r3, #16]
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d103      	bne.n	8007c00 <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	4a16      	ldr	r2, [pc, #88]	; (8007c54 <HAL_UART_Transmit_IT+0xd4>)
 8007bfc:	669a      	str	r2, [r3, #104]	; 0x68
 8007bfe:	e002      	b.n	8007c06 <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	4a15      	ldr	r2, [pc, #84]	; (8007c58 <HAL_UART_Transmit_IT+0xd8>)
 8007c04:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	2200      	movs	r2, #0
 8007c0a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c14:	697b      	ldr	r3, [r7, #20]
 8007c16:	e853 3f00 	ldrex	r3, [r3]
 8007c1a:	613b      	str	r3, [r7, #16]
   return(result);
 8007c1c:	693b      	ldr	r3, [r7, #16]
 8007c1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c22:	627b      	str	r3, [r7, #36]	; 0x24
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	461a      	mov	r2, r3
 8007c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c2c:	623b      	str	r3, [r7, #32]
 8007c2e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c30:	69f9      	ldr	r1, [r7, #28]
 8007c32:	6a3a      	ldr	r2, [r7, #32]
 8007c34:	e841 2300 	strex	r3, r2, [r1]
 8007c38:	61bb      	str	r3, [r7, #24]
   return(result);
 8007c3a:	69bb      	ldr	r3, [r7, #24]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d1e6      	bne.n	8007c0e <HAL_UART_Transmit_IT+0x8e>

    return HAL_OK;
 8007c40:	2300      	movs	r3, #0
 8007c42:	e000      	b.n	8007c46 <HAL_UART_Transmit_IT+0xc6>
  }
  else
  {
    return HAL_BUSY;
 8007c44:	2302      	movs	r3, #2
  }
}
 8007c46:	4618      	mov	r0, r3
 8007c48:	372c      	adds	r7, #44	; 0x2c
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c50:	4770      	bx	lr
 8007c52:	bf00      	nop
 8007c54:	08008e59 	.word	0x08008e59
 8007c58:	08008da3 	.word	0x08008da3

08007c5c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007c5c:	b580      	push	{r7, lr}
 8007c5e:	b08a      	sub	sp, #40	; 0x28
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	60f8      	str	r0, [r7, #12]
 8007c64:	60b9      	str	r1, [r7, #8]
 8007c66:	4613      	mov	r3, r2
 8007c68:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007c6e:	2b20      	cmp	r3, #32
 8007c70:	d13d      	bne.n	8007cee <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c72:	68bb      	ldr	r3, [r7, #8]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d002      	beq.n	8007c7e <HAL_UART_Receive_IT+0x22>
 8007c78:	88fb      	ldrh	r3, [r7, #6]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d101      	bne.n	8007c82 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8007c7e:	2301      	movs	r3, #1
 8007c80:	e036      	b.n	8007cf0 <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8007c88:	2b01      	cmp	r3, #1
 8007c8a:	d101      	bne.n	8007c90 <HAL_UART_Receive_IT+0x34>
 8007c8c:	2302      	movs	r3, #2
 8007c8e:	e02f      	b.n	8007cf0 <HAL_UART_Receive_IT+0x94>
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	2201      	movs	r2, #1
 8007c94:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	685b      	ldr	r3, [r3, #4]
 8007ca4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d018      	beq.n	8007cde <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cb2:	697b      	ldr	r3, [r7, #20]
 8007cb4:	e853 3f00 	ldrex	r3, [r3]
 8007cb8:	613b      	str	r3, [r7, #16]
   return(result);
 8007cba:	693b      	ldr	r3, [r7, #16]
 8007cbc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007cc0:	627b      	str	r3, [r7, #36]	; 0x24
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	461a      	mov	r2, r3
 8007cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cca:	623b      	str	r3, [r7, #32]
 8007ccc:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cce:	69f9      	ldr	r1, [r7, #28]
 8007cd0:	6a3a      	ldr	r2, [r7, #32]
 8007cd2:	e841 2300 	strex	r3, r2, [r1]
 8007cd6:	61bb      	str	r3, [r7, #24]
   return(result);
 8007cd8:	69bb      	ldr	r3, [r7, #24]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d1e6      	bne.n	8007cac <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007cde:	88fb      	ldrh	r3, [r7, #6]
 8007ce0:	461a      	mov	r2, r3
 8007ce2:	68b9      	ldr	r1, [r7, #8]
 8007ce4:	68f8      	ldr	r0, [r7, #12]
 8007ce6:	f000 ff19 	bl	8008b1c <UART_Start_Receive_IT>
 8007cea:	4603      	mov	r3, r0
 8007cec:	e000      	b.n	8007cf0 <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007cee:	2302      	movs	r3, #2
  }
}
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	3728      	adds	r7, #40	; 0x28
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	bd80      	pop	{r7, pc}

08007cf8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b0ba      	sub	sp, #232	; 0xe8
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	69db      	ldr	r3, [r3, #28]
 8007d06:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	689b      	ldr	r3, [r3, #8]
 8007d1a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007d1e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8007d22:	f640 030f 	movw	r3, #2063	; 0x80f
 8007d26:	4013      	ands	r3, r2
 8007d28:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8007d2c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d115      	bne.n	8007d60 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007d34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d38:	f003 0320 	and.w	r3, r3, #32
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d00f      	beq.n	8007d60 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007d40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d44:	f003 0320 	and.w	r3, r3, #32
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d009      	beq.n	8007d60 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	f000 82a4 	beq.w	800829e <HAL_UART_IRQHandler+0x5a6>
      {
        huart->RxISR(huart);
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007d5a:	6878      	ldr	r0, [r7, #4]
 8007d5c:	4798      	blx	r3
      }
      return;
 8007d5e:	e29e      	b.n	800829e <HAL_UART_IRQHandler+0x5a6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007d60:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	f000 8117 	beq.w	8007f98 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007d6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007d6e:	f003 0301 	and.w	r3, r3, #1
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d106      	bne.n	8007d84 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007d76:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8007d7a:	4b85      	ldr	r3, [pc, #532]	; (8007f90 <HAL_UART_IRQHandler+0x298>)
 8007d7c:	4013      	ands	r3, r2
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	f000 810a 	beq.w	8007f98 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007d84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d88:	f003 0301 	and.w	r3, r3, #1
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d011      	beq.n	8007db4 <HAL_UART_IRQHandler+0xbc>
 8007d90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d00b      	beq.n	8007db4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	2201      	movs	r2, #1
 8007da2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007daa:	f043 0201 	orr.w	r2, r3, #1
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007db4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007db8:	f003 0302 	and.w	r3, r3, #2
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d011      	beq.n	8007de4 <HAL_UART_IRQHandler+0xec>
 8007dc0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007dc4:	f003 0301 	and.w	r3, r3, #1
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d00b      	beq.n	8007de4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	2202      	movs	r2, #2
 8007dd2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007dda:	f043 0204 	orr.w	r2, r3, #4
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007de4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007de8:	f003 0304 	and.w	r3, r3, #4
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d011      	beq.n	8007e14 <HAL_UART_IRQHandler+0x11c>
 8007df0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007df4:	f003 0301 	and.w	r3, r3, #1
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d00b      	beq.n	8007e14 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	2204      	movs	r2, #4
 8007e02:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007e0a:	f043 0202 	orr.w	r2, r3, #2
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007e14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e18:	f003 0308 	and.w	r3, r3, #8
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d017      	beq.n	8007e50 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007e20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e24:	f003 0320 	and.w	r3, r3, #32
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d105      	bne.n	8007e38 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007e2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007e30:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d00b      	beq.n	8007e50 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	2208      	movs	r2, #8
 8007e3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007e46:	f043 0208 	orr.w	r2, r3, #8
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007e50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e54:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d012      	beq.n	8007e82 <HAL_UART_IRQHandler+0x18a>
 8007e5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e60:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d00c      	beq.n	8007e82 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007e70:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007e78:	f043 0220 	orr.w	r2, r3, #32
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	f000 820a 	beq.w	80082a2 <HAL_UART_IRQHandler+0x5aa>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007e8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e92:	f003 0320 	and.w	r3, r3, #32
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d00d      	beq.n	8007eb6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007e9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e9e:	f003 0320 	and.w	r3, r3, #32
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d007      	beq.n	8007eb6 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d003      	beq.n	8007eb6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007eb2:	6878      	ldr	r0, [r7, #4]
 8007eb4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007ebc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	689b      	ldr	r3, [r3, #8]
 8007ec6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007eca:	2b40      	cmp	r3, #64	; 0x40
 8007ecc:	d005      	beq.n	8007eda <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007ece:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007ed2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d04f      	beq.n	8007f7a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007eda:	6878      	ldr	r0, [r7, #4]
 8007edc:	f000 fee8 	bl	8008cb0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	689b      	ldr	r3, [r3, #8]
 8007ee6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007eea:	2b40      	cmp	r3, #64	; 0x40
 8007eec:	d141      	bne.n	8007f72 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	3308      	adds	r3, #8
 8007ef4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ef8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007efc:	e853 3f00 	ldrex	r3, [r3]
 8007f00:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007f04:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007f08:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007f0c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	3308      	adds	r3, #8
 8007f16:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007f1a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007f1e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f22:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007f26:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007f2a:	e841 2300 	strex	r3, r2, [r1]
 8007f2e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007f32:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d1d9      	bne.n	8007eee <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d013      	beq.n	8007f6a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f46:	4a13      	ldr	r2, [pc, #76]	; (8007f94 <HAL_UART_IRQHandler+0x29c>)
 8007f48:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f4e:	4618      	mov	r0, r3
 8007f50:	f7fc ff2d 	bl	8004dae <HAL_DMA_Abort_IT>
 8007f54:	4603      	mov	r3, r0
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d017      	beq.n	8007f8a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f60:	687a      	ldr	r2, [r7, #4]
 8007f62:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8007f64:	4610      	mov	r0, r2
 8007f66:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f68:	e00f      	b.n	8007f8a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007f6a:	6878      	ldr	r0, [r7, #4]
 8007f6c:	f000 f9a4 	bl	80082b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f70:	e00b      	b.n	8007f8a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007f72:	6878      	ldr	r0, [r7, #4]
 8007f74:	f000 f9a0 	bl	80082b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f78:	e007      	b.n	8007f8a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007f7a:	6878      	ldr	r0, [r7, #4]
 8007f7c:	f000 f99c 	bl	80082b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2200      	movs	r2, #0
 8007f84:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8007f88:	e18b      	b.n	80082a2 <HAL_UART_IRQHandler+0x5aa>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f8a:	bf00      	nop
    return;
 8007f8c:	e189      	b.n	80082a2 <HAL_UART_IRQHandler+0x5aa>
 8007f8e:	bf00      	nop
 8007f90:	04000120 	.word	0x04000120
 8007f94:	08008d77 	.word	0x08008d77

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f9c:	2b01      	cmp	r3, #1
 8007f9e:	f040 8144 	bne.w	800822a <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007fa2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007fa6:	f003 0310 	and.w	r3, r3, #16
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	f000 813d 	beq.w	800822a <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007fb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007fb4:	f003 0310 	and.w	r3, r3, #16
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	f000 8136 	beq.w	800822a <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	2210      	movs	r2, #16
 8007fc4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	689b      	ldr	r3, [r3, #8]
 8007fcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fd0:	2b40      	cmp	r3, #64	; 0x40
 8007fd2:	f040 80b2 	bne.w	800813a <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	685b      	ldr	r3, [r3, #4]
 8007fde:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007fe2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	f000 815d 	beq.w	80082a6 <HAL_UART_IRQHandler+0x5ae>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007ff2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007ff6:	429a      	cmp	r2, r3
 8007ff8:	f080 8155 	bcs.w	80082a6 <HAL_UART_IRQHandler+0x5ae>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008002:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800800a:	69db      	ldr	r3, [r3, #28]
 800800c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008010:	f000 8085 	beq.w	800811e <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800801c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008020:	e853 3f00 	ldrex	r3, [r3]
 8008024:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008028:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800802c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008030:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	461a      	mov	r2, r3
 800803a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800803e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8008042:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008046:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800804a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800804e:	e841 2300 	strex	r3, r2, [r1]
 8008052:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008056:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800805a:	2b00      	cmp	r3, #0
 800805c:	d1da      	bne.n	8008014 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	3308      	adds	r3, #8
 8008064:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008066:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008068:	e853 3f00 	ldrex	r3, [r3]
 800806c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800806e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008070:	f023 0301 	bic.w	r3, r3, #1
 8008074:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	3308      	adds	r3, #8
 800807e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008082:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008086:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008088:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800808a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800808e:	e841 2300 	strex	r3, r2, [r1]
 8008092:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008094:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008096:	2b00      	cmp	r3, #0
 8008098:	d1e1      	bne.n	800805e <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	3308      	adds	r3, #8
 80080a0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080a2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80080a4:	e853 3f00 	ldrex	r3, [r3]
 80080a8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80080aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80080ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80080b0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	3308      	adds	r3, #8
 80080ba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80080be:	66fa      	str	r2, [r7, #108]	; 0x6c
 80080c0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080c2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80080c4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80080c6:	e841 2300 	strex	r3, r2, [r1]
 80080ca:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80080cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d1e3      	bne.n	800809a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	2220      	movs	r2, #32
 80080d6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2200      	movs	r2, #0
 80080dc:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80080e6:	e853 3f00 	ldrex	r3, [r3]
 80080ea:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80080ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80080ee:	f023 0310 	bic.w	r3, r3, #16
 80080f2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	461a      	mov	r2, r3
 80080fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008100:	65bb      	str	r3, [r7, #88]	; 0x58
 8008102:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008104:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008106:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008108:	e841 2300 	strex	r3, r2, [r1]
 800810c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800810e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008110:	2b00      	cmp	r3, #0
 8008112:	d1e4      	bne.n	80080de <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008118:	4618      	mov	r0, r3
 800811a:	f7fc fdd8 	bl	8004cce <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800812a:	b29b      	uxth	r3, r3
 800812c:	1ad3      	subs	r3, r2, r3
 800812e:	b29b      	uxth	r3, r3
 8008130:	4619      	mov	r1, r3
 8008132:	6878      	ldr	r0, [r7, #4]
 8008134:	f000 f8ca 	bl	80082cc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008138:	e0b5      	b.n	80082a6 <HAL_UART_IRQHandler+0x5ae>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008146:	b29b      	uxth	r3, r3
 8008148:	1ad3      	subs	r3, r2, r3
 800814a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008154:	b29b      	uxth	r3, r3
 8008156:	2b00      	cmp	r3, #0
 8008158:	f000 80a7 	beq.w	80082aa <HAL_UART_IRQHandler+0x5b2>
          && (nb_rx_data > 0U))
 800815c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008160:	2b00      	cmp	r3, #0
 8008162:	f000 80a2 	beq.w	80082aa <HAL_UART_IRQHandler+0x5b2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800816c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800816e:	e853 3f00 	ldrex	r3, [r3]
 8008172:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008174:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008176:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800817a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	461a      	mov	r2, r3
 8008184:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008188:	647b      	str	r3, [r7, #68]	; 0x44
 800818a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800818c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800818e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008190:	e841 2300 	strex	r3, r2, [r1]
 8008194:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008196:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008198:	2b00      	cmp	r3, #0
 800819a:	d1e4      	bne.n	8008166 <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	3308      	adds	r3, #8
 80081a2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081a6:	e853 3f00 	ldrex	r3, [r3]
 80081aa:	623b      	str	r3, [r7, #32]
   return(result);
 80081ac:	6a3b      	ldr	r3, [r7, #32]
 80081ae:	f023 0301 	bic.w	r3, r3, #1
 80081b2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	3308      	adds	r3, #8
 80081bc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80081c0:	633a      	str	r2, [r7, #48]	; 0x30
 80081c2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081c4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80081c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80081c8:	e841 2300 	strex	r3, r2, [r1]
 80081cc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80081ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d1e3      	bne.n	800819c <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2220      	movs	r2, #32
 80081d8:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	2200      	movs	r2, #0
 80081de:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2200      	movs	r2, #0
 80081e4:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081ec:	693b      	ldr	r3, [r7, #16]
 80081ee:	e853 3f00 	ldrex	r3, [r3]
 80081f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	f023 0310 	bic.w	r3, r3, #16
 80081fa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	461a      	mov	r2, r3
 8008204:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8008208:	61fb      	str	r3, [r7, #28]
 800820a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800820c:	69b9      	ldr	r1, [r7, #24]
 800820e:	69fa      	ldr	r2, [r7, #28]
 8008210:	e841 2300 	strex	r3, r2, [r1]
 8008214:	617b      	str	r3, [r7, #20]
   return(result);
 8008216:	697b      	ldr	r3, [r7, #20]
 8008218:	2b00      	cmp	r3, #0
 800821a:	d1e4      	bne.n	80081e6 <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800821c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008220:	4619      	mov	r1, r3
 8008222:	6878      	ldr	r0, [r7, #4]
 8008224:	f000 f852 	bl	80082cc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008228:	e03f      	b.n	80082aa <HAL_UART_IRQHandler+0x5b2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800822a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800822e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008232:	2b00      	cmp	r3, #0
 8008234:	d00e      	beq.n	8008254 <HAL_UART_IRQHandler+0x55c>
 8008236:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800823a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800823e:	2b00      	cmp	r3, #0
 8008240:	d008      	beq.n	8008254 <HAL_UART_IRQHandler+0x55c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800824a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800824c:	6878      	ldr	r0, [r7, #4]
 800824e:	f000 f849 	bl	80082e4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008252:	e02d      	b.n	80082b0 <HAL_UART_IRQHandler+0x5b8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008254:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008258:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800825c:	2b00      	cmp	r3, #0
 800825e:	d00e      	beq.n	800827e <HAL_UART_IRQHandler+0x586>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008260:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008264:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008268:	2b00      	cmp	r3, #0
 800826a:	d008      	beq.n	800827e <HAL_UART_IRQHandler+0x586>
  {
    if (huart->TxISR != NULL)
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008270:	2b00      	cmp	r3, #0
 8008272:	d01c      	beq.n	80082ae <HAL_UART_IRQHandler+0x5b6>
    {
      huart->TxISR(huart);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008278:	6878      	ldr	r0, [r7, #4]
 800827a:	4798      	blx	r3
    }
    return;
 800827c:	e017      	b.n	80082ae <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800827e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008282:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008286:	2b00      	cmp	r3, #0
 8008288:	d012      	beq.n	80082b0 <HAL_UART_IRQHandler+0x5b8>
 800828a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800828e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008292:	2b00      	cmp	r3, #0
 8008294:	d00c      	beq.n	80082b0 <HAL_UART_IRQHandler+0x5b8>
  {
    UART_EndTransmit_IT(huart);
 8008296:	6878      	ldr	r0, [r7, #4]
 8008298:	f000 fe3e 	bl	8008f18 <UART_EndTransmit_IT>
    return;
 800829c:	e008      	b.n	80082b0 <HAL_UART_IRQHandler+0x5b8>
      return;
 800829e:	bf00      	nop
 80082a0:	e006      	b.n	80082b0 <HAL_UART_IRQHandler+0x5b8>
    return;
 80082a2:	bf00      	nop
 80082a4:	e004      	b.n	80082b0 <HAL_UART_IRQHandler+0x5b8>
      return;
 80082a6:	bf00      	nop
 80082a8:	e002      	b.n	80082b0 <HAL_UART_IRQHandler+0x5b8>
      return;
 80082aa:	bf00      	nop
 80082ac:	e000      	b.n	80082b0 <HAL_UART_IRQHandler+0x5b8>
    return;
 80082ae:	bf00      	nop
  }

}
 80082b0:	37e8      	adds	r7, #232	; 0xe8
 80082b2:	46bd      	mov	sp, r7
 80082b4:	bd80      	pop	{r7, pc}
 80082b6:	bf00      	nop

080082b8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80082b8:	b480      	push	{r7}
 80082ba:	b083      	sub	sp, #12
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80082c0:	bf00      	nop
 80082c2:	370c      	adds	r7, #12
 80082c4:	46bd      	mov	sp, r7
 80082c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ca:	4770      	bx	lr

080082cc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80082cc:	b480      	push	{r7}
 80082ce:	b083      	sub	sp, #12
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
 80082d4:	460b      	mov	r3, r1
 80082d6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80082d8:	bf00      	nop
 80082da:	370c      	adds	r7, #12
 80082dc:	46bd      	mov	sp, r7
 80082de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e2:	4770      	bx	lr

080082e4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80082e4:	b480      	push	{r7}
 80082e6:	b083      	sub	sp, #12
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80082ec:	bf00      	nop
 80082ee:	370c      	adds	r7, #12
 80082f0:	46bd      	mov	sp, r7
 80082f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f6:	4770      	bx	lr

080082f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b088      	sub	sp, #32
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008300:	2300      	movs	r3, #0
 8008302:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	689a      	ldr	r2, [r3, #8]
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	691b      	ldr	r3, [r3, #16]
 800830c:	431a      	orrs	r2, r3
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	695b      	ldr	r3, [r3, #20]
 8008312:	431a      	orrs	r2, r3
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	69db      	ldr	r3, [r3, #28]
 8008318:	4313      	orrs	r3, r2
 800831a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	681a      	ldr	r2, [r3, #0]
 8008322:	4ba7      	ldr	r3, [pc, #668]	; (80085c0 <UART_SetConfig+0x2c8>)
 8008324:	4013      	ands	r3, r2
 8008326:	687a      	ldr	r2, [r7, #4]
 8008328:	6812      	ldr	r2, [r2, #0]
 800832a:	6979      	ldr	r1, [r7, #20]
 800832c:	430b      	orrs	r3, r1
 800832e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	685b      	ldr	r3, [r3, #4]
 8008336:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	68da      	ldr	r2, [r3, #12]
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	430a      	orrs	r2, r1
 8008344:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	699b      	ldr	r3, [r3, #24]
 800834a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	6a1b      	ldr	r3, [r3, #32]
 8008350:	697a      	ldr	r2, [r7, #20]
 8008352:	4313      	orrs	r3, r2
 8008354:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	689b      	ldr	r3, [r3, #8]
 800835c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	697a      	ldr	r2, [r7, #20]
 8008366:	430a      	orrs	r2, r1
 8008368:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	4a95      	ldr	r2, [pc, #596]	; (80085c4 <UART_SetConfig+0x2cc>)
 8008370:	4293      	cmp	r3, r2
 8008372:	d120      	bne.n	80083b6 <UART_SetConfig+0xbe>
 8008374:	4b94      	ldr	r3, [pc, #592]	; (80085c8 <UART_SetConfig+0x2d0>)
 8008376:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800837a:	f003 0303 	and.w	r3, r3, #3
 800837e:	2b03      	cmp	r3, #3
 8008380:	d816      	bhi.n	80083b0 <UART_SetConfig+0xb8>
 8008382:	a201      	add	r2, pc, #4	; (adr r2, 8008388 <UART_SetConfig+0x90>)
 8008384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008388:	08008399 	.word	0x08008399
 800838c:	080083a5 	.word	0x080083a5
 8008390:	0800839f 	.word	0x0800839f
 8008394:	080083ab 	.word	0x080083ab
 8008398:	2301      	movs	r3, #1
 800839a:	77fb      	strb	r3, [r7, #31]
 800839c:	e14f      	b.n	800863e <UART_SetConfig+0x346>
 800839e:	2302      	movs	r3, #2
 80083a0:	77fb      	strb	r3, [r7, #31]
 80083a2:	e14c      	b.n	800863e <UART_SetConfig+0x346>
 80083a4:	2304      	movs	r3, #4
 80083a6:	77fb      	strb	r3, [r7, #31]
 80083a8:	e149      	b.n	800863e <UART_SetConfig+0x346>
 80083aa:	2308      	movs	r3, #8
 80083ac:	77fb      	strb	r3, [r7, #31]
 80083ae:	e146      	b.n	800863e <UART_SetConfig+0x346>
 80083b0:	2310      	movs	r3, #16
 80083b2:	77fb      	strb	r3, [r7, #31]
 80083b4:	e143      	b.n	800863e <UART_SetConfig+0x346>
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	4a84      	ldr	r2, [pc, #528]	; (80085cc <UART_SetConfig+0x2d4>)
 80083bc:	4293      	cmp	r3, r2
 80083be:	d132      	bne.n	8008426 <UART_SetConfig+0x12e>
 80083c0:	4b81      	ldr	r3, [pc, #516]	; (80085c8 <UART_SetConfig+0x2d0>)
 80083c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80083c6:	f003 030c 	and.w	r3, r3, #12
 80083ca:	2b0c      	cmp	r3, #12
 80083cc:	d828      	bhi.n	8008420 <UART_SetConfig+0x128>
 80083ce:	a201      	add	r2, pc, #4	; (adr r2, 80083d4 <UART_SetConfig+0xdc>)
 80083d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083d4:	08008409 	.word	0x08008409
 80083d8:	08008421 	.word	0x08008421
 80083dc:	08008421 	.word	0x08008421
 80083e0:	08008421 	.word	0x08008421
 80083e4:	08008415 	.word	0x08008415
 80083e8:	08008421 	.word	0x08008421
 80083ec:	08008421 	.word	0x08008421
 80083f0:	08008421 	.word	0x08008421
 80083f4:	0800840f 	.word	0x0800840f
 80083f8:	08008421 	.word	0x08008421
 80083fc:	08008421 	.word	0x08008421
 8008400:	08008421 	.word	0x08008421
 8008404:	0800841b 	.word	0x0800841b
 8008408:	2300      	movs	r3, #0
 800840a:	77fb      	strb	r3, [r7, #31]
 800840c:	e117      	b.n	800863e <UART_SetConfig+0x346>
 800840e:	2302      	movs	r3, #2
 8008410:	77fb      	strb	r3, [r7, #31]
 8008412:	e114      	b.n	800863e <UART_SetConfig+0x346>
 8008414:	2304      	movs	r3, #4
 8008416:	77fb      	strb	r3, [r7, #31]
 8008418:	e111      	b.n	800863e <UART_SetConfig+0x346>
 800841a:	2308      	movs	r3, #8
 800841c:	77fb      	strb	r3, [r7, #31]
 800841e:	e10e      	b.n	800863e <UART_SetConfig+0x346>
 8008420:	2310      	movs	r3, #16
 8008422:	77fb      	strb	r3, [r7, #31]
 8008424:	e10b      	b.n	800863e <UART_SetConfig+0x346>
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	4a69      	ldr	r2, [pc, #420]	; (80085d0 <UART_SetConfig+0x2d8>)
 800842c:	4293      	cmp	r3, r2
 800842e:	d120      	bne.n	8008472 <UART_SetConfig+0x17a>
 8008430:	4b65      	ldr	r3, [pc, #404]	; (80085c8 <UART_SetConfig+0x2d0>)
 8008432:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008436:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800843a:	2b30      	cmp	r3, #48	; 0x30
 800843c:	d013      	beq.n	8008466 <UART_SetConfig+0x16e>
 800843e:	2b30      	cmp	r3, #48	; 0x30
 8008440:	d814      	bhi.n	800846c <UART_SetConfig+0x174>
 8008442:	2b20      	cmp	r3, #32
 8008444:	d009      	beq.n	800845a <UART_SetConfig+0x162>
 8008446:	2b20      	cmp	r3, #32
 8008448:	d810      	bhi.n	800846c <UART_SetConfig+0x174>
 800844a:	2b00      	cmp	r3, #0
 800844c:	d002      	beq.n	8008454 <UART_SetConfig+0x15c>
 800844e:	2b10      	cmp	r3, #16
 8008450:	d006      	beq.n	8008460 <UART_SetConfig+0x168>
 8008452:	e00b      	b.n	800846c <UART_SetConfig+0x174>
 8008454:	2300      	movs	r3, #0
 8008456:	77fb      	strb	r3, [r7, #31]
 8008458:	e0f1      	b.n	800863e <UART_SetConfig+0x346>
 800845a:	2302      	movs	r3, #2
 800845c:	77fb      	strb	r3, [r7, #31]
 800845e:	e0ee      	b.n	800863e <UART_SetConfig+0x346>
 8008460:	2304      	movs	r3, #4
 8008462:	77fb      	strb	r3, [r7, #31]
 8008464:	e0eb      	b.n	800863e <UART_SetConfig+0x346>
 8008466:	2308      	movs	r3, #8
 8008468:	77fb      	strb	r3, [r7, #31]
 800846a:	e0e8      	b.n	800863e <UART_SetConfig+0x346>
 800846c:	2310      	movs	r3, #16
 800846e:	77fb      	strb	r3, [r7, #31]
 8008470:	e0e5      	b.n	800863e <UART_SetConfig+0x346>
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	4a57      	ldr	r2, [pc, #348]	; (80085d4 <UART_SetConfig+0x2dc>)
 8008478:	4293      	cmp	r3, r2
 800847a:	d120      	bne.n	80084be <UART_SetConfig+0x1c6>
 800847c:	4b52      	ldr	r3, [pc, #328]	; (80085c8 <UART_SetConfig+0x2d0>)
 800847e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008482:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008486:	2bc0      	cmp	r3, #192	; 0xc0
 8008488:	d013      	beq.n	80084b2 <UART_SetConfig+0x1ba>
 800848a:	2bc0      	cmp	r3, #192	; 0xc0
 800848c:	d814      	bhi.n	80084b8 <UART_SetConfig+0x1c0>
 800848e:	2b80      	cmp	r3, #128	; 0x80
 8008490:	d009      	beq.n	80084a6 <UART_SetConfig+0x1ae>
 8008492:	2b80      	cmp	r3, #128	; 0x80
 8008494:	d810      	bhi.n	80084b8 <UART_SetConfig+0x1c0>
 8008496:	2b00      	cmp	r3, #0
 8008498:	d002      	beq.n	80084a0 <UART_SetConfig+0x1a8>
 800849a:	2b40      	cmp	r3, #64	; 0x40
 800849c:	d006      	beq.n	80084ac <UART_SetConfig+0x1b4>
 800849e:	e00b      	b.n	80084b8 <UART_SetConfig+0x1c0>
 80084a0:	2300      	movs	r3, #0
 80084a2:	77fb      	strb	r3, [r7, #31]
 80084a4:	e0cb      	b.n	800863e <UART_SetConfig+0x346>
 80084a6:	2302      	movs	r3, #2
 80084a8:	77fb      	strb	r3, [r7, #31]
 80084aa:	e0c8      	b.n	800863e <UART_SetConfig+0x346>
 80084ac:	2304      	movs	r3, #4
 80084ae:	77fb      	strb	r3, [r7, #31]
 80084b0:	e0c5      	b.n	800863e <UART_SetConfig+0x346>
 80084b2:	2308      	movs	r3, #8
 80084b4:	77fb      	strb	r3, [r7, #31]
 80084b6:	e0c2      	b.n	800863e <UART_SetConfig+0x346>
 80084b8:	2310      	movs	r3, #16
 80084ba:	77fb      	strb	r3, [r7, #31]
 80084bc:	e0bf      	b.n	800863e <UART_SetConfig+0x346>
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	4a45      	ldr	r2, [pc, #276]	; (80085d8 <UART_SetConfig+0x2e0>)
 80084c4:	4293      	cmp	r3, r2
 80084c6:	d125      	bne.n	8008514 <UART_SetConfig+0x21c>
 80084c8:	4b3f      	ldr	r3, [pc, #252]	; (80085c8 <UART_SetConfig+0x2d0>)
 80084ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80084ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80084d2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80084d6:	d017      	beq.n	8008508 <UART_SetConfig+0x210>
 80084d8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80084dc:	d817      	bhi.n	800850e <UART_SetConfig+0x216>
 80084de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80084e2:	d00b      	beq.n	80084fc <UART_SetConfig+0x204>
 80084e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80084e8:	d811      	bhi.n	800850e <UART_SetConfig+0x216>
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d003      	beq.n	80084f6 <UART_SetConfig+0x1fe>
 80084ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80084f2:	d006      	beq.n	8008502 <UART_SetConfig+0x20a>
 80084f4:	e00b      	b.n	800850e <UART_SetConfig+0x216>
 80084f6:	2300      	movs	r3, #0
 80084f8:	77fb      	strb	r3, [r7, #31]
 80084fa:	e0a0      	b.n	800863e <UART_SetConfig+0x346>
 80084fc:	2302      	movs	r3, #2
 80084fe:	77fb      	strb	r3, [r7, #31]
 8008500:	e09d      	b.n	800863e <UART_SetConfig+0x346>
 8008502:	2304      	movs	r3, #4
 8008504:	77fb      	strb	r3, [r7, #31]
 8008506:	e09a      	b.n	800863e <UART_SetConfig+0x346>
 8008508:	2308      	movs	r3, #8
 800850a:	77fb      	strb	r3, [r7, #31]
 800850c:	e097      	b.n	800863e <UART_SetConfig+0x346>
 800850e:	2310      	movs	r3, #16
 8008510:	77fb      	strb	r3, [r7, #31]
 8008512:	e094      	b.n	800863e <UART_SetConfig+0x346>
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	4a30      	ldr	r2, [pc, #192]	; (80085dc <UART_SetConfig+0x2e4>)
 800851a:	4293      	cmp	r3, r2
 800851c:	d125      	bne.n	800856a <UART_SetConfig+0x272>
 800851e:	4b2a      	ldr	r3, [pc, #168]	; (80085c8 <UART_SetConfig+0x2d0>)
 8008520:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008524:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008528:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800852c:	d017      	beq.n	800855e <UART_SetConfig+0x266>
 800852e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008532:	d817      	bhi.n	8008564 <UART_SetConfig+0x26c>
 8008534:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008538:	d00b      	beq.n	8008552 <UART_SetConfig+0x25a>
 800853a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800853e:	d811      	bhi.n	8008564 <UART_SetConfig+0x26c>
 8008540:	2b00      	cmp	r3, #0
 8008542:	d003      	beq.n	800854c <UART_SetConfig+0x254>
 8008544:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008548:	d006      	beq.n	8008558 <UART_SetConfig+0x260>
 800854a:	e00b      	b.n	8008564 <UART_SetConfig+0x26c>
 800854c:	2301      	movs	r3, #1
 800854e:	77fb      	strb	r3, [r7, #31]
 8008550:	e075      	b.n	800863e <UART_SetConfig+0x346>
 8008552:	2302      	movs	r3, #2
 8008554:	77fb      	strb	r3, [r7, #31]
 8008556:	e072      	b.n	800863e <UART_SetConfig+0x346>
 8008558:	2304      	movs	r3, #4
 800855a:	77fb      	strb	r3, [r7, #31]
 800855c:	e06f      	b.n	800863e <UART_SetConfig+0x346>
 800855e:	2308      	movs	r3, #8
 8008560:	77fb      	strb	r3, [r7, #31]
 8008562:	e06c      	b.n	800863e <UART_SetConfig+0x346>
 8008564:	2310      	movs	r3, #16
 8008566:	77fb      	strb	r3, [r7, #31]
 8008568:	e069      	b.n	800863e <UART_SetConfig+0x346>
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	4a1c      	ldr	r2, [pc, #112]	; (80085e0 <UART_SetConfig+0x2e8>)
 8008570:	4293      	cmp	r3, r2
 8008572:	d137      	bne.n	80085e4 <UART_SetConfig+0x2ec>
 8008574:	4b14      	ldr	r3, [pc, #80]	; (80085c8 <UART_SetConfig+0x2d0>)
 8008576:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800857a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800857e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008582:	d017      	beq.n	80085b4 <UART_SetConfig+0x2bc>
 8008584:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008588:	d817      	bhi.n	80085ba <UART_SetConfig+0x2c2>
 800858a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800858e:	d00b      	beq.n	80085a8 <UART_SetConfig+0x2b0>
 8008590:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008594:	d811      	bhi.n	80085ba <UART_SetConfig+0x2c2>
 8008596:	2b00      	cmp	r3, #0
 8008598:	d003      	beq.n	80085a2 <UART_SetConfig+0x2aa>
 800859a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800859e:	d006      	beq.n	80085ae <UART_SetConfig+0x2b6>
 80085a0:	e00b      	b.n	80085ba <UART_SetConfig+0x2c2>
 80085a2:	2300      	movs	r3, #0
 80085a4:	77fb      	strb	r3, [r7, #31]
 80085a6:	e04a      	b.n	800863e <UART_SetConfig+0x346>
 80085a8:	2302      	movs	r3, #2
 80085aa:	77fb      	strb	r3, [r7, #31]
 80085ac:	e047      	b.n	800863e <UART_SetConfig+0x346>
 80085ae:	2304      	movs	r3, #4
 80085b0:	77fb      	strb	r3, [r7, #31]
 80085b2:	e044      	b.n	800863e <UART_SetConfig+0x346>
 80085b4:	2308      	movs	r3, #8
 80085b6:	77fb      	strb	r3, [r7, #31]
 80085b8:	e041      	b.n	800863e <UART_SetConfig+0x346>
 80085ba:	2310      	movs	r3, #16
 80085bc:	77fb      	strb	r3, [r7, #31]
 80085be:	e03e      	b.n	800863e <UART_SetConfig+0x346>
 80085c0:	efff69f3 	.word	0xefff69f3
 80085c4:	40011000 	.word	0x40011000
 80085c8:	40023800 	.word	0x40023800
 80085cc:	40004400 	.word	0x40004400
 80085d0:	40004800 	.word	0x40004800
 80085d4:	40004c00 	.word	0x40004c00
 80085d8:	40005000 	.word	0x40005000
 80085dc:	40011400 	.word	0x40011400
 80085e0:	40007800 	.word	0x40007800
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	4a71      	ldr	r2, [pc, #452]	; (80087b0 <UART_SetConfig+0x4b8>)
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d125      	bne.n	800863a <UART_SetConfig+0x342>
 80085ee:	4b71      	ldr	r3, [pc, #452]	; (80087b4 <UART_SetConfig+0x4bc>)
 80085f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80085f4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80085f8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80085fc:	d017      	beq.n	800862e <UART_SetConfig+0x336>
 80085fe:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8008602:	d817      	bhi.n	8008634 <UART_SetConfig+0x33c>
 8008604:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008608:	d00b      	beq.n	8008622 <UART_SetConfig+0x32a>
 800860a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800860e:	d811      	bhi.n	8008634 <UART_SetConfig+0x33c>
 8008610:	2b00      	cmp	r3, #0
 8008612:	d003      	beq.n	800861c <UART_SetConfig+0x324>
 8008614:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008618:	d006      	beq.n	8008628 <UART_SetConfig+0x330>
 800861a:	e00b      	b.n	8008634 <UART_SetConfig+0x33c>
 800861c:	2300      	movs	r3, #0
 800861e:	77fb      	strb	r3, [r7, #31]
 8008620:	e00d      	b.n	800863e <UART_SetConfig+0x346>
 8008622:	2302      	movs	r3, #2
 8008624:	77fb      	strb	r3, [r7, #31]
 8008626:	e00a      	b.n	800863e <UART_SetConfig+0x346>
 8008628:	2304      	movs	r3, #4
 800862a:	77fb      	strb	r3, [r7, #31]
 800862c:	e007      	b.n	800863e <UART_SetConfig+0x346>
 800862e:	2308      	movs	r3, #8
 8008630:	77fb      	strb	r3, [r7, #31]
 8008632:	e004      	b.n	800863e <UART_SetConfig+0x346>
 8008634:	2310      	movs	r3, #16
 8008636:	77fb      	strb	r3, [r7, #31]
 8008638:	e001      	b.n	800863e <UART_SetConfig+0x346>
 800863a:	2310      	movs	r3, #16
 800863c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	69db      	ldr	r3, [r3, #28]
 8008642:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008646:	d15a      	bne.n	80086fe <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8008648:	7ffb      	ldrb	r3, [r7, #31]
 800864a:	2b08      	cmp	r3, #8
 800864c:	d827      	bhi.n	800869e <UART_SetConfig+0x3a6>
 800864e:	a201      	add	r2, pc, #4	; (adr r2, 8008654 <UART_SetConfig+0x35c>)
 8008650:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008654:	08008679 	.word	0x08008679
 8008658:	08008681 	.word	0x08008681
 800865c:	08008689 	.word	0x08008689
 8008660:	0800869f 	.word	0x0800869f
 8008664:	0800868f 	.word	0x0800868f
 8008668:	0800869f 	.word	0x0800869f
 800866c:	0800869f 	.word	0x0800869f
 8008670:	0800869f 	.word	0x0800869f
 8008674:	08008697 	.word	0x08008697
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008678:	f7fd faa4 	bl	8005bc4 <HAL_RCC_GetPCLK1Freq>
 800867c:	61b8      	str	r0, [r7, #24]
        break;
 800867e:	e013      	b.n	80086a8 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008680:	f7fd fab4 	bl	8005bec <HAL_RCC_GetPCLK2Freq>
 8008684:	61b8      	str	r0, [r7, #24]
        break;
 8008686:	e00f      	b.n	80086a8 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008688:	4b4b      	ldr	r3, [pc, #300]	; (80087b8 <UART_SetConfig+0x4c0>)
 800868a:	61bb      	str	r3, [r7, #24]
        break;
 800868c:	e00c      	b.n	80086a8 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800868e:	f7fd f9ab 	bl	80059e8 <HAL_RCC_GetSysClockFreq>
 8008692:	61b8      	str	r0, [r7, #24]
        break;
 8008694:	e008      	b.n	80086a8 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008696:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800869a:	61bb      	str	r3, [r7, #24]
        break;
 800869c:	e004      	b.n	80086a8 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 800869e:	2300      	movs	r3, #0
 80086a0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80086a2:	2301      	movs	r3, #1
 80086a4:	77bb      	strb	r3, [r7, #30]
        break;
 80086a6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80086a8:	69bb      	ldr	r3, [r7, #24]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d074      	beq.n	8008798 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80086ae:	69bb      	ldr	r3, [r7, #24]
 80086b0:	005a      	lsls	r2, r3, #1
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	685b      	ldr	r3, [r3, #4]
 80086b6:	085b      	lsrs	r3, r3, #1
 80086b8:	441a      	add	r2, r3
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	685b      	ldr	r3, [r3, #4]
 80086be:	fbb2 f3f3 	udiv	r3, r2, r3
 80086c2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80086c4:	693b      	ldr	r3, [r7, #16]
 80086c6:	2b0f      	cmp	r3, #15
 80086c8:	d916      	bls.n	80086f8 <UART_SetConfig+0x400>
 80086ca:	693b      	ldr	r3, [r7, #16]
 80086cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80086d0:	d212      	bcs.n	80086f8 <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80086d2:	693b      	ldr	r3, [r7, #16]
 80086d4:	b29b      	uxth	r3, r3
 80086d6:	f023 030f 	bic.w	r3, r3, #15
 80086da:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80086dc:	693b      	ldr	r3, [r7, #16]
 80086de:	085b      	lsrs	r3, r3, #1
 80086e0:	b29b      	uxth	r3, r3
 80086e2:	f003 0307 	and.w	r3, r3, #7
 80086e6:	b29a      	uxth	r2, r3
 80086e8:	89fb      	ldrh	r3, [r7, #14]
 80086ea:	4313      	orrs	r3, r2
 80086ec:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	89fa      	ldrh	r2, [r7, #14]
 80086f4:	60da      	str	r2, [r3, #12]
 80086f6:	e04f      	b.n	8008798 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 80086f8:	2301      	movs	r3, #1
 80086fa:	77bb      	strb	r3, [r7, #30]
 80086fc:	e04c      	b.n	8008798 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 80086fe:	7ffb      	ldrb	r3, [r7, #31]
 8008700:	2b08      	cmp	r3, #8
 8008702:	d828      	bhi.n	8008756 <UART_SetConfig+0x45e>
 8008704:	a201      	add	r2, pc, #4	; (adr r2, 800870c <UART_SetConfig+0x414>)
 8008706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800870a:	bf00      	nop
 800870c:	08008731 	.word	0x08008731
 8008710:	08008739 	.word	0x08008739
 8008714:	08008741 	.word	0x08008741
 8008718:	08008757 	.word	0x08008757
 800871c:	08008747 	.word	0x08008747
 8008720:	08008757 	.word	0x08008757
 8008724:	08008757 	.word	0x08008757
 8008728:	08008757 	.word	0x08008757
 800872c:	0800874f 	.word	0x0800874f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008730:	f7fd fa48 	bl	8005bc4 <HAL_RCC_GetPCLK1Freq>
 8008734:	61b8      	str	r0, [r7, #24]
        break;
 8008736:	e013      	b.n	8008760 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008738:	f7fd fa58 	bl	8005bec <HAL_RCC_GetPCLK2Freq>
 800873c:	61b8      	str	r0, [r7, #24]
        break;
 800873e:	e00f      	b.n	8008760 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008740:	4b1d      	ldr	r3, [pc, #116]	; (80087b8 <UART_SetConfig+0x4c0>)
 8008742:	61bb      	str	r3, [r7, #24]
        break;
 8008744:	e00c      	b.n	8008760 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008746:	f7fd f94f 	bl	80059e8 <HAL_RCC_GetSysClockFreq>
 800874a:	61b8      	str	r0, [r7, #24]
        break;
 800874c:	e008      	b.n	8008760 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800874e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008752:	61bb      	str	r3, [r7, #24]
        break;
 8008754:	e004      	b.n	8008760 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8008756:	2300      	movs	r3, #0
 8008758:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800875a:	2301      	movs	r3, #1
 800875c:	77bb      	strb	r3, [r7, #30]
        break;
 800875e:	bf00      	nop
    }

    if (pclk != 0U)
 8008760:	69bb      	ldr	r3, [r7, #24]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d018      	beq.n	8008798 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	685b      	ldr	r3, [r3, #4]
 800876a:	085a      	lsrs	r2, r3, #1
 800876c:	69bb      	ldr	r3, [r7, #24]
 800876e:	441a      	add	r2, r3
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	685b      	ldr	r3, [r3, #4]
 8008774:	fbb2 f3f3 	udiv	r3, r2, r3
 8008778:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800877a:	693b      	ldr	r3, [r7, #16]
 800877c:	2b0f      	cmp	r3, #15
 800877e:	d909      	bls.n	8008794 <UART_SetConfig+0x49c>
 8008780:	693b      	ldr	r3, [r7, #16]
 8008782:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008786:	d205      	bcs.n	8008794 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008788:	693b      	ldr	r3, [r7, #16]
 800878a:	b29a      	uxth	r2, r3
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	60da      	str	r2, [r3, #12]
 8008792:	e001      	b.n	8008798 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8008794:	2301      	movs	r3, #1
 8008796:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2200      	movs	r2, #0
 800879c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	2200      	movs	r2, #0
 80087a2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80087a4:	7fbb      	ldrb	r3, [r7, #30]
}
 80087a6:	4618      	mov	r0, r3
 80087a8:	3720      	adds	r7, #32
 80087aa:	46bd      	mov	sp, r7
 80087ac:	bd80      	pop	{r7, pc}
 80087ae:	bf00      	nop
 80087b0:	40007c00 	.word	0x40007c00
 80087b4:	40023800 	.word	0x40023800
 80087b8:	00f42400 	.word	0x00f42400

080087bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80087bc:	b480      	push	{r7}
 80087be:	b083      	sub	sp, #12
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087c8:	f003 0301 	and.w	r3, r3, #1
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d00a      	beq.n	80087e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	685b      	ldr	r3, [r3, #4]
 80087d6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	430a      	orrs	r2, r1
 80087e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087ea:	f003 0302 	and.w	r3, r3, #2
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d00a      	beq.n	8008808 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	685b      	ldr	r3, [r3, #4]
 80087f8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	430a      	orrs	r2, r1
 8008806:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800880c:	f003 0304 	and.w	r3, r3, #4
 8008810:	2b00      	cmp	r3, #0
 8008812:	d00a      	beq.n	800882a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	685b      	ldr	r3, [r3, #4]
 800881a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	430a      	orrs	r2, r1
 8008828:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800882e:	f003 0308 	and.w	r3, r3, #8
 8008832:	2b00      	cmp	r3, #0
 8008834:	d00a      	beq.n	800884c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	685b      	ldr	r3, [r3, #4]
 800883c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	430a      	orrs	r2, r1
 800884a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008850:	f003 0310 	and.w	r3, r3, #16
 8008854:	2b00      	cmp	r3, #0
 8008856:	d00a      	beq.n	800886e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	689b      	ldr	r3, [r3, #8]
 800885e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	430a      	orrs	r2, r1
 800886c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008872:	f003 0320 	and.w	r3, r3, #32
 8008876:	2b00      	cmp	r3, #0
 8008878:	d00a      	beq.n	8008890 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	689b      	ldr	r3, [r3, #8]
 8008880:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	430a      	orrs	r2, r1
 800888e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008894:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008898:	2b00      	cmp	r3, #0
 800889a:	d01a      	beq.n	80088d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	685b      	ldr	r3, [r3, #4]
 80088a2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	430a      	orrs	r2, r1
 80088b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80088ba:	d10a      	bne.n	80088d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	685b      	ldr	r3, [r3, #4]
 80088c2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	430a      	orrs	r2, r1
 80088d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d00a      	beq.n	80088f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	685b      	ldr	r3, [r3, #4]
 80088e4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	430a      	orrs	r2, r1
 80088f2:	605a      	str	r2, [r3, #4]
  }
}
 80088f4:	bf00      	nop
 80088f6:	370c      	adds	r7, #12
 80088f8:	46bd      	mov	sp, r7
 80088fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fe:	4770      	bx	lr

08008900 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008900:	b580      	push	{r7, lr}
 8008902:	b086      	sub	sp, #24
 8008904:	af02      	add	r7, sp, #8
 8008906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	2200      	movs	r2, #0
 800890c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008910:	f7fb face 	bl	8003eb0 <HAL_GetTick>
 8008914:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	f003 0308 	and.w	r3, r3, #8
 8008920:	2b08      	cmp	r3, #8
 8008922:	d10e      	bne.n	8008942 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008924:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008928:	9300      	str	r3, [sp, #0]
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	2200      	movs	r2, #0
 800892e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008932:	6878      	ldr	r0, [r7, #4]
 8008934:	f000 f82d 	bl	8008992 <UART_WaitOnFlagUntilTimeout>
 8008938:	4603      	mov	r3, r0
 800893a:	2b00      	cmp	r3, #0
 800893c:	d001      	beq.n	8008942 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800893e:	2303      	movs	r3, #3
 8008940:	e023      	b.n	800898a <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	f003 0304 	and.w	r3, r3, #4
 800894c:	2b04      	cmp	r3, #4
 800894e:	d10e      	bne.n	800896e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008950:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008954:	9300      	str	r3, [sp, #0]
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	2200      	movs	r2, #0
 800895a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800895e:	6878      	ldr	r0, [r7, #4]
 8008960:	f000 f817 	bl	8008992 <UART_WaitOnFlagUntilTimeout>
 8008964:	4603      	mov	r3, r0
 8008966:	2b00      	cmp	r3, #0
 8008968:	d001      	beq.n	800896e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800896a:	2303      	movs	r3, #3
 800896c:	e00d      	b.n	800898a <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	2220      	movs	r2, #32
 8008972:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	2220      	movs	r2, #32
 8008978:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2200      	movs	r2, #0
 800897e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	2200      	movs	r2, #0
 8008984:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8008988:	2300      	movs	r3, #0
}
 800898a:	4618      	mov	r0, r3
 800898c:	3710      	adds	r7, #16
 800898e:	46bd      	mov	sp, r7
 8008990:	bd80      	pop	{r7, pc}

08008992 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008992:	b580      	push	{r7, lr}
 8008994:	b09c      	sub	sp, #112	; 0x70
 8008996:	af00      	add	r7, sp, #0
 8008998:	60f8      	str	r0, [r7, #12]
 800899a:	60b9      	str	r1, [r7, #8]
 800899c:	603b      	str	r3, [r7, #0]
 800899e:	4613      	mov	r3, r2
 80089a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80089a2:	e0a5      	b.n	8008af0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80089a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80089a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089aa:	f000 80a1 	beq.w	8008af0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80089ae:	f7fb fa7f 	bl	8003eb0 <HAL_GetTick>
 80089b2:	4602      	mov	r2, r0
 80089b4:	683b      	ldr	r3, [r7, #0]
 80089b6:	1ad3      	subs	r3, r2, r3
 80089b8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80089ba:	429a      	cmp	r2, r3
 80089bc:	d302      	bcc.n	80089c4 <UART_WaitOnFlagUntilTimeout+0x32>
 80089be:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d13e      	bne.n	8008a42 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80089cc:	e853 3f00 	ldrex	r3, [r3]
 80089d0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80089d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80089d4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80089d8:	667b      	str	r3, [r7, #100]	; 0x64
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	461a      	mov	r2, r3
 80089e0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80089e2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80089e4:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089e6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80089e8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80089ea:	e841 2300 	strex	r3, r2, [r1]
 80089ee:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80089f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d1e6      	bne.n	80089c4 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	3308      	adds	r3, #8
 80089fc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a00:	e853 3f00 	ldrex	r3, [r3]
 8008a04:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008a06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a08:	f023 0301 	bic.w	r3, r3, #1
 8008a0c:	663b      	str	r3, [r7, #96]	; 0x60
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	3308      	adds	r3, #8
 8008a14:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008a16:	64ba      	str	r2, [r7, #72]	; 0x48
 8008a18:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a1a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008a1c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008a1e:	e841 2300 	strex	r3, r2, [r1]
 8008a22:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008a24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d1e5      	bne.n	80089f6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	2220      	movs	r2, #32
 8008a2e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	2220      	movs	r2, #32
 8008a34:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	2200      	movs	r2, #0
 8008a3a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8008a3e:	2303      	movs	r3, #3
 8008a40:	e067      	b.n	8008b12 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	f003 0304 	and.w	r3, r3, #4
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d04f      	beq.n	8008af0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	69db      	ldr	r3, [r3, #28]
 8008a56:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008a5a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008a5e:	d147      	bne.n	8008af0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008a68:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a72:	e853 3f00 	ldrex	r3, [r3]
 8008a76:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a7a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008a7e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	461a      	mov	r2, r3
 8008a86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a88:	637b      	str	r3, [r7, #52]	; 0x34
 8008a8a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a8c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008a8e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008a90:	e841 2300 	strex	r3, r2, [r1]
 8008a94:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008a96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d1e6      	bne.n	8008a6a <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	3308      	adds	r3, #8
 8008aa2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aa4:	697b      	ldr	r3, [r7, #20]
 8008aa6:	e853 3f00 	ldrex	r3, [r3]
 8008aaa:	613b      	str	r3, [r7, #16]
   return(result);
 8008aac:	693b      	ldr	r3, [r7, #16]
 8008aae:	f023 0301 	bic.w	r3, r3, #1
 8008ab2:	66bb      	str	r3, [r7, #104]	; 0x68
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	3308      	adds	r3, #8
 8008aba:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008abc:	623a      	str	r2, [r7, #32]
 8008abe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ac0:	69f9      	ldr	r1, [r7, #28]
 8008ac2:	6a3a      	ldr	r2, [r7, #32]
 8008ac4:	e841 2300 	strex	r3, r2, [r1]
 8008ac8:	61bb      	str	r3, [r7, #24]
   return(result);
 8008aca:	69bb      	ldr	r3, [r7, #24]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d1e5      	bne.n	8008a9c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	2220      	movs	r2, #32
 8008ad4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	2220      	movs	r2, #32
 8008ada:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	2220      	movs	r2, #32
 8008ae0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8008aec:	2303      	movs	r3, #3
 8008aee:	e010      	b.n	8008b12 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	69da      	ldr	r2, [r3, #28]
 8008af6:	68bb      	ldr	r3, [r7, #8]
 8008af8:	4013      	ands	r3, r2
 8008afa:	68ba      	ldr	r2, [r7, #8]
 8008afc:	429a      	cmp	r2, r3
 8008afe:	bf0c      	ite	eq
 8008b00:	2301      	moveq	r3, #1
 8008b02:	2300      	movne	r3, #0
 8008b04:	b2db      	uxtb	r3, r3
 8008b06:	461a      	mov	r2, r3
 8008b08:	79fb      	ldrb	r3, [r7, #7]
 8008b0a:	429a      	cmp	r2, r3
 8008b0c:	f43f af4a 	beq.w	80089a4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008b10:	2300      	movs	r3, #0
}
 8008b12:	4618      	mov	r0, r3
 8008b14:	3770      	adds	r7, #112	; 0x70
 8008b16:	46bd      	mov	sp, r7
 8008b18:	bd80      	pop	{r7, pc}
	...

08008b1c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008b1c:	b480      	push	{r7}
 8008b1e:	b097      	sub	sp, #92	; 0x5c
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	60f8      	str	r0, [r7, #12]
 8008b24:	60b9      	str	r1, [r7, #8]
 8008b26:	4613      	mov	r3, r2
 8008b28:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	68ba      	ldr	r2, [r7, #8]
 8008b2e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	88fa      	ldrh	r2, [r7, #6]
 8008b34:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	88fa      	ldrh	r2, [r7, #6]
 8008b3c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	2200      	movs	r2, #0
 8008b44:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	689b      	ldr	r3, [r3, #8]
 8008b4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008b4e:	d10e      	bne.n	8008b6e <UART_Start_Receive_IT+0x52>
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	691b      	ldr	r3, [r3, #16]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d105      	bne.n	8008b64 <UART_Start_Receive_IT+0x48>
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	f240 12ff 	movw	r2, #511	; 0x1ff
 8008b5e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008b62:	e02d      	b.n	8008bc0 <UART_Start_Receive_IT+0xa4>
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	22ff      	movs	r2, #255	; 0xff
 8008b68:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008b6c:	e028      	b.n	8008bc0 <UART_Start_Receive_IT+0xa4>
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	689b      	ldr	r3, [r3, #8]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d10d      	bne.n	8008b92 <UART_Start_Receive_IT+0x76>
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	691b      	ldr	r3, [r3, #16]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d104      	bne.n	8008b88 <UART_Start_Receive_IT+0x6c>
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	22ff      	movs	r2, #255	; 0xff
 8008b82:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008b86:	e01b      	b.n	8008bc0 <UART_Start_Receive_IT+0xa4>
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	227f      	movs	r2, #127	; 0x7f
 8008b8c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008b90:	e016      	b.n	8008bc0 <UART_Start_Receive_IT+0xa4>
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	689b      	ldr	r3, [r3, #8]
 8008b96:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008b9a:	d10d      	bne.n	8008bb8 <UART_Start_Receive_IT+0x9c>
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	691b      	ldr	r3, [r3, #16]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d104      	bne.n	8008bae <UART_Start_Receive_IT+0x92>
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	227f      	movs	r2, #127	; 0x7f
 8008ba8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008bac:	e008      	b.n	8008bc0 <UART_Start_Receive_IT+0xa4>
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	223f      	movs	r2, #63	; 0x3f
 8008bb2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008bb6:	e003      	b.n	8008bc0 <UART_Start_Receive_IT+0xa4>
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	2200      	movs	r2, #0
 8008bbc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	2222      	movs	r2, #34	; 0x22
 8008bcc:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	3308      	adds	r3, #8
 8008bd4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008bd8:	e853 3f00 	ldrex	r3, [r3]
 8008bdc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008bde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008be0:	f043 0301 	orr.w	r3, r3, #1
 8008be4:	657b      	str	r3, [r7, #84]	; 0x54
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	3308      	adds	r3, #8
 8008bec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008bee:	64ba      	str	r2, [r7, #72]	; 0x48
 8008bf0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bf2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008bf4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008bf6:	e841 2300 	strex	r3, r2, [r1]
 8008bfa:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008bfc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d1e5      	bne.n	8008bce <UART_Start_Receive_IT+0xb2>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	689b      	ldr	r3, [r3, #8]
 8008c06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c0a:	d107      	bne.n	8008c1c <UART_Start_Receive_IT+0x100>
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	691b      	ldr	r3, [r3, #16]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d103      	bne.n	8008c1c <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	4a24      	ldr	r2, [pc, #144]	; (8008ca8 <UART_Start_Receive_IT+0x18c>)
 8008c18:	665a      	str	r2, [r3, #100]	; 0x64
 8008c1a:	e002      	b.n	8008c22 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	4a23      	ldr	r2, [pc, #140]	; (8008cac <UART_Start_Receive_IT+0x190>)
 8008c20:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	2200      	movs	r2, #0
 8008c26:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	691b      	ldr	r3, [r3, #16]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d019      	beq.n	8008c66 <UART_Start_Receive_IT+0x14a>
  { 
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c3a:	e853 3f00 	ldrex	r3, [r3]
 8008c3e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c42:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8008c46:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	461a      	mov	r2, r3
 8008c4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008c50:	637b      	str	r3, [r7, #52]	; 0x34
 8008c52:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c54:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008c56:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008c58:	e841 2300 	strex	r3, r2, [r1]
 8008c5c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008c5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d1e6      	bne.n	8008c32 <UART_Start_Receive_IT+0x116>
 8008c64:	e018      	b.n	8008c98 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c6c:	697b      	ldr	r3, [r7, #20]
 8008c6e:	e853 3f00 	ldrex	r3, [r3]
 8008c72:	613b      	str	r3, [r7, #16]
   return(result);
 8008c74:	693b      	ldr	r3, [r7, #16]
 8008c76:	f043 0320 	orr.w	r3, r3, #32
 8008c7a:	653b      	str	r3, [r7, #80]	; 0x50
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	461a      	mov	r2, r3
 8008c82:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008c84:	623b      	str	r3, [r7, #32]
 8008c86:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c88:	69f9      	ldr	r1, [r7, #28]
 8008c8a:	6a3a      	ldr	r2, [r7, #32]
 8008c8c:	e841 2300 	strex	r3, r2, [r1]
 8008c90:	61bb      	str	r3, [r7, #24]
   return(result);
 8008c92:	69bb      	ldr	r3, [r7, #24]
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d1e6      	bne.n	8008c66 <UART_Start_Receive_IT+0x14a>
  }
  return HAL_OK;
 8008c98:	2300      	movs	r3, #0
}
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	375c      	adds	r7, #92	; 0x5c
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca4:	4770      	bx	lr
 8008ca6:	bf00      	nop
 8008ca8:	080090c9 	.word	0x080090c9
 8008cac:	08008f6d 	.word	0x08008f6d

08008cb0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008cb0:	b480      	push	{r7}
 8008cb2:	b095      	sub	sp, #84	; 0x54
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008cc0:	e853 3f00 	ldrex	r3, [r3]
 8008cc4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008cc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cc8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008ccc:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	461a      	mov	r2, r3
 8008cd4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008cd6:	643b      	str	r3, [r7, #64]	; 0x40
 8008cd8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cda:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008cdc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008cde:	e841 2300 	strex	r3, r2, [r1]
 8008ce2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008ce4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d1e6      	bne.n	8008cb8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	3308      	adds	r3, #8
 8008cf0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cf2:	6a3b      	ldr	r3, [r7, #32]
 8008cf4:	e853 3f00 	ldrex	r3, [r3]
 8008cf8:	61fb      	str	r3, [r7, #28]
   return(result);
 8008cfa:	69fb      	ldr	r3, [r7, #28]
 8008cfc:	f023 0301 	bic.w	r3, r3, #1
 8008d00:	64bb      	str	r3, [r7, #72]	; 0x48
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	3308      	adds	r3, #8
 8008d08:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008d0a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008d0c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d0e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008d10:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008d12:	e841 2300 	strex	r3, r2, [r1]
 8008d16:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d1e5      	bne.n	8008cea <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008d22:	2b01      	cmp	r3, #1
 8008d24:	d118      	bne.n	8008d58 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	e853 3f00 	ldrex	r3, [r3]
 8008d32:	60bb      	str	r3, [r7, #8]
   return(result);
 8008d34:	68bb      	ldr	r3, [r7, #8]
 8008d36:	f023 0310 	bic.w	r3, r3, #16
 8008d3a:	647b      	str	r3, [r7, #68]	; 0x44
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	461a      	mov	r2, r3
 8008d42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008d44:	61bb      	str	r3, [r7, #24]
 8008d46:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d48:	6979      	ldr	r1, [r7, #20]
 8008d4a:	69ba      	ldr	r2, [r7, #24]
 8008d4c:	e841 2300 	strex	r3, r2, [r1]
 8008d50:	613b      	str	r3, [r7, #16]
   return(result);
 8008d52:	693b      	ldr	r3, [r7, #16]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d1e6      	bne.n	8008d26 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	2220      	movs	r2, #32
 8008d5c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	2200      	movs	r2, #0
 8008d62:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	2200      	movs	r2, #0
 8008d68:	665a      	str	r2, [r3, #100]	; 0x64
}
 8008d6a:	bf00      	nop
 8008d6c:	3754      	adds	r7, #84	; 0x54
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d74:	4770      	bx	lr

08008d76 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008d76:	b580      	push	{r7, lr}
 8008d78:	b084      	sub	sp, #16
 8008d7a:	af00      	add	r7, sp, #0
 8008d7c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d82:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	2200      	movs	r2, #0
 8008d88:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	2200      	movs	r2, #0
 8008d90:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008d94:	68f8      	ldr	r0, [r7, #12]
 8008d96:	f7ff fa8f 	bl	80082b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008d9a:	bf00      	nop
 8008d9c:	3710      	adds	r7, #16
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	bd80      	pop	{r7, pc}

08008da2 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008da2:	b480      	push	{r7}
 8008da4:	b08f      	sub	sp, #60	; 0x3c
 8008da6:	af00      	add	r7, sp, #0
 8008da8:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008dae:	2b21      	cmp	r3, #33	; 0x21
 8008db0:	d14c      	bne.n	8008e4c <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008db8:	b29b      	uxth	r3, r3
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d132      	bne.n	8008e24 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dc4:	6a3b      	ldr	r3, [r7, #32]
 8008dc6:	e853 3f00 	ldrex	r3, [r3]
 8008dca:	61fb      	str	r3, [r7, #28]
   return(result);
 8008dcc:	69fb      	ldr	r3, [r7, #28]
 8008dce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008dd2:	637b      	str	r3, [r7, #52]	; 0x34
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	461a      	mov	r2, r3
 8008dda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ddc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008dde:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008de0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008de2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008de4:	e841 2300 	strex	r3, r2, [r1]
 8008de8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d1e6      	bne.n	8008dbe <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	e853 3f00 	ldrex	r3, [r3]
 8008dfc:	60bb      	str	r3, [r7, #8]
   return(result);
 8008dfe:	68bb      	ldr	r3, [r7, #8]
 8008e00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008e04:	633b      	str	r3, [r7, #48]	; 0x30
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	461a      	mov	r2, r3
 8008e0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e0e:	61bb      	str	r3, [r7, #24]
 8008e10:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e12:	6979      	ldr	r1, [r7, #20]
 8008e14:	69ba      	ldr	r2, [r7, #24]
 8008e16:	e841 2300 	strex	r3, r2, [r1]
 8008e1a:	613b      	str	r3, [r7, #16]
   return(result);
 8008e1c:	693b      	ldr	r3, [r7, #16]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d1e6      	bne.n	8008df0 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8008e22:	e013      	b.n	8008e4c <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008e28:	781a      	ldrb	r2, [r3, #0]
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008e34:	1c5a      	adds	r2, r3, #1
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008e40:	b29b      	uxth	r3, r3
 8008e42:	3b01      	subs	r3, #1
 8008e44:	b29a      	uxth	r2, r3
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8008e4c:	bf00      	nop
 8008e4e:	373c      	adds	r7, #60	; 0x3c
 8008e50:	46bd      	mov	sp, r7
 8008e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e56:	4770      	bx	lr

08008e58 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008e58:	b480      	push	{r7}
 8008e5a:	b091      	sub	sp, #68	; 0x44
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008e64:	2b21      	cmp	r3, #33	; 0x21
 8008e66:	d151      	bne.n	8008f0c <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008e6e:	b29b      	uxth	r3, r3
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d132      	bne.n	8008eda <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e7c:	e853 3f00 	ldrex	r3, [r3]
 8008e80:	623b      	str	r3, [r7, #32]
   return(result);
 8008e82:	6a3b      	ldr	r3, [r7, #32]
 8008e84:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008e88:	63bb      	str	r3, [r7, #56]	; 0x38
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	461a      	mov	r2, r3
 8008e90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e92:	633b      	str	r3, [r7, #48]	; 0x30
 8008e94:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e96:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008e98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008e9a:	e841 2300 	strex	r3, r2, [r1]
 8008e9e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008ea0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d1e6      	bne.n	8008e74 <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eac:	693b      	ldr	r3, [r7, #16]
 8008eae:	e853 3f00 	ldrex	r3, [r3]
 8008eb2:	60fb      	str	r3, [r7, #12]
   return(result);
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008eba:	637b      	str	r3, [r7, #52]	; 0x34
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	461a      	mov	r2, r3
 8008ec2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ec4:	61fb      	str	r3, [r7, #28]
 8008ec6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ec8:	69b9      	ldr	r1, [r7, #24]
 8008eca:	69fa      	ldr	r2, [r7, #28]
 8008ecc:	e841 2300 	strex	r3, r2, [r1]
 8008ed0:	617b      	str	r3, [r7, #20]
   return(result);
 8008ed2:	697b      	ldr	r3, [r7, #20]
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d1e6      	bne.n	8008ea6 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8008ed8:	e018      	b.n	8008f0c <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008ede:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8008ee0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ee2:	881b      	ldrh	r3, [r3, #0]
 8008ee4:	461a      	mov	r2, r3
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008eee:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008ef4:	1c9a      	adds	r2, r3, #2
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008f00:	b29b      	uxth	r3, r3
 8008f02:	3b01      	subs	r3, #1
 8008f04:	b29a      	uxth	r2, r3
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8008f0c:	bf00      	nop
 8008f0e:	3744      	adds	r7, #68	; 0x44
 8008f10:	46bd      	mov	sp, r7
 8008f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f16:	4770      	bx	lr

08008f18 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b088      	sub	sp, #32
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	e853 3f00 	ldrex	r3, [r3]
 8008f2c:	60bb      	str	r3, [r7, #8]
   return(result);
 8008f2e:	68bb      	ldr	r3, [r7, #8]
 8008f30:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008f34:	61fb      	str	r3, [r7, #28]
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	461a      	mov	r2, r3
 8008f3c:	69fb      	ldr	r3, [r7, #28]
 8008f3e:	61bb      	str	r3, [r7, #24]
 8008f40:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f42:	6979      	ldr	r1, [r7, #20]
 8008f44:	69ba      	ldr	r2, [r7, #24]
 8008f46:	e841 2300 	strex	r3, r2, [r1]
 8008f4a:	613b      	str	r3, [r7, #16]
   return(result);
 8008f4c:	693b      	ldr	r3, [r7, #16]
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d1e6      	bne.n	8008f20 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	2220      	movs	r2, #32
 8008f56:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008f5e:	6878      	ldr	r0, [r7, #4]
 8008f60:	f7fa fef2 	bl	8003d48 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008f64:	bf00      	nop
 8008f66:	3720      	adds	r7, #32
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	bd80      	pop	{r7, pc}

08008f6c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008f6c:	b580      	push	{r7, lr}
 8008f6e:	b096      	sub	sp, #88	; 0x58
 8008f70:	af00      	add	r7, sp, #0
 8008f72:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008f7a:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008f82:	2b22      	cmp	r3, #34	; 0x22
 8008f84:	f040 8094 	bne.w	80090b0 <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f8e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008f92:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8008f96:	b2d9      	uxtb	r1, r3
 8008f98:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8008f9c:	b2da      	uxtb	r2, r3
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008fa2:	400a      	ands	r2, r1
 8008fa4:	b2d2      	uxtb	r2, r2
 8008fa6:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008fac:	1c5a      	adds	r2, r3, #1
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008fb8:	b29b      	uxth	r3, r3
 8008fba:	3b01      	subs	r3, #1
 8008fbc:	b29a      	uxth	r2, r3
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008fca:	b29b      	uxth	r3, r3
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d177      	bne.n	80090c0 <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fd8:	e853 3f00 	ldrex	r3, [r3]
 8008fdc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008fde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008fe0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008fe4:	653b      	str	r3, [r7, #80]	; 0x50
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	461a      	mov	r2, r3
 8008fec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008fee:	647b      	str	r3, [r7, #68]	; 0x44
 8008ff0:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ff2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008ff4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008ff6:	e841 2300 	strex	r3, r2, [r1]
 8008ffa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008ffc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d1e6      	bne.n	8008fd0 <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	3308      	adds	r3, #8
 8009008:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800900a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800900c:	e853 3f00 	ldrex	r3, [r3]
 8009010:	623b      	str	r3, [r7, #32]
   return(result);
 8009012:	6a3b      	ldr	r3, [r7, #32]
 8009014:	f023 0301 	bic.w	r3, r3, #1
 8009018:	64fb      	str	r3, [r7, #76]	; 0x4c
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	3308      	adds	r3, #8
 8009020:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009022:	633a      	str	r2, [r7, #48]	; 0x30
 8009024:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009026:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009028:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800902a:	e841 2300 	strex	r3, r2, [r1]
 800902e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009030:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009032:	2b00      	cmp	r3, #0
 8009034:	d1e5      	bne.n	8009002 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	2220      	movs	r2, #32
 800903a:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	2200      	movs	r2, #0
 8009040:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009046:	2b01      	cmp	r3, #1
 8009048:	d12e      	bne.n	80090a8 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	2200      	movs	r2, #0
 800904e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009056:	693b      	ldr	r3, [r7, #16]
 8009058:	e853 3f00 	ldrex	r3, [r3]
 800905c:	60fb      	str	r3, [r7, #12]
   return(result);
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	f023 0310 	bic.w	r3, r3, #16
 8009064:	64bb      	str	r3, [r7, #72]	; 0x48
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	461a      	mov	r2, r3
 800906c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800906e:	61fb      	str	r3, [r7, #28]
 8009070:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009072:	69b9      	ldr	r1, [r7, #24]
 8009074:	69fa      	ldr	r2, [r7, #28]
 8009076:	e841 2300 	strex	r3, r2, [r1]
 800907a:	617b      	str	r3, [r7, #20]
   return(result);
 800907c:	697b      	ldr	r3, [r7, #20]
 800907e:	2b00      	cmp	r3, #0
 8009080:	d1e6      	bne.n	8009050 <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	69db      	ldr	r3, [r3, #28]
 8009088:	f003 0310 	and.w	r3, r3, #16
 800908c:	2b10      	cmp	r3, #16
 800908e:	d103      	bne.n	8009098 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	2210      	movs	r2, #16
 8009096:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800909e:	4619      	mov	r1, r3
 80090a0:	6878      	ldr	r0, [r7, #4]
 80090a2:	f7ff f913 	bl	80082cc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80090a6:	e00b      	b.n	80090c0 <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 80090a8:	6878      	ldr	r0, [r7, #4]
 80090aa:	f7fa fde3 	bl	8003c74 <HAL_UART_RxCpltCallback>
}
 80090ae:	e007      	b.n	80090c0 <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	699a      	ldr	r2, [r3, #24]
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	f042 0208 	orr.w	r2, r2, #8
 80090be:	619a      	str	r2, [r3, #24]
}
 80090c0:	bf00      	nop
 80090c2:	3758      	adds	r7, #88	; 0x58
 80090c4:	46bd      	mov	sp, r7
 80090c6:	bd80      	pop	{r7, pc}

080090c8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80090c8:	b580      	push	{r7, lr}
 80090ca:	b096      	sub	sp, #88	; 0x58
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80090d6:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80090de:	2b22      	cmp	r3, #34	; 0x22
 80090e0:	f040 8094 	bne.w	800920c <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090ea:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80090f2:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 80090f4:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80090f8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80090fc:	4013      	ands	r3, r2
 80090fe:	b29a      	uxth	r2, r3
 8009100:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009102:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009108:	1c9a      	adds	r2, r3, #2
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009114:	b29b      	uxth	r3, r3
 8009116:	3b01      	subs	r3, #1
 8009118:	b29a      	uxth	r2, r3
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009126:	b29b      	uxth	r3, r3
 8009128:	2b00      	cmp	r3, #0
 800912a:	d177      	bne.n	800921c <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009132:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009134:	e853 3f00 	ldrex	r3, [r3]
 8009138:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800913a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800913c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009140:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	461a      	mov	r2, r3
 8009148:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800914a:	643b      	str	r3, [r7, #64]	; 0x40
 800914c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800914e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009150:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009152:	e841 2300 	strex	r3, r2, [r1]
 8009156:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009158:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800915a:	2b00      	cmp	r3, #0
 800915c:	d1e6      	bne.n	800912c <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	3308      	adds	r3, #8
 8009164:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009166:	6a3b      	ldr	r3, [r7, #32]
 8009168:	e853 3f00 	ldrex	r3, [r3]
 800916c:	61fb      	str	r3, [r7, #28]
   return(result);
 800916e:	69fb      	ldr	r3, [r7, #28]
 8009170:	f023 0301 	bic.w	r3, r3, #1
 8009174:	64bb      	str	r3, [r7, #72]	; 0x48
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	3308      	adds	r3, #8
 800917c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800917e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009180:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009182:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009184:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009186:	e841 2300 	strex	r3, r2, [r1]
 800918a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800918c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800918e:	2b00      	cmp	r3, #0
 8009190:	d1e5      	bne.n	800915e <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	2220      	movs	r2, #32
 8009196:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	2200      	movs	r2, #0
 800919c:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80091a2:	2b01      	cmp	r3, #1
 80091a4:	d12e      	bne.n	8009204 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	2200      	movs	r2, #0
 80091aa:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	e853 3f00 	ldrex	r3, [r3]
 80091b8:	60bb      	str	r3, [r7, #8]
   return(result);
 80091ba:	68bb      	ldr	r3, [r7, #8]
 80091bc:	f023 0310 	bic.w	r3, r3, #16
 80091c0:	647b      	str	r3, [r7, #68]	; 0x44
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	461a      	mov	r2, r3
 80091c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80091ca:	61bb      	str	r3, [r7, #24]
 80091cc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091ce:	6979      	ldr	r1, [r7, #20]
 80091d0:	69ba      	ldr	r2, [r7, #24]
 80091d2:	e841 2300 	strex	r3, r2, [r1]
 80091d6:	613b      	str	r3, [r7, #16]
   return(result);
 80091d8:	693b      	ldr	r3, [r7, #16]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d1e6      	bne.n	80091ac <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	69db      	ldr	r3, [r3, #28]
 80091e4:	f003 0310 	and.w	r3, r3, #16
 80091e8:	2b10      	cmp	r3, #16
 80091ea:	d103      	bne.n	80091f4 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	2210      	movs	r2, #16
 80091f2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80091fa:	4619      	mov	r1, r3
 80091fc:	6878      	ldr	r0, [r7, #4]
 80091fe:	f7ff f865 	bl	80082cc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009202:	e00b      	b.n	800921c <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8009204:	6878      	ldr	r0, [r7, #4]
 8009206:	f7fa fd35 	bl	8003c74 <HAL_UART_RxCpltCallback>
}
 800920a:	e007      	b.n	800921c <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	699a      	ldr	r2, [r3, #24]
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	f042 0208 	orr.w	r2, r2, #8
 800921a:	619a      	str	r2, [r3, #24]
}
 800921c:	bf00      	nop
 800921e:	3758      	adds	r7, #88	; 0x58
 8009220:	46bd      	mov	sp, r7
 8009222:	bd80      	pop	{r7, pc}

08009224 <__errno>:
 8009224:	4b01      	ldr	r3, [pc, #4]	; (800922c <__errno+0x8>)
 8009226:	6818      	ldr	r0, [r3, #0]
 8009228:	4770      	bx	lr
 800922a:	bf00      	nop
 800922c:	20000124 	.word	0x20000124

08009230 <__libc_init_array>:
 8009230:	b570      	push	{r4, r5, r6, lr}
 8009232:	4d0d      	ldr	r5, [pc, #52]	; (8009268 <__libc_init_array+0x38>)
 8009234:	4c0d      	ldr	r4, [pc, #52]	; (800926c <__libc_init_array+0x3c>)
 8009236:	1b64      	subs	r4, r4, r5
 8009238:	10a4      	asrs	r4, r4, #2
 800923a:	2600      	movs	r6, #0
 800923c:	42a6      	cmp	r6, r4
 800923e:	d109      	bne.n	8009254 <__libc_init_array+0x24>
 8009240:	4d0b      	ldr	r5, [pc, #44]	; (8009270 <__libc_init_array+0x40>)
 8009242:	4c0c      	ldr	r4, [pc, #48]	; (8009274 <__libc_init_array+0x44>)
 8009244:	f004 ffca 	bl	800e1dc <_init>
 8009248:	1b64      	subs	r4, r4, r5
 800924a:	10a4      	asrs	r4, r4, #2
 800924c:	2600      	movs	r6, #0
 800924e:	42a6      	cmp	r6, r4
 8009250:	d105      	bne.n	800925e <__libc_init_array+0x2e>
 8009252:	bd70      	pop	{r4, r5, r6, pc}
 8009254:	f855 3b04 	ldr.w	r3, [r5], #4
 8009258:	4798      	blx	r3
 800925a:	3601      	adds	r6, #1
 800925c:	e7ee      	b.n	800923c <__libc_init_array+0xc>
 800925e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009262:	4798      	blx	r3
 8009264:	3601      	adds	r6, #1
 8009266:	e7f2      	b.n	800924e <__libc_init_array+0x1e>
 8009268:	0800f424 	.word	0x0800f424
 800926c:	0800f424 	.word	0x0800f424
 8009270:	0800f424 	.word	0x0800f424
 8009274:	0800f428 	.word	0x0800f428

08009278 <memset>:
 8009278:	4402      	add	r2, r0
 800927a:	4603      	mov	r3, r0
 800927c:	4293      	cmp	r3, r2
 800927e:	d100      	bne.n	8009282 <memset+0xa>
 8009280:	4770      	bx	lr
 8009282:	f803 1b01 	strb.w	r1, [r3], #1
 8009286:	e7f9      	b.n	800927c <memset+0x4>

08009288 <__cvt>:
 8009288:	b5f0      	push	{r4, r5, r6, r7, lr}
 800928a:	ed2d 8b02 	vpush	{d8}
 800928e:	eeb0 8b40 	vmov.f64	d8, d0
 8009292:	b085      	sub	sp, #20
 8009294:	4617      	mov	r7, r2
 8009296:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8009298:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800929a:	ee18 2a90 	vmov	r2, s17
 800929e:	f025 0520 	bic.w	r5, r5, #32
 80092a2:	2a00      	cmp	r2, #0
 80092a4:	bfb6      	itet	lt
 80092a6:	222d      	movlt	r2, #45	; 0x2d
 80092a8:	2200      	movge	r2, #0
 80092aa:	eeb1 8b40 	vneglt.f64	d8, d0
 80092ae:	2d46      	cmp	r5, #70	; 0x46
 80092b0:	460c      	mov	r4, r1
 80092b2:	701a      	strb	r2, [r3, #0]
 80092b4:	d004      	beq.n	80092c0 <__cvt+0x38>
 80092b6:	2d45      	cmp	r5, #69	; 0x45
 80092b8:	d100      	bne.n	80092bc <__cvt+0x34>
 80092ba:	3401      	adds	r4, #1
 80092bc:	2102      	movs	r1, #2
 80092be:	e000      	b.n	80092c2 <__cvt+0x3a>
 80092c0:	2103      	movs	r1, #3
 80092c2:	ab03      	add	r3, sp, #12
 80092c4:	9301      	str	r3, [sp, #4]
 80092c6:	ab02      	add	r3, sp, #8
 80092c8:	9300      	str	r3, [sp, #0]
 80092ca:	4622      	mov	r2, r4
 80092cc:	4633      	mov	r3, r6
 80092ce:	eeb0 0b48 	vmov.f64	d0, d8
 80092d2:	f001 fe0d 	bl	800aef0 <_dtoa_r>
 80092d6:	2d47      	cmp	r5, #71	; 0x47
 80092d8:	d109      	bne.n	80092ee <__cvt+0x66>
 80092da:	07fb      	lsls	r3, r7, #31
 80092dc:	d407      	bmi.n	80092ee <__cvt+0x66>
 80092de:	9b03      	ldr	r3, [sp, #12]
 80092e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80092e2:	1a1b      	subs	r3, r3, r0
 80092e4:	6013      	str	r3, [r2, #0]
 80092e6:	b005      	add	sp, #20
 80092e8:	ecbd 8b02 	vpop	{d8}
 80092ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80092ee:	2d46      	cmp	r5, #70	; 0x46
 80092f0:	eb00 0204 	add.w	r2, r0, r4
 80092f4:	d10c      	bne.n	8009310 <__cvt+0x88>
 80092f6:	7803      	ldrb	r3, [r0, #0]
 80092f8:	2b30      	cmp	r3, #48	; 0x30
 80092fa:	d107      	bne.n	800930c <__cvt+0x84>
 80092fc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009300:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009304:	bf1c      	itt	ne
 8009306:	f1c4 0401 	rsbne	r4, r4, #1
 800930a:	6034      	strne	r4, [r6, #0]
 800930c:	6833      	ldr	r3, [r6, #0]
 800930e:	441a      	add	r2, r3
 8009310:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009314:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009318:	bf08      	it	eq
 800931a:	9203      	streq	r2, [sp, #12]
 800931c:	2130      	movs	r1, #48	; 0x30
 800931e:	9b03      	ldr	r3, [sp, #12]
 8009320:	4293      	cmp	r3, r2
 8009322:	d2dc      	bcs.n	80092de <__cvt+0x56>
 8009324:	1c5c      	adds	r4, r3, #1
 8009326:	9403      	str	r4, [sp, #12]
 8009328:	7019      	strb	r1, [r3, #0]
 800932a:	e7f8      	b.n	800931e <__cvt+0x96>

0800932c <__exponent>:
 800932c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800932e:	4603      	mov	r3, r0
 8009330:	2900      	cmp	r1, #0
 8009332:	bfb8      	it	lt
 8009334:	4249      	neglt	r1, r1
 8009336:	f803 2b02 	strb.w	r2, [r3], #2
 800933a:	bfb4      	ite	lt
 800933c:	222d      	movlt	r2, #45	; 0x2d
 800933e:	222b      	movge	r2, #43	; 0x2b
 8009340:	2909      	cmp	r1, #9
 8009342:	7042      	strb	r2, [r0, #1]
 8009344:	dd2a      	ble.n	800939c <__exponent+0x70>
 8009346:	f10d 0407 	add.w	r4, sp, #7
 800934a:	46a4      	mov	ip, r4
 800934c:	270a      	movs	r7, #10
 800934e:	46a6      	mov	lr, r4
 8009350:	460a      	mov	r2, r1
 8009352:	fb91 f6f7 	sdiv	r6, r1, r7
 8009356:	fb07 1516 	mls	r5, r7, r6, r1
 800935a:	3530      	adds	r5, #48	; 0x30
 800935c:	2a63      	cmp	r2, #99	; 0x63
 800935e:	f104 34ff 	add.w	r4, r4, #4294967295
 8009362:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009366:	4631      	mov	r1, r6
 8009368:	dcf1      	bgt.n	800934e <__exponent+0x22>
 800936a:	3130      	adds	r1, #48	; 0x30
 800936c:	f1ae 0502 	sub.w	r5, lr, #2
 8009370:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009374:	1c44      	adds	r4, r0, #1
 8009376:	4629      	mov	r1, r5
 8009378:	4561      	cmp	r1, ip
 800937a:	d30a      	bcc.n	8009392 <__exponent+0x66>
 800937c:	f10d 0209 	add.w	r2, sp, #9
 8009380:	eba2 020e 	sub.w	r2, r2, lr
 8009384:	4565      	cmp	r5, ip
 8009386:	bf88      	it	hi
 8009388:	2200      	movhi	r2, #0
 800938a:	4413      	add	r3, r2
 800938c:	1a18      	subs	r0, r3, r0
 800938e:	b003      	add	sp, #12
 8009390:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009392:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009396:	f804 2f01 	strb.w	r2, [r4, #1]!
 800939a:	e7ed      	b.n	8009378 <__exponent+0x4c>
 800939c:	2330      	movs	r3, #48	; 0x30
 800939e:	3130      	adds	r1, #48	; 0x30
 80093a0:	7083      	strb	r3, [r0, #2]
 80093a2:	70c1      	strb	r1, [r0, #3]
 80093a4:	1d03      	adds	r3, r0, #4
 80093a6:	e7f1      	b.n	800938c <__exponent+0x60>

080093a8 <_printf_float>:
 80093a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093ac:	b08b      	sub	sp, #44	; 0x2c
 80093ae:	460c      	mov	r4, r1
 80093b0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 80093b4:	4616      	mov	r6, r2
 80093b6:	461f      	mov	r7, r3
 80093b8:	4605      	mov	r5, r0
 80093ba:	f002 fe8b 	bl	800c0d4 <_localeconv_r>
 80093be:	f8d0 b000 	ldr.w	fp, [r0]
 80093c2:	4658      	mov	r0, fp
 80093c4:	f7f6 ff46 	bl	8000254 <strlen>
 80093c8:	2300      	movs	r3, #0
 80093ca:	9308      	str	r3, [sp, #32]
 80093cc:	f8d8 3000 	ldr.w	r3, [r8]
 80093d0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80093d4:	6822      	ldr	r2, [r4, #0]
 80093d6:	3307      	adds	r3, #7
 80093d8:	f023 0307 	bic.w	r3, r3, #7
 80093dc:	f103 0108 	add.w	r1, r3, #8
 80093e0:	f8c8 1000 	str.w	r1, [r8]
 80093e4:	4682      	mov	sl, r0
 80093e6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80093ea:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 80093ee:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8009650 <_printf_float+0x2a8>
 80093f2:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 80093f6:	eeb0 6bc0 	vabs.f64	d6, d0
 80093fa:	eeb4 6b47 	vcmp.f64	d6, d7
 80093fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009402:	dd24      	ble.n	800944e <_printf_float+0xa6>
 8009404:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8009408:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800940c:	d502      	bpl.n	8009414 <_printf_float+0x6c>
 800940e:	232d      	movs	r3, #45	; 0x2d
 8009410:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009414:	4b90      	ldr	r3, [pc, #576]	; (8009658 <_printf_float+0x2b0>)
 8009416:	4891      	ldr	r0, [pc, #580]	; (800965c <_printf_float+0x2b4>)
 8009418:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800941c:	bf94      	ite	ls
 800941e:	4698      	movls	r8, r3
 8009420:	4680      	movhi	r8, r0
 8009422:	2303      	movs	r3, #3
 8009424:	6123      	str	r3, [r4, #16]
 8009426:	f022 0204 	bic.w	r2, r2, #4
 800942a:	2300      	movs	r3, #0
 800942c:	6022      	str	r2, [r4, #0]
 800942e:	9304      	str	r3, [sp, #16]
 8009430:	9700      	str	r7, [sp, #0]
 8009432:	4633      	mov	r3, r6
 8009434:	aa09      	add	r2, sp, #36	; 0x24
 8009436:	4621      	mov	r1, r4
 8009438:	4628      	mov	r0, r5
 800943a:	f000 f9d3 	bl	80097e4 <_printf_common>
 800943e:	3001      	adds	r0, #1
 8009440:	f040 808a 	bne.w	8009558 <_printf_float+0x1b0>
 8009444:	f04f 30ff 	mov.w	r0, #4294967295
 8009448:	b00b      	add	sp, #44	; 0x2c
 800944a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800944e:	eeb4 0b40 	vcmp.f64	d0, d0
 8009452:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009456:	d709      	bvc.n	800946c <_printf_float+0xc4>
 8009458:	ee10 3a90 	vmov	r3, s1
 800945c:	2b00      	cmp	r3, #0
 800945e:	bfbc      	itt	lt
 8009460:	232d      	movlt	r3, #45	; 0x2d
 8009462:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009466:	487e      	ldr	r0, [pc, #504]	; (8009660 <_printf_float+0x2b8>)
 8009468:	4b7e      	ldr	r3, [pc, #504]	; (8009664 <_printf_float+0x2bc>)
 800946a:	e7d5      	b.n	8009418 <_printf_float+0x70>
 800946c:	6863      	ldr	r3, [r4, #4]
 800946e:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8009472:	9104      	str	r1, [sp, #16]
 8009474:	1c59      	adds	r1, r3, #1
 8009476:	d13c      	bne.n	80094f2 <_printf_float+0x14a>
 8009478:	2306      	movs	r3, #6
 800947a:	6063      	str	r3, [r4, #4]
 800947c:	2300      	movs	r3, #0
 800947e:	9303      	str	r3, [sp, #12]
 8009480:	ab08      	add	r3, sp, #32
 8009482:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8009486:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800948a:	ab07      	add	r3, sp, #28
 800948c:	6861      	ldr	r1, [r4, #4]
 800948e:	9300      	str	r3, [sp, #0]
 8009490:	6022      	str	r2, [r4, #0]
 8009492:	f10d 031b 	add.w	r3, sp, #27
 8009496:	4628      	mov	r0, r5
 8009498:	f7ff fef6 	bl	8009288 <__cvt>
 800949c:	9b04      	ldr	r3, [sp, #16]
 800949e:	9907      	ldr	r1, [sp, #28]
 80094a0:	2b47      	cmp	r3, #71	; 0x47
 80094a2:	4680      	mov	r8, r0
 80094a4:	d108      	bne.n	80094b8 <_printf_float+0x110>
 80094a6:	1cc8      	adds	r0, r1, #3
 80094a8:	db02      	blt.n	80094b0 <_printf_float+0x108>
 80094aa:	6863      	ldr	r3, [r4, #4]
 80094ac:	4299      	cmp	r1, r3
 80094ae:	dd41      	ble.n	8009534 <_printf_float+0x18c>
 80094b0:	f1a9 0902 	sub.w	r9, r9, #2
 80094b4:	fa5f f989 	uxtb.w	r9, r9
 80094b8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80094bc:	d820      	bhi.n	8009500 <_printf_float+0x158>
 80094be:	3901      	subs	r1, #1
 80094c0:	464a      	mov	r2, r9
 80094c2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80094c6:	9107      	str	r1, [sp, #28]
 80094c8:	f7ff ff30 	bl	800932c <__exponent>
 80094cc:	9a08      	ldr	r2, [sp, #32]
 80094ce:	9004      	str	r0, [sp, #16]
 80094d0:	1813      	adds	r3, r2, r0
 80094d2:	2a01      	cmp	r2, #1
 80094d4:	6123      	str	r3, [r4, #16]
 80094d6:	dc02      	bgt.n	80094de <_printf_float+0x136>
 80094d8:	6822      	ldr	r2, [r4, #0]
 80094da:	07d2      	lsls	r2, r2, #31
 80094dc:	d501      	bpl.n	80094e2 <_printf_float+0x13a>
 80094de:	3301      	adds	r3, #1
 80094e0:	6123      	str	r3, [r4, #16]
 80094e2:	f89d 301b 	ldrb.w	r3, [sp, #27]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d0a2      	beq.n	8009430 <_printf_float+0x88>
 80094ea:	232d      	movs	r3, #45	; 0x2d
 80094ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80094f0:	e79e      	b.n	8009430 <_printf_float+0x88>
 80094f2:	9904      	ldr	r1, [sp, #16]
 80094f4:	2947      	cmp	r1, #71	; 0x47
 80094f6:	d1c1      	bne.n	800947c <_printf_float+0xd4>
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d1bf      	bne.n	800947c <_printf_float+0xd4>
 80094fc:	2301      	movs	r3, #1
 80094fe:	e7bc      	b.n	800947a <_printf_float+0xd2>
 8009500:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8009504:	d118      	bne.n	8009538 <_printf_float+0x190>
 8009506:	2900      	cmp	r1, #0
 8009508:	6863      	ldr	r3, [r4, #4]
 800950a:	dd0b      	ble.n	8009524 <_printf_float+0x17c>
 800950c:	6121      	str	r1, [r4, #16]
 800950e:	b913      	cbnz	r3, 8009516 <_printf_float+0x16e>
 8009510:	6822      	ldr	r2, [r4, #0]
 8009512:	07d0      	lsls	r0, r2, #31
 8009514:	d502      	bpl.n	800951c <_printf_float+0x174>
 8009516:	3301      	adds	r3, #1
 8009518:	440b      	add	r3, r1
 800951a:	6123      	str	r3, [r4, #16]
 800951c:	2300      	movs	r3, #0
 800951e:	65a1      	str	r1, [r4, #88]	; 0x58
 8009520:	9304      	str	r3, [sp, #16]
 8009522:	e7de      	b.n	80094e2 <_printf_float+0x13a>
 8009524:	b913      	cbnz	r3, 800952c <_printf_float+0x184>
 8009526:	6822      	ldr	r2, [r4, #0]
 8009528:	07d2      	lsls	r2, r2, #31
 800952a:	d501      	bpl.n	8009530 <_printf_float+0x188>
 800952c:	3302      	adds	r3, #2
 800952e:	e7f4      	b.n	800951a <_printf_float+0x172>
 8009530:	2301      	movs	r3, #1
 8009532:	e7f2      	b.n	800951a <_printf_float+0x172>
 8009534:	f04f 0967 	mov.w	r9, #103	; 0x67
 8009538:	9b08      	ldr	r3, [sp, #32]
 800953a:	4299      	cmp	r1, r3
 800953c:	db05      	blt.n	800954a <_printf_float+0x1a2>
 800953e:	6823      	ldr	r3, [r4, #0]
 8009540:	6121      	str	r1, [r4, #16]
 8009542:	07d8      	lsls	r0, r3, #31
 8009544:	d5ea      	bpl.n	800951c <_printf_float+0x174>
 8009546:	1c4b      	adds	r3, r1, #1
 8009548:	e7e7      	b.n	800951a <_printf_float+0x172>
 800954a:	2900      	cmp	r1, #0
 800954c:	bfd4      	ite	le
 800954e:	f1c1 0202 	rsble	r2, r1, #2
 8009552:	2201      	movgt	r2, #1
 8009554:	4413      	add	r3, r2
 8009556:	e7e0      	b.n	800951a <_printf_float+0x172>
 8009558:	6823      	ldr	r3, [r4, #0]
 800955a:	055a      	lsls	r2, r3, #21
 800955c:	d407      	bmi.n	800956e <_printf_float+0x1c6>
 800955e:	6923      	ldr	r3, [r4, #16]
 8009560:	4642      	mov	r2, r8
 8009562:	4631      	mov	r1, r6
 8009564:	4628      	mov	r0, r5
 8009566:	47b8      	blx	r7
 8009568:	3001      	adds	r0, #1
 800956a:	d12a      	bne.n	80095c2 <_printf_float+0x21a>
 800956c:	e76a      	b.n	8009444 <_printf_float+0x9c>
 800956e:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8009572:	f240 80e2 	bls.w	800973a <_printf_float+0x392>
 8009576:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800957a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800957e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009582:	d133      	bne.n	80095ec <_printf_float+0x244>
 8009584:	4a38      	ldr	r2, [pc, #224]	; (8009668 <_printf_float+0x2c0>)
 8009586:	2301      	movs	r3, #1
 8009588:	4631      	mov	r1, r6
 800958a:	4628      	mov	r0, r5
 800958c:	47b8      	blx	r7
 800958e:	3001      	adds	r0, #1
 8009590:	f43f af58 	beq.w	8009444 <_printf_float+0x9c>
 8009594:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8009598:	429a      	cmp	r2, r3
 800959a:	db02      	blt.n	80095a2 <_printf_float+0x1fa>
 800959c:	6823      	ldr	r3, [r4, #0]
 800959e:	07d8      	lsls	r0, r3, #31
 80095a0:	d50f      	bpl.n	80095c2 <_printf_float+0x21a>
 80095a2:	4653      	mov	r3, sl
 80095a4:	465a      	mov	r2, fp
 80095a6:	4631      	mov	r1, r6
 80095a8:	4628      	mov	r0, r5
 80095aa:	47b8      	blx	r7
 80095ac:	3001      	adds	r0, #1
 80095ae:	f43f af49 	beq.w	8009444 <_printf_float+0x9c>
 80095b2:	f04f 0800 	mov.w	r8, #0
 80095b6:	f104 091a 	add.w	r9, r4, #26
 80095ba:	9b08      	ldr	r3, [sp, #32]
 80095bc:	3b01      	subs	r3, #1
 80095be:	4543      	cmp	r3, r8
 80095c0:	dc09      	bgt.n	80095d6 <_printf_float+0x22e>
 80095c2:	6823      	ldr	r3, [r4, #0]
 80095c4:	079b      	lsls	r3, r3, #30
 80095c6:	f100 8108 	bmi.w	80097da <_printf_float+0x432>
 80095ca:	68e0      	ldr	r0, [r4, #12]
 80095cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095ce:	4298      	cmp	r0, r3
 80095d0:	bfb8      	it	lt
 80095d2:	4618      	movlt	r0, r3
 80095d4:	e738      	b.n	8009448 <_printf_float+0xa0>
 80095d6:	2301      	movs	r3, #1
 80095d8:	464a      	mov	r2, r9
 80095da:	4631      	mov	r1, r6
 80095dc:	4628      	mov	r0, r5
 80095de:	47b8      	blx	r7
 80095e0:	3001      	adds	r0, #1
 80095e2:	f43f af2f 	beq.w	8009444 <_printf_float+0x9c>
 80095e6:	f108 0801 	add.w	r8, r8, #1
 80095ea:	e7e6      	b.n	80095ba <_printf_float+0x212>
 80095ec:	9b07      	ldr	r3, [sp, #28]
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	dc3c      	bgt.n	800966c <_printf_float+0x2c4>
 80095f2:	4a1d      	ldr	r2, [pc, #116]	; (8009668 <_printf_float+0x2c0>)
 80095f4:	2301      	movs	r3, #1
 80095f6:	4631      	mov	r1, r6
 80095f8:	4628      	mov	r0, r5
 80095fa:	47b8      	blx	r7
 80095fc:	3001      	adds	r0, #1
 80095fe:	f43f af21 	beq.w	8009444 <_printf_float+0x9c>
 8009602:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8009606:	4313      	orrs	r3, r2
 8009608:	d102      	bne.n	8009610 <_printf_float+0x268>
 800960a:	6823      	ldr	r3, [r4, #0]
 800960c:	07d9      	lsls	r1, r3, #31
 800960e:	d5d8      	bpl.n	80095c2 <_printf_float+0x21a>
 8009610:	4653      	mov	r3, sl
 8009612:	465a      	mov	r2, fp
 8009614:	4631      	mov	r1, r6
 8009616:	4628      	mov	r0, r5
 8009618:	47b8      	blx	r7
 800961a:	3001      	adds	r0, #1
 800961c:	f43f af12 	beq.w	8009444 <_printf_float+0x9c>
 8009620:	f04f 0900 	mov.w	r9, #0
 8009624:	f104 0a1a 	add.w	sl, r4, #26
 8009628:	9b07      	ldr	r3, [sp, #28]
 800962a:	425b      	negs	r3, r3
 800962c:	454b      	cmp	r3, r9
 800962e:	dc01      	bgt.n	8009634 <_printf_float+0x28c>
 8009630:	9b08      	ldr	r3, [sp, #32]
 8009632:	e795      	b.n	8009560 <_printf_float+0x1b8>
 8009634:	2301      	movs	r3, #1
 8009636:	4652      	mov	r2, sl
 8009638:	4631      	mov	r1, r6
 800963a:	4628      	mov	r0, r5
 800963c:	47b8      	blx	r7
 800963e:	3001      	adds	r0, #1
 8009640:	f43f af00 	beq.w	8009444 <_printf_float+0x9c>
 8009644:	f109 0901 	add.w	r9, r9, #1
 8009648:	e7ee      	b.n	8009628 <_printf_float+0x280>
 800964a:	bf00      	nop
 800964c:	f3af 8000 	nop.w
 8009650:	ffffffff 	.word	0xffffffff
 8009654:	7fefffff 	.word	0x7fefffff
 8009658:	0800ef54 	.word	0x0800ef54
 800965c:	0800ef58 	.word	0x0800ef58
 8009660:	0800ef60 	.word	0x0800ef60
 8009664:	0800ef5c 	.word	0x0800ef5c
 8009668:	0800f369 	.word	0x0800f369
 800966c:	9a08      	ldr	r2, [sp, #32]
 800966e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009670:	429a      	cmp	r2, r3
 8009672:	bfa8      	it	ge
 8009674:	461a      	movge	r2, r3
 8009676:	2a00      	cmp	r2, #0
 8009678:	4691      	mov	r9, r2
 800967a:	dc38      	bgt.n	80096ee <_printf_float+0x346>
 800967c:	2300      	movs	r3, #0
 800967e:	9305      	str	r3, [sp, #20]
 8009680:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009684:	f104 021a 	add.w	r2, r4, #26
 8009688:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800968a:	9905      	ldr	r1, [sp, #20]
 800968c:	9304      	str	r3, [sp, #16]
 800968e:	eba3 0309 	sub.w	r3, r3, r9
 8009692:	428b      	cmp	r3, r1
 8009694:	dc33      	bgt.n	80096fe <_printf_float+0x356>
 8009696:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800969a:	429a      	cmp	r2, r3
 800969c:	db3c      	blt.n	8009718 <_printf_float+0x370>
 800969e:	6823      	ldr	r3, [r4, #0]
 80096a0:	07da      	lsls	r2, r3, #31
 80096a2:	d439      	bmi.n	8009718 <_printf_float+0x370>
 80096a4:	9a08      	ldr	r2, [sp, #32]
 80096a6:	9b04      	ldr	r3, [sp, #16]
 80096a8:	9907      	ldr	r1, [sp, #28]
 80096aa:	1ad3      	subs	r3, r2, r3
 80096ac:	eba2 0901 	sub.w	r9, r2, r1
 80096b0:	4599      	cmp	r9, r3
 80096b2:	bfa8      	it	ge
 80096b4:	4699      	movge	r9, r3
 80096b6:	f1b9 0f00 	cmp.w	r9, #0
 80096ba:	dc35      	bgt.n	8009728 <_printf_float+0x380>
 80096bc:	f04f 0800 	mov.w	r8, #0
 80096c0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80096c4:	f104 0a1a 	add.w	sl, r4, #26
 80096c8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80096cc:	1a9b      	subs	r3, r3, r2
 80096ce:	eba3 0309 	sub.w	r3, r3, r9
 80096d2:	4543      	cmp	r3, r8
 80096d4:	f77f af75 	ble.w	80095c2 <_printf_float+0x21a>
 80096d8:	2301      	movs	r3, #1
 80096da:	4652      	mov	r2, sl
 80096dc:	4631      	mov	r1, r6
 80096de:	4628      	mov	r0, r5
 80096e0:	47b8      	blx	r7
 80096e2:	3001      	adds	r0, #1
 80096e4:	f43f aeae 	beq.w	8009444 <_printf_float+0x9c>
 80096e8:	f108 0801 	add.w	r8, r8, #1
 80096ec:	e7ec      	b.n	80096c8 <_printf_float+0x320>
 80096ee:	4613      	mov	r3, r2
 80096f0:	4631      	mov	r1, r6
 80096f2:	4642      	mov	r2, r8
 80096f4:	4628      	mov	r0, r5
 80096f6:	47b8      	blx	r7
 80096f8:	3001      	adds	r0, #1
 80096fa:	d1bf      	bne.n	800967c <_printf_float+0x2d4>
 80096fc:	e6a2      	b.n	8009444 <_printf_float+0x9c>
 80096fe:	2301      	movs	r3, #1
 8009700:	4631      	mov	r1, r6
 8009702:	4628      	mov	r0, r5
 8009704:	9204      	str	r2, [sp, #16]
 8009706:	47b8      	blx	r7
 8009708:	3001      	adds	r0, #1
 800970a:	f43f ae9b 	beq.w	8009444 <_printf_float+0x9c>
 800970e:	9b05      	ldr	r3, [sp, #20]
 8009710:	9a04      	ldr	r2, [sp, #16]
 8009712:	3301      	adds	r3, #1
 8009714:	9305      	str	r3, [sp, #20]
 8009716:	e7b7      	b.n	8009688 <_printf_float+0x2e0>
 8009718:	4653      	mov	r3, sl
 800971a:	465a      	mov	r2, fp
 800971c:	4631      	mov	r1, r6
 800971e:	4628      	mov	r0, r5
 8009720:	47b8      	blx	r7
 8009722:	3001      	adds	r0, #1
 8009724:	d1be      	bne.n	80096a4 <_printf_float+0x2fc>
 8009726:	e68d      	b.n	8009444 <_printf_float+0x9c>
 8009728:	9a04      	ldr	r2, [sp, #16]
 800972a:	464b      	mov	r3, r9
 800972c:	4442      	add	r2, r8
 800972e:	4631      	mov	r1, r6
 8009730:	4628      	mov	r0, r5
 8009732:	47b8      	blx	r7
 8009734:	3001      	adds	r0, #1
 8009736:	d1c1      	bne.n	80096bc <_printf_float+0x314>
 8009738:	e684      	b.n	8009444 <_printf_float+0x9c>
 800973a:	9a08      	ldr	r2, [sp, #32]
 800973c:	2a01      	cmp	r2, #1
 800973e:	dc01      	bgt.n	8009744 <_printf_float+0x39c>
 8009740:	07db      	lsls	r3, r3, #31
 8009742:	d537      	bpl.n	80097b4 <_printf_float+0x40c>
 8009744:	2301      	movs	r3, #1
 8009746:	4642      	mov	r2, r8
 8009748:	4631      	mov	r1, r6
 800974a:	4628      	mov	r0, r5
 800974c:	47b8      	blx	r7
 800974e:	3001      	adds	r0, #1
 8009750:	f43f ae78 	beq.w	8009444 <_printf_float+0x9c>
 8009754:	4653      	mov	r3, sl
 8009756:	465a      	mov	r2, fp
 8009758:	4631      	mov	r1, r6
 800975a:	4628      	mov	r0, r5
 800975c:	47b8      	blx	r7
 800975e:	3001      	adds	r0, #1
 8009760:	f43f ae70 	beq.w	8009444 <_printf_float+0x9c>
 8009764:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8009768:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800976c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009770:	d01b      	beq.n	80097aa <_printf_float+0x402>
 8009772:	9b08      	ldr	r3, [sp, #32]
 8009774:	f108 0201 	add.w	r2, r8, #1
 8009778:	3b01      	subs	r3, #1
 800977a:	4631      	mov	r1, r6
 800977c:	4628      	mov	r0, r5
 800977e:	47b8      	blx	r7
 8009780:	3001      	adds	r0, #1
 8009782:	d10e      	bne.n	80097a2 <_printf_float+0x3fa>
 8009784:	e65e      	b.n	8009444 <_printf_float+0x9c>
 8009786:	2301      	movs	r3, #1
 8009788:	464a      	mov	r2, r9
 800978a:	4631      	mov	r1, r6
 800978c:	4628      	mov	r0, r5
 800978e:	47b8      	blx	r7
 8009790:	3001      	adds	r0, #1
 8009792:	f43f ae57 	beq.w	8009444 <_printf_float+0x9c>
 8009796:	f108 0801 	add.w	r8, r8, #1
 800979a:	9b08      	ldr	r3, [sp, #32]
 800979c:	3b01      	subs	r3, #1
 800979e:	4543      	cmp	r3, r8
 80097a0:	dcf1      	bgt.n	8009786 <_printf_float+0x3de>
 80097a2:	9b04      	ldr	r3, [sp, #16]
 80097a4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80097a8:	e6db      	b.n	8009562 <_printf_float+0x1ba>
 80097aa:	f04f 0800 	mov.w	r8, #0
 80097ae:	f104 091a 	add.w	r9, r4, #26
 80097b2:	e7f2      	b.n	800979a <_printf_float+0x3f2>
 80097b4:	2301      	movs	r3, #1
 80097b6:	4642      	mov	r2, r8
 80097b8:	e7df      	b.n	800977a <_printf_float+0x3d2>
 80097ba:	2301      	movs	r3, #1
 80097bc:	464a      	mov	r2, r9
 80097be:	4631      	mov	r1, r6
 80097c0:	4628      	mov	r0, r5
 80097c2:	47b8      	blx	r7
 80097c4:	3001      	adds	r0, #1
 80097c6:	f43f ae3d 	beq.w	8009444 <_printf_float+0x9c>
 80097ca:	f108 0801 	add.w	r8, r8, #1
 80097ce:	68e3      	ldr	r3, [r4, #12]
 80097d0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80097d2:	1a5b      	subs	r3, r3, r1
 80097d4:	4543      	cmp	r3, r8
 80097d6:	dcf0      	bgt.n	80097ba <_printf_float+0x412>
 80097d8:	e6f7      	b.n	80095ca <_printf_float+0x222>
 80097da:	f04f 0800 	mov.w	r8, #0
 80097de:	f104 0919 	add.w	r9, r4, #25
 80097e2:	e7f4      	b.n	80097ce <_printf_float+0x426>

080097e4 <_printf_common>:
 80097e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80097e8:	4616      	mov	r6, r2
 80097ea:	4699      	mov	r9, r3
 80097ec:	688a      	ldr	r2, [r1, #8]
 80097ee:	690b      	ldr	r3, [r1, #16]
 80097f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80097f4:	4293      	cmp	r3, r2
 80097f6:	bfb8      	it	lt
 80097f8:	4613      	movlt	r3, r2
 80097fa:	6033      	str	r3, [r6, #0]
 80097fc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009800:	4607      	mov	r7, r0
 8009802:	460c      	mov	r4, r1
 8009804:	b10a      	cbz	r2, 800980a <_printf_common+0x26>
 8009806:	3301      	adds	r3, #1
 8009808:	6033      	str	r3, [r6, #0]
 800980a:	6823      	ldr	r3, [r4, #0]
 800980c:	0699      	lsls	r1, r3, #26
 800980e:	bf42      	ittt	mi
 8009810:	6833      	ldrmi	r3, [r6, #0]
 8009812:	3302      	addmi	r3, #2
 8009814:	6033      	strmi	r3, [r6, #0]
 8009816:	6825      	ldr	r5, [r4, #0]
 8009818:	f015 0506 	ands.w	r5, r5, #6
 800981c:	d106      	bne.n	800982c <_printf_common+0x48>
 800981e:	f104 0a19 	add.w	sl, r4, #25
 8009822:	68e3      	ldr	r3, [r4, #12]
 8009824:	6832      	ldr	r2, [r6, #0]
 8009826:	1a9b      	subs	r3, r3, r2
 8009828:	42ab      	cmp	r3, r5
 800982a:	dc26      	bgt.n	800987a <_printf_common+0x96>
 800982c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009830:	1e13      	subs	r3, r2, #0
 8009832:	6822      	ldr	r2, [r4, #0]
 8009834:	bf18      	it	ne
 8009836:	2301      	movne	r3, #1
 8009838:	0692      	lsls	r2, r2, #26
 800983a:	d42b      	bmi.n	8009894 <_printf_common+0xb0>
 800983c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009840:	4649      	mov	r1, r9
 8009842:	4638      	mov	r0, r7
 8009844:	47c0      	blx	r8
 8009846:	3001      	adds	r0, #1
 8009848:	d01e      	beq.n	8009888 <_printf_common+0xa4>
 800984a:	6823      	ldr	r3, [r4, #0]
 800984c:	68e5      	ldr	r5, [r4, #12]
 800984e:	6832      	ldr	r2, [r6, #0]
 8009850:	f003 0306 	and.w	r3, r3, #6
 8009854:	2b04      	cmp	r3, #4
 8009856:	bf08      	it	eq
 8009858:	1aad      	subeq	r5, r5, r2
 800985a:	68a3      	ldr	r3, [r4, #8]
 800985c:	6922      	ldr	r2, [r4, #16]
 800985e:	bf0c      	ite	eq
 8009860:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009864:	2500      	movne	r5, #0
 8009866:	4293      	cmp	r3, r2
 8009868:	bfc4      	itt	gt
 800986a:	1a9b      	subgt	r3, r3, r2
 800986c:	18ed      	addgt	r5, r5, r3
 800986e:	2600      	movs	r6, #0
 8009870:	341a      	adds	r4, #26
 8009872:	42b5      	cmp	r5, r6
 8009874:	d11a      	bne.n	80098ac <_printf_common+0xc8>
 8009876:	2000      	movs	r0, #0
 8009878:	e008      	b.n	800988c <_printf_common+0xa8>
 800987a:	2301      	movs	r3, #1
 800987c:	4652      	mov	r2, sl
 800987e:	4649      	mov	r1, r9
 8009880:	4638      	mov	r0, r7
 8009882:	47c0      	blx	r8
 8009884:	3001      	adds	r0, #1
 8009886:	d103      	bne.n	8009890 <_printf_common+0xac>
 8009888:	f04f 30ff 	mov.w	r0, #4294967295
 800988c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009890:	3501      	adds	r5, #1
 8009892:	e7c6      	b.n	8009822 <_printf_common+0x3e>
 8009894:	18e1      	adds	r1, r4, r3
 8009896:	1c5a      	adds	r2, r3, #1
 8009898:	2030      	movs	r0, #48	; 0x30
 800989a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800989e:	4422      	add	r2, r4
 80098a0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80098a4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80098a8:	3302      	adds	r3, #2
 80098aa:	e7c7      	b.n	800983c <_printf_common+0x58>
 80098ac:	2301      	movs	r3, #1
 80098ae:	4622      	mov	r2, r4
 80098b0:	4649      	mov	r1, r9
 80098b2:	4638      	mov	r0, r7
 80098b4:	47c0      	blx	r8
 80098b6:	3001      	adds	r0, #1
 80098b8:	d0e6      	beq.n	8009888 <_printf_common+0xa4>
 80098ba:	3601      	adds	r6, #1
 80098bc:	e7d9      	b.n	8009872 <_printf_common+0x8e>
	...

080098c0 <_printf_i>:
 80098c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80098c4:	460c      	mov	r4, r1
 80098c6:	4691      	mov	r9, r2
 80098c8:	7e27      	ldrb	r7, [r4, #24]
 80098ca:	990c      	ldr	r1, [sp, #48]	; 0x30
 80098cc:	2f78      	cmp	r7, #120	; 0x78
 80098ce:	4680      	mov	r8, r0
 80098d0:	469a      	mov	sl, r3
 80098d2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80098d6:	d807      	bhi.n	80098e8 <_printf_i+0x28>
 80098d8:	2f62      	cmp	r7, #98	; 0x62
 80098da:	d80a      	bhi.n	80098f2 <_printf_i+0x32>
 80098dc:	2f00      	cmp	r7, #0
 80098de:	f000 80d8 	beq.w	8009a92 <_printf_i+0x1d2>
 80098e2:	2f58      	cmp	r7, #88	; 0x58
 80098e4:	f000 80a3 	beq.w	8009a2e <_printf_i+0x16e>
 80098e8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80098ec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80098f0:	e03a      	b.n	8009968 <_printf_i+0xa8>
 80098f2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80098f6:	2b15      	cmp	r3, #21
 80098f8:	d8f6      	bhi.n	80098e8 <_printf_i+0x28>
 80098fa:	a001      	add	r0, pc, #4	; (adr r0, 8009900 <_printf_i+0x40>)
 80098fc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009900:	08009959 	.word	0x08009959
 8009904:	0800996d 	.word	0x0800996d
 8009908:	080098e9 	.word	0x080098e9
 800990c:	080098e9 	.word	0x080098e9
 8009910:	080098e9 	.word	0x080098e9
 8009914:	080098e9 	.word	0x080098e9
 8009918:	0800996d 	.word	0x0800996d
 800991c:	080098e9 	.word	0x080098e9
 8009920:	080098e9 	.word	0x080098e9
 8009924:	080098e9 	.word	0x080098e9
 8009928:	080098e9 	.word	0x080098e9
 800992c:	08009a79 	.word	0x08009a79
 8009930:	0800999d 	.word	0x0800999d
 8009934:	08009a5b 	.word	0x08009a5b
 8009938:	080098e9 	.word	0x080098e9
 800993c:	080098e9 	.word	0x080098e9
 8009940:	08009a9b 	.word	0x08009a9b
 8009944:	080098e9 	.word	0x080098e9
 8009948:	0800999d 	.word	0x0800999d
 800994c:	080098e9 	.word	0x080098e9
 8009950:	080098e9 	.word	0x080098e9
 8009954:	08009a63 	.word	0x08009a63
 8009958:	680b      	ldr	r3, [r1, #0]
 800995a:	1d1a      	adds	r2, r3, #4
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	600a      	str	r2, [r1, #0]
 8009960:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009964:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009968:	2301      	movs	r3, #1
 800996a:	e0a3      	b.n	8009ab4 <_printf_i+0x1f4>
 800996c:	6825      	ldr	r5, [r4, #0]
 800996e:	6808      	ldr	r0, [r1, #0]
 8009970:	062e      	lsls	r6, r5, #24
 8009972:	f100 0304 	add.w	r3, r0, #4
 8009976:	d50a      	bpl.n	800998e <_printf_i+0xce>
 8009978:	6805      	ldr	r5, [r0, #0]
 800997a:	600b      	str	r3, [r1, #0]
 800997c:	2d00      	cmp	r5, #0
 800997e:	da03      	bge.n	8009988 <_printf_i+0xc8>
 8009980:	232d      	movs	r3, #45	; 0x2d
 8009982:	426d      	negs	r5, r5
 8009984:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009988:	485e      	ldr	r0, [pc, #376]	; (8009b04 <_printf_i+0x244>)
 800998a:	230a      	movs	r3, #10
 800998c:	e019      	b.n	80099c2 <_printf_i+0x102>
 800998e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009992:	6805      	ldr	r5, [r0, #0]
 8009994:	600b      	str	r3, [r1, #0]
 8009996:	bf18      	it	ne
 8009998:	b22d      	sxthne	r5, r5
 800999a:	e7ef      	b.n	800997c <_printf_i+0xbc>
 800999c:	680b      	ldr	r3, [r1, #0]
 800999e:	6825      	ldr	r5, [r4, #0]
 80099a0:	1d18      	adds	r0, r3, #4
 80099a2:	6008      	str	r0, [r1, #0]
 80099a4:	0628      	lsls	r0, r5, #24
 80099a6:	d501      	bpl.n	80099ac <_printf_i+0xec>
 80099a8:	681d      	ldr	r5, [r3, #0]
 80099aa:	e002      	b.n	80099b2 <_printf_i+0xf2>
 80099ac:	0669      	lsls	r1, r5, #25
 80099ae:	d5fb      	bpl.n	80099a8 <_printf_i+0xe8>
 80099b0:	881d      	ldrh	r5, [r3, #0]
 80099b2:	4854      	ldr	r0, [pc, #336]	; (8009b04 <_printf_i+0x244>)
 80099b4:	2f6f      	cmp	r7, #111	; 0x6f
 80099b6:	bf0c      	ite	eq
 80099b8:	2308      	moveq	r3, #8
 80099ba:	230a      	movne	r3, #10
 80099bc:	2100      	movs	r1, #0
 80099be:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80099c2:	6866      	ldr	r6, [r4, #4]
 80099c4:	60a6      	str	r6, [r4, #8]
 80099c6:	2e00      	cmp	r6, #0
 80099c8:	bfa2      	ittt	ge
 80099ca:	6821      	ldrge	r1, [r4, #0]
 80099cc:	f021 0104 	bicge.w	r1, r1, #4
 80099d0:	6021      	strge	r1, [r4, #0]
 80099d2:	b90d      	cbnz	r5, 80099d8 <_printf_i+0x118>
 80099d4:	2e00      	cmp	r6, #0
 80099d6:	d04d      	beq.n	8009a74 <_printf_i+0x1b4>
 80099d8:	4616      	mov	r6, r2
 80099da:	fbb5 f1f3 	udiv	r1, r5, r3
 80099de:	fb03 5711 	mls	r7, r3, r1, r5
 80099e2:	5dc7      	ldrb	r7, [r0, r7]
 80099e4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80099e8:	462f      	mov	r7, r5
 80099ea:	42bb      	cmp	r3, r7
 80099ec:	460d      	mov	r5, r1
 80099ee:	d9f4      	bls.n	80099da <_printf_i+0x11a>
 80099f0:	2b08      	cmp	r3, #8
 80099f2:	d10b      	bne.n	8009a0c <_printf_i+0x14c>
 80099f4:	6823      	ldr	r3, [r4, #0]
 80099f6:	07df      	lsls	r7, r3, #31
 80099f8:	d508      	bpl.n	8009a0c <_printf_i+0x14c>
 80099fa:	6923      	ldr	r3, [r4, #16]
 80099fc:	6861      	ldr	r1, [r4, #4]
 80099fe:	4299      	cmp	r1, r3
 8009a00:	bfde      	ittt	le
 8009a02:	2330      	movle	r3, #48	; 0x30
 8009a04:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009a08:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009a0c:	1b92      	subs	r2, r2, r6
 8009a0e:	6122      	str	r2, [r4, #16]
 8009a10:	f8cd a000 	str.w	sl, [sp]
 8009a14:	464b      	mov	r3, r9
 8009a16:	aa03      	add	r2, sp, #12
 8009a18:	4621      	mov	r1, r4
 8009a1a:	4640      	mov	r0, r8
 8009a1c:	f7ff fee2 	bl	80097e4 <_printf_common>
 8009a20:	3001      	adds	r0, #1
 8009a22:	d14c      	bne.n	8009abe <_printf_i+0x1fe>
 8009a24:	f04f 30ff 	mov.w	r0, #4294967295
 8009a28:	b004      	add	sp, #16
 8009a2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a2e:	4835      	ldr	r0, [pc, #212]	; (8009b04 <_printf_i+0x244>)
 8009a30:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009a34:	6823      	ldr	r3, [r4, #0]
 8009a36:	680e      	ldr	r6, [r1, #0]
 8009a38:	061f      	lsls	r7, r3, #24
 8009a3a:	f856 5b04 	ldr.w	r5, [r6], #4
 8009a3e:	600e      	str	r6, [r1, #0]
 8009a40:	d514      	bpl.n	8009a6c <_printf_i+0x1ac>
 8009a42:	07d9      	lsls	r1, r3, #31
 8009a44:	bf44      	itt	mi
 8009a46:	f043 0320 	orrmi.w	r3, r3, #32
 8009a4a:	6023      	strmi	r3, [r4, #0]
 8009a4c:	b91d      	cbnz	r5, 8009a56 <_printf_i+0x196>
 8009a4e:	6823      	ldr	r3, [r4, #0]
 8009a50:	f023 0320 	bic.w	r3, r3, #32
 8009a54:	6023      	str	r3, [r4, #0]
 8009a56:	2310      	movs	r3, #16
 8009a58:	e7b0      	b.n	80099bc <_printf_i+0xfc>
 8009a5a:	6823      	ldr	r3, [r4, #0]
 8009a5c:	f043 0320 	orr.w	r3, r3, #32
 8009a60:	6023      	str	r3, [r4, #0]
 8009a62:	2378      	movs	r3, #120	; 0x78
 8009a64:	4828      	ldr	r0, [pc, #160]	; (8009b08 <_printf_i+0x248>)
 8009a66:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009a6a:	e7e3      	b.n	8009a34 <_printf_i+0x174>
 8009a6c:	065e      	lsls	r6, r3, #25
 8009a6e:	bf48      	it	mi
 8009a70:	b2ad      	uxthmi	r5, r5
 8009a72:	e7e6      	b.n	8009a42 <_printf_i+0x182>
 8009a74:	4616      	mov	r6, r2
 8009a76:	e7bb      	b.n	80099f0 <_printf_i+0x130>
 8009a78:	680b      	ldr	r3, [r1, #0]
 8009a7a:	6826      	ldr	r6, [r4, #0]
 8009a7c:	6960      	ldr	r0, [r4, #20]
 8009a7e:	1d1d      	adds	r5, r3, #4
 8009a80:	600d      	str	r5, [r1, #0]
 8009a82:	0635      	lsls	r5, r6, #24
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	d501      	bpl.n	8009a8c <_printf_i+0x1cc>
 8009a88:	6018      	str	r0, [r3, #0]
 8009a8a:	e002      	b.n	8009a92 <_printf_i+0x1d2>
 8009a8c:	0671      	lsls	r1, r6, #25
 8009a8e:	d5fb      	bpl.n	8009a88 <_printf_i+0x1c8>
 8009a90:	8018      	strh	r0, [r3, #0]
 8009a92:	2300      	movs	r3, #0
 8009a94:	6123      	str	r3, [r4, #16]
 8009a96:	4616      	mov	r6, r2
 8009a98:	e7ba      	b.n	8009a10 <_printf_i+0x150>
 8009a9a:	680b      	ldr	r3, [r1, #0]
 8009a9c:	1d1a      	adds	r2, r3, #4
 8009a9e:	600a      	str	r2, [r1, #0]
 8009aa0:	681e      	ldr	r6, [r3, #0]
 8009aa2:	6862      	ldr	r2, [r4, #4]
 8009aa4:	2100      	movs	r1, #0
 8009aa6:	4630      	mov	r0, r6
 8009aa8:	f7f6 fbe2 	bl	8000270 <memchr>
 8009aac:	b108      	cbz	r0, 8009ab2 <_printf_i+0x1f2>
 8009aae:	1b80      	subs	r0, r0, r6
 8009ab0:	6060      	str	r0, [r4, #4]
 8009ab2:	6863      	ldr	r3, [r4, #4]
 8009ab4:	6123      	str	r3, [r4, #16]
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009abc:	e7a8      	b.n	8009a10 <_printf_i+0x150>
 8009abe:	6923      	ldr	r3, [r4, #16]
 8009ac0:	4632      	mov	r2, r6
 8009ac2:	4649      	mov	r1, r9
 8009ac4:	4640      	mov	r0, r8
 8009ac6:	47d0      	blx	sl
 8009ac8:	3001      	adds	r0, #1
 8009aca:	d0ab      	beq.n	8009a24 <_printf_i+0x164>
 8009acc:	6823      	ldr	r3, [r4, #0]
 8009ace:	079b      	lsls	r3, r3, #30
 8009ad0:	d413      	bmi.n	8009afa <_printf_i+0x23a>
 8009ad2:	68e0      	ldr	r0, [r4, #12]
 8009ad4:	9b03      	ldr	r3, [sp, #12]
 8009ad6:	4298      	cmp	r0, r3
 8009ad8:	bfb8      	it	lt
 8009ada:	4618      	movlt	r0, r3
 8009adc:	e7a4      	b.n	8009a28 <_printf_i+0x168>
 8009ade:	2301      	movs	r3, #1
 8009ae0:	4632      	mov	r2, r6
 8009ae2:	4649      	mov	r1, r9
 8009ae4:	4640      	mov	r0, r8
 8009ae6:	47d0      	blx	sl
 8009ae8:	3001      	adds	r0, #1
 8009aea:	d09b      	beq.n	8009a24 <_printf_i+0x164>
 8009aec:	3501      	adds	r5, #1
 8009aee:	68e3      	ldr	r3, [r4, #12]
 8009af0:	9903      	ldr	r1, [sp, #12]
 8009af2:	1a5b      	subs	r3, r3, r1
 8009af4:	42ab      	cmp	r3, r5
 8009af6:	dcf2      	bgt.n	8009ade <_printf_i+0x21e>
 8009af8:	e7eb      	b.n	8009ad2 <_printf_i+0x212>
 8009afa:	2500      	movs	r5, #0
 8009afc:	f104 0619 	add.w	r6, r4, #25
 8009b00:	e7f5      	b.n	8009aee <_printf_i+0x22e>
 8009b02:	bf00      	nop
 8009b04:	0800ef64 	.word	0x0800ef64
 8009b08:	0800ef75 	.word	0x0800ef75

08009b0c <_scanf_float>:
 8009b0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b10:	b087      	sub	sp, #28
 8009b12:	4617      	mov	r7, r2
 8009b14:	9303      	str	r3, [sp, #12]
 8009b16:	688b      	ldr	r3, [r1, #8]
 8009b18:	1e5a      	subs	r2, r3, #1
 8009b1a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8009b1e:	bf83      	ittte	hi
 8009b20:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009b24:	195b      	addhi	r3, r3, r5
 8009b26:	9302      	strhi	r3, [sp, #8]
 8009b28:	2300      	movls	r3, #0
 8009b2a:	bf86      	itte	hi
 8009b2c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009b30:	608b      	strhi	r3, [r1, #8]
 8009b32:	9302      	strls	r3, [sp, #8]
 8009b34:	680b      	ldr	r3, [r1, #0]
 8009b36:	468b      	mov	fp, r1
 8009b38:	2500      	movs	r5, #0
 8009b3a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8009b3e:	f84b 3b1c 	str.w	r3, [fp], #28
 8009b42:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009b46:	4680      	mov	r8, r0
 8009b48:	460c      	mov	r4, r1
 8009b4a:	465e      	mov	r6, fp
 8009b4c:	46aa      	mov	sl, r5
 8009b4e:	46a9      	mov	r9, r5
 8009b50:	9501      	str	r5, [sp, #4]
 8009b52:	68a2      	ldr	r2, [r4, #8]
 8009b54:	b152      	cbz	r2, 8009b6c <_scanf_float+0x60>
 8009b56:	683b      	ldr	r3, [r7, #0]
 8009b58:	781b      	ldrb	r3, [r3, #0]
 8009b5a:	2b4e      	cmp	r3, #78	; 0x4e
 8009b5c:	d864      	bhi.n	8009c28 <_scanf_float+0x11c>
 8009b5e:	2b40      	cmp	r3, #64	; 0x40
 8009b60:	d83c      	bhi.n	8009bdc <_scanf_float+0xd0>
 8009b62:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8009b66:	b2c8      	uxtb	r0, r1
 8009b68:	280e      	cmp	r0, #14
 8009b6a:	d93a      	bls.n	8009be2 <_scanf_float+0xd6>
 8009b6c:	f1b9 0f00 	cmp.w	r9, #0
 8009b70:	d003      	beq.n	8009b7a <_scanf_float+0x6e>
 8009b72:	6823      	ldr	r3, [r4, #0]
 8009b74:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009b78:	6023      	str	r3, [r4, #0]
 8009b7a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009b7e:	f1ba 0f01 	cmp.w	sl, #1
 8009b82:	f200 8113 	bhi.w	8009dac <_scanf_float+0x2a0>
 8009b86:	455e      	cmp	r6, fp
 8009b88:	f200 8105 	bhi.w	8009d96 <_scanf_float+0x28a>
 8009b8c:	2501      	movs	r5, #1
 8009b8e:	4628      	mov	r0, r5
 8009b90:	b007      	add	sp, #28
 8009b92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b96:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8009b9a:	2a0d      	cmp	r2, #13
 8009b9c:	d8e6      	bhi.n	8009b6c <_scanf_float+0x60>
 8009b9e:	a101      	add	r1, pc, #4	; (adr r1, 8009ba4 <_scanf_float+0x98>)
 8009ba0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009ba4:	08009ce3 	.word	0x08009ce3
 8009ba8:	08009b6d 	.word	0x08009b6d
 8009bac:	08009b6d 	.word	0x08009b6d
 8009bb0:	08009b6d 	.word	0x08009b6d
 8009bb4:	08009d43 	.word	0x08009d43
 8009bb8:	08009d1b 	.word	0x08009d1b
 8009bbc:	08009b6d 	.word	0x08009b6d
 8009bc0:	08009b6d 	.word	0x08009b6d
 8009bc4:	08009cf1 	.word	0x08009cf1
 8009bc8:	08009b6d 	.word	0x08009b6d
 8009bcc:	08009b6d 	.word	0x08009b6d
 8009bd0:	08009b6d 	.word	0x08009b6d
 8009bd4:	08009b6d 	.word	0x08009b6d
 8009bd8:	08009ca9 	.word	0x08009ca9
 8009bdc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8009be0:	e7db      	b.n	8009b9a <_scanf_float+0x8e>
 8009be2:	290e      	cmp	r1, #14
 8009be4:	d8c2      	bhi.n	8009b6c <_scanf_float+0x60>
 8009be6:	a001      	add	r0, pc, #4	; (adr r0, 8009bec <_scanf_float+0xe0>)
 8009be8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009bec:	08009c9b 	.word	0x08009c9b
 8009bf0:	08009b6d 	.word	0x08009b6d
 8009bf4:	08009c9b 	.word	0x08009c9b
 8009bf8:	08009d2f 	.word	0x08009d2f
 8009bfc:	08009b6d 	.word	0x08009b6d
 8009c00:	08009c49 	.word	0x08009c49
 8009c04:	08009c85 	.word	0x08009c85
 8009c08:	08009c85 	.word	0x08009c85
 8009c0c:	08009c85 	.word	0x08009c85
 8009c10:	08009c85 	.word	0x08009c85
 8009c14:	08009c85 	.word	0x08009c85
 8009c18:	08009c85 	.word	0x08009c85
 8009c1c:	08009c85 	.word	0x08009c85
 8009c20:	08009c85 	.word	0x08009c85
 8009c24:	08009c85 	.word	0x08009c85
 8009c28:	2b6e      	cmp	r3, #110	; 0x6e
 8009c2a:	d809      	bhi.n	8009c40 <_scanf_float+0x134>
 8009c2c:	2b60      	cmp	r3, #96	; 0x60
 8009c2e:	d8b2      	bhi.n	8009b96 <_scanf_float+0x8a>
 8009c30:	2b54      	cmp	r3, #84	; 0x54
 8009c32:	d077      	beq.n	8009d24 <_scanf_float+0x218>
 8009c34:	2b59      	cmp	r3, #89	; 0x59
 8009c36:	d199      	bne.n	8009b6c <_scanf_float+0x60>
 8009c38:	2d07      	cmp	r5, #7
 8009c3a:	d197      	bne.n	8009b6c <_scanf_float+0x60>
 8009c3c:	2508      	movs	r5, #8
 8009c3e:	e029      	b.n	8009c94 <_scanf_float+0x188>
 8009c40:	2b74      	cmp	r3, #116	; 0x74
 8009c42:	d06f      	beq.n	8009d24 <_scanf_float+0x218>
 8009c44:	2b79      	cmp	r3, #121	; 0x79
 8009c46:	e7f6      	b.n	8009c36 <_scanf_float+0x12a>
 8009c48:	6821      	ldr	r1, [r4, #0]
 8009c4a:	05c8      	lsls	r0, r1, #23
 8009c4c:	d51a      	bpl.n	8009c84 <_scanf_float+0x178>
 8009c4e:	9b02      	ldr	r3, [sp, #8]
 8009c50:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8009c54:	6021      	str	r1, [r4, #0]
 8009c56:	f109 0901 	add.w	r9, r9, #1
 8009c5a:	b11b      	cbz	r3, 8009c64 <_scanf_float+0x158>
 8009c5c:	3b01      	subs	r3, #1
 8009c5e:	3201      	adds	r2, #1
 8009c60:	9302      	str	r3, [sp, #8]
 8009c62:	60a2      	str	r2, [r4, #8]
 8009c64:	68a3      	ldr	r3, [r4, #8]
 8009c66:	3b01      	subs	r3, #1
 8009c68:	60a3      	str	r3, [r4, #8]
 8009c6a:	6923      	ldr	r3, [r4, #16]
 8009c6c:	3301      	adds	r3, #1
 8009c6e:	6123      	str	r3, [r4, #16]
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	3b01      	subs	r3, #1
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	607b      	str	r3, [r7, #4]
 8009c78:	f340 8084 	ble.w	8009d84 <_scanf_float+0x278>
 8009c7c:	683b      	ldr	r3, [r7, #0]
 8009c7e:	3301      	adds	r3, #1
 8009c80:	603b      	str	r3, [r7, #0]
 8009c82:	e766      	b.n	8009b52 <_scanf_float+0x46>
 8009c84:	eb1a 0f05 	cmn.w	sl, r5
 8009c88:	f47f af70 	bne.w	8009b6c <_scanf_float+0x60>
 8009c8c:	6822      	ldr	r2, [r4, #0]
 8009c8e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8009c92:	6022      	str	r2, [r4, #0]
 8009c94:	f806 3b01 	strb.w	r3, [r6], #1
 8009c98:	e7e4      	b.n	8009c64 <_scanf_float+0x158>
 8009c9a:	6822      	ldr	r2, [r4, #0]
 8009c9c:	0610      	lsls	r0, r2, #24
 8009c9e:	f57f af65 	bpl.w	8009b6c <_scanf_float+0x60>
 8009ca2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009ca6:	e7f4      	b.n	8009c92 <_scanf_float+0x186>
 8009ca8:	f1ba 0f00 	cmp.w	sl, #0
 8009cac:	d10e      	bne.n	8009ccc <_scanf_float+0x1c0>
 8009cae:	f1b9 0f00 	cmp.w	r9, #0
 8009cb2:	d10e      	bne.n	8009cd2 <_scanf_float+0x1c6>
 8009cb4:	6822      	ldr	r2, [r4, #0]
 8009cb6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009cba:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009cbe:	d108      	bne.n	8009cd2 <_scanf_float+0x1c6>
 8009cc0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009cc4:	6022      	str	r2, [r4, #0]
 8009cc6:	f04f 0a01 	mov.w	sl, #1
 8009cca:	e7e3      	b.n	8009c94 <_scanf_float+0x188>
 8009ccc:	f1ba 0f02 	cmp.w	sl, #2
 8009cd0:	d055      	beq.n	8009d7e <_scanf_float+0x272>
 8009cd2:	2d01      	cmp	r5, #1
 8009cd4:	d002      	beq.n	8009cdc <_scanf_float+0x1d0>
 8009cd6:	2d04      	cmp	r5, #4
 8009cd8:	f47f af48 	bne.w	8009b6c <_scanf_float+0x60>
 8009cdc:	3501      	adds	r5, #1
 8009cde:	b2ed      	uxtb	r5, r5
 8009ce0:	e7d8      	b.n	8009c94 <_scanf_float+0x188>
 8009ce2:	f1ba 0f01 	cmp.w	sl, #1
 8009ce6:	f47f af41 	bne.w	8009b6c <_scanf_float+0x60>
 8009cea:	f04f 0a02 	mov.w	sl, #2
 8009cee:	e7d1      	b.n	8009c94 <_scanf_float+0x188>
 8009cf0:	b97d      	cbnz	r5, 8009d12 <_scanf_float+0x206>
 8009cf2:	f1b9 0f00 	cmp.w	r9, #0
 8009cf6:	f47f af3c 	bne.w	8009b72 <_scanf_float+0x66>
 8009cfa:	6822      	ldr	r2, [r4, #0]
 8009cfc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009d00:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009d04:	f47f af39 	bne.w	8009b7a <_scanf_float+0x6e>
 8009d08:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009d0c:	6022      	str	r2, [r4, #0]
 8009d0e:	2501      	movs	r5, #1
 8009d10:	e7c0      	b.n	8009c94 <_scanf_float+0x188>
 8009d12:	2d03      	cmp	r5, #3
 8009d14:	d0e2      	beq.n	8009cdc <_scanf_float+0x1d0>
 8009d16:	2d05      	cmp	r5, #5
 8009d18:	e7de      	b.n	8009cd8 <_scanf_float+0x1cc>
 8009d1a:	2d02      	cmp	r5, #2
 8009d1c:	f47f af26 	bne.w	8009b6c <_scanf_float+0x60>
 8009d20:	2503      	movs	r5, #3
 8009d22:	e7b7      	b.n	8009c94 <_scanf_float+0x188>
 8009d24:	2d06      	cmp	r5, #6
 8009d26:	f47f af21 	bne.w	8009b6c <_scanf_float+0x60>
 8009d2a:	2507      	movs	r5, #7
 8009d2c:	e7b2      	b.n	8009c94 <_scanf_float+0x188>
 8009d2e:	6822      	ldr	r2, [r4, #0]
 8009d30:	0591      	lsls	r1, r2, #22
 8009d32:	f57f af1b 	bpl.w	8009b6c <_scanf_float+0x60>
 8009d36:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8009d3a:	6022      	str	r2, [r4, #0]
 8009d3c:	f8cd 9004 	str.w	r9, [sp, #4]
 8009d40:	e7a8      	b.n	8009c94 <_scanf_float+0x188>
 8009d42:	6822      	ldr	r2, [r4, #0]
 8009d44:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8009d48:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009d4c:	d006      	beq.n	8009d5c <_scanf_float+0x250>
 8009d4e:	0550      	lsls	r0, r2, #21
 8009d50:	f57f af0c 	bpl.w	8009b6c <_scanf_float+0x60>
 8009d54:	f1b9 0f00 	cmp.w	r9, #0
 8009d58:	f43f af0f 	beq.w	8009b7a <_scanf_float+0x6e>
 8009d5c:	0591      	lsls	r1, r2, #22
 8009d5e:	bf58      	it	pl
 8009d60:	9901      	ldrpl	r1, [sp, #4]
 8009d62:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009d66:	bf58      	it	pl
 8009d68:	eba9 0101 	subpl.w	r1, r9, r1
 8009d6c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8009d70:	bf58      	it	pl
 8009d72:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009d76:	6022      	str	r2, [r4, #0]
 8009d78:	f04f 0900 	mov.w	r9, #0
 8009d7c:	e78a      	b.n	8009c94 <_scanf_float+0x188>
 8009d7e:	f04f 0a03 	mov.w	sl, #3
 8009d82:	e787      	b.n	8009c94 <_scanf_float+0x188>
 8009d84:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009d88:	4639      	mov	r1, r7
 8009d8a:	4640      	mov	r0, r8
 8009d8c:	4798      	blx	r3
 8009d8e:	2800      	cmp	r0, #0
 8009d90:	f43f aedf 	beq.w	8009b52 <_scanf_float+0x46>
 8009d94:	e6ea      	b.n	8009b6c <_scanf_float+0x60>
 8009d96:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009d9a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009d9e:	463a      	mov	r2, r7
 8009da0:	4640      	mov	r0, r8
 8009da2:	4798      	blx	r3
 8009da4:	6923      	ldr	r3, [r4, #16]
 8009da6:	3b01      	subs	r3, #1
 8009da8:	6123      	str	r3, [r4, #16]
 8009daa:	e6ec      	b.n	8009b86 <_scanf_float+0x7a>
 8009dac:	1e6b      	subs	r3, r5, #1
 8009dae:	2b06      	cmp	r3, #6
 8009db0:	d825      	bhi.n	8009dfe <_scanf_float+0x2f2>
 8009db2:	2d02      	cmp	r5, #2
 8009db4:	d836      	bhi.n	8009e24 <_scanf_float+0x318>
 8009db6:	455e      	cmp	r6, fp
 8009db8:	f67f aee8 	bls.w	8009b8c <_scanf_float+0x80>
 8009dbc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009dc0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009dc4:	463a      	mov	r2, r7
 8009dc6:	4640      	mov	r0, r8
 8009dc8:	4798      	blx	r3
 8009dca:	6923      	ldr	r3, [r4, #16]
 8009dcc:	3b01      	subs	r3, #1
 8009dce:	6123      	str	r3, [r4, #16]
 8009dd0:	e7f1      	b.n	8009db6 <_scanf_float+0x2aa>
 8009dd2:	9802      	ldr	r0, [sp, #8]
 8009dd4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009dd8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8009ddc:	9002      	str	r0, [sp, #8]
 8009dde:	463a      	mov	r2, r7
 8009de0:	4640      	mov	r0, r8
 8009de2:	4798      	blx	r3
 8009de4:	6923      	ldr	r3, [r4, #16]
 8009de6:	3b01      	subs	r3, #1
 8009de8:	6123      	str	r3, [r4, #16]
 8009dea:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009dee:	fa5f fa8a 	uxtb.w	sl, sl
 8009df2:	f1ba 0f02 	cmp.w	sl, #2
 8009df6:	d1ec      	bne.n	8009dd2 <_scanf_float+0x2c6>
 8009df8:	3d03      	subs	r5, #3
 8009dfa:	b2ed      	uxtb	r5, r5
 8009dfc:	1b76      	subs	r6, r6, r5
 8009dfe:	6823      	ldr	r3, [r4, #0]
 8009e00:	05da      	lsls	r2, r3, #23
 8009e02:	d52f      	bpl.n	8009e64 <_scanf_float+0x358>
 8009e04:	055b      	lsls	r3, r3, #21
 8009e06:	d510      	bpl.n	8009e2a <_scanf_float+0x31e>
 8009e08:	455e      	cmp	r6, fp
 8009e0a:	f67f aebf 	bls.w	8009b8c <_scanf_float+0x80>
 8009e0e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009e12:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009e16:	463a      	mov	r2, r7
 8009e18:	4640      	mov	r0, r8
 8009e1a:	4798      	blx	r3
 8009e1c:	6923      	ldr	r3, [r4, #16]
 8009e1e:	3b01      	subs	r3, #1
 8009e20:	6123      	str	r3, [r4, #16]
 8009e22:	e7f1      	b.n	8009e08 <_scanf_float+0x2fc>
 8009e24:	46aa      	mov	sl, r5
 8009e26:	9602      	str	r6, [sp, #8]
 8009e28:	e7df      	b.n	8009dea <_scanf_float+0x2de>
 8009e2a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009e2e:	6923      	ldr	r3, [r4, #16]
 8009e30:	2965      	cmp	r1, #101	; 0x65
 8009e32:	f103 33ff 	add.w	r3, r3, #4294967295
 8009e36:	f106 35ff 	add.w	r5, r6, #4294967295
 8009e3a:	6123      	str	r3, [r4, #16]
 8009e3c:	d00c      	beq.n	8009e58 <_scanf_float+0x34c>
 8009e3e:	2945      	cmp	r1, #69	; 0x45
 8009e40:	d00a      	beq.n	8009e58 <_scanf_float+0x34c>
 8009e42:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009e46:	463a      	mov	r2, r7
 8009e48:	4640      	mov	r0, r8
 8009e4a:	4798      	blx	r3
 8009e4c:	6923      	ldr	r3, [r4, #16]
 8009e4e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009e52:	3b01      	subs	r3, #1
 8009e54:	1eb5      	subs	r5, r6, #2
 8009e56:	6123      	str	r3, [r4, #16]
 8009e58:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009e5c:	463a      	mov	r2, r7
 8009e5e:	4640      	mov	r0, r8
 8009e60:	4798      	blx	r3
 8009e62:	462e      	mov	r6, r5
 8009e64:	6825      	ldr	r5, [r4, #0]
 8009e66:	f015 0510 	ands.w	r5, r5, #16
 8009e6a:	d14d      	bne.n	8009f08 <_scanf_float+0x3fc>
 8009e6c:	7035      	strb	r5, [r6, #0]
 8009e6e:	6823      	ldr	r3, [r4, #0]
 8009e70:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009e74:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009e78:	d11a      	bne.n	8009eb0 <_scanf_float+0x3a4>
 8009e7a:	9b01      	ldr	r3, [sp, #4]
 8009e7c:	454b      	cmp	r3, r9
 8009e7e:	eba3 0209 	sub.w	r2, r3, r9
 8009e82:	d122      	bne.n	8009eca <_scanf_float+0x3be>
 8009e84:	2200      	movs	r2, #0
 8009e86:	4659      	mov	r1, fp
 8009e88:	4640      	mov	r0, r8
 8009e8a:	f000 fef7 	bl	800ac7c <_strtod_r>
 8009e8e:	9b03      	ldr	r3, [sp, #12]
 8009e90:	6821      	ldr	r1, [r4, #0]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	f011 0f02 	tst.w	r1, #2
 8009e98:	f103 0204 	add.w	r2, r3, #4
 8009e9c:	d020      	beq.n	8009ee0 <_scanf_float+0x3d4>
 8009e9e:	9903      	ldr	r1, [sp, #12]
 8009ea0:	600a      	str	r2, [r1, #0]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	ed83 0b00 	vstr	d0, [r3]
 8009ea8:	68e3      	ldr	r3, [r4, #12]
 8009eaa:	3301      	adds	r3, #1
 8009eac:	60e3      	str	r3, [r4, #12]
 8009eae:	e66e      	b.n	8009b8e <_scanf_float+0x82>
 8009eb0:	9b04      	ldr	r3, [sp, #16]
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d0e6      	beq.n	8009e84 <_scanf_float+0x378>
 8009eb6:	9905      	ldr	r1, [sp, #20]
 8009eb8:	230a      	movs	r3, #10
 8009eba:	462a      	mov	r2, r5
 8009ebc:	3101      	adds	r1, #1
 8009ebe:	4640      	mov	r0, r8
 8009ec0:	f000 ff66 	bl	800ad90 <_strtol_r>
 8009ec4:	9b04      	ldr	r3, [sp, #16]
 8009ec6:	9e05      	ldr	r6, [sp, #20]
 8009ec8:	1ac2      	subs	r2, r0, r3
 8009eca:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8009ece:	429e      	cmp	r6, r3
 8009ed0:	bf28      	it	cs
 8009ed2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8009ed6:	490d      	ldr	r1, [pc, #52]	; (8009f0c <_scanf_float+0x400>)
 8009ed8:	4630      	mov	r0, r6
 8009eda:	f000 f821 	bl	8009f20 <siprintf>
 8009ede:	e7d1      	b.n	8009e84 <_scanf_float+0x378>
 8009ee0:	f011 0f04 	tst.w	r1, #4
 8009ee4:	9903      	ldr	r1, [sp, #12]
 8009ee6:	600a      	str	r2, [r1, #0]
 8009ee8:	d1db      	bne.n	8009ea2 <_scanf_float+0x396>
 8009eea:	eeb4 0b40 	vcmp.f64	d0, d0
 8009eee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ef2:	681e      	ldr	r6, [r3, #0]
 8009ef4:	d705      	bvc.n	8009f02 <_scanf_float+0x3f6>
 8009ef6:	4806      	ldr	r0, [pc, #24]	; (8009f10 <_scanf_float+0x404>)
 8009ef8:	f000 f80c 	bl	8009f14 <nanf>
 8009efc:	ed86 0a00 	vstr	s0, [r6]
 8009f00:	e7d2      	b.n	8009ea8 <_scanf_float+0x39c>
 8009f02:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8009f06:	e7f9      	b.n	8009efc <_scanf_float+0x3f0>
 8009f08:	2500      	movs	r5, #0
 8009f0a:	e640      	b.n	8009b8e <_scanf_float+0x82>
 8009f0c:	0800ef86 	.word	0x0800ef86
 8009f10:	0800f3bb 	.word	0x0800f3bb

08009f14 <nanf>:
 8009f14:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009f1c <nanf+0x8>
 8009f18:	4770      	bx	lr
 8009f1a:	bf00      	nop
 8009f1c:	7fc00000 	.word	0x7fc00000

08009f20 <siprintf>:
 8009f20:	b40e      	push	{r1, r2, r3}
 8009f22:	b500      	push	{lr}
 8009f24:	b09c      	sub	sp, #112	; 0x70
 8009f26:	ab1d      	add	r3, sp, #116	; 0x74
 8009f28:	9002      	str	r0, [sp, #8]
 8009f2a:	9006      	str	r0, [sp, #24]
 8009f2c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009f30:	4809      	ldr	r0, [pc, #36]	; (8009f58 <siprintf+0x38>)
 8009f32:	9107      	str	r1, [sp, #28]
 8009f34:	9104      	str	r1, [sp, #16]
 8009f36:	4909      	ldr	r1, [pc, #36]	; (8009f5c <siprintf+0x3c>)
 8009f38:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f3c:	9105      	str	r1, [sp, #20]
 8009f3e:	6800      	ldr	r0, [r0, #0]
 8009f40:	9301      	str	r3, [sp, #4]
 8009f42:	a902      	add	r1, sp, #8
 8009f44:	f002 fed6 	bl	800ccf4 <_svfiprintf_r>
 8009f48:	9b02      	ldr	r3, [sp, #8]
 8009f4a:	2200      	movs	r2, #0
 8009f4c:	701a      	strb	r2, [r3, #0]
 8009f4e:	b01c      	add	sp, #112	; 0x70
 8009f50:	f85d eb04 	ldr.w	lr, [sp], #4
 8009f54:	b003      	add	sp, #12
 8009f56:	4770      	bx	lr
 8009f58:	20000124 	.word	0x20000124
 8009f5c:	ffff0208 	.word	0xffff0208

08009f60 <siscanf>:
 8009f60:	b40e      	push	{r1, r2, r3}
 8009f62:	b510      	push	{r4, lr}
 8009f64:	b09f      	sub	sp, #124	; 0x7c
 8009f66:	ac21      	add	r4, sp, #132	; 0x84
 8009f68:	f44f 7101 	mov.w	r1, #516	; 0x204
 8009f6c:	f854 2b04 	ldr.w	r2, [r4], #4
 8009f70:	9201      	str	r2, [sp, #4]
 8009f72:	f8ad 101c 	strh.w	r1, [sp, #28]
 8009f76:	9004      	str	r0, [sp, #16]
 8009f78:	9008      	str	r0, [sp, #32]
 8009f7a:	f7f6 f96b 	bl	8000254 <strlen>
 8009f7e:	4b0c      	ldr	r3, [pc, #48]	; (8009fb0 <siscanf+0x50>)
 8009f80:	9005      	str	r0, [sp, #20]
 8009f82:	9009      	str	r0, [sp, #36]	; 0x24
 8009f84:	930d      	str	r3, [sp, #52]	; 0x34
 8009f86:	480b      	ldr	r0, [pc, #44]	; (8009fb4 <siscanf+0x54>)
 8009f88:	9a01      	ldr	r2, [sp, #4]
 8009f8a:	6800      	ldr	r0, [r0, #0]
 8009f8c:	9403      	str	r4, [sp, #12]
 8009f8e:	2300      	movs	r3, #0
 8009f90:	9311      	str	r3, [sp, #68]	; 0x44
 8009f92:	9316      	str	r3, [sp, #88]	; 0x58
 8009f94:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009f98:	f8ad 301e 	strh.w	r3, [sp, #30]
 8009f9c:	a904      	add	r1, sp, #16
 8009f9e:	4623      	mov	r3, r4
 8009fa0:	f003 f802 	bl	800cfa8 <__ssvfiscanf_r>
 8009fa4:	b01f      	add	sp, #124	; 0x7c
 8009fa6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009faa:	b003      	add	sp, #12
 8009fac:	4770      	bx	lr
 8009fae:	bf00      	nop
 8009fb0:	08009fdb 	.word	0x08009fdb
 8009fb4:	20000124 	.word	0x20000124

08009fb8 <__sread>:
 8009fb8:	b510      	push	{r4, lr}
 8009fba:	460c      	mov	r4, r1
 8009fbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009fc0:	f003 fab6 	bl	800d530 <_read_r>
 8009fc4:	2800      	cmp	r0, #0
 8009fc6:	bfab      	itete	ge
 8009fc8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009fca:	89a3      	ldrhlt	r3, [r4, #12]
 8009fcc:	181b      	addge	r3, r3, r0
 8009fce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009fd2:	bfac      	ite	ge
 8009fd4:	6563      	strge	r3, [r4, #84]	; 0x54
 8009fd6:	81a3      	strhlt	r3, [r4, #12]
 8009fd8:	bd10      	pop	{r4, pc}

08009fda <__seofread>:
 8009fda:	2000      	movs	r0, #0
 8009fdc:	4770      	bx	lr

08009fde <__swrite>:
 8009fde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fe2:	461f      	mov	r7, r3
 8009fe4:	898b      	ldrh	r3, [r1, #12]
 8009fe6:	05db      	lsls	r3, r3, #23
 8009fe8:	4605      	mov	r5, r0
 8009fea:	460c      	mov	r4, r1
 8009fec:	4616      	mov	r6, r2
 8009fee:	d505      	bpl.n	8009ffc <__swrite+0x1e>
 8009ff0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ff4:	2302      	movs	r3, #2
 8009ff6:	2200      	movs	r2, #0
 8009ff8:	f002 f870 	bl	800c0dc <_lseek_r>
 8009ffc:	89a3      	ldrh	r3, [r4, #12]
 8009ffe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a002:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a006:	81a3      	strh	r3, [r4, #12]
 800a008:	4632      	mov	r2, r6
 800a00a:	463b      	mov	r3, r7
 800a00c:	4628      	mov	r0, r5
 800a00e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a012:	f000 bebf 	b.w	800ad94 <_write_r>

0800a016 <__sseek>:
 800a016:	b510      	push	{r4, lr}
 800a018:	460c      	mov	r4, r1
 800a01a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a01e:	f002 f85d 	bl	800c0dc <_lseek_r>
 800a022:	1c43      	adds	r3, r0, #1
 800a024:	89a3      	ldrh	r3, [r4, #12]
 800a026:	bf15      	itete	ne
 800a028:	6560      	strne	r0, [r4, #84]	; 0x54
 800a02a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a02e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a032:	81a3      	strheq	r3, [r4, #12]
 800a034:	bf18      	it	ne
 800a036:	81a3      	strhne	r3, [r4, #12]
 800a038:	bd10      	pop	{r4, pc}

0800a03a <__sclose>:
 800a03a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a03e:	f000 bebb 	b.w	800adb8 <_close_r>

0800a042 <strcpy>:
 800a042:	4603      	mov	r3, r0
 800a044:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a048:	f803 2b01 	strb.w	r2, [r3], #1
 800a04c:	2a00      	cmp	r2, #0
 800a04e:	d1f9      	bne.n	800a044 <strcpy+0x2>
 800a050:	4770      	bx	lr

0800a052 <strncmp>:
 800a052:	b510      	push	{r4, lr}
 800a054:	b16a      	cbz	r2, 800a072 <strncmp+0x20>
 800a056:	3901      	subs	r1, #1
 800a058:	1884      	adds	r4, r0, r2
 800a05a:	f810 3b01 	ldrb.w	r3, [r0], #1
 800a05e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a062:	4293      	cmp	r3, r2
 800a064:	d103      	bne.n	800a06e <strncmp+0x1c>
 800a066:	42a0      	cmp	r0, r4
 800a068:	d001      	beq.n	800a06e <strncmp+0x1c>
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d1f5      	bne.n	800a05a <strncmp+0x8>
 800a06e:	1a98      	subs	r0, r3, r2
 800a070:	bd10      	pop	{r4, pc}
 800a072:	4610      	mov	r0, r2
 800a074:	e7fc      	b.n	800a070 <strncmp+0x1e>

0800a076 <strncpy>:
 800a076:	b510      	push	{r4, lr}
 800a078:	3901      	subs	r1, #1
 800a07a:	4603      	mov	r3, r0
 800a07c:	b132      	cbz	r2, 800a08c <strncpy+0x16>
 800a07e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a082:	f803 4b01 	strb.w	r4, [r3], #1
 800a086:	3a01      	subs	r2, #1
 800a088:	2c00      	cmp	r4, #0
 800a08a:	d1f7      	bne.n	800a07c <strncpy+0x6>
 800a08c:	441a      	add	r2, r3
 800a08e:	2100      	movs	r1, #0
 800a090:	4293      	cmp	r3, r2
 800a092:	d100      	bne.n	800a096 <strncpy+0x20>
 800a094:	bd10      	pop	{r4, pc}
 800a096:	f803 1b01 	strb.w	r1, [r3], #1
 800a09a:	e7f9      	b.n	800a090 <strncpy+0x1a>

0800a09c <sulp>:
 800a09c:	b570      	push	{r4, r5, r6, lr}
 800a09e:	4604      	mov	r4, r0
 800a0a0:	460d      	mov	r5, r1
 800a0a2:	4616      	mov	r6, r2
 800a0a4:	ec45 4b10 	vmov	d0, r4, r5
 800a0a8:	f002 fbbe 	bl	800c828 <__ulp>
 800a0ac:	b17e      	cbz	r6, 800a0ce <sulp+0x32>
 800a0ae:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a0b2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	dd09      	ble.n	800a0ce <sulp+0x32>
 800a0ba:	051b      	lsls	r3, r3, #20
 800a0bc:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 800a0c0:	2000      	movs	r0, #0
 800a0c2:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 800a0c6:	ec41 0b17 	vmov	d7, r0, r1
 800a0ca:	ee20 0b07 	vmul.f64	d0, d0, d7
 800a0ce:	bd70      	pop	{r4, r5, r6, pc}

0800a0d0 <_strtod_l>:
 800a0d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0d4:	ed2d 8b0c 	vpush	{d8-d13}
 800a0d8:	b09d      	sub	sp, #116	; 0x74
 800a0da:	461f      	mov	r7, r3
 800a0dc:	2300      	movs	r3, #0
 800a0de:	9318      	str	r3, [sp, #96]	; 0x60
 800a0e0:	4ba6      	ldr	r3, [pc, #664]	; (800a37c <_strtod_l+0x2ac>)
 800a0e2:	9213      	str	r2, [sp, #76]	; 0x4c
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	9308      	str	r3, [sp, #32]
 800a0e8:	4604      	mov	r4, r0
 800a0ea:	4618      	mov	r0, r3
 800a0ec:	468a      	mov	sl, r1
 800a0ee:	f7f6 f8b1 	bl	8000254 <strlen>
 800a0f2:	f04f 0800 	mov.w	r8, #0
 800a0f6:	4605      	mov	r5, r0
 800a0f8:	f04f 0900 	mov.w	r9, #0
 800a0fc:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 800a100:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a102:	781a      	ldrb	r2, [r3, #0]
 800a104:	2a2b      	cmp	r2, #43	; 0x2b
 800a106:	d04d      	beq.n	800a1a4 <_strtod_l+0xd4>
 800a108:	d83a      	bhi.n	800a180 <_strtod_l+0xb0>
 800a10a:	2a0d      	cmp	r2, #13
 800a10c:	d833      	bhi.n	800a176 <_strtod_l+0xa6>
 800a10e:	2a08      	cmp	r2, #8
 800a110:	d833      	bhi.n	800a17a <_strtod_l+0xaa>
 800a112:	2a00      	cmp	r2, #0
 800a114:	d03d      	beq.n	800a192 <_strtod_l+0xc2>
 800a116:	2300      	movs	r3, #0
 800a118:	930b      	str	r3, [sp, #44]	; 0x2c
 800a11a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800a11c:	7833      	ldrb	r3, [r6, #0]
 800a11e:	2b30      	cmp	r3, #48	; 0x30
 800a120:	f040 80b6 	bne.w	800a290 <_strtod_l+0x1c0>
 800a124:	7873      	ldrb	r3, [r6, #1]
 800a126:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a12a:	2b58      	cmp	r3, #88	; 0x58
 800a12c:	d16d      	bne.n	800a20a <_strtod_l+0x13a>
 800a12e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a130:	9301      	str	r3, [sp, #4]
 800a132:	ab18      	add	r3, sp, #96	; 0x60
 800a134:	9702      	str	r7, [sp, #8]
 800a136:	9300      	str	r3, [sp, #0]
 800a138:	4a91      	ldr	r2, [pc, #580]	; (800a380 <_strtod_l+0x2b0>)
 800a13a:	ab19      	add	r3, sp, #100	; 0x64
 800a13c:	a917      	add	r1, sp, #92	; 0x5c
 800a13e:	4620      	mov	r0, r4
 800a140:	f001 fcc0 	bl	800bac4 <__gethex>
 800a144:	f010 0507 	ands.w	r5, r0, #7
 800a148:	4607      	mov	r7, r0
 800a14a:	d005      	beq.n	800a158 <_strtod_l+0x88>
 800a14c:	2d06      	cmp	r5, #6
 800a14e:	d12b      	bne.n	800a1a8 <_strtod_l+0xd8>
 800a150:	3601      	adds	r6, #1
 800a152:	2300      	movs	r3, #0
 800a154:	9617      	str	r6, [sp, #92]	; 0x5c
 800a156:	930b      	str	r3, [sp, #44]	; 0x2c
 800a158:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	f040 856e 	bne.w	800ac3c <_strtod_l+0xb6c>
 800a160:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a162:	b1e3      	cbz	r3, 800a19e <_strtod_l+0xce>
 800a164:	ec49 8b17 	vmov	d7, r8, r9
 800a168:	eeb1 0b47 	vneg.f64	d0, d7
 800a16c:	b01d      	add	sp, #116	; 0x74
 800a16e:	ecbd 8b0c 	vpop	{d8-d13}
 800a172:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a176:	2a20      	cmp	r2, #32
 800a178:	d1cd      	bne.n	800a116 <_strtod_l+0x46>
 800a17a:	3301      	adds	r3, #1
 800a17c:	9317      	str	r3, [sp, #92]	; 0x5c
 800a17e:	e7bf      	b.n	800a100 <_strtod_l+0x30>
 800a180:	2a2d      	cmp	r2, #45	; 0x2d
 800a182:	d1c8      	bne.n	800a116 <_strtod_l+0x46>
 800a184:	2201      	movs	r2, #1
 800a186:	920b      	str	r2, [sp, #44]	; 0x2c
 800a188:	1c5a      	adds	r2, r3, #1
 800a18a:	9217      	str	r2, [sp, #92]	; 0x5c
 800a18c:	785b      	ldrb	r3, [r3, #1]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d1c3      	bne.n	800a11a <_strtod_l+0x4a>
 800a192:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a194:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 800a198:	2b00      	cmp	r3, #0
 800a19a:	f040 854d 	bne.w	800ac38 <_strtod_l+0xb68>
 800a19e:	ec49 8b10 	vmov	d0, r8, r9
 800a1a2:	e7e3      	b.n	800a16c <_strtod_l+0x9c>
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	e7ee      	b.n	800a186 <_strtod_l+0xb6>
 800a1a8:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a1aa:	b13a      	cbz	r2, 800a1bc <_strtod_l+0xec>
 800a1ac:	2135      	movs	r1, #53	; 0x35
 800a1ae:	a81a      	add	r0, sp, #104	; 0x68
 800a1b0:	f002 fc46 	bl	800ca40 <__copybits>
 800a1b4:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a1b6:	4620      	mov	r0, r4
 800a1b8:	f002 f80a 	bl	800c1d0 <_Bfree>
 800a1bc:	3d01      	subs	r5, #1
 800a1be:	2d05      	cmp	r5, #5
 800a1c0:	d807      	bhi.n	800a1d2 <_strtod_l+0x102>
 800a1c2:	e8df f005 	tbb	[pc, r5]
 800a1c6:	0b0e      	.short	0x0b0e
 800a1c8:	030e1d18 	.word	0x030e1d18
 800a1cc:	f04f 0900 	mov.w	r9, #0
 800a1d0:	46c8      	mov	r8, r9
 800a1d2:	073b      	lsls	r3, r7, #28
 800a1d4:	d5c0      	bpl.n	800a158 <_strtod_l+0x88>
 800a1d6:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800a1da:	e7bd      	b.n	800a158 <_strtod_l+0x88>
 800a1dc:	e9dd 891a 	ldrd	r8, r9, [sp, #104]	; 0x68
 800a1e0:	e7f7      	b.n	800a1d2 <_strtod_l+0x102>
 800a1e2:	e9dd 831a 	ldrd	r8, r3, [sp, #104]	; 0x68
 800a1e6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a1e8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a1ec:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a1f0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800a1f4:	e7ed      	b.n	800a1d2 <_strtod_l+0x102>
 800a1f6:	f8df 918c 	ldr.w	r9, [pc, #396]	; 800a384 <_strtod_l+0x2b4>
 800a1fa:	f04f 0800 	mov.w	r8, #0
 800a1fe:	e7e8      	b.n	800a1d2 <_strtod_l+0x102>
 800a200:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800a204:	f04f 38ff 	mov.w	r8, #4294967295
 800a208:	e7e3      	b.n	800a1d2 <_strtod_l+0x102>
 800a20a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a20c:	1c5a      	adds	r2, r3, #1
 800a20e:	9217      	str	r2, [sp, #92]	; 0x5c
 800a210:	785b      	ldrb	r3, [r3, #1]
 800a212:	2b30      	cmp	r3, #48	; 0x30
 800a214:	d0f9      	beq.n	800a20a <_strtod_l+0x13a>
 800a216:	2b00      	cmp	r3, #0
 800a218:	d09e      	beq.n	800a158 <_strtod_l+0x88>
 800a21a:	2301      	movs	r3, #1
 800a21c:	9306      	str	r3, [sp, #24]
 800a21e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a220:	930c      	str	r3, [sp, #48]	; 0x30
 800a222:	2300      	movs	r3, #0
 800a224:	9304      	str	r3, [sp, #16]
 800a226:	930a      	str	r3, [sp, #40]	; 0x28
 800a228:	461e      	mov	r6, r3
 800a22a:	220a      	movs	r2, #10
 800a22c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800a22e:	f890 b000 	ldrb.w	fp, [r0]
 800a232:	f1ab 0330 	sub.w	r3, fp, #48	; 0x30
 800a236:	b2d9      	uxtb	r1, r3
 800a238:	2909      	cmp	r1, #9
 800a23a:	d92b      	bls.n	800a294 <_strtod_l+0x1c4>
 800a23c:	9908      	ldr	r1, [sp, #32]
 800a23e:	462a      	mov	r2, r5
 800a240:	f7ff ff07 	bl	800a052 <strncmp>
 800a244:	2800      	cmp	r0, #0
 800a246:	d035      	beq.n	800a2b4 <_strtod_l+0x1e4>
 800a248:	2000      	movs	r0, #0
 800a24a:	465a      	mov	r2, fp
 800a24c:	4633      	mov	r3, r6
 800a24e:	4683      	mov	fp, r0
 800a250:	4601      	mov	r1, r0
 800a252:	2a65      	cmp	r2, #101	; 0x65
 800a254:	d001      	beq.n	800a25a <_strtod_l+0x18a>
 800a256:	2a45      	cmp	r2, #69	; 0x45
 800a258:	d118      	bne.n	800a28c <_strtod_l+0x1bc>
 800a25a:	b91b      	cbnz	r3, 800a264 <_strtod_l+0x194>
 800a25c:	9b06      	ldr	r3, [sp, #24]
 800a25e:	4303      	orrs	r3, r0
 800a260:	d097      	beq.n	800a192 <_strtod_l+0xc2>
 800a262:	2300      	movs	r3, #0
 800a264:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 800a268:	f10a 0201 	add.w	r2, sl, #1
 800a26c:	9217      	str	r2, [sp, #92]	; 0x5c
 800a26e:	f89a 2001 	ldrb.w	r2, [sl, #1]
 800a272:	2a2b      	cmp	r2, #43	; 0x2b
 800a274:	d077      	beq.n	800a366 <_strtod_l+0x296>
 800a276:	2a2d      	cmp	r2, #45	; 0x2d
 800a278:	d07d      	beq.n	800a376 <_strtod_l+0x2a6>
 800a27a:	f04f 0e00 	mov.w	lr, #0
 800a27e:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800a282:	2d09      	cmp	r5, #9
 800a284:	f240 8084 	bls.w	800a390 <_strtod_l+0x2c0>
 800a288:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 800a28c:	2500      	movs	r5, #0
 800a28e:	e09f      	b.n	800a3d0 <_strtod_l+0x300>
 800a290:	2300      	movs	r3, #0
 800a292:	e7c3      	b.n	800a21c <_strtod_l+0x14c>
 800a294:	2e08      	cmp	r6, #8
 800a296:	bfd5      	itete	le
 800a298:	990a      	ldrle	r1, [sp, #40]	; 0x28
 800a29a:	9904      	ldrgt	r1, [sp, #16]
 800a29c:	fb02 3301 	mlale	r3, r2, r1, r3
 800a2a0:	fb02 3301 	mlagt	r3, r2, r1, r3
 800a2a4:	f100 0001 	add.w	r0, r0, #1
 800a2a8:	bfd4      	ite	le
 800a2aa:	930a      	strle	r3, [sp, #40]	; 0x28
 800a2ac:	9304      	strgt	r3, [sp, #16]
 800a2ae:	3601      	adds	r6, #1
 800a2b0:	9017      	str	r0, [sp, #92]	; 0x5c
 800a2b2:	e7bb      	b.n	800a22c <_strtod_l+0x15c>
 800a2b4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a2b6:	195a      	adds	r2, r3, r5
 800a2b8:	9217      	str	r2, [sp, #92]	; 0x5c
 800a2ba:	5d5a      	ldrb	r2, [r3, r5]
 800a2bc:	b3ae      	cbz	r6, 800a32a <_strtod_l+0x25a>
 800a2be:	4683      	mov	fp, r0
 800a2c0:	4633      	mov	r3, r6
 800a2c2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800a2c6:	2909      	cmp	r1, #9
 800a2c8:	d912      	bls.n	800a2f0 <_strtod_l+0x220>
 800a2ca:	2101      	movs	r1, #1
 800a2cc:	e7c1      	b.n	800a252 <_strtod_l+0x182>
 800a2ce:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a2d0:	1c5a      	adds	r2, r3, #1
 800a2d2:	9217      	str	r2, [sp, #92]	; 0x5c
 800a2d4:	785a      	ldrb	r2, [r3, #1]
 800a2d6:	3001      	adds	r0, #1
 800a2d8:	2a30      	cmp	r2, #48	; 0x30
 800a2da:	d0f8      	beq.n	800a2ce <_strtod_l+0x1fe>
 800a2dc:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800a2e0:	2b08      	cmp	r3, #8
 800a2e2:	f200 84b0 	bhi.w	800ac46 <_strtod_l+0xb76>
 800a2e6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a2e8:	930c      	str	r3, [sp, #48]	; 0x30
 800a2ea:	4683      	mov	fp, r0
 800a2ec:	2000      	movs	r0, #0
 800a2ee:	4603      	mov	r3, r0
 800a2f0:	3a30      	subs	r2, #48	; 0x30
 800a2f2:	f100 0101 	add.w	r1, r0, #1
 800a2f6:	d012      	beq.n	800a31e <_strtod_l+0x24e>
 800a2f8:	448b      	add	fp, r1
 800a2fa:	eb00 0c03 	add.w	ip, r0, r3
 800a2fe:	4619      	mov	r1, r3
 800a300:	250a      	movs	r5, #10
 800a302:	4561      	cmp	r1, ip
 800a304:	d113      	bne.n	800a32e <_strtod_l+0x25e>
 800a306:	1819      	adds	r1, r3, r0
 800a308:	2908      	cmp	r1, #8
 800a30a:	f103 0301 	add.w	r3, r3, #1
 800a30e:	4403      	add	r3, r0
 800a310:	dc1d      	bgt.n	800a34e <_strtod_l+0x27e>
 800a312:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a314:	210a      	movs	r1, #10
 800a316:	fb01 2200 	mla	r2, r1, r0, r2
 800a31a:	920a      	str	r2, [sp, #40]	; 0x28
 800a31c:	2100      	movs	r1, #0
 800a31e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a320:	1c50      	adds	r0, r2, #1
 800a322:	9017      	str	r0, [sp, #92]	; 0x5c
 800a324:	7852      	ldrb	r2, [r2, #1]
 800a326:	4608      	mov	r0, r1
 800a328:	e7cb      	b.n	800a2c2 <_strtod_l+0x1f2>
 800a32a:	4630      	mov	r0, r6
 800a32c:	e7d4      	b.n	800a2d8 <_strtod_l+0x208>
 800a32e:	2908      	cmp	r1, #8
 800a330:	dc04      	bgt.n	800a33c <_strtod_l+0x26c>
 800a332:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800a334:	436f      	muls	r7, r5
 800a336:	970a      	str	r7, [sp, #40]	; 0x28
 800a338:	3101      	adds	r1, #1
 800a33a:	e7e2      	b.n	800a302 <_strtod_l+0x232>
 800a33c:	f101 0e01 	add.w	lr, r1, #1
 800a340:	f1be 0f10 	cmp.w	lr, #16
 800a344:	bfde      	ittt	le
 800a346:	9f04      	ldrle	r7, [sp, #16]
 800a348:	436f      	mulle	r7, r5
 800a34a:	9704      	strle	r7, [sp, #16]
 800a34c:	e7f4      	b.n	800a338 <_strtod_l+0x268>
 800a34e:	2b10      	cmp	r3, #16
 800a350:	bfdf      	itttt	le
 800a352:	9804      	ldrle	r0, [sp, #16]
 800a354:	210a      	movle	r1, #10
 800a356:	fb01 2200 	mlale	r2, r1, r0, r2
 800a35a:	9204      	strle	r2, [sp, #16]
 800a35c:	e7de      	b.n	800a31c <_strtod_l+0x24c>
 800a35e:	f04f 0b00 	mov.w	fp, #0
 800a362:	2101      	movs	r1, #1
 800a364:	e77a      	b.n	800a25c <_strtod_l+0x18c>
 800a366:	f04f 0e00 	mov.w	lr, #0
 800a36a:	f10a 0202 	add.w	r2, sl, #2
 800a36e:	9217      	str	r2, [sp, #92]	; 0x5c
 800a370:	f89a 2002 	ldrb.w	r2, [sl, #2]
 800a374:	e783      	b.n	800a27e <_strtod_l+0x1ae>
 800a376:	f04f 0e01 	mov.w	lr, #1
 800a37a:	e7f6      	b.n	800a36a <_strtod_l+0x29a>
 800a37c:	0800f1e0 	.word	0x0800f1e0
 800a380:	0800ef8c 	.word	0x0800ef8c
 800a384:	7ff00000 	.word	0x7ff00000
 800a388:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a38a:	1c55      	adds	r5, r2, #1
 800a38c:	9517      	str	r5, [sp, #92]	; 0x5c
 800a38e:	7852      	ldrb	r2, [r2, #1]
 800a390:	2a30      	cmp	r2, #48	; 0x30
 800a392:	d0f9      	beq.n	800a388 <_strtod_l+0x2b8>
 800a394:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 800a398:	2d08      	cmp	r5, #8
 800a39a:	f63f af77 	bhi.w	800a28c <_strtod_l+0x1bc>
 800a39e:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800a3a2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a3a4:	9208      	str	r2, [sp, #32]
 800a3a6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a3a8:	1c55      	adds	r5, r2, #1
 800a3aa:	9517      	str	r5, [sp, #92]	; 0x5c
 800a3ac:	7852      	ldrb	r2, [r2, #1]
 800a3ae:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 800a3b2:	2f09      	cmp	r7, #9
 800a3b4:	d937      	bls.n	800a426 <_strtod_l+0x356>
 800a3b6:	9f08      	ldr	r7, [sp, #32]
 800a3b8:	1bed      	subs	r5, r5, r7
 800a3ba:	2d08      	cmp	r5, #8
 800a3bc:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800a3c0:	dc02      	bgt.n	800a3c8 <_strtod_l+0x2f8>
 800a3c2:	4565      	cmp	r5, ip
 800a3c4:	bfa8      	it	ge
 800a3c6:	4665      	movge	r5, ip
 800a3c8:	f1be 0f00 	cmp.w	lr, #0
 800a3cc:	d000      	beq.n	800a3d0 <_strtod_l+0x300>
 800a3ce:	426d      	negs	r5, r5
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d14f      	bne.n	800a474 <_strtod_l+0x3a4>
 800a3d4:	9b06      	ldr	r3, [sp, #24]
 800a3d6:	4303      	orrs	r3, r0
 800a3d8:	f47f aebe 	bne.w	800a158 <_strtod_l+0x88>
 800a3dc:	2900      	cmp	r1, #0
 800a3de:	f47f aed8 	bne.w	800a192 <_strtod_l+0xc2>
 800a3e2:	2a69      	cmp	r2, #105	; 0x69
 800a3e4:	d027      	beq.n	800a436 <_strtod_l+0x366>
 800a3e6:	dc24      	bgt.n	800a432 <_strtod_l+0x362>
 800a3e8:	2a49      	cmp	r2, #73	; 0x49
 800a3ea:	d024      	beq.n	800a436 <_strtod_l+0x366>
 800a3ec:	2a4e      	cmp	r2, #78	; 0x4e
 800a3ee:	f47f aed0 	bne.w	800a192 <_strtod_l+0xc2>
 800a3f2:	499b      	ldr	r1, [pc, #620]	; (800a660 <_strtod_l+0x590>)
 800a3f4:	a817      	add	r0, sp, #92	; 0x5c
 800a3f6:	f001 fdbd 	bl	800bf74 <__match>
 800a3fa:	2800      	cmp	r0, #0
 800a3fc:	f43f aec9 	beq.w	800a192 <_strtod_l+0xc2>
 800a400:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a402:	781b      	ldrb	r3, [r3, #0]
 800a404:	2b28      	cmp	r3, #40	; 0x28
 800a406:	d12d      	bne.n	800a464 <_strtod_l+0x394>
 800a408:	4996      	ldr	r1, [pc, #600]	; (800a664 <_strtod_l+0x594>)
 800a40a:	aa1a      	add	r2, sp, #104	; 0x68
 800a40c:	a817      	add	r0, sp, #92	; 0x5c
 800a40e:	f001 fdc5 	bl	800bf9c <__hexnan>
 800a412:	2805      	cmp	r0, #5
 800a414:	d126      	bne.n	800a464 <_strtod_l+0x394>
 800a416:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a418:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800a41c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800a420:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800a424:	e698      	b.n	800a158 <_strtod_l+0x88>
 800a426:	250a      	movs	r5, #10
 800a428:	fb05 250c 	mla	r5, r5, ip, r2
 800a42c:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 800a430:	e7b9      	b.n	800a3a6 <_strtod_l+0x2d6>
 800a432:	2a6e      	cmp	r2, #110	; 0x6e
 800a434:	e7db      	b.n	800a3ee <_strtod_l+0x31e>
 800a436:	498c      	ldr	r1, [pc, #560]	; (800a668 <_strtod_l+0x598>)
 800a438:	a817      	add	r0, sp, #92	; 0x5c
 800a43a:	f001 fd9b 	bl	800bf74 <__match>
 800a43e:	2800      	cmp	r0, #0
 800a440:	f43f aea7 	beq.w	800a192 <_strtod_l+0xc2>
 800a444:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a446:	4989      	ldr	r1, [pc, #548]	; (800a66c <_strtod_l+0x59c>)
 800a448:	3b01      	subs	r3, #1
 800a44a:	a817      	add	r0, sp, #92	; 0x5c
 800a44c:	9317      	str	r3, [sp, #92]	; 0x5c
 800a44e:	f001 fd91 	bl	800bf74 <__match>
 800a452:	b910      	cbnz	r0, 800a45a <_strtod_l+0x38a>
 800a454:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a456:	3301      	adds	r3, #1
 800a458:	9317      	str	r3, [sp, #92]	; 0x5c
 800a45a:	f8df 9224 	ldr.w	r9, [pc, #548]	; 800a680 <_strtod_l+0x5b0>
 800a45e:	f04f 0800 	mov.w	r8, #0
 800a462:	e679      	b.n	800a158 <_strtod_l+0x88>
 800a464:	4882      	ldr	r0, [pc, #520]	; (800a670 <_strtod_l+0x5a0>)
 800a466:	f003 f877 	bl	800d558 <nan>
 800a46a:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a46e:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800a472:	e671      	b.n	800a158 <_strtod_l+0x88>
 800a474:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
 800a478:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800a47c:	eba5 020b 	sub.w	r2, r5, fp
 800a480:	2e00      	cmp	r6, #0
 800a482:	bf08      	it	eq
 800a484:	461e      	moveq	r6, r3
 800a486:	2b10      	cmp	r3, #16
 800a488:	ed8d 7b08 	vstr	d7, [sp, #32]
 800a48c:	9206      	str	r2, [sp, #24]
 800a48e:	461a      	mov	r2, r3
 800a490:	bfa8      	it	ge
 800a492:	2210      	movge	r2, #16
 800a494:	2b09      	cmp	r3, #9
 800a496:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 800a49a:	dd0e      	ble.n	800a4ba <_strtod_l+0x3ea>
 800a49c:	4975      	ldr	r1, [pc, #468]	; (800a674 <_strtod_l+0x5a4>)
 800a49e:	eddd 7a04 	vldr	s15, [sp, #16]
 800a4a2:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800a4a6:	ed11 6b12 	vldr	d6, [r1, #-72]	; 0xffffffb8
 800a4aa:	ed9d 5b08 	vldr	d5, [sp, #32]
 800a4ae:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800a4b2:	eea5 7b06 	vfma.f64	d7, d5, d6
 800a4b6:	ec59 8b17 	vmov	r8, r9, d7
 800a4ba:	2b0f      	cmp	r3, #15
 800a4bc:	dc37      	bgt.n	800a52e <_strtod_l+0x45e>
 800a4be:	9906      	ldr	r1, [sp, #24]
 800a4c0:	2900      	cmp	r1, #0
 800a4c2:	f43f ae49 	beq.w	800a158 <_strtod_l+0x88>
 800a4c6:	dd23      	ble.n	800a510 <_strtod_l+0x440>
 800a4c8:	2916      	cmp	r1, #22
 800a4ca:	dc0b      	bgt.n	800a4e4 <_strtod_l+0x414>
 800a4cc:	4b69      	ldr	r3, [pc, #420]	; (800a674 <_strtod_l+0x5a4>)
 800a4ce:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800a4d2:	ed93 7b00 	vldr	d7, [r3]
 800a4d6:	ec49 8b16 	vmov	d6, r8, r9
 800a4da:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a4de:	ec59 8b17 	vmov	r8, r9, d7
 800a4e2:	e639      	b.n	800a158 <_strtod_l+0x88>
 800a4e4:	9806      	ldr	r0, [sp, #24]
 800a4e6:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 800a4ea:	4281      	cmp	r1, r0
 800a4ec:	db1f      	blt.n	800a52e <_strtod_l+0x45e>
 800a4ee:	4a61      	ldr	r2, [pc, #388]	; (800a674 <_strtod_l+0x5a4>)
 800a4f0:	f1c3 030f 	rsb	r3, r3, #15
 800a4f4:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800a4f8:	ed91 7b00 	vldr	d7, [r1]
 800a4fc:	ec49 8b16 	vmov	d6, r8, r9
 800a500:	1ac3      	subs	r3, r0, r3
 800a502:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800a506:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a50a:	ed92 6b00 	vldr	d6, [r2]
 800a50e:	e7e4      	b.n	800a4da <_strtod_l+0x40a>
 800a510:	9906      	ldr	r1, [sp, #24]
 800a512:	3116      	adds	r1, #22
 800a514:	db0b      	blt.n	800a52e <_strtod_l+0x45e>
 800a516:	4b57      	ldr	r3, [pc, #348]	; (800a674 <_strtod_l+0x5a4>)
 800a518:	ebab 0505 	sub.w	r5, fp, r5
 800a51c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800a520:	ed95 7b00 	vldr	d7, [r5]
 800a524:	ec49 8b16 	vmov	d6, r8, r9
 800a528:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a52c:	e7d7      	b.n	800a4de <_strtod_l+0x40e>
 800a52e:	9906      	ldr	r1, [sp, #24]
 800a530:	1a9a      	subs	r2, r3, r2
 800a532:	440a      	add	r2, r1
 800a534:	2a00      	cmp	r2, #0
 800a536:	dd74      	ble.n	800a622 <_strtod_l+0x552>
 800a538:	f012 000f 	ands.w	r0, r2, #15
 800a53c:	d00a      	beq.n	800a554 <_strtod_l+0x484>
 800a53e:	494d      	ldr	r1, [pc, #308]	; (800a674 <_strtod_l+0x5a4>)
 800a540:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800a544:	ed91 7b00 	vldr	d7, [r1]
 800a548:	ec49 8b16 	vmov	d6, r8, r9
 800a54c:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a550:	ec59 8b17 	vmov	r8, r9, d7
 800a554:	f032 020f 	bics.w	r2, r2, #15
 800a558:	d04f      	beq.n	800a5fa <_strtod_l+0x52a>
 800a55a:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 800a55e:	dd22      	ble.n	800a5a6 <_strtod_l+0x4d6>
 800a560:	2500      	movs	r5, #0
 800a562:	462e      	mov	r6, r5
 800a564:	950a      	str	r5, [sp, #40]	; 0x28
 800a566:	462f      	mov	r7, r5
 800a568:	2322      	movs	r3, #34	; 0x22
 800a56a:	f8df 9114 	ldr.w	r9, [pc, #276]	; 800a680 <_strtod_l+0x5b0>
 800a56e:	6023      	str	r3, [r4, #0]
 800a570:	f04f 0800 	mov.w	r8, #0
 800a574:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a576:	2b00      	cmp	r3, #0
 800a578:	f43f adee 	beq.w	800a158 <_strtod_l+0x88>
 800a57c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a57e:	4620      	mov	r0, r4
 800a580:	f001 fe26 	bl	800c1d0 <_Bfree>
 800a584:	4639      	mov	r1, r7
 800a586:	4620      	mov	r0, r4
 800a588:	f001 fe22 	bl	800c1d0 <_Bfree>
 800a58c:	4631      	mov	r1, r6
 800a58e:	4620      	mov	r0, r4
 800a590:	f001 fe1e 	bl	800c1d0 <_Bfree>
 800a594:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a596:	4620      	mov	r0, r4
 800a598:	f001 fe1a 	bl	800c1d0 <_Bfree>
 800a59c:	4629      	mov	r1, r5
 800a59e:	4620      	mov	r0, r4
 800a5a0:	f001 fe16 	bl	800c1d0 <_Bfree>
 800a5a4:	e5d8      	b.n	800a158 <_strtod_l+0x88>
 800a5a6:	e9cd 8904 	strd	r8, r9, [sp, #16]
 800a5aa:	2000      	movs	r0, #0
 800a5ac:	4f32      	ldr	r7, [pc, #200]	; (800a678 <_strtod_l+0x5a8>)
 800a5ae:	1112      	asrs	r2, r2, #4
 800a5b0:	4601      	mov	r1, r0
 800a5b2:	2a01      	cmp	r2, #1
 800a5b4:	dc24      	bgt.n	800a600 <_strtod_l+0x530>
 800a5b6:	b108      	cbz	r0, 800a5bc <_strtod_l+0x4ec>
 800a5b8:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800a5bc:	4a2e      	ldr	r2, [pc, #184]	; (800a678 <_strtod_l+0x5a8>)
 800a5be:	482f      	ldr	r0, [pc, #188]	; (800a67c <_strtod_l+0x5ac>)
 800a5c0:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 800a5c4:	ed91 7b00 	vldr	d7, [r1]
 800a5c8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800a5cc:	ec49 8b16 	vmov	d6, r8, r9
 800a5d0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a5d4:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a5d8:	9905      	ldr	r1, [sp, #20]
 800a5da:	4a29      	ldr	r2, [pc, #164]	; (800a680 <_strtod_l+0x5b0>)
 800a5dc:	400a      	ands	r2, r1
 800a5de:	4282      	cmp	r2, r0
 800a5e0:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800a5e4:	d8bc      	bhi.n	800a560 <_strtod_l+0x490>
 800a5e6:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 800a5ea:	4282      	cmp	r2, r0
 800a5ec:	bf86      	itte	hi
 800a5ee:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 800a684 <_strtod_l+0x5b4>
 800a5f2:	f04f 38ff 	movhi.w	r8, #4294967295
 800a5f6:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 800a5fa:	2200      	movs	r2, #0
 800a5fc:	9204      	str	r2, [sp, #16]
 800a5fe:	e07f      	b.n	800a700 <_strtod_l+0x630>
 800a600:	f012 0f01 	tst.w	r2, #1
 800a604:	d00a      	beq.n	800a61c <_strtod_l+0x54c>
 800a606:	eb07 00c1 	add.w	r0, r7, r1, lsl #3
 800a60a:	ed90 7b00 	vldr	d7, [r0]
 800a60e:	ed9d 6b04 	vldr	d6, [sp, #16]
 800a612:	ee26 7b07 	vmul.f64	d7, d6, d7
 800a616:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a61a:	2001      	movs	r0, #1
 800a61c:	3101      	adds	r1, #1
 800a61e:	1052      	asrs	r2, r2, #1
 800a620:	e7c7      	b.n	800a5b2 <_strtod_l+0x4e2>
 800a622:	d0ea      	beq.n	800a5fa <_strtod_l+0x52a>
 800a624:	4252      	negs	r2, r2
 800a626:	f012 000f 	ands.w	r0, r2, #15
 800a62a:	d00a      	beq.n	800a642 <_strtod_l+0x572>
 800a62c:	4911      	ldr	r1, [pc, #68]	; (800a674 <_strtod_l+0x5a4>)
 800a62e:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800a632:	ed91 7b00 	vldr	d7, [r1]
 800a636:	ec49 8b16 	vmov	d6, r8, r9
 800a63a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a63e:	ec59 8b17 	vmov	r8, r9, d7
 800a642:	1112      	asrs	r2, r2, #4
 800a644:	d0d9      	beq.n	800a5fa <_strtod_l+0x52a>
 800a646:	2a1f      	cmp	r2, #31
 800a648:	dd1e      	ble.n	800a688 <_strtod_l+0x5b8>
 800a64a:	2500      	movs	r5, #0
 800a64c:	462e      	mov	r6, r5
 800a64e:	950a      	str	r5, [sp, #40]	; 0x28
 800a650:	462f      	mov	r7, r5
 800a652:	2322      	movs	r3, #34	; 0x22
 800a654:	f04f 0800 	mov.w	r8, #0
 800a658:	f04f 0900 	mov.w	r9, #0
 800a65c:	6023      	str	r3, [r4, #0]
 800a65e:	e789      	b.n	800a574 <_strtod_l+0x4a4>
 800a660:	0800ef61 	.word	0x0800ef61
 800a664:	0800efa0 	.word	0x0800efa0
 800a668:	0800ef59 	.word	0x0800ef59
 800a66c:	0800f0e4 	.word	0x0800f0e4
 800a670:	0800f3bb 	.word	0x0800f3bb
 800a674:	0800f280 	.word	0x0800f280
 800a678:	0800f258 	.word	0x0800f258
 800a67c:	7ca00000 	.word	0x7ca00000
 800a680:	7ff00000 	.word	0x7ff00000
 800a684:	7fefffff 	.word	0x7fefffff
 800a688:	f012 0110 	ands.w	r1, r2, #16
 800a68c:	bf18      	it	ne
 800a68e:	216a      	movne	r1, #106	; 0x6a
 800a690:	e9cd 8908 	strd	r8, r9, [sp, #32]
 800a694:	9104      	str	r1, [sp, #16]
 800a696:	49c0      	ldr	r1, [pc, #768]	; (800a998 <_strtod_l+0x8c8>)
 800a698:	2000      	movs	r0, #0
 800a69a:	07d7      	lsls	r7, r2, #31
 800a69c:	d508      	bpl.n	800a6b0 <_strtod_l+0x5e0>
 800a69e:	ed9d 6b08 	vldr	d6, [sp, #32]
 800a6a2:	ed91 7b00 	vldr	d7, [r1]
 800a6a6:	ee26 7b07 	vmul.f64	d7, d6, d7
 800a6aa:	ed8d 7b08 	vstr	d7, [sp, #32]
 800a6ae:	2001      	movs	r0, #1
 800a6b0:	1052      	asrs	r2, r2, #1
 800a6b2:	f101 0108 	add.w	r1, r1, #8
 800a6b6:	d1f0      	bne.n	800a69a <_strtod_l+0x5ca>
 800a6b8:	b108      	cbz	r0, 800a6be <_strtod_l+0x5ee>
 800a6ba:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 800a6be:	9a04      	ldr	r2, [sp, #16]
 800a6c0:	b1ba      	cbz	r2, 800a6f2 <_strtod_l+0x622>
 800a6c2:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800a6c6:	f1c2 026b 	rsb	r2, r2, #107	; 0x6b
 800a6ca:	2a00      	cmp	r2, #0
 800a6cc:	4649      	mov	r1, r9
 800a6ce:	dd10      	ble.n	800a6f2 <_strtod_l+0x622>
 800a6d0:	2a1f      	cmp	r2, #31
 800a6d2:	f340 8132 	ble.w	800a93a <_strtod_l+0x86a>
 800a6d6:	2a34      	cmp	r2, #52	; 0x34
 800a6d8:	bfde      	ittt	le
 800a6da:	3a20      	suble	r2, #32
 800a6dc:	f04f 30ff 	movle.w	r0, #4294967295
 800a6e0:	fa00 f202 	lslle.w	r2, r0, r2
 800a6e4:	f04f 0800 	mov.w	r8, #0
 800a6e8:	bfcc      	ite	gt
 800a6ea:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800a6ee:	ea02 0901 	andle.w	r9, r2, r1
 800a6f2:	ec49 8b17 	vmov	d7, r8, r9
 800a6f6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a6fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6fe:	d0a4      	beq.n	800a64a <_strtod_l+0x57a>
 800a700:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a702:	9200      	str	r2, [sp, #0]
 800a704:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a706:	4632      	mov	r2, r6
 800a708:	4620      	mov	r0, r4
 800a70a:	f001 fdcd 	bl	800c2a8 <__s2b>
 800a70e:	900a      	str	r0, [sp, #40]	; 0x28
 800a710:	2800      	cmp	r0, #0
 800a712:	f43f af25 	beq.w	800a560 <_strtod_l+0x490>
 800a716:	9b06      	ldr	r3, [sp, #24]
 800a718:	ebab 0505 	sub.w	r5, fp, r5
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	bfb4      	ite	lt
 800a720:	462b      	movlt	r3, r5
 800a722:	2300      	movge	r3, #0
 800a724:	930c      	str	r3, [sp, #48]	; 0x30
 800a726:	9b06      	ldr	r3, [sp, #24]
 800a728:	ed9f 9b95 	vldr	d9, [pc, #596]	; 800a980 <_strtod_l+0x8b0>
 800a72c:	ed9f ab96 	vldr	d10, [pc, #600]	; 800a988 <_strtod_l+0x8b8>
 800a730:	ed9f bb97 	vldr	d11, [pc, #604]	; 800a990 <_strtod_l+0x8c0>
 800a734:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a738:	2500      	movs	r5, #0
 800a73a:	9312      	str	r3, [sp, #72]	; 0x48
 800a73c:	462e      	mov	r6, r5
 800a73e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a740:	4620      	mov	r0, r4
 800a742:	6859      	ldr	r1, [r3, #4]
 800a744:	f001 fd04 	bl	800c150 <_Balloc>
 800a748:	4607      	mov	r7, r0
 800a74a:	2800      	cmp	r0, #0
 800a74c:	f43f af0c 	beq.w	800a568 <_strtod_l+0x498>
 800a750:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a752:	691a      	ldr	r2, [r3, #16]
 800a754:	3202      	adds	r2, #2
 800a756:	f103 010c 	add.w	r1, r3, #12
 800a75a:	0092      	lsls	r2, r2, #2
 800a75c:	300c      	adds	r0, #12
 800a75e:	f001 fce9 	bl	800c134 <memcpy>
 800a762:	ec49 8b10 	vmov	d0, r8, r9
 800a766:	aa1a      	add	r2, sp, #104	; 0x68
 800a768:	a919      	add	r1, sp, #100	; 0x64
 800a76a:	4620      	mov	r0, r4
 800a76c:	e9cd 8908 	strd	r8, r9, [sp, #32]
 800a770:	f002 f8d6 	bl	800c920 <__d2b>
 800a774:	9018      	str	r0, [sp, #96]	; 0x60
 800a776:	2800      	cmp	r0, #0
 800a778:	f43f aef6 	beq.w	800a568 <_strtod_l+0x498>
 800a77c:	2101      	movs	r1, #1
 800a77e:	4620      	mov	r0, r4
 800a780:	f001 fe2c 	bl	800c3dc <__i2b>
 800a784:	4606      	mov	r6, r0
 800a786:	2800      	cmp	r0, #0
 800a788:	f43f aeee 	beq.w	800a568 <_strtod_l+0x498>
 800a78c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a78e:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a790:	2b00      	cmp	r3, #0
 800a792:	bfab      	itete	ge
 800a794:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800a796:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800a798:	f8dd a048 	ldrge.w	sl, [sp, #72]	; 0x48
 800a79c:	f8dd b030 	ldrlt.w	fp, [sp, #48]	; 0x30
 800a7a0:	bfac      	ite	ge
 800a7a2:	eb03 0b02 	addge.w	fp, r3, r2
 800a7a6:	eba2 0a03 	sublt.w	sl, r2, r3
 800a7aa:	9a04      	ldr	r2, [sp, #16]
 800a7ac:	1a9b      	subs	r3, r3, r2
 800a7ae:	440b      	add	r3, r1
 800a7b0:	4a7a      	ldr	r2, [pc, #488]	; (800a99c <_strtod_l+0x8cc>)
 800a7b2:	3b01      	subs	r3, #1
 800a7b4:	4293      	cmp	r3, r2
 800a7b6:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 800a7ba:	f280 80d1 	bge.w	800a960 <_strtod_l+0x890>
 800a7be:	1ad2      	subs	r2, r2, r3
 800a7c0:	2a1f      	cmp	r2, #31
 800a7c2:	eba1 0102 	sub.w	r1, r1, r2
 800a7c6:	f04f 0001 	mov.w	r0, #1
 800a7ca:	f300 80bd 	bgt.w	800a948 <_strtod_l+0x878>
 800a7ce:	fa00 f302 	lsl.w	r3, r0, r2
 800a7d2:	930e      	str	r3, [sp, #56]	; 0x38
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	930d      	str	r3, [sp, #52]	; 0x34
 800a7d8:	eb0b 0301 	add.w	r3, fp, r1
 800a7dc:	9a04      	ldr	r2, [sp, #16]
 800a7de:	459b      	cmp	fp, r3
 800a7e0:	448a      	add	sl, r1
 800a7e2:	4492      	add	sl, r2
 800a7e4:	465a      	mov	r2, fp
 800a7e6:	bfa8      	it	ge
 800a7e8:	461a      	movge	r2, r3
 800a7ea:	4552      	cmp	r2, sl
 800a7ec:	bfa8      	it	ge
 800a7ee:	4652      	movge	r2, sl
 800a7f0:	2a00      	cmp	r2, #0
 800a7f2:	bfc2      	ittt	gt
 800a7f4:	1a9b      	subgt	r3, r3, r2
 800a7f6:	ebaa 0a02 	subgt.w	sl, sl, r2
 800a7fa:	ebab 0b02 	subgt.w	fp, fp, r2
 800a7fe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a800:	2a00      	cmp	r2, #0
 800a802:	dd18      	ble.n	800a836 <_strtod_l+0x766>
 800a804:	4631      	mov	r1, r6
 800a806:	4620      	mov	r0, r4
 800a808:	9315      	str	r3, [sp, #84]	; 0x54
 800a80a:	f001 fea3 	bl	800c554 <__pow5mult>
 800a80e:	4606      	mov	r6, r0
 800a810:	2800      	cmp	r0, #0
 800a812:	f43f aea9 	beq.w	800a568 <_strtod_l+0x498>
 800a816:	4601      	mov	r1, r0
 800a818:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a81a:	4620      	mov	r0, r4
 800a81c:	f001 fdf4 	bl	800c408 <__multiply>
 800a820:	9014      	str	r0, [sp, #80]	; 0x50
 800a822:	2800      	cmp	r0, #0
 800a824:	f43f aea0 	beq.w	800a568 <_strtod_l+0x498>
 800a828:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a82a:	4620      	mov	r0, r4
 800a82c:	f001 fcd0 	bl	800c1d0 <_Bfree>
 800a830:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a832:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a834:	9218      	str	r2, [sp, #96]	; 0x60
 800a836:	2b00      	cmp	r3, #0
 800a838:	f300 8097 	bgt.w	800a96a <_strtod_l+0x89a>
 800a83c:	9b06      	ldr	r3, [sp, #24]
 800a83e:	2b00      	cmp	r3, #0
 800a840:	dd08      	ble.n	800a854 <_strtod_l+0x784>
 800a842:	4639      	mov	r1, r7
 800a844:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a846:	4620      	mov	r0, r4
 800a848:	f001 fe84 	bl	800c554 <__pow5mult>
 800a84c:	4607      	mov	r7, r0
 800a84e:	2800      	cmp	r0, #0
 800a850:	f43f ae8a 	beq.w	800a568 <_strtod_l+0x498>
 800a854:	f1ba 0f00 	cmp.w	sl, #0
 800a858:	dd08      	ble.n	800a86c <_strtod_l+0x79c>
 800a85a:	4639      	mov	r1, r7
 800a85c:	4652      	mov	r2, sl
 800a85e:	4620      	mov	r0, r4
 800a860:	f001 fed2 	bl	800c608 <__lshift>
 800a864:	4607      	mov	r7, r0
 800a866:	2800      	cmp	r0, #0
 800a868:	f43f ae7e 	beq.w	800a568 <_strtod_l+0x498>
 800a86c:	f1bb 0f00 	cmp.w	fp, #0
 800a870:	dd08      	ble.n	800a884 <_strtod_l+0x7b4>
 800a872:	4631      	mov	r1, r6
 800a874:	465a      	mov	r2, fp
 800a876:	4620      	mov	r0, r4
 800a878:	f001 fec6 	bl	800c608 <__lshift>
 800a87c:	4606      	mov	r6, r0
 800a87e:	2800      	cmp	r0, #0
 800a880:	f43f ae72 	beq.w	800a568 <_strtod_l+0x498>
 800a884:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a886:	463a      	mov	r2, r7
 800a888:	4620      	mov	r0, r4
 800a88a:	f001 ff45 	bl	800c718 <__mdiff>
 800a88e:	4605      	mov	r5, r0
 800a890:	2800      	cmp	r0, #0
 800a892:	f43f ae69 	beq.w	800a568 <_strtod_l+0x498>
 800a896:	2300      	movs	r3, #0
 800a898:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 800a89c:	60c3      	str	r3, [r0, #12]
 800a89e:	4631      	mov	r1, r6
 800a8a0:	f001 ff1e 	bl	800c6e0 <__mcmp>
 800a8a4:	2800      	cmp	r0, #0
 800a8a6:	da7f      	bge.n	800a9a8 <_strtod_l+0x8d8>
 800a8a8:	ea5a 0308 	orrs.w	r3, sl, r8
 800a8ac:	f040 80a5 	bne.w	800a9fa <_strtod_l+0x92a>
 800a8b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	f040 80a0 	bne.w	800a9fa <_strtod_l+0x92a>
 800a8ba:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a8be:	0d1b      	lsrs	r3, r3, #20
 800a8c0:	051b      	lsls	r3, r3, #20
 800a8c2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a8c6:	f240 8098 	bls.w	800a9fa <_strtod_l+0x92a>
 800a8ca:	696b      	ldr	r3, [r5, #20]
 800a8cc:	b91b      	cbnz	r3, 800a8d6 <_strtod_l+0x806>
 800a8ce:	692b      	ldr	r3, [r5, #16]
 800a8d0:	2b01      	cmp	r3, #1
 800a8d2:	f340 8092 	ble.w	800a9fa <_strtod_l+0x92a>
 800a8d6:	4629      	mov	r1, r5
 800a8d8:	2201      	movs	r2, #1
 800a8da:	4620      	mov	r0, r4
 800a8dc:	f001 fe94 	bl	800c608 <__lshift>
 800a8e0:	4631      	mov	r1, r6
 800a8e2:	4605      	mov	r5, r0
 800a8e4:	f001 fefc 	bl	800c6e0 <__mcmp>
 800a8e8:	2800      	cmp	r0, #0
 800a8ea:	f340 8086 	ble.w	800a9fa <_strtod_l+0x92a>
 800a8ee:	9904      	ldr	r1, [sp, #16]
 800a8f0:	4a2b      	ldr	r2, [pc, #172]	; (800a9a0 <_strtod_l+0x8d0>)
 800a8f2:	464b      	mov	r3, r9
 800a8f4:	2900      	cmp	r1, #0
 800a8f6:	f000 80a1 	beq.w	800aa3c <_strtod_l+0x96c>
 800a8fa:	ea02 0109 	and.w	r1, r2, r9
 800a8fe:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800a902:	f300 809b 	bgt.w	800aa3c <_strtod_l+0x96c>
 800a906:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800a90a:	f77f aea2 	ble.w	800a652 <_strtod_l+0x582>
 800a90e:	4a25      	ldr	r2, [pc, #148]	; (800a9a4 <_strtod_l+0x8d4>)
 800a910:	2300      	movs	r3, #0
 800a912:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 800a916:	ed9d 6b10 	vldr	d6, [sp, #64]	; 0x40
 800a91a:	ec49 8b17 	vmov	d7, r8, r9
 800a91e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a922:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a926:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800a92a:	4313      	orrs	r3, r2
 800a92c:	bf08      	it	eq
 800a92e:	2322      	moveq	r3, #34	; 0x22
 800a930:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800a934:	bf08      	it	eq
 800a936:	6023      	streq	r3, [r4, #0]
 800a938:	e620      	b.n	800a57c <_strtod_l+0x4ac>
 800a93a:	f04f 31ff 	mov.w	r1, #4294967295
 800a93e:	fa01 f202 	lsl.w	r2, r1, r2
 800a942:	ea02 0808 	and.w	r8, r2, r8
 800a946:	e6d4      	b.n	800a6f2 <_strtod_l+0x622>
 800a948:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 800a94c:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 800a950:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 800a954:	33e2      	adds	r3, #226	; 0xe2
 800a956:	fa00 f303 	lsl.w	r3, r0, r3
 800a95a:	e9cd 300d 	strd	r3, r0, [sp, #52]	; 0x34
 800a95e:	e73b      	b.n	800a7d8 <_strtod_l+0x708>
 800a960:	2000      	movs	r0, #0
 800a962:	2301      	movs	r3, #1
 800a964:	e9cd 030d 	strd	r0, r3, [sp, #52]	; 0x34
 800a968:	e736      	b.n	800a7d8 <_strtod_l+0x708>
 800a96a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a96c:	461a      	mov	r2, r3
 800a96e:	4620      	mov	r0, r4
 800a970:	f001 fe4a 	bl	800c608 <__lshift>
 800a974:	9018      	str	r0, [sp, #96]	; 0x60
 800a976:	2800      	cmp	r0, #0
 800a978:	f47f af60 	bne.w	800a83c <_strtod_l+0x76c>
 800a97c:	e5f4      	b.n	800a568 <_strtod_l+0x498>
 800a97e:	bf00      	nop
 800a980:	94a03595 	.word	0x94a03595
 800a984:	3fcfffff 	.word	0x3fcfffff
 800a988:	94a03595 	.word	0x94a03595
 800a98c:	3fdfffff 	.word	0x3fdfffff
 800a990:	35afe535 	.word	0x35afe535
 800a994:	3fe00000 	.word	0x3fe00000
 800a998:	0800efb8 	.word	0x0800efb8
 800a99c:	fffffc02 	.word	0xfffffc02
 800a9a0:	7ff00000 	.word	0x7ff00000
 800a9a4:	39500000 	.word	0x39500000
 800a9a8:	46cb      	mov	fp, r9
 800a9aa:	d165      	bne.n	800aa78 <_strtod_l+0x9a8>
 800a9ac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a9b0:	f1ba 0f00 	cmp.w	sl, #0
 800a9b4:	d02a      	beq.n	800aa0c <_strtod_l+0x93c>
 800a9b6:	4aaa      	ldr	r2, [pc, #680]	; (800ac60 <_strtod_l+0xb90>)
 800a9b8:	4293      	cmp	r3, r2
 800a9ba:	d12b      	bne.n	800aa14 <_strtod_l+0x944>
 800a9bc:	9b04      	ldr	r3, [sp, #16]
 800a9be:	4641      	mov	r1, r8
 800a9c0:	b1fb      	cbz	r3, 800aa02 <_strtod_l+0x932>
 800a9c2:	4aa8      	ldr	r2, [pc, #672]	; (800ac64 <_strtod_l+0xb94>)
 800a9c4:	ea09 0202 	and.w	r2, r9, r2
 800a9c8:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800a9cc:	f04f 30ff 	mov.w	r0, #4294967295
 800a9d0:	d81a      	bhi.n	800aa08 <_strtod_l+0x938>
 800a9d2:	0d12      	lsrs	r2, r2, #20
 800a9d4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800a9d8:	fa00 f303 	lsl.w	r3, r0, r3
 800a9dc:	4299      	cmp	r1, r3
 800a9de:	d119      	bne.n	800aa14 <_strtod_l+0x944>
 800a9e0:	4ba1      	ldr	r3, [pc, #644]	; (800ac68 <_strtod_l+0xb98>)
 800a9e2:	459b      	cmp	fp, r3
 800a9e4:	d102      	bne.n	800a9ec <_strtod_l+0x91c>
 800a9e6:	3101      	adds	r1, #1
 800a9e8:	f43f adbe 	beq.w	800a568 <_strtod_l+0x498>
 800a9ec:	4b9d      	ldr	r3, [pc, #628]	; (800ac64 <_strtod_l+0xb94>)
 800a9ee:	ea0b 0303 	and.w	r3, fp, r3
 800a9f2:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800a9f6:	f04f 0800 	mov.w	r8, #0
 800a9fa:	9b04      	ldr	r3, [sp, #16]
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d186      	bne.n	800a90e <_strtod_l+0x83e>
 800aa00:	e5bc      	b.n	800a57c <_strtod_l+0x4ac>
 800aa02:	f04f 33ff 	mov.w	r3, #4294967295
 800aa06:	e7e9      	b.n	800a9dc <_strtod_l+0x90c>
 800aa08:	4603      	mov	r3, r0
 800aa0a:	e7e7      	b.n	800a9dc <_strtod_l+0x90c>
 800aa0c:	ea53 0308 	orrs.w	r3, r3, r8
 800aa10:	f43f af6d 	beq.w	800a8ee <_strtod_l+0x81e>
 800aa14:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aa16:	b1db      	cbz	r3, 800aa50 <_strtod_l+0x980>
 800aa18:	ea13 0f0b 	tst.w	r3, fp
 800aa1c:	d0ed      	beq.n	800a9fa <_strtod_l+0x92a>
 800aa1e:	9a04      	ldr	r2, [sp, #16]
 800aa20:	4640      	mov	r0, r8
 800aa22:	4649      	mov	r1, r9
 800aa24:	f1ba 0f00 	cmp.w	sl, #0
 800aa28:	d016      	beq.n	800aa58 <_strtod_l+0x988>
 800aa2a:	f7ff fb37 	bl	800a09c <sulp>
 800aa2e:	ed9d 7b08 	vldr	d7, [sp, #32]
 800aa32:	ee37 7b00 	vadd.f64	d7, d7, d0
 800aa36:	ec59 8b17 	vmov	r8, r9, d7
 800aa3a:	e7de      	b.n	800a9fa <_strtod_l+0x92a>
 800aa3c:	4013      	ands	r3, r2
 800aa3e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800aa42:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800aa46:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800aa4a:	f04f 38ff 	mov.w	r8, #4294967295
 800aa4e:	e7d4      	b.n	800a9fa <_strtod_l+0x92a>
 800aa50:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aa52:	ea13 0f08 	tst.w	r3, r8
 800aa56:	e7e1      	b.n	800aa1c <_strtod_l+0x94c>
 800aa58:	f7ff fb20 	bl	800a09c <sulp>
 800aa5c:	ed9d 7b08 	vldr	d7, [sp, #32]
 800aa60:	ee37 7b40 	vsub.f64	d7, d7, d0
 800aa64:	ed8d 7b06 	vstr	d7, [sp, #24]
 800aa68:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800aa6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa70:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 800aa74:	d1c1      	bne.n	800a9fa <_strtod_l+0x92a>
 800aa76:	e5ec      	b.n	800a652 <_strtod_l+0x582>
 800aa78:	4631      	mov	r1, r6
 800aa7a:	4628      	mov	r0, r5
 800aa7c:	f001 ffac 	bl	800c9d8 <__ratio>
 800aa80:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 800aa84:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800aa88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa8c:	d867      	bhi.n	800ab5e <_strtod_l+0xa8e>
 800aa8e:	f1ba 0f00 	cmp.w	sl, #0
 800aa92:	d044      	beq.n	800ab1e <_strtod_l+0xa4e>
 800aa94:	4b75      	ldr	r3, [pc, #468]	; (800ac6c <_strtod_l+0xb9c>)
 800aa96:	2200      	movs	r2, #0
 800aa98:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 800aa9c:	4971      	ldr	r1, [pc, #452]	; (800ac64 <_strtod_l+0xb94>)
 800aa9e:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 800ac78 <_strtod_l+0xba8>
 800aaa2:	ea0b 0001 	and.w	r0, fp, r1
 800aaa6:	4560      	cmp	r0, ip
 800aaa8:	900d      	str	r0, [sp, #52]	; 0x34
 800aaaa:	f040 808b 	bne.w	800abc4 <_strtod_l+0xaf4>
 800aaae:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800aab2:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 800aab6:	ec49 8b10 	vmov	d0, r8, r9
 800aaba:	ec43 2b1c 	vmov	d12, r2, r3
 800aabe:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800aac2:	f001 feb1 	bl	800c828 <__ulp>
 800aac6:	ec49 8b1d 	vmov	d13, r8, r9
 800aaca:	eeac db00 	vfma.f64	d13, d12, d0
 800aace:	ed8d db0e 	vstr	d13, [sp, #56]	; 0x38
 800aad2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aad4:	4963      	ldr	r1, [pc, #396]	; (800ac64 <_strtod_l+0xb94>)
 800aad6:	4a66      	ldr	r2, [pc, #408]	; (800ac70 <_strtod_l+0xba0>)
 800aad8:	4019      	ands	r1, r3
 800aada:	4291      	cmp	r1, r2
 800aadc:	e9dd 890e 	ldrd	r8, r9, [sp, #56]	; 0x38
 800aae0:	d947      	bls.n	800ab72 <_strtod_l+0xaa2>
 800aae2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aae4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800aae8:	4293      	cmp	r3, r2
 800aaea:	d103      	bne.n	800aaf4 <_strtod_l+0xa24>
 800aaec:	9b08      	ldr	r3, [sp, #32]
 800aaee:	3301      	adds	r3, #1
 800aaf0:	f43f ad3a 	beq.w	800a568 <_strtod_l+0x498>
 800aaf4:	f8df 9170 	ldr.w	r9, [pc, #368]	; 800ac68 <_strtod_l+0xb98>
 800aaf8:	f04f 38ff 	mov.w	r8, #4294967295
 800aafc:	9918      	ldr	r1, [sp, #96]	; 0x60
 800aafe:	4620      	mov	r0, r4
 800ab00:	f001 fb66 	bl	800c1d0 <_Bfree>
 800ab04:	4639      	mov	r1, r7
 800ab06:	4620      	mov	r0, r4
 800ab08:	f001 fb62 	bl	800c1d0 <_Bfree>
 800ab0c:	4631      	mov	r1, r6
 800ab0e:	4620      	mov	r0, r4
 800ab10:	f001 fb5e 	bl	800c1d0 <_Bfree>
 800ab14:	4629      	mov	r1, r5
 800ab16:	4620      	mov	r0, r4
 800ab18:	f001 fb5a 	bl	800c1d0 <_Bfree>
 800ab1c:	e60f      	b.n	800a73e <_strtod_l+0x66e>
 800ab1e:	f1b8 0f00 	cmp.w	r8, #0
 800ab22:	d112      	bne.n	800ab4a <_strtod_l+0xa7a>
 800ab24:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ab28:	b9b3      	cbnz	r3, 800ab58 <_strtod_l+0xa88>
 800ab2a:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800ab2e:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800ab32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab36:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 800ab3a:	d401      	bmi.n	800ab40 <_strtod_l+0xa70>
 800ab3c:	ee20 8b08 	vmul.f64	d8, d0, d8
 800ab40:	eeb1 7b48 	vneg.f64	d7, d8
 800ab44:	ec53 2b17 	vmov	r2, r3, d7
 800ab48:	e7a8      	b.n	800aa9c <_strtod_l+0x9cc>
 800ab4a:	f1b8 0f01 	cmp.w	r8, #1
 800ab4e:	d103      	bne.n	800ab58 <_strtod_l+0xa88>
 800ab50:	f1b9 0f00 	cmp.w	r9, #0
 800ab54:	f43f ad7d 	beq.w	800a652 <_strtod_l+0x582>
 800ab58:	4b46      	ldr	r3, [pc, #280]	; (800ac74 <_strtod_l+0xba4>)
 800ab5a:	2200      	movs	r2, #0
 800ab5c:	e79c      	b.n	800aa98 <_strtod_l+0x9c8>
 800ab5e:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 800ab62:	ee20 8b08 	vmul.f64	d8, d0, d8
 800ab66:	f1ba 0f00 	cmp.w	sl, #0
 800ab6a:	d0e9      	beq.n	800ab40 <_strtod_l+0xa70>
 800ab6c:	ec53 2b18 	vmov	r2, r3, d8
 800ab70:	e794      	b.n	800aa9c <_strtod_l+0x9cc>
 800ab72:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800ab76:	9b04      	ldr	r3, [sp, #16]
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d1bf      	bne.n	800aafc <_strtod_l+0xa2c>
 800ab7c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ab80:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ab82:	0d1b      	lsrs	r3, r3, #20
 800ab84:	051b      	lsls	r3, r3, #20
 800ab86:	429a      	cmp	r2, r3
 800ab88:	d1b8      	bne.n	800aafc <_strtod_l+0xa2c>
 800ab8a:	ec51 0b18 	vmov	r0, r1, d8
 800ab8e:	f7f5 fd93 	bl	80006b8 <__aeabi_d2lz>
 800ab92:	f7f5 fd4b 	bl	800062c <__aeabi_l2d>
 800ab96:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ab9a:	ec41 0b17 	vmov	d7, r0, r1
 800ab9e:	ea43 0308 	orr.w	r3, r3, r8
 800aba2:	ea53 030a 	orrs.w	r3, r3, sl
 800aba6:	ee38 8b47 	vsub.f64	d8, d8, d7
 800abaa:	d03e      	beq.n	800ac2a <_strtod_l+0xb5a>
 800abac:	eeb4 8bca 	vcmpe.f64	d8, d10
 800abb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abb4:	f53f ace2 	bmi.w	800a57c <_strtod_l+0x4ac>
 800abb8:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800abbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abc0:	dd9c      	ble.n	800aafc <_strtod_l+0xa2c>
 800abc2:	e4db      	b.n	800a57c <_strtod_l+0x4ac>
 800abc4:	9904      	ldr	r1, [sp, #16]
 800abc6:	b301      	cbz	r1, 800ac0a <_strtod_l+0xb3a>
 800abc8:	990d      	ldr	r1, [sp, #52]	; 0x34
 800abca:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 800abce:	d81c      	bhi.n	800ac0a <_strtod_l+0xb3a>
 800abd0:	ed9f 7b21 	vldr	d7, [pc, #132]	; 800ac58 <_strtod_l+0xb88>
 800abd4:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800abd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abdc:	d811      	bhi.n	800ac02 <_strtod_l+0xb32>
 800abde:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800abe2:	ee18 3a10 	vmov	r3, s16
 800abe6:	2b01      	cmp	r3, #1
 800abe8:	bf38      	it	cc
 800abea:	2301      	movcc	r3, #1
 800abec:	ee08 3a10 	vmov	s16, r3
 800abf0:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800abf4:	f1ba 0f00 	cmp.w	sl, #0
 800abf8:	d114      	bne.n	800ac24 <_strtod_l+0xb54>
 800abfa:	eeb1 7b48 	vneg.f64	d7, d8
 800abfe:	ec53 2b17 	vmov	r2, r3, d7
 800ac02:	980d      	ldr	r0, [sp, #52]	; 0x34
 800ac04:	f103 61d6 	add.w	r1, r3, #112197632	; 0x6b00000
 800ac08:	1a0b      	subs	r3, r1, r0
 800ac0a:	ed9d 0b08 	vldr	d0, [sp, #32]
 800ac0e:	ec43 2b1c 	vmov	d12, r2, r3
 800ac12:	f001 fe09 	bl	800c828 <__ulp>
 800ac16:	ed9d 7b08 	vldr	d7, [sp, #32]
 800ac1a:	eeac 7b00 	vfma.f64	d7, d12, d0
 800ac1e:	ec59 8b17 	vmov	r8, r9, d7
 800ac22:	e7a8      	b.n	800ab76 <_strtod_l+0xaa6>
 800ac24:	ec53 2b18 	vmov	r2, r3, d8
 800ac28:	e7eb      	b.n	800ac02 <_strtod_l+0xb32>
 800ac2a:	eeb4 8bc9 	vcmpe.f64	d8, d9
 800ac2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac32:	f57f af63 	bpl.w	800aafc <_strtod_l+0xa2c>
 800ac36:	e4a1      	b.n	800a57c <_strtod_l+0x4ac>
 800ac38:	2300      	movs	r3, #0
 800ac3a:	930b      	str	r3, [sp, #44]	; 0x2c
 800ac3c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ac3e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ac40:	6013      	str	r3, [r2, #0]
 800ac42:	f7ff ba8d 	b.w	800a160 <_strtod_l+0x90>
 800ac46:	2a65      	cmp	r2, #101	; 0x65
 800ac48:	f43f ab89 	beq.w	800a35e <_strtod_l+0x28e>
 800ac4c:	2a45      	cmp	r2, #69	; 0x45
 800ac4e:	f43f ab86 	beq.w	800a35e <_strtod_l+0x28e>
 800ac52:	2101      	movs	r1, #1
 800ac54:	f7ff bbbe 	b.w	800a3d4 <_strtod_l+0x304>
 800ac58:	ffc00000 	.word	0xffc00000
 800ac5c:	41dfffff 	.word	0x41dfffff
 800ac60:	000fffff 	.word	0x000fffff
 800ac64:	7ff00000 	.word	0x7ff00000
 800ac68:	7fefffff 	.word	0x7fefffff
 800ac6c:	3ff00000 	.word	0x3ff00000
 800ac70:	7c9fffff 	.word	0x7c9fffff
 800ac74:	bff00000 	.word	0xbff00000
 800ac78:	7fe00000 	.word	0x7fe00000

0800ac7c <_strtod_r>:
 800ac7c:	4b01      	ldr	r3, [pc, #4]	; (800ac84 <_strtod_r+0x8>)
 800ac7e:	f7ff ba27 	b.w	800a0d0 <_strtod_l>
 800ac82:	bf00      	nop
 800ac84:	2000018c 	.word	0x2000018c

0800ac88 <_strtol_l.isra.0>:
 800ac88:	2b01      	cmp	r3, #1
 800ac8a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac8e:	d001      	beq.n	800ac94 <_strtol_l.isra.0+0xc>
 800ac90:	2b24      	cmp	r3, #36	; 0x24
 800ac92:	d906      	bls.n	800aca2 <_strtol_l.isra.0+0x1a>
 800ac94:	f7fe fac6 	bl	8009224 <__errno>
 800ac98:	2316      	movs	r3, #22
 800ac9a:	6003      	str	r3, [r0, #0]
 800ac9c:	2000      	movs	r0, #0
 800ac9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aca2:	4f3a      	ldr	r7, [pc, #232]	; (800ad8c <_strtol_l.isra.0+0x104>)
 800aca4:	468e      	mov	lr, r1
 800aca6:	4676      	mov	r6, lr
 800aca8:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800acac:	5de5      	ldrb	r5, [r4, r7]
 800acae:	f015 0508 	ands.w	r5, r5, #8
 800acb2:	d1f8      	bne.n	800aca6 <_strtol_l.isra.0+0x1e>
 800acb4:	2c2d      	cmp	r4, #45	; 0x2d
 800acb6:	d134      	bne.n	800ad22 <_strtol_l.isra.0+0x9a>
 800acb8:	f89e 4000 	ldrb.w	r4, [lr]
 800acbc:	f04f 0801 	mov.w	r8, #1
 800acc0:	f106 0e02 	add.w	lr, r6, #2
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d05c      	beq.n	800ad82 <_strtol_l.isra.0+0xfa>
 800acc8:	2b10      	cmp	r3, #16
 800acca:	d10c      	bne.n	800ace6 <_strtol_l.isra.0+0x5e>
 800accc:	2c30      	cmp	r4, #48	; 0x30
 800acce:	d10a      	bne.n	800ace6 <_strtol_l.isra.0+0x5e>
 800acd0:	f89e 4000 	ldrb.w	r4, [lr]
 800acd4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800acd8:	2c58      	cmp	r4, #88	; 0x58
 800acda:	d14d      	bne.n	800ad78 <_strtol_l.isra.0+0xf0>
 800acdc:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800ace0:	2310      	movs	r3, #16
 800ace2:	f10e 0e02 	add.w	lr, lr, #2
 800ace6:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800acea:	f10c 3cff 	add.w	ip, ip, #4294967295
 800acee:	2600      	movs	r6, #0
 800acf0:	fbbc f9f3 	udiv	r9, ip, r3
 800acf4:	4635      	mov	r5, r6
 800acf6:	fb03 ca19 	mls	sl, r3, r9, ip
 800acfa:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800acfe:	2f09      	cmp	r7, #9
 800ad00:	d818      	bhi.n	800ad34 <_strtol_l.isra.0+0xac>
 800ad02:	463c      	mov	r4, r7
 800ad04:	42a3      	cmp	r3, r4
 800ad06:	dd24      	ble.n	800ad52 <_strtol_l.isra.0+0xca>
 800ad08:	2e00      	cmp	r6, #0
 800ad0a:	db1f      	blt.n	800ad4c <_strtol_l.isra.0+0xc4>
 800ad0c:	45a9      	cmp	r9, r5
 800ad0e:	d31d      	bcc.n	800ad4c <_strtol_l.isra.0+0xc4>
 800ad10:	d101      	bne.n	800ad16 <_strtol_l.isra.0+0x8e>
 800ad12:	45a2      	cmp	sl, r4
 800ad14:	db1a      	blt.n	800ad4c <_strtol_l.isra.0+0xc4>
 800ad16:	fb05 4503 	mla	r5, r5, r3, r4
 800ad1a:	2601      	movs	r6, #1
 800ad1c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800ad20:	e7eb      	b.n	800acfa <_strtol_l.isra.0+0x72>
 800ad22:	2c2b      	cmp	r4, #43	; 0x2b
 800ad24:	bf08      	it	eq
 800ad26:	f89e 4000 	ldrbeq.w	r4, [lr]
 800ad2a:	46a8      	mov	r8, r5
 800ad2c:	bf08      	it	eq
 800ad2e:	f106 0e02 	addeq.w	lr, r6, #2
 800ad32:	e7c7      	b.n	800acc4 <_strtol_l.isra.0+0x3c>
 800ad34:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800ad38:	2f19      	cmp	r7, #25
 800ad3a:	d801      	bhi.n	800ad40 <_strtol_l.isra.0+0xb8>
 800ad3c:	3c37      	subs	r4, #55	; 0x37
 800ad3e:	e7e1      	b.n	800ad04 <_strtol_l.isra.0+0x7c>
 800ad40:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800ad44:	2f19      	cmp	r7, #25
 800ad46:	d804      	bhi.n	800ad52 <_strtol_l.isra.0+0xca>
 800ad48:	3c57      	subs	r4, #87	; 0x57
 800ad4a:	e7db      	b.n	800ad04 <_strtol_l.isra.0+0x7c>
 800ad4c:	f04f 36ff 	mov.w	r6, #4294967295
 800ad50:	e7e4      	b.n	800ad1c <_strtol_l.isra.0+0x94>
 800ad52:	2e00      	cmp	r6, #0
 800ad54:	da05      	bge.n	800ad62 <_strtol_l.isra.0+0xda>
 800ad56:	2322      	movs	r3, #34	; 0x22
 800ad58:	6003      	str	r3, [r0, #0]
 800ad5a:	4665      	mov	r5, ip
 800ad5c:	b942      	cbnz	r2, 800ad70 <_strtol_l.isra.0+0xe8>
 800ad5e:	4628      	mov	r0, r5
 800ad60:	e79d      	b.n	800ac9e <_strtol_l.isra.0+0x16>
 800ad62:	f1b8 0f00 	cmp.w	r8, #0
 800ad66:	d000      	beq.n	800ad6a <_strtol_l.isra.0+0xe2>
 800ad68:	426d      	negs	r5, r5
 800ad6a:	2a00      	cmp	r2, #0
 800ad6c:	d0f7      	beq.n	800ad5e <_strtol_l.isra.0+0xd6>
 800ad6e:	b10e      	cbz	r6, 800ad74 <_strtol_l.isra.0+0xec>
 800ad70:	f10e 31ff 	add.w	r1, lr, #4294967295
 800ad74:	6011      	str	r1, [r2, #0]
 800ad76:	e7f2      	b.n	800ad5e <_strtol_l.isra.0+0xd6>
 800ad78:	2430      	movs	r4, #48	; 0x30
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d1b3      	bne.n	800ace6 <_strtol_l.isra.0+0x5e>
 800ad7e:	2308      	movs	r3, #8
 800ad80:	e7b1      	b.n	800ace6 <_strtol_l.isra.0+0x5e>
 800ad82:	2c30      	cmp	r4, #48	; 0x30
 800ad84:	d0a4      	beq.n	800acd0 <_strtol_l.isra.0+0x48>
 800ad86:	230a      	movs	r3, #10
 800ad88:	e7ad      	b.n	800ace6 <_strtol_l.isra.0+0x5e>
 800ad8a:	bf00      	nop
 800ad8c:	0800efe1 	.word	0x0800efe1

0800ad90 <_strtol_r>:
 800ad90:	f7ff bf7a 	b.w	800ac88 <_strtol_l.isra.0>

0800ad94 <_write_r>:
 800ad94:	b538      	push	{r3, r4, r5, lr}
 800ad96:	4d07      	ldr	r5, [pc, #28]	; (800adb4 <_write_r+0x20>)
 800ad98:	4604      	mov	r4, r0
 800ad9a:	4608      	mov	r0, r1
 800ad9c:	4611      	mov	r1, r2
 800ad9e:	2200      	movs	r2, #0
 800ada0:	602a      	str	r2, [r5, #0]
 800ada2:	461a      	mov	r2, r3
 800ada4:	f7f8 f9eb 	bl	800317e <_write>
 800ada8:	1c43      	adds	r3, r0, #1
 800adaa:	d102      	bne.n	800adb2 <_write_r+0x1e>
 800adac:	682b      	ldr	r3, [r5, #0]
 800adae:	b103      	cbz	r3, 800adb2 <_write_r+0x1e>
 800adb0:	6023      	str	r3, [r4, #0]
 800adb2:	bd38      	pop	{r3, r4, r5, pc}
 800adb4:	20018828 	.word	0x20018828

0800adb8 <_close_r>:
 800adb8:	b538      	push	{r3, r4, r5, lr}
 800adba:	4d06      	ldr	r5, [pc, #24]	; (800add4 <_close_r+0x1c>)
 800adbc:	2300      	movs	r3, #0
 800adbe:	4604      	mov	r4, r0
 800adc0:	4608      	mov	r0, r1
 800adc2:	602b      	str	r3, [r5, #0]
 800adc4:	f7f8 f9f7 	bl	80031b6 <_close>
 800adc8:	1c43      	adds	r3, r0, #1
 800adca:	d102      	bne.n	800add2 <_close_r+0x1a>
 800adcc:	682b      	ldr	r3, [r5, #0]
 800adce:	b103      	cbz	r3, 800add2 <_close_r+0x1a>
 800add0:	6023      	str	r3, [r4, #0]
 800add2:	bd38      	pop	{r3, r4, r5, pc}
 800add4:	20018828 	.word	0x20018828

0800add8 <quorem>:
 800add8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800addc:	6903      	ldr	r3, [r0, #16]
 800adde:	690c      	ldr	r4, [r1, #16]
 800ade0:	42a3      	cmp	r3, r4
 800ade2:	4607      	mov	r7, r0
 800ade4:	f2c0 8081 	blt.w	800aeea <quorem+0x112>
 800ade8:	3c01      	subs	r4, #1
 800adea:	f101 0814 	add.w	r8, r1, #20
 800adee:	f100 0514 	add.w	r5, r0, #20
 800adf2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800adf6:	9301      	str	r3, [sp, #4]
 800adf8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800adfc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ae00:	3301      	adds	r3, #1
 800ae02:	429a      	cmp	r2, r3
 800ae04:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800ae08:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ae0c:	fbb2 f6f3 	udiv	r6, r2, r3
 800ae10:	d331      	bcc.n	800ae76 <quorem+0x9e>
 800ae12:	f04f 0e00 	mov.w	lr, #0
 800ae16:	4640      	mov	r0, r8
 800ae18:	46ac      	mov	ip, r5
 800ae1a:	46f2      	mov	sl, lr
 800ae1c:	f850 2b04 	ldr.w	r2, [r0], #4
 800ae20:	b293      	uxth	r3, r2
 800ae22:	fb06 e303 	mla	r3, r6, r3, lr
 800ae26:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800ae2a:	b29b      	uxth	r3, r3
 800ae2c:	ebaa 0303 	sub.w	r3, sl, r3
 800ae30:	0c12      	lsrs	r2, r2, #16
 800ae32:	f8dc a000 	ldr.w	sl, [ip]
 800ae36:	fb06 e202 	mla	r2, r6, r2, lr
 800ae3a:	fa13 f38a 	uxtah	r3, r3, sl
 800ae3e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ae42:	fa1f fa82 	uxth.w	sl, r2
 800ae46:	f8dc 2000 	ldr.w	r2, [ip]
 800ae4a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800ae4e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ae52:	b29b      	uxth	r3, r3
 800ae54:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ae58:	4581      	cmp	r9, r0
 800ae5a:	f84c 3b04 	str.w	r3, [ip], #4
 800ae5e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800ae62:	d2db      	bcs.n	800ae1c <quorem+0x44>
 800ae64:	f855 300b 	ldr.w	r3, [r5, fp]
 800ae68:	b92b      	cbnz	r3, 800ae76 <quorem+0x9e>
 800ae6a:	9b01      	ldr	r3, [sp, #4]
 800ae6c:	3b04      	subs	r3, #4
 800ae6e:	429d      	cmp	r5, r3
 800ae70:	461a      	mov	r2, r3
 800ae72:	d32e      	bcc.n	800aed2 <quorem+0xfa>
 800ae74:	613c      	str	r4, [r7, #16]
 800ae76:	4638      	mov	r0, r7
 800ae78:	f001 fc32 	bl	800c6e0 <__mcmp>
 800ae7c:	2800      	cmp	r0, #0
 800ae7e:	db24      	blt.n	800aeca <quorem+0xf2>
 800ae80:	3601      	adds	r6, #1
 800ae82:	4628      	mov	r0, r5
 800ae84:	f04f 0c00 	mov.w	ip, #0
 800ae88:	f858 2b04 	ldr.w	r2, [r8], #4
 800ae8c:	f8d0 e000 	ldr.w	lr, [r0]
 800ae90:	b293      	uxth	r3, r2
 800ae92:	ebac 0303 	sub.w	r3, ip, r3
 800ae96:	0c12      	lsrs	r2, r2, #16
 800ae98:	fa13 f38e 	uxtah	r3, r3, lr
 800ae9c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800aea0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800aea4:	b29b      	uxth	r3, r3
 800aea6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aeaa:	45c1      	cmp	r9, r8
 800aeac:	f840 3b04 	str.w	r3, [r0], #4
 800aeb0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800aeb4:	d2e8      	bcs.n	800ae88 <quorem+0xb0>
 800aeb6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800aeba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800aebe:	b922      	cbnz	r2, 800aeca <quorem+0xf2>
 800aec0:	3b04      	subs	r3, #4
 800aec2:	429d      	cmp	r5, r3
 800aec4:	461a      	mov	r2, r3
 800aec6:	d30a      	bcc.n	800aede <quorem+0x106>
 800aec8:	613c      	str	r4, [r7, #16]
 800aeca:	4630      	mov	r0, r6
 800aecc:	b003      	add	sp, #12
 800aece:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aed2:	6812      	ldr	r2, [r2, #0]
 800aed4:	3b04      	subs	r3, #4
 800aed6:	2a00      	cmp	r2, #0
 800aed8:	d1cc      	bne.n	800ae74 <quorem+0x9c>
 800aeda:	3c01      	subs	r4, #1
 800aedc:	e7c7      	b.n	800ae6e <quorem+0x96>
 800aede:	6812      	ldr	r2, [r2, #0]
 800aee0:	3b04      	subs	r3, #4
 800aee2:	2a00      	cmp	r2, #0
 800aee4:	d1f0      	bne.n	800aec8 <quorem+0xf0>
 800aee6:	3c01      	subs	r4, #1
 800aee8:	e7eb      	b.n	800aec2 <quorem+0xea>
 800aeea:	2000      	movs	r0, #0
 800aeec:	e7ee      	b.n	800aecc <quorem+0xf4>
	...

0800aef0 <_dtoa_r>:
 800aef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aef4:	ec59 8b10 	vmov	r8, r9, d0
 800aef8:	b095      	sub	sp, #84	; 0x54
 800aefa:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800aefc:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800aefe:	9107      	str	r1, [sp, #28]
 800af00:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800af04:	4606      	mov	r6, r0
 800af06:	9209      	str	r2, [sp, #36]	; 0x24
 800af08:	9310      	str	r3, [sp, #64]	; 0x40
 800af0a:	b975      	cbnz	r5, 800af2a <_dtoa_r+0x3a>
 800af0c:	2010      	movs	r0, #16
 800af0e:	f001 f8f7 	bl	800c100 <malloc>
 800af12:	4602      	mov	r2, r0
 800af14:	6270      	str	r0, [r6, #36]	; 0x24
 800af16:	b920      	cbnz	r0, 800af22 <_dtoa_r+0x32>
 800af18:	4bab      	ldr	r3, [pc, #684]	; (800b1c8 <_dtoa_r+0x2d8>)
 800af1a:	21ea      	movs	r1, #234	; 0xea
 800af1c:	48ab      	ldr	r0, [pc, #684]	; (800b1cc <_dtoa_r+0x2dc>)
 800af1e:	f002 fc33 	bl	800d788 <__assert_func>
 800af22:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800af26:	6005      	str	r5, [r0, #0]
 800af28:	60c5      	str	r5, [r0, #12]
 800af2a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800af2c:	6819      	ldr	r1, [r3, #0]
 800af2e:	b151      	cbz	r1, 800af46 <_dtoa_r+0x56>
 800af30:	685a      	ldr	r2, [r3, #4]
 800af32:	604a      	str	r2, [r1, #4]
 800af34:	2301      	movs	r3, #1
 800af36:	4093      	lsls	r3, r2
 800af38:	608b      	str	r3, [r1, #8]
 800af3a:	4630      	mov	r0, r6
 800af3c:	f001 f948 	bl	800c1d0 <_Bfree>
 800af40:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800af42:	2200      	movs	r2, #0
 800af44:	601a      	str	r2, [r3, #0]
 800af46:	f1b9 0300 	subs.w	r3, r9, #0
 800af4a:	bfbb      	ittet	lt
 800af4c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800af50:	9303      	strlt	r3, [sp, #12]
 800af52:	2300      	movge	r3, #0
 800af54:	2201      	movlt	r2, #1
 800af56:	bfac      	ite	ge
 800af58:	6023      	strge	r3, [r4, #0]
 800af5a:	6022      	strlt	r2, [r4, #0]
 800af5c:	4b9c      	ldr	r3, [pc, #624]	; (800b1d0 <_dtoa_r+0x2e0>)
 800af5e:	9c03      	ldr	r4, [sp, #12]
 800af60:	43a3      	bics	r3, r4
 800af62:	d11a      	bne.n	800af9a <_dtoa_r+0xaa>
 800af64:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800af66:	f242 730f 	movw	r3, #9999	; 0x270f
 800af6a:	6013      	str	r3, [r2, #0]
 800af6c:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800af70:	ea53 0308 	orrs.w	r3, r3, r8
 800af74:	f000 8512 	beq.w	800b99c <_dtoa_r+0xaac>
 800af78:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800af7a:	b953      	cbnz	r3, 800af92 <_dtoa_r+0xa2>
 800af7c:	4b95      	ldr	r3, [pc, #596]	; (800b1d4 <_dtoa_r+0x2e4>)
 800af7e:	e01f      	b.n	800afc0 <_dtoa_r+0xd0>
 800af80:	4b95      	ldr	r3, [pc, #596]	; (800b1d8 <_dtoa_r+0x2e8>)
 800af82:	9300      	str	r3, [sp, #0]
 800af84:	3308      	adds	r3, #8
 800af86:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800af88:	6013      	str	r3, [r2, #0]
 800af8a:	9800      	ldr	r0, [sp, #0]
 800af8c:	b015      	add	sp, #84	; 0x54
 800af8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af92:	4b90      	ldr	r3, [pc, #576]	; (800b1d4 <_dtoa_r+0x2e4>)
 800af94:	9300      	str	r3, [sp, #0]
 800af96:	3303      	adds	r3, #3
 800af98:	e7f5      	b.n	800af86 <_dtoa_r+0x96>
 800af9a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800af9e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800afa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afa6:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800afaa:	d10b      	bne.n	800afc4 <_dtoa_r+0xd4>
 800afac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800afae:	2301      	movs	r3, #1
 800afb0:	6013      	str	r3, [r2, #0]
 800afb2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	f000 84ee 	beq.w	800b996 <_dtoa_r+0xaa6>
 800afba:	4888      	ldr	r0, [pc, #544]	; (800b1dc <_dtoa_r+0x2ec>)
 800afbc:	6018      	str	r0, [r3, #0]
 800afbe:	1e43      	subs	r3, r0, #1
 800afc0:	9300      	str	r3, [sp, #0]
 800afc2:	e7e2      	b.n	800af8a <_dtoa_r+0x9a>
 800afc4:	a913      	add	r1, sp, #76	; 0x4c
 800afc6:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800afca:	aa12      	add	r2, sp, #72	; 0x48
 800afcc:	4630      	mov	r0, r6
 800afce:	f001 fca7 	bl	800c920 <__d2b>
 800afd2:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800afd6:	4605      	mov	r5, r0
 800afd8:	9812      	ldr	r0, [sp, #72]	; 0x48
 800afda:	2900      	cmp	r1, #0
 800afdc:	d047      	beq.n	800b06e <_dtoa_r+0x17e>
 800afde:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800afe0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800afe4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800afe8:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800afec:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800aff0:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800aff4:	2400      	movs	r4, #0
 800aff6:	ec43 2b16 	vmov	d6, r2, r3
 800affa:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800affe:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 800b1b0 <_dtoa_r+0x2c0>
 800b002:	ee36 7b47 	vsub.f64	d7, d6, d7
 800b006:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 800b1b8 <_dtoa_r+0x2c8>
 800b00a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800b00e:	eeb0 7b46 	vmov.f64	d7, d6
 800b012:	ee06 1a90 	vmov	s13, r1
 800b016:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 800b01a:	ed9f 6b69 	vldr	d6, [pc, #420]	; 800b1c0 <_dtoa_r+0x2d0>
 800b01e:	eea5 7b06 	vfma.f64	d7, d5, d6
 800b022:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800b026:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800b02a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b02e:	ee16 ba90 	vmov	fp, s13
 800b032:	9411      	str	r4, [sp, #68]	; 0x44
 800b034:	d508      	bpl.n	800b048 <_dtoa_r+0x158>
 800b036:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800b03a:	eeb4 6b47 	vcmp.f64	d6, d7
 800b03e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b042:	bf18      	it	ne
 800b044:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800b048:	f1bb 0f16 	cmp.w	fp, #22
 800b04c:	d832      	bhi.n	800b0b4 <_dtoa_r+0x1c4>
 800b04e:	4b64      	ldr	r3, [pc, #400]	; (800b1e0 <_dtoa_r+0x2f0>)
 800b050:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b054:	ed93 7b00 	vldr	d7, [r3]
 800b058:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800b05c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b060:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b064:	d501      	bpl.n	800b06a <_dtoa_r+0x17a>
 800b066:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b06a:	2300      	movs	r3, #0
 800b06c:	e023      	b.n	800b0b6 <_dtoa_r+0x1c6>
 800b06e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b070:	4401      	add	r1, r0
 800b072:	f201 4332 	addw	r3, r1, #1074	; 0x432
 800b076:	2b20      	cmp	r3, #32
 800b078:	bfc3      	ittte	gt
 800b07a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b07e:	fa04 f303 	lslgt.w	r3, r4, r3
 800b082:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800b086:	f1c3 0320 	rsble	r3, r3, #32
 800b08a:	bfc6      	itte	gt
 800b08c:	fa28 f804 	lsrgt.w	r8, r8, r4
 800b090:	ea43 0308 	orrgt.w	r3, r3, r8
 800b094:	fa08 f303 	lslle.w	r3, r8, r3
 800b098:	ee07 3a90 	vmov	s15, r3
 800b09c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800b0a0:	3901      	subs	r1, #1
 800b0a2:	ed8d 7b00 	vstr	d7, [sp]
 800b0a6:	9c01      	ldr	r4, [sp, #4]
 800b0a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b0ac:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 800b0b0:	2401      	movs	r4, #1
 800b0b2:	e7a0      	b.n	800aff6 <_dtoa_r+0x106>
 800b0b4:	2301      	movs	r3, #1
 800b0b6:	930f      	str	r3, [sp, #60]	; 0x3c
 800b0b8:	1a43      	subs	r3, r0, r1
 800b0ba:	1e5a      	subs	r2, r3, #1
 800b0bc:	bf45      	ittet	mi
 800b0be:	f1c3 0301 	rsbmi	r3, r3, #1
 800b0c2:	9305      	strmi	r3, [sp, #20]
 800b0c4:	2300      	movpl	r3, #0
 800b0c6:	2300      	movmi	r3, #0
 800b0c8:	9206      	str	r2, [sp, #24]
 800b0ca:	bf54      	ite	pl
 800b0cc:	9305      	strpl	r3, [sp, #20]
 800b0ce:	9306      	strmi	r3, [sp, #24]
 800b0d0:	f1bb 0f00 	cmp.w	fp, #0
 800b0d4:	db18      	blt.n	800b108 <_dtoa_r+0x218>
 800b0d6:	9b06      	ldr	r3, [sp, #24]
 800b0d8:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800b0dc:	445b      	add	r3, fp
 800b0de:	9306      	str	r3, [sp, #24]
 800b0e0:	2300      	movs	r3, #0
 800b0e2:	9a07      	ldr	r2, [sp, #28]
 800b0e4:	2a09      	cmp	r2, #9
 800b0e6:	d849      	bhi.n	800b17c <_dtoa_r+0x28c>
 800b0e8:	2a05      	cmp	r2, #5
 800b0ea:	bfc4      	itt	gt
 800b0ec:	3a04      	subgt	r2, #4
 800b0ee:	9207      	strgt	r2, [sp, #28]
 800b0f0:	9a07      	ldr	r2, [sp, #28]
 800b0f2:	f1a2 0202 	sub.w	r2, r2, #2
 800b0f6:	bfcc      	ite	gt
 800b0f8:	2400      	movgt	r4, #0
 800b0fa:	2401      	movle	r4, #1
 800b0fc:	2a03      	cmp	r2, #3
 800b0fe:	d848      	bhi.n	800b192 <_dtoa_r+0x2a2>
 800b100:	e8df f002 	tbb	[pc, r2]
 800b104:	3a2c2e0b 	.word	0x3a2c2e0b
 800b108:	9b05      	ldr	r3, [sp, #20]
 800b10a:	2200      	movs	r2, #0
 800b10c:	eba3 030b 	sub.w	r3, r3, fp
 800b110:	9305      	str	r3, [sp, #20]
 800b112:	920e      	str	r2, [sp, #56]	; 0x38
 800b114:	f1cb 0300 	rsb	r3, fp, #0
 800b118:	e7e3      	b.n	800b0e2 <_dtoa_r+0x1f2>
 800b11a:	2200      	movs	r2, #0
 800b11c:	9208      	str	r2, [sp, #32]
 800b11e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b120:	2a00      	cmp	r2, #0
 800b122:	dc39      	bgt.n	800b198 <_dtoa_r+0x2a8>
 800b124:	f04f 0a01 	mov.w	sl, #1
 800b128:	46d1      	mov	r9, sl
 800b12a:	4652      	mov	r2, sl
 800b12c:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800b130:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800b132:	2100      	movs	r1, #0
 800b134:	6079      	str	r1, [r7, #4]
 800b136:	2004      	movs	r0, #4
 800b138:	f100 0c14 	add.w	ip, r0, #20
 800b13c:	4594      	cmp	ip, r2
 800b13e:	6879      	ldr	r1, [r7, #4]
 800b140:	d92f      	bls.n	800b1a2 <_dtoa_r+0x2b2>
 800b142:	4630      	mov	r0, r6
 800b144:	930c      	str	r3, [sp, #48]	; 0x30
 800b146:	f001 f803 	bl	800c150 <_Balloc>
 800b14a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b14c:	9000      	str	r0, [sp, #0]
 800b14e:	4602      	mov	r2, r0
 800b150:	2800      	cmp	r0, #0
 800b152:	d149      	bne.n	800b1e8 <_dtoa_r+0x2f8>
 800b154:	4b23      	ldr	r3, [pc, #140]	; (800b1e4 <_dtoa_r+0x2f4>)
 800b156:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b15a:	e6df      	b.n	800af1c <_dtoa_r+0x2c>
 800b15c:	2201      	movs	r2, #1
 800b15e:	e7dd      	b.n	800b11c <_dtoa_r+0x22c>
 800b160:	2200      	movs	r2, #0
 800b162:	9208      	str	r2, [sp, #32]
 800b164:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b166:	eb0b 0a02 	add.w	sl, fp, r2
 800b16a:	f10a 0901 	add.w	r9, sl, #1
 800b16e:	464a      	mov	r2, r9
 800b170:	2a01      	cmp	r2, #1
 800b172:	bfb8      	it	lt
 800b174:	2201      	movlt	r2, #1
 800b176:	e7db      	b.n	800b130 <_dtoa_r+0x240>
 800b178:	2201      	movs	r2, #1
 800b17a:	e7f2      	b.n	800b162 <_dtoa_r+0x272>
 800b17c:	2401      	movs	r4, #1
 800b17e:	2200      	movs	r2, #0
 800b180:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800b184:	f04f 3aff 	mov.w	sl, #4294967295
 800b188:	2100      	movs	r1, #0
 800b18a:	46d1      	mov	r9, sl
 800b18c:	2212      	movs	r2, #18
 800b18e:	9109      	str	r1, [sp, #36]	; 0x24
 800b190:	e7ce      	b.n	800b130 <_dtoa_r+0x240>
 800b192:	2201      	movs	r2, #1
 800b194:	9208      	str	r2, [sp, #32]
 800b196:	e7f5      	b.n	800b184 <_dtoa_r+0x294>
 800b198:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800b19c:	46d1      	mov	r9, sl
 800b19e:	4652      	mov	r2, sl
 800b1a0:	e7c6      	b.n	800b130 <_dtoa_r+0x240>
 800b1a2:	3101      	adds	r1, #1
 800b1a4:	6079      	str	r1, [r7, #4]
 800b1a6:	0040      	lsls	r0, r0, #1
 800b1a8:	e7c6      	b.n	800b138 <_dtoa_r+0x248>
 800b1aa:	bf00      	nop
 800b1ac:	f3af 8000 	nop.w
 800b1b0:	636f4361 	.word	0x636f4361
 800b1b4:	3fd287a7 	.word	0x3fd287a7
 800b1b8:	8b60c8b3 	.word	0x8b60c8b3
 800b1bc:	3fc68a28 	.word	0x3fc68a28
 800b1c0:	509f79fb 	.word	0x509f79fb
 800b1c4:	3fd34413 	.word	0x3fd34413
 800b1c8:	0800f0ee 	.word	0x0800f0ee
 800b1cc:	0800f105 	.word	0x0800f105
 800b1d0:	7ff00000 	.word	0x7ff00000
 800b1d4:	0800f0ea 	.word	0x0800f0ea
 800b1d8:	0800f0e1 	.word	0x0800f0e1
 800b1dc:	0800f36a 	.word	0x0800f36a
 800b1e0:	0800f280 	.word	0x0800f280
 800b1e4:	0800f164 	.word	0x0800f164
 800b1e8:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800b1ea:	9900      	ldr	r1, [sp, #0]
 800b1ec:	6011      	str	r1, [r2, #0]
 800b1ee:	f1b9 0f0e 	cmp.w	r9, #14
 800b1f2:	d872      	bhi.n	800b2da <_dtoa_r+0x3ea>
 800b1f4:	2c00      	cmp	r4, #0
 800b1f6:	d070      	beq.n	800b2da <_dtoa_r+0x3ea>
 800b1f8:	f1bb 0f00 	cmp.w	fp, #0
 800b1fc:	f340 80a6 	ble.w	800b34c <_dtoa_r+0x45c>
 800b200:	49ca      	ldr	r1, [pc, #808]	; (800b52c <_dtoa_r+0x63c>)
 800b202:	f00b 020f 	and.w	r2, fp, #15
 800b206:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800b20a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800b20e:	ed92 7b00 	vldr	d7, [r2]
 800b212:	ea4f 112b 	mov.w	r1, fp, asr #4
 800b216:	f000 808d 	beq.w	800b334 <_dtoa_r+0x444>
 800b21a:	4ac5      	ldr	r2, [pc, #788]	; (800b530 <_dtoa_r+0x640>)
 800b21c:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 800b220:	ed92 6b08 	vldr	d6, [r2, #32]
 800b224:	ee85 6b06 	vdiv.f64	d6, d5, d6
 800b228:	ed8d 6b02 	vstr	d6, [sp, #8]
 800b22c:	f001 010f 	and.w	r1, r1, #15
 800b230:	2203      	movs	r2, #3
 800b232:	48bf      	ldr	r0, [pc, #764]	; (800b530 <_dtoa_r+0x640>)
 800b234:	2900      	cmp	r1, #0
 800b236:	d17f      	bne.n	800b338 <_dtoa_r+0x448>
 800b238:	ed9d 6b02 	vldr	d6, [sp, #8]
 800b23c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800b240:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b244:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800b246:	2900      	cmp	r1, #0
 800b248:	f000 80b2 	beq.w	800b3b0 <_dtoa_r+0x4c0>
 800b24c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800b250:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b254:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b258:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b25c:	f140 80a8 	bpl.w	800b3b0 <_dtoa_r+0x4c0>
 800b260:	f1b9 0f00 	cmp.w	r9, #0
 800b264:	f000 80a4 	beq.w	800b3b0 <_dtoa_r+0x4c0>
 800b268:	f1ba 0f00 	cmp.w	sl, #0
 800b26c:	dd31      	ble.n	800b2d2 <_dtoa_r+0x3e2>
 800b26e:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800b272:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b276:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b27a:	f10b 37ff 	add.w	r7, fp, #4294967295
 800b27e:	3201      	adds	r2, #1
 800b280:	4650      	mov	r0, sl
 800b282:	ed9d 6b02 	vldr	d6, [sp, #8]
 800b286:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800b28a:	ee07 2a90 	vmov	s15, r2
 800b28e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800b292:	eea7 5b06 	vfma.f64	d5, d7, d6
 800b296:	ed8d 5b02 	vstr	d5, [sp, #8]
 800b29a:	9c03      	ldr	r4, [sp, #12]
 800b29c:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800b2a0:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800b2a4:	2800      	cmp	r0, #0
 800b2a6:	f040 8086 	bne.w	800b3b6 <_dtoa_r+0x4c6>
 800b2aa:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800b2ae:	ee36 6b47 	vsub.f64	d6, d6, d7
 800b2b2:	ec42 1b17 	vmov	d7, r1, r2
 800b2b6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b2ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b2be:	f300 8272 	bgt.w	800b7a6 <_dtoa_r+0x8b6>
 800b2c2:	eeb1 7b47 	vneg.f64	d7, d7
 800b2c6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b2ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b2ce:	f100 8267 	bmi.w	800b7a0 <_dtoa_r+0x8b0>
 800b2d2:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 800b2d6:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800b2da:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b2dc:	2a00      	cmp	r2, #0
 800b2de:	f2c0 8129 	blt.w	800b534 <_dtoa_r+0x644>
 800b2e2:	f1bb 0f0e 	cmp.w	fp, #14
 800b2e6:	f300 8125 	bgt.w	800b534 <_dtoa_r+0x644>
 800b2ea:	4b90      	ldr	r3, [pc, #576]	; (800b52c <_dtoa_r+0x63c>)
 800b2ec:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b2f0:	ed93 6b00 	vldr	d6, [r3]
 800b2f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	f280 80c3 	bge.w	800b482 <_dtoa_r+0x592>
 800b2fc:	f1b9 0f00 	cmp.w	r9, #0
 800b300:	f300 80bf 	bgt.w	800b482 <_dtoa_r+0x592>
 800b304:	f040 824c 	bne.w	800b7a0 <_dtoa_r+0x8b0>
 800b308:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800b30c:	ee26 6b07 	vmul.f64	d6, d6, d7
 800b310:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b314:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b318:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b31c:	464c      	mov	r4, r9
 800b31e:	464f      	mov	r7, r9
 800b320:	f280 8222 	bge.w	800b768 <_dtoa_r+0x878>
 800b324:	f8dd 8000 	ldr.w	r8, [sp]
 800b328:	2331      	movs	r3, #49	; 0x31
 800b32a:	f808 3b01 	strb.w	r3, [r8], #1
 800b32e:	f10b 0b01 	add.w	fp, fp, #1
 800b332:	e21e      	b.n	800b772 <_dtoa_r+0x882>
 800b334:	2202      	movs	r2, #2
 800b336:	e77c      	b.n	800b232 <_dtoa_r+0x342>
 800b338:	07cc      	lsls	r4, r1, #31
 800b33a:	d504      	bpl.n	800b346 <_dtoa_r+0x456>
 800b33c:	ed90 6b00 	vldr	d6, [r0]
 800b340:	3201      	adds	r2, #1
 800b342:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b346:	1049      	asrs	r1, r1, #1
 800b348:	3008      	adds	r0, #8
 800b34a:	e773      	b.n	800b234 <_dtoa_r+0x344>
 800b34c:	d02e      	beq.n	800b3ac <_dtoa_r+0x4bc>
 800b34e:	f1cb 0100 	rsb	r1, fp, #0
 800b352:	4a76      	ldr	r2, [pc, #472]	; (800b52c <_dtoa_r+0x63c>)
 800b354:	f001 000f 	and.w	r0, r1, #15
 800b358:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800b35c:	ed92 7b00 	vldr	d7, [r2]
 800b360:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800b364:	ee26 7b07 	vmul.f64	d7, d6, d7
 800b368:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800b36c:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 800b370:	e9cd 7802 	strd	r7, r8, [sp, #8]
 800b374:	486e      	ldr	r0, [pc, #440]	; (800b530 <_dtoa_r+0x640>)
 800b376:	1109      	asrs	r1, r1, #4
 800b378:	2400      	movs	r4, #0
 800b37a:	2202      	movs	r2, #2
 800b37c:	b939      	cbnz	r1, 800b38e <_dtoa_r+0x49e>
 800b37e:	2c00      	cmp	r4, #0
 800b380:	f43f af60 	beq.w	800b244 <_dtoa_r+0x354>
 800b384:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b388:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b38c:	e75a      	b.n	800b244 <_dtoa_r+0x354>
 800b38e:	07cf      	lsls	r7, r1, #31
 800b390:	d509      	bpl.n	800b3a6 <_dtoa_r+0x4b6>
 800b392:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800b396:	ed90 7b00 	vldr	d7, [r0]
 800b39a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800b39e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800b3a2:	3201      	adds	r2, #1
 800b3a4:	2401      	movs	r4, #1
 800b3a6:	1049      	asrs	r1, r1, #1
 800b3a8:	3008      	adds	r0, #8
 800b3aa:	e7e7      	b.n	800b37c <_dtoa_r+0x48c>
 800b3ac:	2202      	movs	r2, #2
 800b3ae:	e749      	b.n	800b244 <_dtoa_r+0x354>
 800b3b0:	465f      	mov	r7, fp
 800b3b2:	4648      	mov	r0, r9
 800b3b4:	e765      	b.n	800b282 <_dtoa_r+0x392>
 800b3b6:	ec42 1b17 	vmov	d7, r1, r2
 800b3ba:	4a5c      	ldr	r2, [pc, #368]	; (800b52c <_dtoa_r+0x63c>)
 800b3bc:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800b3c0:	ed12 4b02 	vldr	d4, [r2, #-8]
 800b3c4:	9a00      	ldr	r2, [sp, #0]
 800b3c6:	1814      	adds	r4, r2, r0
 800b3c8:	9a08      	ldr	r2, [sp, #32]
 800b3ca:	b352      	cbz	r2, 800b422 <_dtoa_r+0x532>
 800b3cc:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800b3d0:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800b3d4:	f8dd 8000 	ldr.w	r8, [sp]
 800b3d8:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800b3dc:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800b3e0:	ee35 7b47 	vsub.f64	d7, d5, d7
 800b3e4:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800b3e8:	ee14 2a90 	vmov	r2, s9
 800b3ec:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800b3f0:	3230      	adds	r2, #48	; 0x30
 800b3f2:	ee36 6b45 	vsub.f64	d6, d6, d5
 800b3f6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b3fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b3fe:	f808 2b01 	strb.w	r2, [r8], #1
 800b402:	d439      	bmi.n	800b478 <_dtoa_r+0x588>
 800b404:	ee32 5b46 	vsub.f64	d5, d2, d6
 800b408:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800b40c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b410:	d472      	bmi.n	800b4f8 <_dtoa_r+0x608>
 800b412:	45a0      	cmp	r8, r4
 800b414:	f43f af5d 	beq.w	800b2d2 <_dtoa_r+0x3e2>
 800b418:	ee27 7b03 	vmul.f64	d7, d7, d3
 800b41c:	ee26 6b03 	vmul.f64	d6, d6, d3
 800b420:	e7e0      	b.n	800b3e4 <_dtoa_r+0x4f4>
 800b422:	f8dd 8000 	ldr.w	r8, [sp]
 800b426:	ee27 7b04 	vmul.f64	d7, d7, d4
 800b42a:	4621      	mov	r1, r4
 800b42c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800b430:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800b434:	ee14 2a90 	vmov	r2, s9
 800b438:	3230      	adds	r2, #48	; 0x30
 800b43a:	f808 2b01 	strb.w	r2, [r8], #1
 800b43e:	45a0      	cmp	r8, r4
 800b440:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800b444:	ee36 6b45 	vsub.f64	d6, d6, d5
 800b448:	d118      	bne.n	800b47c <_dtoa_r+0x58c>
 800b44a:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800b44e:	ee37 4b05 	vadd.f64	d4, d7, d5
 800b452:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800b456:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b45a:	dc4d      	bgt.n	800b4f8 <_dtoa_r+0x608>
 800b45c:	ee35 7b47 	vsub.f64	d7, d5, d7
 800b460:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b464:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b468:	f57f af33 	bpl.w	800b2d2 <_dtoa_r+0x3e2>
 800b46c:	4688      	mov	r8, r1
 800b46e:	3901      	subs	r1, #1
 800b470:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800b474:	2b30      	cmp	r3, #48	; 0x30
 800b476:	d0f9      	beq.n	800b46c <_dtoa_r+0x57c>
 800b478:	46bb      	mov	fp, r7
 800b47a:	e02a      	b.n	800b4d2 <_dtoa_r+0x5e2>
 800b47c:	ee26 6b03 	vmul.f64	d6, d6, d3
 800b480:	e7d6      	b.n	800b430 <_dtoa_r+0x540>
 800b482:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b486:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800b48a:	f8dd 8000 	ldr.w	r8, [sp]
 800b48e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800b492:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800b496:	ee15 3a10 	vmov	r3, s10
 800b49a:	3330      	adds	r3, #48	; 0x30
 800b49c:	f808 3b01 	strb.w	r3, [r8], #1
 800b4a0:	9b00      	ldr	r3, [sp, #0]
 800b4a2:	eba8 0303 	sub.w	r3, r8, r3
 800b4a6:	4599      	cmp	r9, r3
 800b4a8:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800b4ac:	eea3 7b46 	vfms.f64	d7, d3, d6
 800b4b0:	d133      	bne.n	800b51a <_dtoa_r+0x62a>
 800b4b2:	ee37 7b07 	vadd.f64	d7, d7, d7
 800b4b6:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b4ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b4be:	dc1a      	bgt.n	800b4f6 <_dtoa_r+0x606>
 800b4c0:	eeb4 7b46 	vcmp.f64	d7, d6
 800b4c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b4c8:	d103      	bne.n	800b4d2 <_dtoa_r+0x5e2>
 800b4ca:	ee15 3a10 	vmov	r3, s10
 800b4ce:	07d9      	lsls	r1, r3, #31
 800b4d0:	d411      	bmi.n	800b4f6 <_dtoa_r+0x606>
 800b4d2:	4629      	mov	r1, r5
 800b4d4:	4630      	mov	r0, r6
 800b4d6:	f000 fe7b 	bl	800c1d0 <_Bfree>
 800b4da:	2300      	movs	r3, #0
 800b4dc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b4de:	f888 3000 	strb.w	r3, [r8]
 800b4e2:	f10b 0301 	add.w	r3, fp, #1
 800b4e6:	6013      	str	r3, [r2, #0]
 800b4e8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	f43f ad4d 	beq.w	800af8a <_dtoa_r+0x9a>
 800b4f0:	f8c3 8000 	str.w	r8, [r3]
 800b4f4:	e549      	b.n	800af8a <_dtoa_r+0x9a>
 800b4f6:	465f      	mov	r7, fp
 800b4f8:	4643      	mov	r3, r8
 800b4fa:	4698      	mov	r8, r3
 800b4fc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b500:	2a39      	cmp	r2, #57	; 0x39
 800b502:	d106      	bne.n	800b512 <_dtoa_r+0x622>
 800b504:	9a00      	ldr	r2, [sp, #0]
 800b506:	429a      	cmp	r2, r3
 800b508:	d1f7      	bne.n	800b4fa <_dtoa_r+0x60a>
 800b50a:	9900      	ldr	r1, [sp, #0]
 800b50c:	2230      	movs	r2, #48	; 0x30
 800b50e:	3701      	adds	r7, #1
 800b510:	700a      	strb	r2, [r1, #0]
 800b512:	781a      	ldrb	r2, [r3, #0]
 800b514:	3201      	adds	r2, #1
 800b516:	701a      	strb	r2, [r3, #0]
 800b518:	e7ae      	b.n	800b478 <_dtoa_r+0x588>
 800b51a:	ee27 7b04 	vmul.f64	d7, d7, d4
 800b51e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b522:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b526:	d1b2      	bne.n	800b48e <_dtoa_r+0x59e>
 800b528:	e7d3      	b.n	800b4d2 <_dtoa_r+0x5e2>
 800b52a:	bf00      	nop
 800b52c:	0800f280 	.word	0x0800f280
 800b530:	0800f258 	.word	0x0800f258
 800b534:	9908      	ldr	r1, [sp, #32]
 800b536:	2900      	cmp	r1, #0
 800b538:	f000 80d1 	beq.w	800b6de <_dtoa_r+0x7ee>
 800b53c:	9907      	ldr	r1, [sp, #28]
 800b53e:	2901      	cmp	r1, #1
 800b540:	f300 80b4 	bgt.w	800b6ac <_dtoa_r+0x7bc>
 800b544:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b546:	2900      	cmp	r1, #0
 800b548:	f000 80ac 	beq.w	800b6a4 <_dtoa_r+0x7b4>
 800b54c:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800b550:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800b554:	461c      	mov	r4, r3
 800b556:	930a      	str	r3, [sp, #40]	; 0x28
 800b558:	9b05      	ldr	r3, [sp, #20]
 800b55a:	4413      	add	r3, r2
 800b55c:	9305      	str	r3, [sp, #20]
 800b55e:	9b06      	ldr	r3, [sp, #24]
 800b560:	2101      	movs	r1, #1
 800b562:	4413      	add	r3, r2
 800b564:	4630      	mov	r0, r6
 800b566:	9306      	str	r3, [sp, #24]
 800b568:	f000 ff38 	bl	800c3dc <__i2b>
 800b56c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b56e:	4607      	mov	r7, r0
 800b570:	f1b8 0f00 	cmp.w	r8, #0
 800b574:	dd0d      	ble.n	800b592 <_dtoa_r+0x6a2>
 800b576:	9a06      	ldr	r2, [sp, #24]
 800b578:	2a00      	cmp	r2, #0
 800b57a:	dd0a      	ble.n	800b592 <_dtoa_r+0x6a2>
 800b57c:	4542      	cmp	r2, r8
 800b57e:	9905      	ldr	r1, [sp, #20]
 800b580:	bfa8      	it	ge
 800b582:	4642      	movge	r2, r8
 800b584:	1a89      	subs	r1, r1, r2
 800b586:	9105      	str	r1, [sp, #20]
 800b588:	9906      	ldr	r1, [sp, #24]
 800b58a:	eba8 0802 	sub.w	r8, r8, r2
 800b58e:	1a8a      	subs	r2, r1, r2
 800b590:	9206      	str	r2, [sp, #24]
 800b592:	b303      	cbz	r3, 800b5d6 <_dtoa_r+0x6e6>
 800b594:	9a08      	ldr	r2, [sp, #32]
 800b596:	2a00      	cmp	r2, #0
 800b598:	f000 80a6 	beq.w	800b6e8 <_dtoa_r+0x7f8>
 800b59c:	2c00      	cmp	r4, #0
 800b59e:	dd13      	ble.n	800b5c8 <_dtoa_r+0x6d8>
 800b5a0:	4639      	mov	r1, r7
 800b5a2:	4622      	mov	r2, r4
 800b5a4:	4630      	mov	r0, r6
 800b5a6:	930c      	str	r3, [sp, #48]	; 0x30
 800b5a8:	f000 ffd4 	bl	800c554 <__pow5mult>
 800b5ac:	462a      	mov	r2, r5
 800b5ae:	4601      	mov	r1, r0
 800b5b0:	4607      	mov	r7, r0
 800b5b2:	4630      	mov	r0, r6
 800b5b4:	f000 ff28 	bl	800c408 <__multiply>
 800b5b8:	4629      	mov	r1, r5
 800b5ba:	900a      	str	r0, [sp, #40]	; 0x28
 800b5bc:	4630      	mov	r0, r6
 800b5be:	f000 fe07 	bl	800c1d0 <_Bfree>
 800b5c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b5c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b5c6:	4615      	mov	r5, r2
 800b5c8:	1b1a      	subs	r2, r3, r4
 800b5ca:	d004      	beq.n	800b5d6 <_dtoa_r+0x6e6>
 800b5cc:	4629      	mov	r1, r5
 800b5ce:	4630      	mov	r0, r6
 800b5d0:	f000 ffc0 	bl	800c554 <__pow5mult>
 800b5d4:	4605      	mov	r5, r0
 800b5d6:	2101      	movs	r1, #1
 800b5d8:	4630      	mov	r0, r6
 800b5da:	f000 feff 	bl	800c3dc <__i2b>
 800b5de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	4604      	mov	r4, r0
 800b5e4:	f340 8082 	ble.w	800b6ec <_dtoa_r+0x7fc>
 800b5e8:	461a      	mov	r2, r3
 800b5ea:	4601      	mov	r1, r0
 800b5ec:	4630      	mov	r0, r6
 800b5ee:	f000 ffb1 	bl	800c554 <__pow5mult>
 800b5f2:	9b07      	ldr	r3, [sp, #28]
 800b5f4:	2b01      	cmp	r3, #1
 800b5f6:	4604      	mov	r4, r0
 800b5f8:	dd7b      	ble.n	800b6f2 <_dtoa_r+0x802>
 800b5fa:	2300      	movs	r3, #0
 800b5fc:	930a      	str	r3, [sp, #40]	; 0x28
 800b5fe:	6922      	ldr	r2, [r4, #16]
 800b600:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800b604:	6910      	ldr	r0, [r2, #16]
 800b606:	f000 fe99 	bl	800c33c <__hi0bits>
 800b60a:	f1c0 0020 	rsb	r0, r0, #32
 800b60e:	9b06      	ldr	r3, [sp, #24]
 800b610:	4418      	add	r0, r3
 800b612:	f010 001f 	ands.w	r0, r0, #31
 800b616:	f000 808d 	beq.w	800b734 <_dtoa_r+0x844>
 800b61a:	f1c0 0220 	rsb	r2, r0, #32
 800b61e:	2a04      	cmp	r2, #4
 800b620:	f340 8086 	ble.w	800b730 <_dtoa_r+0x840>
 800b624:	f1c0 001c 	rsb	r0, r0, #28
 800b628:	9b05      	ldr	r3, [sp, #20]
 800b62a:	4403      	add	r3, r0
 800b62c:	9305      	str	r3, [sp, #20]
 800b62e:	9b06      	ldr	r3, [sp, #24]
 800b630:	4403      	add	r3, r0
 800b632:	4480      	add	r8, r0
 800b634:	9306      	str	r3, [sp, #24]
 800b636:	9b05      	ldr	r3, [sp, #20]
 800b638:	2b00      	cmp	r3, #0
 800b63a:	dd05      	ble.n	800b648 <_dtoa_r+0x758>
 800b63c:	4629      	mov	r1, r5
 800b63e:	461a      	mov	r2, r3
 800b640:	4630      	mov	r0, r6
 800b642:	f000 ffe1 	bl	800c608 <__lshift>
 800b646:	4605      	mov	r5, r0
 800b648:	9b06      	ldr	r3, [sp, #24]
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	dd05      	ble.n	800b65a <_dtoa_r+0x76a>
 800b64e:	4621      	mov	r1, r4
 800b650:	461a      	mov	r2, r3
 800b652:	4630      	mov	r0, r6
 800b654:	f000 ffd8 	bl	800c608 <__lshift>
 800b658:	4604      	mov	r4, r0
 800b65a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d06b      	beq.n	800b738 <_dtoa_r+0x848>
 800b660:	4621      	mov	r1, r4
 800b662:	4628      	mov	r0, r5
 800b664:	f001 f83c 	bl	800c6e0 <__mcmp>
 800b668:	2800      	cmp	r0, #0
 800b66a:	da65      	bge.n	800b738 <_dtoa_r+0x848>
 800b66c:	2300      	movs	r3, #0
 800b66e:	4629      	mov	r1, r5
 800b670:	220a      	movs	r2, #10
 800b672:	4630      	mov	r0, r6
 800b674:	f000 fdce 	bl	800c214 <__multadd>
 800b678:	9b08      	ldr	r3, [sp, #32]
 800b67a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b67e:	4605      	mov	r5, r0
 800b680:	2b00      	cmp	r3, #0
 800b682:	f000 8192 	beq.w	800b9aa <_dtoa_r+0xaba>
 800b686:	4639      	mov	r1, r7
 800b688:	2300      	movs	r3, #0
 800b68a:	220a      	movs	r2, #10
 800b68c:	4630      	mov	r0, r6
 800b68e:	f000 fdc1 	bl	800c214 <__multadd>
 800b692:	f1ba 0f00 	cmp.w	sl, #0
 800b696:	4607      	mov	r7, r0
 800b698:	f300 808e 	bgt.w	800b7b8 <_dtoa_r+0x8c8>
 800b69c:	9b07      	ldr	r3, [sp, #28]
 800b69e:	2b02      	cmp	r3, #2
 800b6a0:	dc51      	bgt.n	800b746 <_dtoa_r+0x856>
 800b6a2:	e089      	b.n	800b7b8 <_dtoa_r+0x8c8>
 800b6a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b6a6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800b6aa:	e751      	b.n	800b550 <_dtoa_r+0x660>
 800b6ac:	f109 34ff 	add.w	r4, r9, #4294967295
 800b6b0:	42a3      	cmp	r3, r4
 800b6b2:	bfbf      	itttt	lt
 800b6b4:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800b6b6:	1ae3      	sublt	r3, r4, r3
 800b6b8:	18d2      	addlt	r2, r2, r3
 800b6ba:	4613      	movlt	r3, r2
 800b6bc:	bfb7      	itett	lt
 800b6be:	930e      	strlt	r3, [sp, #56]	; 0x38
 800b6c0:	1b1c      	subge	r4, r3, r4
 800b6c2:	4623      	movlt	r3, r4
 800b6c4:	2400      	movlt	r4, #0
 800b6c6:	f1b9 0f00 	cmp.w	r9, #0
 800b6ca:	bfb5      	itete	lt
 800b6cc:	9a05      	ldrlt	r2, [sp, #20]
 800b6ce:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 800b6d2:	eba2 0809 	sublt.w	r8, r2, r9
 800b6d6:	464a      	movge	r2, r9
 800b6d8:	bfb8      	it	lt
 800b6da:	2200      	movlt	r2, #0
 800b6dc:	e73b      	b.n	800b556 <_dtoa_r+0x666>
 800b6de:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800b6e2:	9f08      	ldr	r7, [sp, #32]
 800b6e4:	461c      	mov	r4, r3
 800b6e6:	e743      	b.n	800b570 <_dtoa_r+0x680>
 800b6e8:	461a      	mov	r2, r3
 800b6ea:	e76f      	b.n	800b5cc <_dtoa_r+0x6dc>
 800b6ec:	9b07      	ldr	r3, [sp, #28]
 800b6ee:	2b01      	cmp	r3, #1
 800b6f0:	dc18      	bgt.n	800b724 <_dtoa_r+0x834>
 800b6f2:	9b02      	ldr	r3, [sp, #8]
 800b6f4:	b9b3      	cbnz	r3, 800b724 <_dtoa_r+0x834>
 800b6f6:	9b03      	ldr	r3, [sp, #12]
 800b6f8:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800b6fc:	b9a2      	cbnz	r2, 800b728 <_dtoa_r+0x838>
 800b6fe:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800b702:	0d12      	lsrs	r2, r2, #20
 800b704:	0512      	lsls	r2, r2, #20
 800b706:	b18a      	cbz	r2, 800b72c <_dtoa_r+0x83c>
 800b708:	9b05      	ldr	r3, [sp, #20]
 800b70a:	3301      	adds	r3, #1
 800b70c:	9305      	str	r3, [sp, #20]
 800b70e:	9b06      	ldr	r3, [sp, #24]
 800b710:	3301      	adds	r3, #1
 800b712:	9306      	str	r3, [sp, #24]
 800b714:	2301      	movs	r3, #1
 800b716:	930a      	str	r3, [sp, #40]	; 0x28
 800b718:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	f47f af6f 	bne.w	800b5fe <_dtoa_r+0x70e>
 800b720:	2001      	movs	r0, #1
 800b722:	e774      	b.n	800b60e <_dtoa_r+0x71e>
 800b724:	2300      	movs	r3, #0
 800b726:	e7f6      	b.n	800b716 <_dtoa_r+0x826>
 800b728:	9b02      	ldr	r3, [sp, #8]
 800b72a:	e7f4      	b.n	800b716 <_dtoa_r+0x826>
 800b72c:	920a      	str	r2, [sp, #40]	; 0x28
 800b72e:	e7f3      	b.n	800b718 <_dtoa_r+0x828>
 800b730:	d081      	beq.n	800b636 <_dtoa_r+0x746>
 800b732:	4610      	mov	r0, r2
 800b734:	301c      	adds	r0, #28
 800b736:	e777      	b.n	800b628 <_dtoa_r+0x738>
 800b738:	f1b9 0f00 	cmp.w	r9, #0
 800b73c:	dc37      	bgt.n	800b7ae <_dtoa_r+0x8be>
 800b73e:	9b07      	ldr	r3, [sp, #28]
 800b740:	2b02      	cmp	r3, #2
 800b742:	dd34      	ble.n	800b7ae <_dtoa_r+0x8be>
 800b744:	46ca      	mov	sl, r9
 800b746:	f1ba 0f00 	cmp.w	sl, #0
 800b74a:	d10d      	bne.n	800b768 <_dtoa_r+0x878>
 800b74c:	4621      	mov	r1, r4
 800b74e:	4653      	mov	r3, sl
 800b750:	2205      	movs	r2, #5
 800b752:	4630      	mov	r0, r6
 800b754:	f000 fd5e 	bl	800c214 <__multadd>
 800b758:	4601      	mov	r1, r0
 800b75a:	4604      	mov	r4, r0
 800b75c:	4628      	mov	r0, r5
 800b75e:	f000 ffbf 	bl	800c6e0 <__mcmp>
 800b762:	2800      	cmp	r0, #0
 800b764:	f73f adde 	bgt.w	800b324 <_dtoa_r+0x434>
 800b768:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b76a:	f8dd 8000 	ldr.w	r8, [sp]
 800b76e:	ea6f 0b03 	mvn.w	fp, r3
 800b772:	f04f 0900 	mov.w	r9, #0
 800b776:	4621      	mov	r1, r4
 800b778:	4630      	mov	r0, r6
 800b77a:	f000 fd29 	bl	800c1d0 <_Bfree>
 800b77e:	2f00      	cmp	r7, #0
 800b780:	f43f aea7 	beq.w	800b4d2 <_dtoa_r+0x5e2>
 800b784:	f1b9 0f00 	cmp.w	r9, #0
 800b788:	d005      	beq.n	800b796 <_dtoa_r+0x8a6>
 800b78a:	45b9      	cmp	r9, r7
 800b78c:	d003      	beq.n	800b796 <_dtoa_r+0x8a6>
 800b78e:	4649      	mov	r1, r9
 800b790:	4630      	mov	r0, r6
 800b792:	f000 fd1d 	bl	800c1d0 <_Bfree>
 800b796:	4639      	mov	r1, r7
 800b798:	4630      	mov	r0, r6
 800b79a:	f000 fd19 	bl	800c1d0 <_Bfree>
 800b79e:	e698      	b.n	800b4d2 <_dtoa_r+0x5e2>
 800b7a0:	2400      	movs	r4, #0
 800b7a2:	4627      	mov	r7, r4
 800b7a4:	e7e0      	b.n	800b768 <_dtoa_r+0x878>
 800b7a6:	46bb      	mov	fp, r7
 800b7a8:	4604      	mov	r4, r0
 800b7aa:	4607      	mov	r7, r0
 800b7ac:	e5ba      	b.n	800b324 <_dtoa_r+0x434>
 800b7ae:	9b08      	ldr	r3, [sp, #32]
 800b7b0:	46ca      	mov	sl, r9
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	f000 8100 	beq.w	800b9b8 <_dtoa_r+0xac8>
 800b7b8:	f1b8 0f00 	cmp.w	r8, #0
 800b7bc:	dd05      	ble.n	800b7ca <_dtoa_r+0x8da>
 800b7be:	4639      	mov	r1, r7
 800b7c0:	4642      	mov	r2, r8
 800b7c2:	4630      	mov	r0, r6
 800b7c4:	f000 ff20 	bl	800c608 <__lshift>
 800b7c8:	4607      	mov	r7, r0
 800b7ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d05d      	beq.n	800b88c <_dtoa_r+0x99c>
 800b7d0:	6879      	ldr	r1, [r7, #4]
 800b7d2:	4630      	mov	r0, r6
 800b7d4:	f000 fcbc 	bl	800c150 <_Balloc>
 800b7d8:	4680      	mov	r8, r0
 800b7da:	b928      	cbnz	r0, 800b7e8 <_dtoa_r+0x8f8>
 800b7dc:	4b82      	ldr	r3, [pc, #520]	; (800b9e8 <_dtoa_r+0xaf8>)
 800b7de:	4602      	mov	r2, r0
 800b7e0:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b7e4:	f7ff bb9a 	b.w	800af1c <_dtoa_r+0x2c>
 800b7e8:	693a      	ldr	r2, [r7, #16]
 800b7ea:	3202      	adds	r2, #2
 800b7ec:	0092      	lsls	r2, r2, #2
 800b7ee:	f107 010c 	add.w	r1, r7, #12
 800b7f2:	300c      	adds	r0, #12
 800b7f4:	f000 fc9e 	bl	800c134 <memcpy>
 800b7f8:	2201      	movs	r2, #1
 800b7fa:	4641      	mov	r1, r8
 800b7fc:	4630      	mov	r0, r6
 800b7fe:	f000 ff03 	bl	800c608 <__lshift>
 800b802:	9b00      	ldr	r3, [sp, #0]
 800b804:	3301      	adds	r3, #1
 800b806:	9305      	str	r3, [sp, #20]
 800b808:	9b00      	ldr	r3, [sp, #0]
 800b80a:	4453      	add	r3, sl
 800b80c:	9309      	str	r3, [sp, #36]	; 0x24
 800b80e:	9b02      	ldr	r3, [sp, #8]
 800b810:	f003 0301 	and.w	r3, r3, #1
 800b814:	46b9      	mov	r9, r7
 800b816:	9308      	str	r3, [sp, #32]
 800b818:	4607      	mov	r7, r0
 800b81a:	9b05      	ldr	r3, [sp, #20]
 800b81c:	4621      	mov	r1, r4
 800b81e:	3b01      	subs	r3, #1
 800b820:	4628      	mov	r0, r5
 800b822:	9302      	str	r3, [sp, #8]
 800b824:	f7ff fad8 	bl	800add8 <quorem>
 800b828:	4603      	mov	r3, r0
 800b82a:	3330      	adds	r3, #48	; 0x30
 800b82c:	9006      	str	r0, [sp, #24]
 800b82e:	4649      	mov	r1, r9
 800b830:	4628      	mov	r0, r5
 800b832:	930a      	str	r3, [sp, #40]	; 0x28
 800b834:	f000 ff54 	bl	800c6e0 <__mcmp>
 800b838:	463a      	mov	r2, r7
 800b83a:	4682      	mov	sl, r0
 800b83c:	4621      	mov	r1, r4
 800b83e:	4630      	mov	r0, r6
 800b840:	f000 ff6a 	bl	800c718 <__mdiff>
 800b844:	68c2      	ldr	r2, [r0, #12]
 800b846:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b848:	4680      	mov	r8, r0
 800b84a:	bb0a      	cbnz	r2, 800b890 <_dtoa_r+0x9a0>
 800b84c:	4601      	mov	r1, r0
 800b84e:	4628      	mov	r0, r5
 800b850:	f000 ff46 	bl	800c6e0 <__mcmp>
 800b854:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b856:	4602      	mov	r2, r0
 800b858:	4641      	mov	r1, r8
 800b85a:	4630      	mov	r0, r6
 800b85c:	920e      	str	r2, [sp, #56]	; 0x38
 800b85e:	930a      	str	r3, [sp, #40]	; 0x28
 800b860:	f000 fcb6 	bl	800c1d0 <_Bfree>
 800b864:	9b07      	ldr	r3, [sp, #28]
 800b866:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b868:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800b86c:	ea43 0102 	orr.w	r1, r3, r2
 800b870:	9b08      	ldr	r3, [sp, #32]
 800b872:	430b      	orrs	r3, r1
 800b874:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b876:	d10d      	bne.n	800b894 <_dtoa_r+0x9a4>
 800b878:	2b39      	cmp	r3, #57	; 0x39
 800b87a:	d029      	beq.n	800b8d0 <_dtoa_r+0x9e0>
 800b87c:	f1ba 0f00 	cmp.w	sl, #0
 800b880:	dd01      	ble.n	800b886 <_dtoa_r+0x996>
 800b882:	9b06      	ldr	r3, [sp, #24]
 800b884:	3331      	adds	r3, #49	; 0x31
 800b886:	9a02      	ldr	r2, [sp, #8]
 800b888:	7013      	strb	r3, [r2, #0]
 800b88a:	e774      	b.n	800b776 <_dtoa_r+0x886>
 800b88c:	4638      	mov	r0, r7
 800b88e:	e7b8      	b.n	800b802 <_dtoa_r+0x912>
 800b890:	2201      	movs	r2, #1
 800b892:	e7e1      	b.n	800b858 <_dtoa_r+0x968>
 800b894:	f1ba 0f00 	cmp.w	sl, #0
 800b898:	db06      	blt.n	800b8a8 <_dtoa_r+0x9b8>
 800b89a:	9907      	ldr	r1, [sp, #28]
 800b89c:	ea41 0a0a 	orr.w	sl, r1, sl
 800b8a0:	9908      	ldr	r1, [sp, #32]
 800b8a2:	ea5a 0101 	orrs.w	r1, sl, r1
 800b8a6:	d120      	bne.n	800b8ea <_dtoa_r+0x9fa>
 800b8a8:	2a00      	cmp	r2, #0
 800b8aa:	ddec      	ble.n	800b886 <_dtoa_r+0x996>
 800b8ac:	4629      	mov	r1, r5
 800b8ae:	2201      	movs	r2, #1
 800b8b0:	4630      	mov	r0, r6
 800b8b2:	9305      	str	r3, [sp, #20]
 800b8b4:	f000 fea8 	bl	800c608 <__lshift>
 800b8b8:	4621      	mov	r1, r4
 800b8ba:	4605      	mov	r5, r0
 800b8bc:	f000 ff10 	bl	800c6e0 <__mcmp>
 800b8c0:	2800      	cmp	r0, #0
 800b8c2:	9b05      	ldr	r3, [sp, #20]
 800b8c4:	dc02      	bgt.n	800b8cc <_dtoa_r+0x9dc>
 800b8c6:	d1de      	bne.n	800b886 <_dtoa_r+0x996>
 800b8c8:	07da      	lsls	r2, r3, #31
 800b8ca:	d5dc      	bpl.n	800b886 <_dtoa_r+0x996>
 800b8cc:	2b39      	cmp	r3, #57	; 0x39
 800b8ce:	d1d8      	bne.n	800b882 <_dtoa_r+0x992>
 800b8d0:	9a02      	ldr	r2, [sp, #8]
 800b8d2:	2339      	movs	r3, #57	; 0x39
 800b8d4:	7013      	strb	r3, [r2, #0]
 800b8d6:	4643      	mov	r3, r8
 800b8d8:	4698      	mov	r8, r3
 800b8da:	3b01      	subs	r3, #1
 800b8dc:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800b8e0:	2a39      	cmp	r2, #57	; 0x39
 800b8e2:	d051      	beq.n	800b988 <_dtoa_r+0xa98>
 800b8e4:	3201      	adds	r2, #1
 800b8e6:	701a      	strb	r2, [r3, #0]
 800b8e8:	e745      	b.n	800b776 <_dtoa_r+0x886>
 800b8ea:	2a00      	cmp	r2, #0
 800b8ec:	dd03      	ble.n	800b8f6 <_dtoa_r+0xa06>
 800b8ee:	2b39      	cmp	r3, #57	; 0x39
 800b8f0:	d0ee      	beq.n	800b8d0 <_dtoa_r+0x9e0>
 800b8f2:	3301      	adds	r3, #1
 800b8f4:	e7c7      	b.n	800b886 <_dtoa_r+0x996>
 800b8f6:	9a05      	ldr	r2, [sp, #20]
 800b8f8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b8fa:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b8fe:	428a      	cmp	r2, r1
 800b900:	d02b      	beq.n	800b95a <_dtoa_r+0xa6a>
 800b902:	4629      	mov	r1, r5
 800b904:	2300      	movs	r3, #0
 800b906:	220a      	movs	r2, #10
 800b908:	4630      	mov	r0, r6
 800b90a:	f000 fc83 	bl	800c214 <__multadd>
 800b90e:	45b9      	cmp	r9, r7
 800b910:	4605      	mov	r5, r0
 800b912:	f04f 0300 	mov.w	r3, #0
 800b916:	f04f 020a 	mov.w	r2, #10
 800b91a:	4649      	mov	r1, r9
 800b91c:	4630      	mov	r0, r6
 800b91e:	d107      	bne.n	800b930 <_dtoa_r+0xa40>
 800b920:	f000 fc78 	bl	800c214 <__multadd>
 800b924:	4681      	mov	r9, r0
 800b926:	4607      	mov	r7, r0
 800b928:	9b05      	ldr	r3, [sp, #20]
 800b92a:	3301      	adds	r3, #1
 800b92c:	9305      	str	r3, [sp, #20]
 800b92e:	e774      	b.n	800b81a <_dtoa_r+0x92a>
 800b930:	f000 fc70 	bl	800c214 <__multadd>
 800b934:	4639      	mov	r1, r7
 800b936:	4681      	mov	r9, r0
 800b938:	2300      	movs	r3, #0
 800b93a:	220a      	movs	r2, #10
 800b93c:	4630      	mov	r0, r6
 800b93e:	f000 fc69 	bl	800c214 <__multadd>
 800b942:	4607      	mov	r7, r0
 800b944:	e7f0      	b.n	800b928 <_dtoa_r+0xa38>
 800b946:	f1ba 0f00 	cmp.w	sl, #0
 800b94a:	9a00      	ldr	r2, [sp, #0]
 800b94c:	bfcc      	ite	gt
 800b94e:	46d0      	movgt	r8, sl
 800b950:	f04f 0801 	movle.w	r8, #1
 800b954:	4490      	add	r8, r2
 800b956:	f04f 0900 	mov.w	r9, #0
 800b95a:	4629      	mov	r1, r5
 800b95c:	2201      	movs	r2, #1
 800b95e:	4630      	mov	r0, r6
 800b960:	9302      	str	r3, [sp, #8]
 800b962:	f000 fe51 	bl	800c608 <__lshift>
 800b966:	4621      	mov	r1, r4
 800b968:	4605      	mov	r5, r0
 800b96a:	f000 feb9 	bl	800c6e0 <__mcmp>
 800b96e:	2800      	cmp	r0, #0
 800b970:	dcb1      	bgt.n	800b8d6 <_dtoa_r+0x9e6>
 800b972:	d102      	bne.n	800b97a <_dtoa_r+0xa8a>
 800b974:	9b02      	ldr	r3, [sp, #8]
 800b976:	07db      	lsls	r3, r3, #31
 800b978:	d4ad      	bmi.n	800b8d6 <_dtoa_r+0x9e6>
 800b97a:	4643      	mov	r3, r8
 800b97c:	4698      	mov	r8, r3
 800b97e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b982:	2a30      	cmp	r2, #48	; 0x30
 800b984:	d0fa      	beq.n	800b97c <_dtoa_r+0xa8c>
 800b986:	e6f6      	b.n	800b776 <_dtoa_r+0x886>
 800b988:	9a00      	ldr	r2, [sp, #0]
 800b98a:	429a      	cmp	r2, r3
 800b98c:	d1a4      	bne.n	800b8d8 <_dtoa_r+0x9e8>
 800b98e:	f10b 0b01 	add.w	fp, fp, #1
 800b992:	2331      	movs	r3, #49	; 0x31
 800b994:	e778      	b.n	800b888 <_dtoa_r+0x998>
 800b996:	4b15      	ldr	r3, [pc, #84]	; (800b9ec <_dtoa_r+0xafc>)
 800b998:	f7ff bb12 	b.w	800afc0 <_dtoa_r+0xd0>
 800b99c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	f47f aaee 	bne.w	800af80 <_dtoa_r+0x90>
 800b9a4:	4b12      	ldr	r3, [pc, #72]	; (800b9f0 <_dtoa_r+0xb00>)
 800b9a6:	f7ff bb0b 	b.w	800afc0 <_dtoa_r+0xd0>
 800b9aa:	f1ba 0f00 	cmp.w	sl, #0
 800b9ae:	dc03      	bgt.n	800b9b8 <_dtoa_r+0xac8>
 800b9b0:	9b07      	ldr	r3, [sp, #28]
 800b9b2:	2b02      	cmp	r3, #2
 800b9b4:	f73f aec7 	bgt.w	800b746 <_dtoa_r+0x856>
 800b9b8:	f8dd 8000 	ldr.w	r8, [sp]
 800b9bc:	4621      	mov	r1, r4
 800b9be:	4628      	mov	r0, r5
 800b9c0:	f7ff fa0a 	bl	800add8 <quorem>
 800b9c4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800b9c8:	f808 3b01 	strb.w	r3, [r8], #1
 800b9cc:	9a00      	ldr	r2, [sp, #0]
 800b9ce:	eba8 0202 	sub.w	r2, r8, r2
 800b9d2:	4592      	cmp	sl, r2
 800b9d4:	ddb7      	ble.n	800b946 <_dtoa_r+0xa56>
 800b9d6:	4629      	mov	r1, r5
 800b9d8:	2300      	movs	r3, #0
 800b9da:	220a      	movs	r2, #10
 800b9dc:	4630      	mov	r0, r6
 800b9de:	f000 fc19 	bl	800c214 <__multadd>
 800b9e2:	4605      	mov	r5, r0
 800b9e4:	e7ea      	b.n	800b9bc <_dtoa_r+0xacc>
 800b9e6:	bf00      	nop
 800b9e8:	0800f164 	.word	0x0800f164
 800b9ec:	0800f369 	.word	0x0800f369
 800b9f0:	0800f0e1 	.word	0x0800f0e1

0800b9f4 <rshift>:
 800b9f4:	6903      	ldr	r3, [r0, #16]
 800b9f6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b9fa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b9fe:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ba02:	f100 0414 	add.w	r4, r0, #20
 800ba06:	dd45      	ble.n	800ba94 <rshift+0xa0>
 800ba08:	f011 011f 	ands.w	r1, r1, #31
 800ba0c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ba10:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ba14:	d10c      	bne.n	800ba30 <rshift+0x3c>
 800ba16:	f100 0710 	add.w	r7, r0, #16
 800ba1a:	4629      	mov	r1, r5
 800ba1c:	42b1      	cmp	r1, r6
 800ba1e:	d334      	bcc.n	800ba8a <rshift+0x96>
 800ba20:	1a9b      	subs	r3, r3, r2
 800ba22:	009b      	lsls	r3, r3, #2
 800ba24:	1eea      	subs	r2, r5, #3
 800ba26:	4296      	cmp	r6, r2
 800ba28:	bf38      	it	cc
 800ba2a:	2300      	movcc	r3, #0
 800ba2c:	4423      	add	r3, r4
 800ba2e:	e015      	b.n	800ba5c <rshift+0x68>
 800ba30:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ba34:	f1c1 0820 	rsb	r8, r1, #32
 800ba38:	40cf      	lsrs	r7, r1
 800ba3a:	f105 0e04 	add.w	lr, r5, #4
 800ba3e:	46a1      	mov	r9, r4
 800ba40:	4576      	cmp	r6, lr
 800ba42:	46f4      	mov	ip, lr
 800ba44:	d815      	bhi.n	800ba72 <rshift+0x7e>
 800ba46:	1a9b      	subs	r3, r3, r2
 800ba48:	009a      	lsls	r2, r3, #2
 800ba4a:	3a04      	subs	r2, #4
 800ba4c:	3501      	adds	r5, #1
 800ba4e:	42ae      	cmp	r6, r5
 800ba50:	bf38      	it	cc
 800ba52:	2200      	movcc	r2, #0
 800ba54:	18a3      	adds	r3, r4, r2
 800ba56:	50a7      	str	r7, [r4, r2]
 800ba58:	b107      	cbz	r7, 800ba5c <rshift+0x68>
 800ba5a:	3304      	adds	r3, #4
 800ba5c:	1b1a      	subs	r2, r3, r4
 800ba5e:	42a3      	cmp	r3, r4
 800ba60:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ba64:	bf08      	it	eq
 800ba66:	2300      	moveq	r3, #0
 800ba68:	6102      	str	r2, [r0, #16]
 800ba6a:	bf08      	it	eq
 800ba6c:	6143      	streq	r3, [r0, #20]
 800ba6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ba72:	f8dc c000 	ldr.w	ip, [ip]
 800ba76:	fa0c fc08 	lsl.w	ip, ip, r8
 800ba7a:	ea4c 0707 	orr.w	r7, ip, r7
 800ba7e:	f849 7b04 	str.w	r7, [r9], #4
 800ba82:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ba86:	40cf      	lsrs	r7, r1
 800ba88:	e7da      	b.n	800ba40 <rshift+0x4c>
 800ba8a:	f851 cb04 	ldr.w	ip, [r1], #4
 800ba8e:	f847 cf04 	str.w	ip, [r7, #4]!
 800ba92:	e7c3      	b.n	800ba1c <rshift+0x28>
 800ba94:	4623      	mov	r3, r4
 800ba96:	e7e1      	b.n	800ba5c <rshift+0x68>

0800ba98 <__hexdig_fun>:
 800ba98:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800ba9c:	2b09      	cmp	r3, #9
 800ba9e:	d802      	bhi.n	800baa6 <__hexdig_fun+0xe>
 800baa0:	3820      	subs	r0, #32
 800baa2:	b2c0      	uxtb	r0, r0
 800baa4:	4770      	bx	lr
 800baa6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800baaa:	2b05      	cmp	r3, #5
 800baac:	d801      	bhi.n	800bab2 <__hexdig_fun+0x1a>
 800baae:	3847      	subs	r0, #71	; 0x47
 800bab0:	e7f7      	b.n	800baa2 <__hexdig_fun+0xa>
 800bab2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800bab6:	2b05      	cmp	r3, #5
 800bab8:	d801      	bhi.n	800babe <__hexdig_fun+0x26>
 800baba:	3827      	subs	r0, #39	; 0x27
 800babc:	e7f1      	b.n	800baa2 <__hexdig_fun+0xa>
 800babe:	2000      	movs	r0, #0
 800bac0:	4770      	bx	lr
	...

0800bac4 <__gethex>:
 800bac4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bac8:	ed2d 8b02 	vpush	{d8}
 800bacc:	b089      	sub	sp, #36	; 0x24
 800bace:	ee08 0a10 	vmov	s16, r0
 800bad2:	9304      	str	r3, [sp, #16]
 800bad4:	4bbc      	ldr	r3, [pc, #752]	; (800bdc8 <__gethex+0x304>)
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	9301      	str	r3, [sp, #4]
 800bada:	4618      	mov	r0, r3
 800badc:	468b      	mov	fp, r1
 800bade:	4690      	mov	r8, r2
 800bae0:	f7f4 fbb8 	bl	8000254 <strlen>
 800bae4:	9b01      	ldr	r3, [sp, #4]
 800bae6:	f8db 2000 	ldr.w	r2, [fp]
 800baea:	4403      	add	r3, r0
 800baec:	4682      	mov	sl, r0
 800baee:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800baf2:	9305      	str	r3, [sp, #20]
 800baf4:	1c93      	adds	r3, r2, #2
 800baf6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800bafa:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800bafe:	32fe      	adds	r2, #254	; 0xfe
 800bb00:	18d1      	adds	r1, r2, r3
 800bb02:	461f      	mov	r7, r3
 800bb04:	f813 0b01 	ldrb.w	r0, [r3], #1
 800bb08:	9100      	str	r1, [sp, #0]
 800bb0a:	2830      	cmp	r0, #48	; 0x30
 800bb0c:	d0f8      	beq.n	800bb00 <__gethex+0x3c>
 800bb0e:	f7ff ffc3 	bl	800ba98 <__hexdig_fun>
 800bb12:	4604      	mov	r4, r0
 800bb14:	2800      	cmp	r0, #0
 800bb16:	d13a      	bne.n	800bb8e <__gethex+0xca>
 800bb18:	9901      	ldr	r1, [sp, #4]
 800bb1a:	4652      	mov	r2, sl
 800bb1c:	4638      	mov	r0, r7
 800bb1e:	f7fe fa98 	bl	800a052 <strncmp>
 800bb22:	4605      	mov	r5, r0
 800bb24:	2800      	cmp	r0, #0
 800bb26:	d168      	bne.n	800bbfa <__gethex+0x136>
 800bb28:	f817 000a 	ldrb.w	r0, [r7, sl]
 800bb2c:	eb07 060a 	add.w	r6, r7, sl
 800bb30:	f7ff ffb2 	bl	800ba98 <__hexdig_fun>
 800bb34:	2800      	cmp	r0, #0
 800bb36:	d062      	beq.n	800bbfe <__gethex+0x13a>
 800bb38:	4633      	mov	r3, r6
 800bb3a:	7818      	ldrb	r0, [r3, #0]
 800bb3c:	2830      	cmp	r0, #48	; 0x30
 800bb3e:	461f      	mov	r7, r3
 800bb40:	f103 0301 	add.w	r3, r3, #1
 800bb44:	d0f9      	beq.n	800bb3a <__gethex+0x76>
 800bb46:	f7ff ffa7 	bl	800ba98 <__hexdig_fun>
 800bb4a:	2301      	movs	r3, #1
 800bb4c:	fab0 f480 	clz	r4, r0
 800bb50:	0964      	lsrs	r4, r4, #5
 800bb52:	4635      	mov	r5, r6
 800bb54:	9300      	str	r3, [sp, #0]
 800bb56:	463a      	mov	r2, r7
 800bb58:	4616      	mov	r6, r2
 800bb5a:	3201      	adds	r2, #1
 800bb5c:	7830      	ldrb	r0, [r6, #0]
 800bb5e:	f7ff ff9b 	bl	800ba98 <__hexdig_fun>
 800bb62:	2800      	cmp	r0, #0
 800bb64:	d1f8      	bne.n	800bb58 <__gethex+0x94>
 800bb66:	9901      	ldr	r1, [sp, #4]
 800bb68:	4652      	mov	r2, sl
 800bb6a:	4630      	mov	r0, r6
 800bb6c:	f7fe fa71 	bl	800a052 <strncmp>
 800bb70:	b980      	cbnz	r0, 800bb94 <__gethex+0xd0>
 800bb72:	b94d      	cbnz	r5, 800bb88 <__gethex+0xc4>
 800bb74:	eb06 050a 	add.w	r5, r6, sl
 800bb78:	462a      	mov	r2, r5
 800bb7a:	4616      	mov	r6, r2
 800bb7c:	3201      	adds	r2, #1
 800bb7e:	7830      	ldrb	r0, [r6, #0]
 800bb80:	f7ff ff8a 	bl	800ba98 <__hexdig_fun>
 800bb84:	2800      	cmp	r0, #0
 800bb86:	d1f8      	bne.n	800bb7a <__gethex+0xb6>
 800bb88:	1bad      	subs	r5, r5, r6
 800bb8a:	00ad      	lsls	r5, r5, #2
 800bb8c:	e004      	b.n	800bb98 <__gethex+0xd4>
 800bb8e:	2400      	movs	r4, #0
 800bb90:	4625      	mov	r5, r4
 800bb92:	e7e0      	b.n	800bb56 <__gethex+0x92>
 800bb94:	2d00      	cmp	r5, #0
 800bb96:	d1f7      	bne.n	800bb88 <__gethex+0xc4>
 800bb98:	7833      	ldrb	r3, [r6, #0]
 800bb9a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800bb9e:	2b50      	cmp	r3, #80	; 0x50
 800bba0:	d13b      	bne.n	800bc1a <__gethex+0x156>
 800bba2:	7873      	ldrb	r3, [r6, #1]
 800bba4:	2b2b      	cmp	r3, #43	; 0x2b
 800bba6:	d02c      	beq.n	800bc02 <__gethex+0x13e>
 800bba8:	2b2d      	cmp	r3, #45	; 0x2d
 800bbaa:	d02e      	beq.n	800bc0a <__gethex+0x146>
 800bbac:	1c71      	adds	r1, r6, #1
 800bbae:	f04f 0900 	mov.w	r9, #0
 800bbb2:	7808      	ldrb	r0, [r1, #0]
 800bbb4:	f7ff ff70 	bl	800ba98 <__hexdig_fun>
 800bbb8:	1e43      	subs	r3, r0, #1
 800bbba:	b2db      	uxtb	r3, r3
 800bbbc:	2b18      	cmp	r3, #24
 800bbbe:	d82c      	bhi.n	800bc1a <__gethex+0x156>
 800bbc0:	f1a0 0210 	sub.w	r2, r0, #16
 800bbc4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bbc8:	f7ff ff66 	bl	800ba98 <__hexdig_fun>
 800bbcc:	1e43      	subs	r3, r0, #1
 800bbce:	b2db      	uxtb	r3, r3
 800bbd0:	2b18      	cmp	r3, #24
 800bbd2:	d91d      	bls.n	800bc10 <__gethex+0x14c>
 800bbd4:	f1b9 0f00 	cmp.w	r9, #0
 800bbd8:	d000      	beq.n	800bbdc <__gethex+0x118>
 800bbda:	4252      	negs	r2, r2
 800bbdc:	4415      	add	r5, r2
 800bbde:	f8cb 1000 	str.w	r1, [fp]
 800bbe2:	b1e4      	cbz	r4, 800bc1e <__gethex+0x15a>
 800bbe4:	9b00      	ldr	r3, [sp, #0]
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	bf14      	ite	ne
 800bbea:	2700      	movne	r7, #0
 800bbec:	2706      	moveq	r7, #6
 800bbee:	4638      	mov	r0, r7
 800bbf0:	b009      	add	sp, #36	; 0x24
 800bbf2:	ecbd 8b02 	vpop	{d8}
 800bbf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbfa:	463e      	mov	r6, r7
 800bbfc:	4625      	mov	r5, r4
 800bbfe:	2401      	movs	r4, #1
 800bc00:	e7ca      	b.n	800bb98 <__gethex+0xd4>
 800bc02:	f04f 0900 	mov.w	r9, #0
 800bc06:	1cb1      	adds	r1, r6, #2
 800bc08:	e7d3      	b.n	800bbb2 <__gethex+0xee>
 800bc0a:	f04f 0901 	mov.w	r9, #1
 800bc0e:	e7fa      	b.n	800bc06 <__gethex+0x142>
 800bc10:	230a      	movs	r3, #10
 800bc12:	fb03 0202 	mla	r2, r3, r2, r0
 800bc16:	3a10      	subs	r2, #16
 800bc18:	e7d4      	b.n	800bbc4 <__gethex+0x100>
 800bc1a:	4631      	mov	r1, r6
 800bc1c:	e7df      	b.n	800bbde <__gethex+0x11a>
 800bc1e:	1bf3      	subs	r3, r6, r7
 800bc20:	3b01      	subs	r3, #1
 800bc22:	4621      	mov	r1, r4
 800bc24:	2b07      	cmp	r3, #7
 800bc26:	dc0b      	bgt.n	800bc40 <__gethex+0x17c>
 800bc28:	ee18 0a10 	vmov	r0, s16
 800bc2c:	f000 fa90 	bl	800c150 <_Balloc>
 800bc30:	4604      	mov	r4, r0
 800bc32:	b940      	cbnz	r0, 800bc46 <__gethex+0x182>
 800bc34:	4b65      	ldr	r3, [pc, #404]	; (800bdcc <__gethex+0x308>)
 800bc36:	4602      	mov	r2, r0
 800bc38:	21de      	movs	r1, #222	; 0xde
 800bc3a:	4865      	ldr	r0, [pc, #404]	; (800bdd0 <__gethex+0x30c>)
 800bc3c:	f001 fda4 	bl	800d788 <__assert_func>
 800bc40:	3101      	adds	r1, #1
 800bc42:	105b      	asrs	r3, r3, #1
 800bc44:	e7ee      	b.n	800bc24 <__gethex+0x160>
 800bc46:	f100 0914 	add.w	r9, r0, #20
 800bc4a:	f04f 0b00 	mov.w	fp, #0
 800bc4e:	f1ca 0301 	rsb	r3, sl, #1
 800bc52:	f8cd 9008 	str.w	r9, [sp, #8]
 800bc56:	f8cd b000 	str.w	fp, [sp]
 800bc5a:	9306      	str	r3, [sp, #24]
 800bc5c:	42b7      	cmp	r7, r6
 800bc5e:	d340      	bcc.n	800bce2 <__gethex+0x21e>
 800bc60:	9802      	ldr	r0, [sp, #8]
 800bc62:	9b00      	ldr	r3, [sp, #0]
 800bc64:	f840 3b04 	str.w	r3, [r0], #4
 800bc68:	eba0 0009 	sub.w	r0, r0, r9
 800bc6c:	1080      	asrs	r0, r0, #2
 800bc6e:	0146      	lsls	r6, r0, #5
 800bc70:	6120      	str	r0, [r4, #16]
 800bc72:	4618      	mov	r0, r3
 800bc74:	f000 fb62 	bl	800c33c <__hi0bits>
 800bc78:	1a30      	subs	r0, r6, r0
 800bc7a:	f8d8 6000 	ldr.w	r6, [r8]
 800bc7e:	42b0      	cmp	r0, r6
 800bc80:	dd63      	ble.n	800bd4a <__gethex+0x286>
 800bc82:	1b87      	subs	r7, r0, r6
 800bc84:	4639      	mov	r1, r7
 800bc86:	4620      	mov	r0, r4
 800bc88:	f000 fefd 	bl	800ca86 <__any_on>
 800bc8c:	4682      	mov	sl, r0
 800bc8e:	b1a8      	cbz	r0, 800bcbc <__gethex+0x1f8>
 800bc90:	1e7b      	subs	r3, r7, #1
 800bc92:	1159      	asrs	r1, r3, #5
 800bc94:	f003 021f 	and.w	r2, r3, #31
 800bc98:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800bc9c:	f04f 0a01 	mov.w	sl, #1
 800bca0:	fa0a f202 	lsl.w	r2, sl, r2
 800bca4:	420a      	tst	r2, r1
 800bca6:	d009      	beq.n	800bcbc <__gethex+0x1f8>
 800bca8:	4553      	cmp	r3, sl
 800bcaa:	dd05      	ble.n	800bcb8 <__gethex+0x1f4>
 800bcac:	1eb9      	subs	r1, r7, #2
 800bcae:	4620      	mov	r0, r4
 800bcb0:	f000 fee9 	bl	800ca86 <__any_on>
 800bcb4:	2800      	cmp	r0, #0
 800bcb6:	d145      	bne.n	800bd44 <__gethex+0x280>
 800bcb8:	f04f 0a02 	mov.w	sl, #2
 800bcbc:	4639      	mov	r1, r7
 800bcbe:	4620      	mov	r0, r4
 800bcc0:	f7ff fe98 	bl	800b9f4 <rshift>
 800bcc4:	443d      	add	r5, r7
 800bcc6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bcca:	42ab      	cmp	r3, r5
 800bccc:	da4c      	bge.n	800bd68 <__gethex+0x2a4>
 800bcce:	ee18 0a10 	vmov	r0, s16
 800bcd2:	4621      	mov	r1, r4
 800bcd4:	f000 fa7c 	bl	800c1d0 <_Bfree>
 800bcd8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bcda:	2300      	movs	r3, #0
 800bcdc:	6013      	str	r3, [r2, #0]
 800bcde:	27a3      	movs	r7, #163	; 0xa3
 800bce0:	e785      	b.n	800bbee <__gethex+0x12a>
 800bce2:	1e73      	subs	r3, r6, #1
 800bce4:	9a05      	ldr	r2, [sp, #20]
 800bce6:	9303      	str	r3, [sp, #12]
 800bce8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bcec:	4293      	cmp	r3, r2
 800bcee:	d019      	beq.n	800bd24 <__gethex+0x260>
 800bcf0:	f1bb 0f20 	cmp.w	fp, #32
 800bcf4:	d107      	bne.n	800bd06 <__gethex+0x242>
 800bcf6:	9b02      	ldr	r3, [sp, #8]
 800bcf8:	9a00      	ldr	r2, [sp, #0]
 800bcfa:	f843 2b04 	str.w	r2, [r3], #4
 800bcfe:	9302      	str	r3, [sp, #8]
 800bd00:	2300      	movs	r3, #0
 800bd02:	9300      	str	r3, [sp, #0]
 800bd04:	469b      	mov	fp, r3
 800bd06:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800bd0a:	f7ff fec5 	bl	800ba98 <__hexdig_fun>
 800bd0e:	9b00      	ldr	r3, [sp, #0]
 800bd10:	f000 000f 	and.w	r0, r0, #15
 800bd14:	fa00 f00b 	lsl.w	r0, r0, fp
 800bd18:	4303      	orrs	r3, r0
 800bd1a:	9300      	str	r3, [sp, #0]
 800bd1c:	f10b 0b04 	add.w	fp, fp, #4
 800bd20:	9b03      	ldr	r3, [sp, #12]
 800bd22:	e00d      	b.n	800bd40 <__gethex+0x27c>
 800bd24:	9b03      	ldr	r3, [sp, #12]
 800bd26:	9a06      	ldr	r2, [sp, #24]
 800bd28:	4413      	add	r3, r2
 800bd2a:	42bb      	cmp	r3, r7
 800bd2c:	d3e0      	bcc.n	800bcf0 <__gethex+0x22c>
 800bd2e:	4618      	mov	r0, r3
 800bd30:	9901      	ldr	r1, [sp, #4]
 800bd32:	9307      	str	r3, [sp, #28]
 800bd34:	4652      	mov	r2, sl
 800bd36:	f7fe f98c 	bl	800a052 <strncmp>
 800bd3a:	9b07      	ldr	r3, [sp, #28]
 800bd3c:	2800      	cmp	r0, #0
 800bd3e:	d1d7      	bne.n	800bcf0 <__gethex+0x22c>
 800bd40:	461e      	mov	r6, r3
 800bd42:	e78b      	b.n	800bc5c <__gethex+0x198>
 800bd44:	f04f 0a03 	mov.w	sl, #3
 800bd48:	e7b8      	b.n	800bcbc <__gethex+0x1f8>
 800bd4a:	da0a      	bge.n	800bd62 <__gethex+0x29e>
 800bd4c:	1a37      	subs	r7, r6, r0
 800bd4e:	4621      	mov	r1, r4
 800bd50:	ee18 0a10 	vmov	r0, s16
 800bd54:	463a      	mov	r2, r7
 800bd56:	f000 fc57 	bl	800c608 <__lshift>
 800bd5a:	1bed      	subs	r5, r5, r7
 800bd5c:	4604      	mov	r4, r0
 800bd5e:	f100 0914 	add.w	r9, r0, #20
 800bd62:	f04f 0a00 	mov.w	sl, #0
 800bd66:	e7ae      	b.n	800bcc6 <__gethex+0x202>
 800bd68:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800bd6c:	42a8      	cmp	r0, r5
 800bd6e:	dd72      	ble.n	800be56 <__gethex+0x392>
 800bd70:	1b45      	subs	r5, r0, r5
 800bd72:	42ae      	cmp	r6, r5
 800bd74:	dc36      	bgt.n	800bde4 <__gethex+0x320>
 800bd76:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bd7a:	2b02      	cmp	r3, #2
 800bd7c:	d02a      	beq.n	800bdd4 <__gethex+0x310>
 800bd7e:	2b03      	cmp	r3, #3
 800bd80:	d02c      	beq.n	800bddc <__gethex+0x318>
 800bd82:	2b01      	cmp	r3, #1
 800bd84:	d115      	bne.n	800bdb2 <__gethex+0x2ee>
 800bd86:	42ae      	cmp	r6, r5
 800bd88:	d113      	bne.n	800bdb2 <__gethex+0x2ee>
 800bd8a:	2e01      	cmp	r6, #1
 800bd8c:	d10b      	bne.n	800bda6 <__gethex+0x2e2>
 800bd8e:	9a04      	ldr	r2, [sp, #16]
 800bd90:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bd94:	6013      	str	r3, [r2, #0]
 800bd96:	2301      	movs	r3, #1
 800bd98:	6123      	str	r3, [r4, #16]
 800bd9a:	f8c9 3000 	str.w	r3, [r9]
 800bd9e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bda0:	2762      	movs	r7, #98	; 0x62
 800bda2:	601c      	str	r4, [r3, #0]
 800bda4:	e723      	b.n	800bbee <__gethex+0x12a>
 800bda6:	1e71      	subs	r1, r6, #1
 800bda8:	4620      	mov	r0, r4
 800bdaa:	f000 fe6c 	bl	800ca86 <__any_on>
 800bdae:	2800      	cmp	r0, #0
 800bdb0:	d1ed      	bne.n	800bd8e <__gethex+0x2ca>
 800bdb2:	ee18 0a10 	vmov	r0, s16
 800bdb6:	4621      	mov	r1, r4
 800bdb8:	f000 fa0a 	bl	800c1d0 <_Bfree>
 800bdbc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bdbe:	2300      	movs	r3, #0
 800bdc0:	6013      	str	r3, [r2, #0]
 800bdc2:	2750      	movs	r7, #80	; 0x50
 800bdc4:	e713      	b.n	800bbee <__gethex+0x12a>
 800bdc6:	bf00      	nop
 800bdc8:	0800f1e0 	.word	0x0800f1e0
 800bdcc:	0800f164 	.word	0x0800f164
 800bdd0:	0800f175 	.word	0x0800f175
 800bdd4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d1eb      	bne.n	800bdb2 <__gethex+0x2ee>
 800bdda:	e7d8      	b.n	800bd8e <__gethex+0x2ca>
 800bddc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d1d5      	bne.n	800bd8e <__gethex+0x2ca>
 800bde2:	e7e6      	b.n	800bdb2 <__gethex+0x2ee>
 800bde4:	1e6f      	subs	r7, r5, #1
 800bde6:	f1ba 0f00 	cmp.w	sl, #0
 800bdea:	d131      	bne.n	800be50 <__gethex+0x38c>
 800bdec:	b127      	cbz	r7, 800bdf8 <__gethex+0x334>
 800bdee:	4639      	mov	r1, r7
 800bdf0:	4620      	mov	r0, r4
 800bdf2:	f000 fe48 	bl	800ca86 <__any_on>
 800bdf6:	4682      	mov	sl, r0
 800bdf8:	117b      	asrs	r3, r7, #5
 800bdfa:	2101      	movs	r1, #1
 800bdfc:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800be00:	f007 071f 	and.w	r7, r7, #31
 800be04:	fa01 f707 	lsl.w	r7, r1, r7
 800be08:	421f      	tst	r7, r3
 800be0a:	4629      	mov	r1, r5
 800be0c:	4620      	mov	r0, r4
 800be0e:	bf18      	it	ne
 800be10:	f04a 0a02 	orrne.w	sl, sl, #2
 800be14:	1b76      	subs	r6, r6, r5
 800be16:	f7ff fded 	bl	800b9f4 <rshift>
 800be1a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800be1e:	2702      	movs	r7, #2
 800be20:	f1ba 0f00 	cmp.w	sl, #0
 800be24:	d048      	beq.n	800beb8 <__gethex+0x3f4>
 800be26:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800be2a:	2b02      	cmp	r3, #2
 800be2c:	d015      	beq.n	800be5a <__gethex+0x396>
 800be2e:	2b03      	cmp	r3, #3
 800be30:	d017      	beq.n	800be62 <__gethex+0x39e>
 800be32:	2b01      	cmp	r3, #1
 800be34:	d109      	bne.n	800be4a <__gethex+0x386>
 800be36:	f01a 0f02 	tst.w	sl, #2
 800be3a:	d006      	beq.n	800be4a <__gethex+0x386>
 800be3c:	f8d9 0000 	ldr.w	r0, [r9]
 800be40:	ea4a 0a00 	orr.w	sl, sl, r0
 800be44:	f01a 0f01 	tst.w	sl, #1
 800be48:	d10e      	bne.n	800be68 <__gethex+0x3a4>
 800be4a:	f047 0710 	orr.w	r7, r7, #16
 800be4e:	e033      	b.n	800beb8 <__gethex+0x3f4>
 800be50:	f04f 0a01 	mov.w	sl, #1
 800be54:	e7d0      	b.n	800bdf8 <__gethex+0x334>
 800be56:	2701      	movs	r7, #1
 800be58:	e7e2      	b.n	800be20 <__gethex+0x35c>
 800be5a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800be5c:	f1c3 0301 	rsb	r3, r3, #1
 800be60:	9315      	str	r3, [sp, #84]	; 0x54
 800be62:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800be64:	2b00      	cmp	r3, #0
 800be66:	d0f0      	beq.n	800be4a <__gethex+0x386>
 800be68:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800be6c:	f104 0314 	add.w	r3, r4, #20
 800be70:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800be74:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800be78:	f04f 0c00 	mov.w	ip, #0
 800be7c:	4618      	mov	r0, r3
 800be7e:	f853 2b04 	ldr.w	r2, [r3], #4
 800be82:	f1b2 3fff 	cmp.w	r2, #4294967295
 800be86:	d01c      	beq.n	800bec2 <__gethex+0x3fe>
 800be88:	3201      	adds	r2, #1
 800be8a:	6002      	str	r2, [r0, #0]
 800be8c:	2f02      	cmp	r7, #2
 800be8e:	f104 0314 	add.w	r3, r4, #20
 800be92:	d13f      	bne.n	800bf14 <__gethex+0x450>
 800be94:	f8d8 2000 	ldr.w	r2, [r8]
 800be98:	3a01      	subs	r2, #1
 800be9a:	42b2      	cmp	r2, r6
 800be9c:	d10a      	bne.n	800beb4 <__gethex+0x3f0>
 800be9e:	1171      	asrs	r1, r6, #5
 800bea0:	2201      	movs	r2, #1
 800bea2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bea6:	f006 061f 	and.w	r6, r6, #31
 800beaa:	fa02 f606 	lsl.w	r6, r2, r6
 800beae:	421e      	tst	r6, r3
 800beb0:	bf18      	it	ne
 800beb2:	4617      	movne	r7, r2
 800beb4:	f047 0720 	orr.w	r7, r7, #32
 800beb8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800beba:	601c      	str	r4, [r3, #0]
 800bebc:	9b04      	ldr	r3, [sp, #16]
 800bebe:	601d      	str	r5, [r3, #0]
 800bec0:	e695      	b.n	800bbee <__gethex+0x12a>
 800bec2:	4299      	cmp	r1, r3
 800bec4:	f843 cc04 	str.w	ip, [r3, #-4]
 800bec8:	d8d8      	bhi.n	800be7c <__gethex+0x3b8>
 800beca:	68a3      	ldr	r3, [r4, #8]
 800becc:	459b      	cmp	fp, r3
 800bece:	db19      	blt.n	800bf04 <__gethex+0x440>
 800bed0:	6861      	ldr	r1, [r4, #4]
 800bed2:	ee18 0a10 	vmov	r0, s16
 800bed6:	3101      	adds	r1, #1
 800bed8:	f000 f93a 	bl	800c150 <_Balloc>
 800bedc:	4681      	mov	r9, r0
 800bede:	b918      	cbnz	r0, 800bee8 <__gethex+0x424>
 800bee0:	4b1a      	ldr	r3, [pc, #104]	; (800bf4c <__gethex+0x488>)
 800bee2:	4602      	mov	r2, r0
 800bee4:	2184      	movs	r1, #132	; 0x84
 800bee6:	e6a8      	b.n	800bc3a <__gethex+0x176>
 800bee8:	6922      	ldr	r2, [r4, #16]
 800beea:	3202      	adds	r2, #2
 800beec:	f104 010c 	add.w	r1, r4, #12
 800bef0:	0092      	lsls	r2, r2, #2
 800bef2:	300c      	adds	r0, #12
 800bef4:	f000 f91e 	bl	800c134 <memcpy>
 800bef8:	4621      	mov	r1, r4
 800befa:	ee18 0a10 	vmov	r0, s16
 800befe:	f000 f967 	bl	800c1d0 <_Bfree>
 800bf02:	464c      	mov	r4, r9
 800bf04:	6923      	ldr	r3, [r4, #16]
 800bf06:	1c5a      	adds	r2, r3, #1
 800bf08:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bf0c:	6122      	str	r2, [r4, #16]
 800bf0e:	2201      	movs	r2, #1
 800bf10:	615a      	str	r2, [r3, #20]
 800bf12:	e7bb      	b.n	800be8c <__gethex+0x3c8>
 800bf14:	6922      	ldr	r2, [r4, #16]
 800bf16:	455a      	cmp	r2, fp
 800bf18:	dd0b      	ble.n	800bf32 <__gethex+0x46e>
 800bf1a:	2101      	movs	r1, #1
 800bf1c:	4620      	mov	r0, r4
 800bf1e:	f7ff fd69 	bl	800b9f4 <rshift>
 800bf22:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bf26:	3501      	adds	r5, #1
 800bf28:	42ab      	cmp	r3, r5
 800bf2a:	f6ff aed0 	blt.w	800bcce <__gethex+0x20a>
 800bf2e:	2701      	movs	r7, #1
 800bf30:	e7c0      	b.n	800beb4 <__gethex+0x3f0>
 800bf32:	f016 061f 	ands.w	r6, r6, #31
 800bf36:	d0fa      	beq.n	800bf2e <__gethex+0x46a>
 800bf38:	449a      	add	sl, r3
 800bf3a:	f1c6 0620 	rsb	r6, r6, #32
 800bf3e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800bf42:	f000 f9fb 	bl	800c33c <__hi0bits>
 800bf46:	42b0      	cmp	r0, r6
 800bf48:	dbe7      	blt.n	800bf1a <__gethex+0x456>
 800bf4a:	e7f0      	b.n	800bf2e <__gethex+0x46a>
 800bf4c:	0800f164 	.word	0x0800f164

0800bf50 <L_shift>:
 800bf50:	f1c2 0208 	rsb	r2, r2, #8
 800bf54:	0092      	lsls	r2, r2, #2
 800bf56:	b570      	push	{r4, r5, r6, lr}
 800bf58:	f1c2 0620 	rsb	r6, r2, #32
 800bf5c:	6843      	ldr	r3, [r0, #4]
 800bf5e:	6804      	ldr	r4, [r0, #0]
 800bf60:	fa03 f506 	lsl.w	r5, r3, r6
 800bf64:	432c      	orrs	r4, r5
 800bf66:	40d3      	lsrs	r3, r2
 800bf68:	6004      	str	r4, [r0, #0]
 800bf6a:	f840 3f04 	str.w	r3, [r0, #4]!
 800bf6e:	4288      	cmp	r0, r1
 800bf70:	d3f4      	bcc.n	800bf5c <L_shift+0xc>
 800bf72:	bd70      	pop	{r4, r5, r6, pc}

0800bf74 <__match>:
 800bf74:	b530      	push	{r4, r5, lr}
 800bf76:	6803      	ldr	r3, [r0, #0]
 800bf78:	3301      	adds	r3, #1
 800bf7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bf7e:	b914      	cbnz	r4, 800bf86 <__match+0x12>
 800bf80:	6003      	str	r3, [r0, #0]
 800bf82:	2001      	movs	r0, #1
 800bf84:	bd30      	pop	{r4, r5, pc}
 800bf86:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf8a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800bf8e:	2d19      	cmp	r5, #25
 800bf90:	bf98      	it	ls
 800bf92:	3220      	addls	r2, #32
 800bf94:	42a2      	cmp	r2, r4
 800bf96:	d0f0      	beq.n	800bf7a <__match+0x6>
 800bf98:	2000      	movs	r0, #0
 800bf9a:	e7f3      	b.n	800bf84 <__match+0x10>

0800bf9c <__hexnan>:
 800bf9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfa0:	680b      	ldr	r3, [r1, #0]
 800bfa2:	6801      	ldr	r1, [r0, #0]
 800bfa4:	115e      	asrs	r6, r3, #5
 800bfa6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bfaa:	f013 031f 	ands.w	r3, r3, #31
 800bfae:	b087      	sub	sp, #28
 800bfb0:	bf18      	it	ne
 800bfb2:	3604      	addne	r6, #4
 800bfb4:	2500      	movs	r5, #0
 800bfb6:	1f37      	subs	r7, r6, #4
 800bfb8:	4682      	mov	sl, r0
 800bfba:	4690      	mov	r8, r2
 800bfbc:	9301      	str	r3, [sp, #4]
 800bfbe:	f846 5c04 	str.w	r5, [r6, #-4]
 800bfc2:	46b9      	mov	r9, r7
 800bfc4:	463c      	mov	r4, r7
 800bfc6:	9502      	str	r5, [sp, #8]
 800bfc8:	46ab      	mov	fp, r5
 800bfca:	784a      	ldrb	r2, [r1, #1]
 800bfcc:	1c4b      	adds	r3, r1, #1
 800bfce:	9303      	str	r3, [sp, #12]
 800bfd0:	b342      	cbz	r2, 800c024 <__hexnan+0x88>
 800bfd2:	4610      	mov	r0, r2
 800bfd4:	9105      	str	r1, [sp, #20]
 800bfd6:	9204      	str	r2, [sp, #16]
 800bfd8:	f7ff fd5e 	bl	800ba98 <__hexdig_fun>
 800bfdc:	2800      	cmp	r0, #0
 800bfde:	d14f      	bne.n	800c080 <__hexnan+0xe4>
 800bfe0:	9a04      	ldr	r2, [sp, #16]
 800bfe2:	9905      	ldr	r1, [sp, #20]
 800bfe4:	2a20      	cmp	r2, #32
 800bfe6:	d818      	bhi.n	800c01a <__hexnan+0x7e>
 800bfe8:	9b02      	ldr	r3, [sp, #8]
 800bfea:	459b      	cmp	fp, r3
 800bfec:	dd13      	ble.n	800c016 <__hexnan+0x7a>
 800bfee:	454c      	cmp	r4, r9
 800bff0:	d206      	bcs.n	800c000 <__hexnan+0x64>
 800bff2:	2d07      	cmp	r5, #7
 800bff4:	dc04      	bgt.n	800c000 <__hexnan+0x64>
 800bff6:	462a      	mov	r2, r5
 800bff8:	4649      	mov	r1, r9
 800bffa:	4620      	mov	r0, r4
 800bffc:	f7ff ffa8 	bl	800bf50 <L_shift>
 800c000:	4544      	cmp	r4, r8
 800c002:	d950      	bls.n	800c0a6 <__hexnan+0x10a>
 800c004:	2300      	movs	r3, #0
 800c006:	f1a4 0904 	sub.w	r9, r4, #4
 800c00a:	f844 3c04 	str.w	r3, [r4, #-4]
 800c00e:	f8cd b008 	str.w	fp, [sp, #8]
 800c012:	464c      	mov	r4, r9
 800c014:	461d      	mov	r5, r3
 800c016:	9903      	ldr	r1, [sp, #12]
 800c018:	e7d7      	b.n	800bfca <__hexnan+0x2e>
 800c01a:	2a29      	cmp	r2, #41	; 0x29
 800c01c:	d156      	bne.n	800c0cc <__hexnan+0x130>
 800c01e:	3102      	adds	r1, #2
 800c020:	f8ca 1000 	str.w	r1, [sl]
 800c024:	f1bb 0f00 	cmp.w	fp, #0
 800c028:	d050      	beq.n	800c0cc <__hexnan+0x130>
 800c02a:	454c      	cmp	r4, r9
 800c02c:	d206      	bcs.n	800c03c <__hexnan+0xa0>
 800c02e:	2d07      	cmp	r5, #7
 800c030:	dc04      	bgt.n	800c03c <__hexnan+0xa0>
 800c032:	462a      	mov	r2, r5
 800c034:	4649      	mov	r1, r9
 800c036:	4620      	mov	r0, r4
 800c038:	f7ff ff8a 	bl	800bf50 <L_shift>
 800c03c:	4544      	cmp	r4, r8
 800c03e:	d934      	bls.n	800c0aa <__hexnan+0x10e>
 800c040:	f1a8 0204 	sub.w	r2, r8, #4
 800c044:	4623      	mov	r3, r4
 800c046:	f853 1b04 	ldr.w	r1, [r3], #4
 800c04a:	f842 1f04 	str.w	r1, [r2, #4]!
 800c04e:	429f      	cmp	r7, r3
 800c050:	d2f9      	bcs.n	800c046 <__hexnan+0xaa>
 800c052:	1b3b      	subs	r3, r7, r4
 800c054:	f023 0303 	bic.w	r3, r3, #3
 800c058:	3304      	adds	r3, #4
 800c05a:	3401      	adds	r4, #1
 800c05c:	3e03      	subs	r6, #3
 800c05e:	42b4      	cmp	r4, r6
 800c060:	bf88      	it	hi
 800c062:	2304      	movhi	r3, #4
 800c064:	4443      	add	r3, r8
 800c066:	2200      	movs	r2, #0
 800c068:	f843 2b04 	str.w	r2, [r3], #4
 800c06c:	429f      	cmp	r7, r3
 800c06e:	d2fb      	bcs.n	800c068 <__hexnan+0xcc>
 800c070:	683b      	ldr	r3, [r7, #0]
 800c072:	b91b      	cbnz	r3, 800c07c <__hexnan+0xe0>
 800c074:	4547      	cmp	r7, r8
 800c076:	d127      	bne.n	800c0c8 <__hexnan+0x12c>
 800c078:	2301      	movs	r3, #1
 800c07a:	603b      	str	r3, [r7, #0]
 800c07c:	2005      	movs	r0, #5
 800c07e:	e026      	b.n	800c0ce <__hexnan+0x132>
 800c080:	3501      	adds	r5, #1
 800c082:	2d08      	cmp	r5, #8
 800c084:	f10b 0b01 	add.w	fp, fp, #1
 800c088:	dd06      	ble.n	800c098 <__hexnan+0xfc>
 800c08a:	4544      	cmp	r4, r8
 800c08c:	d9c3      	bls.n	800c016 <__hexnan+0x7a>
 800c08e:	2300      	movs	r3, #0
 800c090:	f844 3c04 	str.w	r3, [r4, #-4]
 800c094:	2501      	movs	r5, #1
 800c096:	3c04      	subs	r4, #4
 800c098:	6822      	ldr	r2, [r4, #0]
 800c09a:	f000 000f 	and.w	r0, r0, #15
 800c09e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800c0a2:	6022      	str	r2, [r4, #0]
 800c0a4:	e7b7      	b.n	800c016 <__hexnan+0x7a>
 800c0a6:	2508      	movs	r5, #8
 800c0a8:	e7b5      	b.n	800c016 <__hexnan+0x7a>
 800c0aa:	9b01      	ldr	r3, [sp, #4]
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d0df      	beq.n	800c070 <__hexnan+0xd4>
 800c0b0:	f04f 32ff 	mov.w	r2, #4294967295
 800c0b4:	f1c3 0320 	rsb	r3, r3, #32
 800c0b8:	fa22 f303 	lsr.w	r3, r2, r3
 800c0bc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c0c0:	401a      	ands	r2, r3
 800c0c2:	f846 2c04 	str.w	r2, [r6, #-4]
 800c0c6:	e7d3      	b.n	800c070 <__hexnan+0xd4>
 800c0c8:	3f04      	subs	r7, #4
 800c0ca:	e7d1      	b.n	800c070 <__hexnan+0xd4>
 800c0cc:	2004      	movs	r0, #4
 800c0ce:	b007      	add	sp, #28
 800c0d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c0d4 <_localeconv_r>:
 800c0d4:	4800      	ldr	r0, [pc, #0]	; (800c0d8 <_localeconv_r+0x4>)
 800c0d6:	4770      	bx	lr
 800c0d8:	2000027c 	.word	0x2000027c

0800c0dc <_lseek_r>:
 800c0dc:	b538      	push	{r3, r4, r5, lr}
 800c0de:	4d07      	ldr	r5, [pc, #28]	; (800c0fc <_lseek_r+0x20>)
 800c0e0:	4604      	mov	r4, r0
 800c0e2:	4608      	mov	r0, r1
 800c0e4:	4611      	mov	r1, r2
 800c0e6:	2200      	movs	r2, #0
 800c0e8:	602a      	str	r2, [r5, #0]
 800c0ea:	461a      	mov	r2, r3
 800c0ec:	f7f7 f88a 	bl	8003204 <_lseek>
 800c0f0:	1c43      	adds	r3, r0, #1
 800c0f2:	d102      	bne.n	800c0fa <_lseek_r+0x1e>
 800c0f4:	682b      	ldr	r3, [r5, #0]
 800c0f6:	b103      	cbz	r3, 800c0fa <_lseek_r+0x1e>
 800c0f8:	6023      	str	r3, [r4, #0]
 800c0fa:	bd38      	pop	{r3, r4, r5, pc}
 800c0fc:	20018828 	.word	0x20018828

0800c100 <malloc>:
 800c100:	4b02      	ldr	r3, [pc, #8]	; (800c10c <malloc+0xc>)
 800c102:	4601      	mov	r1, r0
 800c104:	6818      	ldr	r0, [r3, #0]
 800c106:	f000 bd3f 	b.w	800cb88 <_malloc_r>
 800c10a:	bf00      	nop
 800c10c:	20000124 	.word	0x20000124

0800c110 <__ascii_mbtowc>:
 800c110:	b082      	sub	sp, #8
 800c112:	b901      	cbnz	r1, 800c116 <__ascii_mbtowc+0x6>
 800c114:	a901      	add	r1, sp, #4
 800c116:	b142      	cbz	r2, 800c12a <__ascii_mbtowc+0x1a>
 800c118:	b14b      	cbz	r3, 800c12e <__ascii_mbtowc+0x1e>
 800c11a:	7813      	ldrb	r3, [r2, #0]
 800c11c:	600b      	str	r3, [r1, #0]
 800c11e:	7812      	ldrb	r2, [r2, #0]
 800c120:	1e10      	subs	r0, r2, #0
 800c122:	bf18      	it	ne
 800c124:	2001      	movne	r0, #1
 800c126:	b002      	add	sp, #8
 800c128:	4770      	bx	lr
 800c12a:	4610      	mov	r0, r2
 800c12c:	e7fb      	b.n	800c126 <__ascii_mbtowc+0x16>
 800c12e:	f06f 0001 	mvn.w	r0, #1
 800c132:	e7f8      	b.n	800c126 <__ascii_mbtowc+0x16>

0800c134 <memcpy>:
 800c134:	440a      	add	r2, r1
 800c136:	4291      	cmp	r1, r2
 800c138:	f100 33ff 	add.w	r3, r0, #4294967295
 800c13c:	d100      	bne.n	800c140 <memcpy+0xc>
 800c13e:	4770      	bx	lr
 800c140:	b510      	push	{r4, lr}
 800c142:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c146:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c14a:	4291      	cmp	r1, r2
 800c14c:	d1f9      	bne.n	800c142 <memcpy+0xe>
 800c14e:	bd10      	pop	{r4, pc}

0800c150 <_Balloc>:
 800c150:	b570      	push	{r4, r5, r6, lr}
 800c152:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c154:	4604      	mov	r4, r0
 800c156:	460d      	mov	r5, r1
 800c158:	b976      	cbnz	r6, 800c178 <_Balloc+0x28>
 800c15a:	2010      	movs	r0, #16
 800c15c:	f7ff ffd0 	bl	800c100 <malloc>
 800c160:	4602      	mov	r2, r0
 800c162:	6260      	str	r0, [r4, #36]	; 0x24
 800c164:	b920      	cbnz	r0, 800c170 <_Balloc+0x20>
 800c166:	4b18      	ldr	r3, [pc, #96]	; (800c1c8 <_Balloc+0x78>)
 800c168:	4818      	ldr	r0, [pc, #96]	; (800c1cc <_Balloc+0x7c>)
 800c16a:	2166      	movs	r1, #102	; 0x66
 800c16c:	f001 fb0c 	bl	800d788 <__assert_func>
 800c170:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c174:	6006      	str	r6, [r0, #0]
 800c176:	60c6      	str	r6, [r0, #12]
 800c178:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c17a:	68f3      	ldr	r3, [r6, #12]
 800c17c:	b183      	cbz	r3, 800c1a0 <_Balloc+0x50>
 800c17e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c180:	68db      	ldr	r3, [r3, #12]
 800c182:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c186:	b9b8      	cbnz	r0, 800c1b8 <_Balloc+0x68>
 800c188:	2101      	movs	r1, #1
 800c18a:	fa01 f605 	lsl.w	r6, r1, r5
 800c18e:	1d72      	adds	r2, r6, #5
 800c190:	0092      	lsls	r2, r2, #2
 800c192:	4620      	mov	r0, r4
 800c194:	f000 fc98 	bl	800cac8 <_calloc_r>
 800c198:	b160      	cbz	r0, 800c1b4 <_Balloc+0x64>
 800c19a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c19e:	e00e      	b.n	800c1be <_Balloc+0x6e>
 800c1a0:	2221      	movs	r2, #33	; 0x21
 800c1a2:	2104      	movs	r1, #4
 800c1a4:	4620      	mov	r0, r4
 800c1a6:	f000 fc8f 	bl	800cac8 <_calloc_r>
 800c1aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c1ac:	60f0      	str	r0, [r6, #12]
 800c1ae:	68db      	ldr	r3, [r3, #12]
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d1e4      	bne.n	800c17e <_Balloc+0x2e>
 800c1b4:	2000      	movs	r0, #0
 800c1b6:	bd70      	pop	{r4, r5, r6, pc}
 800c1b8:	6802      	ldr	r2, [r0, #0]
 800c1ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c1be:	2300      	movs	r3, #0
 800c1c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c1c4:	e7f7      	b.n	800c1b6 <_Balloc+0x66>
 800c1c6:	bf00      	nop
 800c1c8:	0800f0ee 	.word	0x0800f0ee
 800c1cc:	0800f1f4 	.word	0x0800f1f4

0800c1d0 <_Bfree>:
 800c1d0:	b570      	push	{r4, r5, r6, lr}
 800c1d2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c1d4:	4605      	mov	r5, r0
 800c1d6:	460c      	mov	r4, r1
 800c1d8:	b976      	cbnz	r6, 800c1f8 <_Bfree+0x28>
 800c1da:	2010      	movs	r0, #16
 800c1dc:	f7ff ff90 	bl	800c100 <malloc>
 800c1e0:	4602      	mov	r2, r0
 800c1e2:	6268      	str	r0, [r5, #36]	; 0x24
 800c1e4:	b920      	cbnz	r0, 800c1f0 <_Bfree+0x20>
 800c1e6:	4b09      	ldr	r3, [pc, #36]	; (800c20c <_Bfree+0x3c>)
 800c1e8:	4809      	ldr	r0, [pc, #36]	; (800c210 <_Bfree+0x40>)
 800c1ea:	218a      	movs	r1, #138	; 0x8a
 800c1ec:	f001 facc 	bl	800d788 <__assert_func>
 800c1f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c1f4:	6006      	str	r6, [r0, #0]
 800c1f6:	60c6      	str	r6, [r0, #12]
 800c1f8:	b13c      	cbz	r4, 800c20a <_Bfree+0x3a>
 800c1fa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c1fc:	6862      	ldr	r2, [r4, #4]
 800c1fe:	68db      	ldr	r3, [r3, #12]
 800c200:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c204:	6021      	str	r1, [r4, #0]
 800c206:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c20a:	bd70      	pop	{r4, r5, r6, pc}
 800c20c:	0800f0ee 	.word	0x0800f0ee
 800c210:	0800f1f4 	.word	0x0800f1f4

0800c214 <__multadd>:
 800c214:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c218:	690e      	ldr	r6, [r1, #16]
 800c21a:	4607      	mov	r7, r0
 800c21c:	4698      	mov	r8, r3
 800c21e:	460c      	mov	r4, r1
 800c220:	f101 0014 	add.w	r0, r1, #20
 800c224:	2300      	movs	r3, #0
 800c226:	6805      	ldr	r5, [r0, #0]
 800c228:	b2a9      	uxth	r1, r5
 800c22a:	fb02 8101 	mla	r1, r2, r1, r8
 800c22e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800c232:	0c2d      	lsrs	r5, r5, #16
 800c234:	fb02 c505 	mla	r5, r2, r5, ip
 800c238:	b289      	uxth	r1, r1
 800c23a:	3301      	adds	r3, #1
 800c23c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800c240:	429e      	cmp	r6, r3
 800c242:	f840 1b04 	str.w	r1, [r0], #4
 800c246:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800c24a:	dcec      	bgt.n	800c226 <__multadd+0x12>
 800c24c:	f1b8 0f00 	cmp.w	r8, #0
 800c250:	d022      	beq.n	800c298 <__multadd+0x84>
 800c252:	68a3      	ldr	r3, [r4, #8]
 800c254:	42b3      	cmp	r3, r6
 800c256:	dc19      	bgt.n	800c28c <__multadd+0x78>
 800c258:	6861      	ldr	r1, [r4, #4]
 800c25a:	4638      	mov	r0, r7
 800c25c:	3101      	adds	r1, #1
 800c25e:	f7ff ff77 	bl	800c150 <_Balloc>
 800c262:	4605      	mov	r5, r0
 800c264:	b928      	cbnz	r0, 800c272 <__multadd+0x5e>
 800c266:	4602      	mov	r2, r0
 800c268:	4b0d      	ldr	r3, [pc, #52]	; (800c2a0 <__multadd+0x8c>)
 800c26a:	480e      	ldr	r0, [pc, #56]	; (800c2a4 <__multadd+0x90>)
 800c26c:	21b5      	movs	r1, #181	; 0xb5
 800c26e:	f001 fa8b 	bl	800d788 <__assert_func>
 800c272:	6922      	ldr	r2, [r4, #16]
 800c274:	3202      	adds	r2, #2
 800c276:	f104 010c 	add.w	r1, r4, #12
 800c27a:	0092      	lsls	r2, r2, #2
 800c27c:	300c      	adds	r0, #12
 800c27e:	f7ff ff59 	bl	800c134 <memcpy>
 800c282:	4621      	mov	r1, r4
 800c284:	4638      	mov	r0, r7
 800c286:	f7ff ffa3 	bl	800c1d0 <_Bfree>
 800c28a:	462c      	mov	r4, r5
 800c28c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800c290:	3601      	adds	r6, #1
 800c292:	f8c3 8014 	str.w	r8, [r3, #20]
 800c296:	6126      	str	r6, [r4, #16]
 800c298:	4620      	mov	r0, r4
 800c29a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c29e:	bf00      	nop
 800c2a0:	0800f164 	.word	0x0800f164
 800c2a4:	0800f1f4 	.word	0x0800f1f4

0800c2a8 <__s2b>:
 800c2a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c2ac:	460c      	mov	r4, r1
 800c2ae:	4615      	mov	r5, r2
 800c2b0:	461f      	mov	r7, r3
 800c2b2:	2209      	movs	r2, #9
 800c2b4:	3308      	adds	r3, #8
 800c2b6:	4606      	mov	r6, r0
 800c2b8:	fb93 f3f2 	sdiv	r3, r3, r2
 800c2bc:	2100      	movs	r1, #0
 800c2be:	2201      	movs	r2, #1
 800c2c0:	429a      	cmp	r2, r3
 800c2c2:	db09      	blt.n	800c2d8 <__s2b+0x30>
 800c2c4:	4630      	mov	r0, r6
 800c2c6:	f7ff ff43 	bl	800c150 <_Balloc>
 800c2ca:	b940      	cbnz	r0, 800c2de <__s2b+0x36>
 800c2cc:	4602      	mov	r2, r0
 800c2ce:	4b19      	ldr	r3, [pc, #100]	; (800c334 <__s2b+0x8c>)
 800c2d0:	4819      	ldr	r0, [pc, #100]	; (800c338 <__s2b+0x90>)
 800c2d2:	21ce      	movs	r1, #206	; 0xce
 800c2d4:	f001 fa58 	bl	800d788 <__assert_func>
 800c2d8:	0052      	lsls	r2, r2, #1
 800c2da:	3101      	adds	r1, #1
 800c2dc:	e7f0      	b.n	800c2c0 <__s2b+0x18>
 800c2de:	9b08      	ldr	r3, [sp, #32]
 800c2e0:	6143      	str	r3, [r0, #20]
 800c2e2:	2d09      	cmp	r5, #9
 800c2e4:	f04f 0301 	mov.w	r3, #1
 800c2e8:	6103      	str	r3, [r0, #16]
 800c2ea:	dd16      	ble.n	800c31a <__s2b+0x72>
 800c2ec:	f104 0909 	add.w	r9, r4, #9
 800c2f0:	46c8      	mov	r8, r9
 800c2f2:	442c      	add	r4, r5
 800c2f4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c2f8:	4601      	mov	r1, r0
 800c2fa:	3b30      	subs	r3, #48	; 0x30
 800c2fc:	220a      	movs	r2, #10
 800c2fe:	4630      	mov	r0, r6
 800c300:	f7ff ff88 	bl	800c214 <__multadd>
 800c304:	45a0      	cmp	r8, r4
 800c306:	d1f5      	bne.n	800c2f4 <__s2b+0x4c>
 800c308:	f1a5 0408 	sub.w	r4, r5, #8
 800c30c:	444c      	add	r4, r9
 800c30e:	1b2d      	subs	r5, r5, r4
 800c310:	1963      	adds	r3, r4, r5
 800c312:	42bb      	cmp	r3, r7
 800c314:	db04      	blt.n	800c320 <__s2b+0x78>
 800c316:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c31a:	340a      	adds	r4, #10
 800c31c:	2509      	movs	r5, #9
 800c31e:	e7f6      	b.n	800c30e <__s2b+0x66>
 800c320:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c324:	4601      	mov	r1, r0
 800c326:	3b30      	subs	r3, #48	; 0x30
 800c328:	220a      	movs	r2, #10
 800c32a:	4630      	mov	r0, r6
 800c32c:	f7ff ff72 	bl	800c214 <__multadd>
 800c330:	e7ee      	b.n	800c310 <__s2b+0x68>
 800c332:	bf00      	nop
 800c334:	0800f164 	.word	0x0800f164
 800c338:	0800f1f4 	.word	0x0800f1f4

0800c33c <__hi0bits>:
 800c33c:	0c03      	lsrs	r3, r0, #16
 800c33e:	041b      	lsls	r3, r3, #16
 800c340:	b9d3      	cbnz	r3, 800c378 <__hi0bits+0x3c>
 800c342:	0400      	lsls	r0, r0, #16
 800c344:	2310      	movs	r3, #16
 800c346:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c34a:	bf04      	itt	eq
 800c34c:	0200      	lsleq	r0, r0, #8
 800c34e:	3308      	addeq	r3, #8
 800c350:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c354:	bf04      	itt	eq
 800c356:	0100      	lsleq	r0, r0, #4
 800c358:	3304      	addeq	r3, #4
 800c35a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c35e:	bf04      	itt	eq
 800c360:	0080      	lsleq	r0, r0, #2
 800c362:	3302      	addeq	r3, #2
 800c364:	2800      	cmp	r0, #0
 800c366:	db05      	blt.n	800c374 <__hi0bits+0x38>
 800c368:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c36c:	f103 0301 	add.w	r3, r3, #1
 800c370:	bf08      	it	eq
 800c372:	2320      	moveq	r3, #32
 800c374:	4618      	mov	r0, r3
 800c376:	4770      	bx	lr
 800c378:	2300      	movs	r3, #0
 800c37a:	e7e4      	b.n	800c346 <__hi0bits+0xa>

0800c37c <__lo0bits>:
 800c37c:	6803      	ldr	r3, [r0, #0]
 800c37e:	f013 0207 	ands.w	r2, r3, #7
 800c382:	4601      	mov	r1, r0
 800c384:	d00b      	beq.n	800c39e <__lo0bits+0x22>
 800c386:	07da      	lsls	r2, r3, #31
 800c388:	d424      	bmi.n	800c3d4 <__lo0bits+0x58>
 800c38a:	0798      	lsls	r0, r3, #30
 800c38c:	bf49      	itett	mi
 800c38e:	085b      	lsrmi	r3, r3, #1
 800c390:	089b      	lsrpl	r3, r3, #2
 800c392:	2001      	movmi	r0, #1
 800c394:	600b      	strmi	r3, [r1, #0]
 800c396:	bf5c      	itt	pl
 800c398:	600b      	strpl	r3, [r1, #0]
 800c39a:	2002      	movpl	r0, #2
 800c39c:	4770      	bx	lr
 800c39e:	b298      	uxth	r0, r3
 800c3a0:	b9b0      	cbnz	r0, 800c3d0 <__lo0bits+0x54>
 800c3a2:	0c1b      	lsrs	r3, r3, #16
 800c3a4:	2010      	movs	r0, #16
 800c3a6:	f013 0fff 	tst.w	r3, #255	; 0xff
 800c3aa:	bf04      	itt	eq
 800c3ac:	0a1b      	lsreq	r3, r3, #8
 800c3ae:	3008      	addeq	r0, #8
 800c3b0:	071a      	lsls	r2, r3, #28
 800c3b2:	bf04      	itt	eq
 800c3b4:	091b      	lsreq	r3, r3, #4
 800c3b6:	3004      	addeq	r0, #4
 800c3b8:	079a      	lsls	r2, r3, #30
 800c3ba:	bf04      	itt	eq
 800c3bc:	089b      	lsreq	r3, r3, #2
 800c3be:	3002      	addeq	r0, #2
 800c3c0:	07da      	lsls	r2, r3, #31
 800c3c2:	d403      	bmi.n	800c3cc <__lo0bits+0x50>
 800c3c4:	085b      	lsrs	r3, r3, #1
 800c3c6:	f100 0001 	add.w	r0, r0, #1
 800c3ca:	d005      	beq.n	800c3d8 <__lo0bits+0x5c>
 800c3cc:	600b      	str	r3, [r1, #0]
 800c3ce:	4770      	bx	lr
 800c3d0:	4610      	mov	r0, r2
 800c3d2:	e7e8      	b.n	800c3a6 <__lo0bits+0x2a>
 800c3d4:	2000      	movs	r0, #0
 800c3d6:	4770      	bx	lr
 800c3d8:	2020      	movs	r0, #32
 800c3da:	4770      	bx	lr

0800c3dc <__i2b>:
 800c3dc:	b510      	push	{r4, lr}
 800c3de:	460c      	mov	r4, r1
 800c3e0:	2101      	movs	r1, #1
 800c3e2:	f7ff feb5 	bl	800c150 <_Balloc>
 800c3e6:	4602      	mov	r2, r0
 800c3e8:	b928      	cbnz	r0, 800c3f6 <__i2b+0x1a>
 800c3ea:	4b05      	ldr	r3, [pc, #20]	; (800c400 <__i2b+0x24>)
 800c3ec:	4805      	ldr	r0, [pc, #20]	; (800c404 <__i2b+0x28>)
 800c3ee:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c3f2:	f001 f9c9 	bl	800d788 <__assert_func>
 800c3f6:	2301      	movs	r3, #1
 800c3f8:	6144      	str	r4, [r0, #20]
 800c3fa:	6103      	str	r3, [r0, #16]
 800c3fc:	bd10      	pop	{r4, pc}
 800c3fe:	bf00      	nop
 800c400:	0800f164 	.word	0x0800f164
 800c404:	0800f1f4 	.word	0x0800f1f4

0800c408 <__multiply>:
 800c408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c40c:	4614      	mov	r4, r2
 800c40e:	690a      	ldr	r2, [r1, #16]
 800c410:	6923      	ldr	r3, [r4, #16]
 800c412:	429a      	cmp	r2, r3
 800c414:	bfb8      	it	lt
 800c416:	460b      	movlt	r3, r1
 800c418:	460d      	mov	r5, r1
 800c41a:	bfbc      	itt	lt
 800c41c:	4625      	movlt	r5, r4
 800c41e:	461c      	movlt	r4, r3
 800c420:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800c424:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800c428:	68ab      	ldr	r3, [r5, #8]
 800c42a:	6869      	ldr	r1, [r5, #4]
 800c42c:	eb0a 0709 	add.w	r7, sl, r9
 800c430:	42bb      	cmp	r3, r7
 800c432:	b085      	sub	sp, #20
 800c434:	bfb8      	it	lt
 800c436:	3101      	addlt	r1, #1
 800c438:	f7ff fe8a 	bl	800c150 <_Balloc>
 800c43c:	b930      	cbnz	r0, 800c44c <__multiply+0x44>
 800c43e:	4602      	mov	r2, r0
 800c440:	4b42      	ldr	r3, [pc, #264]	; (800c54c <__multiply+0x144>)
 800c442:	4843      	ldr	r0, [pc, #268]	; (800c550 <__multiply+0x148>)
 800c444:	f240 115d 	movw	r1, #349	; 0x15d
 800c448:	f001 f99e 	bl	800d788 <__assert_func>
 800c44c:	f100 0614 	add.w	r6, r0, #20
 800c450:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800c454:	4633      	mov	r3, r6
 800c456:	2200      	movs	r2, #0
 800c458:	4543      	cmp	r3, r8
 800c45a:	d31e      	bcc.n	800c49a <__multiply+0x92>
 800c45c:	f105 0c14 	add.w	ip, r5, #20
 800c460:	f104 0314 	add.w	r3, r4, #20
 800c464:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800c468:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800c46c:	9202      	str	r2, [sp, #8]
 800c46e:	ebac 0205 	sub.w	r2, ip, r5
 800c472:	3a15      	subs	r2, #21
 800c474:	f022 0203 	bic.w	r2, r2, #3
 800c478:	3204      	adds	r2, #4
 800c47a:	f105 0115 	add.w	r1, r5, #21
 800c47e:	458c      	cmp	ip, r1
 800c480:	bf38      	it	cc
 800c482:	2204      	movcc	r2, #4
 800c484:	9201      	str	r2, [sp, #4]
 800c486:	9a02      	ldr	r2, [sp, #8]
 800c488:	9303      	str	r3, [sp, #12]
 800c48a:	429a      	cmp	r2, r3
 800c48c:	d808      	bhi.n	800c4a0 <__multiply+0x98>
 800c48e:	2f00      	cmp	r7, #0
 800c490:	dc55      	bgt.n	800c53e <__multiply+0x136>
 800c492:	6107      	str	r7, [r0, #16]
 800c494:	b005      	add	sp, #20
 800c496:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c49a:	f843 2b04 	str.w	r2, [r3], #4
 800c49e:	e7db      	b.n	800c458 <__multiply+0x50>
 800c4a0:	f8b3 a000 	ldrh.w	sl, [r3]
 800c4a4:	f1ba 0f00 	cmp.w	sl, #0
 800c4a8:	d020      	beq.n	800c4ec <__multiply+0xe4>
 800c4aa:	f105 0e14 	add.w	lr, r5, #20
 800c4ae:	46b1      	mov	r9, r6
 800c4b0:	2200      	movs	r2, #0
 800c4b2:	f85e 4b04 	ldr.w	r4, [lr], #4
 800c4b6:	f8d9 b000 	ldr.w	fp, [r9]
 800c4ba:	b2a1      	uxth	r1, r4
 800c4bc:	fa1f fb8b 	uxth.w	fp, fp
 800c4c0:	fb0a b101 	mla	r1, sl, r1, fp
 800c4c4:	4411      	add	r1, r2
 800c4c6:	f8d9 2000 	ldr.w	r2, [r9]
 800c4ca:	0c24      	lsrs	r4, r4, #16
 800c4cc:	0c12      	lsrs	r2, r2, #16
 800c4ce:	fb0a 2404 	mla	r4, sl, r4, r2
 800c4d2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800c4d6:	b289      	uxth	r1, r1
 800c4d8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800c4dc:	45f4      	cmp	ip, lr
 800c4de:	f849 1b04 	str.w	r1, [r9], #4
 800c4e2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800c4e6:	d8e4      	bhi.n	800c4b2 <__multiply+0xaa>
 800c4e8:	9901      	ldr	r1, [sp, #4]
 800c4ea:	5072      	str	r2, [r6, r1]
 800c4ec:	9a03      	ldr	r2, [sp, #12]
 800c4ee:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c4f2:	3304      	adds	r3, #4
 800c4f4:	f1b9 0f00 	cmp.w	r9, #0
 800c4f8:	d01f      	beq.n	800c53a <__multiply+0x132>
 800c4fa:	6834      	ldr	r4, [r6, #0]
 800c4fc:	f105 0114 	add.w	r1, r5, #20
 800c500:	46b6      	mov	lr, r6
 800c502:	f04f 0a00 	mov.w	sl, #0
 800c506:	880a      	ldrh	r2, [r1, #0]
 800c508:	f8be b002 	ldrh.w	fp, [lr, #2]
 800c50c:	fb09 b202 	mla	r2, r9, r2, fp
 800c510:	4492      	add	sl, r2
 800c512:	b2a4      	uxth	r4, r4
 800c514:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800c518:	f84e 4b04 	str.w	r4, [lr], #4
 800c51c:	f851 4b04 	ldr.w	r4, [r1], #4
 800c520:	f8be 2000 	ldrh.w	r2, [lr]
 800c524:	0c24      	lsrs	r4, r4, #16
 800c526:	fb09 2404 	mla	r4, r9, r4, r2
 800c52a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800c52e:	458c      	cmp	ip, r1
 800c530:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800c534:	d8e7      	bhi.n	800c506 <__multiply+0xfe>
 800c536:	9a01      	ldr	r2, [sp, #4]
 800c538:	50b4      	str	r4, [r6, r2]
 800c53a:	3604      	adds	r6, #4
 800c53c:	e7a3      	b.n	800c486 <__multiply+0x7e>
 800c53e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c542:	2b00      	cmp	r3, #0
 800c544:	d1a5      	bne.n	800c492 <__multiply+0x8a>
 800c546:	3f01      	subs	r7, #1
 800c548:	e7a1      	b.n	800c48e <__multiply+0x86>
 800c54a:	bf00      	nop
 800c54c:	0800f164 	.word	0x0800f164
 800c550:	0800f1f4 	.word	0x0800f1f4

0800c554 <__pow5mult>:
 800c554:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c558:	4615      	mov	r5, r2
 800c55a:	f012 0203 	ands.w	r2, r2, #3
 800c55e:	4606      	mov	r6, r0
 800c560:	460f      	mov	r7, r1
 800c562:	d007      	beq.n	800c574 <__pow5mult+0x20>
 800c564:	4c25      	ldr	r4, [pc, #148]	; (800c5fc <__pow5mult+0xa8>)
 800c566:	3a01      	subs	r2, #1
 800c568:	2300      	movs	r3, #0
 800c56a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c56e:	f7ff fe51 	bl	800c214 <__multadd>
 800c572:	4607      	mov	r7, r0
 800c574:	10ad      	asrs	r5, r5, #2
 800c576:	d03d      	beq.n	800c5f4 <__pow5mult+0xa0>
 800c578:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c57a:	b97c      	cbnz	r4, 800c59c <__pow5mult+0x48>
 800c57c:	2010      	movs	r0, #16
 800c57e:	f7ff fdbf 	bl	800c100 <malloc>
 800c582:	4602      	mov	r2, r0
 800c584:	6270      	str	r0, [r6, #36]	; 0x24
 800c586:	b928      	cbnz	r0, 800c594 <__pow5mult+0x40>
 800c588:	4b1d      	ldr	r3, [pc, #116]	; (800c600 <__pow5mult+0xac>)
 800c58a:	481e      	ldr	r0, [pc, #120]	; (800c604 <__pow5mult+0xb0>)
 800c58c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c590:	f001 f8fa 	bl	800d788 <__assert_func>
 800c594:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c598:	6004      	str	r4, [r0, #0]
 800c59a:	60c4      	str	r4, [r0, #12]
 800c59c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c5a0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c5a4:	b94c      	cbnz	r4, 800c5ba <__pow5mult+0x66>
 800c5a6:	f240 2171 	movw	r1, #625	; 0x271
 800c5aa:	4630      	mov	r0, r6
 800c5ac:	f7ff ff16 	bl	800c3dc <__i2b>
 800c5b0:	2300      	movs	r3, #0
 800c5b2:	f8c8 0008 	str.w	r0, [r8, #8]
 800c5b6:	4604      	mov	r4, r0
 800c5b8:	6003      	str	r3, [r0, #0]
 800c5ba:	f04f 0900 	mov.w	r9, #0
 800c5be:	07eb      	lsls	r3, r5, #31
 800c5c0:	d50a      	bpl.n	800c5d8 <__pow5mult+0x84>
 800c5c2:	4639      	mov	r1, r7
 800c5c4:	4622      	mov	r2, r4
 800c5c6:	4630      	mov	r0, r6
 800c5c8:	f7ff ff1e 	bl	800c408 <__multiply>
 800c5cc:	4639      	mov	r1, r7
 800c5ce:	4680      	mov	r8, r0
 800c5d0:	4630      	mov	r0, r6
 800c5d2:	f7ff fdfd 	bl	800c1d0 <_Bfree>
 800c5d6:	4647      	mov	r7, r8
 800c5d8:	106d      	asrs	r5, r5, #1
 800c5da:	d00b      	beq.n	800c5f4 <__pow5mult+0xa0>
 800c5dc:	6820      	ldr	r0, [r4, #0]
 800c5de:	b938      	cbnz	r0, 800c5f0 <__pow5mult+0x9c>
 800c5e0:	4622      	mov	r2, r4
 800c5e2:	4621      	mov	r1, r4
 800c5e4:	4630      	mov	r0, r6
 800c5e6:	f7ff ff0f 	bl	800c408 <__multiply>
 800c5ea:	6020      	str	r0, [r4, #0]
 800c5ec:	f8c0 9000 	str.w	r9, [r0]
 800c5f0:	4604      	mov	r4, r0
 800c5f2:	e7e4      	b.n	800c5be <__pow5mult+0x6a>
 800c5f4:	4638      	mov	r0, r7
 800c5f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c5fa:	bf00      	nop
 800c5fc:	0800f348 	.word	0x0800f348
 800c600:	0800f0ee 	.word	0x0800f0ee
 800c604:	0800f1f4 	.word	0x0800f1f4

0800c608 <__lshift>:
 800c608:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c60c:	460c      	mov	r4, r1
 800c60e:	6849      	ldr	r1, [r1, #4]
 800c610:	6923      	ldr	r3, [r4, #16]
 800c612:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c616:	68a3      	ldr	r3, [r4, #8]
 800c618:	4607      	mov	r7, r0
 800c61a:	4691      	mov	r9, r2
 800c61c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c620:	f108 0601 	add.w	r6, r8, #1
 800c624:	42b3      	cmp	r3, r6
 800c626:	db0b      	blt.n	800c640 <__lshift+0x38>
 800c628:	4638      	mov	r0, r7
 800c62a:	f7ff fd91 	bl	800c150 <_Balloc>
 800c62e:	4605      	mov	r5, r0
 800c630:	b948      	cbnz	r0, 800c646 <__lshift+0x3e>
 800c632:	4602      	mov	r2, r0
 800c634:	4b28      	ldr	r3, [pc, #160]	; (800c6d8 <__lshift+0xd0>)
 800c636:	4829      	ldr	r0, [pc, #164]	; (800c6dc <__lshift+0xd4>)
 800c638:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c63c:	f001 f8a4 	bl	800d788 <__assert_func>
 800c640:	3101      	adds	r1, #1
 800c642:	005b      	lsls	r3, r3, #1
 800c644:	e7ee      	b.n	800c624 <__lshift+0x1c>
 800c646:	2300      	movs	r3, #0
 800c648:	f100 0114 	add.w	r1, r0, #20
 800c64c:	f100 0210 	add.w	r2, r0, #16
 800c650:	4618      	mov	r0, r3
 800c652:	4553      	cmp	r3, sl
 800c654:	db33      	blt.n	800c6be <__lshift+0xb6>
 800c656:	6920      	ldr	r0, [r4, #16]
 800c658:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c65c:	f104 0314 	add.w	r3, r4, #20
 800c660:	f019 091f 	ands.w	r9, r9, #31
 800c664:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c668:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c66c:	d02b      	beq.n	800c6c6 <__lshift+0xbe>
 800c66e:	f1c9 0e20 	rsb	lr, r9, #32
 800c672:	468a      	mov	sl, r1
 800c674:	2200      	movs	r2, #0
 800c676:	6818      	ldr	r0, [r3, #0]
 800c678:	fa00 f009 	lsl.w	r0, r0, r9
 800c67c:	4302      	orrs	r2, r0
 800c67e:	f84a 2b04 	str.w	r2, [sl], #4
 800c682:	f853 2b04 	ldr.w	r2, [r3], #4
 800c686:	459c      	cmp	ip, r3
 800c688:	fa22 f20e 	lsr.w	r2, r2, lr
 800c68c:	d8f3      	bhi.n	800c676 <__lshift+0x6e>
 800c68e:	ebac 0304 	sub.w	r3, ip, r4
 800c692:	3b15      	subs	r3, #21
 800c694:	f023 0303 	bic.w	r3, r3, #3
 800c698:	3304      	adds	r3, #4
 800c69a:	f104 0015 	add.w	r0, r4, #21
 800c69e:	4584      	cmp	ip, r0
 800c6a0:	bf38      	it	cc
 800c6a2:	2304      	movcc	r3, #4
 800c6a4:	50ca      	str	r2, [r1, r3]
 800c6a6:	b10a      	cbz	r2, 800c6ac <__lshift+0xa4>
 800c6a8:	f108 0602 	add.w	r6, r8, #2
 800c6ac:	3e01      	subs	r6, #1
 800c6ae:	4638      	mov	r0, r7
 800c6b0:	612e      	str	r6, [r5, #16]
 800c6b2:	4621      	mov	r1, r4
 800c6b4:	f7ff fd8c 	bl	800c1d0 <_Bfree>
 800c6b8:	4628      	mov	r0, r5
 800c6ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c6be:	f842 0f04 	str.w	r0, [r2, #4]!
 800c6c2:	3301      	adds	r3, #1
 800c6c4:	e7c5      	b.n	800c652 <__lshift+0x4a>
 800c6c6:	3904      	subs	r1, #4
 800c6c8:	f853 2b04 	ldr.w	r2, [r3], #4
 800c6cc:	f841 2f04 	str.w	r2, [r1, #4]!
 800c6d0:	459c      	cmp	ip, r3
 800c6d2:	d8f9      	bhi.n	800c6c8 <__lshift+0xc0>
 800c6d4:	e7ea      	b.n	800c6ac <__lshift+0xa4>
 800c6d6:	bf00      	nop
 800c6d8:	0800f164 	.word	0x0800f164
 800c6dc:	0800f1f4 	.word	0x0800f1f4

0800c6e0 <__mcmp>:
 800c6e0:	b530      	push	{r4, r5, lr}
 800c6e2:	6902      	ldr	r2, [r0, #16]
 800c6e4:	690c      	ldr	r4, [r1, #16]
 800c6e6:	1b12      	subs	r2, r2, r4
 800c6e8:	d10e      	bne.n	800c708 <__mcmp+0x28>
 800c6ea:	f100 0314 	add.w	r3, r0, #20
 800c6ee:	3114      	adds	r1, #20
 800c6f0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c6f4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c6f8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c6fc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c700:	42a5      	cmp	r5, r4
 800c702:	d003      	beq.n	800c70c <__mcmp+0x2c>
 800c704:	d305      	bcc.n	800c712 <__mcmp+0x32>
 800c706:	2201      	movs	r2, #1
 800c708:	4610      	mov	r0, r2
 800c70a:	bd30      	pop	{r4, r5, pc}
 800c70c:	4283      	cmp	r3, r0
 800c70e:	d3f3      	bcc.n	800c6f8 <__mcmp+0x18>
 800c710:	e7fa      	b.n	800c708 <__mcmp+0x28>
 800c712:	f04f 32ff 	mov.w	r2, #4294967295
 800c716:	e7f7      	b.n	800c708 <__mcmp+0x28>

0800c718 <__mdiff>:
 800c718:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c71c:	460c      	mov	r4, r1
 800c71e:	4606      	mov	r6, r0
 800c720:	4611      	mov	r1, r2
 800c722:	4620      	mov	r0, r4
 800c724:	4617      	mov	r7, r2
 800c726:	f7ff ffdb 	bl	800c6e0 <__mcmp>
 800c72a:	1e05      	subs	r5, r0, #0
 800c72c:	d110      	bne.n	800c750 <__mdiff+0x38>
 800c72e:	4629      	mov	r1, r5
 800c730:	4630      	mov	r0, r6
 800c732:	f7ff fd0d 	bl	800c150 <_Balloc>
 800c736:	b930      	cbnz	r0, 800c746 <__mdiff+0x2e>
 800c738:	4b39      	ldr	r3, [pc, #228]	; (800c820 <__mdiff+0x108>)
 800c73a:	4602      	mov	r2, r0
 800c73c:	f240 2132 	movw	r1, #562	; 0x232
 800c740:	4838      	ldr	r0, [pc, #224]	; (800c824 <__mdiff+0x10c>)
 800c742:	f001 f821 	bl	800d788 <__assert_func>
 800c746:	2301      	movs	r3, #1
 800c748:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c74c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c750:	bfa4      	itt	ge
 800c752:	463b      	movge	r3, r7
 800c754:	4627      	movge	r7, r4
 800c756:	4630      	mov	r0, r6
 800c758:	6879      	ldr	r1, [r7, #4]
 800c75a:	bfa6      	itte	ge
 800c75c:	461c      	movge	r4, r3
 800c75e:	2500      	movge	r5, #0
 800c760:	2501      	movlt	r5, #1
 800c762:	f7ff fcf5 	bl	800c150 <_Balloc>
 800c766:	b920      	cbnz	r0, 800c772 <__mdiff+0x5a>
 800c768:	4b2d      	ldr	r3, [pc, #180]	; (800c820 <__mdiff+0x108>)
 800c76a:	4602      	mov	r2, r0
 800c76c:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c770:	e7e6      	b.n	800c740 <__mdiff+0x28>
 800c772:	693e      	ldr	r6, [r7, #16]
 800c774:	60c5      	str	r5, [r0, #12]
 800c776:	6925      	ldr	r5, [r4, #16]
 800c778:	f107 0114 	add.w	r1, r7, #20
 800c77c:	f104 0914 	add.w	r9, r4, #20
 800c780:	f100 0e14 	add.w	lr, r0, #20
 800c784:	f107 0210 	add.w	r2, r7, #16
 800c788:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800c78c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800c790:	46f2      	mov	sl, lr
 800c792:	2700      	movs	r7, #0
 800c794:	f859 3b04 	ldr.w	r3, [r9], #4
 800c798:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c79c:	fa1f f883 	uxth.w	r8, r3
 800c7a0:	fa17 f78b 	uxtah	r7, r7, fp
 800c7a4:	0c1b      	lsrs	r3, r3, #16
 800c7a6:	eba7 0808 	sub.w	r8, r7, r8
 800c7aa:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c7ae:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c7b2:	fa1f f888 	uxth.w	r8, r8
 800c7b6:	141f      	asrs	r7, r3, #16
 800c7b8:	454d      	cmp	r5, r9
 800c7ba:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c7be:	f84a 3b04 	str.w	r3, [sl], #4
 800c7c2:	d8e7      	bhi.n	800c794 <__mdiff+0x7c>
 800c7c4:	1b2b      	subs	r3, r5, r4
 800c7c6:	3b15      	subs	r3, #21
 800c7c8:	f023 0303 	bic.w	r3, r3, #3
 800c7cc:	3304      	adds	r3, #4
 800c7ce:	3415      	adds	r4, #21
 800c7d0:	42a5      	cmp	r5, r4
 800c7d2:	bf38      	it	cc
 800c7d4:	2304      	movcc	r3, #4
 800c7d6:	4419      	add	r1, r3
 800c7d8:	4473      	add	r3, lr
 800c7da:	469e      	mov	lr, r3
 800c7dc:	460d      	mov	r5, r1
 800c7de:	4565      	cmp	r5, ip
 800c7e0:	d30e      	bcc.n	800c800 <__mdiff+0xe8>
 800c7e2:	f10c 0203 	add.w	r2, ip, #3
 800c7e6:	1a52      	subs	r2, r2, r1
 800c7e8:	f022 0203 	bic.w	r2, r2, #3
 800c7ec:	3903      	subs	r1, #3
 800c7ee:	458c      	cmp	ip, r1
 800c7f0:	bf38      	it	cc
 800c7f2:	2200      	movcc	r2, #0
 800c7f4:	441a      	add	r2, r3
 800c7f6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c7fa:	b17b      	cbz	r3, 800c81c <__mdiff+0x104>
 800c7fc:	6106      	str	r6, [r0, #16]
 800c7fe:	e7a5      	b.n	800c74c <__mdiff+0x34>
 800c800:	f855 8b04 	ldr.w	r8, [r5], #4
 800c804:	fa17 f488 	uxtah	r4, r7, r8
 800c808:	1422      	asrs	r2, r4, #16
 800c80a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800c80e:	b2a4      	uxth	r4, r4
 800c810:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800c814:	f84e 4b04 	str.w	r4, [lr], #4
 800c818:	1417      	asrs	r7, r2, #16
 800c81a:	e7e0      	b.n	800c7de <__mdiff+0xc6>
 800c81c:	3e01      	subs	r6, #1
 800c81e:	e7ea      	b.n	800c7f6 <__mdiff+0xde>
 800c820:	0800f164 	.word	0x0800f164
 800c824:	0800f1f4 	.word	0x0800f1f4

0800c828 <__ulp>:
 800c828:	b082      	sub	sp, #8
 800c82a:	ed8d 0b00 	vstr	d0, [sp]
 800c82e:	9b01      	ldr	r3, [sp, #4]
 800c830:	4912      	ldr	r1, [pc, #72]	; (800c87c <__ulp+0x54>)
 800c832:	4019      	ands	r1, r3
 800c834:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800c838:	2900      	cmp	r1, #0
 800c83a:	dd05      	ble.n	800c848 <__ulp+0x20>
 800c83c:	2200      	movs	r2, #0
 800c83e:	460b      	mov	r3, r1
 800c840:	ec43 2b10 	vmov	d0, r2, r3
 800c844:	b002      	add	sp, #8
 800c846:	4770      	bx	lr
 800c848:	4249      	negs	r1, r1
 800c84a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800c84e:	ea4f 5021 	mov.w	r0, r1, asr #20
 800c852:	f04f 0200 	mov.w	r2, #0
 800c856:	f04f 0300 	mov.w	r3, #0
 800c85a:	da04      	bge.n	800c866 <__ulp+0x3e>
 800c85c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800c860:	fa41 f300 	asr.w	r3, r1, r0
 800c864:	e7ec      	b.n	800c840 <__ulp+0x18>
 800c866:	f1a0 0114 	sub.w	r1, r0, #20
 800c86a:	291e      	cmp	r1, #30
 800c86c:	bfda      	itte	le
 800c86e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800c872:	fa20 f101 	lsrle.w	r1, r0, r1
 800c876:	2101      	movgt	r1, #1
 800c878:	460a      	mov	r2, r1
 800c87a:	e7e1      	b.n	800c840 <__ulp+0x18>
 800c87c:	7ff00000 	.word	0x7ff00000

0800c880 <__b2d>:
 800c880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c882:	6905      	ldr	r5, [r0, #16]
 800c884:	f100 0714 	add.w	r7, r0, #20
 800c888:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800c88c:	1f2e      	subs	r6, r5, #4
 800c88e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800c892:	4620      	mov	r0, r4
 800c894:	f7ff fd52 	bl	800c33c <__hi0bits>
 800c898:	f1c0 0320 	rsb	r3, r0, #32
 800c89c:	280a      	cmp	r0, #10
 800c89e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800c91c <__b2d+0x9c>
 800c8a2:	600b      	str	r3, [r1, #0]
 800c8a4:	dc14      	bgt.n	800c8d0 <__b2d+0x50>
 800c8a6:	f1c0 0e0b 	rsb	lr, r0, #11
 800c8aa:	fa24 f10e 	lsr.w	r1, r4, lr
 800c8ae:	42b7      	cmp	r7, r6
 800c8b0:	ea41 030c 	orr.w	r3, r1, ip
 800c8b4:	bf34      	ite	cc
 800c8b6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c8ba:	2100      	movcs	r1, #0
 800c8bc:	3015      	adds	r0, #21
 800c8be:	fa04 f000 	lsl.w	r0, r4, r0
 800c8c2:	fa21 f10e 	lsr.w	r1, r1, lr
 800c8c6:	ea40 0201 	orr.w	r2, r0, r1
 800c8ca:	ec43 2b10 	vmov	d0, r2, r3
 800c8ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c8d0:	42b7      	cmp	r7, r6
 800c8d2:	bf3a      	itte	cc
 800c8d4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c8d8:	f1a5 0608 	subcc.w	r6, r5, #8
 800c8dc:	2100      	movcs	r1, #0
 800c8de:	380b      	subs	r0, #11
 800c8e0:	d017      	beq.n	800c912 <__b2d+0x92>
 800c8e2:	f1c0 0c20 	rsb	ip, r0, #32
 800c8e6:	fa04 f500 	lsl.w	r5, r4, r0
 800c8ea:	42be      	cmp	r6, r7
 800c8ec:	fa21 f40c 	lsr.w	r4, r1, ip
 800c8f0:	ea45 0504 	orr.w	r5, r5, r4
 800c8f4:	bf8c      	ite	hi
 800c8f6:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800c8fa:	2400      	movls	r4, #0
 800c8fc:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800c900:	fa01 f000 	lsl.w	r0, r1, r0
 800c904:	fa24 f40c 	lsr.w	r4, r4, ip
 800c908:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c90c:	ea40 0204 	orr.w	r2, r0, r4
 800c910:	e7db      	b.n	800c8ca <__b2d+0x4a>
 800c912:	ea44 030c 	orr.w	r3, r4, ip
 800c916:	460a      	mov	r2, r1
 800c918:	e7d7      	b.n	800c8ca <__b2d+0x4a>
 800c91a:	bf00      	nop
 800c91c:	3ff00000 	.word	0x3ff00000

0800c920 <__d2b>:
 800c920:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c924:	4689      	mov	r9, r1
 800c926:	2101      	movs	r1, #1
 800c928:	ec57 6b10 	vmov	r6, r7, d0
 800c92c:	4690      	mov	r8, r2
 800c92e:	f7ff fc0f 	bl	800c150 <_Balloc>
 800c932:	4604      	mov	r4, r0
 800c934:	b930      	cbnz	r0, 800c944 <__d2b+0x24>
 800c936:	4602      	mov	r2, r0
 800c938:	4b25      	ldr	r3, [pc, #148]	; (800c9d0 <__d2b+0xb0>)
 800c93a:	4826      	ldr	r0, [pc, #152]	; (800c9d4 <__d2b+0xb4>)
 800c93c:	f240 310a 	movw	r1, #778	; 0x30a
 800c940:	f000 ff22 	bl	800d788 <__assert_func>
 800c944:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c948:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c94c:	bb35      	cbnz	r5, 800c99c <__d2b+0x7c>
 800c94e:	2e00      	cmp	r6, #0
 800c950:	9301      	str	r3, [sp, #4]
 800c952:	d028      	beq.n	800c9a6 <__d2b+0x86>
 800c954:	4668      	mov	r0, sp
 800c956:	9600      	str	r6, [sp, #0]
 800c958:	f7ff fd10 	bl	800c37c <__lo0bits>
 800c95c:	9900      	ldr	r1, [sp, #0]
 800c95e:	b300      	cbz	r0, 800c9a2 <__d2b+0x82>
 800c960:	9a01      	ldr	r2, [sp, #4]
 800c962:	f1c0 0320 	rsb	r3, r0, #32
 800c966:	fa02 f303 	lsl.w	r3, r2, r3
 800c96a:	430b      	orrs	r3, r1
 800c96c:	40c2      	lsrs	r2, r0
 800c96e:	6163      	str	r3, [r4, #20]
 800c970:	9201      	str	r2, [sp, #4]
 800c972:	9b01      	ldr	r3, [sp, #4]
 800c974:	61a3      	str	r3, [r4, #24]
 800c976:	2b00      	cmp	r3, #0
 800c978:	bf14      	ite	ne
 800c97a:	2202      	movne	r2, #2
 800c97c:	2201      	moveq	r2, #1
 800c97e:	6122      	str	r2, [r4, #16]
 800c980:	b1d5      	cbz	r5, 800c9b8 <__d2b+0x98>
 800c982:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c986:	4405      	add	r5, r0
 800c988:	f8c9 5000 	str.w	r5, [r9]
 800c98c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c990:	f8c8 0000 	str.w	r0, [r8]
 800c994:	4620      	mov	r0, r4
 800c996:	b003      	add	sp, #12
 800c998:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c99c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c9a0:	e7d5      	b.n	800c94e <__d2b+0x2e>
 800c9a2:	6161      	str	r1, [r4, #20]
 800c9a4:	e7e5      	b.n	800c972 <__d2b+0x52>
 800c9a6:	a801      	add	r0, sp, #4
 800c9a8:	f7ff fce8 	bl	800c37c <__lo0bits>
 800c9ac:	9b01      	ldr	r3, [sp, #4]
 800c9ae:	6163      	str	r3, [r4, #20]
 800c9b0:	2201      	movs	r2, #1
 800c9b2:	6122      	str	r2, [r4, #16]
 800c9b4:	3020      	adds	r0, #32
 800c9b6:	e7e3      	b.n	800c980 <__d2b+0x60>
 800c9b8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c9bc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c9c0:	f8c9 0000 	str.w	r0, [r9]
 800c9c4:	6918      	ldr	r0, [r3, #16]
 800c9c6:	f7ff fcb9 	bl	800c33c <__hi0bits>
 800c9ca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c9ce:	e7df      	b.n	800c990 <__d2b+0x70>
 800c9d0:	0800f164 	.word	0x0800f164
 800c9d4:	0800f1f4 	.word	0x0800f1f4

0800c9d8 <__ratio>:
 800c9d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9dc:	468a      	mov	sl, r1
 800c9de:	4669      	mov	r1, sp
 800c9e0:	4683      	mov	fp, r0
 800c9e2:	f7ff ff4d 	bl	800c880 <__b2d>
 800c9e6:	a901      	add	r1, sp, #4
 800c9e8:	4650      	mov	r0, sl
 800c9ea:	ec59 8b10 	vmov	r8, r9, d0
 800c9ee:	ee10 6a10 	vmov	r6, s0
 800c9f2:	f7ff ff45 	bl	800c880 <__b2d>
 800c9f6:	f8db 3010 	ldr.w	r3, [fp, #16]
 800c9fa:	f8da 2010 	ldr.w	r2, [sl, #16]
 800c9fe:	eba3 0c02 	sub.w	ip, r3, r2
 800ca02:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ca06:	1a9b      	subs	r3, r3, r2
 800ca08:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800ca0c:	ec55 4b10 	vmov	r4, r5, d0
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	ee10 0a10 	vmov	r0, s0
 800ca16:	bfce      	itee	gt
 800ca18:	464a      	movgt	r2, r9
 800ca1a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ca1e:	462a      	movle	r2, r5
 800ca20:	464f      	mov	r7, r9
 800ca22:	4629      	mov	r1, r5
 800ca24:	bfcc      	ite	gt
 800ca26:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ca2a:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800ca2e:	ec47 6b17 	vmov	d7, r6, r7
 800ca32:	ec41 0b16 	vmov	d6, r0, r1
 800ca36:	ee87 0b06 	vdiv.f64	d0, d7, d6
 800ca3a:	b003      	add	sp, #12
 800ca3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ca40 <__copybits>:
 800ca40:	3901      	subs	r1, #1
 800ca42:	b570      	push	{r4, r5, r6, lr}
 800ca44:	1149      	asrs	r1, r1, #5
 800ca46:	6914      	ldr	r4, [r2, #16]
 800ca48:	3101      	adds	r1, #1
 800ca4a:	f102 0314 	add.w	r3, r2, #20
 800ca4e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ca52:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ca56:	1f05      	subs	r5, r0, #4
 800ca58:	42a3      	cmp	r3, r4
 800ca5a:	d30c      	bcc.n	800ca76 <__copybits+0x36>
 800ca5c:	1aa3      	subs	r3, r4, r2
 800ca5e:	3b11      	subs	r3, #17
 800ca60:	f023 0303 	bic.w	r3, r3, #3
 800ca64:	3211      	adds	r2, #17
 800ca66:	42a2      	cmp	r2, r4
 800ca68:	bf88      	it	hi
 800ca6a:	2300      	movhi	r3, #0
 800ca6c:	4418      	add	r0, r3
 800ca6e:	2300      	movs	r3, #0
 800ca70:	4288      	cmp	r0, r1
 800ca72:	d305      	bcc.n	800ca80 <__copybits+0x40>
 800ca74:	bd70      	pop	{r4, r5, r6, pc}
 800ca76:	f853 6b04 	ldr.w	r6, [r3], #4
 800ca7a:	f845 6f04 	str.w	r6, [r5, #4]!
 800ca7e:	e7eb      	b.n	800ca58 <__copybits+0x18>
 800ca80:	f840 3b04 	str.w	r3, [r0], #4
 800ca84:	e7f4      	b.n	800ca70 <__copybits+0x30>

0800ca86 <__any_on>:
 800ca86:	f100 0214 	add.w	r2, r0, #20
 800ca8a:	6900      	ldr	r0, [r0, #16]
 800ca8c:	114b      	asrs	r3, r1, #5
 800ca8e:	4298      	cmp	r0, r3
 800ca90:	b510      	push	{r4, lr}
 800ca92:	db11      	blt.n	800cab8 <__any_on+0x32>
 800ca94:	dd0a      	ble.n	800caac <__any_on+0x26>
 800ca96:	f011 011f 	ands.w	r1, r1, #31
 800ca9a:	d007      	beq.n	800caac <__any_on+0x26>
 800ca9c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800caa0:	fa24 f001 	lsr.w	r0, r4, r1
 800caa4:	fa00 f101 	lsl.w	r1, r0, r1
 800caa8:	428c      	cmp	r4, r1
 800caaa:	d10b      	bne.n	800cac4 <__any_on+0x3e>
 800caac:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cab0:	4293      	cmp	r3, r2
 800cab2:	d803      	bhi.n	800cabc <__any_on+0x36>
 800cab4:	2000      	movs	r0, #0
 800cab6:	bd10      	pop	{r4, pc}
 800cab8:	4603      	mov	r3, r0
 800caba:	e7f7      	b.n	800caac <__any_on+0x26>
 800cabc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cac0:	2900      	cmp	r1, #0
 800cac2:	d0f5      	beq.n	800cab0 <__any_on+0x2a>
 800cac4:	2001      	movs	r0, #1
 800cac6:	e7f6      	b.n	800cab6 <__any_on+0x30>

0800cac8 <_calloc_r>:
 800cac8:	b513      	push	{r0, r1, r4, lr}
 800caca:	434a      	muls	r2, r1
 800cacc:	4611      	mov	r1, r2
 800cace:	9201      	str	r2, [sp, #4]
 800cad0:	f000 f85a 	bl	800cb88 <_malloc_r>
 800cad4:	4604      	mov	r4, r0
 800cad6:	b118      	cbz	r0, 800cae0 <_calloc_r+0x18>
 800cad8:	9a01      	ldr	r2, [sp, #4]
 800cada:	2100      	movs	r1, #0
 800cadc:	f7fc fbcc 	bl	8009278 <memset>
 800cae0:	4620      	mov	r0, r4
 800cae2:	b002      	add	sp, #8
 800cae4:	bd10      	pop	{r4, pc}
	...

0800cae8 <_free_r>:
 800cae8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800caea:	2900      	cmp	r1, #0
 800caec:	d048      	beq.n	800cb80 <_free_r+0x98>
 800caee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800caf2:	9001      	str	r0, [sp, #4]
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	f1a1 0404 	sub.w	r4, r1, #4
 800cafa:	bfb8      	it	lt
 800cafc:	18e4      	addlt	r4, r4, r3
 800cafe:	f001 f847 	bl	800db90 <__malloc_lock>
 800cb02:	4a20      	ldr	r2, [pc, #128]	; (800cb84 <_free_r+0x9c>)
 800cb04:	9801      	ldr	r0, [sp, #4]
 800cb06:	6813      	ldr	r3, [r2, #0]
 800cb08:	4615      	mov	r5, r2
 800cb0a:	b933      	cbnz	r3, 800cb1a <_free_r+0x32>
 800cb0c:	6063      	str	r3, [r4, #4]
 800cb0e:	6014      	str	r4, [r2, #0]
 800cb10:	b003      	add	sp, #12
 800cb12:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cb16:	f001 b841 	b.w	800db9c <__malloc_unlock>
 800cb1a:	42a3      	cmp	r3, r4
 800cb1c:	d90b      	bls.n	800cb36 <_free_r+0x4e>
 800cb1e:	6821      	ldr	r1, [r4, #0]
 800cb20:	1862      	adds	r2, r4, r1
 800cb22:	4293      	cmp	r3, r2
 800cb24:	bf04      	itt	eq
 800cb26:	681a      	ldreq	r2, [r3, #0]
 800cb28:	685b      	ldreq	r3, [r3, #4]
 800cb2a:	6063      	str	r3, [r4, #4]
 800cb2c:	bf04      	itt	eq
 800cb2e:	1852      	addeq	r2, r2, r1
 800cb30:	6022      	streq	r2, [r4, #0]
 800cb32:	602c      	str	r4, [r5, #0]
 800cb34:	e7ec      	b.n	800cb10 <_free_r+0x28>
 800cb36:	461a      	mov	r2, r3
 800cb38:	685b      	ldr	r3, [r3, #4]
 800cb3a:	b10b      	cbz	r3, 800cb40 <_free_r+0x58>
 800cb3c:	42a3      	cmp	r3, r4
 800cb3e:	d9fa      	bls.n	800cb36 <_free_r+0x4e>
 800cb40:	6811      	ldr	r1, [r2, #0]
 800cb42:	1855      	adds	r5, r2, r1
 800cb44:	42a5      	cmp	r5, r4
 800cb46:	d10b      	bne.n	800cb60 <_free_r+0x78>
 800cb48:	6824      	ldr	r4, [r4, #0]
 800cb4a:	4421      	add	r1, r4
 800cb4c:	1854      	adds	r4, r2, r1
 800cb4e:	42a3      	cmp	r3, r4
 800cb50:	6011      	str	r1, [r2, #0]
 800cb52:	d1dd      	bne.n	800cb10 <_free_r+0x28>
 800cb54:	681c      	ldr	r4, [r3, #0]
 800cb56:	685b      	ldr	r3, [r3, #4]
 800cb58:	6053      	str	r3, [r2, #4]
 800cb5a:	4421      	add	r1, r4
 800cb5c:	6011      	str	r1, [r2, #0]
 800cb5e:	e7d7      	b.n	800cb10 <_free_r+0x28>
 800cb60:	d902      	bls.n	800cb68 <_free_r+0x80>
 800cb62:	230c      	movs	r3, #12
 800cb64:	6003      	str	r3, [r0, #0]
 800cb66:	e7d3      	b.n	800cb10 <_free_r+0x28>
 800cb68:	6825      	ldr	r5, [r4, #0]
 800cb6a:	1961      	adds	r1, r4, r5
 800cb6c:	428b      	cmp	r3, r1
 800cb6e:	bf04      	itt	eq
 800cb70:	6819      	ldreq	r1, [r3, #0]
 800cb72:	685b      	ldreq	r3, [r3, #4]
 800cb74:	6063      	str	r3, [r4, #4]
 800cb76:	bf04      	itt	eq
 800cb78:	1949      	addeq	r1, r1, r5
 800cb7a:	6021      	streq	r1, [r4, #0]
 800cb7c:	6054      	str	r4, [r2, #4]
 800cb7e:	e7c7      	b.n	800cb10 <_free_r+0x28>
 800cb80:	b003      	add	sp, #12
 800cb82:	bd30      	pop	{r4, r5, pc}
 800cb84:	20000338 	.word	0x20000338

0800cb88 <_malloc_r>:
 800cb88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb8a:	1ccd      	adds	r5, r1, #3
 800cb8c:	f025 0503 	bic.w	r5, r5, #3
 800cb90:	3508      	adds	r5, #8
 800cb92:	2d0c      	cmp	r5, #12
 800cb94:	bf38      	it	cc
 800cb96:	250c      	movcc	r5, #12
 800cb98:	2d00      	cmp	r5, #0
 800cb9a:	4606      	mov	r6, r0
 800cb9c:	db01      	blt.n	800cba2 <_malloc_r+0x1a>
 800cb9e:	42a9      	cmp	r1, r5
 800cba0:	d903      	bls.n	800cbaa <_malloc_r+0x22>
 800cba2:	230c      	movs	r3, #12
 800cba4:	6033      	str	r3, [r6, #0]
 800cba6:	2000      	movs	r0, #0
 800cba8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cbaa:	f000 fff1 	bl	800db90 <__malloc_lock>
 800cbae:	4921      	ldr	r1, [pc, #132]	; (800cc34 <_malloc_r+0xac>)
 800cbb0:	680a      	ldr	r2, [r1, #0]
 800cbb2:	4614      	mov	r4, r2
 800cbb4:	b99c      	cbnz	r4, 800cbde <_malloc_r+0x56>
 800cbb6:	4f20      	ldr	r7, [pc, #128]	; (800cc38 <_malloc_r+0xb0>)
 800cbb8:	683b      	ldr	r3, [r7, #0]
 800cbba:	b923      	cbnz	r3, 800cbc6 <_malloc_r+0x3e>
 800cbbc:	4621      	mov	r1, r4
 800cbbe:	4630      	mov	r0, r6
 800cbc0:	f000 fcd2 	bl	800d568 <_sbrk_r>
 800cbc4:	6038      	str	r0, [r7, #0]
 800cbc6:	4629      	mov	r1, r5
 800cbc8:	4630      	mov	r0, r6
 800cbca:	f000 fccd 	bl	800d568 <_sbrk_r>
 800cbce:	1c43      	adds	r3, r0, #1
 800cbd0:	d123      	bne.n	800cc1a <_malloc_r+0x92>
 800cbd2:	230c      	movs	r3, #12
 800cbd4:	6033      	str	r3, [r6, #0]
 800cbd6:	4630      	mov	r0, r6
 800cbd8:	f000 ffe0 	bl	800db9c <__malloc_unlock>
 800cbdc:	e7e3      	b.n	800cba6 <_malloc_r+0x1e>
 800cbde:	6823      	ldr	r3, [r4, #0]
 800cbe0:	1b5b      	subs	r3, r3, r5
 800cbe2:	d417      	bmi.n	800cc14 <_malloc_r+0x8c>
 800cbe4:	2b0b      	cmp	r3, #11
 800cbe6:	d903      	bls.n	800cbf0 <_malloc_r+0x68>
 800cbe8:	6023      	str	r3, [r4, #0]
 800cbea:	441c      	add	r4, r3
 800cbec:	6025      	str	r5, [r4, #0]
 800cbee:	e004      	b.n	800cbfa <_malloc_r+0x72>
 800cbf0:	6863      	ldr	r3, [r4, #4]
 800cbf2:	42a2      	cmp	r2, r4
 800cbf4:	bf0c      	ite	eq
 800cbf6:	600b      	streq	r3, [r1, #0]
 800cbf8:	6053      	strne	r3, [r2, #4]
 800cbfa:	4630      	mov	r0, r6
 800cbfc:	f000 ffce 	bl	800db9c <__malloc_unlock>
 800cc00:	f104 000b 	add.w	r0, r4, #11
 800cc04:	1d23      	adds	r3, r4, #4
 800cc06:	f020 0007 	bic.w	r0, r0, #7
 800cc0a:	1ac2      	subs	r2, r0, r3
 800cc0c:	d0cc      	beq.n	800cba8 <_malloc_r+0x20>
 800cc0e:	1a1b      	subs	r3, r3, r0
 800cc10:	50a3      	str	r3, [r4, r2]
 800cc12:	e7c9      	b.n	800cba8 <_malloc_r+0x20>
 800cc14:	4622      	mov	r2, r4
 800cc16:	6864      	ldr	r4, [r4, #4]
 800cc18:	e7cc      	b.n	800cbb4 <_malloc_r+0x2c>
 800cc1a:	1cc4      	adds	r4, r0, #3
 800cc1c:	f024 0403 	bic.w	r4, r4, #3
 800cc20:	42a0      	cmp	r0, r4
 800cc22:	d0e3      	beq.n	800cbec <_malloc_r+0x64>
 800cc24:	1a21      	subs	r1, r4, r0
 800cc26:	4630      	mov	r0, r6
 800cc28:	f000 fc9e 	bl	800d568 <_sbrk_r>
 800cc2c:	3001      	adds	r0, #1
 800cc2e:	d1dd      	bne.n	800cbec <_malloc_r+0x64>
 800cc30:	e7cf      	b.n	800cbd2 <_malloc_r+0x4a>
 800cc32:	bf00      	nop
 800cc34:	20000338 	.word	0x20000338
 800cc38:	2000033c 	.word	0x2000033c

0800cc3c <__ssputs_r>:
 800cc3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc40:	688e      	ldr	r6, [r1, #8]
 800cc42:	429e      	cmp	r6, r3
 800cc44:	4682      	mov	sl, r0
 800cc46:	460c      	mov	r4, r1
 800cc48:	4690      	mov	r8, r2
 800cc4a:	461f      	mov	r7, r3
 800cc4c:	d838      	bhi.n	800ccc0 <__ssputs_r+0x84>
 800cc4e:	898a      	ldrh	r2, [r1, #12]
 800cc50:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800cc54:	d032      	beq.n	800ccbc <__ssputs_r+0x80>
 800cc56:	6825      	ldr	r5, [r4, #0]
 800cc58:	6909      	ldr	r1, [r1, #16]
 800cc5a:	eba5 0901 	sub.w	r9, r5, r1
 800cc5e:	6965      	ldr	r5, [r4, #20]
 800cc60:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cc64:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cc68:	3301      	adds	r3, #1
 800cc6a:	444b      	add	r3, r9
 800cc6c:	106d      	asrs	r5, r5, #1
 800cc6e:	429d      	cmp	r5, r3
 800cc70:	bf38      	it	cc
 800cc72:	461d      	movcc	r5, r3
 800cc74:	0553      	lsls	r3, r2, #21
 800cc76:	d531      	bpl.n	800ccdc <__ssputs_r+0xa0>
 800cc78:	4629      	mov	r1, r5
 800cc7a:	f7ff ff85 	bl	800cb88 <_malloc_r>
 800cc7e:	4606      	mov	r6, r0
 800cc80:	b950      	cbnz	r0, 800cc98 <__ssputs_r+0x5c>
 800cc82:	230c      	movs	r3, #12
 800cc84:	f8ca 3000 	str.w	r3, [sl]
 800cc88:	89a3      	ldrh	r3, [r4, #12]
 800cc8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cc8e:	81a3      	strh	r3, [r4, #12]
 800cc90:	f04f 30ff 	mov.w	r0, #4294967295
 800cc94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc98:	6921      	ldr	r1, [r4, #16]
 800cc9a:	464a      	mov	r2, r9
 800cc9c:	f7ff fa4a 	bl	800c134 <memcpy>
 800cca0:	89a3      	ldrh	r3, [r4, #12]
 800cca2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800cca6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ccaa:	81a3      	strh	r3, [r4, #12]
 800ccac:	6126      	str	r6, [r4, #16]
 800ccae:	6165      	str	r5, [r4, #20]
 800ccb0:	444e      	add	r6, r9
 800ccb2:	eba5 0509 	sub.w	r5, r5, r9
 800ccb6:	6026      	str	r6, [r4, #0]
 800ccb8:	60a5      	str	r5, [r4, #8]
 800ccba:	463e      	mov	r6, r7
 800ccbc:	42be      	cmp	r6, r7
 800ccbe:	d900      	bls.n	800ccc2 <__ssputs_r+0x86>
 800ccc0:	463e      	mov	r6, r7
 800ccc2:	4632      	mov	r2, r6
 800ccc4:	6820      	ldr	r0, [r4, #0]
 800ccc6:	4641      	mov	r1, r8
 800ccc8:	f000 ff48 	bl	800db5c <memmove>
 800cccc:	68a3      	ldr	r3, [r4, #8]
 800ccce:	6822      	ldr	r2, [r4, #0]
 800ccd0:	1b9b      	subs	r3, r3, r6
 800ccd2:	4432      	add	r2, r6
 800ccd4:	60a3      	str	r3, [r4, #8]
 800ccd6:	6022      	str	r2, [r4, #0]
 800ccd8:	2000      	movs	r0, #0
 800ccda:	e7db      	b.n	800cc94 <__ssputs_r+0x58>
 800ccdc:	462a      	mov	r2, r5
 800ccde:	f000 ff63 	bl	800dba8 <_realloc_r>
 800cce2:	4606      	mov	r6, r0
 800cce4:	2800      	cmp	r0, #0
 800cce6:	d1e1      	bne.n	800ccac <__ssputs_r+0x70>
 800cce8:	6921      	ldr	r1, [r4, #16]
 800ccea:	4650      	mov	r0, sl
 800ccec:	f7ff fefc 	bl	800cae8 <_free_r>
 800ccf0:	e7c7      	b.n	800cc82 <__ssputs_r+0x46>
	...

0800ccf4 <_svfiprintf_r>:
 800ccf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccf8:	4698      	mov	r8, r3
 800ccfa:	898b      	ldrh	r3, [r1, #12]
 800ccfc:	061b      	lsls	r3, r3, #24
 800ccfe:	b09d      	sub	sp, #116	; 0x74
 800cd00:	4607      	mov	r7, r0
 800cd02:	460d      	mov	r5, r1
 800cd04:	4614      	mov	r4, r2
 800cd06:	d50e      	bpl.n	800cd26 <_svfiprintf_r+0x32>
 800cd08:	690b      	ldr	r3, [r1, #16]
 800cd0a:	b963      	cbnz	r3, 800cd26 <_svfiprintf_r+0x32>
 800cd0c:	2140      	movs	r1, #64	; 0x40
 800cd0e:	f7ff ff3b 	bl	800cb88 <_malloc_r>
 800cd12:	6028      	str	r0, [r5, #0]
 800cd14:	6128      	str	r0, [r5, #16]
 800cd16:	b920      	cbnz	r0, 800cd22 <_svfiprintf_r+0x2e>
 800cd18:	230c      	movs	r3, #12
 800cd1a:	603b      	str	r3, [r7, #0]
 800cd1c:	f04f 30ff 	mov.w	r0, #4294967295
 800cd20:	e0d1      	b.n	800cec6 <_svfiprintf_r+0x1d2>
 800cd22:	2340      	movs	r3, #64	; 0x40
 800cd24:	616b      	str	r3, [r5, #20]
 800cd26:	2300      	movs	r3, #0
 800cd28:	9309      	str	r3, [sp, #36]	; 0x24
 800cd2a:	2320      	movs	r3, #32
 800cd2c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cd30:	f8cd 800c 	str.w	r8, [sp, #12]
 800cd34:	2330      	movs	r3, #48	; 0x30
 800cd36:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800cee0 <_svfiprintf_r+0x1ec>
 800cd3a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cd3e:	f04f 0901 	mov.w	r9, #1
 800cd42:	4623      	mov	r3, r4
 800cd44:	469a      	mov	sl, r3
 800cd46:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cd4a:	b10a      	cbz	r2, 800cd50 <_svfiprintf_r+0x5c>
 800cd4c:	2a25      	cmp	r2, #37	; 0x25
 800cd4e:	d1f9      	bne.n	800cd44 <_svfiprintf_r+0x50>
 800cd50:	ebba 0b04 	subs.w	fp, sl, r4
 800cd54:	d00b      	beq.n	800cd6e <_svfiprintf_r+0x7a>
 800cd56:	465b      	mov	r3, fp
 800cd58:	4622      	mov	r2, r4
 800cd5a:	4629      	mov	r1, r5
 800cd5c:	4638      	mov	r0, r7
 800cd5e:	f7ff ff6d 	bl	800cc3c <__ssputs_r>
 800cd62:	3001      	adds	r0, #1
 800cd64:	f000 80aa 	beq.w	800cebc <_svfiprintf_r+0x1c8>
 800cd68:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cd6a:	445a      	add	r2, fp
 800cd6c:	9209      	str	r2, [sp, #36]	; 0x24
 800cd6e:	f89a 3000 	ldrb.w	r3, [sl]
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	f000 80a2 	beq.w	800cebc <_svfiprintf_r+0x1c8>
 800cd78:	2300      	movs	r3, #0
 800cd7a:	f04f 32ff 	mov.w	r2, #4294967295
 800cd7e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cd82:	f10a 0a01 	add.w	sl, sl, #1
 800cd86:	9304      	str	r3, [sp, #16]
 800cd88:	9307      	str	r3, [sp, #28]
 800cd8a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cd8e:	931a      	str	r3, [sp, #104]	; 0x68
 800cd90:	4654      	mov	r4, sl
 800cd92:	2205      	movs	r2, #5
 800cd94:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd98:	4851      	ldr	r0, [pc, #324]	; (800cee0 <_svfiprintf_r+0x1ec>)
 800cd9a:	f7f3 fa69 	bl	8000270 <memchr>
 800cd9e:	9a04      	ldr	r2, [sp, #16]
 800cda0:	b9d8      	cbnz	r0, 800cdda <_svfiprintf_r+0xe6>
 800cda2:	06d0      	lsls	r0, r2, #27
 800cda4:	bf44      	itt	mi
 800cda6:	2320      	movmi	r3, #32
 800cda8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cdac:	0711      	lsls	r1, r2, #28
 800cdae:	bf44      	itt	mi
 800cdb0:	232b      	movmi	r3, #43	; 0x2b
 800cdb2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cdb6:	f89a 3000 	ldrb.w	r3, [sl]
 800cdba:	2b2a      	cmp	r3, #42	; 0x2a
 800cdbc:	d015      	beq.n	800cdea <_svfiprintf_r+0xf6>
 800cdbe:	9a07      	ldr	r2, [sp, #28]
 800cdc0:	4654      	mov	r4, sl
 800cdc2:	2000      	movs	r0, #0
 800cdc4:	f04f 0c0a 	mov.w	ip, #10
 800cdc8:	4621      	mov	r1, r4
 800cdca:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cdce:	3b30      	subs	r3, #48	; 0x30
 800cdd0:	2b09      	cmp	r3, #9
 800cdd2:	d94e      	bls.n	800ce72 <_svfiprintf_r+0x17e>
 800cdd4:	b1b0      	cbz	r0, 800ce04 <_svfiprintf_r+0x110>
 800cdd6:	9207      	str	r2, [sp, #28]
 800cdd8:	e014      	b.n	800ce04 <_svfiprintf_r+0x110>
 800cdda:	eba0 0308 	sub.w	r3, r0, r8
 800cdde:	fa09 f303 	lsl.w	r3, r9, r3
 800cde2:	4313      	orrs	r3, r2
 800cde4:	9304      	str	r3, [sp, #16]
 800cde6:	46a2      	mov	sl, r4
 800cde8:	e7d2      	b.n	800cd90 <_svfiprintf_r+0x9c>
 800cdea:	9b03      	ldr	r3, [sp, #12]
 800cdec:	1d19      	adds	r1, r3, #4
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	9103      	str	r1, [sp, #12]
 800cdf2:	2b00      	cmp	r3, #0
 800cdf4:	bfbb      	ittet	lt
 800cdf6:	425b      	neglt	r3, r3
 800cdf8:	f042 0202 	orrlt.w	r2, r2, #2
 800cdfc:	9307      	strge	r3, [sp, #28]
 800cdfe:	9307      	strlt	r3, [sp, #28]
 800ce00:	bfb8      	it	lt
 800ce02:	9204      	strlt	r2, [sp, #16]
 800ce04:	7823      	ldrb	r3, [r4, #0]
 800ce06:	2b2e      	cmp	r3, #46	; 0x2e
 800ce08:	d10c      	bne.n	800ce24 <_svfiprintf_r+0x130>
 800ce0a:	7863      	ldrb	r3, [r4, #1]
 800ce0c:	2b2a      	cmp	r3, #42	; 0x2a
 800ce0e:	d135      	bne.n	800ce7c <_svfiprintf_r+0x188>
 800ce10:	9b03      	ldr	r3, [sp, #12]
 800ce12:	1d1a      	adds	r2, r3, #4
 800ce14:	681b      	ldr	r3, [r3, #0]
 800ce16:	9203      	str	r2, [sp, #12]
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	bfb8      	it	lt
 800ce1c:	f04f 33ff 	movlt.w	r3, #4294967295
 800ce20:	3402      	adds	r4, #2
 800ce22:	9305      	str	r3, [sp, #20]
 800ce24:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800cef0 <_svfiprintf_r+0x1fc>
 800ce28:	7821      	ldrb	r1, [r4, #0]
 800ce2a:	2203      	movs	r2, #3
 800ce2c:	4650      	mov	r0, sl
 800ce2e:	f7f3 fa1f 	bl	8000270 <memchr>
 800ce32:	b140      	cbz	r0, 800ce46 <_svfiprintf_r+0x152>
 800ce34:	2340      	movs	r3, #64	; 0x40
 800ce36:	eba0 000a 	sub.w	r0, r0, sl
 800ce3a:	fa03 f000 	lsl.w	r0, r3, r0
 800ce3e:	9b04      	ldr	r3, [sp, #16]
 800ce40:	4303      	orrs	r3, r0
 800ce42:	3401      	adds	r4, #1
 800ce44:	9304      	str	r3, [sp, #16]
 800ce46:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce4a:	4826      	ldr	r0, [pc, #152]	; (800cee4 <_svfiprintf_r+0x1f0>)
 800ce4c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ce50:	2206      	movs	r2, #6
 800ce52:	f7f3 fa0d 	bl	8000270 <memchr>
 800ce56:	2800      	cmp	r0, #0
 800ce58:	d038      	beq.n	800cecc <_svfiprintf_r+0x1d8>
 800ce5a:	4b23      	ldr	r3, [pc, #140]	; (800cee8 <_svfiprintf_r+0x1f4>)
 800ce5c:	bb1b      	cbnz	r3, 800cea6 <_svfiprintf_r+0x1b2>
 800ce5e:	9b03      	ldr	r3, [sp, #12]
 800ce60:	3307      	adds	r3, #7
 800ce62:	f023 0307 	bic.w	r3, r3, #7
 800ce66:	3308      	adds	r3, #8
 800ce68:	9303      	str	r3, [sp, #12]
 800ce6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce6c:	4433      	add	r3, r6
 800ce6e:	9309      	str	r3, [sp, #36]	; 0x24
 800ce70:	e767      	b.n	800cd42 <_svfiprintf_r+0x4e>
 800ce72:	fb0c 3202 	mla	r2, ip, r2, r3
 800ce76:	460c      	mov	r4, r1
 800ce78:	2001      	movs	r0, #1
 800ce7a:	e7a5      	b.n	800cdc8 <_svfiprintf_r+0xd4>
 800ce7c:	2300      	movs	r3, #0
 800ce7e:	3401      	adds	r4, #1
 800ce80:	9305      	str	r3, [sp, #20]
 800ce82:	4619      	mov	r1, r3
 800ce84:	f04f 0c0a 	mov.w	ip, #10
 800ce88:	4620      	mov	r0, r4
 800ce8a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ce8e:	3a30      	subs	r2, #48	; 0x30
 800ce90:	2a09      	cmp	r2, #9
 800ce92:	d903      	bls.n	800ce9c <_svfiprintf_r+0x1a8>
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d0c5      	beq.n	800ce24 <_svfiprintf_r+0x130>
 800ce98:	9105      	str	r1, [sp, #20]
 800ce9a:	e7c3      	b.n	800ce24 <_svfiprintf_r+0x130>
 800ce9c:	fb0c 2101 	mla	r1, ip, r1, r2
 800cea0:	4604      	mov	r4, r0
 800cea2:	2301      	movs	r3, #1
 800cea4:	e7f0      	b.n	800ce88 <_svfiprintf_r+0x194>
 800cea6:	ab03      	add	r3, sp, #12
 800cea8:	9300      	str	r3, [sp, #0]
 800ceaa:	462a      	mov	r2, r5
 800ceac:	4b0f      	ldr	r3, [pc, #60]	; (800ceec <_svfiprintf_r+0x1f8>)
 800ceae:	a904      	add	r1, sp, #16
 800ceb0:	4638      	mov	r0, r7
 800ceb2:	f7fc fa79 	bl	80093a8 <_printf_float>
 800ceb6:	1c42      	adds	r2, r0, #1
 800ceb8:	4606      	mov	r6, r0
 800ceba:	d1d6      	bne.n	800ce6a <_svfiprintf_r+0x176>
 800cebc:	89ab      	ldrh	r3, [r5, #12]
 800cebe:	065b      	lsls	r3, r3, #25
 800cec0:	f53f af2c 	bmi.w	800cd1c <_svfiprintf_r+0x28>
 800cec4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cec6:	b01d      	add	sp, #116	; 0x74
 800cec8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cecc:	ab03      	add	r3, sp, #12
 800cece:	9300      	str	r3, [sp, #0]
 800ced0:	462a      	mov	r2, r5
 800ced2:	4b06      	ldr	r3, [pc, #24]	; (800ceec <_svfiprintf_r+0x1f8>)
 800ced4:	a904      	add	r1, sp, #16
 800ced6:	4638      	mov	r0, r7
 800ced8:	f7fc fcf2 	bl	80098c0 <_printf_i>
 800cedc:	e7eb      	b.n	800ceb6 <_svfiprintf_r+0x1c2>
 800cede:	bf00      	nop
 800cee0:	0800f354 	.word	0x0800f354
 800cee4:	0800f35e 	.word	0x0800f35e
 800cee8:	080093a9 	.word	0x080093a9
 800ceec:	0800cc3d 	.word	0x0800cc3d
 800cef0:	0800f35a 	.word	0x0800f35a

0800cef4 <_sungetc_r>:
 800cef4:	b538      	push	{r3, r4, r5, lr}
 800cef6:	1c4b      	adds	r3, r1, #1
 800cef8:	4614      	mov	r4, r2
 800cefa:	d103      	bne.n	800cf04 <_sungetc_r+0x10>
 800cefc:	f04f 35ff 	mov.w	r5, #4294967295
 800cf00:	4628      	mov	r0, r5
 800cf02:	bd38      	pop	{r3, r4, r5, pc}
 800cf04:	8993      	ldrh	r3, [r2, #12]
 800cf06:	f023 0320 	bic.w	r3, r3, #32
 800cf0a:	8193      	strh	r3, [r2, #12]
 800cf0c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cf0e:	6852      	ldr	r2, [r2, #4]
 800cf10:	b2cd      	uxtb	r5, r1
 800cf12:	b18b      	cbz	r3, 800cf38 <_sungetc_r+0x44>
 800cf14:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800cf16:	4293      	cmp	r3, r2
 800cf18:	dd08      	ble.n	800cf2c <_sungetc_r+0x38>
 800cf1a:	6823      	ldr	r3, [r4, #0]
 800cf1c:	1e5a      	subs	r2, r3, #1
 800cf1e:	6022      	str	r2, [r4, #0]
 800cf20:	f803 5c01 	strb.w	r5, [r3, #-1]
 800cf24:	6863      	ldr	r3, [r4, #4]
 800cf26:	3301      	adds	r3, #1
 800cf28:	6063      	str	r3, [r4, #4]
 800cf2a:	e7e9      	b.n	800cf00 <_sungetc_r+0xc>
 800cf2c:	4621      	mov	r1, r4
 800cf2e:	f000 fbe3 	bl	800d6f8 <__submore>
 800cf32:	2800      	cmp	r0, #0
 800cf34:	d0f1      	beq.n	800cf1a <_sungetc_r+0x26>
 800cf36:	e7e1      	b.n	800cefc <_sungetc_r+0x8>
 800cf38:	6921      	ldr	r1, [r4, #16]
 800cf3a:	6823      	ldr	r3, [r4, #0]
 800cf3c:	b151      	cbz	r1, 800cf54 <_sungetc_r+0x60>
 800cf3e:	4299      	cmp	r1, r3
 800cf40:	d208      	bcs.n	800cf54 <_sungetc_r+0x60>
 800cf42:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800cf46:	42a9      	cmp	r1, r5
 800cf48:	d104      	bne.n	800cf54 <_sungetc_r+0x60>
 800cf4a:	3b01      	subs	r3, #1
 800cf4c:	3201      	adds	r2, #1
 800cf4e:	6023      	str	r3, [r4, #0]
 800cf50:	6062      	str	r2, [r4, #4]
 800cf52:	e7d5      	b.n	800cf00 <_sungetc_r+0xc>
 800cf54:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800cf58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cf5c:	6363      	str	r3, [r4, #52]	; 0x34
 800cf5e:	2303      	movs	r3, #3
 800cf60:	63a3      	str	r3, [r4, #56]	; 0x38
 800cf62:	4623      	mov	r3, r4
 800cf64:	f803 5f46 	strb.w	r5, [r3, #70]!
 800cf68:	6023      	str	r3, [r4, #0]
 800cf6a:	2301      	movs	r3, #1
 800cf6c:	e7dc      	b.n	800cf28 <_sungetc_r+0x34>

0800cf6e <__ssrefill_r>:
 800cf6e:	b510      	push	{r4, lr}
 800cf70:	460c      	mov	r4, r1
 800cf72:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800cf74:	b169      	cbz	r1, 800cf92 <__ssrefill_r+0x24>
 800cf76:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cf7a:	4299      	cmp	r1, r3
 800cf7c:	d001      	beq.n	800cf82 <__ssrefill_r+0x14>
 800cf7e:	f7ff fdb3 	bl	800cae8 <_free_r>
 800cf82:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cf84:	6063      	str	r3, [r4, #4]
 800cf86:	2000      	movs	r0, #0
 800cf88:	6360      	str	r0, [r4, #52]	; 0x34
 800cf8a:	b113      	cbz	r3, 800cf92 <__ssrefill_r+0x24>
 800cf8c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800cf8e:	6023      	str	r3, [r4, #0]
 800cf90:	bd10      	pop	{r4, pc}
 800cf92:	6923      	ldr	r3, [r4, #16]
 800cf94:	6023      	str	r3, [r4, #0]
 800cf96:	2300      	movs	r3, #0
 800cf98:	6063      	str	r3, [r4, #4]
 800cf9a:	89a3      	ldrh	r3, [r4, #12]
 800cf9c:	f043 0320 	orr.w	r3, r3, #32
 800cfa0:	81a3      	strh	r3, [r4, #12]
 800cfa2:	f04f 30ff 	mov.w	r0, #4294967295
 800cfa6:	e7f3      	b.n	800cf90 <__ssrefill_r+0x22>

0800cfa8 <__ssvfiscanf_r>:
 800cfa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfac:	460c      	mov	r4, r1
 800cfae:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 800cfb2:	2100      	movs	r1, #0
 800cfb4:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800cfb8:	49b2      	ldr	r1, [pc, #712]	; (800d284 <__ssvfiscanf_r+0x2dc>)
 800cfba:	91a0      	str	r1, [sp, #640]	; 0x280
 800cfbc:	f10d 0804 	add.w	r8, sp, #4
 800cfc0:	49b1      	ldr	r1, [pc, #708]	; (800d288 <__ssvfiscanf_r+0x2e0>)
 800cfc2:	4fb2      	ldr	r7, [pc, #712]	; (800d28c <__ssvfiscanf_r+0x2e4>)
 800cfc4:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 800d290 <__ssvfiscanf_r+0x2e8>
 800cfc8:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800cfcc:	4606      	mov	r6, r0
 800cfce:	91a1      	str	r1, [sp, #644]	; 0x284
 800cfd0:	9300      	str	r3, [sp, #0]
 800cfd2:	f892 a000 	ldrb.w	sl, [r2]
 800cfd6:	f1ba 0f00 	cmp.w	sl, #0
 800cfda:	f000 8151 	beq.w	800d280 <__ssvfiscanf_r+0x2d8>
 800cfde:	f81a 3007 	ldrb.w	r3, [sl, r7]
 800cfe2:	f013 0308 	ands.w	r3, r3, #8
 800cfe6:	f102 0501 	add.w	r5, r2, #1
 800cfea:	d019      	beq.n	800d020 <__ssvfiscanf_r+0x78>
 800cfec:	6863      	ldr	r3, [r4, #4]
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	dd0f      	ble.n	800d012 <__ssvfiscanf_r+0x6a>
 800cff2:	6823      	ldr	r3, [r4, #0]
 800cff4:	781a      	ldrb	r2, [r3, #0]
 800cff6:	5cba      	ldrb	r2, [r7, r2]
 800cff8:	0712      	lsls	r2, r2, #28
 800cffa:	d401      	bmi.n	800d000 <__ssvfiscanf_r+0x58>
 800cffc:	462a      	mov	r2, r5
 800cffe:	e7e8      	b.n	800cfd2 <__ssvfiscanf_r+0x2a>
 800d000:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800d002:	3201      	adds	r2, #1
 800d004:	9245      	str	r2, [sp, #276]	; 0x114
 800d006:	6862      	ldr	r2, [r4, #4]
 800d008:	3301      	adds	r3, #1
 800d00a:	3a01      	subs	r2, #1
 800d00c:	6062      	str	r2, [r4, #4]
 800d00e:	6023      	str	r3, [r4, #0]
 800d010:	e7ec      	b.n	800cfec <__ssvfiscanf_r+0x44>
 800d012:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800d014:	4621      	mov	r1, r4
 800d016:	4630      	mov	r0, r6
 800d018:	4798      	blx	r3
 800d01a:	2800      	cmp	r0, #0
 800d01c:	d0e9      	beq.n	800cff2 <__ssvfiscanf_r+0x4a>
 800d01e:	e7ed      	b.n	800cffc <__ssvfiscanf_r+0x54>
 800d020:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 800d024:	f040 8083 	bne.w	800d12e <__ssvfiscanf_r+0x186>
 800d028:	9341      	str	r3, [sp, #260]	; 0x104
 800d02a:	9343      	str	r3, [sp, #268]	; 0x10c
 800d02c:	7853      	ldrb	r3, [r2, #1]
 800d02e:	2b2a      	cmp	r3, #42	; 0x2a
 800d030:	bf02      	ittt	eq
 800d032:	2310      	moveq	r3, #16
 800d034:	1c95      	addeq	r5, r2, #2
 800d036:	9341      	streq	r3, [sp, #260]	; 0x104
 800d038:	220a      	movs	r2, #10
 800d03a:	46ab      	mov	fp, r5
 800d03c:	f81b 1b01 	ldrb.w	r1, [fp], #1
 800d040:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800d044:	2b09      	cmp	r3, #9
 800d046:	d91d      	bls.n	800d084 <__ssvfiscanf_r+0xdc>
 800d048:	4891      	ldr	r0, [pc, #580]	; (800d290 <__ssvfiscanf_r+0x2e8>)
 800d04a:	2203      	movs	r2, #3
 800d04c:	f7f3 f910 	bl	8000270 <memchr>
 800d050:	b140      	cbz	r0, 800d064 <__ssvfiscanf_r+0xbc>
 800d052:	2301      	movs	r3, #1
 800d054:	eba0 0009 	sub.w	r0, r0, r9
 800d058:	fa03 f000 	lsl.w	r0, r3, r0
 800d05c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800d05e:	4318      	orrs	r0, r3
 800d060:	9041      	str	r0, [sp, #260]	; 0x104
 800d062:	465d      	mov	r5, fp
 800d064:	f815 3b01 	ldrb.w	r3, [r5], #1
 800d068:	2b78      	cmp	r3, #120	; 0x78
 800d06a:	d806      	bhi.n	800d07a <__ssvfiscanf_r+0xd2>
 800d06c:	2b57      	cmp	r3, #87	; 0x57
 800d06e:	d810      	bhi.n	800d092 <__ssvfiscanf_r+0xea>
 800d070:	2b25      	cmp	r3, #37	; 0x25
 800d072:	d05c      	beq.n	800d12e <__ssvfiscanf_r+0x186>
 800d074:	d856      	bhi.n	800d124 <__ssvfiscanf_r+0x17c>
 800d076:	2b00      	cmp	r3, #0
 800d078:	d074      	beq.n	800d164 <__ssvfiscanf_r+0x1bc>
 800d07a:	2303      	movs	r3, #3
 800d07c:	9347      	str	r3, [sp, #284]	; 0x11c
 800d07e:	230a      	movs	r3, #10
 800d080:	9342      	str	r3, [sp, #264]	; 0x108
 800d082:	e081      	b.n	800d188 <__ssvfiscanf_r+0x1e0>
 800d084:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800d086:	fb02 1303 	mla	r3, r2, r3, r1
 800d08a:	3b30      	subs	r3, #48	; 0x30
 800d08c:	9343      	str	r3, [sp, #268]	; 0x10c
 800d08e:	465d      	mov	r5, fp
 800d090:	e7d3      	b.n	800d03a <__ssvfiscanf_r+0x92>
 800d092:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800d096:	2a20      	cmp	r2, #32
 800d098:	d8ef      	bhi.n	800d07a <__ssvfiscanf_r+0xd2>
 800d09a:	a101      	add	r1, pc, #4	; (adr r1, 800d0a0 <__ssvfiscanf_r+0xf8>)
 800d09c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d0a0:	0800d173 	.word	0x0800d173
 800d0a4:	0800d07b 	.word	0x0800d07b
 800d0a8:	0800d07b 	.word	0x0800d07b
 800d0ac:	0800d1d1 	.word	0x0800d1d1
 800d0b0:	0800d07b 	.word	0x0800d07b
 800d0b4:	0800d07b 	.word	0x0800d07b
 800d0b8:	0800d07b 	.word	0x0800d07b
 800d0bc:	0800d07b 	.word	0x0800d07b
 800d0c0:	0800d07b 	.word	0x0800d07b
 800d0c4:	0800d07b 	.word	0x0800d07b
 800d0c8:	0800d07b 	.word	0x0800d07b
 800d0cc:	0800d1e7 	.word	0x0800d1e7
 800d0d0:	0800d1bd 	.word	0x0800d1bd
 800d0d4:	0800d12b 	.word	0x0800d12b
 800d0d8:	0800d12b 	.word	0x0800d12b
 800d0dc:	0800d12b 	.word	0x0800d12b
 800d0e0:	0800d07b 	.word	0x0800d07b
 800d0e4:	0800d1c1 	.word	0x0800d1c1
 800d0e8:	0800d07b 	.word	0x0800d07b
 800d0ec:	0800d07b 	.word	0x0800d07b
 800d0f0:	0800d07b 	.word	0x0800d07b
 800d0f4:	0800d07b 	.word	0x0800d07b
 800d0f8:	0800d1f7 	.word	0x0800d1f7
 800d0fc:	0800d1c9 	.word	0x0800d1c9
 800d100:	0800d16b 	.word	0x0800d16b
 800d104:	0800d07b 	.word	0x0800d07b
 800d108:	0800d07b 	.word	0x0800d07b
 800d10c:	0800d1f3 	.word	0x0800d1f3
 800d110:	0800d07b 	.word	0x0800d07b
 800d114:	0800d1bd 	.word	0x0800d1bd
 800d118:	0800d07b 	.word	0x0800d07b
 800d11c:	0800d07b 	.word	0x0800d07b
 800d120:	0800d173 	.word	0x0800d173
 800d124:	3b45      	subs	r3, #69	; 0x45
 800d126:	2b02      	cmp	r3, #2
 800d128:	d8a7      	bhi.n	800d07a <__ssvfiscanf_r+0xd2>
 800d12a:	2305      	movs	r3, #5
 800d12c:	e02b      	b.n	800d186 <__ssvfiscanf_r+0x1de>
 800d12e:	6863      	ldr	r3, [r4, #4]
 800d130:	2b00      	cmp	r3, #0
 800d132:	dd0d      	ble.n	800d150 <__ssvfiscanf_r+0x1a8>
 800d134:	6823      	ldr	r3, [r4, #0]
 800d136:	781a      	ldrb	r2, [r3, #0]
 800d138:	4552      	cmp	r2, sl
 800d13a:	f040 80a1 	bne.w	800d280 <__ssvfiscanf_r+0x2d8>
 800d13e:	3301      	adds	r3, #1
 800d140:	6862      	ldr	r2, [r4, #4]
 800d142:	6023      	str	r3, [r4, #0]
 800d144:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800d146:	3a01      	subs	r2, #1
 800d148:	3301      	adds	r3, #1
 800d14a:	6062      	str	r2, [r4, #4]
 800d14c:	9345      	str	r3, [sp, #276]	; 0x114
 800d14e:	e755      	b.n	800cffc <__ssvfiscanf_r+0x54>
 800d150:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800d152:	4621      	mov	r1, r4
 800d154:	4630      	mov	r0, r6
 800d156:	4798      	blx	r3
 800d158:	2800      	cmp	r0, #0
 800d15a:	d0eb      	beq.n	800d134 <__ssvfiscanf_r+0x18c>
 800d15c:	9844      	ldr	r0, [sp, #272]	; 0x110
 800d15e:	2800      	cmp	r0, #0
 800d160:	f040 8084 	bne.w	800d26c <__ssvfiscanf_r+0x2c4>
 800d164:	f04f 30ff 	mov.w	r0, #4294967295
 800d168:	e086      	b.n	800d278 <__ssvfiscanf_r+0x2d0>
 800d16a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800d16c:	f042 0220 	orr.w	r2, r2, #32
 800d170:	9241      	str	r2, [sp, #260]	; 0x104
 800d172:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800d174:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d178:	9241      	str	r2, [sp, #260]	; 0x104
 800d17a:	2210      	movs	r2, #16
 800d17c:	2b6f      	cmp	r3, #111	; 0x6f
 800d17e:	9242      	str	r2, [sp, #264]	; 0x108
 800d180:	bf34      	ite	cc
 800d182:	2303      	movcc	r3, #3
 800d184:	2304      	movcs	r3, #4
 800d186:	9347      	str	r3, [sp, #284]	; 0x11c
 800d188:	6863      	ldr	r3, [r4, #4]
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	dd41      	ble.n	800d212 <__ssvfiscanf_r+0x26a>
 800d18e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800d190:	0659      	lsls	r1, r3, #25
 800d192:	d404      	bmi.n	800d19e <__ssvfiscanf_r+0x1f6>
 800d194:	6823      	ldr	r3, [r4, #0]
 800d196:	781a      	ldrb	r2, [r3, #0]
 800d198:	5cba      	ldrb	r2, [r7, r2]
 800d19a:	0712      	lsls	r2, r2, #28
 800d19c:	d440      	bmi.n	800d220 <__ssvfiscanf_r+0x278>
 800d19e:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800d1a0:	2b02      	cmp	r3, #2
 800d1a2:	dc4f      	bgt.n	800d244 <__ssvfiscanf_r+0x29c>
 800d1a4:	466b      	mov	r3, sp
 800d1a6:	4622      	mov	r2, r4
 800d1a8:	a941      	add	r1, sp, #260	; 0x104
 800d1aa:	4630      	mov	r0, r6
 800d1ac:	f000 f874 	bl	800d298 <_scanf_chars>
 800d1b0:	2801      	cmp	r0, #1
 800d1b2:	d065      	beq.n	800d280 <__ssvfiscanf_r+0x2d8>
 800d1b4:	2802      	cmp	r0, #2
 800d1b6:	f47f af21 	bne.w	800cffc <__ssvfiscanf_r+0x54>
 800d1ba:	e7cf      	b.n	800d15c <__ssvfiscanf_r+0x1b4>
 800d1bc:	220a      	movs	r2, #10
 800d1be:	e7dd      	b.n	800d17c <__ssvfiscanf_r+0x1d4>
 800d1c0:	2300      	movs	r3, #0
 800d1c2:	9342      	str	r3, [sp, #264]	; 0x108
 800d1c4:	2303      	movs	r3, #3
 800d1c6:	e7de      	b.n	800d186 <__ssvfiscanf_r+0x1de>
 800d1c8:	2308      	movs	r3, #8
 800d1ca:	9342      	str	r3, [sp, #264]	; 0x108
 800d1cc:	2304      	movs	r3, #4
 800d1ce:	e7da      	b.n	800d186 <__ssvfiscanf_r+0x1de>
 800d1d0:	4629      	mov	r1, r5
 800d1d2:	4640      	mov	r0, r8
 800d1d4:	f000 f9d8 	bl	800d588 <__sccl>
 800d1d8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800d1da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d1de:	9341      	str	r3, [sp, #260]	; 0x104
 800d1e0:	4605      	mov	r5, r0
 800d1e2:	2301      	movs	r3, #1
 800d1e4:	e7cf      	b.n	800d186 <__ssvfiscanf_r+0x1de>
 800d1e6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800d1e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d1ec:	9341      	str	r3, [sp, #260]	; 0x104
 800d1ee:	2300      	movs	r3, #0
 800d1f0:	e7c9      	b.n	800d186 <__ssvfiscanf_r+0x1de>
 800d1f2:	2302      	movs	r3, #2
 800d1f4:	e7c7      	b.n	800d186 <__ssvfiscanf_r+0x1de>
 800d1f6:	9841      	ldr	r0, [sp, #260]	; 0x104
 800d1f8:	06c3      	lsls	r3, r0, #27
 800d1fa:	f53f aeff 	bmi.w	800cffc <__ssvfiscanf_r+0x54>
 800d1fe:	9b00      	ldr	r3, [sp, #0]
 800d200:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800d202:	1d19      	adds	r1, r3, #4
 800d204:	9100      	str	r1, [sp, #0]
 800d206:	681b      	ldr	r3, [r3, #0]
 800d208:	07c0      	lsls	r0, r0, #31
 800d20a:	bf4c      	ite	mi
 800d20c:	801a      	strhmi	r2, [r3, #0]
 800d20e:	601a      	strpl	r2, [r3, #0]
 800d210:	e6f4      	b.n	800cffc <__ssvfiscanf_r+0x54>
 800d212:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800d214:	4621      	mov	r1, r4
 800d216:	4630      	mov	r0, r6
 800d218:	4798      	blx	r3
 800d21a:	2800      	cmp	r0, #0
 800d21c:	d0b7      	beq.n	800d18e <__ssvfiscanf_r+0x1e6>
 800d21e:	e79d      	b.n	800d15c <__ssvfiscanf_r+0x1b4>
 800d220:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800d222:	3201      	adds	r2, #1
 800d224:	9245      	str	r2, [sp, #276]	; 0x114
 800d226:	6862      	ldr	r2, [r4, #4]
 800d228:	3a01      	subs	r2, #1
 800d22a:	2a00      	cmp	r2, #0
 800d22c:	6062      	str	r2, [r4, #4]
 800d22e:	dd02      	ble.n	800d236 <__ssvfiscanf_r+0x28e>
 800d230:	3301      	adds	r3, #1
 800d232:	6023      	str	r3, [r4, #0]
 800d234:	e7ae      	b.n	800d194 <__ssvfiscanf_r+0x1ec>
 800d236:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800d238:	4621      	mov	r1, r4
 800d23a:	4630      	mov	r0, r6
 800d23c:	4798      	blx	r3
 800d23e:	2800      	cmp	r0, #0
 800d240:	d0a8      	beq.n	800d194 <__ssvfiscanf_r+0x1ec>
 800d242:	e78b      	b.n	800d15c <__ssvfiscanf_r+0x1b4>
 800d244:	2b04      	cmp	r3, #4
 800d246:	dc06      	bgt.n	800d256 <__ssvfiscanf_r+0x2ae>
 800d248:	466b      	mov	r3, sp
 800d24a:	4622      	mov	r2, r4
 800d24c:	a941      	add	r1, sp, #260	; 0x104
 800d24e:	4630      	mov	r0, r6
 800d250:	f000 f87a 	bl	800d348 <_scanf_i>
 800d254:	e7ac      	b.n	800d1b0 <__ssvfiscanf_r+0x208>
 800d256:	4b0f      	ldr	r3, [pc, #60]	; (800d294 <__ssvfiscanf_r+0x2ec>)
 800d258:	2b00      	cmp	r3, #0
 800d25a:	f43f aecf 	beq.w	800cffc <__ssvfiscanf_r+0x54>
 800d25e:	466b      	mov	r3, sp
 800d260:	4622      	mov	r2, r4
 800d262:	a941      	add	r1, sp, #260	; 0x104
 800d264:	4630      	mov	r0, r6
 800d266:	f7fc fc51 	bl	8009b0c <_scanf_float>
 800d26a:	e7a1      	b.n	800d1b0 <__ssvfiscanf_r+0x208>
 800d26c:	89a3      	ldrh	r3, [r4, #12]
 800d26e:	f013 0f40 	tst.w	r3, #64	; 0x40
 800d272:	bf18      	it	ne
 800d274:	f04f 30ff 	movne.w	r0, #4294967295
 800d278:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 800d27c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d280:	9844      	ldr	r0, [sp, #272]	; 0x110
 800d282:	e7f9      	b.n	800d278 <__ssvfiscanf_r+0x2d0>
 800d284:	0800cef5 	.word	0x0800cef5
 800d288:	0800cf6f 	.word	0x0800cf6f
 800d28c:	0800efe1 	.word	0x0800efe1
 800d290:	0800f35a 	.word	0x0800f35a
 800d294:	08009b0d 	.word	0x08009b0d

0800d298 <_scanf_chars>:
 800d298:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d29c:	4615      	mov	r5, r2
 800d29e:	688a      	ldr	r2, [r1, #8]
 800d2a0:	4680      	mov	r8, r0
 800d2a2:	460c      	mov	r4, r1
 800d2a4:	b932      	cbnz	r2, 800d2b4 <_scanf_chars+0x1c>
 800d2a6:	698a      	ldr	r2, [r1, #24]
 800d2a8:	2a00      	cmp	r2, #0
 800d2aa:	bf0c      	ite	eq
 800d2ac:	2201      	moveq	r2, #1
 800d2ae:	f04f 32ff 	movne.w	r2, #4294967295
 800d2b2:	608a      	str	r2, [r1, #8]
 800d2b4:	6822      	ldr	r2, [r4, #0]
 800d2b6:	f8df 908c 	ldr.w	r9, [pc, #140]	; 800d344 <_scanf_chars+0xac>
 800d2ba:	06d1      	lsls	r1, r2, #27
 800d2bc:	bf5f      	itttt	pl
 800d2be:	681a      	ldrpl	r2, [r3, #0]
 800d2c0:	1d11      	addpl	r1, r2, #4
 800d2c2:	6019      	strpl	r1, [r3, #0]
 800d2c4:	6816      	ldrpl	r6, [r2, #0]
 800d2c6:	2700      	movs	r7, #0
 800d2c8:	69a0      	ldr	r0, [r4, #24]
 800d2ca:	b188      	cbz	r0, 800d2f0 <_scanf_chars+0x58>
 800d2cc:	2801      	cmp	r0, #1
 800d2ce:	d107      	bne.n	800d2e0 <_scanf_chars+0x48>
 800d2d0:	682b      	ldr	r3, [r5, #0]
 800d2d2:	781a      	ldrb	r2, [r3, #0]
 800d2d4:	6963      	ldr	r3, [r4, #20]
 800d2d6:	5c9b      	ldrb	r3, [r3, r2]
 800d2d8:	b953      	cbnz	r3, 800d2f0 <_scanf_chars+0x58>
 800d2da:	bb27      	cbnz	r7, 800d326 <_scanf_chars+0x8e>
 800d2dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d2e0:	2802      	cmp	r0, #2
 800d2e2:	d120      	bne.n	800d326 <_scanf_chars+0x8e>
 800d2e4:	682b      	ldr	r3, [r5, #0]
 800d2e6:	781b      	ldrb	r3, [r3, #0]
 800d2e8:	f813 3009 	ldrb.w	r3, [r3, r9]
 800d2ec:	071b      	lsls	r3, r3, #28
 800d2ee:	d41a      	bmi.n	800d326 <_scanf_chars+0x8e>
 800d2f0:	6823      	ldr	r3, [r4, #0]
 800d2f2:	06da      	lsls	r2, r3, #27
 800d2f4:	bf5e      	ittt	pl
 800d2f6:	682b      	ldrpl	r3, [r5, #0]
 800d2f8:	781b      	ldrbpl	r3, [r3, #0]
 800d2fa:	f806 3b01 	strbpl.w	r3, [r6], #1
 800d2fe:	682a      	ldr	r2, [r5, #0]
 800d300:	686b      	ldr	r3, [r5, #4]
 800d302:	3201      	adds	r2, #1
 800d304:	602a      	str	r2, [r5, #0]
 800d306:	68a2      	ldr	r2, [r4, #8]
 800d308:	3b01      	subs	r3, #1
 800d30a:	3a01      	subs	r2, #1
 800d30c:	606b      	str	r3, [r5, #4]
 800d30e:	3701      	adds	r7, #1
 800d310:	60a2      	str	r2, [r4, #8]
 800d312:	b142      	cbz	r2, 800d326 <_scanf_chars+0x8e>
 800d314:	2b00      	cmp	r3, #0
 800d316:	dcd7      	bgt.n	800d2c8 <_scanf_chars+0x30>
 800d318:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800d31c:	4629      	mov	r1, r5
 800d31e:	4640      	mov	r0, r8
 800d320:	4798      	blx	r3
 800d322:	2800      	cmp	r0, #0
 800d324:	d0d0      	beq.n	800d2c8 <_scanf_chars+0x30>
 800d326:	6823      	ldr	r3, [r4, #0]
 800d328:	f013 0310 	ands.w	r3, r3, #16
 800d32c:	d105      	bne.n	800d33a <_scanf_chars+0xa2>
 800d32e:	68e2      	ldr	r2, [r4, #12]
 800d330:	3201      	adds	r2, #1
 800d332:	60e2      	str	r2, [r4, #12]
 800d334:	69a2      	ldr	r2, [r4, #24]
 800d336:	b102      	cbz	r2, 800d33a <_scanf_chars+0xa2>
 800d338:	7033      	strb	r3, [r6, #0]
 800d33a:	6923      	ldr	r3, [r4, #16]
 800d33c:	441f      	add	r7, r3
 800d33e:	6127      	str	r7, [r4, #16]
 800d340:	2000      	movs	r0, #0
 800d342:	e7cb      	b.n	800d2dc <_scanf_chars+0x44>
 800d344:	0800efe1 	.word	0x0800efe1

0800d348 <_scanf_i>:
 800d348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d34c:	4698      	mov	r8, r3
 800d34e:	4b74      	ldr	r3, [pc, #464]	; (800d520 <_scanf_i+0x1d8>)
 800d350:	460c      	mov	r4, r1
 800d352:	4682      	mov	sl, r0
 800d354:	4616      	mov	r6, r2
 800d356:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d35a:	b087      	sub	sp, #28
 800d35c:	ab03      	add	r3, sp, #12
 800d35e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d362:	4b70      	ldr	r3, [pc, #448]	; (800d524 <_scanf_i+0x1dc>)
 800d364:	69a1      	ldr	r1, [r4, #24]
 800d366:	4a70      	ldr	r2, [pc, #448]	; (800d528 <_scanf_i+0x1e0>)
 800d368:	2903      	cmp	r1, #3
 800d36a:	bf18      	it	ne
 800d36c:	461a      	movne	r2, r3
 800d36e:	68a3      	ldr	r3, [r4, #8]
 800d370:	9201      	str	r2, [sp, #4]
 800d372:	1e5a      	subs	r2, r3, #1
 800d374:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800d378:	bf88      	it	hi
 800d37a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800d37e:	4627      	mov	r7, r4
 800d380:	bf82      	ittt	hi
 800d382:	eb03 0905 	addhi.w	r9, r3, r5
 800d386:	f240 135d 	movwhi	r3, #349	; 0x15d
 800d38a:	60a3      	strhi	r3, [r4, #8]
 800d38c:	f857 3b1c 	ldr.w	r3, [r7], #28
 800d390:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800d394:	bf98      	it	ls
 800d396:	f04f 0900 	movls.w	r9, #0
 800d39a:	6023      	str	r3, [r4, #0]
 800d39c:	463d      	mov	r5, r7
 800d39e:	f04f 0b00 	mov.w	fp, #0
 800d3a2:	6831      	ldr	r1, [r6, #0]
 800d3a4:	ab03      	add	r3, sp, #12
 800d3a6:	7809      	ldrb	r1, [r1, #0]
 800d3a8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800d3ac:	2202      	movs	r2, #2
 800d3ae:	f7f2 ff5f 	bl	8000270 <memchr>
 800d3b2:	b328      	cbz	r0, 800d400 <_scanf_i+0xb8>
 800d3b4:	f1bb 0f01 	cmp.w	fp, #1
 800d3b8:	d159      	bne.n	800d46e <_scanf_i+0x126>
 800d3ba:	6862      	ldr	r2, [r4, #4]
 800d3bc:	b92a      	cbnz	r2, 800d3ca <_scanf_i+0x82>
 800d3be:	6822      	ldr	r2, [r4, #0]
 800d3c0:	2308      	movs	r3, #8
 800d3c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d3c6:	6063      	str	r3, [r4, #4]
 800d3c8:	6022      	str	r2, [r4, #0]
 800d3ca:	6822      	ldr	r2, [r4, #0]
 800d3cc:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800d3d0:	6022      	str	r2, [r4, #0]
 800d3d2:	68a2      	ldr	r2, [r4, #8]
 800d3d4:	1e51      	subs	r1, r2, #1
 800d3d6:	60a1      	str	r1, [r4, #8]
 800d3d8:	b192      	cbz	r2, 800d400 <_scanf_i+0xb8>
 800d3da:	6832      	ldr	r2, [r6, #0]
 800d3dc:	1c51      	adds	r1, r2, #1
 800d3de:	6031      	str	r1, [r6, #0]
 800d3e0:	7812      	ldrb	r2, [r2, #0]
 800d3e2:	f805 2b01 	strb.w	r2, [r5], #1
 800d3e6:	6872      	ldr	r2, [r6, #4]
 800d3e8:	3a01      	subs	r2, #1
 800d3ea:	2a00      	cmp	r2, #0
 800d3ec:	6072      	str	r2, [r6, #4]
 800d3ee:	dc07      	bgt.n	800d400 <_scanf_i+0xb8>
 800d3f0:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800d3f4:	4631      	mov	r1, r6
 800d3f6:	4650      	mov	r0, sl
 800d3f8:	4790      	blx	r2
 800d3fa:	2800      	cmp	r0, #0
 800d3fc:	f040 8085 	bne.w	800d50a <_scanf_i+0x1c2>
 800d400:	f10b 0b01 	add.w	fp, fp, #1
 800d404:	f1bb 0f03 	cmp.w	fp, #3
 800d408:	d1cb      	bne.n	800d3a2 <_scanf_i+0x5a>
 800d40a:	6863      	ldr	r3, [r4, #4]
 800d40c:	b90b      	cbnz	r3, 800d412 <_scanf_i+0xca>
 800d40e:	230a      	movs	r3, #10
 800d410:	6063      	str	r3, [r4, #4]
 800d412:	6863      	ldr	r3, [r4, #4]
 800d414:	4945      	ldr	r1, [pc, #276]	; (800d52c <_scanf_i+0x1e4>)
 800d416:	6960      	ldr	r0, [r4, #20]
 800d418:	1ac9      	subs	r1, r1, r3
 800d41a:	f000 f8b5 	bl	800d588 <__sccl>
 800d41e:	f04f 0b00 	mov.w	fp, #0
 800d422:	68a3      	ldr	r3, [r4, #8]
 800d424:	6822      	ldr	r2, [r4, #0]
 800d426:	2b00      	cmp	r3, #0
 800d428:	d03d      	beq.n	800d4a6 <_scanf_i+0x15e>
 800d42a:	6831      	ldr	r1, [r6, #0]
 800d42c:	6960      	ldr	r0, [r4, #20]
 800d42e:	f891 c000 	ldrb.w	ip, [r1]
 800d432:	f810 000c 	ldrb.w	r0, [r0, ip]
 800d436:	2800      	cmp	r0, #0
 800d438:	d035      	beq.n	800d4a6 <_scanf_i+0x15e>
 800d43a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800d43e:	d124      	bne.n	800d48a <_scanf_i+0x142>
 800d440:	0510      	lsls	r0, r2, #20
 800d442:	d522      	bpl.n	800d48a <_scanf_i+0x142>
 800d444:	f10b 0b01 	add.w	fp, fp, #1
 800d448:	f1b9 0f00 	cmp.w	r9, #0
 800d44c:	d003      	beq.n	800d456 <_scanf_i+0x10e>
 800d44e:	3301      	adds	r3, #1
 800d450:	f109 39ff 	add.w	r9, r9, #4294967295
 800d454:	60a3      	str	r3, [r4, #8]
 800d456:	6873      	ldr	r3, [r6, #4]
 800d458:	3b01      	subs	r3, #1
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	6073      	str	r3, [r6, #4]
 800d45e:	dd1b      	ble.n	800d498 <_scanf_i+0x150>
 800d460:	6833      	ldr	r3, [r6, #0]
 800d462:	3301      	adds	r3, #1
 800d464:	6033      	str	r3, [r6, #0]
 800d466:	68a3      	ldr	r3, [r4, #8]
 800d468:	3b01      	subs	r3, #1
 800d46a:	60a3      	str	r3, [r4, #8]
 800d46c:	e7d9      	b.n	800d422 <_scanf_i+0xda>
 800d46e:	f1bb 0f02 	cmp.w	fp, #2
 800d472:	d1ae      	bne.n	800d3d2 <_scanf_i+0x8a>
 800d474:	6822      	ldr	r2, [r4, #0]
 800d476:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800d47a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800d47e:	d1bf      	bne.n	800d400 <_scanf_i+0xb8>
 800d480:	2310      	movs	r3, #16
 800d482:	6063      	str	r3, [r4, #4]
 800d484:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d488:	e7a2      	b.n	800d3d0 <_scanf_i+0x88>
 800d48a:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800d48e:	6022      	str	r2, [r4, #0]
 800d490:	780b      	ldrb	r3, [r1, #0]
 800d492:	f805 3b01 	strb.w	r3, [r5], #1
 800d496:	e7de      	b.n	800d456 <_scanf_i+0x10e>
 800d498:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800d49c:	4631      	mov	r1, r6
 800d49e:	4650      	mov	r0, sl
 800d4a0:	4798      	blx	r3
 800d4a2:	2800      	cmp	r0, #0
 800d4a4:	d0df      	beq.n	800d466 <_scanf_i+0x11e>
 800d4a6:	6823      	ldr	r3, [r4, #0]
 800d4a8:	05d9      	lsls	r1, r3, #23
 800d4aa:	d50d      	bpl.n	800d4c8 <_scanf_i+0x180>
 800d4ac:	42bd      	cmp	r5, r7
 800d4ae:	d909      	bls.n	800d4c4 <_scanf_i+0x17c>
 800d4b0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800d4b4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d4b8:	4632      	mov	r2, r6
 800d4ba:	4650      	mov	r0, sl
 800d4bc:	4798      	blx	r3
 800d4be:	f105 39ff 	add.w	r9, r5, #4294967295
 800d4c2:	464d      	mov	r5, r9
 800d4c4:	42bd      	cmp	r5, r7
 800d4c6:	d028      	beq.n	800d51a <_scanf_i+0x1d2>
 800d4c8:	6822      	ldr	r2, [r4, #0]
 800d4ca:	f012 0210 	ands.w	r2, r2, #16
 800d4ce:	d113      	bne.n	800d4f8 <_scanf_i+0x1b0>
 800d4d0:	702a      	strb	r2, [r5, #0]
 800d4d2:	6863      	ldr	r3, [r4, #4]
 800d4d4:	9e01      	ldr	r6, [sp, #4]
 800d4d6:	4639      	mov	r1, r7
 800d4d8:	4650      	mov	r0, sl
 800d4da:	47b0      	blx	r6
 800d4dc:	f8d8 3000 	ldr.w	r3, [r8]
 800d4e0:	6821      	ldr	r1, [r4, #0]
 800d4e2:	1d1a      	adds	r2, r3, #4
 800d4e4:	f8c8 2000 	str.w	r2, [r8]
 800d4e8:	f011 0f20 	tst.w	r1, #32
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	d00f      	beq.n	800d510 <_scanf_i+0x1c8>
 800d4f0:	6018      	str	r0, [r3, #0]
 800d4f2:	68e3      	ldr	r3, [r4, #12]
 800d4f4:	3301      	adds	r3, #1
 800d4f6:	60e3      	str	r3, [r4, #12]
 800d4f8:	1bed      	subs	r5, r5, r7
 800d4fa:	44ab      	add	fp, r5
 800d4fc:	6925      	ldr	r5, [r4, #16]
 800d4fe:	445d      	add	r5, fp
 800d500:	6125      	str	r5, [r4, #16]
 800d502:	2000      	movs	r0, #0
 800d504:	b007      	add	sp, #28
 800d506:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d50a:	f04f 0b00 	mov.w	fp, #0
 800d50e:	e7ca      	b.n	800d4a6 <_scanf_i+0x15e>
 800d510:	07ca      	lsls	r2, r1, #31
 800d512:	bf4c      	ite	mi
 800d514:	8018      	strhmi	r0, [r3, #0]
 800d516:	6018      	strpl	r0, [r3, #0]
 800d518:	e7eb      	b.n	800d4f2 <_scanf_i+0x1aa>
 800d51a:	2001      	movs	r0, #1
 800d51c:	e7f2      	b.n	800d504 <_scanf_i+0x1bc>
 800d51e:	bf00      	nop
 800d520:	0800ef2c 	.word	0x0800ef2c
 800d524:	0800d6f5 	.word	0x0800d6f5
 800d528:	0800ad91 	.word	0x0800ad91
 800d52c:	0800f37e 	.word	0x0800f37e

0800d530 <_read_r>:
 800d530:	b538      	push	{r3, r4, r5, lr}
 800d532:	4d07      	ldr	r5, [pc, #28]	; (800d550 <_read_r+0x20>)
 800d534:	4604      	mov	r4, r0
 800d536:	4608      	mov	r0, r1
 800d538:	4611      	mov	r1, r2
 800d53a:	2200      	movs	r2, #0
 800d53c:	602a      	str	r2, [r5, #0]
 800d53e:	461a      	mov	r2, r3
 800d540:	f7f5 fe00 	bl	8003144 <_read>
 800d544:	1c43      	adds	r3, r0, #1
 800d546:	d102      	bne.n	800d54e <_read_r+0x1e>
 800d548:	682b      	ldr	r3, [r5, #0]
 800d54a:	b103      	cbz	r3, 800d54e <_read_r+0x1e>
 800d54c:	6023      	str	r3, [r4, #0]
 800d54e:	bd38      	pop	{r3, r4, r5, pc}
 800d550:	20018828 	.word	0x20018828
 800d554:	00000000 	.word	0x00000000

0800d558 <nan>:
 800d558:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d560 <nan+0x8>
 800d55c:	4770      	bx	lr
 800d55e:	bf00      	nop
 800d560:	00000000 	.word	0x00000000
 800d564:	7ff80000 	.word	0x7ff80000

0800d568 <_sbrk_r>:
 800d568:	b538      	push	{r3, r4, r5, lr}
 800d56a:	4d06      	ldr	r5, [pc, #24]	; (800d584 <_sbrk_r+0x1c>)
 800d56c:	2300      	movs	r3, #0
 800d56e:	4604      	mov	r4, r0
 800d570:	4608      	mov	r0, r1
 800d572:	602b      	str	r3, [r5, #0]
 800d574:	f7f5 fe54 	bl	8003220 <_sbrk>
 800d578:	1c43      	adds	r3, r0, #1
 800d57a:	d102      	bne.n	800d582 <_sbrk_r+0x1a>
 800d57c:	682b      	ldr	r3, [r5, #0]
 800d57e:	b103      	cbz	r3, 800d582 <_sbrk_r+0x1a>
 800d580:	6023      	str	r3, [r4, #0]
 800d582:	bd38      	pop	{r3, r4, r5, pc}
 800d584:	20018828 	.word	0x20018828

0800d588 <__sccl>:
 800d588:	b570      	push	{r4, r5, r6, lr}
 800d58a:	780b      	ldrb	r3, [r1, #0]
 800d58c:	4604      	mov	r4, r0
 800d58e:	2b5e      	cmp	r3, #94	; 0x5e
 800d590:	bf0b      	itete	eq
 800d592:	784b      	ldrbeq	r3, [r1, #1]
 800d594:	1c48      	addne	r0, r1, #1
 800d596:	1c88      	addeq	r0, r1, #2
 800d598:	2200      	movne	r2, #0
 800d59a:	bf08      	it	eq
 800d59c:	2201      	moveq	r2, #1
 800d59e:	1e61      	subs	r1, r4, #1
 800d5a0:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800d5a4:	f801 2f01 	strb.w	r2, [r1, #1]!
 800d5a8:	42a9      	cmp	r1, r5
 800d5aa:	d1fb      	bne.n	800d5a4 <__sccl+0x1c>
 800d5ac:	b90b      	cbnz	r3, 800d5b2 <__sccl+0x2a>
 800d5ae:	3801      	subs	r0, #1
 800d5b0:	bd70      	pop	{r4, r5, r6, pc}
 800d5b2:	f082 0101 	eor.w	r1, r2, #1
 800d5b6:	54e1      	strb	r1, [r4, r3]
 800d5b8:	1c42      	adds	r2, r0, #1
 800d5ba:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 800d5be:	2d2d      	cmp	r5, #45	; 0x2d
 800d5c0:	f102 36ff 	add.w	r6, r2, #4294967295
 800d5c4:	4610      	mov	r0, r2
 800d5c6:	d006      	beq.n	800d5d6 <__sccl+0x4e>
 800d5c8:	2d5d      	cmp	r5, #93	; 0x5d
 800d5ca:	d0f1      	beq.n	800d5b0 <__sccl+0x28>
 800d5cc:	b90d      	cbnz	r5, 800d5d2 <__sccl+0x4a>
 800d5ce:	4630      	mov	r0, r6
 800d5d0:	e7ee      	b.n	800d5b0 <__sccl+0x28>
 800d5d2:	462b      	mov	r3, r5
 800d5d4:	e7ef      	b.n	800d5b6 <__sccl+0x2e>
 800d5d6:	7816      	ldrb	r6, [r2, #0]
 800d5d8:	2e5d      	cmp	r6, #93	; 0x5d
 800d5da:	d0fa      	beq.n	800d5d2 <__sccl+0x4a>
 800d5dc:	42b3      	cmp	r3, r6
 800d5de:	dcf8      	bgt.n	800d5d2 <__sccl+0x4a>
 800d5e0:	4618      	mov	r0, r3
 800d5e2:	3001      	adds	r0, #1
 800d5e4:	4286      	cmp	r6, r0
 800d5e6:	5421      	strb	r1, [r4, r0]
 800d5e8:	dcfb      	bgt.n	800d5e2 <__sccl+0x5a>
 800d5ea:	43d8      	mvns	r0, r3
 800d5ec:	4430      	add	r0, r6
 800d5ee:	1c5d      	adds	r5, r3, #1
 800d5f0:	42b3      	cmp	r3, r6
 800d5f2:	bfa8      	it	ge
 800d5f4:	2000      	movge	r0, #0
 800d5f6:	182b      	adds	r3, r5, r0
 800d5f8:	3202      	adds	r2, #2
 800d5fa:	e7de      	b.n	800d5ba <__sccl+0x32>

0800d5fc <_strtoul_l.isra.0>:
 800d5fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d600:	4e3b      	ldr	r6, [pc, #236]	; (800d6f0 <_strtoul_l.isra.0+0xf4>)
 800d602:	4686      	mov	lr, r0
 800d604:	468c      	mov	ip, r1
 800d606:	4660      	mov	r0, ip
 800d608:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800d60c:	5da5      	ldrb	r5, [r4, r6]
 800d60e:	f015 0508 	ands.w	r5, r5, #8
 800d612:	d1f8      	bne.n	800d606 <_strtoul_l.isra.0+0xa>
 800d614:	2c2d      	cmp	r4, #45	; 0x2d
 800d616:	d134      	bne.n	800d682 <_strtoul_l.isra.0+0x86>
 800d618:	f89c 4000 	ldrb.w	r4, [ip]
 800d61c:	f04f 0801 	mov.w	r8, #1
 800d620:	f100 0c02 	add.w	ip, r0, #2
 800d624:	2b00      	cmp	r3, #0
 800d626:	d05e      	beq.n	800d6e6 <_strtoul_l.isra.0+0xea>
 800d628:	2b10      	cmp	r3, #16
 800d62a:	d10c      	bne.n	800d646 <_strtoul_l.isra.0+0x4a>
 800d62c:	2c30      	cmp	r4, #48	; 0x30
 800d62e:	d10a      	bne.n	800d646 <_strtoul_l.isra.0+0x4a>
 800d630:	f89c 0000 	ldrb.w	r0, [ip]
 800d634:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800d638:	2858      	cmp	r0, #88	; 0x58
 800d63a:	d14f      	bne.n	800d6dc <_strtoul_l.isra.0+0xe0>
 800d63c:	f89c 4001 	ldrb.w	r4, [ip, #1]
 800d640:	2310      	movs	r3, #16
 800d642:	f10c 0c02 	add.w	ip, ip, #2
 800d646:	f04f 37ff 	mov.w	r7, #4294967295
 800d64a:	2500      	movs	r5, #0
 800d64c:	fbb7 f7f3 	udiv	r7, r7, r3
 800d650:	fb03 f907 	mul.w	r9, r3, r7
 800d654:	ea6f 0909 	mvn.w	r9, r9
 800d658:	4628      	mov	r0, r5
 800d65a:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800d65e:	2e09      	cmp	r6, #9
 800d660:	d818      	bhi.n	800d694 <_strtoul_l.isra.0+0x98>
 800d662:	4634      	mov	r4, r6
 800d664:	42a3      	cmp	r3, r4
 800d666:	dd24      	ble.n	800d6b2 <_strtoul_l.isra.0+0xb6>
 800d668:	2d00      	cmp	r5, #0
 800d66a:	db1f      	blt.n	800d6ac <_strtoul_l.isra.0+0xb0>
 800d66c:	4287      	cmp	r7, r0
 800d66e:	d31d      	bcc.n	800d6ac <_strtoul_l.isra.0+0xb0>
 800d670:	d101      	bne.n	800d676 <_strtoul_l.isra.0+0x7a>
 800d672:	45a1      	cmp	r9, r4
 800d674:	db1a      	blt.n	800d6ac <_strtoul_l.isra.0+0xb0>
 800d676:	fb00 4003 	mla	r0, r0, r3, r4
 800d67a:	2501      	movs	r5, #1
 800d67c:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800d680:	e7eb      	b.n	800d65a <_strtoul_l.isra.0+0x5e>
 800d682:	2c2b      	cmp	r4, #43	; 0x2b
 800d684:	bf08      	it	eq
 800d686:	f89c 4000 	ldrbeq.w	r4, [ip]
 800d68a:	46a8      	mov	r8, r5
 800d68c:	bf08      	it	eq
 800d68e:	f100 0c02 	addeq.w	ip, r0, #2
 800d692:	e7c7      	b.n	800d624 <_strtoul_l.isra.0+0x28>
 800d694:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800d698:	2e19      	cmp	r6, #25
 800d69a:	d801      	bhi.n	800d6a0 <_strtoul_l.isra.0+0xa4>
 800d69c:	3c37      	subs	r4, #55	; 0x37
 800d69e:	e7e1      	b.n	800d664 <_strtoul_l.isra.0+0x68>
 800d6a0:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 800d6a4:	2e19      	cmp	r6, #25
 800d6a6:	d804      	bhi.n	800d6b2 <_strtoul_l.isra.0+0xb6>
 800d6a8:	3c57      	subs	r4, #87	; 0x57
 800d6aa:	e7db      	b.n	800d664 <_strtoul_l.isra.0+0x68>
 800d6ac:	f04f 35ff 	mov.w	r5, #4294967295
 800d6b0:	e7e4      	b.n	800d67c <_strtoul_l.isra.0+0x80>
 800d6b2:	2d00      	cmp	r5, #0
 800d6b4:	da07      	bge.n	800d6c6 <_strtoul_l.isra.0+0xca>
 800d6b6:	2322      	movs	r3, #34	; 0x22
 800d6b8:	f8ce 3000 	str.w	r3, [lr]
 800d6bc:	f04f 30ff 	mov.w	r0, #4294967295
 800d6c0:	b942      	cbnz	r2, 800d6d4 <_strtoul_l.isra.0+0xd8>
 800d6c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d6c6:	f1b8 0f00 	cmp.w	r8, #0
 800d6ca:	d000      	beq.n	800d6ce <_strtoul_l.isra.0+0xd2>
 800d6cc:	4240      	negs	r0, r0
 800d6ce:	2a00      	cmp	r2, #0
 800d6d0:	d0f7      	beq.n	800d6c2 <_strtoul_l.isra.0+0xc6>
 800d6d2:	b10d      	cbz	r5, 800d6d8 <_strtoul_l.isra.0+0xdc>
 800d6d4:	f10c 31ff 	add.w	r1, ip, #4294967295
 800d6d8:	6011      	str	r1, [r2, #0]
 800d6da:	e7f2      	b.n	800d6c2 <_strtoul_l.isra.0+0xc6>
 800d6dc:	2430      	movs	r4, #48	; 0x30
 800d6de:	2b00      	cmp	r3, #0
 800d6e0:	d1b1      	bne.n	800d646 <_strtoul_l.isra.0+0x4a>
 800d6e2:	2308      	movs	r3, #8
 800d6e4:	e7af      	b.n	800d646 <_strtoul_l.isra.0+0x4a>
 800d6e6:	2c30      	cmp	r4, #48	; 0x30
 800d6e8:	d0a2      	beq.n	800d630 <_strtoul_l.isra.0+0x34>
 800d6ea:	230a      	movs	r3, #10
 800d6ec:	e7ab      	b.n	800d646 <_strtoul_l.isra.0+0x4a>
 800d6ee:	bf00      	nop
 800d6f0:	0800efe1 	.word	0x0800efe1

0800d6f4 <_strtoul_r>:
 800d6f4:	f7ff bf82 	b.w	800d5fc <_strtoul_l.isra.0>

0800d6f8 <__submore>:
 800d6f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d6fc:	460c      	mov	r4, r1
 800d6fe:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800d700:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d704:	4299      	cmp	r1, r3
 800d706:	d11d      	bne.n	800d744 <__submore+0x4c>
 800d708:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800d70c:	f7ff fa3c 	bl	800cb88 <_malloc_r>
 800d710:	b918      	cbnz	r0, 800d71a <__submore+0x22>
 800d712:	f04f 30ff 	mov.w	r0, #4294967295
 800d716:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d71a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d71e:	63a3      	str	r3, [r4, #56]	; 0x38
 800d720:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800d724:	6360      	str	r0, [r4, #52]	; 0x34
 800d726:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800d72a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800d72e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800d732:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800d736:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800d73a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800d73e:	6020      	str	r0, [r4, #0]
 800d740:	2000      	movs	r0, #0
 800d742:	e7e8      	b.n	800d716 <__submore+0x1e>
 800d744:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800d746:	0077      	lsls	r7, r6, #1
 800d748:	463a      	mov	r2, r7
 800d74a:	f000 fa2d 	bl	800dba8 <_realloc_r>
 800d74e:	4605      	mov	r5, r0
 800d750:	2800      	cmp	r0, #0
 800d752:	d0de      	beq.n	800d712 <__submore+0x1a>
 800d754:	eb00 0806 	add.w	r8, r0, r6
 800d758:	4601      	mov	r1, r0
 800d75a:	4632      	mov	r2, r6
 800d75c:	4640      	mov	r0, r8
 800d75e:	f7fe fce9 	bl	800c134 <memcpy>
 800d762:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800d766:	f8c4 8000 	str.w	r8, [r4]
 800d76a:	e7e9      	b.n	800d740 <__submore+0x48>

0800d76c <__ascii_wctomb>:
 800d76c:	b149      	cbz	r1, 800d782 <__ascii_wctomb+0x16>
 800d76e:	2aff      	cmp	r2, #255	; 0xff
 800d770:	bf85      	ittet	hi
 800d772:	238a      	movhi	r3, #138	; 0x8a
 800d774:	6003      	strhi	r3, [r0, #0]
 800d776:	700a      	strbls	r2, [r1, #0]
 800d778:	f04f 30ff 	movhi.w	r0, #4294967295
 800d77c:	bf98      	it	ls
 800d77e:	2001      	movls	r0, #1
 800d780:	4770      	bx	lr
 800d782:	4608      	mov	r0, r1
 800d784:	4770      	bx	lr
	...

0800d788 <__assert_func>:
 800d788:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d78a:	4614      	mov	r4, r2
 800d78c:	461a      	mov	r2, r3
 800d78e:	4b09      	ldr	r3, [pc, #36]	; (800d7b4 <__assert_func+0x2c>)
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	4605      	mov	r5, r0
 800d794:	68d8      	ldr	r0, [r3, #12]
 800d796:	b14c      	cbz	r4, 800d7ac <__assert_func+0x24>
 800d798:	4b07      	ldr	r3, [pc, #28]	; (800d7b8 <__assert_func+0x30>)
 800d79a:	9100      	str	r1, [sp, #0]
 800d79c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d7a0:	4906      	ldr	r1, [pc, #24]	; (800d7bc <__assert_func+0x34>)
 800d7a2:	462b      	mov	r3, r5
 800d7a4:	f000 f9a6 	bl	800daf4 <fiprintf>
 800d7a8:	f000 fc3e 	bl	800e028 <abort>
 800d7ac:	4b04      	ldr	r3, [pc, #16]	; (800d7c0 <__assert_func+0x38>)
 800d7ae:	461c      	mov	r4, r3
 800d7b0:	e7f3      	b.n	800d79a <__assert_func+0x12>
 800d7b2:	bf00      	nop
 800d7b4:	20000124 	.word	0x20000124
 800d7b8:	0800f380 	.word	0x0800f380
 800d7bc:	0800f38d 	.word	0x0800f38d
 800d7c0:	0800f3bb 	.word	0x0800f3bb

0800d7c4 <__sflush_r>:
 800d7c4:	898a      	ldrh	r2, [r1, #12]
 800d7c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7ca:	4605      	mov	r5, r0
 800d7cc:	0710      	lsls	r0, r2, #28
 800d7ce:	460c      	mov	r4, r1
 800d7d0:	d458      	bmi.n	800d884 <__sflush_r+0xc0>
 800d7d2:	684b      	ldr	r3, [r1, #4]
 800d7d4:	2b00      	cmp	r3, #0
 800d7d6:	dc05      	bgt.n	800d7e4 <__sflush_r+0x20>
 800d7d8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	dc02      	bgt.n	800d7e4 <__sflush_r+0x20>
 800d7de:	2000      	movs	r0, #0
 800d7e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d7e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d7e6:	2e00      	cmp	r6, #0
 800d7e8:	d0f9      	beq.n	800d7de <__sflush_r+0x1a>
 800d7ea:	2300      	movs	r3, #0
 800d7ec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d7f0:	682f      	ldr	r7, [r5, #0]
 800d7f2:	602b      	str	r3, [r5, #0]
 800d7f4:	d032      	beq.n	800d85c <__sflush_r+0x98>
 800d7f6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d7f8:	89a3      	ldrh	r3, [r4, #12]
 800d7fa:	075a      	lsls	r2, r3, #29
 800d7fc:	d505      	bpl.n	800d80a <__sflush_r+0x46>
 800d7fe:	6863      	ldr	r3, [r4, #4]
 800d800:	1ac0      	subs	r0, r0, r3
 800d802:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d804:	b10b      	cbz	r3, 800d80a <__sflush_r+0x46>
 800d806:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d808:	1ac0      	subs	r0, r0, r3
 800d80a:	2300      	movs	r3, #0
 800d80c:	4602      	mov	r2, r0
 800d80e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d810:	6a21      	ldr	r1, [r4, #32]
 800d812:	4628      	mov	r0, r5
 800d814:	47b0      	blx	r6
 800d816:	1c43      	adds	r3, r0, #1
 800d818:	89a3      	ldrh	r3, [r4, #12]
 800d81a:	d106      	bne.n	800d82a <__sflush_r+0x66>
 800d81c:	6829      	ldr	r1, [r5, #0]
 800d81e:	291d      	cmp	r1, #29
 800d820:	d82c      	bhi.n	800d87c <__sflush_r+0xb8>
 800d822:	4a2a      	ldr	r2, [pc, #168]	; (800d8cc <__sflush_r+0x108>)
 800d824:	40ca      	lsrs	r2, r1
 800d826:	07d6      	lsls	r6, r2, #31
 800d828:	d528      	bpl.n	800d87c <__sflush_r+0xb8>
 800d82a:	2200      	movs	r2, #0
 800d82c:	6062      	str	r2, [r4, #4]
 800d82e:	04d9      	lsls	r1, r3, #19
 800d830:	6922      	ldr	r2, [r4, #16]
 800d832:	6022      	str	r2, [r4, #0]
 800d834:	d504      	bpl.n	800d840 <__sflush_r+0x7c>
 800d836:	1c42      	adds	r2, r0, #1
 800d838:	d101      	bne.n	800d83e <__sflush_r+0x7a>
 800d83a:	682b      	ldr	r3, [r5, #0]
 800d83c:	b903      	cbnz	r3, 800d840 <__sflush_r+0x7c>
 800d83e:	6560      	str	r0, [r4, #84]	; 0x54
 800d840:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d842:	602f      	str	r7, [r5, #0]
 800d844:	2900      	cmp	r1, #0
 800d846:	d0ca      	beq.n	800d7de <__sflush_r+0x1a>
 800d848:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d84c:	4299      	cmp	r1, r3
 800d84e:	d002      	beq.n	800d856 <__sflush_r+0x92>
 800d850:	4628      	mov	r0, r5
 800d852:	f7ff f949 	bl	800cae8 <_free_r>
 800d856:	2000      	movs	r0, #0
 800d858:	6360      	str	r0, [r4, #52]	; 0x34
 800d85a:	e7c1      	b.n	800d7e0 <__sflush_r+0x1c>
 800d85c:	6a21      	ldr	r1, [r4, #32]
 800d85e:	2301      	movs	r3, #1
 800d860:	4628      	mov	r0, r5
 800d862:	47b0      	blx	r6
 800d864:	1c41      	adds	r1, r0, #1
 800d866:	d1c7      	bne.n	800d7f8 <__sflush_r+0x34>
 800d868:	682b      	ldr	r3, [r5, #0]
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	d0c4      	beq.n	800d7f8 <__sflush_r+0x34>
 800d86e:	2b1d      	cmp	r3, #29
 800d870:	d001      	beq.n	800d876 <__sflush_r+0xb2>
 800d872:	2b16      	cmp	r3, #22
 800d874:	d101      	bne.n	800d87a <__sflush_r+0xb6>
 800d876:	602f      	str	r7, [r5, #0]
 800d878:	e7b1      	b.n	800d7de <__sflush_r+0x1a>
 800d87a:	89a3      	ldrh	r3, [r4, #12]
 800d87c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d880:	81a3      	strh	r3, [r4, #12]
 800d882:	e7ad      	b.n	800d7e0 <__sflush_r+0x1c>
 800d884:	690f      	ldr	r7, [r1, #16]
 800d886:	2f00      	cmp	r7, #0
 800d888:	d0a9      	beq.n	800d7de <__sflush_r+0x1a>
 800d88a:	0793      	lsls	r3, r2, #30
 800d88c:	680e      	ldr	r6, [r1, #0]
 800d88e:	bf08      	it	eq
 800d890:	694b      	ldreq	r3, [r1, #20]
 800d892:	600f      	str	r7, [r1, #0]
 800d894:	bf18      	it	ne
 800d896:	2300      	movne	r3, #0
 800d898:	eba6 0807 	sub.w	r8, r6, r7
 800d89c:	608b      	str	r3, [r1, #8]
 800d89e:	f1b8 0f00 	cmp.w	r8, #0
 800d8a2:	dd9c      	ble.n	800d7de <__sflush_r+0x1a>
 800d8a4:	6a21      	ldr	r1, [r4, #32]
 800d8a6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d8a8:	4643      	mov	r3, r8
 800d8aa:	463a      	mov	r2, r7
 800d8ac:	4628      	mov	r0, r5
 800d8ae:	47b0      	blx	r6
 800d8b0:	2800      	cmp	r0, #0
 800d8b2:	dc06      	bgt.n	800d8c2 <__sflush_r+0xfe>
 800d8b4:	89a3      	ldrh	r3, [r4, #12]
 800d8b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d8ba:	81a3      	strh	r3, [r4, #12]
 800d8bc:	f04f 30ff 	mov.w	r0, #4294967295
 800d8c0:	e78e      	b.n	800d7e0 <__sflush_r+0x1c>
 800d8c2:	4407      	add	r7, r0
 800d8c4:	eba8 0800 	sub.w	r8, r8, r0
 800d8c8:	e7e9      	b.n	800d89e <__sflush_r+0xda>
 800d8ca:	bf00      	nop
 800d8cc:	20400001 	.word	0x20400001

0800d8d0 <_fflush_r>:
 800d8d0:	b538      	push	{r3, r4, r5, lr}
 800d8d2:	690b      	ldr	r3, [r1, #16]
 800d8d4:	4605      	mov	r5, r0
 800d8d6:	460c      	mov	r4, r1
 800d8d8:	b913      	cbnz	r3, 800d8e0 <_fflush_r+0x10>
 800d8da:	2500      	movs	r5, #0
 800d8dc:	4628      	mov	r0, r5
 800d8de:	bd38      	pop	{r3, r4, r5, pc}
 800d8e0:	b118      	cbz	r0, 800d8ea <_fflush_r+0x1a>
 800d8e2:	6983      	ldr	r3, [r0, #24]
 800d8e4:	b90b      	cbnz	r3, 800d8ea <_fflush_r+0x1a>
 800d8e6:	f000 f887 	bl	800d9f8 <__sinit>
 800d8ea:	4b14      	ldr	r3, [pc, #80]	; (800d93c <_fflush_r+0x6c>)
 800d8ec:	429c      	cmp	r4, r3
 800d8ee:	d11b      	bne.n	800d928 <_fflush_r+0x58>
 800d8f0:	686c      	ldr	r4, [r5, #4]
 800d8f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d0ef      	beq.n	800d8da <_fflush_r+0xa>
 800d8fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d8fc:	07d0      	lsls	r0, r2, #31
 800d8fe:	d404      	bmi.n	800d90a <_fflush_r+0x3a>
 800d900:	0599      	lsls	r1, r3, #22
 800d902:	d402      	bmi.n	800d90a <_fflush_r+0x3a>
 800d904:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d906:	f000 f927 	bl	800db58 <__retarget_lock_acquire_recursive>
 800d90a:	4628      	mov	r0, r5
 800d90c:	4621      	mov	r1, r4
 800d90e:	f7ff ff59 	bl	800d7c4 <__sflush_r>
 800d912:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d914:	07da      	lsls	r2, r3, #31
 800d916:	4605      	mov	r5, r0
 800d918:	d4e0      	bmi.n	800d8dc <_fflush_r+0xc>
 800d91a:	89a3      	ldrh	r3, [r4, #12]
 800d91c:	059b      	lsls	r3, r3, #22
 800d91e:	d4dd      	bmi.n	800d8dc <_fflush_r+0xc>
 800d920:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d922:	f000 f91a 	bl	800db5a <__retarget_lock_release_recursive>
 800d926:	e7d9      	b.n	800d8dc <_fflush_r+0xc>
 800d928:	4b05      	ldr	r3, [pc, #20]	; (800d940 <_fflush_r+0x70>)
 800d92a:	429c      	cmp	r4, r3
 800d92c:	d101      	bne.n	800d932 <_fflush_r+0x62>
 800d92e:	68ac      	ldr	r4, [r5, #8]
 800d930:	e7df      	b.n	800d8f2 <_fflush_r+0x22>
 800d932:	4b04      	ldr	r3, [pc, #16]	; (800d944 <_fflush_r+0x74>)
 800d934:	429c      	cmp	r4, r3
 800d936:	bf08      	it	eq
 800d938:	68ec      	ldreq	r4, [r5, #12]
 800d93a:	e7da      	b.n	800d8f2 <_fflush_r+0x22>
 800d93c:	0800f3dc 	.word	0x0800f3dc
 800d940:	0800f3fc 	.word	0x0800f3fc
 800d944:	0800f3bc 	.word	0x0800f3bc

0800d948 <std>:
 800d948:	2300      	movs	r3, #0
 800d94a:	b510      	push	{r4, lr}
 800d94c:	4604      	mov	r4, r0
 800d94e:	e9c0 3300 	strd	r3, r3, [r0]
 800d952:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d956:	6083      	str	r3, [r0, #8]
 800d958:	8181      	strh	r1, [r0, #12]
 800d95a:	6643      	str	r3, [r0, #100]	; 0x64
 800d95c:	81c2      	strh	r2, [r0, #14]
 800d95e:	6183      	str	r3, [r0, #24]
 800d960:	4619      	mov	r1, r3
 800d962:	2208      	movs	r2, #8
 800d964:	305c      	adds	r0, #92	; 0x5c
 800d966:	f7fb fc87 	bl	8009278 <memset>
 800d96a:	4b05      	ldr	r3, [pc, #20]	; (800d980 <std+0x38>)
 800d96c:	6263      	str	r3, [r4, #36]	; 0x24
 800d96e:	4b05      	ldr	r3, [pc, #20]	; (800d984 <std+0x3c>)
 800d970:	62a3      	str	r3, [r4, #40]	; 0x28
 800d972:	4b05      	ldr	r3, [pc, #20]	; (800d988 <std+0x40>)
 800d974:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d976:	4b05      	ldr	r3, [pc, #20]	; (800d98c <std+0x44>)
 800d978:	6224      	str	r4, [r4, #32]
 800d97a:	6323      	str	r3, [r4, #48]	; 0x30
 800d97c:	bd10      	pop	{r4, pc}
 800d97e:	bf00      	nop
 800d980:	08009fb9 	.word	0x08009fb9
 800d984:	08009fdf 	.word	0x08009fdf
 800d988:	0800a017 	.word	0x0800a017
 800d98c:	0800a03b 	.word	0x0800a03b

0800d990 <_cleanup_r>:
 800d990:	4901      	ldr	r1, [pc, #4]	; (800d998 <_cleanup_r+0x8>)
 800d992:	f000 b8c1 	b.w	800db18 <_fwalk_reent>
 800d996:	bf00      	nop
 800d998:	0800d8d1 	.word	0x0800d8d1

0800d99c <__sfmoreglue>:
 800d99c:	b570      	push	{r4, r5, r6, lr}
 800d99e:	1e4a      	subs	r2, r1, #1
 800d9a0:	2568      	movs	r5, #104	; 0x68
 800d9a2:	4355      	muls	r5, r2
 800d9a4:	460e      	mov	r6, r1
 800d9a6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d9aa:	f7ff f8ed 	bl	800cb88 <_malloc_r>
 800d9ae:	4604      	mov	r4, r0
 800d9b0:	b140      	cbz	r0, 800d9c4 <__sfmoreglue+0x28>
 800d9b2:	2100      	movs	r1, #0
 800d9b4:	e9c0 1600 	strd	r1, r6, [r0]
 800d9b8:	300c      	adds	r0, #12
 800d9ba:	60a0      	str	r0, [r4, #8]
 800d9bc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d9c0:	f7fb fc5a 	bl	8009278 <memset>
 800d9c4:	4620      	mov	r0, r4
 800d9c6:	bd70      	pop	{r4, r5, r6, pc}

0800d9c8 <__sfp_lock_acquire>:
 800d9c8:	4801      	ldr	r0, [pc, #4]	; (800d9d0 <__sfp_lock_acquire+0x8>)
 800d9ca:	f000 b8c5 	b.w	800db58 <__retarget_lock_acquire_recursive>
 800d9ce:	bf00      	nop
 800d9d0:	20018834 	.word	0x20018834

0800d9d4 <__sfp_lock_release>:
 800d9d4:	4801      	ldr	r0, [pc, #4]	; (800d9dc <__sfp_lock_release+0x8>)
 800d9d6:	f000 b8c0 	b.w	800db5a <__retarget_lock_release_recursive>
 800d9da:	bf00      	nop
 800d9dc:	20018834 	.word	0x20018834

0800d9e0 <__sinit_lock_acquire>:
 800d9e0:	4801      	ldr	r0, [pc, #4]	; (800d9e8 <__sinit_lock_acquire+0x8>)
 800d9e2:	f000 b8b9 	b.w	800db58 <__retarget_lock_acquire_recursive>
 800d9e6:	bf00      	nop
 800d9e8:	2001882f 	.word	0x2001882f

0800d9ec <__sinit_lock_release>:
 800d9ec:	4801      	ldr	r0, [pc, #4]	; (800d9f4 <__sinit_lock_release+0x8>)
 800d9ee:	f000 b8b4 	b.w	800db5a <__retarget_lock_release_recursive>
 800d9f2:	bf00      	nop
 800d9f4:	2001882f 	.word	0x2001882f

0800d9f8 <__sinit>:
 800d9f8:	b510      	push	{r4, lr}
 800d9fa:	4604      	mov	r4, r0
 800d9fc:	f7ff fff0 	bl	800d9e0 <__sinit_lock_acquire>
 800da00:	69a3      	ldr	r3, [r4, #24]
 800da02:	b11b      	cbz	r3, 800da0c <__sinit+0x14>
 800da04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800da08:	f7ff bff0 	b.w	800d9ec <__sinit_lock_release>
 800da0c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800da10:	6523      	str	r3, [r4, #80]	; 0x50
 800da12:	4b13      	ldr	r3, [pc, #76]	; (800da60 <__sinit+0x68>)
 800da14:	4a13      	ldr	r2, [pc, #76]	; (800da64 <__sinit+0x6c>)
 800da16:	681b      	ldr	r3, [r3, #0]
 800da18:	62a2      	str	r2, [r4, #40]	; 0x28
 800da1a:	42a3      	cmp	r3, r4
 800da1c:	bf04      	itt	eq
 800da1e:	2301      	moveq	r3, #1
 800da20:	61a3      	streq	r3, [r4, #24]
 800da22:	4620      	mov	r0, r4
 800da24:	f000 f820 	bl	800da68 <__sfp>
 800da28:	6060      	str	r0, [r4, #4]
 800da2a:	4620      	mov	r0, r4
 800da2c:	f000 f81c 	bl	800da68 <__sfp>
 800da30:	60a0      	str	r0, [r4, #8]
 800da32:	4620      	mov	r0, r4
 800da34:	f000 f818 	bl	800da68 <__sfp>
 800da38:	2200      	movs	r2, #0
 800da3a:	60e0      	str	r0, [r4, #12]
 800da3c:	2104      	movs	r1, #4
 800da3e:	6860      	ldr	r0, [r4, #4]
 800da40:	f7ff ff82 	bl	800d948 <std>
 800da44:	68a0      	ldr	r0, [r4, #8]
 800da46:	2201      	movs	r2, #1
 800da48:	2109      	movs	r1, #9
 800da4a:	f7ff ff7d 	bl	800d948 <std>
 800da4e:	68e0      	ldr	r0, [r4, #12]
 800da50:	2202      	movs	r2, #2
 800da52:	2112      	movs	r1, #18
 800da54:	f7ff ff78 	bl	800d948 <std>
 800da58:	2301      	movs	r3, #1
 800da5a:	61a3      	str	r3, [r4, #24]
 800da5c:	e7d2      	b.n	800da04 <__sinit+0xc>
 800da5e:	bf00      	nop
 800da60:	0800ef50 	.word	0x0800ef50
 800da64:	0800d991 	.word	0x0800d991

0800da68 <__sfp>:
 800da68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da6a:	4607      	mov	r7, r0
 800da6c:	f7ff ffac 	bl	800d9c8 <__sfp_lock_acquire>
 800da70:	4b1e      	ldr	r3, [pc, #120]	; (800daec <__sfp+0x84>)
 800da72:	681e      	ldr	r6, [r3, #0]
 800da74:	69b3      	ldr	r3, [r6, #24]
 800da76:	b913      	cbnz	r3, 800da7e <__sfp+0x16>
 800da78:	4630      	mov	r0, r6
 800da7a:	f7ff ffbd 	bl	800d9f8 <__sinit>
 800da7e:	3648      	adds	r6, #72	; 0x48
 800da80:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800da84:	3b01      	subs	r3, #1
 800da86:	d503      	bpl.n	800da90 <__sfp+0x28>
 800da88:	6833      	ldr	r3, [r6, #0]
 800da8a:	b30b      	cbz	r3, 800dad0 <__sfp+0x68>
 800da8c:	6836      	ldr	r6, [r6, #0]
 800da8e:	e7f7      	b.n	800da80 <__sfp+0x18>
 800da90:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800da94:	b9d5      	cbnz	r5, 800dacc <__sfp+0x64>
 800da96:	4b16      	ldr	r3, [pc, #88]	; (800daf0 <__sfp+0x88>)
 800da98:	60e3      	str	r3, [r4, #12]
 800da9a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800da9e:	6665      	str	r5, [r4, #100]	; 0x64
 800daa0:	f000 f859 	bl	800db56 <__retarget_lock_init_recursive>
 800daa4:	f7ff ff96 	bl	800d9d4 <__sfp_lock_release>
 800daa8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800daac:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800dab0:	6025      	str	r5, [r4, #0]
 800dab2:	61a5      	str	r5, [r4, #24]
 800dab4:	2208      	movs	r2, #8
 800dab6:	4629      	mov	r1, r5
 800dab8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800dabc:	f7fb fbdc 	bl	8009278 <memset>
 800dac0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800dac4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800dac8:	4620      	mov	r0, r4
 800daca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dacc:	3468      	adds	r4, #104	; 0x68
 800dace:	e7d9      	b.n	800da84 <__sfp+0x1c>
 800dad0:	2104      	movs	r1, #4
 800dad2:	4638      	mov	r0, r7
 800dad4:	f7ff ff62 	bl	800d99c <__sfmoreglue>
 800dad8:	4604      	mov	r4, r0
 800dada:	6030      	str	r0, [r6, #0]
 800dadc:	2800      	cmp	r0, #0
 800dade:	d1d5      	bne.n	800da8c <__sfp+0x24>
 800dae0:	f7ff ff78 	bl	800d9d4 <__sfp_lock_release>
 800dae4:	230c      	movs	r3, #12
 800dae6:	603b      	str	r3, [r7, #0]
 800dae8:	e7ee      	b.n	800dac8 <__sfp+0x60>
 800daea:	bf00      	nop
 800daec:	0800ef50 	.word	0x0800ef50
 800daf0:	ffff0001 	.word	0xffff0001

0800daf4 <fiprintf>:
 800daf4:	b40e      	push	{r1, r2, r3}
 800daf6:	b503      	push	{r0, r1, lr}
 800daf8:	4601      	mov	r1, r0
 800dafa:	ab03      	add	r3, sp, #12
 800dafc:	4805      	ldr	r0, [pc, #20]	; (800db14 <fiprintf+0x20>)
 800dafe:	f853 2b04 	ldr.w	r2, [r3], #4
 800db02:	6800      	ldr	r0, [r0, #0]
 800db04:	9301      	str	r3, [sp, #4]
 800db06:	f000 f89f 	bl	800dc48 <_vfiprintf_r>
 800db0a:	b002      	add	sp, #8
 800db0c:	f85d eb04 	ldr.w	lr, [sp], #4
 800db10:	b003      	add	sp, #12
 800db12:	4770      	bx	lr
 800db14:	20000124 	.word	0x20000124

0800db18 <_fwalk_reent>:
 800db18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800db1c:	4606      	mov	r6, r0
 800db1e:	4688      	mov	r8, r1
 800db20:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800db24:	2700      	movs	r7, #0
 800db26:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800db2a:	f1b9 0901 	subs.w	r9, r9, #1
 800db2e:	d505      	bpl.n	800db3c <_fwalk_reent+0x24>
 800db30:	6824      	ldr	r4, [r4, #0]
 800db32:	2c00      	cmp	r4, #0
 800db34:	d1f7      	bne.n	800db26 <_fwalk_reent+0xe>
 800db36:	4638      	mov	r0, r7
 800db38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800db3c:	89ab      	ldrh	r3, [r5, #12]
 800db3e:	2b01      	cmp	r3, #1
 800db40:	d907      	bls.n	800db52 <_fwalk_reent+0x3a>
 800db42:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800db46:	3301      	adds	r3, #1
 800db48:	d003      	beq.n	800db52 <_fwalk_reent+0x3a>
 800db4a:	4629      	mov	r1, r5
 800db4c:	4630      	mov	r0, r6
 800db4e:	47c0      	blx	r8
 800db50:	4307      	orrs	r7, r0
 800db52:	3568      	adds	r5, #104	; 0x68
 800db54:	e7e9      	b.n	800db2a <_fwalk_reent+0x12>

0800db56 <__retarget_lock_init_recursive>:
 800db56:	4770      	bx	lr

0800db58 <__retarget_lock_acquire_recursive>:
 800db58:	4770      	bx	lr

0800db5a <__retarget_lock_release_recursive>:
 800db5a:	4770      	bx	lr

0800db5c <memmove>:
 800db5c:	4288      	cmp	r0, r1
 800db5e:	b510      	push	{r4, lr}
 800db60:	eb01 0402 	add.w	r4, r1, r2
 800db64:	d902      	bls.n	800db6c <memmove+0x10>
 800db66:	4284      	cmp	r4, r0
 800db68:	4623      	mov	r3, r4
 800db6a:	d807      	bhi.n	800db7c <memmove+0x20>
 800db6c:	1e43      	subs	r3, r0, #1
 800db6e:	42a1      	cmp	r1, r4
 800db70:	d008      	beq.n	800db84 <memmove+0x28>
 800db72:	f811 2b01 	ldrb.w	r2, [r1], #1
 800db76:	f803 2f01 	strb.w	r2, [r3, #1]!
 800db7a:	e7f8      	b.n	800db6e <memmove+0x12>
 800db7c:	4402      	add	r2, r0
 800db7e:	4601      	mov	r1, r0
 800db80:	428a      	cmp	r2, r1
 800db82:	d100      	bne.n	800db86 <memmove+0x2a>
 800db84:	bd10      	pop	{r4, pc}
 800db86:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800db8a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800db8e:	e7f7      	b.n	800db80 <memmove+0x24>

0800db90 <__malloc_lock>:
 800db90:	4801      	ldr	r0, [pc, #4]	; (800db98 <__malloc_lock+0x8>)
 800db92:	f7ff bfe1 	b.w	800db58 <__retarget_lock_acquire_recursive>
 800db96:	bf00      	nop
 800db98:	20018830 	.word	0x20018830

0800db9c <__malloc_unlock>:
 800db9c:	4801      	ldr	r0, [pc, #4]	; (800dba4 <__malloc_unlock+0x8>)
 800db9e:	f7ff bfdc 	b.w	800db5a <__retarget_lock_release_recursive>
 800dba2:	bf00      	nop
 800dba4:	20018830 	.word	0x20018830

0800dba8 <_realloc_r>:
 800dba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbaa:	4607      	mov	r7, r0
 800dbac:	4614      	mov	r4, r2
 800dbae:	460e      	mov	r6, r1
 800dbb0:	b921      	cbnz	r1, 800dbbc <_realloc_r+0x14>
 800dbb2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800dbb6:	4611      	mov	r1, r2
 800dbb8:	f7fe bfe6 	b.w	800cb88 <_malloc_r>
 800dbbc:	b922      	cbnz	r2, 800dbc8 <_realloc_r+0x20>
 800dbbe:	f7fe ff93 	bl	800cae8 <_free_r>
 800dbc2:	4625      	mov	r5, r4
 800dbc4:	4628      	mov	r0, r5
 800dbc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dbc8:	f000 fa9a 	bl	800e100 <_malloc_usable_size_r>
 800dbcc:	42a0      	cmp	r0, r4
 800dbce:	d20f      	bcs.n	800dbf0 <_realloc_r+0x48>
 800dbd0:	4621      	mov	r1, r4
 800dbd2:	4638      	mov	r0, r7
 800dbd4:	f7fe ffd8 	bl	800cb88 <_malloc_r>
 800dbd8:	4605      	mov	r5, r0
 800dbda:	2800      	cmp	r0, #0
 800dbdc:	d0f2      	beq.n	800dbc4 <_realloc_r+0x1c>
 800dbde:	4631      	mov	r1, r6
 800dbe0:	4622      	mov	r2, r4
 800dbe2:	f7fe faa7 	bl	800c134 <memcpy>
 800dbe6:	4631      	mov	r1, r6
 800dbe8:	4638      	mov	r0, r7
 800dbea:	f7fe ff7d 	bl	800cae8 <_free_r>
 800dbee:	e7e9      	b.n	800dbc4 <_realloc_r+0x1c>
 800dbf0:	4635      	mov	r5, r6
 800dbf2:	e7e7      	b.n	800dbc4 <_realloc_r+0x1c>

0800dbf4 <__sfputc_r>:
 800dbf4:	6893      	ldr	r3, [r2, #8]
 800dbf6:	3b01      	subs	r3, #1
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	b410      	push	{r4}
 800dbfc:	6093      	str	r3, [r2, #8]
 800dbfe:	da08      	bge.n	800dc12 <__sfputc_r+0x1e>
 800dc00:	6994      	ldr	r4, [r2, #24]
 800dc02:	42a3      	cmp	r3, r4
 800dc04:	db01      	blt.n	800dc0a <__sfputc_r+0x16>
 800dc06:	290a      	cmp	r1, #10
 800dc08:	d103      	bne.n	800dc12 <__sfputc_r+0x1e>
 800dc0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dc0e:	f000 b94b 	b.w	800dea8 <__swbuf_r>
 800dc12:	6813      	ldr	r3, [r2, #0]
 800dc14:	1c58      	adds	r0, r3, #1
 800dc16:	6010      	str	r0, [r2, #0]
 800dc18:	7019      	strb	r1, [r3, #0]
 800dc1a:	4608      	mov	r0, r1
 800dc1c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dc20:	4770      	bx	lr

0800dc22 <__sfputs_r>:
 800dc22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc24:	4606      	mov	r6, r0
 800dc26:	460f      	mov	r7, r1
 800dc28:	4614      	mov	r4, r2
 800dc2a:	18d5      	adds	r5, r2, r3
 800dc2c:	42ac      	cmp	r4, r5
 800dc2e:	d101      	bne.n	800dc34 <__sfputs_r+0x12>
 800dc30:	2000      	movs	r0, #0
 800dc32:	e007      	b.n	800dc44 <__sfputs_r+0x22>
 800dc34:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dc38:	463a      	mov	r2, r7
 800dc3a:	4630      	mov	r0, r6
 800dc3c:	f7ff ffda 	bl	800dbf4 <__sfputc_r>
 800dc40:	1c43      	adds	r3, r0, #1
 800dc42:	d1f3      	bne.n	800dc2c <__sfputs_r+0xa>
 800dc44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800dc48 <_vfiprintf_r>:
 800dc48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc4c:	460d      	mov	r5, r1
 800dc4e:	b09d      	sub	sp, #116	; 0x74
 800dc50:	4614      	mov	r4, r2
 800dc52:	4698      	mov	r8, r3
 800dc54:	4606      	mov	r6, r0
 800dc56:	b118      	cbz	r0, 800dc60 <_vfiprintf_r+0x18>
 800dc58:	6983      	ldr	r3, [r0, #24]
 800dc5a:	b90b      	cbnz	r3, 800dc60 <_vfiprintf_r+0x18>
 800dc5c:	f7ff fecc 	bl	800d9f8 <__sinit>
 800dc60:	4b89      	ldr	r3, [pc, #548]	; (800de88 <_vfiprintf_r+0x240>)
 800dc62:	429d      	cmp	r5, r3
 800dc64:	d11b      	bne.n	800dc9e <_vfiprintf_r+0x56>
 800dc66:	6875      	ldr	r5, [r6, #4]
 800dc68:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dc6a:	07d9      	lsls	r1, r3, #31
 800dc6c:	d405      	bmi.n	800dc7a <_vfiprintf_r+0x32>
 800dc6e:	89ab      	ldrh	r3, [r5, #12]
 800dc70:	059a      	lsls	r2, r3, #22
 800dc72:	d402      	bmi.n	800dc7a <_vfiprintf_r+0x32>
 800dc74:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dc76:	f7ff ff6f 	bl	800db58 <__retarget_lock_acquire_recursive>
 800dc7a:	89ab      	ldrh	r3, [r5, #12]
 800dc7c:	071b      	lsls	r3, r3, #28
 800dc7e:	d501      	bpl.n	800dc84 <_vfiprintf_r+0x3c>
 800dc80:	692b      	ldr	r3, [r5, #16]
 800dc82:	b9eb      	cbnz	r3, 800dcc0 <_vfiprintf_r+0x78>
 800dc84:	4629      	mov	r1, r5
 800dc86:	4630      	mov	r0, r6
 800dc88:	f000 f960 	bl	800df4c <__swsetup_r>
 800dc8c:	b1c0      	cbz	r0, 800dcc0 <_vfiprintf_r+0x78>
 800dc8e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dc90:	07dc      	lsls	r4, r3, #31
 800dc92:	d50e      	bpl.n	800dcb2 <_vfiprintf_r+0x6a>
 800dc94:	f04f 30ff 	mov.w	r0, #4294967295
 800dc98:	b01d      	add	sp, #116	; 0x74
 800dc9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc9e:	4b7b      	ldr	r3, [pc, #492]	; (800de8c <_vfiprintf_r+0x244>)
 800dca0:	429d      	cmp	r5, r3
 800dca2:	d101      	bne.n	800dca8 <_vfiprintf_r+0x60>
 800dca4:	68b5      	ldr	r5, [r6, #8]
 800dca6:	e7df      	b.n	800dc68 <_vfiprintf_r+0x20>
 800dca8:	4b79      	ldr	r3, [pc, #484]	; (800de90 <_vfiprintf_r+0x248>)
 800dcaa:	429d      	cmp	r5, r3
 800dcac:	bf08      	it	eq
 800dcae:	68f5      	ldreq	r5, [r6, #12]
 800dcb0:	e7da      	b.n	800dc68 <_vfiprintf_r+0x20>
 800dcb2:	89ab      	ldrh	r3, [r5, #12]
 800dcb4:	0598      	lsls	r0, r3, #22
 800dcb6:	d4ed      	bmi.n	800dc94 <_vfiprintf_r+0x4c>
 800dcb8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dcba:	f7ff ff4e 	bl	800db5a <__retarget_lock_release_recursive>
 800dcbe:	e7e9      	b.n	800dc94 <_vfiprintf_r+0x4c>
 800dcc0:	2300      	movs	r3, #0
 800dcc2:	9309      	str	r3, [sp, #36]	; 0x24
 800dcc4:	2320      	movs	r3, #32
 800dcc6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dcca:	f8cd 800c 	str.w	r8, [sp, #12]
 800dcce:	2330      	movs	r3, #48	; 0x30
 800dcd0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800de94 <_vfiprintf_r+0x24c>
 800dcd4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dcd8:	f04f 0901 	mov.w	r9, #1
 800dcdc:	4623      	mov	r3, r4
 800dcde:	469a      	mov	sl, r3
 800dce0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dce4:	b10a      	cbz	r2, 800dcea <_vfiprintf_r+0xa2>
 800dce6:	2a25      	cmp	r2, #37	; 0x25
 800dce8:	d1f9      	bne.n	800dcde <_vfiprintf_r+0x96>
 800dcea:	ebba 0b04 	subs.w	fp, sl, r4
 800dcee:	d00b      	beq.n	800dd08 <_vfiprintf_r+0xc0>
 800dcf0:	465b      	mov	r3, fp
 800dcf2:	4622      	mov	r2, r4
 800dcf4:	4629      	mov	r1, r5
 800dcf6:	4630      	mov	r0, r6
 800dcf8:	f7ff ff93 	bl	800dc22 <__sfputs_r>
 800dcfc:	3001      	adds	r0, #1
 800dcfe:	f000 80aa 	beq.w	800de56 <_vfiprintf_r+0x20e>
 800dd02:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dd04:	445a      	add	r2, fp
 800dd06:	9209      	str	r2, [sp, #36]	; 0x24
 800dd08:	f89a 3000 	ldrb.w	r3, [sl]
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	f000 80a2 	beq.w	800de56 <_vfiprintf_r+0x20e>
 800dd12:	2300      	movs	r3, #0
 800dd14:	f04f 32ff 	mov.w	r2, #4294967295
 800dd18:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dd1c:	f10a 0a01 	add.w	sl, sl, #1
 800dd20:	9304      	str	r3, [sp, #16]
 800dd22:	9307      	str	r3, [sp, #28]
 800dd24:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800dd28:	931a      	str	r3, [sp, #104]	; 0x68
 800dd2a:	4654      	mov	r4, sl
 800dd2c:	2205      	movs	r2, #5
 800dd2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dd32:	4858      	ldr	r0, [pc, #352]	; (800de94 <_vfiprintf_r+0x24c>)
 800dd34:	f7f2 fa9c 	bl	8000270 <memchr>
 800dd38:	9a04      	ldr	r2, [sp, #16]
 800dd3a:	b9d8      	cbnz	r0, 800dd74 <_vfiprintf_r+0x12c>
 800dd3c:	06d1      	lsls	r1, r2, #27
 800dd3e:	bf44      	itt	mi
 800dd40:	2320      	movmi	r3, #32
 800dd42:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dd46:	0713      	lsls	r3, r2, #28
 800dd48:	bf44      	itt	mi
 800dd4a:	232b      	movmi	r3, #43	; 0x2b
 800dd4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dd50:	f89a 3000 	ldrb.w	r3, [sl]
 800dd54:	2b2a      	cmp	r3, #42	; 0x2a
 800dd56:	d015      	beq.n	800dd84 <_vfiprintf_r+0x13c>
 800dd58:	9a07      	ldr	r2, [sp, #28]
 800dd5a:	4654      	mov	r4, sl
 800dd5c:	2000      	movs	r0, #0
 800dd5e:	f04f 0c0a 	mov.w	ip, #10
 800dd62:	4621      	mov	r1, r4
 800dd64:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dd68:	3b30      	subs	r3, #48	; 0x30
 800dd6a:	2b09      	cmp	r3, #9
 800dd6c:	d94e      	bls.n	800de0c <_vfiprintf_r+0x1c4>
 800dd6e:	b1b0      	cbz	r0, 800dd9e <_vfiprintf_r+0x156>
 800dd70:	9207      	str	r2, [sp, #28]
 800dd72:	e014      	b.n	800dd9e <_vfiprintf_r+0x156>
 800dd74:	eba0 0308 	sub.w	r3, r0, r8
 800dd78:	fa09 f303 	lsl.w	r3, r9, r3
 800dd7c:	4313      	orrs	r3, r2
 800dd7e:	9304      	str	r3, [sp, #16]
 800dd80:	46a2      	mov	sl, r4
 800dd82:	e7d2      	b.n	800dd2a <_vfiprintf_r+0xe2>
 800dd84:	9b03      	ldr	r3, [sp, #12]
 800dd86:	1d19      	adds	r1, r3, #4
 800dd88:	681b      	ldr	r3, [r3, #0]
 800dd8a:	9103      	str	r1, [sp, #12]
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	bfbb      	ittet	lt
 800dd90:	425b      	neglt	r3, r3
 800dd92:	f042 0202 	orrlt.w	r2, r2, #2
 800dd96:	9307      	strge	r3, [sp, #28]
 800dd98:	9307      	strlt	r3, [sp, #28]
 800dd9a:	bfb8      	it	lt
 800dd9c:	9204      	strlt	r2, [sp, #16]
 800dd9e:	7823      	ldrb	r3, [r4, #0]
 800dda0:	2b2e      	cmp	r3, #46	; 0x2e
 800dda2:	d10c      	bne.n	800ddbe <_vfiprintf_r+0x176>
 800dda4:	7863      	ldrb	r3, [r4, #1]
 800dda6:	2b2a      	cmp	r3, #42	; 0x2a
 800dda8:	d135      	bne.n	800de16 <_vfiprintf_r+0x1ce>
 800ddaa:	9b03      	ldr	r3, [sp, #12]
 800ddac:	1d1a      	adds	r2, r3, #4
 800ddae:	681b      	ldr	r3, [r3, #0]
 800ddb0:	9203      	str	r2, [sp, #12]
 800ddb2:	2b00      	cmp	r3, #0
 800ddb4:	bfb8      	it	lt
 800ddb6:	f04f 33ff 	movlt.w	r3, #4294967295
 800ddba:	3402      	adds	r4, #2
 800ddbc:	9305      	str	r3, [sp, #20]
 800ddbe:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800dea4 <_vfiprintf_r+0x25c>
 800ddc2:	7821      	ldrb	r1, [r4, #0]
 800ddc4:	2203      	movs	r2, #3
 800ddc6:	4650      	mov	r0, sl
 800ddc8:	f7f2 fa52 	bl	8000270 <memchr>
 800ddcc:	b140      	cbz	r0, 800dde0 <_vfiprintf_r+0x198>
 800ddce:	2340      	movs	r3, #64	; 0x40
 800ddd0:	eba0 000a 	sub.w	r0, r0, sl
 800ddd4:	fa03 f000 	lsl.w	r0, r3, r0
 800ddd8:	9b04      	ldr	r3, [sp, #16]
 800ddda:	4303      	orrs	r3, r0
 800dddc:	3401      	adds	r4, #1
 800ddde:	9304      	str	r3, [sp, #16]
 800dde0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dde4:	482c      	ldr	r0, [pc, #176]	; (800de98 <_vfiprintf_r+0x250>)
 800dde6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ddea:	2206      	movs	r2, #6
 800ddec:	f7f2 fa40 	bl	8000270 <memchr>
 800ddf0:	2800      	cmp	r0, #0
 800ddf2:	d03f      	beq.n	800de74 <_vfiprintf_r+0x22c>
 800ddf4:	4b29      	ldr	r3, [pc, #164]	; (800de9c <_vfiprintf_r+0x254>)
 800ddf6:	bb1b      	cbnz	r3, 800de40 <_vfiprintf_r+0x1f8>
 800ddf8:	9b03      	ldr	r3, [sp, #12]
 800ddfa:	3307      	adds	r3, #7
 800ddfc:	f023 0307 	bic.w	r3, r3, #7
 800de00:	3308      	adds	r3, #8
 800de02:	9303      	str	r3, [sp, #12]
 800de04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de06:	443b      	add	r3, r7
 800de08:	9309      	str	r3, [sp, #36]	; 0x24
 800de0a:	e767      	b.n	800dcdc <_vfiprintf_r+0x94>
 800de0c:	fb0c 3202 	mla	r2, ip, r2, r3
 800de10:	460c      	mov	r4, r1
 800de12:	2001      	movs	r0, #1
 800de14:	e7a5      	b.n	800dd62 <_vfiprintf_r+0x11a>
 800de16:	2300      	movs	r3, #0
 800de18:	3401      	adds	r4, #1
 800de1a:	9305      	str	r3, [sp, #20]
 800de1c:	4619      	mov	r1, r3
 800de1e:	f04f 0c0a 	mov.w	ip, #10
 800de22:	4620      	mov	r0, r4
 800de24:	f810 2b01 	ldrb.w	r2, [r0], #1
 800de28:	3a30      	subs	r2, #48	; 0x30
 800de2a:	2a09      	cmp	r2, #9
 800de2c:	d903      	bls.n	800de36 <_vfiprintf_r+0x1ee>
 800de2e:	2b00      	cmp	r3, #0
 800de30:	d0c5      	beq.n	800ddbe <_vfiprintf_r+0x176>
 800de32:	9105      	str	r1, [sp, #20]
 800de34:	e7c3      	b.n	800ddbe <_vfiprintf_r+0x176>
 800de36:	fb0c 2101 	mla	r1, ip, r1, r2
 800de3a:	4604      	mov	r4, r0
 800de3c:	2301      	movs	r3, #1
 800de3e:	e7f0      	b.n	800de22 <_vfiprintf_r+0x1da>
 800de40:	ab03      	add	r3, sp, #12
 800de42:	9300      	str	r3, [sp, #0]
 800de44:	462a      	mov	r2, r5
 800de46:	4b16      	ldr	r3, [pc, #88]	; (800dea0 <_vfiprintf_r+0x258>)
 800de48:	a904      	add	r1, sp, #16
 800de4a:	4630      	mov	r0, r6
 800de4c:	f7fb faac 	bl	80093a8 <_printf_float>
 800de50:	4607      	mov	r7, r0
 800de52:	1c78      	adds	r0, r7, #1
 800de54:	d1d6      	bne.n	800de04 <_vfiprintf_r+0x1bc>
 800de56:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800de58:	07d9      	lsls	r1, r3, #31
 800de5a:	d405      	bmi.n	800de68 <_vfiprintf_r+0x220>
 800de5c:	89ab      	ldrh	r3, [r5, #12]
 800de5e:	059a      	lsls	r2, r3, #22
 800de60:	d402      	bmi.n	800de68 <_vfiprintf_r+0x220>
 800de62:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800de64:	f7ff fe79 	bl	800db5a <__retarget_lock_release_recursive>
 800de68:	89ab      	ldrh	r3, [r5, #12]
 800de6a:	065b      	lsls	r3, r3, #25
 800de6c:	f53f af12 	bmi.w	800dc94 <_vfiprintf_r+0x4c>
 800de70:	9809      	ldr	r0, [sp, #36]	; 0x24
 800de72:	e711      	b.n	800dc98 <_vfiprintf_r+0x50>
 800de74:	ab03      	add	r3, sp, #12
 800de76:	9300      	str	r3, [sp, #0]
 800de78:	462a      	mov	r2, r5
 800de7a:	4b09      	ldr	r3, [pc, #36]	; (800dea0 <_vfiprintf_r+0x258>)
 800de7c:	a904      	add	r1, sp, #16
 800de7e:	4630      	mov	r0, r6
 800de80:	f7fb fd1e 	bl	80098c0 <_printf_i>
 800de84:	e7e4      	b.n	800de50 <_vfiprintf_r+0x208>
 800de86:	bf00      	nop
 800de88:	0800f3dc 	.word	0x0800f3dc
 800de8c:	0800f3fc 	.word	0x0800f3fc
 800de90:	0800f3bc 	.word	0x0800f3bc
 800de94:	0800f354 	.word	0x0800f354
 800de98:	0800f35e 	.word	0x0800f35e
 800de9c:	080093a9 	.word	0x080093a9
 800dea0:	0800dc23 	.word	0x0800dc23
 800dea4:	0800f35a 	.word	0x0800f35a

0800dea8 <__swbuf_r>:
 800dea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800deaa:	460e      	mov	r6, r1
 800deac:	4614      	mov	r4, r2
 800deae:	4605      	mov	r5, r0
 800deb0:	b118      	cbz	r0, 800deba <__swbuf_r+0x12>
 800deb2:	6983      	ldr	r3, [r0, #24]
 800deb4:	b90b      	cbnz	r3, 800deba <__swbuf_r+0x12>
 800deb6:	f7ff fd9f 	bl	800d9f8 <__sinit>
 800deba:	4b21      	ldr	r3, [pc, #132]	; (800df40 <__swbuf_r+0x98>)
 800debc:	429c      	cmp	r4, r3
 800debe:	d12b      	bne.n	800df18 <__swbuf_r+0x70>
 800dec0:	686c      	ldr	r4, [r5, #4]
 800dec2:	69a3      	ldr	r3, [r4, #24]
 800dec4:	60a3      	str	r3, [r4, #8]
 800dec6:	89a3      	ldrh	r3, [r4, #12]
 800dec8:	071a      	lsls	r2, r3, #28
 800deca:	d52f      	bpl.n	800df2c <__swbuf_r+0x84>
 800decc:	6923      	ldr	r3, [r4, #16]
 800dece:	b36b      	cbz	r3, 800df2c <__swbuf_r+0x84>
 800ded0:	6923      	ldr	r3, [r4, #16]
 800ded2:	6820      	ldr	r0, [r4, #0]
 800ded4:	1ac0      	subs	r0, r0, r3
 800ded6:	6963      	ldr	r3, [r4, #20]
 800ded8:	b2f6      	uxtb	r6, r6
 800deda:	4283      	cmp	r3, r0
 800dedc:	4637      	mov	r7, r6
 800dede:	dc04      	bgt.n	800deea <__swbuf_r+0x42>
 800dee0:	4621      	mov	r1, r4
 800dee2:	4628      	mov	r0, r5
 800dee4:	f7ff fcf4 	bl	800d8d0 <_fflush_r>
 800dee8:	bb30      	cbnz	r0, 800df38 <__swbuf_r+0x90>
 800deea:	68a3      	ldr	r3, [r4, #8]
 800deec:	3b01      	subs	r3, #1
 800deee:	60a3      	str	r3, [r4, #8]
 800def0:	6823      	ldr	r3, [r4, #0]
 800def2:	1c5a      	adds	r2, r3, #1
 800def4:	6022      	str	r2, [r4, #0]
 800def6:	701e      	strb	r6, [r3, #0]
 800def8:	6963      	ldr	r3, [r4, #20]
 800defa:	3001      	adds	r0, #1
 800defc:	4283      	cmp	r3, r0
 800defe:	d004      	beq.n	800df0a <__swbuf_r+0x62>
 800df00:	89a3      	ldrh	r3, [r4, #12]
 800df02:	07db      	lsls	r3, r3, #31
 800df04:	d506      	bpl.n	800df14 <__swbuf_r+0x6c>
 800df06:	2e0a      	cmp	r6, #10
 800df08:	d104      	bne.n	800df14 <__swbuf_r+0x6c>
 800df0a:	4621      	mov	r1, r4
 800df0c:	4628      	mov	r0, r5
 800df0e:	f7ff fcdf 	bl	800d8d0 <_fflush_r>
 800df12:	b988      	cbnz	r0, 800df38 <__swbuf_r+0x90>
 800df14:	4638      	mov	r0, r7
 800df16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800df18:	4b0a      	ldr	r3, [pc, #40]	; (800df44 <__swbuf_r+0x9c>)
 800df1a:	429c      	cmp	r4, r3
 800df1c:	d101      	bne.n	800df22 <__swbuf_r+0x7a>
 800df1e:	68ac      	ldr	r4, [r5, #8]
 800df20:	e7cf      	b.n	800dec2 <__swbuf_r+0x1a>
 800df22:	4b09      	ldr	r3, [pc, #36]	; (800df48 <__swbuf_r+0xa0>)
 800df24:	429c      	cmp	r4, r3
 800df26:	bf08      	it	eq
 800df28:	68ec      	ldreq	r4, [r5, #12]
 800df2a:	e7ca      	b.n	800dec2 <__swbuf_r+0x1a>
 800df2c:	4621      	mov	r1, r4
 800df2e:	4628      	mov	r0, r5
 800df30:	f000 f80c 	bl	800df4c <__swsetup_r>
 800df34:	2800      	cmp	r0, #0
 800df36:	d0cb      	beq.n	800ded0 <__swbuf_r+0x28>
 800df38:	f04f 37ff 	mov.w	r7, #4294967295
 800df3c:	e7ea      	b.n	800df14 <__swbuf_r+0x6c>
 800df3e:	bf00      	nop
 800df40:	0800f3dc 	.word	0x0800f3dc
 800df44:	0800f3fc 	.word	0x0800f3fc
 800df48:	0800f3bc 	.word	0x0800f3bc

0800df4c <__swsetup_r>:
 800df4c:	4b32      	ldr	r3, [pc, #200]	; (800e018 <__swsetup_r+0xcc>)
 800df4e:	b570      	push	{r4, r5, r6, lr}
 800df50:	681d      	ldr	r5, [r3, #0]
 800df52:	4606      	mov	r6, r0
 800df54:	460c      	mov	r4, r1
 800df56:	b125      	cbz	r5, 800df62 <__swsetup_r+0x16>
 800df58:	69ab      	ldr	r3, [r5, #24]
 800df5a:	b913      	cbnz	r3, 800df62 <__swsetup_r+0x16>
 800df5c:	4628      	mov	r0, r5
 800df5e:	f7ff fd4b 	bl	800d9f8 <__sinit>
 800df62:	4b2e      	ldr	r3, [pc, #184]	; (800e01c <__swsetup_r+0xd0>)
 800df64:	429c      	cmp	r4, r3
 800df66:	d10f      	bne.n	800df88 <__swsetup_r+0x3c>
 800df68:	686c      	ldr	r4, [r5, #4]
 800df6a:	89a3      	ldrh	r3, [r4, #12]
 800df6c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800df70:	0719      	lsls	r1, r3, #28
 800df72:	d42c      	bmi.n	800dfce <__swsetup_r+0x82>
 800df74:	06dd      	lsls	r5, r3, #27
 800df76:	d411      	bmi.n	800df9c <__swsetup_r+0x50>
 800df78:	2309      	movs	r3, #9
 800df7a:	6033      	str	r3, [r6, #0]
 800df7c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800df80:	81a3      	strh	r3, [r4, #12]
 800df82:	f04f 30ff 	mov.w	r0, #4294967295
 800df86:	e03e      	b.n	800e006 <__swsetup_r+0xba>
 800df88:	4b25      	ldr	r3, [pc, #148]	; (800e020 <__swsetup_r+0xd4>)
 800df8a:	429c      	cmp	r4, r3
 800df8c:	d101      	bne.n	800df92 <__swsetup_r+0x46>
 800df8e:	68ac      	ldr	r4, [r5, #8]
 800df90:	e7eb      	b.n	800df6a <__swsetup_r+0x1e>
 800df92:	4b24      	ldr	r3, [pc, #144]	; (800e024 <__swsetup_r+0xd8>)
 800df94:	429c      	cmp	r4, r3
 800df96:	bf08      	it	eq
 800df98:	68ec      	ldreq	r4, [r5, #12]
 800df9a:	e7e6      	b.n	800df6a <__swsetup_r+0x1e>
 800df9c:	0758      	lsls	r0, r3, #29
 800df9e:	d512      	bpl.n	800dfc6 <__swsetup_r+0x7a>
 800dfa0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dfa2:	b141      	cbz	r1, 800dfb6 <__swsetup_r+0x6a>
 800dfa4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dfa8:	4299      	cmp	r1, r3
 800dfaa:	d002      	beq.n	800dfb2 <__swsetup_r+0x66>
 800dfac:	4630      	mov	r0, r6
 800dfae:	f7fe fd9b 	bl	800cae8 <_free_r>
 800dfb2:	2300      	movs	r3, #0
 800dfb4:	6363      	str	r3, [r4, #52]	; 0x34
 800dfb6:	89a3      	ldrh	r3, [r4, #12]
 800dfb8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800dfbc:	81a3      	strh	r3, [r4, #12]
 800dfbe:	2300      	movs	r3, #0
 800dfc0:	6063      	str	r3, [r4, #4]
 800dfc2:	6923      	ldr	r3, [r4, #16]
 800dfc4:	6023      	str	r3, [r4, #0]
 800dfc6:	89a3      	ldrh	r3, [r4, #12]
 800dfc8:	f043 0308 	orr.w	r3, r3, #8
 800dfcc:	81a3      	strh	r3, [r4, #12]
 800dfce:	6923      	ldr	r3, [r4, #16]
 800dfd0:	b94b      	cbnz	r3, 800dfe6 <__swsetup_r+0x9a>
 800dfd2:	89a3      	ldrh	r3, [r4, #12]
 800dfd4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800dfd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dfdc:	d003      	beq.n	800dfe6 <__swsetup_r+0x9a>
 800dfde:	4621      	mov	r1, r4
 800dfe0:	4630      	mov	r0, r6
 800dfe2:	f000 f84d 	bl	800e080 <__smakebuf_r>
 800dfe6:	89a0      	ldrh	r0, [r4, #12]
 800dfe8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800dfec:	f010 0301 	ands.w	r3, r0, #1
 800dff0:	d00a      	beq.n	800e008 <__swsetup_r+0xbc>
 800dff2:	2300      	movs	r3, #0
 800dff4:	60a3      	str	r3, [r4, #8]
 800dff6:	6963      	ldr	r3, [r4, #20]
 800dff8:	425b      	negs	r3, r3
 800dffa:	61a3      	str	r3, [r4, #24]
 800dffc:	6923      	ldr	r3, [r4, #16]
 800dffe:	b943      	cbnz	r3, 800e012 <__swsetup_r+0xc6>
 800e000:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e004:	d1ba      	bne.n	800df7c <__swsetup_r+0x30>
 800e006:	bd70      	pop	{r4, r5, r6, pc}
 800e008:	0781      	lsls	r1, r0, #30
 800e00a:	bf58      	it	pl
 800e00c:	6963      	ldrpl	r3, [r4, #20]
 800e00e:	60a3      	str	r3, [r4, #8]
 800e010:	e7f4      	b.n	800dffc <__swsetup_r+0xb0>
 800e012:	2000      	movs	r0, #0
 800e014:	e7f7      	b.n	800e006 <__swsetup_r+0xba>
 800e016:	bf00      	nop
 800e018:	20000124 	.word	0x20000124
 800e01c:	0800f3dc 	.word	0x0800f3dc
 800e020:	0800f3fc 	.word	0x0800f3fc
 800e024:	0800f3bc 	.word	0x0800f3bc

0800e028 <abort>:
 800e028:	b508      	push	{r3, lr}
 800e02a:	2006      	movs	r0, #6
 800e02c:	f000 f898 	bl	800e160 <raise>
 800e030:	2001      	movs	r0, #1
 800e032:	f7f5 f87d 	bl	8003130 <_exit>

0800e036 <__swhatbuf_r>:
 800e036:	b570      	push	{r4, r5, r6, lr}
 800e038:	460e      	mov	r6, r1
 800e03a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e03e:	2900      	cmp	r1, #0
 800e040:	b096      	sub	sp, #88	; 0x58
 800e042:	4614      	mov	r4, r2
 800e044:	461d      	mov	r5, r3
 800e046:	da07      	bge.n	800e058 <__swhatbuf_r+0x22>
 800e048:	2300      	movs	r3, #0
 800e04a:	602b      	str	r3, [r5, #0]
 800e04c:	89b3      	ldrh	r3, [r6, #12]
 800e04e:	061a      	lsls	r2, r3, #24
 800e050:	d410      	bmi.n	800e074 <__swhatbuf_r+0x3e>
 800e052:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e056:	e00e      	b.n	800e076 <__swhatbuf_r+0x40>
 800e058:	466a      	mov	r2, sp
 800e05a:	f000 f89d 	bl	800e198 <_fstat_r>
 800e05e:	2800      	cmp	r0, #0
 800e060:	dbf2      	blt.n	800e048 <__swhatbuf_r+0x12>
 800e062:	9a01      	ldr	r2, [sp, #4]
 800e064:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e068:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e06c:	425a      	negs	r2, r3
 800e06e:	415a      	adcs	r2, r3
 800e070:	602a      	str	r2, [r5, #0]
 800e072:	e7ee      	b.n	800e052 <__swhatbuf_r+0x1c>
 800e074:	2340      	movs	r3, #64	; 0x40
 800e076:	2000      	movs	r0, #0
 800e078:	6023      	str	r3, [r4, #0]
 800e07a:	b016      	add	sp, #88	; 0x58
 800e07c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800e080 <__smakebuf_r>:
 800e080:	898b      	ldrh	r3, [r1, #12]
 800e082:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e084:	079d      	lsls	r5, r3, #30
 800e086:	4606      	mov	r6, r0
 800e088:	460c      	mov	r4, r1
 800e08a:	d507      	bpl.n	800e09c <__smakebuf_r+0x1c>
 800e08c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e090:	6023      	str	r3, [r4, #0]
 800e092:	6123      	str	r3, [r4, #16]
 800e094:	2301      	movs	r3, #1
 800e096:	6163      	str	r3, [r4, #20]
 800e098:	b002      	add	sp, #8
 800e09a:	bd70      	pop	{r4, r5, r6, pc}
 800e09c:	ab01      	add	r3, sp, #4
 800e09e:	466a      	mov	r2, sp
 800e0a0:	f7ff ffc9 	bl	800e036 <__swhatbuf_r>
 800e0a4:	9900      	ldr	r1, [sp, #0]
 800e0a6:	4605      	mov	r5, r0
 800e0a8:	4630      	mov	r0, r6
 800e0aa:	f7fe fd6d 	bl	800cb88 <_malloc_r>
 800e0ae:	b948      	cbnz	r0, 800e0c4 <__smakebuf_r+0x44>
 800e0b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e0b4:	059a      	lsls	r2, r3, #22
 800e0b6:	d4ef      	bmi.n	800e098 <__smakebuf_r+0x18>
 800e0b8:	f023 0303 	bic.w	r3, r3, #3
 800e0bc:	f043 0302 	orr.w	r3, r3, #2
 800e0c0:	81a3      	strh	r3, [r4, #12]
 800e0c2:	e7e3      	b.n	800e08c <__smakebuf_r+0xc>
 800e0c4:	4b0d      	ldr	r3, [pc, #52]	; (800e0fc <__smakebuf_r+0x7c>)
 800e0c6:	62b3      	str	r3, [r6, #40]	; 0x28
 800e0c8:	89a3      	ldrh	r3, [r4, #12]
 800e0ca:	6020      	str	r0, [r4, #0]
 800e0cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e0d0:	81a3      	strh	r3, [r4, #12]
 800e0d2:	9b00      	ldr	r3, [sp, #0]
 800e0d4:	6163      	str	r3, [r4, #20]
 800e0d6:	9b01      	ldr	r3, [sp, #4]
 800e0d8:	6120      	str	r0, [r4, #16]
 800e0da:	b15b      	cbz	r3, 800e0f4 <__smakebuf_r+0x74>
 800e0dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e0e0:	4630      	mov	r0, r6
 800e0e2:	f000 f86b 	bl	800e1bc <_isatty_r>
 800e0e6:	b128      	cbz	r0, 800e0f4 <__smakebuf_r+0x74>
 800e0e8:	89a3      	ldrh	r3, [r4, #12]
 800e0ea:	f023 0303 	bic.w	r3, r3, #3
 800e0ee:	f043 0301 	orr.w	r3, r3, #1
 800e0f2:	81a3      	strh	r3, [r4, #12]
 800e0f4:	89a0      	ldrh	r0, [r4, #12]
 800e0f6:	4305      	orrs	r5, r0
 800e0f8:	81a5      	strh	r5, [r4, #12]
 800e0fa:	e7cd      	b.n	800e098 <__smakebuf_r+0x18>
 800e0fc:	0800d991 	.word	0x0800d991

0800e100 <_malloc_usable_size_r>:
 800e100:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e104:	1f18      	subs	r0, r3, #4
 800e106:	2b00      	cmp	r3, #0
 800e108:	bfbc      	itt	lt
 800e10a:	580b      	ldrlt	r3, [r1, r0]
 800e10c:	18c0      	addlt	r0, r0, r3
 800e10e:	4770      	bx	lr

0800e110 <_raise_r>:
 800e110:	291f      	cmp	r1, #31
 800e112:	b538      	push	{r3, r4, r5, lr}
 800e114:	4604      	mov	r4, r0
 800e116:	460d      	mov	r5, r1
 800e118:	d904      	bls.n	800e124 <_raise_r+0x14>
 800e11a:	2316      	movs	r3, #22
 800e11c:	6003      	str	r3, [r0, #0]
 800e11e:	f04f 30ff 	mov.w	r0, #4294967295
 800e122:	bd38      	pop	{r3, r4, r5, pc}
 800e124:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800e126:	b112      	cbz	r2, 800e12e <_raise_r+0x1e>
 800e128:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e12c:	b94b      	cbnz	r3, 800e142 <_raise_r+0x32>
 800e12e:	4620      	mov	r0, r4
 800e130:	f000 f830 	bl	800e194 <_getpid_r>
 800e134:	462a      	mov	r2, r5
 800e136:	4601      	mov	r1, r0
 800e138:	4620      	mov	r0, r4
 800e13a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e13e:	f000 b817 	b.w	800e170 <_kill_r>
 800e142:	2b01      	cmp	r3, #1
 800e144:	d00a      	beq.n	800e15c <_raise_r+0x4c>
 800e146:	1c59      	adds	r1, r3, #1
 800e148:	d103      	bne.n	800e152 <_raise_r+0x42>
 800e14a:	2316      	movs	r3, #22
 800e14c:	6003      	str	r3, [r0, #0]
 800e14e:	2001      	movs	r0, #1
 800e150:	e7e7      	b.n	800e122 <_raise_r+0x12>
 800e152:	2400      	movs	r4, #0
 800e154:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e158:	4628      	mov	r0, r5
 800e15a:	4798      	blx	r3
 800e15c:	2000      	movs	r0, #0
 800e15e:	e7e0      	b.n	800e122 <_raise_r+0x12>

0800e160 <raise>:
 800e160:	4b02      	ldr	r3, [pc, #8]	; (800e16c <raise+0xc>)
 800e162:	4601      	mov	r1, r0
 800e164:	6818      	ldr	r0, [r3, #0]
 800e166:	f7ff bfd3 	b.w	800e110 <_raise_r>
 800e16a:	bf00      	nop
 800e16c:	20000124 	.word	0x20000124

0800e170 <_kill_r>:
 800e170:	b538      	push	{r3, r4, r5, lr}
 800e172:	4d07      	ldr	r5, [pc, #28]	; (800e190 <_kill_r+0x20>)
 800e174:	2300      	movs	r3, #0
 800e176:	4604      	mov	r4, r0
 800e178:	4608      	mov	r0, r1
 800e17a:	4611      	mov	r1, r2
 800e17c:	602b      	str	r3, [r5, #0]
 800e17e:	f7f4 ffc7 	bl	8003110 <_kill>
 800e182:	1c43      	adds	r3, r0, #1
 800e184:	d102      	bne.n	800e18c <_kill_r+0x1c>
 800e186:	682b      	ldr	r3, [r5, #0]
 800e188:	b103      	cbz	r3, 800e18c <_kill_r+0x1c>
 800e18a:	6023      	str	r3, [r4, #0]
 800e18c:	bd38      	pop	{r3, r4, r5, pc}
 800e18e:	bf00      	nop
 800e190:	20018828 	.word	0x20018828

0800e194 <_getpid_r>:
 800e194:	f7f4 bfb4 	b.w	8003100 <_getpid>

0800e198 <_fstat_r>:
 800e198:	b538      	push	{r3, r4, r5, lr}
 800e19a:	4d07      	ldr	r5, [pc, #28]	; (800e1b8 <_fstat_r+0x20>)
 800e19c:	2300      	movs	r3, #0
 800e19e:	4604      	mov	r4, r0
 800e1a0:	4608      	mov	r0, r1
 800e1a2:	4611      	mov	r1, r2
 800e1a4:	602b      	str	r3, [r5, #0]
 800e1a6:	f7f5 f812 	bl	80031ce <_fstat>
 800e1aa:	1c43      	adds	r3, r0, #1
 800e1ac:	d102      	bne.n	800e1b4 <_fstat_r+0x1c>
 800e1ae:	682b      	ldr	r3, [r5, #0]
 800e1b0:	b103      	cbz	r3, 800e1b4 <_fstat_r+0x1c>
 800e1b2:	6023      	str	r3, [r4, #0]
 800e1b4:	bd38      	pop	{r3, r4, r5, pc}
 800e1b6:	bf00      	nop
 800e1b8:	20018828 	.word	0x20018828

0800e1bc <_isatty_r>:
 800e1bc:	b538      	push	{r3, r4, r5, lr}
 800e1be:	4d06      	ldr	r5, [pc, #24]	; (800e1d8 <_isatty_r+0x1c>)
 800e1c0:	2300      	movs	r3, #0
 800e1c2:	4604      	mov	r4, r0
 800e1c4:	4608      	mov	r0, r1
 800e1c6:	602b      	str	r3, [r5, #0]
 800e1c8:	f7f5 f811 	bl	80031ee <_isatty>
 800e1cc:	1c43      	adds	r3, r0, #1
 800e1ce:	d102      	bne.n	800e1d6 <_isatty_r+0x1a>
 800e1d0:	682b      	ldr	r3, [r5, #0]
 800e1d2:	b103      	cbz	r3, 800e1d6 <_isatty_r+0x1a>
 800e1d4:	6023      	str	r3, [r4, #0]
 800e1d6:	bd38      	pop	{r3, r4, r5, pc}
 800e1d8:	20018828 	.word	0x20018828

0800e1dc <_init>:
 800e1dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1de:	bf00      	nop
 800e1e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e1e2:	bc08      	pop	{r3}
 800e1e4:	469e      	mov	lr, r3
 800e1e6:	4770      	bx	lr

0800e1e8 <_fini>:
 800e1e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1ea:	bf00      	nop
 800e1ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e1ee:	bc08      	pop	{r3}
 800e1f0:	469e      	mov	lr, r3
 800e1f2:	4770      	bx	lr
