#-----------------------------------------------------------
# Webtalk v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Oct 27 13:12:53 2021
# Process ID: 8464
# Current directory: F:/CompArch/FPGA_Lab/MidSem/project_1/project_1.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source F:/CompArch/FPGA_Lab/MidSem/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/main_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: F:/CompArch/FPGA_Lab/MidSem/project_1/project_1.sim/sim_1/behav/xsim/webtalk.log
# Journal file: F:/CompArch/FPGA_Lab/MidSem/project_1/project_1.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source F:/CompArch/FPGA_Lab/MidSem/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/main_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/CompArch/FPGA_Lab/MidSem/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/main_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 27 13:12:59 2021. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/2020.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 99.102 ; gain = 16.570
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 27 13:12:59 2021...
