
5. Printing statistics.

=== ExpLUT ===

   Number of wires:                131
   Number of wire bits:            168
   Number of public wires:           2
   Number of public wire bits:      39
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                130
     $eq_7                         127
     $logic_not_7                    1
     $pmux_32                        1
     $reduce_or_2                    1

=== FP8LUT2 ===

   Number of wires:                258
   Number of wire bits:            280
   Number of public wires:           2
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                257
     $eq_8                         255
     $logic_not_8                    1
     $pmux_16                        1

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            590
   Number of public wires:          45
   Number of public wire bits:     590
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $sdff_33                        1
     $sdff_36                        1
     $sdff_40                        1
     $sdff_48                        1
     FPAddSub_AlignModule            1
     FPAddSub_AlignShift1            1
     FPAddSub_AlignShift2            1
     FPAddSub_ExceptionModule        1
     FPAddSub_ExecutionModule        1
     FPAddSub_NormalizeModule        1
     FPAddSub_NormalizeShift1        1
     FPAddSub_NormalizeShift2        1
     FPAddSub_PrealignModule         1
     FPAddSub_RoundModule            1

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt_15                          1
     $mux_10                         2
     $mux_5                          2

=== FPAddSub_AlignShift1 ===

   Number of wires:                 11
   Number of wire bits:            114
   Number of public wires:           9
   Number of public wire bits:     112
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $mux_11                         1
     $not_1                          1
     $pmux_1                         7
     $pmux_4                         1
     $reduce_or_2                    1

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq_2                           3
     $logic_not_2                    1
     $pmux_1                        11
     $reduce_or_2                    1
     $reduce_or_3                    1

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and_1                          4
     $logic_not_1                    1
     $not_1                          2
     $or_1                           5
     $reduce_and_5                   1
     $reduce_or_3                    1
     $reduce_or_5                    1

=== FPAddSub_ExecutionModule ===

   Number of wires:                 13
   Number of wire bits:             84
   Number of public wires:          10
   Number of public wire bits:      49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add_17                         1
     $mux_1                          1
     $mux_17                         1
     $sub_17                         1
     $xor_1                          2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux_17                         1
     $mux_5                         13

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 26
   Number of wire bits:            175
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     $and_1                          3
     $dlatch_4                       2
     $dlatch_5                       1
     $eq_2                           6
     $logic_not_2                    2
     $mux_4                          2
     $not_1                          3
     $pmux_1                        17
     $pmux_4                         1
     $reduce_or_2                    2
     $reduce_or_3                    2

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add_6                          1
     $logic_not_1                    1
     $mux_6                          1
     $reduce_or_17                   1
     $reduce_or_4                    1
     $sub_6                          1

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add_32                         4
     $and_1                          4
     $logic_not_1                    2
     $not_32                         2
     $or_1                           3
     $reduce_and_5                   2
     $reduce_or_10                   2

=== FPAddSub_RoundModule ===

   Number of wires:                 36
   Number of wire bits:            130
   Number of public wires:          20
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add_32                         1
     $add_6                          1
     $and_1                          7
     $mux_1                          2
     $mux_10                         1
     $mux_6                          1
     $not_1                          2
     $or_1                           5
     $xor_1                          2

=== FPLUT1 ===

   Number of wires:                 34
   Number of wire bits:             53
   Number of public wires:           2
   Number of public wire bits:      21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $eq_5                          31
     $logic_not_5                    1
     $pmux_16                        1

=== align ===

   Number of wires:                  4
   Number of wire bits:             49
   Number of public wires:           3
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $mux_16                         1
     $neg_16                         1

=== align_t ===

   Number of wires:                  6
   Number of wire bits:             87
   Number of public wires:           5
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $sub_32                         1

=== am_shift ===

   Number of wires:                  3
   Number of wire bits:             37
   Number of public wires:           3
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shl_16                         1

=== am_shift_t ===

   Number of wires:                  8
   Number of wire bits:             87
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $ge_32                          1
     $le_32                          1
     $logic_and_1                    1
     $mux_28                         1
     $shr_28                         1

=== comparator ===

   Number of wires:                 63
   Number of wire bits:            247
   Number of public wires:          14
   Number of public wire bits:      74
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 55
     $add_32                         2
     $and_1                          9
     $dlatch_1                       3
     $gt_16                          2
     $logic_and_1                    4
     $lt_16                          2
     $mux_1                         21
     $ne_16                          1
     $not_1                          7
     $not_32                         2
     $or_1                           2

=== exception ===

   Number of wires:                 15
   Number of wire bits:            124
   Number of public wires:           8
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $add_32                         2
     $eq_11                          1
     $logic_and_1                    1
     $logic_or_1                     2
     $mux_11                         1
     $mux_5                          2
     $reduce_bool_3                  1

=== expunit ===

   Number of wires:                 21
   Number of wire bits:            365
   Number of public wires:          17
   Number of public wire bits:     284
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $add_16                         2
     $add_32                         1
     $eq_4                           1
     $mul_32                         1
     $mux_16                         1
     $not_16                         1
     $not_32                         1
     $sdffe_16                       3
     $sdffe_32                       3
     ExpLUT                          1

=== final_out ===

   Number of wires:                  7
   Number of wire bits:             58
   Number of public wires:           5
   Number of public wire bits:      49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add_8                          1
     $logic_not_16                   1
     $mux_1                          1
     $mux_10                         1
     $mux_5                          1

=== final_out_t ===

   Number of wires:                 10
   Number of wire bits:            111
   Number of public wires:           4
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $eq_5                           1
     $gt_5                           1
     $logic_and_1                    2
     $mux_28                         2
     $not_1                          1

=== fixed_point_addsub ===

   Number of wires:                 17
   Number of wire bits:            206
   Number of public wires:           9
   Number of public wire bits:      89
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $add_17                         2
     $add_32                         1
     $logic_and_1                    2
     $mux_16                         2
     $mux_17                         1
     $not_1                          1
     $not_32                         1

=== float_to_int_fp16 ===

   Number of wires:                  8
   Number of wire bits:            117
   Number of public wires:           8
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     align_t                         1
     am_shift_t                      1
     final_out_t                     1
     sub_t                           1
     two_comp_t                      1

=== int_to_float_fp16 ===

   Number of wires:                 10
   Number of wire bits:             96
   Number of public wires:          10
   Number of public wire bits:      96
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     align                           1
     am_shift                        1
     exception                       1
     final_out                       1
     lzc                             1
     sub                             1
     sub2                            1

=== logunit ===

   Number of wires:                 16
   Number of wire bits:            173
   Number of public wires:          16
   Number of public wire bits:     173
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $dffe_16                        4
     FP8LUT2                         1
     FPAddSub                        1
     FPLUT1                          1
     float_to_int_fp16               1
     int_to_float_fp16               1

=== lzc ===

   Number of wires:                  9
   Number of wire bits:             57
   Number of public wires:           6
   Number of public wire bits:      54
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $logic_not_16                   1
     $logic_not_2                    1
     $logic_not_4                    1
     $logic_not_8                    1
     $mux_1                          1
     $mux_4                          1
     $mux_5                          1
     $mux_8                          1
     $not_1                          2

=== mode1_max_tree ===

   Number of wires:                 50
   Number of wire bits:            215
   Number of public wires:          44
   Number of public wire bits:     209
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $logic_and_1                    3
     $mux_16                         3
     $not_1                          2
     $reduce_and_2                   1
     $sdffe_16                       4
     comparator                      4

=== mode2_sub ===

   Number of wires:                 15
   Number of wire bits:            166
   Number of public wires:          15
   Number of public wire bits:     166
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     fixed_point_addsub              4

=== mode3_exp ===

   Number of wires:                 12
   Number of wire bits:            132
   Number of public wires:          12
   Number of public wire bits:     132
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     expunit                         4

=== mode4_adder_tree ===

   Number of wires:                 35
   Number of wire bits:            306
   Number of public wires:          23
   Number of public wire bits:     219
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $dffe_16                        4
     $logic_and_1                    3
     $mux_16                         5
     $not_1                          1
     $reduce_bool_2                  3
     fixed_point_addsub              4

=== mode5_ln ===

   Number of wires:                  7
   Number of wire bits:             37
   Number of public wires:           7
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     logunit                         1

=== mode6_sub ===

   Number of wires:                 15
   Number of wire bits:            166
   Number of public wires:          15
   Number of public wire bits:     166
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     fixed_point_addsub              4

=== mode7_exp ===

   Number of wires:                 12
   Number of wire bits:            132
   Number of public wires:          12
   Number of public wire bits:     132
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     expunit                         4

=== softmax ===

   Number of wires:                191
   Number of wire bits:           1799
   Number of public wires:         101
   Number of public wire bits:    1271
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                165
     $add_32                         3
     $and_1                          3
     $dff_1                          3
     $eq_4                           3
     $logic_and_1                    4
     $lt_4                           3
     $mux_1                         33
     $mux_4                         10
     $mux_64                         5
     $ne_2                           5
     $not_1                          8
     $reduce_and_2                   6
     $reduce_and_3                   1
     $reduce_bool_2                  2
     $reduce_bool_3                  3
     $reduce_bool_4                  1
     $sdff_1                        19
     $sdffe_1                        7
     $sdffe_16                      33
     $sdffe_4                        3
     $sdffe_64                       2
     mode1_max_tree                  1
     mode2_sub                       1
     mode3_exp                       1
     mode4_adder_tree                1
     mode5_ln                        1
     mode6_sub                       2
     mode7_exp                       1

=== sub ===

   Number of wires:                  2
   Number of wire bits:             10
   Number of public wires:           2
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== sub2 ===

   Number of wires:                  3
   Number of wire bits:             42
   Number of public wires:           2
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $sub_32                         1

=== sub_t ===

   Number of wires:                  3
   Number of wire bits:             44
   Number of public wires:           2
   Number of public wire bits:      12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $sub_32                         1

=== two_comp_t ===

   Number of wires:                  4
   Number of wire bits:             85
   Number of public wires:           3
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $mux_28                         1
     $neg_28                         1

=== design hierarchy ===

   softmax                           1
     mode1_max_tree                  1
       comparator                    4
     mode2_sub                       1
       fixed_point_addsub            4
     mode3_exp                       1
       expunit                       4
         ExpLUT                      1
     mode4_adder_tree                1
       fixed_point_addsub            4
     mode5_ln                        1
       logunit                       1
         FP8LUT2                     1
         FPAddSub                    1
           FPAddSub_AlignModule      1
           FPAddSub_AlignShift1      1
           FPAddSub_AlignShift2      1
           FPAddSub_ExceptionModule      1
           FPAddSub_ExecutionModule      1
           FPAddSub_NormalizeModule      1
           FPAddSub_NormalizeShift1      1
           FPAddSub_NormalizeShift2      1
           FPAddSub_PrealignModule      1
           FPAddSub_RoundModule      1
         FPLUT1                      1
         float_to_int_fp16           1
           align_t                   1
           am_shift_t                1
           final_out_t               1
           sub_t                     1
           two_comp_t                1
         int_to_float_fp16           1
           align                     1
           am_shift                  1
           exception                 1
           final_out                 1
           lzc                       1
           sub                       1
           sub2                      1
     mode6_sub                       2
       fixed_point_addsub            4
     mode7_exp                       1
       expunit                       4
         ExpLUT                      1

   Number of wires:               2725
   Number of wire bits:          14938
   Number of public wires:         831
   Number of public wire bits:    9095
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2217
     $add_16                        16
     $add_17                        33
     $add_32                        42
     $add_6                          2
     $add_8                          1
     $and_1                         57
     $dff_1                          3
     $dffe_16                        8
     $dlatch_1                      12
     $dlatch_4                       2
     $dlatch_5                       1
     $eq_11                          1
     $eq_2                           9
     $eq_4                          11
     $eq_5                          32
     $eq_7                        1016
     $eq_8                         255
     $ge_32                          1
     $gt_16                          8
     $gt_5                           1
     $le_32                          1
     $logic_and_1                   62
     $logic_not_1                    4
     $logic_not_16                   2
     $logic_not_2                    4
     $logic_not_4                    1
     $logic_not_5                    1
     $logic_not_7                    8
     $logic_not_8                    2
     $logic_or_1                     2
     $lt_15                          1
     $lt_16                          8
     $lt_4                           3
     $mul_32                         8
     $mux_1                        122
     $mux_10                         4
     $mux_11                         2
     $mux_16                        49
     $mux_17                        18
     $mux_28                         4
     $mux_4                         13
     $mux_5                         19
     $mux_6                          2
     $mux_64                         5
     $mux_8                          1
     $ne_16                          4
     $ne_2                           5
     $neg_16                         1
     $neg_28                         1
     $not_1                         66
     $not_16                         8
     $not_32                        34
     $or_1                          21
     $pmux_1                        35
     $pmux_16                        2
     $pmux_32                        8
     $pmux_4                         2
     $reduce_and_2                   7
     $reduce_and_3                   1
     $reduce_and_5                   3
     $reduce_bool_2                  5
     $reduce_bool_3                  4
     $reduce_bool_4                  1
     $reduce_or_10                   2
     $reduce_or_17                   1
     $reduce_or_2                   12
     $reduce_or_3                    4
     $reduce_or_4                    1
     $reduce_or_5                    1
     $sdff_1                        19
     $sdff_33                        1
     $sdff_36                        1
     $sdff_40                        1
     $sdff_48                        1
     $sdffe_1                        7
     $sdffe_16                      61
     $sdffe_32                      24
     $sdffe_4                        3
     $sdffe_64                       2
     $shl_16                         1
     $shr_28                         1
     $sub_17                         1
     $sub_32                         3
     $sub_6                          1
     $xor_1                          4

