****************************************
Report : qor
Design : ORCA_TOP
Version: O-2018.06
Date   : Sat May 27 23:49:30 2023
****************************************

  Timing Path Group '**clock_gating_default**' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                   0.272
  Critical Path Slack:                    6.156
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'INPUTS' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            0
  Critical Path Length:                   4.004
  Critical Path Slack:                    3.728
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'OUTPUTS' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            5
  Critical Path Length:                   0.125
  Critical Path Slack:                    0.725
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'ate_clk' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   0.252
  Critical Path Slack:                   -0.083
  Total Negative Slack:                -132.036
  No. of Violating Paths:                  5285
  ---------------------------------------------

  Timing Path Group 'group_pclk' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   0.215
  Critical Path Slack:                    0.061
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_sdram' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   0.228
  Critical Path Slack:                    0.063
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_sys' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   0.268
  Critical Path Slack:                    0.062
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_sys2x' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   0.033
  Critical Path Slack:                    0.042
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                   63
  Hierarchical Port Count:                 3355
  Leaf Cell Count:                        45912
  ---------------------------------------------


  Area
  ---------------------------------------------
  Net Interconnect area:              67857.641
  Total cell area:                   383476.438
  Design Area:                       451334.062
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:           185479
  max_capacitance Count:                    229
  min_capacitance Count:                     16
  max_transition Count:                       4
  max_capacitance Cost:                -416.080
  min_capacitance Cost:                  -1.424
  max_transition Cost:                   -0.020
  Total DRC Cost:                      -417.524
  ---------------------------------------------

1
