`timescale 1ns/1ps
module toptest;
  logic clk;
  logic reset;
logic [31:0] output1;
  top scp(
    .clk(clk),.reset(reset),.output1(output1));
  initial begin
    $dumpvars(0);
    clk=0;
    reset=0;
    #100
    $finish;
  end
  always #2 clk=~clk;
endmodule