/***
 * THIS FILE IS AUTOMATICALLY GENERATED
 * Do not edit this file. It will be overwritten when the configure script is run.
 ***/

#include "cache.h"
#include "champsim.h"
#include "dram_controller.h"
#include "dramsim3_wrapper.hpp"
#include "cxl_memory.h"
#include "ooo_cpu.h"
#include "ptw.h"
#include "vmem.h"
#include "operable.h"
#include "champsim_constants.h"
#include <array>
#include <vector>
VirtualMemory vmem(274877906944, 1 << 12, 5, 1, 200);

DRAMSim3_DRAM DRAM(1.0, "/storage/home/hcoda1/4/XXXX/p-XXXX-0/hybrid_cxl_memsys/ChampSim/dramsim3_ini/DDR5_32GB_8ch_4800.ini", "./");
CXL_MEMORY CXL("CXL_4X_24ns", 1.0, 12, &DRAM);
CACHE LLC("LLC", 1.0, 6, 65536, 6, 1024, 1024, 1024, 4096, 29, 1, 64, 64, LOG2_BLOCK_SIZE, 0, 0, 0, 5, &CXL, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDsrrip);
CACHE cpu0_L2C("cpu0_L2C", 1.0, 5, 1024, 8, 32, 32, 16, 128, 9, 1, 1, 1, LOG2_BLOCK_SIZE, 0, 0, 0, 5, &LLC, CACHE::pref_t::pprefetcherDip_stride, CACHE::repl_t::rreplacementDlru);
CACHE cpu1_L2C("cpu1_L2C", 1.0, 5, 1024, 8, 32, 32, 16, 128, 9, 1, 1, 1, LOG2_BLOCK_SIZE, 0, 0, 0, 5, &LLC, CACHE::pref_t::pprefetcherDip_stride, CACHE::repl_t::rreplacementDlru);
CACHE cpu2_L2C("cpu2_L2C", 1.0, 5, 1024, 8, 32, 32, 16, 128, 9, 1, 1, 1, LOG2_BLOCK_SIZE, 0, 0, 0, 5, &LLC, CACHE::pref_t::pprefetcherDip_stride, CACHE::repl_t::rreplacementDlru);
CACHE cpu3_L2C("cpu3_L2C", 1.0, 5, 1024, 8, 32, 32, 16, 128, 9, 1, 1, 1, LOG2_BLOCK_SIZE, 0, 0, 0, 5, &LLC, CACHE::pref_t::pprefetcherDip_stride, CACHE::repl_t::rreplacementDlru);
CACHE cpu4_L2C("cpu4_L2C", 1.0, 5, 1024, 8, 32, 32, 16, 128, 9, 1, 1, 1, LOG2_BLOCK_SIZE, 0, 0, 0, 5, &LLC, CACHE::pref_t::pprefetcherDip_stride, CACHE::repl_t::rreplacementDlru);
CACHE cpu5_L2C("cpu5_L2C", 1.0, 5, 1024, 8, 32, 32, 16, 128, 9, 1, 1, 1, LOG2_BLOCK_SIZE, 0, 0, 0, 5, &LLC, CACHE::pref_t::pprefetcherDip_stride, CACHE::repl_t::rreplacementDlru);
CACHE cpu6_L2C("cpu6_L2C", 1.0, 5, 1024, 8, 32, 32, 16, 128, 9, 1, 1, 1, LOG2_BLOCK_SIZE, 0, 0, 0, 5, &LLC, CACHE::pref_t::pprefetcherDip_stride, CACHE::repl_t::rreplacementDlru);
CACHE cpu7_L2C("cpu7_L2C", 1.0, 5, 1024, 8, 32, 32, 16, 128, 9, 1, 1, 1, LOG2_BLOCK_SIZE, 0, 0, 0, 5, &LLC, CACHE::pref_t::pprefetcherDip_stride, CACHE::repl_t::rreplacementDlru);
CACHE cpu8_L2C("cpu8_L2C", 1.0, 5, 1024, 8, 32, 32, 16, 128, 9, 1, 1, 1, LOG2_BLOCK_SIZE, 0, 0, 0, 5, &LLC, CACHE::pref_t::pprefetcherDip_stride, CACHE::repl_t::rreplacementDlru);
CACHE cpu9_L2C("cpu9_L2C", 1.0, 5, 1024, 8, 32, 32, 16, 128, 9, 1, 1, 1, LOG2_BLOCK_SIZE, 0, 0, 0, 5, &LLC, CACHE::pref_t::pprefetcherDip_stride, CACHE::repl_t::rreplacementDlru);
CACHE cpu10_L2C("cpu10_L2C", 1.0, 5, 1024, 8, 32, 32, 16, 128, 9, 1, 1, 1, LOG2_BLOCK_SIZE, 0, 0, 0, 5, &LLC, CACHE::pref_t::pprefetcherDip_stride, CACHE::repl_t::rreplacementDlru);
CACHE cpu11_L2C("cpu11_L2C", 1.0, 5, 1024, 8, 32, 32, 16, 128, 9, 1, 1, 1, LOG2_BLOCK_SIZE, 0, 0, 0, 5, &LLC, CACHE::pref_t::pprefetcherDip_stride, CACHE::repl_t::rreplacementDlru);
CACHE cpu12_L2C("cpu12_L2C", 1.0, 5, 1024, 8, 32, 32, 16, 128, 9, 1, 1, 1, LOG2_BLOCK_SIZE, 0, 0, 0, 5, &LLC, CACHE::pref_t::pprefetcherDip_stride, CACHE::repl_t::rreplacementDlru);
CACHE cpu13_L2C("cpu13_L2C", 1.0, 5, 1024, 8, 32, 32, 16, 128, 9, 1, 1, 1, LOG2_BLOCK_SIZE, 0, 0, 0, 5, &LLC, CACHE::pref_t::pprefetcherDip_stride, CACHE::repl_t::rreplacementDlru);
CACHE cpu14_L2C("cpu14_L2C", 1.0, 5, 1024, 8, 32, 32, 16, 128, 9, 1, 1, 1, LOG2_BLOCK_SIZE, 0, 0, 0, 5, &LLC, CACHE::pref_t::pprefetcherDip_stride, CACHE::repl_t::rreplacementDlru);
CACHE cpu15_L2C("cpu15_L2C", 1.0, 5, 1024, 8, 32, 32, 16, 128, 9, 1, 1, 1, LOG2_BLOCK_SIZE, 0, 0, 0, 5, &LLC, CACHE::pref_t::pprefetcherDip_stride, CACHE::repl_t::rreplacementDlru);
CACHE cpu0_L1D("cpu0_L1D", 1.0, 4, 64, 8, 64, 64, 8, 32, 4, 1, 3, 2, LOG2_BLOCK_SIZE, 0, 1, 0, 5, &cpu0_L2C, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu1_L1D("cpu1_L1D", 1.0, 4, 64, 8, 64, 64, 8, 32, 4, 1, 3, 2, LOG2_BLOCK_SIZE, 0, 1, 0, 5, &cpu1_L2C, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu2_L1D("cpu2_L1D", 1.0, 4, 64, 8, 64, 64, 8, 32, 4, 1, 3, 2, LOG2_BLOCK_SIZE, 0, 1, 0, 5, &cpu2_L2C, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu3_L1D("cpu3_L1D", 1.0, 4, 64, 8, 64, 64, 8, 32, 4, 1, 3, 2, LOG2_BLOCK_SIZE, 0, 1, 0, 5, &cpu3_L2C, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu4_L1D("cpu4_L1D", 1.0, 4, 64, 8, 64, 64, 8, 32, 4, 1, 3, 2, LOG2_BLOCK_SIZE, 0, 1, 0, 5, &cpu4_L2C, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu5_L1D("cpu5_L1D", 1.0, 4, 64, 8, 64, 64, 8, 32, 4, 1, 3, 2, LOG2_BLOCK_SIZE, 0, 1, 0, 5, &cpu5_L2C, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu6_L1D("cpu6_L1D", 1.0, 4, 64, 8, 64, 64, 8, 32, 4, 1, 3, 2, LOG2_BLOCK_SIZE, 0, 1, 0, 5, &cpu6_L2C, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu7_L1D("cpu7_L1D", 1.0, 4, 64, 8, 64, 64, 8, 32, 4, 1, 3, 2, LOG2_BLOCK_SIZE, 0, 1, 0, 5, &cpu7_L2C, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu8_L1D("cpu8_L1D", 1.0, 4, 64, 8, 64, 64, 8, 32, 4, 1, 3, 2, LOG2_BLOCK_SIZE, 0, 1, 0, 5, &cpu8_L2C, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu9_L1D("cpu9_L1D", 1.0, 4, 64, 8, 64, 64, 8, 32, 4, 1, 3, 2, LOG2_BLOCK_SIZE, 0, 1, 0, 5, &cpu9_L2C, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu10_L1D("cpu10_L1D", 1.0, 4, 64, 8, 64, 64, 8, 32, 4, 1, 3, 2, LOG2_BLOCK_SIZE, 0, 1, 0, 5, &cpu10_L2C, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu11_L1D("cpu11_L1D", 1.0, 4, 64, 8, 64, 64, 8, 32, 4, 1, 3, 2, LOG2_BLOCK_SIZE, 0, 1, 0, 5, &cpu11_L2C, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu12_L1D("cpu12_L1D", 1.0, 4, 64, 8, 64, 64, 8, 32, 4, 1, 3, 2, LOG2_BLOCK_SIZE, 0, 1, 0, 5, &cpu12_L2C, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu13_L1D("cpu13_L1D", 1.0, 4, 64, 8, 64, 64, 8, 32, 4, 1, 3, 2, LOG2_BLOCK_SIZE, 0, 1, 0, 5, &cpu13_L2C, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu14_L1D("cpu14_L1D", 1.0, 4, 64, 8, 64, 64, 8, 32, 4, 1, 3, 2, LOG2_BLOCK_SIZE, 0, 1, 0, 5, &cpu14_L2C, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu15_L1D("cpu15_L1D", 1.0, 4, 64, 8, 64, 64, 8, 32, 4, 1, 3, 2, LOG2_BLOCK_SIZE, 0, 1, 0, 5, &cpu15_L2C, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
PageTableWalker cpu0_PTW("cpu0_PTW", 0, 3, 1, 2, 1, 4, 2, 4, 4, 8, 16, 5, 2, 2, 0, &cpu0_L1D);
PageTableWalker cpu1_PTW("cpu1_PTW", 1, 3, 1, 2, 1, 4, 2, 4, 4, 8, 16, 5, 2, 2, 0, &cpu1_L1D);
PageTableWalker cpu2_PTW("cpu2_PTW", 2, 3, 1, 2, 1, 4, 2, 4, 4, 8, 16, 5, 2, 2, 0, &cpu2_L1D);
PageTableWalker cpu3_PTW("cpu3_PTW", 3, 3, 1, 2, 1, 4, 2, 4, 4, 8, 16, 5, 2, 2, 0, &cpu3_L1D);
PageTableWalker cpu4_PTW("cpu4_PTW", 4, 3, 1, 2, 1, 4, 2, 4, 4, 8, 16, 5, 2, 2, 0, &cpu4_L1D);
PageTableWalker cpu5_PTW("cpu5_PTW", 5, 3, 1, 2, 1, 4, 2, 4, 4, 8, 16, 5, 2, 2, 0, &cpu5_L1D);
PageTableWalker cpu6_PTW("cpu6_PTW", 6, 3, 1, 2, 1, 4, 2, 4, 4, 8, 16, 5, 2, 2, 0, &cpu6_L1D);
PageTableWalker cpu7_PTW("cpu7_PTW", 7, 3, 1, 2, 1, 4, 2, 4, 4, 8, 16, 5, 2, 2, 0, &cpu7_L1D);
PageTableWalker cpu8_PTW("cpu8_PTW", 8, 3, 1, 2, 1, 4, 2, 4, 4, 8, 16, 5, 2, 2, 0, &cpu8_L1D);
PageTableWalker cpu9_PTW("cpu9_PTW", 9, 3, 1, 2, 1, 4, 2, 4, 4, 8, 16, 5, 2, 2, 0, &cpu9_L1D);
PageTableWalker cpu10_PTW("cpu10_PTW", 10, 3, 1, 2, 1, 4, 2, 4, 4, 8, 16, 5, 2, 2, 0, &cpu10_L1D);
PageTableWalker cpu11_PTW("cpu11_PTW", 11, 3, 1, 2, 1, 4, 2, 4, 4, 8, 16, 5, 2, 2, 0, &cpu11_L1D);
PageTableWalker cpu12_PTW("cpu12_PTW", 12, 3, 1, 2, 1, 4, 2, 4, 4, 8, 16, 5, 2, 2, 0, &cpu12_L1D);
PageTableWalker cpu13_PTW("cpu13_PTW", 13, 3, 1, 2, 1, 4, 2, 4, 4, 8, 16, 5, 2, 2, 0, &cpu13_L1D);
PageTableWalker cpu14_PTW("cpu14_PTW", 14, 3, 1, 2, 1, 4, 2, 4, 4, 8, 16, 5, 2, 2, 0, &cpu14_L1D);
PageTableWalker cpu15_PTW("cpu15_PTW", 15, 3, 1, 2, 1, 4, 2, 4, 4, 8, 16, 5, 2, 2, 0, &cpu15_L1D);
CACHE cpu0_STLB("cpu0_STLB", 1.0, 2, 256, 12, 32, 32, 0, 16, 7, 1, 1, 1, LOG2_PAGE_SIZE, 0, 0, 0, 5, &cpu0_PTW, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu1_STLB("cpu1_STLB", 1.0, 2, 256, 12, 32, 32, 0, 16, 7, 1, 1, 1, LOG2_PAGE_SIZE, 0, 0, 0, 5, &cpu1_PTW, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu2_STLB("cpu2_STLB", 1.0, 2, 256, 12, 32, 32, 0, 16, 7, 1, 1, 1, LOG2_PAGE_SIZE, 0, 0, 0, 5, &cpu2_PTW, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu3_STLB("cpu3_STLB", 1.0, 2, 256, 12, 32, 32, 0, 16, 7, 1, 1, 1, LOG2_PAGE_SIZE, 0, 0, 0, 5, &cpu3_PTW, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu4_STLB("cpu4_STLB", 1.0, 2, 256, 12, 32, 32, 0, 16, 7, 1, 1, 1, LOG2_PAGE_SIZE, 0, 0, 0, 5, &cpu4_PTW, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu5_STLB("cpu5_STLB", 1.0, 2, 256, 12, 32, 32, 0, 16, 7, 1, 1, 1, LOG2_PAGE_SIZE, 0, 0, 0, 5, &cpu5_PTW, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu6_STLB("cpu6_STLB", 1.0, 2, 256, 12, 32, 32, 0, 16, 7, 1, 1, 1, LOG2_PAGE_SIZE, 0, 0, 0, 5, &cpu6_PTW, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu7_STLB("cpu7_STLB", 1.0, 2, 256, 12, 32, 32, 0, 16, 7, 1, 1, 1, LOG2_PAGE_SIZE, 0, 0, 0, 5, &cpu7_PTW, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu8_STLB("cpu8_STLB", 1.0, 2, 256, 12, 32, 32, 0, 16, 7, 1, 1, 1, LOG2_PAGE_SIZE, 0, 0, 0, 5, &cpu8_PTW, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu9_STLB("cpu9_STLB", 1.0, 2, 256, 12, 32, 32, 0, 16, 7, 1, 1, 1, LOG2_PAGE_SIZE, 0, 0, 0, 5, &cpu9_PTW, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu10_STLB("cpu10_STLB", 1.0, 2, 256, 12, 32, 32, 0, 16, 7, 1, 1, 1, LOG2_PAGE_SIZE, 0, 0, 0, 5, &cpu10_PTW, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu11_STLB("cpu11_STLB", 1.0, 2, 256, 12, 32, 32, 0, 16, 7, 1, 1, 1, LOG2_PAGE_SIZE, 0, 0, 0, 5, &cpu11_PTW, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu12_STLB("cpu12_STLB", 1.0, 2, 256, 12, 32, 32, 0, 16, 7, 1, 1, 1, LOG2_PAGE_SIZE, 0, 0, 0, 5, &cpu12_PTW, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu13_STLB("cpu13_STLB", 1.0, 2, 256, 12, 32, 32, 0, 16, 7, 1, 1, 1, LOG2_PAGE_SIZE, 0, 0, 0, 5, &cpu13_PTW, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu14_STLB("cpu14_STLB", 1.0, 2, 256, 12, 32, 32, 0, 16, 7, 1, 1, 1, LOG2_PAGE_SIZE, 0, 0, 0, 5, &cpu14_PTW, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu15_STLB("cpu15_STLB", 1.0, 2, 256, 12, 32, 32, 0, 16, 7, 1, 1, 1, LOG2_PAGE_SIZE, 0, 0, 0, 5, &cpu15_PTW, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu0_L1I("cpu0_L1I", 1.0, 1, 64, 8, 64, 64, 32, 16, 3, 1, 3, 2, LOG2_BLOCK_SIZE, 0, 1, 1, 5, &cpu0_L2C, CACHE::pref_t::CPU_REDIRECT_pprefetcherDnext_line_instr_, CACHE::repl_t::rreplacementDlru);
CACHE cpu0_ITLB("cpu0_ITLB", 1.0, 1, 1, 64, 16, 16, 0, 8, 0, 1, 3, 2, LOG2_PAGE_SIZE, 0, 1, 1, 5, &cpu0_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu0_DTLB("cpu0_DTLB", 1.0, 1, 1, 72, 16, 16, 0, 8, 0, 1, 3, 2, LOG2_PAGE_SIZE, 0, 1, 0, 5, &cpu0_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu1_L1I("cpu1_L1I", 1.0, 1, 64, 8, 64, 64, 32, 16, 3, 1, 3, 2, LOG2_BLOCK_SIZE, 0, 1, 1, 5, &cpu1_L2C, CACHE::pref_t::CPU_REDIRECT_pprefetcherDnext_line_instr_, CACHE::repl_t::rreplacementDlru);
CACHE cpu1_ITLB("cpu1_ITLB", 1.0, 1, 1, 64, 16, 16, 0, 8, 0, 1, 3, 2, LOG2_PAGE_SIZE, 0, 1, 1, 5, &cpu1_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu1_DTLB("cpu1_DTLB", 1.0, 1, 1, 72, 16, 16, 0, 8, 0, 1, 3, 2, LOG2_PAGE_SIZE, 0, 1, 0, 5, &cpu1_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu2_L1I("cpu2_L1I", 1.0, 1, 64, 8, 64, 64, 32, 16, 3, 1, 3, 2, LOG2_BLOCK_SIZE, 0, 1, 1, 5, &cpu2_L2C, CACHE::pref_t::CPU_REDIRECT_pprefetcherDnext_line_instr_, CACHE::repl_t::rreplacementDlru);
CACHE cpu2_ITLB("cpu2_ITLB", 1.0, 1, 1, 64, 16, 16, 0, 8, 0, 1, 3, 2, LOG2_PAGE_SIZE, 0, 1, 1, 5, &cpu2_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu2_DTLB("cpu2_DTLB", 1.0, 1, 1, 72, 16, 16, 0, 8, 0, 1, 3, 2, LOG2_PAGE_SIZE, 0, 1, 0, 5, &cpu2_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu3_L1I("cpu3_L1I", 1.0, 1, 64, 8, 64, 64, 32, 16, 3, 1, 3, 2, LOG2_BLOCK_SIZE, 0, 1, 1, 5, &cpu3_L2C, CACHE::pref_t::CPU_REDIRECT_pprefetcherDnext_line_instr_, CACHE::repl_t::rreplacementDlru);
CACHE cpu3_ITLB("cpu3_ITLB", 1.0, 1, 1, 64, 16, 16, 0, 8, 0, 1, 3, 2, LOG2_PAGE_SIZE, 0, 1, 1, 5, &cpu3_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu3_DTLB("cpu3_DTLB", 1.0, 1, 1, 72, 16, 16, 0, 8, 0, 1, 3, 2, LOG2_PAGE_SIZE, 0, 1, 0, 5, &cpu3_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu4_L1I("cpu4_L1I", 1.0, 1, 64, 8, 64, 64, 32, 16, 3, 1, 3, 2, LOG2_BLOCK_SIZE, 0, 1, 1, 5, &cpu4_L2C, CACHE::pref_t::CPU_REDIRECT_pprefetcherDnext_line_instr_, CACHE::repl_t::rreplacementDlru);
CACHE cpu4_ITLB("cpu4_ITLB", 1.0, 1, 1, 64, 16, 16, 0, 8, 0, 1, 3, 2, LOG2_PAGE_SIZE, 0, 1, 1, 5, &cpu4_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu4_DTLB("cpu4_DTLB", 1.0, 1, 1, 72, 16, 16, 0, 8, 0, 1, 3, 2, LOG2_PAGE_SIZE, 0, 1, 0, 5, &cpu4_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu5_L1I("cpu5_L1I", 1.0, 1, 64, 8, 64, 64, 32, 16, 3, 1, 3, 2, LOG2_BLOCK_SIZE, 0, 1, 1, 5, &cpu5_L2C, CACHE::pref_t::CPU_REDIRECT_pprefetcherDnext_line_instr_, CACHE::repl_t::rreplacementDlru);
CACHE cpu5_ITLB("cpu5_ITLB", 1.0, 1, 1, 64, 16, 16, 0, 8, 0, 1, 3, 2, LOG2_PAGE_SIZE, 0, 1, 1, 5, &cpu5_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu5_DTLB("cpu5_DTLB", 1.0, 1, 1, 72, 16, 16, 0, 8, 0, 1, 3, 2, LOG2_PAGE_SIZE, 0, 1, 0, 5, &cpu5_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu6_L1I("cpu6_L1I", 1.0, 1, 64, 8, 64, 64, 32, 16, 3, 1, 3, 2, LOG2_BLOCK_SIZE, 0, 1, 1, 5, &cpu6_L2C, CACHE::pref_t::CPU_REDIRECT_pprefetcherDnext_line_instr_, CACHE::repl_t::rreplacementDlru);
CACHE cpu6_ITLB("cpu6_ITLB", 1.0, 1, 1, 64, 16, 16, 0, 8, 0, 1, 3, 2, LOG2_PAGE_SIZE, 0, 1, 1, 5, &cpu6_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu6_DTLB("cpu6_DTLB", 1.0, 1, 1, 72, 16, 16, 0, 8, 0, 1, 3, 2, LOG2_PAGE_SIZE, 0, 1, 0, 5, &cpu6_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu7_L1I("cpu7_L1I", 1.0, 1, 64, 8, 64, 64, 32, 16, 3, 1, 3, 2, LOG2_BLOCK_SIZE, 0, 1, 1, 5, &cpu7_L2C, CACHE::pref_t::CPU_REDIRECT_pprefetcherDnext_line_instr_, CACHE::repl_t::rreplacementDlru);
CACHE cpu7_ITLB("cpu7_ITLB", 1.0, 1, 1, 64, 16, 16, 0, 8, 0, 1, 3, 2, LOG2_PAGE_SIZE, 0, 1, 1, 5, &cpu7_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu7_DTLB("cpu7_DTLB", 1.0, 1, 1, 72, 16, 16, 0, 8, 0, 1, 3, 2, LOG2_PAGE_SIZE, 0, 1, 0, 5, &cpu7_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu8_L1I("cpu8_L1I", 1.0, 1, 64, 8, 64, 64, 32, 16, 3, 1, 3, 2, LOG2_BLOCK_SIZE, 0, 1, 1, 5, &cpu8_L2C, CACHE::pref_t::CPU_REDIRECT_pprefetcherDnext_line_instr_, CACHE::repl_t::rreplacementDlru);
CACHE cpu8_ITLB("cpu8_ITLB", 1.0, 1, 1, 64, 16, 16, 0, 8, 0, 1, 3, 2, LOG2_PAGE_SIZE, 0, 1, 1, 5, &cpu8_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu8_DTLB("cpu8_DTLB", 1.0, 1, 1, 72, 16, 16, 0, 8, 0, 1, 3, 2, LOG2_PAGE_SIZE, 0, 1, 0, 5, &cpu8_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu9_L1I("cpu9_L1I", 1.0, 1, 64, 8, 64, 64, 32, 16, 3, 1, 3, 2, LOG2_BLOCK_SIZE, 0, 1, 1, 5, &cpu9_L2C, CACHE::pref_t::CPU_REDIRECT_pprefetcherDnext_line_instr_, CACHE::repl_t::rreplacementDlru);
CACHE cpu9_ITLB("cpu9_ITLB", 1.0, 1, 1, 64, 16, 16, 0, 8, 0, 1, 3, 2, LOG2_PAGE_SIZE, 0, 1, 1, 5, &cpu9_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu9_DTLB("cpu9_DTLB", 1.0, 1, 1, 72, 16, 16, 0, 8, 0, 1, 3, 2, LOG2_PAGE_SIZE, 0, 1, 0, 5, &cpu9_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu10_L1I("cpu10_L1I", 1.0, 1, 64, 8, 64, 64, 32, 16, 3, 1, 3, 2, LOG2_BLOCK_SIZE, 0, 1, 1, 5, &cpu10_L2C, CACHE::pref_t::CPU_REDIRECT_pprefetcherDnext_line_instr_, CACHE::repl_t::rreplacementDlru);
CACHE cpu10_ITLB("cpu10_ITLB", 1.0, 1, 1, 64, 16, 16, 0, 8, 0, 1, 3, 2, LOG2_PAGE_SIZE, 0, 1, 1, 5, &cpu10_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu10_DTLB("cpu10_DTLB", 1.0, 1, 1, 72, 16, 16, 0, 8, 0, 1, 3, 2, LOG2_PAGE_SIZE, 0, 1, 0, 5, &cpu10_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu11_L1I("cpu11_L1I", 1.0, 1, 64, 8, 64, 64, 32, 16, 3, 1, 3, 2, LOG2_BLOCK_SIZE, 0, 1, 1, 5, &cpu11_L2C, CACHE::pref_t::CPU_REDIRECT_pprefetcherDnext_line_instr_, CACHE::repl_t::rreplacementDlru);
CACHE cpu11_ITLB("cpu11_ITLB", 1.0, 1, 1, 64, 16, 16, 0, 8, 0, 1, 3, 2, LOG2_PAGE_SIZE, 0, 1, 1, 5, &cpu11_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu11_DTLB("cpu11_DTLB", 1.0, 1, 1, 72, 16, 16, 0, 8, 0, 1, 3, 2, LOG2_PAGE_SIZE, 0, 1, 0, 5, &cpu11_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu12_L1I("cpu12_L1I", 1.0, 1, 64, 8, 64, 64, 32, 16, 3, 1, 3, 2, LOG2_BLOCK_SIZE, 0, 1, 1, 5, &cpu12_L2C, CACHE::pref_t::CPU_REDIRECT_pprefetcherDnext_line_instr_, CACHE::repl_t::rreplacementDlru);
CACHE cpu12_ITLB("cpu12_ITLB", 1.0, 1, 1, 64, 16, 16, 0, 8, 0, 1, 3, 2, LOG2_PAGE_SIZE, 0, 1, 1, 5, &cpu12_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu12_DTLB("cpu12_DTLB", 1.0, 1, 1, 72, 16, 16, 0, 8, 0, 1, 3, 2, LOG2_PAGE_SIZE, 0, 1, 0, 5, &cpu12_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu13_L1I("cpu13_L1I", 1.0, 1, 64, 8, 64, 64, 32, 16, 3, 1, 3, 2, LOG2_BLOCK_SIZE, 0, 1, 1, 5, &cpu13_L2C, CACHE::pref_t::CPU_REDIRECT_pprefetcherDnext_line_instr_, CACHE::repl_t::rreplacementDlru);
CACHE cpu13_ITLB("cpu13_ITLB", 1.0, 1, 1, 64, 16, 16, 0, 8, 0, 1, 3, 2, LOG2_PAGE_SIZE, 0, 1, 1, 5, &cpu13_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu13_DTLB("cpu13_DTLB", 1.0, 1, 1, 72, 16, 16, 0, 8, 0, 1, 3, 2, LOG2_PAGE_SIZE, 0, 1, 0, 5, &cpu13_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu14_L1I("cpu14_L1I", 1.0, 1, 64, 8, 64, 64, 32, 16, 3, 1, 3, 2, LOG2_BLOCK_SIZE, 0, 1, 1, 5, &cpu14_L2C, CACHE::pref_t::CPU_REDIRECT_pprefetcherDnext_line_instr_, CACHE::repl_t::rreplacementDlru);
CACHE cpu14_ITLB("cpu14_ITLB", 1.0, 1, 1, 64, 16, 16, 0, 8, 0, 1, 3, 2, LOG2_PAGE_SIZE, 0, 1, 1, 5, &cpu14_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu14_DTLB("cpu14_DTLB", 1.0, 1, 1, 72, 16, 16, 0, 8, 0, 1, 3, 2, LOG2_PAGE_SIZE, 0, 1, 0, 5, &cpu14_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu15_L1I("cpu15_L1I", 1.0, 1, 64, 8, 64, 64, 32, 16, 3, 1, 3, 2, LOG2_BLOCK_SIZE, 0, 1, 1, 5, &cpu15_L2C, CACHE::pref_t::CPU_REDIRECT_pprefetcherDnext_line_instr_, CACHE::repl_t::rreplacementDlru);
CACHE cpu15_ITLB("cpu15_ITLB", 1.0, 1, 1, 64, 16, 16, 0, 8, 0, 1, 3, 2, LOG2_PAGE_SIZE, 0, 1, 1, 5, &cpu15_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
CACHE cpu15_DTLB("cpu15_DTLB", 1.0, 1, 1, 72, 16, 16, 0, 8, 0, 1, 3, 2, LOG2_PAGE_SIZE, 0, 1, 0, 5, &cpu15_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru);
O3_CPU cpu0(0, 1.0, 32, 8, 16, 64, 32, 24, 256, 116, 64, 4, 4, 6, 160, 6, 3, 2, 8, 1, 1, 1, 0, 0, &cpu0_ITLB, &cpu0_DTLB, &cpu0_L1I, &cpu0_L1D, O3_CPU::bpred_t::bbranchDhashed_perceptron, O3_CPU::btb_t::bbtbDbasic_btb, O3_CPU::ipref_t::pprefetcherDnext_line_instr);
O3_CPU cpu1(1, 1.0, 32, 8, 16, 64, 32, 24, 256, 116, 64, 4, 4, 6, 160, 6, 3, 2, 8, 1, 1, 1, 0, 0, &cpu1_ITLB, &cpu1_DTLB, &cpu1_L1I, &cpu1_L1D, O3_CPU::bpred_t::bbranchDhashed_perceptron, O3_CPU::btb_t::bbtbDbasic_btb, O3_CPU::ipref_t::pprefetcherDnext_line_instr);
O3_CPU cpu2(2, 1.0, 32, 8, 16, 64, 32, 24, 256, 116, 64, 4, 4, 6, 160, 6, 3, 2, 8, 1, 1, 1, 0, 0, &cpu2_ITLB, &cpu2_DTLB, &cpu2_L1I, &cpu2_L1D, O3_CPU::bpred_t::bbranchDhashed_perceptron, O3_CPU::btb_t::bbtbDbasic_btb, O3_CPU::ipref_t::pprefetcherDnext_line_instr);
O3_CPU cpu3(3, 1.0, 32, 8, 16, 64, 32, 24, 256, 116, 64, 4, 4, 6, 160, 6, 3, 2, 8, 1, 1, 1, 0, 0, &cpu3_ITLB, &cpu3_DTLB, &cpu3_L1I, &cpu3_L1D, O3_CPU::bpred_t::bbranchDhashed_perceptron, O3_CPU::btb_t::bbtbDbasic_btb, O3_CPU::ipref_t::pprefetcherDnext_line_instr);
O3_CPU cpu4(4, 1.0, 32, 8, 16, 64, 32, 24, 256, 116, 64, 4, 4, 6, 160, 6, 3, 2, 8, 1, 1, 1, 0, 0, &cpu4_ITLB, &cpu4_DTLB, &cpu4_L1I, &cpu4_L1D, O3_CPU::bpred_t::bbranchDhashed_perceptron, O3_CPU::btb_t::bbtbDbasic_btb, O3_CPU::ipref_t::pprefetcherDnext_line_instr);
O3_CPU cpu5(5, 1.0, 32, 8, 16, 64, 32, 24, 256, 116, 64, 4, 4, 6, 160, 6, 3, 2, 8, 1, 1, 1, 0, 0, &cpu5_ITLB, &cpu5_DTLB, &cpu5_L1I, &cpu5_L1D, O3_CPU::bpred_t::bbranchDhashed_perceptron, O3_CPU::btb_t::bbtbDbasic_btb, O3_CPU::ipref_t::pprefetcherDnext_line_instr);
O3_CPU cpu6(6, 1.0, 32, 8, 16, 64, 32, 24, 256, 116, 64, 4, 4, 6, 160, 6, 3, 2, 8, 1, 1, 1, 0, 0, &cpu6_ITLB, &cpu6_DTLB, &cpu6_L1I, &cpu6_L1D, O3_CPU::bpred_t::bbranchDhashed_perceptron, O3_CPU::btb_t::bbtbDbasic_btb, O3_CPU::ipref_t::pprefetcherDnext_line_instr);
O3_CPU cpu7(7, 1.0, 32, 8, 16, 64, 32, 24, 256, 116, 64, 4, 4, 6, 160, 6, 3, 2, 8, 1, 1, 1, 0, 0, &cpu7_ITLB, &cpu7_DTLB, &cpu7_L1I, &cpu7_L1D, O3_CPU::bpred_t::bbranchDhashed_perceptron, O3_CPU::btb_t::bbtbDbasic_btb, O3_CPU::ipref_t::pprefetcherDnext_line_instr);
O3_CPU cpu8(8, 1.0, 32, 8, 16, 64, 32, 24, 256, 116, 64, 4, 4, 6, 160, 6, 3, 2, 8, 1, 1, 1, 0, 0, &cpu8_ITLB, &cpu8_DTLB, &cpu8_L1I, &cpu8_L1D, O3_CPU::bpred_t::bbranchDhashed_perceptron, O3_CPU::btb_t::bbtbDbasic_btb, O3_CPU::ipref_t::pprefetcherDnext_line_instr);
O3_CPU cpu9(9, 1.0, 32, 8, 16, 64, 32, 24, 256, 116, 64, 4, 4, 6, 160, 6, 3, 2, 8, 1, 1, 1, 0, 0, &cpu9_ITLB, &cpu9_DTLB, &cpu9_L1I, &cpu9_L1D, O3_CPU::bpred_t::bbranchDhashed_perceptron, O3_CPU::btb_t::bbtbDbasic_btb, O3_CPU::ipref_t::pprefetcherDnext_line_instr);
O3_CPU cpu10(10, 1.0, 32, 8, 16, 64, 32, 24, 256, 116, 64, 4, 4, 6, 160, 6, 3, 2, 8, 1, 1, 1, 0, 0, &cpu10_ITLB, &cpu10_DTLB, &cpu10_L1I, &cpu10_L1D, O3_CPU::bpred_t::bbranchDhashed_perceptron, O3_CPU::btb_t::bbtbDbasic_btb, O3_CPU::ipref_t::pprefetcherDnext_line_instr);
O3_CPU cpu11(11, 1.0, 32, 8, 16, 64, 32, 24, 256, 116, 64, 4, 4, 6, 160, 6, 3, 2, 8, 1, 1, 1, 0, 0, &cpu11_ITLB, &cpu11_DTLB, &cpu11_L1I, &cpu11_L1D, O3_CPU::bpred_t::bbranchDhashed_perceptron, O3_CPU::btb_t::bbtbDbasic_btb, O3_CPU::ipref_t::pprefetcherDnext_line_instr);
O3_CPU cpu12(12, 1.0, 32, 8, 16, 64, 32, 24, 256, 116, 64, 4, 4, 6, 160, 6, 3, 2, 8, 1, 1, 1, 0, 0, &cpu12_ITLB, &cpu12_DTLB, &cpu12_L1I, &cpu12_L1D, O3_CPU::bpred_t::bbranchDhashed_perceptron, O3_CPU::btb_t::bbtbDbasic_btb, O3_CPU::ipref_t::pprefetcherDnext_line_instr);
O3_CPU cpu13(13, 1.0, 32, 8, 16, 64, 32, 24, 256, 116, 64, 4, 4, 6, 160, 6, 3, 2, 8, 1, 1, 1, 0, 0, &cpu13_ITLB, &cpu13_DTLB, &cpu13_L1I, &cpu13_L1D, O3_CPU::bpred_t::bbranchDhashed_perceptron, O3_CPU::btb_t::bbtbDbasic_btb, O3_CPU::ipref_t::pprefetcherDnext_line_instr);
O3_CPU cpu14(14, 1.0, 32, 8, 16, 64, 32, 24, 256, 116, 64, 4, 4, 6, 160, 6, 3, 2, 8, 1, 1, 1, 0, 0, &cpu14_ITLB, &cpu14_DTLB, &cpu14_L1I, &cpu14_L1D, O3_CPU::bpred_t::bbranchDhashed_perceptron, O3_CPU::btb_t::bbtbDbasic_btb, O3_CPU::ipref_t::pprefetcherDnext_line_instr);
O3_CPU cpu15(15, 1.0, 32, 8, 16, 64, 32, 24, 256, 116, 64, 4, 4, 6, 160, 6, 3, 2, 8, 1, 1, 1, 0, 0, &cpu15_ITLB, &cpu15_DTLB, &cpu15_L1I, &cpu15_L1D, O3_CPU::bpred_t::bbranchDhashed_perceptron, O3_CPU::btb_t::bbtbDbasic_btb, O3_CPU::ipref_t::pprefetcherDnext_line_instr);
std::array<O3_CPU*, NUM_CPUS> ooo_cpu {
&cpu0, &cpu1, &cpu2, &cpu3, &cpu4, &cpu5, &cpu6, &cpu7, &cpu8, &cpu9, &cpu10, &cpu11, &cpu12, &cpu13, &cpu14, &cpu15
};
std::array<CACHE*, NUM_CACHES> caches {
&LLC, &cpu0_L2C, &cpu1_L2C, &cpu2_L2C, &cpu3_L2C, &cpu4_L2C, &cpu5_L2C, &cpu6_L2C, &cpu7_L2C, &cpu8_L2C, &cpu9_L2C, &cpu10_L2C, &cpu11_L2C, &cpu12_L2C, &cpu13_L2C, &cpu14_L2C, &cpu15_L2C, &cpu0_L1D, &cpu1_L1D, &cpu2_L1D, &cpu3_L1D, &cpu4_L1D, &cpu5_L1D, &cpu6_L1D, &cpu7_L1D, &cpu8_L1D, &cpu9_L1D, &cpu10_L1D, &cpu11_L1D, &cpu12_L1D, &cpu13_L1D, &cpu14_L1D, &cpu15_L1D, &cpu0_STLB, &cpu1_STLB, &cpu2_STLB, &cpu3_STLB, &cpu4_STLB, &cpu5_STLB, &cpu6_STLB, &cpu7_STLB, &cpu8_STLB, &cpu9_STLB, &cpu10_STLB, &cpu11_STLB, &cpu12_STLB, &cpu13_STLB, &cpu14_STLB, &cpu15_STLB, &cpu0_L1I, &cpu0_ITLB, &cpu0_DTLB, &cpu1_L1I, &cpu1_ITLB, &cpu1_DTLB, &cpu2_L1I, &cpu2_ITLB, &cpu2_DTLB, &cpu3_L1I, &cpu3_ITLB, &cpu3_DTLB, &cpu4_L1I, &cpu4_ITLB, &cpu4_DTLB, &cpu5_L1I, &cpu5_ITLB, &cpu5_DTLB, &cpu6_L1I, &cpu6_ITLB, &cpu6_DTLB, &cpu7_L1I, &cpu7_ITLB, &cpu7_DTLB, &cpu8_L1I, &cpu8_ITLB, &cpu8_DTLB, &cpu9_L1I, &cpu9_ITLB, &cpu9_DTLB, &cpu10_L1I, &cpu10_ITLB, &cpu10_DTLB, &cpu11_L1I, &cpu11_ITLB, &cpu11_DTLB, &cpu12_L1I, &cpu12_ITLB, &cpu12_DTLB, &cpu13_L1I, &cpu13_ITLB, &cpu13_DTLB, &cpu14_L1I, &cpu14_ITLB, &cpu14_DTLB, &cpu15_L1I, &cpu15_ITLB, &cpu15_DTLB
};
std::array<champsim::operable*, NUM_OPERABLES> operables {
&cpu0, &cpu1, &cpu2, &cpu3, &cpu4, &cpu5, &cpu6, &cpu7, &cpu8, &cpu9, &cpu10, &cpu11, &cpu12, &cpu13, &cpu14, &cpu15, &LLC, &cpu0_L2C, &cpu1_L2C, &cpu2_L2C, &cpu3_L2C, &cpu4_L2C, &cpu5_L2C, &cpu6_L2C, &cpu7_L2C, &cpu8_L2C, &cpu9_L2C, &cpu10_L2C, &cpu11_L2C, &cpu12_L2C, &cpu13_L2C, &cpu14_L2C, &cpu15_L2C, &cpu0_L1D, &cpu1_L1D, &cpu2_L1D, &cpu3_L1D, &cpu4_L1D, &cpu5_L1D, &cpu6_L1D, &cpu7_L1D, &cpu8_L1D, &cpu9_L1D, &cpu10_L1D, &cpu11_L1D, &cpu12_L1D, &cpu13_L1D, &cpu14_L1D, &cpu15_L1D, &cpu0_PTW, &cpu1_PTW, &cpu2_PTW, &cpu3_PTW, &cpu4_PTW, &cpu5_PTW, &cpu6_PTW, &cpu7_PTW, &cpu8_PTW, &cpu9_PTW, &cpu10_PTW, &cpu11_PTW, &cpu12_PTW, &cpu13_PTW, &cpu14_PTW, &cpu15_PTW, &cpu0_STLB, &cpu1_STLB, &cpu2_STLB, &cpu3_STLB, &cpu4_STLB, &cpu5_STLB, &cpu6_STLB, &cpu7_STLB, &cpu8_STLB, &cpu9_STLB, &cpu10_STLB, &cpu11_STLB, &cpu12_STLB, &cpu13_STLB, &cpu14_STLB, &cpu15_STLB, &cpu0_L1I, &cpu0_ITLB, &cpu0_DTLB, &cpu1_L1I, &cpu1_ITLB, &cpu1_DTLB, &cpu2_L1I, &cpu2_ITLB, &cpu2_DTLB, &cpu3_L1I, &cpu3_ITLB, &cpu3_DTLB, &cpu4_L1I, &cpu4_ITLB, &cpu4_DTLB, &cpu5_L1I, &cpu5_ITLB, &cpu5_DTLB, &cpu6_L1I, &cpu6_ITLB, &cpu6_DTLB, &cpu7_L1I, &cpu7_ITLB, &cpu7_DTLB, &cpu8_L1I, &cpu8_ITLB, &cpu8_DTLB, &cpu9_L1I, &cpu9_ITLB, &cpu9_DTLB, &cpu10_L1I, &cpu10_ITLB, &cpu10_DTLB, &cpu11_L1I, &cpu11_ITLB, &cpu11_DTLB, &cpu12_L1I, &cpu12_ITLB, &cpu12_DTLB, &cpu13_L1I, &cpu13_ITLB, &cpu13_DTLB, &cpu14_L1I, &cpu14_ITLB, &cpu14_DTLB, &cpu15_L1I, &cpu15_ITLB, &cpu15_DTLB, &CXL, &DRAM
};
