{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1430355324242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1430355324250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 29 19:55:24 2015 " "Processing started: Wed Apr 29 19:55:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1430355324250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1430355324250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mProj2_2 -c mProj2_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mProj2_2 -c mProj2_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1430355324250 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1430355325024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "/home/yjung/CPRE281/mProj2_2/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430355325146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430355325146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CoinSelect2.v 1 1 " "Found 1 design units, including 1 entities, in source file CoinSelect2.v" { { "Info" "ISGN_ENTITY_NAME" "1 CoinSelect2 " "Found entity 1: CoinSelect2" {  } { { "CoinSelect2.v" "" { Text "/home/yjung/CPRE281/mProj2_2/CoinSelect2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430355325173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430355325173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CoinSelect1.v 1 1 " "Found 1 design units, including 1 entities, in source file CoinSelect1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CoinSelect1 " "Found entity 1: CoinSelect1" {  } { { "CoinSelect1.v" "" { Text "/home/yjung/CPRE281/mProj2_2/CoinSelect1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430355325200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430355325200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProductSelect1.v 1 1 " "Found 1 design units, including 1 entities, in source file ProductSelect1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProductSelect1 " "Found entity 1: ProductSelect1" {  } { { "ProductSelect1.v" "" { Text "/home/yjung/CPRE281/mProj2_2/ProductSelect1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430355325231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430355325231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mProj2_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mProj2_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mProj2_2 " "Found entity 1: mProj2_2" {  } { { "mProj2_2.bdf" "" { Schematic "/home/yjung/CPRE281/mProj2_2/mProj2_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430355325257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430355325257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/insideMachine.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/insideMachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 insideMachine " "Found entity 1: insideMachine" {  } { { "output_files/insideMachine.v" "" { Text "/home/yjung/CPRE281/mProj2_2/output_files/insideMachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430355325292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430355325292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/insideMachine2.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/insideMachine2.v" { { "Info" "ISGN_ENTITY_NAME" "1 insideMachine2 " "Found entity 1: insideMachine2" {  } { { "output_files/insideMachine2.v" "" { Text "/home/yjung/CPRE281/mProj2_2/output_files/insideMachine2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430355325322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430355325322 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mProj2_2 " "Elaborating entity \"mProj2_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1430355325878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:insOne " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:insOne\"" {  } { { "mProj2_2.bdf" "insOne" { Schematic "/home/yjung/CPRE281/mProj2_2/mProj2_2.bdf" { { 184 1576 1720 296 "insOne" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430355325989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "insideMachine insideMachine:inst6 " "Elaborating entity \"insideMachine\" for hierarchy \"insideMachine:inst6\"" {  } { { "mProj2_2.bdf" "inst6" { Schematic "/home/yjung/CPRE281/mProj2_2/mProj2_2.bdf" { { 184 1320 1456 296 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430355326008 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "insideMachine.v(8) " "Verilog HDL Case Statement warning at insideMachine.v(8): incomplete case statement has no default case item" {  } { { "output_files/insideMachine.v" "" { Text "/home/yjung/CPRE281/mProj2_2/output_files/insideMachine.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1430355326010 "|mProj2_2|insideMachine:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "K insideMachine.v(8) " "Verilog HDL Always Construct warning at insideMachine.v(8): inferring latch(es) for variable \"K\", which holds its previous value in one or more paths through the always construct" {  } { { "output_files/insideMachine.v" "" { Text "/home/yjung/CPRE281/mProj2_2/output_files/insideMachine.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1430355326010 "|mProj2_2|insideMachine:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[0\] insideMachine.v(8) " "Inferred latch for \"K\[0\]\" at insideMachine.v(8)" {  } { { "output_files/insideMachine.v" "" { Text "/home/yjung/CPRE281/mProj2_2/output_files/insideMachine.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1430355326010 "|mProj2_2|insideMachine:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[1\] insideMachine.v(8) " "Inferred latch for \"K\[1\]\" at insideMachine.v(8)" {  } { { "output_files/insideMachine.v" "" { Text "/home/yjung/CPRE281/mProj2_2/output_files/insideMachine.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1430355326011 "|mProj2_2|insideMachine:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[2\] insideMachine.v(8) " "Inferred latch for \"K\[2\]\" at insideMachine.v(8)" {  } { { "output_files/insideMachine.v" "" { Text "/home/yjung/CPRE281/mProj2_2/output_files/insideMachine.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1430355326011 "|mProj2_2|insideMachine:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K\[3\] insideMachine.v(8) " "Inferred latch for \"K\[3\]\" at insideMachine.v(8)" {  } { { "output_files/insideMachine.v" "" { Text "/home/yjung/CPRE281/mProj2_2/output_files/insideMachine.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1430355326011 "|mProj2_2|insideMachine:inst6"}
{ "Warning" "WSGN_SEARCH_FILE" "mProj2_1.v 1 1 " "Using design file mProj2_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mProj2_1 " "Found entity 1: mProj2_1" {  } { { "mProj2_1.v" "" { Text "/home/yjung/CPRE281/mProj2_2/mProj2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430355326128 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1430355326128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mProj2_1 mProj2_1:inst " "Elaborating entity \"mProj2_1\" for hierarchy \"mProj2_1:inst\"" {  } { { "mProj2_2.bdf" "inst" { Schematic "/home/yjung/CPRE281/mProj2_2/mProj2_2.bdf" { { 32 728 944 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430355326140 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NEXT mProj2_1.v(42) " "Verilog HDL Always Construct warning at mProj2_1.v(42): inferring latch(es) for variable \"NEXT\", which holds its previous value in one or more paths through the always construct" {  } { { "mProj2_1.v" "" { Text "/home/yjung/CPRE281/mProj2_2/mProj2_1.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1430355326145 "|mProj2_2|mProj2_1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT\[0\] mProj2_1.v(82) " "Inferred latch for \"NEXT\[0\]\" at mProj2_1.v(82)" {  } { { "mProj2_1.v" "" { Text "/home/yjung/CPRE281/mProj2_2/mProj2_1.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1430355326145 "|mProj2_2|mProj2_1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT\[1\] mProj2_1.v(82) " "Inferred latch for \"NEXT\[1\]\" at mProj2_1.v(82)" {  } { { "mProj2_1.v" "" { Text "/home/yjung/CPRE281/mProj2_2/mProj2_1.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1430355326145 "|mProj2_2|mProj2_1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT\[2\] mProj2_1.v(82) " "Inferred latch for \"NEXT\[2\]\" at mProj2_1.v(82)" {  } { { "mProj2_1.v" "" { Text "/home/yjung/CPRE281/mProj2_2/mProj2_1.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1430355326145 "|mProj2_2|mProj2_1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT\[3\] mProj2_1.v(82) " "Inferred latch for \"NEXT\[3\]\" at mProj2_1.v(82)" {  } { { "mProj2_1.v" "" { Text "/home/yjung/CPRE281/mProj2_2/mProj2_1.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1430355326145 "|mProj2_2|mProj2_1:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "insideMachine2 insideMachine2:inst7 " "Elaborating entity \"insideMachine2\" for hierarchy \"insideMachine2:inst7\"" {  } { { "mProj2_2.bdf" "inst7" { Schematic "/home/yjung/CPRE281/mProj2_2/mProj2_2.bdf" { { 384 1320 1456 496 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430355326334 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "insideMachine2.v(8) " "Verilog HDL Case Statement warning at insideMachine2.v(8): incomplete case statement has no default case item" {  } { { "output_files/insideMachine2.v" "" { Text "/home/yjung/CPRE281/mProj2_2/output_files/insideMachine2.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1430355326336 "|mProj2_2|insideMachine2:inst7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "J insideMachine2.v(8) " "Verilog HDL Always Construct warning at insideMachine2.v(8): inferring latch(es) for variable \"J\", which holds its previous value in one or more paths through the always construct" {  } { { "output_files/insideMachine2.v" "" { Text "/home/yjung/CPRE281/mProj2_2/output_files/insideMachine2.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1430355326337 "|mProj2_2|insideMachine2:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J\[0\] insideMachine2.v(8) " "Inferred latch for \"J\[0\]\" at insideMachine2.v(8)" {  } { { "output_files/insideMachine2.v" "" { Text "/home/yjung/CPRE281/mProj2_2/output_files/insideMachine2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1430355326339 "|mProj2_2|insideMachine2:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J\[1\] insideMachine2.v(8) " "Inferred latch for \"J\[1\]\" at insideMachine2.v(8)" {  } { { "output_files/insideMachine2.v" "" { Text "/home/yjung/CPRE281/mProj2_2/output_files/insideMachine2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1430355326339 "|mProj2_2|insideMachine2:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J\[2\] insideMachine2.v(8) " "Inferred latch for \"J\[2\]\" at insideMachine2.v(8)" {  } { { "output_files/insideMachine2.v" "" { Text "/home/yjung/CPRE281/mProj2_2/output_files/insideMachine2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1430355326339 "|mProj2_2|insideMachine2:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J\[3\] insideMachine2.v(8) " "Inferred latch for \"J\[3\]\" at insideMachine2.v(8)" {  } { { "output_files/insideMachine2.v" "" { Text "/home/yjung/CPRE281/mProj2_2/output_files/insideMachine2.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1430355326340 "|mProj2_2|insideMachine2:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CoinSelect2 CoinSelect2:Ones " "Elaborating entity \"CoinSelect2\" for hierarchy \"CoinSelect2:Ones\"" {  } { { "mProj2_2.bdf" "Ones" { Schematic "/home/yjung/CPRE281/mProj2_2/mProj2_2.bdf" { { 304 272 424 384 "Ones" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430355326418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CoinSelect1 CoinSelect1:Tens " "Elaborating entity \"CoinSelect1\" for hierarchy \"CoinSelect1:Tens\"" {  } { { "mProj2_2.bdf" "Tens" { Schematic "/home/yjung/CPRE281/mProj2_2/mProj2_2.bdf" { { 216 272 432 296 "Tens" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430355326453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProductSelect1 ProductSelect1:inst1 " "Elaborating entity \"ProductSelect1\" for hierarchy \"ProductSelect1:inst1\"" {  } { { "mProj2_2.bdf" "inst1" { Schematic "/home/yjung/CPRE281/mProj2_2/mProj2_2.bdf" { { -72 336 480 8 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430355326487 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mProj2_1:inst\|NEXT\[0\] " "LATCH primitive \"mProj2_1:inst\|NEXT\[0\]\" is permanently enabled" {  } { { "mProj2_1.v" "" { Text "/home/yjung/CPRE281/mProj2_2/mProj2_1.v" 82 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1430355327097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mProj2_1:inst\|NEXT\[1\] " "LATCH primitive \"mProj2_1:inst\|NEXT\[1\]\" is permanently enabled" {  } { { "mProj2_1.v" "" { Text "/home/yjung/CPRE281/mProj2_2/mProj2_1.v" 82 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1430355327097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mProj2_1:inst\|NEXT\[2\] " "LATCH primitive \"mProj2_1:inst\|NEXT\[2\]\" is permanently enabled" {  } { { "mProj2_1.v" "" { Text "/home/yjung/CPRE281/mProj2_2/mProj2_1.v" 82 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1430355327097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mProj2_1:inst\|NEXT\[3\] " "LATCH primitive \"mProj2_1:inst\|NEXT\[3\]\" is permanently enabled" {  } { { "mProj2_1.v" "" { Text "/home/yjung/CPRE281/mProj2_2/mProj2_1.v" 82 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1430355327097 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "insideMachine:inst6\|K\[2\] insideMachine:inst6\|K\[0\] " "Duplicate LATCH primitive \"insideMachine:inst6\|K\[2\]\" merged with LATCH primitive \"insideMachine:inst6\|K\[0\]\"" {  } { { "output_files/insideMachine.v" "" { Text "/home/yjung/CPRE281/mProj2_2/output_files/insideMachine.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1430355327785 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1 1430355327785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "insideMachine:inst6\|K\[0\] " "Latch insideMachine:inst6\|K\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst2 " "Ports D and ENA on the latch are fed by the same signal inst2" {  } { { "mProj2_2.bdf" "" { Schematic "/home/yjung/CPRE281/mProj2_2/mProj2_2.bdf" { { 144 1072 1136 224 "inst2" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1430355327786 ""}  } { { "output_files/insideMachine.v" "" { Text "/home/yjung/CPRE281/mProj2_2/output_files/insideMachine.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1430355327786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "insideMachine2:inst7\|J\[1\] " "Latch insideMachine2:inst7\|J\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst4 " "Ports D and ENA on the latch are fed by the same signal inst4" {  } { { "mProj2_2.bdf" "" { Schematic "/home/yjung/CPRE281/mProj2_2/mProj2_2.bdf" { { 400 1072 1136 480 "inst4" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1430355327786 ""}  } { { "output_files/insideMachine2.v" "" { Text "/home/yjung/CPRE281/mProj2_2/output_files/insideMachine2.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1430355327786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "insideMachine2:inst7\|J\[0\] " "Latch insideMachine2:inst7\|J\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst3 " "Ports D and ENA on the latch are fed by the same signal inst3" {  } { { "mProj2_2.bdf" "" { Schematic "/home/yjung/CPRE281/mProj2_2/mProj2_2.bdf" { { 280 1072 1136 360 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1430355327786 ""}  } { { "output_files/insideMachine2.v" "" { Text "/home/yjung/CPRE281/mProj2_2/output_files/insideMachine2.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1430355327786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "insideMachine2:inst7\|J\[2\] " "Latch insideMachine2:inst7\|J\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst5 " "Ports D and ENA on the latch are fed by the same signal inst5" {  } { { "mProj2_2.bdf" "" { Schematic "/home/yjung/CPRE281/mProj2_2/mProj2_2.bdf" { { 520 1072 1136 600 "inst5" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1430355327786 ""}  } { { "output_files/insideMachine2.v" "" { Text "/home/yjung/CPRE281/mProj2_2/output_files/insideMachine2.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1430355327786 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outC\[6\] GND " "Pin \"outC\[6\]\" is stuck at GND" {  } { { "mProj2_2.bdf" "" { Schematic "/home/yjung/CPRE281/mProj2_2/mProj2_2.bdf" { { 208 1720 1896 224 "outC\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1430355327854 "|mProj2_2|outC[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outC\[4\] GND " "Pin \"outC\[4\]\" is stuck at GND" {  } { { "mProj2_2.bdf" "" { Schematic "/home/yjung/CPRE281/mProj2_2/mProj2_2.bdf" { { 208 1720 1896 224 "outC\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1430355327854 "|mProj2_2|outC[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outC\[3\] GND " "Pin \"outC\[3\]\" is stuck at GND" {  } { { "mProj2_2.bdf" "" { Schematic "/home/yjung/CPRE281/mProj2_2/mProj2_2.bdf" { { 208 1720 1896 224 "outC\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1430355327854 "|mProj2_2|outC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outC\[1\] GND " "Pin \"outC\[1\]\" is stuck at GND" {  } { { "mProj2_2.bdf" "" { Schematic "/home/yjung/CPRE281/mProj2_2/mProj2_2.bdf" { { 208 1720 1896 224 "outC\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1430355327854 "|mProj2_2|outC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outO\[6\] GND " "Pin \"outO\[6\]\" is stuck at GND" {  } { { "mProj2_2.bdf" "" { Schematic "/home/yjung/CPRE281/mProj2_2/mProj2_2.bdf" { { 640 424 600 656 "outO\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1430355327854 "|mProj2_2|outO[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outO\[4\] GND " "Pin \"outO\[4\]\" is stuck at GND" {  } { { "mProj2_2.bdf" "" { Schematic "/home/yjung/CPRE281/mProj2_2/mProj2_2.bdf" { { 640 424 600 656 "outO\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1430355327854 "|mProj2_2|outO[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outO\[3\] GND " "Pin \"outO\[3\]\" is stuck at GND" {  } { { "mProj2_2.bdf" "" { Schematic "/home/yjung/CPRE281/mProj2_2/mProj2_2.bdf" { { 640 424 600 656 "outO\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1430355327854 "|mProj2_2|outO[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outO\[1\] GND " "Pin \"outO\[1\]\" is stuck at GND" {  } { { "mProj2_2.bdf" "" { Schematic "/home/yjung/CPRE281/mProj2_2/mProj2_2.bdf" { { 640 424 600 656 "outO\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1430355327854 "|mProj2_2|outO[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outT\[5\] GND " "Pin \"outT\[5\]\" is stuck at GND" {  } { { "mProj2_2.bdf" "" { Schematic "/home/yjung/CPRE281/mProj2_2/mProj2_2.bdf" { { 512 424 600 528 "outT\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1430355327854 "|mProj2_2|outT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PsA\[5\] GND " "Pin \"PsA\[5\]\" is stuck at GND" {  } { { "mProj2_2.bdf" "" { Schematic "/home/yjung/CPRE281/mProj2_2/mProj2_2.bdf" { { -72 744 920 -56 "PsA\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1430355327854 "|mProj2_2|PsA[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1430355327854 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1430355328611 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1430355328611 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1430355328884 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1430355328884 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1430355328884 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1430355328884 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "627 " "Peak virtual memory: 627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1430355328975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 29 19:55:28 2015 " "Processing ended: Wed Apr 29 19:55:28 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1430355328975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1430355328975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1430355328975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1430355328975 ""}
