<<<<<<< HEAD
[Project]
Current Flow=Generic
VCS=0
version=3
Current Config=compile
[Configurations]
compile=work
[Library]
Sim=.\Sim\Sim.lib
work=.\work\work.lib
[Settings]
AccessRead=1
AccessReadWrite=0
AccessACCB=0
AccessACCR=0
AccessReadWriteSLP=0
AccessReadTopLevel=0
DisableC=1
ENABLE_ADV_DATAFLOW=0
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
[LocalVerilogSets]
EnableSLP=1
EnableDebug=0
PriorityLibNames=pmi_work
LibNames=ovi_machxo2
[LocalVhdlSets]
CompileWithDebug=0
[$LibMap$]
Sim=.
work=.
[LocalVerilogDirs]
Count=0
[DefineMacro]
Global=
[Files]
/..\..\Practica1.vhd=-1
/untitled.awc=-1
[Files.Data]
.\..\Practica1.vhd=VHDL Source Code
.\src\untitled.awc=Accelerated Waveform Configuration
[ToggleCoverageSignal]
SignalName={/seisEntradas/a}
AddRecursive=0
SignalByName=0
IncludeVerilogMemories=0
[ToggleCoverageAdvanced]
NoSingleEdge=1
SingleEdge=0
EscapeUnknownEdge=1
IgnoreUnknownEdge=0
ModeInit=0
ModeFull=1
ModeAssign=0
ModeActivity=0
DoNotIgnoreDeltas=0
[ToggleCoverageReport]
ReportFile=$dsn\toggle\toggle.xml
Type=0
OmitSummary=0
AllReport=1
NotToggledReport=0
ToggledReport=0
ShowViewer=1
FormatText=0
FormatXml=1
[SpecTracer]
WindowVisible=0
[HierarchyViewer]
HierarchyInformation=dosentradas|archXOR2|0 seisentradas|archXOR6|0 
ShowHide=ShowTopLevel
Selected=
=======
[Project]
Current Flow=Generic
VCS=0
version=3
Current Config=compile
[Configurations]
compile=work
[Library]
Sim=.\Sim\Sim.lib
work=.\work\work.lib
[Settings]
AccessRead=1
AccessReadWrite=0
AccessACCB=0
AccessACCR=0
AccessReadWriteSLP=0
AccessReadTopLevel=0
DisableC=1
ENABLE_ADV_DATAFLOW=0
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
[LocalVerilogSets]
EnableSLP=1
EnableDebug=0
PriorityLibNames=pmi_work
LibNames=ovi_machxo2
[LocalVhdlSets]
CompileWithDebug=0
[$LibMap$]
Sim=.
work=.
[LocalVerilogDirs]
Count=0
[DefineMacro]
Global=
[Files]
/..\..\Practica1.vhd=-1
/untitled.awc=-1
[Files.Data]
.\..\Practica1.vhd=VHDL Source Code
.\src\untitled.awc=Accelerated Waveform Configuration
[ToggleCoverageSignal]
SignalName={/seisEntradas/a}
AddRecursive=0
SignalByName=0
IncludeVerilogMemories=0
[ToggleCoverageAdvanced]
NoSingleEdge=1
SingleEdge=0
EscapeUnknownEdge=1
IgnoreUnknownEdge=0
ModeInit=0
ModeFull=1
ModeAssign=0
ModeActivity=0
DoNotIgnoreDeltas=0
[ToggleCoverageReport]
ReportFile=$dsn\toggle\toggle.xml
Type=0
OmitSummary=0
AllReport=1
NotToggledReport=0
ToggledReport=0
ShowViewer=1
FormatText=0
FormatXml=1
[SpecTracer]
WindowVisible=0
[HierarchyViewer]
HierarchyInformation=dosentradas|archXOR2|0 seisentradas|archXOR6|0 
ShowHide=ShowTopLevel
Selected=
>>>>>>> 1e0159934712de369f90e4d4827110fd69e68344
