{
  "module_name": "bif_5_0_d.h",
  "hash_id": "a5c797e110c9909b924609b475cd5f3b7c27797cf72e7b53bbe815252545ec2f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/bif/bif_5_0_d.h",
  "human_readable_source": " \n\n#ifndef BIF_5_0_D_H\n#define BIF_5_0_D_H\n\n#define mmMM_INDEX                                                              0x0\n#define mmMM_INDEX_HI                                                           0x6\n#define mmMM_DATA                                                               0x1\n#define mmCC_BIF_BX_FUSESTRAP0\t\t\t\t\t\t\t0x14D7\n#define mmCC_BIF_BX_STRAP2\t\t\t\t\t\t\t0x152A\n#define mmBIF_MM_INDACCESS_CNTL                                                 0x1500\n#define mmBIF_DOORBELL_APER_EN                                                  0x1501\n#define mmBUS_CNTL                                                              0x1508\n#define mmCONFIG_CNTL                                                           0x1509\n#define mmCONFIG_MEMSIZE                                                        0x150a\n#define mmCONFIG_RESERVED                                                       0x1502\n#define mmBIF_IOV_FUNC_IDENTIFIER                                               0x1503\n#define mmCONFIG_F0_BASE                                                        0x150b\n#define mmCONFIG_APER_SIZE                                                      0x150c\n#define mmCONFIG_REG_APER_SIZE                                                  0x150d\n#define mmBIF_SCRATCH0                                                          0x150e\n#define mmBIF_SCRATCH1                                                          0x150f\n#define mmBIF_RLC_INTR_CNTL                                                     0x1510\n#define mmBIF_BME_STATUS                                                        0x1511\n#define mmBIF_ATOMIC_ERR_LOG                                                    0x1512\n#define mmBX_RESET_EN                                                           0x1514\n#define mmMM_CFGREGS_CNTL                                                       0x1513\n#define mmHW_DEBUG                                                              0x1515\n#define mmMASTER_CREDIT_CNTL                                                    0x1516\n#define mmSLAVE_REQ_CREDIT_CNTL                                                 0x1517\n#define mmBX_RESET_CNTL                                                         0x1518\n#define mmINTERRUPT_CNTL                                                        0x151a\n#define mmINTERRUPT_CNTL2                                                       0x151b\n#define mmBIF_DEBUG_CNTL                                                        0x151c\n#define mmBIF_DEBUG_MUX                                                         0x151d\n#define mmBIF_DEBUG_OUT                                                         0x151e\n#define mmHDP_REG_COHERENCY_FLUSH_CNTL                                          0x1528\n#define mmHDP_MEM_COHERENCY_FLUSH_CNTL                                          0x1520\n#define mmCLKREQB_PAD_CNTL                                                      0x1521\n#define mmCLKREQB_PERF_COUNTER                                                  0x1522\n#define mmBIF_XDMA_LO                                                           0x14c0\n#define mmBIF_XDMA_HI                                                           0x14c1\n#define mmBIF_FEATURES_CONTROL_MISC                                             0x14c2\n#define mmBIF_DOORBELL_CNTL                                                     0x14c3\n#define mmBIF_SLVARB_MODE                                                       0x14c4\n#define mmBIF_CLK_CTRL                                                          0x14c5\n#define mmBIF_FB_EN                                                             0x1524\n#define mmBIF_BUSNUM_CNTL1                                                      0x1525\n#define mmBIF_BUSNUM_LIST0                                                      0x1526\n#define mmBIF_BUSNUM_LIST1                                                      0x1527\n#define mmBIF_BUSNUM_CNTL2                                                      0x152b\n#define mmBIF_BUSY_DELAY_CNTR                                                   0x1529\n#define mmBIF_PERFMON_CNTL                                                      0x152c\n#define mmBIF_PERFCOUNTER0_RESULT                                               0x152d\n#define mmBIF_PERFCOUNTER1_RESULT                                               0x152e\n#define mmSLAVE_HANG_PROTECTION_CNTL                                            0x1536\n#define mmGPU_HDP_FLUSH_REQ                                                     0x1537\n#define mmGPU_HDP_FLUSH_DONE                                                    0x1538\n#define mmSLAVE_HANG_ERROR                                                      0x153b\n#define mmCAPTURE_HOST_BUSNUM                                                   0x153c\n#define mmHOST_BUSNUM                                                           0x153d\n#define mmPEER_REG_RANGE0                                                       0x153e\n#define mmPEER_REG_RANGE1                                                       0x153f\n#define mmPEER0_FB_OFFSET_HI                                                    0x14f3\n#define mmPEER0_FB_OFFSET_LO                                                    0x14f2\n#define mmPEER1_FB_OFFSET_HI                                                    0x14f1\n#define mmPEER1_FB_OFFSET_LO                                                    0x14f0\n#define mmPEER2_FB_OFFSET_HI                                                    0x14ef\n#define mmPEER2_FB_OFFSET_LO                                                    0x14ee\n#define mmPEER3_FB_OFFSET_HI                                                    0x14ed\n#define mmPEER3_FB_OFFSET_LO                                                    0x14ec\n#define mmDBG_SMB_BYPASS_SRBM_ACCESS                                            0x14eb\n#define mmBIF_MST_TRANS_PENDING                                                 0x14ea\n#define mmBIF_SLV_TRANS_PENDING                                                 0x14e9\n#define mmBIF_DEVFUNCNUM_LIST0                                                  0x14e8\n#define mmBIF_DEVFUNCNUM_LIST1                                                  0x14e7\n#define mmBACO_CNTL                                                             0x14e5\n#define mmBF_ANA_ISO_CNTL                                                       0x14c7\n#define mmMEM_TYPE_CNTL                                                         0x14e4\n#define mmBIF_BACO_DEBUG                                                        0x14df\n#define mmBIF_BACO_DEBUG_LATCH                                                  0x14dc\n#define mmBACO_CNTL_MISC                                                        0x14db\n#define mmSMU_BIF_VDDGFX_PWR_STATUS                                             0x14f8\n#define mmBIF_VDDGFX_GFX0_LOWER                                                 0x1428\n#define mmBIF_VDDGFX_GFX0_UPPER                                                 0x1429\n#define mmBIF_VDDGFX_GFX1_LOWER                                                 0x142a\n#define mmBIF_VDDGFX_GFX1_UPPER                                                 0x142b\n#define mmBIF_VDDGFX_GFX2_LOWER                                                 0x142c\n#define mmBIF_VDDGFX_GFX2_UPPER                                                 0x142d\n#define mmBIF_VDDGFX_GFX3_LOWER                                                 0x142e\n#define mmBIF_VDDGFX_GFX3_UPPER                                                 0x142f\n#define mmBIF_VDDGFX_GFX4_LOWER                                                 0x1430\n#define mmBIF_VDDGFX_GFX4_UPPER                                                 0x1431\n#define mmBIF_VDDGFX_GFX5_LOWER                                                 0x1432\n#define mmBIF_VDDGFX_GFX5_UPPER                                                 0x1433\n#define mmBIF_VDDGFX_RSV1_LOWER                                                 0x1434\n#define mmBIF_VDDGFX_RSV1_UPPER                                                 0x1435\n#define mmBIF_VDDGFX_RSV2_LOWER                                                 0x1436\n#define mmBIF_VDDGFX_RSV2_UPPER                                                 0x1437\n#define mmBIF_VDDGFX_RSV3_LOWER                                                 0x1438\n#define mmBIF_VDDGFX_RSV3_UPPER                                                 0x1439\n#define mmBIF_VDDGFX_RSV4_LOWER                                                 0x143a\n#define mmBIF_VDDGFX_RSV4_UPPER                                                 0x143b\n#define mmBIF_VDDGFX_FB_CMP                                                     0x143c\n#define mmBIF_SMU_INDEX                                                         0x143d\n#define mmBIF_SMU_DATA                                                          0x143e\n#define mmBIF_DOORBELL_GBLAPER1_LOWER                                           0x14fc\n#define mmBIF_DOORBELL_GBLAPER1_UPPER                                           0x14fd\n#define mmBIF_DOORBELL_GBLAPER2_LOWER                                           0x14fe\n#define mmBIF_DOORBELL_GBLAPER2_UPPER                                           0x14ff\n#define mmIMPCTL_RESET                                                          0x14f5\n#define mmGARLIC_FLUSH_CNTL                                                     0x1401\n#define mmGARLIC_FLUSH_ADDR_START_0                                             0x1402\n#define mmGARLIC_FLUSH_ADDR_START_1                                             0x1404\n#define mmGARLIC_FLUSH_ADDR_START_2                                             0x1406\n#define mmGARLIC_FLUSH_ADDR_START_3                                             0x1408\n#define mmGARLIC_FLUSH_ADDR_START_4                                             0x140a\n#define mmGARLIC_FLUSH_ADDR_START_5                                             0x140c\n#define mmGARLIC_FLUSH_ADDR_START_6                                             0x140e\n#define mmGARLIC_FLUSH_ADDR_START_7                                             0x1410\n#define mmGARLIC_FLUSH_ADDR_END_0                                               0x1403\n#define mmGARLIC_FLUSH_ADDR_END_1                                               0x1405\n#define mmGARLIC_FLUSH_ADDR_END_2                                               0x1407\n#define mmGARLIC_FLUSH_ADDR_END_3                                               0x1409\n#define mmGARLIC_FLUSH_ADDR_END_4                                               0x140b\n#define mmGARLIC_FLUSH_ADDR_END_5                                               0x140d\n#define mmGARLIC_FLUSH_ADDR_END_6                                               0x140f\n#define mmGARLIC_FLUSH_ADDR_END_7                                               0x1411\n#define mmGARLIC_FLUSH_REQ                                                      0x1412\n#define mmGPU_GARLIC_FLUSH_REQ                                                  0x1413\n#define mmGPU_GARLIC_FLUSH_DONE                                                 0x1414\n#define mmREMAP_HDP_MEM_FLUSH_CNTL                                              0x1426\n#define mmREMAP_HDP_REG_FLUSH_CNTL                                              0x1427\n#define mmBIOS_SCRATCH_0                                                        0x5c9\n#define mmBIOS_SCRATCH_1                                                        0x5ca\n#define mmBIOS_SCRATCH_2                                                        0x5cb\n#define mmBIOS_SCRATCH_3                                                        0x5cc\n#define mmBIOS_SCRATCH_4                                                        0x5cd\n#define mmBIOS_SCRATCH_5                                                        0x5ce\n#define mmBIOS_SCRATCH_6                                                        0x5cf\n#define mmBIOS_SCRATCH_7                                                        0x5d0\n#define mmBIOS_SCRATCH_8                                                        0x5d1\n#define mmBIOS_SCRATCH_9                                                        0x5d2\n#define mmBIOS_SCRATCH_10                                                       0x5d3\n#define mmBIOS_SCRATCH_11                                                       0x5d4\n#define mmBIOS_SCRATCH_12                                                       0x5d5\n#define mmBIOS_SCRATCH_13                                                       0x5d6\n#define mmBIOS_SCRATCH_14                                                       0x5d7\n#define mmBIOS_SCRATCH_15                                                       0x5d8\n#define mmBIF_RB_CNTL                                                           0x1530\n#define mmBIF_RB_BASE                                                           0x1531\n#define mmBIF_RB_RPTR                                                           0x1532\n#define mmBIF_RB_WPTR                                                           0x1533\n#define mmBIF_RB_WPTR_ADDR_HI                                                   0x1534\n#define mmBIF_RB_WPTR_ADDR_LO                                                   0x1535\n#define mmMAILBOX_INDEX                                                         0x14c6\n#define mmMAILBOX_MSGBUF_TRN_DW0                                                0x14c8\n#define mmMAILBOX_MSGBUF_TRN_DW1                                                0x14c9\n#define mmMAILBOX_MSGBUF_TRN_DW2                                                0x14ca\n#define mmMAILBOX_MSGBUF_TRN_DW3                                                0x14cb\n#define mmMAILBOX_MSGBUF_RCV_DW0                                                0x14cc\n#define mmMAILBOX_MSGBUF_RCV_DW1                                                0x14cd\n#define mmMAILBOX_MSGBUF_RCV_DW2                                                0x14ce\n#define mmMAILBOX_MSGBUF_RCV_DW3                                                0x14cf\n#define mmMAILBOX_CONTROL                                                       0x14d0\n#define mmMAILBOX_INT_CNTL                                                      0x14d1\n#define mmBIF_VIRT_RESET_REQ                                                    0x14d2\n#define mmVM_INIT_STATUS                                                        0x14d3\n#define mmBIF_GPUIOV_RESET_NOTIFICATION                                         0x14d5\n#define mmBIF_GPUIOV_VM_INIT_STATUS                                             0x14d6\n#define mmBIF_GPUIOV_FB_TOTAL_FB_INFO                                           0x14d8\n#define mmBIF_GPUIOV_GPU_IDLE_LATENCY                                           0x141c\n#define mmBIF_GPUIOV_MMIO_MAP_RANGE0                                            0x141d\n#define mmBIF_GPUIOV_MMIO_MAP_RANGE1                                            0x141e\n#define mmBIF_GPUIOV_MMIO_MAP_RANGE2                                            0x141f\n#define mmBIF_GPUIOV_MMIO_MAP_RANGE3                                            0x1420\n#define mmBIF_GPUIOV_MMIO_MAP_RANGE4                                            0x1421\n#define mmBIF_GPUIOV_MMIO_MAP_RANGE5                                            0x1422\n#define mmBIF_GPU_IDLE_LATENCY                                                  0x1415\n#define mmBIF_MMIO_MAP_RANGE0                                                   0x1416\n#define mmBIF_MMIO_MAP_RANGE1                                                   0x1417\n#define mmBIF_MMIO_MAP_RANGE2                                                   0x1418\n#define mmBIF_MMIO_MAP_RANGE3                                                   0x1419\n#define mmBIF_MMIO_MAP_RANGE4                                                   0x141a\n#define mmBIF_MMIO_MAP_RANGE5                                                   0x141b\n#define mmVENDOR_ID                                                             0x0\n#define mmDEVICE_ID                                                             0x0\n#define mmCOMMAND                                                               0x1\n#define mmSTATUS                                                                0x1\n#define mmREVISION_ID                                                           0x2\n#define mmPROG_INTERFACE                                                        0x2\n#define mmSUB_CLASS                                                             0x2\n#define mmBASE_CLASS                                                            0x2\n#define mmCACHE_LINE                                                            0x3\n#define mmLATENCY                                                               0x3\n#define mmHEADER                                                                0x3\n#define mmBIST                                                                  0x3\n#define mmBASE_ADDR_1                                                           0x4\n#define mmBASE_ADDR_2                                                           0x5\n#define mmBASE_ADDR_3                                                           0x6\n#define mmBASE_ADDR_4                                                           0x7\n#define mmBASE_ADDR_5                                                           0x8\n#define mmBASE_ADDR_6                                                           0x9\n#define mmROM_BASE_ADDR                                                         0xc\n#define mmCAP_PTR                                                               0xd\n#define mmINTERRUPT_LINE                                                        0xf\n#define mmINTERRUPT_PIN                                                         0xf\n#define mmADAPTER_ID                                                            0xb\n#define mmMIN_GRANT                                                             0xf\n#define mmMAX_LATENCY                                                           0xf\n#define mmVENDOR_CAP_LIST                                                       0x12\n#define mmADAPTER_ID_W                                                          0x13\n#define mmPMI_CAP_LIST                                                          0x14\n#define mmPMI_CAP                                                               0x14\n#define mmPMI_STATUS_CNTL                                                       0x15\n#define mmPCIE_CAP_LIST                                                         0x16\n#define mmPCIE_CAP                                                              0x16\n#define mmDEVICE_CAP                                                            0x17\n#define mmDEVICE_CNTL                                                           0x18\n#define mmDEVICE_STATUS                                                         0x18\n#define mmLINK_CAP                                                              0x19\n#define mmLINK_CNTL                                                             0x1a\n#define mmLINK_STATUS                                                           0x1a\n#define mmDEVICE_CAP2                                                           0x1f\n#define mmDEVICE_CNTL2                                                          0x20\n#define mmDEVICE_STATUS2                                                        0x20\n#define mmLINK_CAP2                                                             0x21\n#define mmLINK_CNTL2                                                            0x22\n#define mmLINK_STATUS2                                                          0x22\n#define mmMSI_CAP_LIST                                                          0x28\n#define mmMSI_MSG_CNTL                                                          0x28\n#define mmMSI_MSG_ADDR_LO                                                       0x29\n#define mmMSI_MSG_ADDR_HI                                                       0x2a\n#define mmMSI_MSG_DATA_64                                                       0x2b\n#define mmMSI_MSG_DATA                                                          0x2a\n#define mmMSI_MASK                                                              0x2b\n#define mmMSI_PENDING                                                           0x2c\n#define mmMSI_MASK_64                                                           0x2c\n#define mmMSI_PENDING_64                                                        0x2d\n#define mmMSIX_CAP_LIST                                                         0x30\n#define mmMSIX_MSG_CNTL                                                         0x30\n#define mmMSIX_TABLE                                                            0x31\n#define mmMSIX_PBA                                                              0x32\n#define mmPCIE_VENDOR_SPECIFIC_ENH_CAP_LIST                                     0x40\n#define mmPCIE_VENDOR_SPECIFIC_HDR                                              0x41\n#define mmPCIE_VENDOR_SPECIFIC1                                                 0x42\n#define mmPCIE_VENDOR_SPECIFIC2                                                 0x43\n#define mmPCIE_VC_ENH_CAP_LIST                                                  0x44\n#define mmPCIE_PORT_VC_CAP_REG1                                                 0x45\n#define mmPCIE_PORT_VC_CAP_REG2                                                 0x46\n#define mmPCIE_PORT_VC_CNTL                                                     0x47\n#define mmPCIE_PORT_VC_STATUS                                                   0x47\n#define mmPCIE_VC0_RESOURCE_CAP                                                 0x48\n#define mmPCIE_VC0_RESOURCE_CNTL                                                0x49\n#define mmPCIE_VC0_RESOURCE_STATUS                                              0x4a\n#define mmPCIE_VC1_RESOURCE_CAP                                                 0x4b\n#define mmPCIE_VC1_RESOURCE_CNTL                                                0x4c\n#define mmPCIE_VC1_RESOURCE_STATUS                                              0x4d\n#define mmPCIE_DEV_SERIAL_NUM_ENH_CAP_LIST                                      0x50\n#define mmPCIE_DEV_SERIAL_NUM_DW1                                               0x51\n#define mmPCIE_DEV_SERIAL_NUM_DW2                                               0x52\n#define mmPCIE_ADV_ERR_RPT_ENH_CAP_LIST                                         0x54\n#define mmPCIE_UNCORR_ERR_STATUS                                                0x55\n#define mmPCIE_UNCORR_ERR_MASK                                                  0x56\n#define mmPCIE_UNCORR_ERR_SEVERITY                                              0x57\n#define mmPCIE_CORR_ERR_STATUS                                                  0x58\n#define mmPCIE_CORR_ERR_MASK                                                    0x59\n#define mmPCIE_ADV_ERR_CAP_CNTL                                                 0x5a\n#define mmPCIE_HDR_LOG0                                                         0x5b\n#define mmPCIE_HDR_LOG1                                                         0x5c\n#define mmPCIE_HDR_LOG2                                                         0x5d\n#define mmPCIE_HDR_LOG3                                                         0x5e\n#define mmPCIE_TLP_PREFIX_LOG0                                                  0x62\n#define mmPCIE_TLP_PREFIX_LOG1                                                  0x63\n#define mmPCIE_TLP_PREFIX_LOG2                                                  0x64\n#define mmPCIE_TLP_PREFIX_LOG3                                                  0x65\n#define mmPCIE_BAR_ENH_CAP_LIST                                                 0x80\n#define mmPCIE_BAR1_CAP                                                         0x81\n#define mmPCIE_BAR1_CNTL                                                        0x82\n#define mmPCIE_BAR2_CAP                                                         0x83\n#define mmPCIE_BAR2_CNTL                                                        0x84\n#define mmPCIE_BAR3_CAP                                                         0x85\n#define mmPCIE_BAR3_CNTL                                                        0x86\n#define mmPCIE_BAR4_CAP                                                         0x87\n#define mmPCIE_BAR4_CNTL                                                        0x88\n#define mmPCIE_BAR5_CAP                                                         0x89\n#define mmPCIE_BAR5_CNTL                                                        0x8a\n#define mmPCIE_BAR6_CAP                                                         0x8b\n#define mmPCIE_BAR6_CNTL                                                        0x8c\n#define mmPCIE_PWR_BUDGET_ENH_CAP_LIST                                          0x90\n#define mmPCIE_PWR_BUDGET_DATA_SELECT                                           0x91\n#define mmPCIE_PWR_BUDGET_DATA                                                  0x92\n#define mmPCIE_PWR_BUDGET_CAP                                                   0x93\n#define mmPCIE_DPA_ENH_CAP_LIST                                                 0x94\n#define mmPCIE_DPA_CAP                                                          0x95\n#define mmPCIE_DPA_LATENCY_INDICATOR                                            0x96\n#define mmPCIE_DPA_STATUS                                                       0x97\n#define mmPCIE_DPA_CNTL                                                         0x97\n#define mmPCIE_DPA_SUBSTATE_PWR_ALLOC_0                                         0x98\n#define mmPCIE_DPA_SUBSTATE_PWR_ALLOC_1                                         0x98\n#define mmPCIE_DPA_SUBSTATE_PWR_ALLOC_2                                         0x98\n#define mmPCIE_DPA_SUBSTATE_PWR_ALLOC_3                                         0x98\n#define mmPCIE_DPA_SUBSTATE_PWR_ALLOC_4                                         0x99\n#define mmPCIE_DPA_SUBSTATE_PWR_ALLOC_5                                         0x99\n#define mmPCIE_DPA_SUBSTATE_PWR_ALLOC_6                                         0x99\n#define mmPCIE_DPA_SUBSTATE_PWR_ALLOC_7                                         0x99\n#define mmPCIE_SECONDARY_ENH_CAP_LIST                                           0x9c\n#define mmPCIE_LINK_CNTL3                                                       0x9d\n#define mmPCIE_LANE_ERROR_STATUS                                                0x9e\n#define mmPCIE_LANE_0_EQUALIZATION_CNTL                                         0x9f\n#define mmPCIE_LANE_1_EQUALIZATION_CNTL                                         0x9f\n#define mmPCIE_LANE_2_EQUALIZATION_CNTL                                         0xa0\n#define mmPCIE_LANE_3_EQUALIZATION_CNTL                                         0xa0\n#define mmPCIE_LANE_4_EQUALIZATION_CNTL                                         0xa1\n#define mmPCIE_LANE_5_EQUALIZATION_CNTL                                         0xa1\n#define mmPCIE_LANE_6_EQUALIZATION_CNTL                                         0xa2\n#define mmPCIE_LANE_7_EQUALIZATION_CNTL                                         0xa2\n#define mmPCIE_LANE_8_EQUALIZATION_CNTL                                         0xa3\n#define mmPCIE_LANE_9_EQUALIZATION_CNTL                                         0xa3\n#define mmPCIE_LANE_10_EQUALIZATION_CNTL                                        0xa4\n#define mmPCIE_LANE_11_EQUALIZATION_CNTL                                        0xa4\n#define mmPCIE_LANE_12_EQUALIZATION_CNTL                                        0xa5\n#define mmPCIE_LANE_13_EQUALIZATION_CNTL                                        0xa5\n#define mmPCIE_LANE_14_EQUALIZATION_CNTL                                        0xa6\n#define mmPCIE_LANE_15_EQUALIZATION_CNTL                                        0xa6\n#define mmPCIE_ACS_ENH_CAP_LIST                                                 0xa8\n#define mmPCIE_ACS_CAP                                                          0xa9\n#define mmPCIE_ACS_CNTL                                                         0xa9\n#define mmPCIE_ATS_ENH_CAP_LIST                                                 0xac\n#define mmPCIE_ATS_CAP                                                          0xad\n#define mmPCIE_ATS_CNTL                                                         0xad\n#define mmPCIE_PAGE_REQ_ENH_CAP_LIST                                            0xb0\n#define mmPCIE_PAGE_REQ_CNTL                                                    0xb1\n#define mmPCIE_PAGE_REQ_STATUS                                                  0xb1\n#define mmPCIE_OUTSTAND_PAGE_REQ_CAPACITY                                       0xb2\n#define mmPCIE_OUTSTAND_PAGE_REQ_ALLOC                                          0xb3\n#define mmPCIE_PASID_ENH_CAP_LIST                                               0xb4\n#define mmPCIE_PASID_CAP                                                        0xb5\n#define mmPCIE_PASID_CNTL                                                       0xb5\n#define mmPCIE_TPH_REQR_ENH_CAP_LIST                                            0xb8\n#define mmPCIE_TPH_REQR_CAP                                                     0xb9\n#define mmPCIE_TPH_REQR_CNTL                                                    0xba\n#define mmPCIE_MC_ENH_CAP_LIST                                                  0xbc\n#define mmPCIE_MC_CAP                                                           0xbd\n#define mmPCIE_MC_CNTL                                                          0xbd\n#define mmPCIE_MC_ADDR0                                                         0xbe\n#define mmPCIE_MC_ADDR1                                                         0xbf\n#define mmPCIE_MC_RCV0                                                          0xc0\n#define mmPCIE_MC_RCV1                                                          0xc1\n#define mmPCIE_MC_BLOCK_ALL0                                                    0xc2\n#define mmPCIE_MC_BLOCK_ALL1                                                    0xc3\n#define mmPCIE_MC_BLOCK_UNTRANSLATED_0                                          0xc4\n#define mmPCIE_MC_BLOCK_UNTRANSLATED_1                                          0xc5\n#define mmPCIE_LTR_ENH_CAP_LIST                                                 0xc8\n#define mmPCIE_LTR_CAP                                                          0xc9\n#define mmPCIE_ARI_ENH_CAP_LIST                                                 0xca\n#define mmPCIE_ARI_CAP                                                          0xcb\n#define mmPCIE_ARI_CNTL                                                         0xcb\n#define mmPCIE_SRIOV_ENH_CAP_LIST                                               0xcc\n#define mmPCIE_SRIOV_CAP                                                        0xcd\n#define mmPCIE_SRIOV_CONTROL                                                    0xce\n#define mmPCIE_SRIOV_STATUS                                                     0xce\n#define mmPCIE_SRIOV_INITIAL_VFS                                                0xcf\n#define mmPCIE_SRIOV_TOTAL_VFS                                                  0xcf\n#define mmPCIE_SRIOV_NUM_VFS                                                    0xd0\n#define mmPCIE_SRIOV_FUNC_DEP_LINK                                              0xd0\n#define mmPCIE_SRIOV_FIRST_VF_OFFSET                                            0xd1\n#define mmPCIE_SRIOV_VF_STRIDE                                                  0xd1\n#define mmPCIE_SRIOV_VF_DEVICE_ID                                               0xd2\n#define mmPCIE_SRIOV_SUPPORTED_PAGE_SIZE                                        0xd3\n#define mmPCIE_SRIOV_SYSTEM_PAGE_SIZE                                           0xd4\n#define mmPCIE_SRIOV_VF_BASE_ADDR_0                                             0xd5\n#define mmPCIE_SRIOV_VF_BASE_ADDR_1                                             0xd6\n#define mmPCIE_SRIOV_VF_BASE_ADDR_2                                             0xd7\n#define mmPCIE_SRIOV_VF_BASE_ADDR_3                                             0xd8\n#define mmPCIE_SRIOV_VF_BASE_ADDR_4                                             0xd9\n#define mmPCIE_SRIOV_VF_BASE_ADDR_5                                             0xda\n#define mmPCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET                            0xdb\n#define mmPCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV                              0x100\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV                                       0x101\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SRIOV_SHADOW                          0x102\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CMD_CTRL_N_FUNC                       0x103\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CMD_STATUS                            0x104\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL                         0x105\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_NOTIFICATION                    0x106\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VM_INIT_STATUS                        0x107\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CONTEXT                               0x108\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_TOTAL_FB                              0x109\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VM_BUSY_STATUS                        0x10a\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS                               0x10b\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF0_FB                                0x10c\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF1_FB                                0x10d\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF2_FB                                0x10e\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF3_FB                                0x10f\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF4_FB                                0x110\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF5_FB                                0x111\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF6_FB                                0x112\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF7_FB                                0x113\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF8_FB                                0x114\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF9_FB                                0x115\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF10_FB                               0x116\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF11_FB                               0x117\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF12_FB                               0x118\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF13_FB                               0x119\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF14_FB                               0x11a\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF15_FB                               0x11b\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GPU_IDLE_LAT                          0x11c\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE0                       0x11d\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE1                       0x11e\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE2                       0x11f\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE3                       0x120\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE4                       0x121\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_MMIO_MAP_RANGE5                       0x122\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SCH_0                                 0x124\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SCH_1                                 0x125\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SCH_2                                 0x126\n#define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SCH_3                                 0x127\n#define mmPCIE_INDEX                                                            0xe\n#define mmPCIE_DATA                                                             0xf\n#define mmPCIE_INDEX_2                                                          0xc\n#define mmPCIE_DATA_2                                                           0xd\n#define ixPCIE_HOLD_TRAINING_A                                                  0x1500820\n#define ixLNCNT_CONTROL                                                         0x1508030\n#define ixCFG_LNC_WINDOW                                                        0x1508031\n#define ixLNCNT_QUAN_THRD                                                       0x1508032\n#define ixLNCNT_WEIGHT                                                          0x1508033\n#define ixLNC_TOTAL_WACC                                                        0x1508034\n#define ixLNC_BW_WACC                                                           0x1508035\n#define ixLNC_CMN_WACC                                                          0x1508036\n#define mmPCIE_EFUSE                                                            0xfc0\n#define mmPCIE_EFUSE2                                                           0xfc1\n#define mmPCIE_EFUSE3                                                           0xfc2\n#define mmPCIE_EFUSE4                                                           0xfc3\n#define mmPCIE_EFUSE5                                                           0xfc4\n#define mmPCIE_EFUSE6                                                           0xfc5\n#define mmPCIE_EFUSE7                                                           0xfc6\n#define ixPCIE_WRAP_SCRATCH1                                                    0x1308001\n#define ixPCIE_WRAP_SCRATCH2                                                    0x1308002\n#define ixPCIE_WRAP_REG_TARG_MISC                                               0x1308005\n#define ixPCIE_WRAP_DTM_MISC                                                    0x1308006\n#define ixPCIE_WRAP_TURNAROUND_DAISYCHAIN                                       0x1308007\n#define ixPCIE_WRAP_MISC                                                        0x1308008\n#define ixPCIE_WRAP_PIF_MISC                                                    0x1308009\n#define ixPCIE_RXDET_OVERRIDE                                                   0x130800a\n#define ixREG_ADAPT_pciecore0_CONTROL                                           0x1308090\n#define ixREG_ADAPT_pwregt_CONTROL                                              0x1308096\n#define ixREG_ADAPT_pwregr_CONTROL                                              0x1308097\n#define ixREG_ADAPT_pif0_CONTROL                                                0x1308098\n#define ixPCIE_RESERVED                                                         0x1400000\n#define ixPCIE_SCRATCH                                                          0x1400001\n#define ixPCIE_HW_DEBUG                                                         0x1400002\n#define ixPCIE_RX_NUM_NAK                                                       0x140000e\n#define ixPCIE_RX_NUM_NAK_GENERATED                                             0x140000f\n#define ixPCIE_CNTL                                                             0x1400010\n#define ixPCIE_CONFIG_CNTL                                                      0x1400011\n#define ixPCIE_DEBUG_CNTL                                                       0x1400012\n#define ixPCIE_INT_CNTL                                                         0x140001a\n#define ixPCIE_INT_STATUS                                                       0x140001b\n#define ixPCIE_CNTL2                                                            0x140001c\n#define ixPCIE_RX_CNTL2                                                         0x140001d\n#define ixPCIE_TX_F0_ATTR_CNTL                                                  0x140001e\n#define ixPCIE_TX_F1_F2_ATTR_CNTL                                               0x140001f\n#define ixPCIE_CI_CNTL                                                          0x1400020\n#define ixPCIE_BUS_CNTL                                                         0x1400021\n#define ixPCIE_LC_STATE6                                                        0x1400022\n#define ixPCIE_LC_STATE7                                                        0x1400023\n#define ixPCIE_LC_STATE8                                                        0x1400024\n#define ixPCIE_LC_STATE9                                                        0x1400025\n#define ixPCIE_LC_STATE10                                                       0x1400026\n#define ixPCIE_LC_STATE11                                                       0x1400027\n#define ixPCIE_LC_STATUS1                                                       0x1400028\n#define ixPCIE_LC_STATUS2                                                       0x1400029\n#define ixPCIE_WPR_CNTL                                                         0x1400030\n#define ixPCIE_RX_LAST_TLP0                                                     0x1400031\n#define ixPCIE_RX_LAST_TLP1                                                     0x1400032\n#define ixPCIE_RX_LAST_TLP2                                                     0x1400033\n#define ixPCIE_RX_LAST_TLP3                                                     0x1400034\n#define ixPCIE_TX_LAST_TLP0                                                     0x1400035\n#define ixPCIE_TX_LAST_TLP1                                                     0x1400036\n#define ixPCIE_TX_LAST_TLP2                                                     0x1400037\n#define ixPCIE_TX_LAST_TLP3                                                     0x1400038\n#define ixPCIE_I2C_REG_ADDR_EXPAND                                              0x140003a\n#define ixPCIE_I2C_REG_DATA                                                     0x140003b\n#define ixPCIE_CFG_CNTL                                                         0x140003c\n#define ixPCIE_LC_PM_CNTL                                                       0x140003d\n#define ixPCIE_P_CNTL                                                           0x1400040\n#define ixPCIE_P_BUF_STATUS                                                     0x1400041\n#define ixPCIE_P_DECODER_STATUS                                                 0x1400042\n#define ixPCIE_P_MISC_STATUS                                                    0x1400043\n#define ixPCIE_P_RCV_L0S_FTS_DET                                                0x1400050\n#define ixPCIE_OBFF_CNTL                                                        0x1400061\n#define ixPCIE_TX_LTR_CNTL                                                      0x1400060\n#define ixPCIE_IDLE_STATUS                                                      0x1400062\n#define ixPCIE_PERF_COUNT_CNTL                                                  0x1400080\n#define ixPCIE_PERF_CNTL_TXCLK                                                  0x1400081\n#define ixPCIE_PERF_COUNT0_TXCLK                                                0x1400082\n#define ixPCIE_PERF_COUNT1_TXCLK                                                0x1400083\n#define ixPCIE_PERF_CNTL_MST_R_CLK                                              0x1400084\n#define ixPCIE_PERF_COUNT0_MST_R_CLK                                            0x1400085\n#define ixPCIE_PERF_COUNT1_MST_R_CLK                                            0x1400086\n#define ixPCIE_PERF_CNTL_MST_C_CLK                                              0x1400087\n#define ixPCIE_PERF_COUNT0_MST_C_CLK                                            0x1400088\n#define ixPCIE_PERF_COUNT1_MST_C_CLK                                            0x1400089\n#define ixPCIE_PERF_CNTL_SLV_R_CLK                                              0x140008a\n#define ixPCIE_PERF_COUNT0_SLV_R_CLK                                            0x140008b\n#define ixPCIE_PERF_COUNT1_SLV_R_CLK                                            0x140008c\n#define ixPCIE_PERF_CNTL_SLV_S_C_CLK                                            0x140008d\n#define ixPCIE_PERF_COUNT0_SLV_S_C_CLK                                          0x140008e\n#define ixPCIE_PERF_COUNT1_SLV_S_C_CLK                                          0x140008f\n#define ixPCIE_PERF_CNTL_SLV_NS_C_CLK                                           0x1400090\n#define ixPCIE_PERF_COUNT0_SLV_NS_C_CLK                                         0x1400091\n#define ixPCIE_PERF_COUNT1_SLV_NS_C_CLK                                         0x1400092\n#define ixPCIE_PERF_CNTL_EVENT0_PORT_SEL                                        0x1400093\n#define ixPCIE_PERF_CNTL_EVENT1_PORT_SEL                                        0x1400094\n#define ixPCIE_PERF_CNTL_TXCLK2                                                 0x1400095\n#define ixPCIE_PERF_COUNT0_TXCLK2                                               0x1400096\n#define ixPCIE_PERF_COUNT1_TXCLK2                                               0x1400097\n#define ixPCIE_STRAP_F0                                                         0x14000b0\n#define ixPCIE_STRAP_F1                                                         0x14000b1\n#define ixPCIE_STRAP_F2                                                         0x14000b2\n#define ixPCIE_STRAP_F3                                                         0x14000b3\n#define ixPCIE_STRAP_F4                                                         0x14000b4\n#define ixPCIE_STRAP_F5                                                         0x14000b5\n#define ixPCIE_STRAP_F6                                                         0x14000b6\n#define ixPCIE_STRAP_MSIX                                                       0x14000b7\n#define ixPCIE_STRAP_MISC                                                       0x14000c0\n#define ixPCIE_STRAP_MISC2                                                      0x14000c1\n#define ixPCIE_STRAP_PI                                                         0x14000c2\n#define ixPCIE_STRAP_I2C_BD                                                     0x14000c4\n#define ixPCIE_PRBS_CLR                                                         0x14000c8\n#define ixPCIE_PRBS_STATUS1                                                     0x14000c9\n#define ixPCIE_PRBS_STATUS2                                                     0x14000ca\n#define ixPCIE_PRBS_FREERUN                                                     0x14000cb\n#define ixPCIE_PRBS_MISC                                                        0x14000cc\n#define ixPCIE_PRBS_USER_PATTERN                                                0x14000cd\n#define ixPCIE_PRBS_LO_BITCNT                                                   0x14000ce\n#define ixPCIE_PRBS_HI_BITCNT                                                   0x14000cf\n#define ixPCIE_PRBS_ERRCNT_0                                                    0x14000d0\n#define ixPCIE_PRBS_ERRCNT_1                                                    0x14000d1\n#define ixPCIE_PRBS_ERRCNT_2                                                    0x14000d2\n#define ixPCIE_PRBS_ERRCNT_3                                                    0x14000d3\n#define ixPCIE_PRBS_ERRCNT_4                                                    0x14000d4\n#define ixPCIE_PRBS_ERRCNT_5                                                    0x14000d5\n#define ixPCIE_PRBS_ERRCNT_6                                                    0x14000d6\n#define ixPCIE_PRBS_ERRCNT_7                                                    0x14000d7\n#define ixPCIE_PRBS_ERRCNT_8                                                    0x14000d8\n#define ixPCIE_PRBS_ERRCNT_9                                                    0x14000d9\n#define ixPCIE_PRBS_ERRCNT_10                                                   0x14000da\n#define ixPCIE_PRBS_ERRCNT_11                                                   0x14000db\n#define ixPCIE_PRBS_ERRCNT_12                                                   0x14000dc\n#define ixPCIE_PRBS_ERRCNT_13                                                   0x14000dd\n#define ixPCIE_PRBS_ERRCNT_14                                                   0x14000de\n#define ixPCIE_PRBS_ERRCNT_15                                                   0x14000df\n#define ixPCIE_F0_DPA_CAP                                                       0x14000e0\n#define ixPCIE_F0_DPA_LATENCY_INDICATOR                                         0x14000e4\n#define ixPCIE_F0_DPA_CNTL                                                      0x14000e5\n#define ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0                                      0x14000e7\n#define ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1                                      0x14000e8\n#define ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2                                      0x14000e9\n#define ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3                                      0x14000ea\n#define ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4                                      0x14000eb\n#define ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5                                      0x14000ec\n#define ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6                                      0x14000ed\n#define ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7                                      0x14000ee\n#define mmSWRST_COMMAND_STATUS                                                  0x14a0\n#define mmSWRST_GENERAL_CONTROL                                                 0x14a1\n#define mmSWRST_COMMAND_0                                                       0x14a2\n#define mmSWRST_COMMAND_1                                                       0x14a3\n#define mmSWRST_CONTROL_0                                                       0x14a4\n#define mmSWRST_CONTROL_1                                                       0x14a5\n#define mmSWRST_CONTROL_2                                                       0x14a6\n#define mmSWRST_CONTROL_3                                                       0x14a7\n#define mmSWRST_CONTROL_4                                                       0x14a8\n#define mmSWRST_CONTROL_5                                                       0x14a9\n#define mmSWRST_CONTROL_6                                                       0x14aa\n#define mmSWRST_EP_COMMAND_0                                                    0x14ab\n#define mmSWRST_EP_CONTROL_0                                                    0x14ac\n#define mmCPM_CONTROL                                                           0x14b8\n#define mmGSKT_CONTROL                                                          0x14bf\n#define ixSWRST_COMMAND_1                                                       0x1400103\n#define ixLM_CONTROL                                                            0x1400120\n#define ixLM_PCIETXMUX0                                                         0x1400121\n#define ixLM_PCIETXMUX1                                                         0x1400122\n#define ixLM_PCIETXMUX2                                                         0x1400123\n#define ixLM_PCIETXMUX3                                                         0x1400124\n#define ixLM_PCIERXMUX0                                                         0x1400125\n#define ixLM_PCIERXMUX1                                                         0x1400126\n#define ixLM_PCIERXMUX2                                                         0x1400127\n#define ixLM_PCIERXMUX3                                                         0x1400128\n#define ixLM_LANEENABLE                                                         0x1400129\n#define ixLM_PRBSCONTROL                                                        0x140012a\n#define ixLM_POWERCONTROL                                                       0x140012b\n#define ixLM_POWERCONTROL1                                                      0x140012c\n#define ixLM_POWERCONTROL2                                                      0x140012d\n#define ixLM_POWERCONTROL3                                                      0x140012e\n#define ixLM_POWERCONTROL4                                                      0x140012f\n#define ixPB0_GLB_CTRL_REG0                                                     0x1200004\n#define ixPB0_GLB_CTRL_REG1                                                     0x1200008\n#define ixPB0_GLB_CTRL_REG2                                                     0x120000c\n#define ixPB0_GLB_CTRL_REG3                                                     0x1200010\n#define ixPB0_GLB_CTRL_REG4                                                     0x1200014\n#define ixPB0_GLB_CTRL_REG5                                                     0x1200018\n#define ixPB0_GLB_SCI_STAT_OVRD_REG0                                            0x120001c\n#define ixPB0_GLB_SCI_STAT_OVRD_REG1                                            0x1200020\n#define ixPB0_GLB_SCI_STAT_OVRD_REG2                                            0x1200024\n#define ixPB0_GLB_SCI_STAT_OVRD_REG3                                            0x1200028\n#define ixPB0_GLB_SCI_STAT_OVRD_REG4                                            0x120002c\n#define ixPB0_GLB_OVRD_REG0                                                     0x1200030\n#define ixPB0_GLB_OVRD_REG1                                                     0x1200034\n#define ixPB0_GLB_OVRD_REG2                                                     0x1200038\n#define ixPB0_HW_DEBUG                                                          0x1202004\n#define ixPB0_STRAP_GLB_REG0                                                    0x1202020\n#define ixPB0_STRAP_TX_REG0                                                     0x1202024\n#define ixPB0_STRAP_RX_REG0                                                     0x1202028\n#define ixPB0_STRAP_RX_REG1                                                     0x120202c\n#define ixPB0_STRAP_PLL_REG0                                                    0x1202030\n#define ixPB0_STRAP_PIN_REG0                                                    0x1202034\n#define ixPB0_STRAP_GLB_REG1                                                    0x1202038\n#define ixPB0_STRAP_GLB_REG2                                                    0x120203c\n#define ixPB0_DFT_JIT_INJ_REG0                                                  0x1203000\n#define ixPB0_DFT_JIT_INJ_REG1                                                  0x1203004\n#define ixPB0_DFT_JIT_INJ_REG2                                                  0x1203008\n#define ixPB0_DFT_DEBUG_CTRL_REG0                                               0x120300c\n#define ixPB0_DFT_JIT_INJ_STAT_REG0                                             0x1203010\n#define ixPB0_PLL_RO_GLB_CTRL_REG0                                              0x1204000\n#define ixPB0_PLL_RO_GLB_OVRD_REG0                                              0x1204010\n#define ixPB0_PLL_RO0_CTRL_REG0                                                 0x1204440\n#define ixPB0_PLL_RO0_OVRD_REG0                                                 0x1204450\n#define ixPB0_PLL_RO0_OVRD_REG1                                                 0x1204454\n#define ixPB0_PLL_RO0_SCI_STAT_OVRD_REG0                                        0x1204460\n#define ixPB0_PLL_RO1_SCI_STAT_OVRD_REG0                                        0x1204464\n#define ixPB0_PLL_RO2_SCI_STAT_OVRD_REG0                                        0x1204468\n#define ixPB0_PLL_RO3_SCI_STAT_OVRD_REG0                                        0x120446c\n#define ixPB0_PLL_LC0_CTRL_REG0                                                 0x1204480\n#define ixPB0_PLL_LC0_OVRD_REG0                                                 0x1204490\n#define ixPB0_PLL_LC0_OVRD_REG1                                                 0x1204494\n#define ixPB0_PLL_LC0_SCI_STAT_OVRD_REG0                                        0x1204500\n#define ixPB0_PLL_LC1_SCI_STAT_OVRD_REG0                                        0x1204504\n#define ixPB0_PLL_LC2_SCI_STAT_OVRD_REG0                                        0x1204508\n#define ixPB0_PLL_LC3_SCI_STAT_OVRD_REG0                                        0x120450c\n#define ixPB0_RX_GLB_CTRL_REG0                                                  0x1206000\n#define ixPB0_RX_GLB_CTRL_REG1                                                  0x1206004\n#define ixPB0_RX_GLB_CTRL_REG2                                                  0x1206008\n#define ixPB0_RX_GLB_CTRL_REG3                                                  0x120600c\n#define ixPB0_RX_GLB_CTRL_REG4                                                  0x1206010\n#define ixPB0_RX_GLB_CTRL_REG5                                                  0x1206014\n#define ixPB0_RX_GLB_CTRL_REG6                                                  0x1206018\n#define ixPB0_RX_GLB_CTRL_REG7                                                  0x120601c\n#define ixPB0_RX_GLB_CTRL_REG8                                                  0x1206020\n#define ixPB0_RX_GLB_SCI_STAT_OVRD_REG0                                         0x1206028\n#define ixPB0_RX_GLB_OVRD_REG0                                                  0x1206030\n#define ixPB0_RX_GLB_OVRD_REG1                                                  0x1206034\n#define ixPB0_RX_LANE0_CTRL_REG0                                                0x1206440\n#define ixPB0_RX_LANE0_SCI_STAT_OVRD_REG0                                       0x1206448\n#define ixPB0_RX_LANE1_CTRL_REG0                                                0x1206480\n#define ixPB0_RX_LANE1_SCI_STAT_OVRD_REG0                                       0x1206488\n#define ixPB0_RX_LANE2_CTRL_REG0                                                0x1206500\n#define ixPB0_RX_LANE2_SCI_STAT_OVRD_REG0                                       0x1206508\n#define ixPB0_RX_LANE3_CTRL_REG0                                                0x1206600\n#define ixPB0_RX_LANE3_SCI_STAT_OVRD_REG0                                       0x1206608\n#define ixPB0_RX_LANE4_CTRL_REG0                                                0x1206800\n#define ixPB0_RX_LANE4_SCI_STAT_OVRD_REG0                                       0x1206848\n#define ixPB0_RX_LANE5_CTRL_REG0                                                0x1206880\n#define ixPB0_RX_LANE5_SCI_STAT_OVRD_REG0                                       0x1206888\n#define ixPB0_RX_LANE6_CTRL_REG0                                                0x1206900\n#define ixPB0_RX_LANE6_SCI_STAT_OVRD_REG0                                       0x1206908\n#define ixPB0_RX_LANE7_CTRL_REG0                                                0x1206a00\n#define ixPB0_RX_LANE7_SCI_STAT_OVRD_REG0                                       0x1206a08\n#define ixPB0_RX_LANE8_CTRL_REG0                                                0x1207440\n#define ixPB0_RX_LANE8_SCI_STAT_OVRD_REG0                                       0x1207448\n#define ixPB0_RX_LANE9_CTRL_REG0                                                0x1207480\n#define ixPB0_RX_LANE9_SCI_STAT_OVRD_REG0                                       0x1207488\n#define ixPB0_RX_LANE10_CTRL_REG0                                               0x1207500\n#define ixPB0_RX_LANE10_SCI_STAT_OVRD_REG0                                      0x1207508\n#define ixPB0_RX_LANE11_CTRL_REG0                                               0x1207600\n#define ixPB0_RX_LANE11_SCI_STAT_OVRD_REG0                                      0x1207608\n#define ixPB0_RX_LANE12_CTRL_REG0                                               0x1207840\n#define ixPB0_RX_LANE12_SCI_STAT_OVRD_REG0                                      0x1207848\n#define ixPB0_RX_LANE13_CTRL_REG0                                               0x1207880\n#define ixPB0_RX_LANE13_SCI_STAT_OVRD_REG0                                      0x1207888\n#define ixPB0_RX_LANE14_CTRL_REG0                                               0x1207900\n#define ixPB0_RX_LANE14_SCI_STAT_OVRD_REG0                                      0x1207908\n#define ixPB0_RX_LANE15_CTRL_REG0                                               0x1207a00\n#define ixPB0_RX_LANE15_SCI_STAT_OVRD_REG0                                      0x1207a08\n#define ixPB0_TX_GLB_CTRL_REG0                                                  0x1208000\n#define ixPB0_TX_GLB_LANE_SKEW_CTRL                                             0x1208004\n#define ixPB0_TX_GLB_SCI_STAT_OVRD_REG0                                         0x1208010\n#define ixPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0                                    0x1208014\n#define ixPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1                                    0x1208018\n#define ixPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2                                    0x120801c\n#define ixPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3                                    0x1208020\n#define ixPB0_TX_GLB_OVRD_REG0                                                  0x1208030\n#define ixPB0_TX_GLB_OVRD_REG1                                                  0x1208034\n#define ixPB0_TX_GLB_OVRD_REG2                                                  0x1208038\n#define ixPB0_TX_GLB_OVRD_REG3                                                  0x120803c\n#define ixPB0_TX_GLB_OVRD_REG4                                                  0x1208040\n#define ixPB0_TX_LANE0_CTRL_REG0                                                0x1208440\n#define ixPB0_TX_LANE0_OVRD_REG0                                                0x1208444\n#define ixPB0_TX_LANE0_SCI_STAT_OVRD_REG0                                       0x1208448\n#define ixPB0_TX_LANE1_CTRL_REG0                                                0x1208480\n#define ixPB0_TX_LANE1_OVRD_REG0                                                0x1208484\n#define ixPB0_TX_LANE1_SCI_STAT_OVRD_REG0                                       0x1208488\n#define ixPB0_TX_LANE2_CTRL_REG0                                                0x1208500\n#define ixPB0_TX_LANE2_OVRD_REG0                                                0x1208504\n#define ixPB0_TX_LANE2_SCI_STAT_OVRD_REG0                                       0x1208508\n#define ixPB0_TX_LANE3_CTRL_REG0                                                0x1208600\n#define ixPB0_TX_LANE3_OVRD_REG0                                                0x1208604\n#define ixPB0_TX_LANE3_SCI_STAT_OVRD_REG0                                       0x1208608\n#define ixPB0_TX_LANE4_CTRL_REG0                                                0x1208840\n#define ixPB0_TX_LANE4_OVRD_REG0                                                0x1208844\n#define ixPB0_TX_LANE4_SCI_STAT_OVRD_REG0                                       0x1208848\n#define ixPB0_TX_LANE5_CTRL_REG0                                                0x1208880\n#define ixPB0_TX_LANE5_OVRD_REG0                                                0x1208884\n#define ixPB0_TX_LANE5_SCI_STAT_OVRD_REG0                                       0x1208888\n#define ixPB0_TX_LANE6_CTRL_REG0                                                0x1208900\n#define ixPB0_TX_LANE6_OVRD_REG0                                                0x1208904\n#define ixPB0_TX_LANE6_SCI_STAT_OVRD_REG0                                       0x1208908\n#define ixPB0_TX_LANE7_CTRL_REG0                                                0x1208a00\n#define ixPB0_TX_LANE7_OVRD_REG0                                                0x1208a04\n#define ixPB0_TX_LANE7_SCI_STAT_OVRD_REG0                                       0x1208a08\n#define ixPB0_TX_LANE8_CTRL_REG0                                                0x1209440\n#define ixPB0_TX_LANE8_OVRD_REG0                                                0x1209444\n#define ixPB0_TX_LANE8_SCI_STAT_OVRD_REG0                                       0x1209448\n#define ixPB0_TX_LANE9_CTRL_REG0                                                0x1209480\n#define ixPB0_TX_LANE9_OVRD_REG0                                                0x1209484\n#define ixPB0_TX_LANE9_SCI_STAT_OVRD_REG0                                       0x1209488\n#define ixPB0_TX_LANE10_CTRL_REG0                                               0x1209500\n#define ixPB0_TX_LANE10_OVRD_REG0                                               0x1209504\n#define ixPB0_TX_LANE10_SCI_STAT_OVRD_REG0                                      0x1209508\n#define ixPB0_TX_LANE11_CTRL_REG0                                               0x1209600\n#define ixPB0_TX_LANE11_OVRD_REG0                                               0x1209604\n#define ixPB0_TX_LANE11_SCI_STAT_OVRD_REG0                                      0x1209608\n#define ixPB0_TX_LANE12_CTRL_REG0                                               0x1209840\n#define ixPB0_TX_LANE12_OVRD_REG0                                               0x1209844\n#define ixPB0_TX_LANE12_SCI_STAT_OVRD_REG0                                      0x1209848\n#define ixPB0_TX_LANE13_CTRL_REG0                                               0x1209880\n#define ixPB0_TX_LANE13_OVRD_REG0                                               0x1209884\n#define ixPB0_TX_LANE13_SCI_STAT_OVRD_REG0                                      0x1209888\n#define ixPB0_TX_LANE14_CTRL_REG0                                               0x1209900\n#define ixPB0_TX_LANE14_OVRD_REG0                                               0x1209904\n#define ixPB0_TX_LANE14_SCI_STAT_OVRD_REG0                                      0x1209908\n#define ixPB0_TX_LANE15_CTRL_REG0                                               0x1209a00\n#define ixPB0_TX_LANE15_OVRD_REG0                                               0x1209a04\n#define ixPB0_TX_LANE15_SCI_STAT_OVRD_REG0                                      0x1209a08\n#define ixPB1_GLB_CTRL_REG0                                                     0x2200004\n#define ixPB1_GLB_CTRL_REG1                                                     0x2200008\n#define ixPB1_GLB_CTRL_REG2                                                     0x220000c\n#define ixPB1_GLB_CTRL_REG3                                                     0x2200010\n#define ixPB1_GLB_CTRL_REG4                                                     0x2200014\n#define ixPB1_GLB_CTRL_REG5                                                     0x2200018\n#define ixPB1_GLB_SCI_STAT_OVRD_REG0                                            0x220001c\n#define ixPB1_GLB_SCI_STAT_OVRD_REG1                                            0x2200020\n#define ixPB1_GLB_SCI_STAT_OVRD_REG2                                            0x2200024\n#define ixPB1_GLB_SCI_STAT_OVRD_REG3                                            0x2200028\n#define ixPB1_GLB_SCI_STAT_OVRD_REG4                                            0x220002c\n#define ixPB1_GLB_OVRD_REG0                                                     0x2200030\n#define ixPB1_GLB_OVRD_REG1                                                     0x2200034\n#define ixPB1_GLB_OVRD_REG2                                                     0x2200038\n#define ixPB1_HW_DEBUG                                                          0x2202004\n#define ixPB1_STRAP_GLB_REG0                                                    0x2202020\n#define ixPB1_STRAP_TX_REG0                                                     0x2202024\n#define ixPB1_STRAP_RX_REG0                                                     0x2202028\n#define ixPB1_STRAP_RX_REG1                                                     0x220202c\n#define ixPB1_STRAP_PLL_REG0                                                    0x2202030\n#define ixPB1_STRAP_PIN_REG0                                                    0x2202034\n#define ixPB1_STRAP_GLB_REG1                                                    0x2202038\n#define ixPB1_STRAP_GLB_REG2                                                    0x220203c\n#define ixPB1_DFT_JIT_INJ_REG0                                                  0x2203000\n#define ixPB1_DFT_JIT_INJ_REG1                                                  0x2203004\n#define ixPB1_DFT_JIT_INJ_REG2                                                  0x2203008\n#define ixPB1_DFT_DEBUG_CTRL_REG0                                               0x220300c\n#define ixPB1_DFT_JIT_INJ_STAT_REG0                                             0x2203010\n#define ixPB1_PLL_RO_GLB_CTRL_REG0                                              0x2204000\n#define ixPB1_PLL_RO_GLB_OVRD_REG0                                              0x2204010\n#define ixPB1_PLL_RO0_CTRL_REG0                                                 0x2204440\n#define ixPB1_PLL_RO0_OVRD_REG0                                                 0x2204450\n#define ixPB1_PLL_RO0_OVRD_REG1                                                 0x2204454\n#define ixPB1_PLL_RO0_SCI_STAT_OVRD_REG0                                        0x2204460\n#define ixPB1_PLL_RO1_SCI_STAT_OVRD_REG0                                        0x2204464\n#define ixPB1_PLL_RO2_SCI_STAT_OVRD_REG0                                        0x2204468\n#define ixPB1_PLL_RO3_SCI_STAT_OVRD_REG0                                        0x220446c\n#define ixPB1_PLL_LC0_CTRL_REG0                                                 0x2204480\n#define ixPB1_PLL_LC0_OVRD_REG0                                                 0x2204490\n#define ixPB1_PLL_LC0_OVRD_REG1                                                 0x2204494\n#define ixPB1_PLL_LC0_SCI_STAT_OVRD_REG0                                        0x2204500\n#define ixPB1_PLL_LC1_SCI_STAT_OVRD_REG0                                        0x2204504\n#define ixPB1_PLL_LC2_SCI_STAT_OVRD_REG0                                        0x2204508\n#define ixPB1_PLL_LC3_SCI_STAT_OVRD_REG0                                        0x220450c\n#define ixPB1_RX_GLB_CTRL_REG0                                                  0x2206000\n#define ixPB1_RX_GLB_CTRL_REG1                                                  0x2206004\n#define ixPB1_RX_GLB_CTRL_REG2                                                  0x2206008\n#define ixPB1_RX_GLB_CTRL_REG3                                                  0x220600c\n#define ixPB1_RX_GLB_CTRL_REG4                                                  0x2206010\n#define ixPB1_RX_GLB_CTRL_REG5                                                  0x2206014\n#define ixPB1_RX_GLB_CTRL_REG6                                                  0x2206018\n#define ixPB1_RX_GLB_CTRL_REG7                                                  0x220601c\n#define ixPB1_RX_GLB_CTRL_REG8                                                  0x2206020\n#define ixPB1_RX_GLB_SCI_STAT_OVRD_REG0                                         0x2206028\n#define ixPB1_RX_GLB_OVRD_REG0                                                  0x2206030\n#define ixPB1_RX_GLB_OVRD_REG1                                                  0x2206034\n#define ixPB1_RX_LANE0_CTRL_REG0                                                0x2206440\n#define ixPB1_RX_LANE0_SCI_STAT_OVRD_REG0                                       0x2206448\n#define ixPB1_RX_LANE1_CTRL_REG0                                                0x2206480\n#define ixPB1_RX_LANE1_SCI_STAT_OVRD_REG0                                       0x2206488\n#define ixPB1_RX_LANE2_CTRL_REG0                                                0x2206500\n#define ixPB1_RX_LANE2_SCI_STAT_OVRD_REG0                                       0x2206508\n#define ixPB1_RX_LANE3_CTRL_REG0                                                0x2206600\n#define ixPB1_RX_LANE3_SCI_STAT_OVRD_REG0                                       0x2206608\n#define ixPB1_RX_LANE4_CTRL_REG0                                                0x2206800\n#define ixPB1_RX_LANE4_SCI_STAT_OVRD_REG0                                       0x2206848\n#define ixPB1_RX_LANE5_CTRL_REG0                                                0x2206880\n#define ixPB1_RX_LANE5_SCI_STAT_OVRD_REG0                                       0x2206888\n#define ixPB1_RX_LANE6_CTRL_REG0                                                0x2206900\n#define ixPB1_RX_LANE6_SCI_STAT_OVRD_REG0                                       0x2206908\n#define ixPB1_RX_LANE7_CTRL_REG0                                                0x2206a00\n#define ixPB1_RX_LANE7_SCI_STAT_OVRD_REG0                                       0x2206a08\n#define ixPB1_RX_LANE8_CTRL_REG0                                                0x2207440\n#define ixPB1_RX_LANE8_SCI_STAT_OVRD_REG0                                       0x2207448\n#define ixPB1_RX_LANE9_CTRL_REG0                                                0x2207480\n#define ixPB1_RX_LANE9_SCI_STAT_OVRD_REG0                                       0x2207488\n#define ixPB1_RX_LANE10_CTRL_REG0                                               0x2207500\n#define ixPB1_RX_LANE10_SCI_STAT_OVRD_REG0                                      0x2207508\n#define ixPB1_RX_LANE11_CTRL_REG0                                               0x2207600\n#define ixPB1_RX_LANE11_SCI_STAT_OVRD_REG0                                      0x2207608\n#define ixPB1_RX_LANE12_CTRL_REG0                                               0x2207840\n#define ixPB1_RX_LANE12_SCI_STAT_OVRD_REG0                                      0x2207848\n#define ixPB1_RX_LANE13_CTRL_REG0                                               0x2207880\n#define ixPB1_RX_LANE13_SCI_STAT_OVRD_REG0                                      0x2207888\n#define ixPB1_RX_LANE14_CTRL_REG0                                               0x2207900\n#define ixPB1_RX_LANE14_SCI_STAT_OVRD_REG0                                      0x2207908\n#define ixPB1_RX_LANE15_CTRL_REG0                                               0x2207a00\n#define ixPB1_RX_LANE15_SCI_STAT_OVRD_REG0                                      0x2207a08\n#define ixPB1_TX_GLB_CTRL_REG0                                                  0x2208000\n#define ixPB1_TX_GLB_LANE_SKEW_CTRL                                             0x2208004\n#define ixPB1_TX_GLB_SCI_STAT_OVRD_REG0                                         0x2208010\n#define ixPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0                                    0x2208014\n#define ixPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1                                    0x2208018\n#define ixPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2                                    0x220801c\n#define ixPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3                                    0x2208020\n#define ixPB1_TX_GLB_OVRD_REG0                                                  0x2208030\n#define ixPB1_TX_GLB_OVRD_REG1                                                  0x2208034\n#define ixPB1_TX_GLB_OVRD_REG2                                                  0x2208038\n#define ixPB1_TX_GLB_OVRD_REG3                                                  0x220803c\n#define ixPB1_TX_GLB_OVRD_REG4                                                  0x2208040\n#define ixPB1_TX_LANE0_CTRL_REG0                                                0x2208440\n#define ixPB1_TX_LANE0_OVRD_REG0                                                0x2208444\n#define ixPB1_TX_LANE0_SCI_STAT_OVRD_REG0                                       0x2208448\n#define ixPB1_TX_LANE1_CTRL_REG0                                                0x2208480\n#define ixPB1_TX_LANE1_OVRD_REG0                                                0x2208484\n#define ixPB1_TX_LANE1_SCI_STAT_OVRD_REG0                                       0x2208488\n#define ixPB1_TX_LANE2_CTRL_REG0                                                0x2208500\n#define ixPB1_TX_LANE2_OVRD_REG0                                                0x2208504\n#define ixPB1_TX_LANE2_SCI_STAT_OVRD_REG0                                       0x2208508\n#define ixPB1_TX_LANE3_CTRL_REG0                                                0x2208600\n#define ixPB1_TX_LANE3_OVRD_REG0                                                0x2208604\n#define ixPB1_TX_LANE3_SCI_STAT_OVRD_REG0                                       0x2208608\n#define ixPB1_TX_LANE4_CTRL_REG0                                                0x2208840\n#define ixPB1_TX_LANE4_OVRD_REG0                                                0x2208844\n#define ixPB1_TX_LANE4_SCI_STAT_OVRD_REG0                                       0x2208848\n#define ixPB1_TX_LANE5_CTRL_REG0                                                0x2208880\n#define ixPB1_TX_LANE5_OVRD_REG0                                                0x2208884\n#define ixPB1_TX_LANE5_SCI_STAT_OVRD_REG0                                       0x2208888\n#define ixPB1_TX_LANE6_CTRL_REG0                                                0x2208900\n#define ixPB1_TX_LANE6_OVRD_REG0                                                0x2208904\n#define ixPB1_TX_LANE6_SCI_STAT_OVRD_REG0                                       0x2208908\n#define ixPB1_TX_LANE7_CTRL_REG0                                                0x2208a00\n#define ixPB1_TX_LANE7_OVRD_REG0                                                0x2208a04\n#define ixPB1_TX_LANE7_SCI_STAT_OVRD_REG0                                       0x2208a08\n#define ixPB1_TX_LANE8_CTRL_REG0                                                0x2209440\n#define ixPB1_TX_LANE8_OVRD_REG0                                                0x2209444\n#define ixPB1_TX_LANE8_SCI_STAT_OVRD_REG0                                       0x2209448\n#define ixPB1_TX_LANE9_CTRL_REG0                                                0x2209480\n#define ixPB1_TX_LANE9_OVRD_REG0                                                0x2209484\n#define ixPB1_TX_LANE9_SCI_STAT_OVRD_REG0                                       0x2209488\n#define ixPB1_TX_LANE10_CTRL_REG0                                               0x2209500\n#define ixPB1_TX_LANE10_OVRD_REG0                                               0x2209504\n#define ixPB1_TX_LANE10_SCI_STAT_OVRD_REG0                                      0x2209508\n#define ixPB1_TX_LANE11_CTRL_REG0                                               0x2209600\n#define ixPB1_TX_LANE11_OVRD_REG0                                               0x2209604\n#define ixPB1_TX_LANE11_SCI_STAT_OVRD_REG0                                      0x2209608\n#define ixPB1_TX_LANE12_CTRL_REG0                                               0x2209840\n#define ixPB1_TX_LANE12_OVRD_REG0                                               0x2209844\n#define ixPB1_TX_LANE12_SCI_STAT_OVRD_REG0                                      0x2209848\n#define ixPB1_TX_LANE13_CTRL_REG0                                               0x2209880\n#define ixPB1_TX_LANE13_OVRD_REG0                                               0x2209884\n#define ixPB1_TX_LANE13_SCI_STAT_OVRD_REG0                                      0x2209888\n#define ixPB1_TX_LANE14_CTRL_REG0                                               0x2209900\n#define ixPB1_TX_LANE14_OVRD_REG0                                               0x2209904\n#define ixPB1_TX_LANE14_SCI_STAT_OVRD_REG0                                      0x2209908\n#define ixPB1_TX_LANE15_CTRL_REG0                                               0x2209a00\n#define ixPB1_TX_LANE15_OVRD_REG0                                               0x2209a04\n#define ixPB1_TX_LANE15_SCI_STAT_OVRD_REG0                                      0x2209a08\n#define ixPB0_PIF_SCRATCH                                                       0x1100001\n#define ixPB0_PIF_HW_DEBUG                                                      0x1100002\n#define ixPB0_PIF_STRAP_0                                                       0x1100003\n#define ixPB0_PIF_CTRL                                                          0x1100004\n#define ixPB0_PIF_TX_CTRL                                                       0x1100008\n#define ixPB0_PIF_TX_CTRL2                                                      0x1100009\n#define ixPB0_PIF_RX_CTRL                                                       0x110000a\n#define ixPB0_PIF_RX_CTRL2                                                      0x110000b\n#define ixPB0_PIF_GLB_OVRD                                                      0x110000c\n#define ixPB0_PIF_GLB_OVRD2                                                     0x110000d\n#define ixPB0_PIF_BIF_CMD_STATUS                                                0x1100010\n#define ixPB0_PIF_CMD_BUS_CTRL                                                  0x1100011\n#define ixPB0_PIF_CMD_BUS_GLB_OVRD                                              0x1100013\n#define ixPB0_PIF_LANE0_OVRD                                                    0x1100014\n#define ixPB0_PIF_LANE0_OVRD2                                                   0x1100015\n#define ixPB0_PIF_LANE1_OVRD                                                    0x1100016\n#define ixPB0_PIF_LANE1_OVRD2                                                   0x1100017\n#define ixPB0_PIF_LANE2_OVRD                                                    0x1100018\n#define ixPB0_PIF_LANE2_OVRD2                                                   0x1100019\n#define ixPB0_PIF_LANE3_OVRD                                                    0x110001a\n#define ixPB0_PIF_LANE3_OVRD2                                                   0x110001b\n#define ixPB0_PIF_LANE4_OVRD                                                    0x110001c\n#define ixPB0_PIF_LANE4_OVRD2                                                   0x110001d\n#define ixPB0_PIF_LANE5_OVRD                                                    0x110001e\n#define ixPB0_PIF_LANE5_OVRD2                                                   0x110001f\n#define ixPB0_PIF_LANE6_OVRD                                                    0x1100020\n#define ixPB0_PIF_LANE6_OVRD2                                                   0x1100021\n#define ixPB0_PIF_LANE7_OVRD                                                    0x1100022\n#define ixPB0_PIF_LANE7_OVRD2                                                   0x1100023\n#define ixPB1_PIF_SCRATCH                                                       0x2100001\n#define ixPB1_PIF_HW_DEBUG                                                      0x2100002\n#define ixPB1_PIF_STRAP_0                                                       0x2100003\n#define ixPB1_PIF_CTRL                                                          0x2100004\n#define ixPB1_PIF_TX_CTRL                                                       0x2100008\n#define ixPB1_PIF_TX_CTRL2                                                      0x2100009\n#define ixPB1_PIF_RX_CTRL                                                       0x210000a\n#define ixPB1_PIF_RX_CTRL2                                                      0x210000b\n#define ixPB1_PIF_GLB_OVRD                                                      0x210000c\n#define ixPB1_PIF_GLB_OVRD2                                                     0x210000d\n#define ixPB1_PIF_BIF_CMD_STATUS                                                0x2100010\n#define ixPB1_PIF_CMD_BUS_CTRL                                                  0x2100011\n#define ixPB1_PIF_CMD_BUS_GLB_OVRD                                              0x2100013\n#define ixPB1_PIF_LANE0_OVRD                                                    0x2100014\n#define ixPB1_PIF_LANE0_OVRD2                                                   0x2100015\n#define ixPB1_PIF_LANE1_OVRD                                                    0x2100016\n#define ixPB1_PIF_LANE1_OVRD2                                                   0x2100017\n#define ixPB1_PIF_LANE2_OVRD                                                    0x2100018\n#define ixPB1_PIF_LANE2_OVRD2                                                   0x2100019\n#define ixPB1_PIF_LANE3_OVRD                                                    0x210001a\n#define ixPB1_PIF_LANE3_OVRD2                                                   0x210001b\n#define ixPB1_PIF_LANE4_OVRD                                                    0x210001c\n#define ixPB1_PIF_LANE4_OVRD2                                                   0x210001d\n#define ixPB1_PIF_LANE5_OVRD                                                    0x210001e\n#define ixPB1_PIF_LANE5_OVRD2                                                   0x210001f\n#define ixPB1_PIF_LANE6_OVRD                                                    0x2100020\n#define ixPB1_PIF_LANE6_OVRD2                                                   0x2100021\n#define ixPB1_PIF_LANE7_OVRD                                                    0x2100022\n#define ixPB1_PIF_LANE7_OVRD2                                                   0x2100023\n#define ixPCIEP_RESERVED                                                        0x10010000\n#define ixPCIEP_SCRATCH                                                         0x10010001\n#define ixPCIEP_HW_DEBUG                                                        0x10010002\n#define ixPCIEP_PORT_CNTL                                                       0x10010010\n#define ixPCIE_TX_CNTL                                                          0x10010020\n#define ixPCIE_TX_REQUESTER_ID                                                  0x10010021\n#define ixPCIE_TX_VENDOR_SPECIFIC                                               0x10010022\n#define ixPCIE_TX_REQUEST_NUM_CNTL                                              0x10010023\n#define ixPCIE_TX_SEQ                                                           0x10010024\n#define ixPCIE_TX_REPLAY                                                        0x10010025\n#define ixPCIE_TX_ACK_LATENCY_LIMIT                                             0x10010026\n#define ixPCIE_TX_CREDITS_ADVT_P                                                0x10010030\n#define ixPCIE_TX_CREDITS_ADVT_NP                                               0x10010031\n#define ixPCIE_TX_CREDITS_ADVT_CPL                                              0x10010032\n#define ixPCIE_TX_CREDITS_INIT_P                                                0x10010033\n#define ixPCIE_TX_CREDITS_INIT_NP                                               0x10010034\n#define ixPCIE_TX_CREDITS_INIT_CPL                                              0x10010035\n#define ixPCIE_TX_CREDITS_STATUS                                                0x10010036\n#define ixPCIE_TX_CREDITS_FCU_THRESHOLD                                         0x10010037\n#define ixPCIE_P_PORT_LANE_STATUS                                               0x10010050\n#define ixPCIE_FC_P                                                             0x10010060\n#define ixPCIE_FC_NP                                                            0x10010061\n#define ixPCIE_FC_CPL                                                           0x10010062\n#define ixPCIE_ERR_CNTL                                                         0x1001006a\n#define ixPCIE_RX_CNTL                                                          0x10010070\n#define ixPCIE_RX_EXPECTED_SEQNUM                                               0x10010071\n#define ixPCIE_RX_VENDOR_SPECIFIC                                               0x10010072\n#define ixPCIE_RX_CNTL3                                                         0x10010074\n#define ixPCIE_RX_CREDITS_ALLOCATED_P                                           0x10010080\n#define ixPCIE_RX_CREDITS_ALLOCATED_NP                                          0x10010081\n#define ixPCIE_RX_CREDITS_ALLOCATED_CPL                                         0x10010082\n#define ixPCIEP_ERROR_INJECT_PHYSICAL                                           0x10010083\n#define ixPCIEP_ERROR_INJECT_TRANSACTION                                        0x10010084\n#define ixPCIEP_SRIOV_PRIV_CTRL                                                 0x10010085\n#define ixPCIE_LC_CNTL                                                          0x100100a0\n#define ixPCIE_LC_CNTL2                                                         0x100100b1\n#define ixPCIE_LC_CNTL3                                                         0x100100b5\n#define ixPCIE_LC_CNTL4                                                         0x100100b6\n#define ixPCIE_LC_CNTL5                                                         0x100100b7\n#define ixPCIE_LC_CNTL6                                                         0x100100bb\n#define ixPCIE_LC_BW_CHANGE_CNTL                                                0x100100b2\n#define ixPCIE_LC_TRAINING_CNTL                                                 0x100100a1\n#define ixPCIE_LC_LINK_WIDTH_CNTL                                               0x100100a2\n#define ixPCIE_LC_N_FTS_CNTL                                                    0x100100a3\n#define ixPCIE_LC_SPEED_CNTL                                                    0x100100a4\n#define ixPCIE_LC_CDR_CNTL                                                      0x100100b3\n#define ixPCIE_LC_LANE_CNTL                                                     0x100100b4\n#define ixPCIE_LC_FORCE_COEFF                                                   0x100100b8\n#define ixPCIE_LC_BEST_EQ_SETTINGS                                              0x100100b9\n#define ixPCIE_LC_FORCE_EQ_REQ_COEFF                                            0x100100ba\n#define ixPCIE_LC_STATE0                                                        0x100100a5\n#define ixPCIE_LC_STATE1                                                        0x100100a6\n#define ixPCIE_LC_STATE2                                                        0x100100a7\n#define ixPCIE_LC_STATE3                                                        0x100100a8\n#define ixPCIE_LC_STATE4                                                        0x100100a9\n#define ixPCIE_LC_STATE5                                                        0x100100aa\n#define ixPCIEP_STRAP_LC                                                        0x100100c0\n#define ixPCIEP_STRAP_MISC                                                      0x100100c1\n#define ixPCIEP_BCH_ECC_CNTL                                                    0x100100d0\n#define ixPCIEP_HPGI_PRIVATE                                                    0x100100d2\n#define ixPCIEP_HPGI                                                            0x100100da\n#define mmPCIEMSIX_VECT0_ADDR_LO                                                0x6000\n#define mmPCIEMSIX_VECT0_ADDR_HI                                                0x6001\n#define mmPCIEMSIX_VECT0_MSG_DATA                                               0x6002\n#define mmPCIEMSIX_VECT0_CONTROL                                                0x6003\n#define mmPCIEMSIX_VECT1_ADDR_LO                                                0x6004\n#define mmPCIEMSIX_VECT1_ADDR_HI                                                0x6005\n#define mmPCIEMSIX_VECT1_MSG_DATA                                               0x6006\n#define mmPCIEMSIX_VECT1_CONTROL                                                0x6007\n#define mmPCIEMSIX_VECT2_ADDR_LO                                                0x6008\n#define mmPCIEMSIX_VECT2_ADDR_HI                                                0x6009\n#define mmPCIEMSIX_VECT2_MSG_DATA                                               0x600a\n#define mmPCIEMSIX_VECT2_CONTROL                                                0x600b\n#define mmPCIEMSIX_VECT3_ADDR_LO                                                0x600c\n#define mmPCIEMSIX_VECT3_ADDR_HI                                                0x600d\n#define mmPCIEMSIX_VECT3_MSG_DATA                                               0x600e\n#define mmPCIEMSIX_VECT3_CONTROL                                                0x600f\n#define mmPCIEMSIX_PBA                                                          0x6200\n#define mmBIF_RFE_SNOOP_REG                                                     0x27\n#define mmBIF_RFE_WARMRST_CNTL                                                  0x1459\n#define mmBIF_RFE_SOFTRST_CNTL                                                  0x1441\n#define mmBIF_RFE_IMPRST_CNTL                                                   0x1458\n#define mmBIF_RFE_CLIENT_SOFTRST_TRIGGER                                        0x1442\n#define mmBIF_RFE_MASTER_SOFTRST_TRIGGER                                        0x1443\n#define mmBIF_PWDN_COMMAND                                                      0x1444\n#define mmBIF_PWDN_STATUS                                                       0x1445\n#define mmBIF_RFE_MST_BU_CMDSTATUS                                              0x1446\n#define mmBIF_RFE_MST_RWREG_RFEWDBIF_CMDSTATUS                                  0x1447\n#define mmBIF_RFE_MST_SMBUS_CMDSTATUS                                           0x1448\n#define mmBIF_RFE_MST_BX_CMDSTATUS                                              0x1449\n#define mmBIF_RFE_MST_TMOUT_STATUS                                              0x144b\n#define mmBIF_RFE_MMCFG_CNTL                                                    0x144c\n#define mmBIF_CC_RFE_IMP_OVERRIDECNTL                                           0x1455\n#define mmBIF_IMPCTL_SMPLCNTL                                                   0x1450\n#define mmBIF_IMPCTL_RXCNTL                                                     0x1451\n#define mmBIF_IMPCTL_TXCNTL_pd                                                  0x1452\n#define mmBIF_IMPCTL_TXCNTL_pu                                                  0x1453\n#define mmBIF_IMPCTL_CONTINUOUS_CALIBRATION_PERIOD                              0x1454\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}