#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1436fc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1437150 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x14282d0 .functor NOT 1, L_0x1494b70, C4<0>, C4<0>, C4<0>;
L_0x1494950 .functor XOR 2, L_0x1494810, L_0x14948b0, C4<00>, C4<00>;
L_0x1494a60 .functor XOR 2, L_0x1494950, L_0x14949c0, C4<00>, C4<00>;
v0x148c110_0 .net *"_ivl_10", 1 0, L_0x14949c0;  1 drivers
v0x148c210_0 .net *"_ivl_12", 1 0, L_0x1494a60;  1 drivers
v0x148c2f0_0 .net *"_ivl_2", 1 0, L_0x148f4d0;  1 drivers
v0x148c3b0_0 .net *"_ivl_4", 1 0, L_0x1494810;  1 drivers
v0x148c490_0 .net *"_ivl_6", 1 0, L_0x14948b0;  1 drivers
v0x148c5c0_0 .net *"_ivl_8", 1 0, L_0x1494950;  1 drivers
v0x148c6a0_0 .net "a", 0 0, v0x1486c10_0;  1 drivers
v0x148c740_0 .net "b", 0 0, v0x1486cb0_0;  1 drivers
v0x148c7e0_0 .net "c", 0 0, v0x1486d50_0;  1 drivers
v0x148c880_0 .var "clk", 0 0;
v0x148c920_0 .net "d", 0 0, v0x1486e90_0;  1 drivers
v0x148c9c0_0 .net "out_pos_dut", 0 0, L_0x1494470;  1 drivers
v0x148ca60_0 .net "out_pos_ref", 0 0, L_0x148df90;  1 drivers
v0x148cb00_0 .net "out_sop_dut", 0 0, L_0x148eef0;  1 drivers
v0x148cba0_0 .net "out_sop_ref", 0 0, L_0x14613c0;  1 drivers
v0x148cc40_0 .var/2u "stats1", 223 0;
v0x148cce0_0 .var/2u "strobe", 0 0;
v0x148cd80_0 .net "tb_match", 0 0, L_0x1494b70;  1 drivers
v0x148ce50_0 .net "tb_mismatch", 0 0, L_0x14282d0;  1 drivers
v0x148cef0_0 .net "wavedrom_enable", 0 0, v0x1487160_0;  1 drivers
v0x148cfc0_0 .net "wavedrom_title", 511 0, v0x1487200_0;  1 drivers
L_0x148f4d0 .concat [ 1 1 0 0], L_0x148df90, L_0x14613c0;
L_0x1494810 .concat [ 1 1 0 0], L_0x148df90, L_0x14613c0;
L_0x14948b0 .concat [ 1 1 0 0], L_0x1494470, L_0x148eef0;
L_0x14949c0 .concat [ 1 1 0 0], L_0x148df90, L_0x14613c0;
L_0x1494b70 .cmp/eeq 2, L_0x148f4d0, L_0x1494a60;
S_0x14372e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1437150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x14286b0 .functor AND 1, v0x1486d50_0, v0x1486e90_0, C4<1>, C4<1>;
L_0x1428a90 .functor NOT 1, v0x1486c10_0, C4<0>, C4<0>, C4<0>;
L_0x1428e70 .functor NOT 1, v0x1486cb0_0, C4<0>, C4<0>, C4<0>;
L_0x14290f0 .functor AND 1, L_0x1428a90, L_0x1428e70, C4<1>, C4<1>;
L_0x1441bd0 .functor AND 1, L_0x14290f0, v0x1486d50_0, C4<1>, C4<1>;
L_0x14613c0 .functor OR 1, L_0x14286b0, L_0x1441bd0, C4<0>, C4<0>;
L_0x148d410 .functor NOT 1, v0x1486cb0_0, C4<0>, C4<0>, C4<0>;
L_0x148d480 .functor OR 1, L_0x148d410, v0x1486e90_0, C4<0>, C4<0>;
L_0x148d590 .functor AND 1, v0x1486d50_0, L_0x148d480, C4<1>, C4<1>;
L_0x148d650 .functor NOT 1, v0x1486c10_0, C4<0>, C4<0>, C4<0>;
L_0x148d720 .functor OR 1, L_0x148d650, v0x1486cb0_0, C4<0>, C4<0>;
L_0x148d790 .functor AND 1, L_0x148d590, L_0x148d720, C4<1>, C4<1>;
L_0x148d910 .functor NOT 1, v0x1486cb0_0, C4<0>, C4<0>, C4<0>;
L_0x148d980 .functor OR 1, L_0x148d910, v0x1486e90_0, C4<0>, C4<0>;
L_0x148d8a0 .functor AND 1, v0x1486d50_0, L_0x148d980, C4<1>, C4<1>;
L_0x148db10 .functor NOT 1, v0x1486c10_0, C4<0>, C4<0>, C4<0>;
L_0x148dc10 .functor OR 1, L_0x148db10, v0x1486e90_0, C4<0>, C4<0>;
L_0x148dcd0 .functor AND 1, L_0x148d8a0, L_0x148dc10, C4<1>, C4<1>;
L_0x148de80 .functor XNOR 1, L_0x148d790, L_0x148dcd0, C4<0>, C4<0>;
v0x1427c00_0 .net *"_ivl_0", 0 0, L_0x14286b0;  1 drivers
v0x1428000_0 .net *"_ivl_12", 0 0, L_0x148d410;  1 drivers
v0x14283e0_0 .net *"_ivl_14", 0 0, L_0x148d480;  1 drivers
v0x14287c0_0 .net *"_ivl_16", 0 0, L_0x148d590;  1 drivers
v0x1428ba0_0 .net *"_ivl_18", 0 0, L_0x148d650;  1 drivers
v0x1428f80_0 .net *"_ivl_2", 0 0, L_0x1428a90;  1 drivers
v0x1429200_0 .net *"_ivl_20", 0 0, L_0x148d720;  1 drivers
v0x1485180_0 .net *"_ivl_24", 0 0, L_0x148d910;  1 drivers
v0x1485260_0 .net *"_ivl_26", 0 0, L_0x148d980;  1 drivers
v0x1485340_0 .net *"_ivl_28", 0 0, L_0x148d8a0;  1 drivers
v0x1485420_0 .net *"_ivl_30", 0 0, L_0x148db10;  1 drivers
v0x1485500_0 .net *"_ivl_32", 0 0, L_0x148dc10;  1 drivers
v0x14855e0_0 .net *"_ivl_36", 0 0, L_0x148de80;  1 drivers
L_0x7f79071b3018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x14856a0_0 .net *"_ivl_38", 0 0, L_0x7f79071b3018;  1 drivers
v0x1485780_0 .net *"_ivl_4", 0 0, L_0x1428e70;  1 drivers
v0x1485860_0 .net *"_ivl_6", 0 0, L_0x14290f0;  1 drivers
v0x1485940_0 .net *"_ivl_8", 0 0, L_0x1441bd0;  1 drivers
v0x1485a20_0 .net "a", 0 0, v0x1486c10_0;  alias, 1 drivers
v0x1485ae0_0 .net "b", 0 0, v0x1486cb0_0;  alias, 1 drivers
v0x1485ba0_0 .net "c", 0 0, v0x1486d50_0;  alias, 1 drivers
v0x1485c60_0 .net "d", 0 0, v0x1486e90_0;  alias, 1 drivers
v0x1485d20_0 .net "out_pos", 0 0, L_0x148df90;  alias, 1 drivers
v0x1485de0_0 .net "out_sop", 0 0, L_0x14613c0;  alias, 1 drivers
v0x1485ea0_0 .net "pos0", 0 0, L_0x148d790;  1 drivers
v0x1485f60_0 .net "pos1", 0 0, L_0x148dcd0;  1 drivers
L_0x148df90 .functor MUXZ 1, L_0x7f79071b3018, L_0x148d790, L_0x148de80, C4<>;
S_0x14860e0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1437150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1486c10_0 .var "a", 0 0;
v0x1486cb0_0 .var "b", 0 0;
v0x1486d50_0 .var "c", 0 0;
v0x1486df0_0 .net "clk", 0 0, v0x148c880_0;  1 drivers
v0x1486e90_0 .var "d", 0 0;
v0x1486f80_0 .var/2u "fail", 0 0;
v0x1487020_0 .var/2u "fail1", 0 0;
v0x14870c0_0 .net "tb_match", 0 0, L_0x1494b70;  alias, 1 drivers
v0x1487160_0 .var "wavedrom_enable", 0 0;
v0x1487200_0 .var "wavedrom_title", 511 0;
E_0x1435930/0 .event negedge, v0x1486df0_0;
E_0x1435930/1 .event posedge, v0x1486df0_0;
E_0x1435930 .event/or E_0x1435930/0, E_0x1435930/1;
S_0x1486410 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x14860e0;
 .timescale -12 -12;
v0x1486650_0 .var/2s "i", 31 0;
E_0x14357d0 .event posedge, v0x1486df0_0;
S_0x1486750 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x14860e0;
 .timescale -12 -12;
v0x1486950_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1486a30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x14860e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x14873e0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1437150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x148e140 .functor NOT 1, v0x1486cb0_0, C4<0>, C4<0>, C4<0>;
L_0x148e2e0 .functor AND 1, v0x1486c10_0, L_0x148e140, C4<1>, C4<1>;
L_0x148e3c0 .functor NOT 1, v0x1486d50_0, C4<0>, C4<0>, C4<0>;
L_0x148e540 .functor AND 1, L_0x148e2e0, L_0x148e3c0, C4<1>, C4<1>;
L_0x148e680 .functor NOT 1, v0x1486e90_0, C4<0>, C4<0>, C4<0>;
L_0x148e800 .functor AND 1, L_0x148e540, L_0x148e680, C4<1>, C4<1>;
L_0x148e950 .functor NOT 1, v0x1486c10_0, C4<0>, C4<0>, C4<0>;
L_0x148ead0 .functor AND 1, L_0x148e950, v0x1486cb0_0, C4<1>, C4<1>;
L_0x148ebe0 .functor AND 1, L_0x148ead0, v0x1486d50_0, C4<1>, C4<1>;
L_0x148eca0 .functor AND 1, L_0x148ebe0, v0x1486e90_0, C4<1>, C4<1>;
L_0x148edc0 .functor OR 1, L_0x148e800, L_0x148eca0, C4<0>, C4<0>;
L_0x148ee80 .functor AND 1, v0x1486c10_0, v0x1486cb0_0, C4<1>, C4<1>;
L_0x148ef60 .functor AND 1, L_0x148ee80, v0x1486d50_0, C4<1>, C4<1>;
L_0x148f020 .functor AND 1, L_0x148ef60, v0x1486e90_0, C4<1>, C4<1>;
L_0x148eef0 .functor OR 1, L_0x148edc0, L_0x148f020, C4<0>, C4<0>;
L_0x148f250 .functor NOT 1, v0x1486c10_0, C4<0>, C4<0>, C4<0>;
L_0x148f350 .functor NOT 1, v0x1486cb0_0, C4<0>, C4<0>, C4<0>;
L_0x148f3c0 .functor OR 1, L_0x148f250, L_0x148f350, C4<0>, C4<0>;
L_0x148f570 .functor NOT 1, v0x1486d50_0, C4<0>, C4<0>, C4<0>;
L_0x148f5e0 .functor OR 1, L_0x148f3c0, L_0x148f570, C4<0>, C4<0>;
L_0x148f7a0 .functor NOT 1, v0x1486e90_0, C4<0>, C4<0>, C4<0>;
L_0x148f810 .functor OR 1, L_0x148f5e0, L_0x148f7a0, C4<0>, C4<0>;
L_0x148f9e0 .functor NOT 1, v0x1486cb0_0, C4<0>, C4<0>, C4<0>;
L_0x148fa50 .functor OR 1, v0x1486c10_0, L_0x148f9e0, C4<0>, C4<0>;
L_0x148fbe0 .functor NOT 1, v0x1486d50_0, C4<0>, C4<0>, C4<0>;
L_0x148fc50 .functor OR 1, L_0x148fa50, L_0x148fbe0, C4<0>, C4<0>;
L_0x148fe40 .functor NOT 1, v0x1486e90_0, C4<0>, C4<0>, C4<0>;
L_0x148feb0 .functor OR 1, L_0x148fc50, L_0x148fe40, C4<0>, C4<0>;
L_0x14900b0 .functor AND 1, L_0x148f810, L_0x148feb0, C4<1>, C4<1>;
L_0x14901c0 .functor OR 1, v0x1486c10_0, v0x1486cb0_0, C4<0>, C4<0>;
L_0x1490330 .functor NOT 1, v0x1486d50_0, C4<0>, C4<0>, C4<0>;
L_0x14903a0 .functor OR 1, L_0x14901c0, L_0x1490330, C4<0>, C4<0>;
L_0x14905c0 .functor NOT 1, v0x1486e90_0, C4<0>, C4<0>, C4<0>;
L_0x1490630 .functor OR 1, L_0x14903a0, L_0x14905c0, C4<0>, C4<0>;
L_0x1490860 .functor AND 1, L_0x14900b0, L_0x1490630, C4<1>, C4<1>;
L_0x1490970 .functor OR 1, v0x1486c10_0, v0x1486cb0_0, C4<0>, C4<0>;
L_0x1490b10 .functor OR 1, L_0x1490970, v0x1486d50_0, C4<0>, C4<0>;
L_0x1490bd0 .functor NOT 1, v0x1486e90_0, C4<0>, C4<0>, C4<0>;
L_0x14909e0 .functor OR 1, L_0x1490b10, L_0x1490bd0, C4<0>, C4<0>;
L_0x1490d80 .functor AND 1, L_0x1490860, L_0x14909e0, C4<1>, C4<1>;
L_0x1490fe0 .functor OR 1, v0x1486c10_0, v0x1486cb0_0, C4<0>, C4<0>;
L_0x1491050 .functor OR 1, L_0x1490fe0, v0x1486d50_0, C4<0>, C4<0>;
L_0x1491270 .functor OR 1, L_0x1491050, v0x1486e90_0, C4<0>, C4<0>;
L_0x1491330 .functor AND 1, L_0x1490d80, L_0x1491270, C4<1>, C4<1>;
L_0x14915b0 .functor NOT 1, v0x1486c10_0, C4<0>, C4<0>, C4<0>;
L_0x1491620 .functor NOT 1, v0x1486cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1491810 .functor OR 1, L_0x14915b0, L_0x1491620, C4<0>, C4<0>;
L_0x1491920 .functor NOT 1, v0x1486d50_0, C4<0>, C4<0>, C4<0>;
L_0x1491d30 .functor OR 1, L_0x1491810, L_0x1491920, C4<0>, C4<0>;
L_0x1491e40 .functor OR 1, L_0x1491d30, v0x1486e90_0, C4<0>, C4<0>;
L_0x14922b0 .functor AND 1, L_0x1491330, L_0x1491e40, C4<1>, C4<1>;
L_0x14923c0 .functor NOT 1, v0x1486c10_0, C4<0>, C4<0>, C4<0>;
L_0x14927f0 .functor NOT 1, v0x1486cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1492860 .functor OR 1, L_0x14923c0, L_0x14927f0, C4<0>, C4<0>;
L_0x1492b30 .functor OR 1, L_0x1492860, v0x1486d50_0, C4<0>, C4<0>;
L_0x1492bf0 .functor NOT 1, v0x1486e90_0, C4<0>, C4<0>, C4<0>;
L_0x1492e30 .functor OR 1, L_0x1492b30, L_0x1492bf0, C4<0>, C4<0>;
L_0x1492f40 .functor AND 1, L_0x14922b0, L_0x1492e30, C4<1>, C4<1>;
L_0x1493230 .functor NOT 1, v0x1486c10_0, C4<0>, C4<0>, C4<0>;
L_0x14932a0 .functor OR 1, L_0x1493230, v0x1486cb0_0, C4<0>, C4<0>;
L_0x1493550 .functor NOT 1, v0x1486d50_0, C4<0>, C4<0>, C4<0>;
L_0x14935c0 .functor OR 1, L_0x14932a0, L_0x1493550, C4<0>, C4<0>;
L_0x14938d0 .functor OR 1, L_0x14935c0, v0x1486e90_0, C4<0>, C4<0>;
L_0x1493990 .functor AND 1, L_0x1492f40, L_0x14938d0, C4<1>, C4<1>;
L_0x1493cb0 .functor NOT 1, v0x1486c10_0, C4<0>, C4<0>, C4<0>;
L_0x1493d20 .functor OR 1, L_0x1493cb0, v0x1486cb0_0, C4<0>, C4<0>;
L_0x1494000 .functor OR 1, L_0x1493d20, v0x1486d50_0, C4<0>, C4<0>;
L_0x14940c0 .functor NOT 1, v0x1486e90_0, C4<0>, C4<0>, C4<0>;
L_0x1494360 .functor OR 1, L_0x1494000, L_0x14940c0, C4<0>, C4<0>;
L_0x1494470 .functor AND 1, L_0x1493990, L_0x1494360, C4<1>, C4<1>;
v0x14875a0_0 .net *"_ivl_0", 0 0, L_0x148e140;  1 drivers
v0x1487680_0 .net *"_ivl_10", 0 0, L_0x148e800;  1 drivers
v0x1487760_0 .net *"_ivl_100", 0 0, L_0x14922b0;  1 drivers
v0x1487850_0 .net *"_ivl_102", 0 0, L_0x14923c0;  1 drivers
v0x1487930_0 .net *"_ivl_104", 0 0, L_0x14927f0;  1 drivers
v0x1487a60_0 .net *"_ivl_106", 0 0, L_0x1492860;  1 drivers
v0x1487b40_0 .net *"_ivl_108", 0 0, L_0x1492b30;  1 drivers
v0x1487c20_0 .net *"_ivl_110", 0 0, L_0x1492bf0;  1 drivers
v0x1487d00_0 .net *"_ivl_112", 0 0, L_0x1492e30;  1 drivers
v0x1487e70_0 .net *"_ivl_114", 0 0, L_0x1492f40;  1 drivers
v0x1487f50_0 .net *"_ivl_116", 0 0, L_0x1493230;  1 drivers
v0x1488030_0 .net *"_ivl_118", 0 0, L_0x14932a0;  1 drivers
v0x1488110_0 .net *"_ivl_12", 0 0, L_0x148e950;  1 drivers
v0x14881f0_0 .net *"_ivl_120", 0 0, L_0x1493550;  1 drivers
v0x14882d0_0 .net *"_ivl_122", 0 0, L_0x14935c0;  1 drivers
v0x14883b0_0 .net *"_ivl_124", 0 0, L_0x14938d0;  1 drivers
v0x1488490_0 .net *"_ivl_126", 0 0, L_0x1493990;  1 drivers
v0x1488680_0 .net *"_ivl_128", 0 0, L_0x1493cb0;  1 drivers
v0x1488760_0 .net *"_ivl_130", 0 0, L_0x1493d20;  1 drivers
v0x1488840_0 .net *"_ivl_132", 0 0, L_0x1494000;  1 drivers
v0x1488920_0 .net *"_ivl_134", 0 0, L_0x14940c0;  1 drivers
v0x1488a00_0 .net *"_ivl_136", 0 0, L_0x1494360;  1 drivers
v0x1488ae0_0 .net *"_ivl_14", 0 0, L_0x148ead0;  1 drivers
v0x1488bc0_0 .net *"_ivl_16", 0 0, L_0x148ebe0;  1 drivers
v0x1488ca0_0 .net *"_ivl_18", 0 0, L_0x148eca0;  1 drivers
v0x1488d80_0 .net *"_ivl_2", 0 0, L_0x148e2e0;  1 drivers
v0x1488e60_0 .net *"_ivl_20", 0 0, L_0x148edc0;  1 drivers
v0x1488f40_0 .net *"_ivl_22", 0 0, L_0x148ee80;  1 drivers
v0x1489020_0 .net *"_ivl_24", 0 0, L_0x148ef60;  1 drivers
v0x1489100_0 .net *"_ivl_26", 0 0, L_0x148f020;  1 drivers
v0x14891e0_0 .net *"_ivl_30", 0 0, L_0x148f250;  1 drivers
v0x14892c0_0 .net *"_ivl_32", 0 0, L_0x148f350;  1 drivers
v0x14893a0_0 .net *"_ivl_34", 0 0, L_0x148f3c0;  1 drivers
v0x1489690_0 .net *"_ivl_36", 0 0, L_0x148f570;  1 drivers
v0x1489770_0 .net *"_ivl_38", 0 0, L_0x148f5e0;  1 drivers
v0x1489850_0 .net *"_ivl_4", 0 0, L_0x148e3c0;  1 drivers
v0x1489930_0 .net *"_ivl_40", 0 0, L_0x148f7a0;  1 drivers
v0x1489a10_0 .net *"_ivl_42", 0 0, L_0x148f810;  1 drivers
v0x1489af0_0 .net *"_ivl_44", 0 0, L_0x148f9e0;  1 drivers
v0x1489bd0_0 .net *"_ivl_46", 0 0, L_0x148fa50;  1 drivers
v0x1489cb0_0 .net *"_ivl_48", 0 0, L_0x148fbe0;  1 drivers
v0x1489d90_0 .net *"_ivl_50", 0 0, L_0x148fc50;  1 drivers
v0x1489e70_0 .net *"_ivl_52", 0 0, L_0x148fe40;  1 drivers
v0x1489f50_0 .net *"_ivl_54", 0 0, L_0x148feb0;  1 drivers
v0x148a030_0 .net *"_ivl_56", 0 0, L_0x14900b0;  1 drivers
v0x148a110_0 .net *"_ivl_58", 0 0, L_0x14901c0;  1 drivers
v0x148a1f0_0 .net *"_ivl_6", 0 0, L_0x148e540;  1 drivers
v0x148a2d0_0 .net *"_ivl_60", 0 0, L_0x1490330;  1 drivers
v0x148a3b0_0 .net *"_ivl_62", 0 0, L_0x14903a0;  1 drivers
v0x148a490_0 .net *"_ivl_64", 0 0, L_0x14905c0;  1 drivers
v0x148a570_0 .net *"_ivl_66", 0 0, L_0x1490630;  1 drivers
v0x148a650_0 .net *"_ivl_68", 0 0, L_0x1490860;  1 drivers
v0x148a730_0 .net *"_ivl_70", 0 0, L_0x1490970;  1 drivers
v0x148a810_0 .net *"_ivl_72", 0 0, L_0x1490b10;  1 drivers
v0x148a8f0_0 .net *"_ivl_74", 0 0, L_0x1490bd0;  1 drivers
v0x148a9d0_0 .net *"_ivl_76", 0 0, L_0x14909e0;  1 drivers
v0x148aab0_0 .net *"_ivl_78", 0 0, L_0x1490d80;  1 drivers
v0x148ab90_0 .net *"_ivl_8", 0 0, L_0x148e680;  1 drivers
v0x148ac70_0 .net *"_ivl_80", 0 0, L_0x1490fe0;  1 drivers
v0x148ad50_0 .net *"_ivl_82", 0 0, L_0x1491050;  1 drivers
v0x148ae30_0 .net *"_ivl_84", 0 0, L_0x1491270;  1 drivers
v0x148af10_0 .net *"_ivl_86", 0 0, L_0x1491330;  1 drivers
v0x148aff0_0 .net *"_ivl_88", 0 0, L_0x14915b0;  1 drivers
v0x148b0d0_0 .net *"_ivl_90", 0 0, L_0x1491620;  1 drivers
v0x148b1b0_0 .net *"_ivl_92", 0 0, L_0x1491810;  1 drivers
v0x148b6a0_0 .net *"_ivl_94", 0 0, L_0x1491920;  1 drivers
v0x148b780_0 .net *"_ivl_96", 0 0, L_0x1491d30;  1 drivers
v0x148b860_0 .net *"_ivl_98", 0 0, L_0x1491e40;  1 drivers
v0x148b940_0 .net "a", 0 0, v0x1486c10_0;  alias, 1 drivers
v0x148b9e0_0 .net "b", 0 0, v0x1486cb0_0;  alias, 1 drivers
v0x148bad0_0 .net "c", 0 0, v0x1486d50_0;  alias, 1 drivers
v0x148bbc0_0 .net "d", 0 0, v0x1486e90_0;  alias, 1 drivers
v0x148bcb0_0 .net "out_pos", 0 0, L_0x1494470;  alias, 1 drivers
v0x148bd70_0 .net "out_sop", 0 0, L_0x148eef0;  alias, 1 drivers
S_0x148bef0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1437150;
 .timescale -12 -12;
E_0x141d9f0 .event anyedge, v0x148cce0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x148cce0_0;
    %nor/r;
    %assign/vec4 v0x148cce0_0, 0;
    %wait E_0x141d9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x14860e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1486f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1487020_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x14860e0;
T_4 ;
    %wait E_0x1435930;
    %load/vec4 v0x14870c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1486f80_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14860e0;
T_5 ;
    %wait E_0x14357d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1486e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1486d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1486cb0_0, 0;
    %assign/vec4 v0x1486c10_0, 0;
    %wait E_0x14357d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1486e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1486d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1486cb0_0, 0;
    %assign/vec4 v0x1486c10_0, 0;
    %wait E_0x14357d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1486e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1486d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1486cb0_0, 0;
    %assign/vec4 v0x1486c10_0, 0;
    %wait E_0x14357d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1486e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1486d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1486cb0_0, 0;
    %assign/vec4 v0x1486c10_0, 0;
    %wait E_0x14357d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1486e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1486d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1486cb0_0, 0;
    %assign/vec4 v0x1486c10_0, 0;
    %wait E_0x14357d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1486e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1486d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1486cb0_0, 0;
    %assign/vec4 v0x1486c10_0, 0;
    %wait E_0x14357d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1486e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1486d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1486cb0_0, 0;
    %assign/vec4 v0x1486c10_0, 0;
    %wait E_0x14357d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1486e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1486d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1486cb0_0, 0;
    %assign/vec4 v0x1486c10_0, 0;
    %wait E_0x14357d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1486e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1486d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1486cb0_0, 0;
    %assign/vec4 v0x1486c10_0, 0;
    %wait E_0x14357d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1486e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1486d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1486cb0_0, 0;
    %assign/vec4 v0x1486c10_0, 0;
    %wait E_0x14357d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1486e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1486d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1486cb0_0, 0;
    %assign/vec4 v0x1486c10_0, 0;
    %wait E_0x14357d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1486e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1486d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1486cb0_0, 0;
    %assign/vec4 v0x1486c10_0, 0;
    %wait E_0x14357d0;
    %load/vec4 v0x1486f80_0;
    %store/vec4 v0x1487020_0, 0, 1;
    %fork t_1, S_0x1486410;
    %jmp t_0;
    .scope S_0x1486410;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1486650_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1486650_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x14357d0;
    %load/vec4 v0x1486650_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1486e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1486d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1486cb0_0, 0;
    %assign/vec4 v0x1486c10_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1486650_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1486650_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x14860e0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1435930;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1486e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1486d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1486cb0_0, 0;
    %assign/vec4 v0x1486c10_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1486f80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1487020_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1437150;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148c880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148cce0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1437150;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x148c880_0;
    %inv;
    %store/vec4 v0x148c880_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1437150;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1486df0_0, v0x148ce50_0, v0x148c6a0_0, v0x148c740_0, v0x148c7e0_0, v0x148c920_0, v0x148cba0_0, v0x148cb00_0, v0x148ca60_0, v0x148c9c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1437150;
T_9 ;
    %load/vec4 v0x148cc40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x148cc40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x148cc40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x148cc40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x148cc40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x148cc40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x148cc40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x148cc40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x148cc40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x148cc40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1437150;
T_10 ;
    %wait E_0x1435930;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x148cc40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x148cc40_0, 4, 32;
    %load/vec4 v0x148cd80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x148cc40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x148cc40_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x148cc40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x148cc40_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x148cba0_0;
    %load/vec4 v0x148cba0_0;
    %load/vec4 v0x148cb00_0;
    %xor;
    %load/vec4 v0x148cba0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x148cc40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x148cc40_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x148cc40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x148cc40_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x148ca60_0;
    %load/vec4 v0x148ca60_0;
    %load/vec4 v0x148c9c0_0;
    %xor;
    %load/vec4 v0x148ca60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x148cc40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x148cc40_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x148cc40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x148cc40_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/ece241_2013_q2/iter2/response3/top_module.sv";
