GowinSynthesis start
Running parser ...
Analyzing VHDL file 'C:\Users\Victor\Documents\Gitlab\PERSONAL GITHUB\uart\src\uartRX.vhd'
Analyzing entity 'uartrx'("C:\Users\Victor\Documents\Gitlab\PERSONAL GITHUB\uart\src\uartRX.vhd":6)
Analyzing architecture 'arch'("C:\Users\Victor\Documents\Gitlab\PERSONAL GITHUB\uart\src\uartRX.vhd":22)
Analyzing VHDL file 'C:\Users\Victor\Documents\Gitlab\PERSONAL GITHUB\uart\TangNano\src\TangNanoTop.vhd'
Analyzing entity 'tangnanotop'("C:\Users\Victor\Documents\Gitlab\PERSONAL GITHUB\uart\TangNano\src\TangNanoTop.vhd":5)
Analyzing architecture 'arch'("C:\Users\Victor\Documents\Gitlab\PERSONAL GITHUB\uart\TangNano\src\TangNanoTop.vhd":16)
Processing 'TangNanoTop(arch)'("C:\Users\Victor\Documents\Gitlab\PERSONAL GITHUB\uart\TangNano\src\TangNanoTop.vhd":5)
Processing 'uartRX(stopbit=1,baudrate=9600)(arch)'("C:\Users\Victor\Documents\Gitlab\PERSONAL GITHUB\uart\src\uartRX.vhd":6)
NOTE  (EX0101) : Current top module is "TangNanoTop"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input clk is unused("C:\Users\Victor\Documents\Gitlab\PERSONAL GITHUB\uart\TangNano\src\TangNanoTop.vhd":7)
WARN  (CV0016) : Input nrst is unused("C:\Users\Victor\Documents\Gitlab\PERSONAL GITHUB\uart\TangNano\src\TangNanoTop.vhd":8)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "uartRX" instantiated to "UART" is swept in optimizing("C:\Users\Victor\Documents\Gitlab\PERSONAL GITHUB\uart\TangNano\src\TangNanoTop.vhd":43)
[95%] Generate netlist file "C:\Users\Victor\Documents\Gitlab\PERSONAL GITHUB\uart\TangNano\impl\gwsynthesis\uart.vg" completed
[100%] Generate report file "C:\Users\Victor\Documents\Gitlab\PERSONAL GITHUB\uart\TangNano\impl\gwsynthesis\uart_syn.rpt.html" completed
GowinSynthesis finish
