Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Nov 24 14:44:45 2024
| Host         : louis-HP-ProBook-450-G3 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file User_IHM_control_wrapper_timing_summary_routed.rpt -pb User_IHM_control_wrapper_timing_summary_routed.pb -rpx User_IHM_control_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : User_IHM_control_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       22          
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-20  Warning           Non-clocked latch                                                 9           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (63)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (31)
5. checking no_input_delay (6)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (63)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: btn_0[2] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: btn_0[3] (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: User_IHM_control_i/MCLK_gen_0/U0/clk_sig_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/start_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (31)
-------------------------------------------------
 There are 31 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.259        0.000                      0                 1377        0.053        0.000                      0                 1377        9.020        0.000                       0                   639  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         13.259        0.000                      0                 1377        0.053        0.000                      0                 1377        9.020        0.000                       0                   639  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.259ns  (required time - arrival time)
  Source:                 User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.302ns  (logic 2.294ns (36.399%)  route 4.008ns (63.601%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         1.718     3.026    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.067     4.512    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.299     4.811 f  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.451     5.262    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X7Y48          LUT6 (Prop_lut6_I3_O)        0.124     5.386 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.872     6.258    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X9Y47          LUT3 (Prop_lut3_I2_O)        0.152     6.410 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=15, routed)          0.817     7.227    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y45          LUT4 (Prop_lut4_I3_O)        0.326     7.553 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.553    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.193 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.802     8.994    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X7Y46          LUT3 (Prop_lut3_I0_O)        0.334     9.328 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.328    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X7Y46          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         1.506    22.698    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y46          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.116    22.814    
                         clock uncertainty           -0.302    22.512    
    SLICE_X7Y46          FDRE (Setup_fdre_C_D)        0.075    22.587    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         22.587    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                 13.259    

Slack (MET) :             13.305ns  (required time - arrival time)
  Source:                 User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.302ns  (logic 2.075ns (32.928%)  route 4.227ns (67.072%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         1.718     3.026    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.067     4.512    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.299     4.811 f  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.451     5.262    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X7Y48          LUT6 (Prop_lut6_I3_O)        0.124     5.386 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.872     6.258    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X9Y47          LUT3 (Prop_lut3_I2_O)        0.152     6.410 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=15, routed)          0.804     7.214    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y45          LUT4 (Prop_lut4_I3_O)        0.326     7.540 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.540    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.964 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           1.032     8.997    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X5Y45          LUT3 (Prop_lut3_I0_O)        0.331     9.328 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000     9.328    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X5Y45          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         1.551    22.743    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y45          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.116    22.859    
                         clock uncertainty           -0.302    22.557    
    SLICE_X5Y45          FDRE (Setup_fdre_C_D)        0.075    22.632    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         22.632    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                 13.305    

Slack (MET) :             13.700ns  (required time - arrival time)
  Source:                 User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 2.202ns (37.865%)  route 3.613ns (62.135%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         1.718     3.026    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.067     4.512    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.299     4.811 f  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.451     5.262    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X7Y48          LUT6 (Prop_lut6_I3_O)        0.124     5.386 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.872     6.258    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X9Y47          LUT3 (Prop_lut3_I2_O)        0.152     6.410 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=15, routed)          0.817     7.227    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y45          LUT4 (Prop_lut4_I3_O)        0.326     7.553 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.553    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.133 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.407     8.539    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X7Y46          LUT3 (Prop_lut3_I0_O)        0.302     8.841 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.841    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X7Y46          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         1.506    22.698    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y46          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.116    22.814    
                         clock uncertainty           -0.302    22.512    
    SLICE_X7Y46          FDRE (Setup_fdre_C_D)        0.029    22.541    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         22.541    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                 13.700    

Slack (MET) :             13.874ns  (required time - arrival time)
  Source:                 User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 1.866ns (32.815%)  route 3.820ns (67.185%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         1.718     3.026    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.067     4.512    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.299     4.811 f  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.451     5.262    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X7Y48          LUT6 (Prop_lut6_I3_O)        0.124     5.386 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.872     6.258    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X9Y47          LUT3 (Prop_lut3_I2_O)        0.152     6.410 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=15, routed)          0.804     7.214    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y45          LUT4 (Prop_lut4_I3_O)        0.326     7.540 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.540    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.787 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.626     8.413    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]
    SLICE_X5Y45          LUT3 (Prop_lut3_I0_O)        0.299     8.712 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1/O
                         net (fo=1, routed)           0.000     8.712    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[0]
    SLICE_X5Y45          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         1.551    22.743    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y45          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
                         clock pessimism              0.116    22.859    
                         clock uncertainty           -0.302    22.557    
    SLICE_X5Y45          FDRE (Setup_fdre_C_D)        0.029    22.586    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]
  -------------------------------------------------------------------
                         required time                         22.586    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                 13.874    

Slack (MET) :             14.044ns  (required time - arrival time)
  Source:                 User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.237ns  (logic 1.320ns (25.206%)  route 3.917ns (74.794%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         1.718     3.026    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.067     4.512    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.299     4.811 f  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.451     5.262    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X7Y48          LUT6 (Prop_lut6_I3_O)        0.124     5.386 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.872     6.258    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X9Y47          LUT3 (Prop_lut3_I2_O)        0.152     6.410 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=15, routed)          0.900     7.310    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y46          LUT2 (Prop_lut2_I1_O)        0.326     7.636 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1/O
                         net (fo=4, routed)           0.627     8.263    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0
    SLICE_X7Y46          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         1.506    22.698    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y46          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.116    22.814    
                         clock uncertainty           -0.302    22.512    
    SLICE_X7Y46          FDRE (Setup_fdre_C_CE)      -0.205    22.307    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         22.307    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                 14.044    

Slack (MET) :             14.044ns  (required time - arrival time)
  Source:                 User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.237ns  (logic 1.320ns (25.206%)  route 3.917ns (74.794%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         1.718     3.026    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.067     4.512    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.299     4.811 f  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.451     5.262    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X7Y48          LUT6 (Prop_lut6_I3_O)        0.124     5.386 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.872     6.258    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X9Y47          LUT3 (Prop_lut3_I2_O)        0.152     6.410 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=15, routed)          0.900     7.310    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y46          LUT2 (Prop_lut2_I1_O)        0.326     7.636 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1/O
                         net (fo=4, routed)           0.627     8.263    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0
    SLICE_X7Y46          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         1.506    22.698    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y46          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.116    22.814    
                         clock uncertainty           -0.302    22.512    
    SLICE_X7Y46          FDRE (Setup_fdre_C_CE)      -0.205    22.307    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         22.307    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                 14.044    

Slack (MET) :             14.084ns  (required time - arrival time)
  Source:                 User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 1.090ns (22.339%)  route 3.789ns (77.661%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         1.718     3.026    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.067     4.512    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.299     4.811 f  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.451     5.262    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X7Y48          LUT6 (Prop_lut6_I3_O)        0.124     5.386 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.184     6.569    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X9Y44          LUT4 (Prop_lut4_I3_O)        0.124     6.693 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1__0/O
                         net (fo=20, routed)          0.476     7.169    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.293 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[5]_i_1/O
                         net (fo=1, routed)           0.612     7.905    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]_1
    SLICE_X12Y44         FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         1.507    22.700    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X12Y44         FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.116    22.815    
                         clock uncertainty           -0.302    22.513    
    SLICE_X12Y44         FDRE (Setup_fdre_C_R)       -0.524    21.989    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         21.989    
                         arrival time                          -7.905    
  -------------------------------------------------------------------
                         slack                                 14.084    

Slack (MET) :             14.147ns  (required time - arrival time)
  Source:                 User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.326ns (25.624%)  route 3.849ns (74.376%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 22.739 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         1.718     3.026    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.419     3.445 f  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.133     4.578    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]_0[37]
    SLICE_X7Y46          LUT3 (Prop_lut3_I0_O)        0.327     4.905 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=2, routed)           0.280     5.185    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I2_O)        0.332     5.517 f  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[3]_INST_0/O
                         net (fo=2, routed)           0.935     6.452    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/s00_axi_awaddr[1]
    SLICE_X5Y50          LUT3 (Prop_lut3_I0_O)        0.124     6.576 f  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          0.770     7.347    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/mem_logic__1[3]
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.124     7.471 r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.730     8.201    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X1Y42          FDRE                                         r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         1.546    22.739    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X1Y42          FDRE                                         r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                         clock pessimism              0.116    22.854    
                         clock uncertainty           -0.302    22.552    
    SLICE_X1Y42          FDRE (Setup_fdre_C_CE)      -0.205    22.347    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         22.347    
                         arrival time                          -8.201    
  -------------------------------------------------------------------
                         slack                                 14.147    

Slack (MET) :             14.147ns  (required time - arrival time)
  Source:                 User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.326ns (25.624%)  route 3.849ns (74.376%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 22.739 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         1.718     3.026    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.419     3.445 f  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.133     4.578    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]_0[37]
    SLICE_X7Y46          LUT3 (Prop_lut3_I0_O)        0.327     4.905 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=2, routed)           0.280     5.185    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I2_O)        0.332     5.517 f  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[3]_INST_0/O
                         net (fo=2, routed)           0.935     6.452    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/s00_axi_awaddr[1]
    SLICE_X5Y50          LUT3 (Prop_lut3_I0_O)        0.124     6.576 f  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          0.770     7.347    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/mem_logic__1[3]
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.124     7.471 r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.730     8.201    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X1Y42          FDRE                                         r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         1.546    22.739    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X1Y42          FDRE                                         r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                         clock pessimism              0.116    22.854    
                         clock uncertainty           -0.302    22.552    
    SLICE_X1Y42          FDRE (Setup_fdre_C_CE)      -0.205    22.347    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                         22.347    
                         arrival time                          -8.201    
  -------------------------------------------------------------------
                         slack                                 14.147    

Slack (MET) :             14.147ns  (required time - arrival time)
  Source:                 User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.326ns (25.624%)  route 3.849ns (74.376%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 22.739 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         1.718     3.026    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.419     3.445 f  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.133     4.578    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]_0[37]
    SLICE_X7Y46          LUT3 (Prop_lut3_I0_O)        0.327     4.905 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=2, routed)           0.280     5.185    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I2_O)        0.332     5.517 f  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[3]_INST_0/O
                         net (fo=2, routed)           0.935     6.452    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/s00_axi_awaddr[1]
    SLICE_X5Y50          LUT3 (Prop_lut3_I0_O)        0.124     6.576 f  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          0.770     7.347    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/mem_logic__1[3]
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.124     7.471 r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.730     8.201    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X1Y42          FDRE                                         r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         1.546    22.739    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X1Y42          FDRE                                         r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                         clock pessimism              0.116    22.854    
                         clock uncertainty           -0.302    22.552    
    SLICE_X1Y42          FDRE (Setup_fdre_C_CE)      -0.205    22.347    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         22.347    
                         arrival time                          -8.201    
  -------------------------------------------------------------------
                         slack                                 14.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.524%)  route 0.225ns (61.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         0.586     0.927    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y47          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/Q
                         net (fo=1, routed)           0.225     1.293    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[19]
    SLICE_X2Y51          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         0.853     1.223    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y51          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.046     1.240    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            User_IHM_control_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.267%)  route 0.237ns (62.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         0.582     0.923    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.237     1.301    User_IHM_control_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  User_IHM_control_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         0.893     1.263    User_IHM_control_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  User_IHM_control_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    User_IHM_control_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            User_IHM_control_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.149%)  route 0.239ns (62.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         0.582     0.923    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.239     1.302    User_IHM_control_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  User_IHM_control_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         0.893     1.263    User_IHM_control_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  User_IHM_control_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    User_IHM_control_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.761%)  route 0.202ns (61.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         0.586     0.927    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y47          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/Q
                         net (fo=1, routed)           0.202     1.257    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[20]
    SLICE_X2Y51          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         0.853     1.223    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y51          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)        -0.006     1.188    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            User_IHM_control_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.739%)  route 0.243ns (63.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         0.582     0.923    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.243     1.306    User_IHM_control_i/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  User_IHM_control_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         0.893     1.263    User_IHM_control_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  User_IHM_control_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     1.234    User_IHM_control_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            User_IHM_control_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.809%)  route 0.211ns (62.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         0.584     0.925    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.211     1.263    User_IHM_control_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  User_IHM_control_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         0.893     1.263    User_IHM_control_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  User_IHM_control_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.180    User_IHM_control_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            User_IHM_control_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.394%)  route 0.257ns (64.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         0.584     0.925    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.257     1.323    User_IHM_control_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  User_IHM_control_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         0.893     1.263    User_IHM_control_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  User_IHM_control_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.234    User_IHM_control_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            User_IHM_control_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.394%)  route 0.257ns (64.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         0.584     0.925    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.257     1.323    User_IHM_control_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  User_IHM_control_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         0.893     1.263    User_IHM_control_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  User_IHM_control_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    User_IHM_control_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            User_IHM_control_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[3]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.951%)  route 0.228ns (64.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         0.582     0.923    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/Q
                         net (fo=1, routed)           0.228     1.279    User_IHM_control_i/processing_system7_0/inst/M_AXI_GP0_BID[3]
    PS7_X0Y0             PS7                                          r  User_IHM_control_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         0.893     1.263    User_IHM_control_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  User_IHM_control_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[3])
                                                     -0.053     1.181    User_IHM_control_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            User_IHM_control_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.968%)  route 0.228ns (64.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         0.582     0.923    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.228     1.278    User_IHM_control_i/processing_system7_0/inst/M_AXI_GP0_BID[1]
    PS7_X0Y0             PS7                                          r  User_IHM_control_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         0.893     1.263    User_IHM_control_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  User_IHM_control_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[1])
                                                     -0.054     1.180    User_IHM_control_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X40Y54   User_IHM_control_i/MCLK_gen_0/U0/clk_sig_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X6Y48    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y49    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y49    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y40    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/FSM_sequential_state_read_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y40    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/FSM_sequential_state_read_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y41    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y41    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y40    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/axi_arready_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y42    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y42    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y43    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y43    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y43    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y43    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y42    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y42    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y43    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y43    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y43    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y43    User_IHM_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            User_IHM_control_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.061ns  (logic 0.124ns (11.683%)  route 0.937ns (88.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.937     0.937    User_IHM_control_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X12Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.061 r  User_IHM_control_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.061    User_IHM_control_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X12Y39         FDRE                                         r  User_IHM_control_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         1.505     2.697    User_IHM_control_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X12Y39         FDRE                                         r  User_IHM_control_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            User_IHM_control_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.045ns (10.219%)  route 0.395ns (89.781%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.395     0.395    User_IHM_control_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X12Y39         LUT1 (Prop_lut1_I0_O)        0.045     0.440 r  User_IHM_control_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.440    User_IHM_control_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X12Y39         FDRE                                         r  User_IHM_control_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  User_IHM_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    User_IHM_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  User_IHM_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=639, routed)         0.832     1.202    User_IHM_control_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X12Y39         FDRE                                         r  User_IHM_control_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Leds_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.179ns  (logic 4.110ns (57.260%)  route 3.068ns (42.740%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         LDCE                         0.000     0.000 r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[2]/G
    SLICE_X42Y55         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[2]/Q
                         net (fo=1, routed)           3.068     3.693    Leds_0_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485     7.179 r  Leds_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.179    Leds_0[2]
    G14                                                               r  Leds_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Leds_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.173ns  (logic 4.135ns (57.648%)  route 3.038ns (42.352%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         LDCE                         0.000     0.000 r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[3]/G
    SLICE_X42Y55         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[3]/Q
                         net (fo=1, routed)           3.038     3.663    Leds_0_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510     7.173 r  Leds_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.173    Leds_0[3]
    D18                                                               r  Leds_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Leds_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.833ns  (logic 4.156ns (71.250%)  route 1.677ns (28.750%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         LDCE                         0.000     0.000 r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[0]/G
    SLICE_X42Y55         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[0]/Q
                         net (fo=1, routed)           1.677     2.302    Leds_0_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531     5.833 r  Leds_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.833    Leds_0[0]
    M14                                                               r  Leds_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Leds_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.829ns  (logic 4.164ns (71.433%)  route 1.665ns (28.567%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         LDCE                         0.000     0.000 r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[1]/G
    SLICE_X42Y53         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[1]/Q
                         net (fo=1, routed)           1.665     2.290    Leds_0_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539     5.829 r  Leds_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.829    Leds_0[1]
    M15                                                               r  Leds_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switches_0[1]
                            (input port)
  Destination:            User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/memoEn_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.619ns  (logic 1.601ns (34.652%)  route 3.019ns (65.348%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  Switches_0[1] (IN)
                         net (fo=0)                   0.000     0.000    Switches_0[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Switches_0_IBUF[1]_inst/O
                         net (fo=2, routed)           2.393     3.844    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/Switches[1]
    SLICE_X43Y55         LUT4 (Prop_lut4_I3_O)        0.150     3.994 r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/memoEn_reg[1]_i_1/O
                         net (fo=1, routed)           0.625     4.619    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/memoEn__0[1]
    SLICE_X43Y55         LDCE                                         r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/memoEn_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_0[2]
                            (input port)
  Destination:            User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.587ns  (logic 1.612ns (35.148%)  route 2.975ns (64.852%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn_0[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[2]
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btn_0_IBUF[2]_inst/O
                         net (fo=8, routed)           2.431     3.919    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/butn_in[2]
    SLICE_X43Y55         LUT6 (Prop_lut6_I5_O)        0.124     4.043 r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[0]_i_1/O
                         net (fo=1, routed)           0.544     4.587    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[0]_i_1_n_0
    SLICE_X42Y55         LDCE                                         r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_0[2]
                            (input port)
  Destination:            User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.418ns  (logic 1.612ns (36.488%)  route 2.806ns (63.512%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn_0[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[2]
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btn_0_IBUF[2]_inst/O
                         net (fo=8, routed)           2.194     3.682    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/butn_in[2]
    SLICE_X43Y55         LUT6 (Prop_lut6_I5_O)        0.124     3.806 r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[2]_i_1/O
                         net (fo=1, routed)           0.612     4.418    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[2]_i_1_n_0
    SLICE_X42Y55         LDCE                                         r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_0[2]
                            (input port)
  Destination:            User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.381ns  (logic 1.612ns (36.798%)  route 2.769ns (63.202%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn_0[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[2]
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btn_0_IBUF[2]_inst/O
                         net (fo=8, routed)           2.249     3.737    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/butn_in[2]
    SLICE_X43Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.861 r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[3]_i_1/O
                         net (fo=1, routed)           0.520     4.381    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[3]_i_1_n_0
    SLICE_X42Y55         LDCE                                         r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_0[2]
                            (input port)
  Destination:            User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.342ns  (logic 1.612ns (37.132%)  route 2.729ns (62.868%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn_0[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_0[2]
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btn_0_IBUF[2]_inst/O
                         net (fo=8, routed)           2.247     3.735    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/butn_in[2]
    SLICE_X43Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.859 r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[1]_i_1/O
                         net (fo=1, routed)           0.482     4.342    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[1]_i_1_n_0
    SLICE_X42Y53         LDCE                                         r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switches_0[2]
                            (input port)
  Destination:            User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/memoEn_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.193ns  (logic 1.663ns (39.664%)  route 2.530ns (60.336%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  Switches_0[2] (IN)
                         net (fo=0)                   0.000     0.000    Switches_0[2]
    W13                  IBUF (Prop_ibuf_I_O)         1.539     1.539 r  Switches_0_IBUF[2]_inst/O
                         net (fo=2, routed)           1.907     3.446    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/Switches[2]
    SLICE_X43Y55         LUT4 (Prop_lut4_I3_O)        0.124     3.570 r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/memoEn_reg[2]_i_1/O
                         net (fo=1, routed)           0.623     4.193    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/memoEn__0[2]
    SLICE_X43Y55         LDCE                                         r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/memoEn_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/FSM_sequential_present_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/FSM_sequential_present_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.809%)  route 0.110ns (37.191%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE                         0.000     0.000 r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/FSM_sequential_present_state_reg[0]/C
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/FSM_sequential_present_state_reg[0]/Q
                         net (fo=13, routed)          0.110     0.251    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/present_state[0]
    SLICE_X42Y54         LUT4 (Prop_lut4_I3_O)        0.045     0.296 r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/FSM_sequential_present_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.296    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/next_state[1]
    SLICE_X42Y54         FDRE                                         r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/FSM_sequential_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/start_reg/G
                            (positive level-sensitive latch)
  Destination:            User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/FSM_sequential_present_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.206ns (58.322%)  route 0.147ns (41.678%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         LDCE                         0.000     0.000 r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/start_reg/G
    SLICE_X43Y53         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/start_reg/Q
                         net (fo=3, routed)           0.147     0.305    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/start
    SLICE_X43Y54         LUT5 (Prop_lut5_I3_O)        0.048     0.353 r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/FSM_sequential_present_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.353    User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/next_state[0]
    SLICE_X43Y54         FDRE                                         r  User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/FSM_sequential_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE                         0.000     0.000 r  User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[11]/C
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg_n_0_[11]
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[8]_i_1_n_4
    SLICE_X41Y54         FDRE                                         r  User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE                         0.000     0.000 r  User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[15]/C
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[15]/Q
                         net (fo=1, routed)           0.108     0.249    User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg_n_0_[15]
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[12]_i_1_n_4
    SLICE_X41Y55         FDRE                                         r  User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE                         0.000     0.000 r  User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[3]/C
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg_n_0_[3]
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[0]_i_1_n_4
    SLICE_X41Y52         FDRE                                         r  User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE                         0.000     0.000 r  User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[7]/C
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[7]/Q
                         net (fo=1, routed)           0.108     0.249    User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg_n_0_[7]
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[4]_i_1_n_4
    SLICE_X41Y53         FDRE                                         r  User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE                         0.000     0.000 r  User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[12]/C
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[12]/Q
                         net (fo=1, routed)           0.105     0.246    User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg_n_0_[12]
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[12]_i_1_n_7
    SLICE_X41Y55         FDRE                                         r  User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE                         0.000     0.000 r  User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[16]/C
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[16]/Q
                         net (fo=1, routed)           0.105     0.246    User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg_n_0_[16]
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[19]_i_1_n_7
    SLICE_X41Y56         FDRE                                         r  User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE                         0.000     0.000 r  User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[4]/C
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.105     0.246    User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg_n_0_[4]
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[4]_i_1_n_7
    SLICE_X41Y53         FDRE                                         r  User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE                         0.000     0.000 r  User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[8]/C
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[8]/Q
                         net (fo=1, routed)           0.105     0.246    User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg_n_0_[8]
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[8]_i_1_n_7
    SLICE_X41Y54         FDRE                                         r  User_IHM_control_i/clk_slow_0/U0/clk_cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------





