<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!-- Copyright (C) 2019, Xilinx Inc - All rights reserved
 Licensed under the Apache License, Version 2.0 (the "License"). You may
 not use this file except in compliance with the License. A copy of the
 License is located at
     http://www.apache.org/licenses/LICENSE-2.0
 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
 WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
 License for the specific language governing permissions and limitations
 under the License. -->

<board schema_version="2.2" vendor="xilinx.com" name="kr260_carrier" display_name="Robotics Starter Kit Carrier" url="" preset_file="preset.xml">
	<file_version>1.0</file_version> 
	
	<description>Robotics Starter Kit Carrier</description>
	
        <compatible_board_revisions>
           <revision id="0">Rev A02</revision>
        </compatible_board_revisions>
	
	<components>
	
		<component name="som240_1_connector" type="connector" sub_type="som" display_name="Robotics Starter Kit Carrier(SOM240_1)">
			<pins>
				<pin index="1"  name="som240_1_a1" ></pin> 
	    		<pin index="2"  name="som240_1_a2" ></pin> 
				<pin index="3"  name="som240_1_a3" iostandard="LVCMOS18" ></pin> 
				<pin index="4"  name="som240_1_a4" iostandard="LVCMOS18"  ></pin> 
				<pin index="5"  name="som240_1_a5" ></pin> 
				<pin index="6"  name="som240_1_a6" iostandard="LVCMOS18" ></pin> 
				<pin index="7"  name="som240_1_a7" ></pin> 
				<pin index="8"  name="som240_1_a8" ></pin> 
				<pin index="9"  name="som240_1_a9" ></pin> 
				<pin index="10" name="som240_1_a10" ></pin> 
				<pin index="11" name="som240_1_a11" ></pin> 
				<pin index="12" name="som240_1_a12" iostandard="LVCMOS18"  ></pin> 
				<pin index="13" name="som240_1_a13" iostandard="LVCMOS18"  ></pin> 
				<pin index="14" name="som240_1_a14" ></pin> 
				<pin index="15" name="som240_1_a15" iostandard="LVCMOS33"  ></pin> 
				<pin index="16" name="som240_1_a16" ></pin> 
				<pin index="17" name="som240_1_a17" iostandard="LVCMOS33"  ></pin> 
				<pin index="18" name="som240_1_a18" ></pin> 
				<pin index="19" name="som240_1_a19" ></pin> 
				<pin index="20" name="som240_1_a20" ></pin> 
				<pin index="21" name="som240_1_a21" ></pin> 
				<pin index="22" name="som240_1_a22" ></pin> 
				<pin index="23" name="som240_1_a23" ></pin> 
				<pin index="24" name="som240_1_a24" ></pin> 
				<pin index="25" name="som240_1_a25" ></pin> 
				<pin index="26" name="som240_1_a26" ></pin> 
				<pin index="27" name="som240_1_a27" ></pin> 
				<pin index="28" name="som240_1_a28" ></pin> 
				<pin index="29" name="som240_1_a29" ></pin> 
				<pin index="30" name="som240_1_a30" ></pin> 
				<pin index="31" name="som240_1_a31" ></pin> 
				<pin index="32" name="som240_1_a32" ></pin> 
				<pin index="33" name="som240_1_a33" ></pin> 
				<pin index="34" name="som240_1_a34" ></pin> 
				<pin index="35" name="som240_1_a35" ></pin> 
				<pin index="36" name="som240_1_a36" ></pin> 
				<pin index="37" name="som240_1_a37" ></pin> 
				<pin index="38" name="som240_1_a38" ></pin> 
				<pin index="39" name="som240_1_a39" ></pin> 
				<pin index="40" name="som240_1_a40" ></pin> 
				<pin index="41" name="som240_1_a41" ></pin> 
				<pin index="42" name="som240_1_a42" ></pin> 
				<pin index="43" name="som240_1_a43" ></pin> 
				<pin index="44" name="som240_1_a44" ></pin> 
				<pin index="45" name="som240_1_a45" ></pin> 
				<pin index="46" name="som240_1_a46" ></pin> 
				<pin index="47" name="som240_1_a47" ></pin> 
				<pin index="48" name="som240_1_a48" ></pin> 
				<pin index="49" name="som240_1_a49" ></pin> 
				<pin index="50" name="som240_1_a50" ></pin> 
				<pin index="51" name="som240_1_a51" ></pin> 
				<pin index="52" name="som240_1_a52" ></pin> 
				<pin index="53" name="som240_1_a53" ></pin> 
				<pin index="54" name="som240_1_a54" ></pin> 
				<pin index="55" name="som240_1_a55" ></pin> 
				<pin index="56" name="som240_1_a56" ></pin> 
				<pin index="57" name="som240_1_a57" ></pin> 
				<pin index="58" name="som240_1_a58" ></pin> 
				<pin index="59" name="som240_1_a59" ></pin> 
				<pin index="60" name="som240_1_a60" ></pin> 
				
				<pin index="61"  name="som240_1_b1" iostandard="LVCMOS18" ></pin> 
	    		<pin index="62"  name="som240_1_b2" iostandard="LVCMOS18" ></pin> 
				<pin index="63"  name="som240_1_b3" ></pin> 
				<pin index="64"  name="som240_1_b4" iostandard="LVCMOS18" ></pin> 
				<pin index="65"  name="som240_1_b5" iostandard="LVCMOS18" ></pin> 
				<pin index="66"  name="som240_1_b6" ></pin> 
				<pin index="67"  name="som240_1_b7" iostandard="LVCMOS18" ></pin> 
				<pin index="68"  name="som240_1_b8" iostandard="LVCMOS18" ></pin> 
				<pin index="69"  name="som240_1_b9" ></pin> 
				<pin index="70"  name="som240_1_b10" ></pin> 
				<pin index="71"  name="som240_1_b11" ></pin> 
				<pin index="72"  name="som240_1_b12" ></pin> 
				<pin index="73"  name="som240_1_b13" ></pin> 
				<pin index="74"  name="som240_1_b14" ></pin> 
				<pin index="75"  name="som240_1_b15" ></pin> 
				<pin index="76"  name="som240_1_b16" iostandard="LVCMOS33"  ></pin> 
				<pin index="77"  name="som240_1_b17" iostandard="LVCMOS33"  ></pin> 
				<pin index="78"  name="som240_1_b18" iostandard="LVCMOS33"  ></pin> 
				<pin index="79"  name="som240_1_b19" ></pin> 
				<pin index="80"  name="som240_1_b20" iostandard="LVCMOS33"  ></pin> 
				<pin index="81"  name="som240_1_b21" iostandard="LVCMOS33"  ></pin> 
				<pin index="82"  name="som240_1_b22" iostandard="LVCMOS33"  ></pin> 
				<pin index="83"  name="som240_1_b23" ></pin> 
				<pin index="84"  name="som240_1_b24" ></pin> 
				<pin index="85"  name="som240_1_b25" ></pin> 
				<pin index="86"  name="som240_1_b26" ></pin> 
				<pin index="87"  name="som240_1_b27" ></pin> 
				<pin index="88"  name="som240_1_b28" ></pin> 
				<pin index="89"  name="som240_1_b29" ></pin> 
				<pin index="90"  name="som240_1_b30" ></pin> 
				<pin index="91"  name="som240_1_b31" ></pin> 
				<pin index="92"  name="som240_1_b32" ></pin> 
				<pin index="93"  name="som240_1_b33" ></pin> 
				<pin index="94"  name="som240_1_b34" ></pin> 
				<pin index="95"  name="som240_1_b35" ></pin> 
				<pin index="96"  name="som240_1_b36" ></pin> 
				<pin index="97"  name="som240_1_b37" ></pin> 
				<pin index="98"  name="som240_1_b38" ></pin> 
				<pin index="99"  name="som240_1_b39" ></pin> 
				<pin index="100" name="som240_1_b40" ></pin> 
				<pin index="101" name="som240_1_b41" ></pin> 
				<pin index="102" name="som240_1_b42" ></pin> 
				<pin index="103" name="som240_1_b43" ></pin> 
				<pin index="104" name="som240_1_b44" ></pin> 
				<pin index="105" name="som240_1_b45" ></pin> 
				<pin index="106" name="som240_1_b46" ></pin> 
				<pin index="107" name="som240_1_b47" ></pin> 
				<pin index="108" name="som240_1_b48" ></pin> 
				<pin index="109" name="som240_1_b49" ></pin> 
				<pin index="110" name="som240_1_b50" ></pin> 
				<pin index="111" name="som240_1_b51" ></pin> 
				<pin index="112" name="som240_1_b52" ></pin> 
				<pin index="113" name="som240_1_b53" ></pin> 
				<pin index="114" name="som240_1_b54" ></pin> 
				<pin index="115" name="som240_1_b55" ></pin> 
				<pin index="116" name="som240_1_b56" ></pin> 
				<pin index="117" name="som240_1_b57" ></pin> 
				<pin index="118" name="som240_1_b58" ></pin> 
				<pin index="119" name="som240_1_b59" ></pin> 
				<pin index="120" name="som240_1_b60" ></pin> 
				
				<pin index="121" name="som240_1_c1" ></pin> 
				<pin index="122" name="som240_1_c2" ></pin>
				<pin index="123" name="som240_1_c3" iostandard="LVCMOS18"  ></pin> 
				<pin index="124" name="som240_1_c4" iostandard="LVCMOS18"  ></pin> 
				<pin index="125" name="som240_1_c5" ></pin> 
				<pin index="126" name="som240_1_c6" iostandard="LVCMOS18"  ></pin> 
				<pin index="127" name="som240_1_c7" iostandard="LVCMOS18"  ></pin> 
				<pin index="128" name="som240_1_c8" ></pin> 
				<pin index="129" name="som240_1_c9"  iostandard="LVCMOS18"  ></pin> 
				<pin index="130" name="som240_1_c10" iostandard="LVCMOS18"  ></pin> 
				<pin index="131" name="som240_1_c11" ></pin> 
				<pin index="132" name="som240_1_c12" ></pin> 
				<pin index="133" name="som240_1_c13" ></pin> 
				<pin index="134" name="som240_1_c14" ></pin> 
				<pin index="135" name="som240_1_c15" ></pin> 
				<pin index="136" name="som240_1_c16" ></pin> 
				<pin index="137" name="som240_1_c17" ></pin> 
				<pin index="138" name="som240_1_c18" iostandard="LVCMOS33"  ></pin> 
				<pin index="139" name="som240_1_c19" iostandard="LVCMOS33"  ></pin> 
				<pin index="140" name="som240_1_c20" iostandard="LVCMOS33"  ></pin> 
				<pin index="141" name="som240_1_c21" ></pin> 
				<pin index="142" name="som240_1_c22" iostandard="LVCMOS33"  ></pin> 
				<pin index="143" name="som240_1_c23" ></pin> 
				<pin index="144" name="som240_1_c24" ></pin> 
				<pin index="145" name="som240_1_c25" ></pin> 
				<pin index="146" name="som240_1_c26" ></pin> 
				<pin index="147" name="som240_1_c27" ></pin> 
				<pin index="148" name="som240_1_c28" ></pin> 
				<pin index="149" name="som240_1_c29" ></pin> 
				<pin index="150" name="som240_1_c30" ></pin> 
				<pin index="151" name="som240_1_c31" ></pin> 
				<pin index="152" name="som240_1_c32" ></pin> 
				<pin index="153" name="som240_1_c33" ></pin> 
				<pin index="154" name="som240_1_c34" ></pin> 
				<pin index="155" name="som240_1_c35" ></pin> 
				<pin index="156" name="som240_1_c36" ></pin> 
				<pin index="157" name="som240_1_c37" ></pin> 
				<pin index="158" name="som240_1_c38" ></pin> 
				<pin index="159" name="som240_1_c39" ></pin> 
				<pin index="160" name="som240_1_c40" ></pin> 
				<pin index="161" name="som240_1_c41" ></pin> 
				<pin index="162" name="som240_1_c42" ></pin> 
				<pin index="163" name="som240_1_c43" ></pin> 
				<pin index="164" name="som240_1_c44" ></pin> 
				<pin index="165" name="som240_1_c45" ></pin> 
				<pin index="166" name="som240_1_c46" ></pin> 
				<pin index="167" name="som240_1_c47" ></pin> 
				<pin index="168" name="som240_1_c48" ></pin> 
				<pin index="169" name="som240_1_c49" ></pin> 
				<pin index="170" name="som240_1_c50" ></pin> 
				<pin index="171" name="som240_1_c51" ></pin> 
				<pin index="172" name="som240_1_c52" ></pin> 
				<pin index="173" name="som240_1_c53" ></pin> 
				<pin index="174" name="som240_1_c54" ></pin> 
				<pin index="175" name="som240_1_c55" ></pin> 
				<pin index="176" name="som240_1_c56" ></pin> 
				<pin index="177" name="som240_1_c57" ></pin> 
				<pin index="178" name="som240_1_c58" ></pin> 
				<pin index="179" name="som240_1_c59" ></pin> 
				<pin index="180" name="som240_1_c60" ></pin> 
				
				<pin index="181" name="som240_1_d1" iostandard="LVCMOS18" ></pin> 
	    		<pin index="182" name="som240_1_d2" iostandard="LVCMOS18" ></pin> 
				<pin index="183" name="som240_1_d3" ></pin> 
				<pin index="184" name="som240_1_d4" iostandard="LVCMOS18" ></pin> 
				<pin index="185" name="som240_1_d5" iostandard="LVCMOS18" ></pin> 
				<pin index="186" name="som240_1_d6" ></pin> 
				<pin index="187" name="som240_1_d7" iostandard="LVCMOS18" ></pin> 
				<pin index="188" name="som240_1_d8" iostandard="LVCMOS18" ></pin> 
				<pin index="189" name="som240_1_d9" ></pin> 
				<pin index="190" name="som240_1_d10" iostandard="LVCMOS18"  ></pin> 
				<pin index="191" name="som240_1_d11" ></pin> 
				<pin index="192" name="som240_1_d12" ></pin> 
				<pin index="193" name="som240_1_d13" iostandard="LVCMOS18"  ></pin> 
				<pin index="194" name="som240_1_d14" iostandard="LVCMOS18"  ></pin> 
				<pin index="195" name="som240_1_d15" ></pin> 
				<pin index="196" name="som240_1_d16" iostandard="LVCMOS33"  ></pin> 
				<pin index="197" name="som240_1_d17" iostandard="LVCMOS33"  ></pin> 
				<pin index="198" name="som240_1_d18" iostandard="LVCMOS33"  ></pin> 
				<pin index="199" name="som240_1_d19" ></pin> 
				<pin index="200" name="som240_1_d20" iostandard="LVCMOS33"  ></pin> 
				<pin index="201" name="som240_1_d21" iostandard="LVCMOS33"  ></pin> 
				<pin index="202" name="som240_1_d22" iostandard="LVCMOS33"  ></pin> 
				<pin index="203" name="som240_1_d23" ></pin> 
				<pin index="204" name="som240_1_d24" ></pin> 
				<pin index="205" name="som240_1_d25" ></pin> 
				<pin index="206" name="som240_1_d26" ></pin> 
				<pin index="207" name="som240_1_d27" ></pin> 
				<pin index="208" name="som240_1_d28" ></pin> 
				<pin index="209" name="som240_1_d29" ></pin> 
				<pin index="210" name="som240_1_d30" ></pin> 
				<pin index="211" name="som240_1_d31" ></pin> 
				<pin index="212" name="som240_1_d32" ></pin> 
				<pin index="213" name="som240_1_d33" ></pin> 
				<pin index="214" name="som240_1_d34" ></pin> 
				<pin index="215" name="som240_1_d35" ></pin> 
				<pin index="216" name="som240_1_d36" ></pin> 
				<pin index="217" name="som240_1_d37" ></pin> 
				<pin index="218" name="som240_1_d38" ></pin> 
				<pin index="219" name="som240_1_d39" ></pin> 
				<pin index="220" name="som240_1_d40" ></pin> 
				<pin index="221" name="som240_1_d41" ></pin> 
				<pin index="222" name="som240_1_d42" ></pin> 
				<pin index="223" name="som240_1_d43" ></pin> 
				<pin index="224" name="som240_1_d44" ></pin> 
				<pin index="225" name="som240_1_d45" ></pin> 
				<pin index="226" name="som240_1_d46" ></pin> 
				<pin index="227" name="som240_1_d47" ></pin> 
				<pin index="228" name="som240_1_d48" ></pin> 
				<pin index="229" name="som240_1_d49" ></pin> 
				<pin index="230" name="som240_1_d50" ></pin> 
				<pin index="231" name="som240_1_d51" ></pin> 
				<pin index="232" name="som240_1_d52" ></pin> 
				<pin index="233" name="som240_1_d53" ></pin> 
				<pin index="234" name="som240_1_d54" ></pin> 
				<pin index="235" name="som240_1_d55" ></pin> 
				<pin index="236" name="som240_1_d56" ></pin> 
				<pin index="237" name="som240_1_d57" ></pin> 
				<pin index="238" name="som240_1_d58" ></pin> 
				<pin index="239" name="som240_1_d59" ></pin> 
				<pin index="240" name="som240_1_d60" ></pin>

		</pins>
		
			<interfaces>	

				<interface mode="master" name="pl_gem2_rgmii" type="xilinx.com:interface:rgmii_rtl:1.0" of_component="pl_gem2" preset_proc="pl_gem2_rgmii_preset">
				  <description>Primary interface to communicate with ethernet phy in RGMII mode. </description>
				  <preferred_ips>
					<preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
				  </preferred_ips>
				  <port_maps>
					<port_map logical_port="TD" physical_port="pl_gem2_rgmii_td" dir="out" left="3" right="0"> 
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d7"/> 
						<pin_map port_index="1" component_pin="som240_1_d8"/> 
						<pin_map port_index="2" component_pin="som240_1_d4"/> 
						<pin_map port_index="3" component_pin="som240_1_d5"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="TX_CTL" physical_port="pl_gem2_rgmii_tx_ctl" dir="out">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_c4"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="TXC" physical_port="pl_gem2_rgmii_txc" dir="out">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_a3"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="RD" physical_port="pl_gem2_rgmii_rd" dir="in" left="3" right="0"> 
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_a4"/> 
						<pin_map port_index="1" component_pin="som240_1_b7"/> 
						<pin_map port_index="2" component_pin="som240_1_b8"/> 
						<pin_map port_index="3" component_pin="som240_1_c9"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="RX_CTL" physical_port="pl_gem2_rgmii_rx_ctl" dir="in">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_c10"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="RXC" physical_port="pl_gem2_rgmii_rxc" dir="in">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d10"/> 
					  </pin_maps>
					</port_map>
				  </port_maps>
				</interface>

				<interface mode="master" name="pl_gem2_reset" type="xilinx.com:signal:reset_rtl:1.0" of_component="pl_gem2">
				<preferred_ips>
					<preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
				</preferred_ips>
				<port_maps>
					<port_map logical_port="RESET" physical_port="PL_GEM2_RESET_B" dir="out">
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b2"/> 
					</pin_maps>
					</port_map>
				</port_maps>
				</interface>
				
				<interface mode="master" name="pl_gem2_rgmii_mdio_mdc" type="xilinx.com:interface:mdio_rtl:1.0" of_component="pl_gem2">
				  <description>Secondary interface to communicate with ethernet phy when mode is selected as RGMII. </description>
				  <preferred_ips>
					<preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
				  </preferred_ips>
				  <port_maps>
					<port_map logical_port="MDIO_I" physical_port="pl_gem2_rgmii_mdio_i" dir="in">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_c7"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="MDIO_O" physical_port="pl_gem2_rgmii_mdio_o" dir="out">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_c7"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="MDIO_T" physical_port="pl_gem2_rgmii_mdio_t" dir="out">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_c7"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="MDC" physical_port="pl_gem2_rgmii_mdc" dir="out">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_c6"/> 
					  </pin_maps>
					</port_map>
				  </port_maps>
				</interface>				
				
				<interface mode="slave"  name="hpa_clk0p_clk" type="xilinx.com:signal:clock_rtl:1.0" of_component="hpa_clk0p_clk">
					<parameters>
						<parameter name="frequency" value="25000000"/>
					</parameters>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="CLK" physical_port="HPA_CLK0P_CLK" dir="in">
						<pin_maps>
							<pin_map port_index="0" component_pin="som240_1_a6"/> 
						</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				
				<interface mode="master" name="gem2_led" type="xilinx.com:interface:gpio_rtl:1.0" of_component="gem2_led" preset_proc="gem2_led_preset">
				<preferred_ips>
					<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
				</preferred_ips>
				<port_maps>
					<port_map logical_port="TRI_O" physical_port="led_3bits_tri_o" dir="out" left="2" right="0"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b4"/> 
						<pin_map port_index="1" component_pin="som240_1_b5"/> 
						<pin_map port_index="2" component_pin="som240_1_b1"/>				
					</pin_maps>
					</port_map>
				</port_maps>
				</interface>
		
				<interface mode="master" name="sfp_led" type="xilinx.com:interface:gpio_rtl:1.0" of_component="sfp_led" preset_proc="sfp_led_preset">
				<preferred_ips>
					<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
				</preferred_ips>
				<port_maps>
					<port_map logical_port="TRI_O" physical_port="led_2bits_tri_o" dir="out" left="1" right="0"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_a12"/> 
						<pin_map port_index="1" component_pin="som240_1_a13"/> 				
					</pin_maps>
					</port_map>
				</port_maps>
				</interface>
			
				<interface mode="master" name="User_led" type="xilinx.com:interface:gpio_rtl:1.0" of_component="User_led" preset_proc="User_led_preset">
				<preferred_ips>
					<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
				</preferred_ips>
				<port_maps>
					<port_map logical_port="TRI_O" physical_port="user_led_2bits_tri_o" dir="out" left="1" right="0"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d13"/> 
						<pin_map port_index="1" component_pin="som240_1_d14"/> 				
					</pin_maps>
					</port_map>
				</port_maps>
				</interface>
			
				<interface mode="master" name="pmod1_gpio" type="xilinx.com:interface:gpio_rtl:1.0" of_component="pmod1">
				<preferred_ips>
					<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
				</preferred_ips>
					<port_maps>
					<port_map logical_port="TRI_T" physical_port="pmod1_pin1" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_a17"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_O" physical_port="pmod1_pin1" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_a17"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_I" physical_port="pmod1_pin1" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_a17"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_T" physical_port="pmod1_pin2" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d20"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_O" physical_port="pmod1_pin2" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d20"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_I" physical_port="pmod1_pin2" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d20"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_T" physical_port="pmod1_pin3" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d21"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_O" physical_port="pmod1_pin3" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d21"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_I" physical_port="pmod1_pin3" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d21"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_T" physical_port="pmod1_pin4" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d22"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_O" physical_port="pmod1_pin4" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d22"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_I" physical_port="pmod1_pin4" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d22"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_T" physical_port="pmod1_pin5" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b20"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_O" physical_port="pmod1_pin5" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b20"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_I" physical_port="pmod1_pin5" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b20"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_T" physical_port="pmod1_pin6" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b21"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_O" physical_port="pmod1_pin6" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b21"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_I" physical_port="pmod1_pin6" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b21"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_T" physical_port="pmod1_pin7" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b22"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_O" physical_port="pmod1_pin7" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b22"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_I" physical_port="pmod1_pin7" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b22"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_T" physical_port="pmod1_pin8" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_c22"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_O" physical_port="pmod1_pin8" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_c22"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_I" physical_port="pmod1_pin8" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_c22"/> 
					</pin_maps>
					</port_map>
					</port_maps>
				</interface>	  
	  
				<interface mode="master" name="pmod1_iic" type="xilinx.com:interface:iic_rtl:1.0" of_component="pmod1">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
					</preferred_ips>
				  <port_maps>
					<port_map logical_port="SDA_I" physical_port="pmod1_pin1" dir="inout">
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_a17"/>
					</pin_maps>
					</port_map>
					<port_map logical_port="SDA_O" physical_port="pmod1_pin1" dir="inout">
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_a17"/>
					</pin_maps>
					</port_map>
					<port_map logical_port="SDA_T" physical_port="pmod1_pin1" dir="inout">
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_a17"/>
					</pin_maps>
					</port_map>
					<port_map logical_port="SCL_I" physical_port="pmod1_pin2" dir="inout">
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d20"/>
					</pin_maps>
					</port_map>
					<port_map logical_port="SCL_O" physical_port="pmod1_pin2" dir="inout">
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d20"/>
					</pin_maps>
					</port_map>
					<port_map logical_port="SCL_T" physical_port="pmod1_pin2" dir="inout">
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d20"/>
					</pin_maps>
					</port_map>
				</port_maps>
				</interface>
				
				<interface mode="master" name="pmod1_spi" type="xilinx.com:interface:spi_rtl:1.0" of_component="pmod1" >
				  <preferred_ips>
					<preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
				  </preferred_ips>
				  <port_maps>
					<port_map logical_port="IO0_I" physical_port="pmod1_pin1" dir="inout">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_a17"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="IO0_O" physical_port="pmod1_pin1" dir="inout">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_a17"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="IO0_T" physical_port="pmod1_pin1" dir="inout">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_a17"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="IO1_I" physical_port="pmod1_pin2" dir="inout">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d20"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="IO1_O" physical_port="pmod1_pin2" dir="inout">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d20"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="IO1_T" physical_port="pmod1_pin2" dir="inout">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d20"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="IO2_I" physical_port="pmod1_pin3" dir="inout">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d21"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="IO2_O" physical_port="pmod1_pin3" dir="inout">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d21"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="IO2_T" physical_port="pmod1_pin3" dir="inout">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d21"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="IO3_I" physical_port="pmod1_pin4" dir="inout">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d22"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="IO3_O" physical_port="pmod1_pin4" dir="inout">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d22"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="IO3_T" physical_port="pmod1_pin4" dir="inout">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d22"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="SS_I" physical_port="pmod1_pin5" dir="inout"> 
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b20"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="SS_O" physical_port="pmod1_pin5" dir="inout"> 
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b20"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="SS_T" physical_port="pmod1_pin5" dir="inout">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b20"/> 
					  </pin_maps>
					</port_map>
				  </port_maps>
				</interface>	

				<interface mode="master" name="pmod2_gpio" type="xilinx.com:interface:gpio_rtl:1.0" of_component="pmod2">
				<preferred_ips>
					<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
				</preferred_ips>
					<port_maps>
					<port_map logical_port="TRI_T" physical_port="pmod2_pin1" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d18"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_O" physical_port="pmod2_pin1" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d18"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_I" physical_port="pmod2_pin1" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d18"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_T" physical_port="pmod2_pin2" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b16"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_O" physical_port="pmod2_pin2" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b16"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_I" physical_port="pmod2_pin2" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b16"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_T" physical_port="pmod2_pin3" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b17"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_O" physical_port="pmod2_pin3" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b17"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_I" physical_port="pmod2_pin3" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b17"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_T" physical_port="pmod2_pin4" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b18"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_O" physical_port="pmod2_pin4" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b18"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_I" physical_port="pmod2_pin4" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b18"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_T" physical_port="pmod2_pin5" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_c18"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_O" physical_port="pmod2_pin5" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_c18"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_I" physical_port="pmod2_pin5" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_c18"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_T" physical_port="pmod2_pin6" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_c19"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_O" physical_port="pmod2_pin6" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_c19"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_I" physical_port="pmod2_pin6" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_c19"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_T" physical_port="pmod2_pin7" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_c20"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_O" physical_port="pmod2_pin7" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_c20"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_I" physical_port="pmod2_pin7" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_c20"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_T" physical_port="pmod2_pin8" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_a15"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_O" physical_port="pmod2_pin8" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_a15"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_I" physical_port="pmod2_pin8" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_a15"/> 
					</pin_maps>
					</port_map>
					</port_maps>
				</interface>	  
	  
				<interface mode="master" name="pmod2_iic" type="xilinx.com:interface:iic_rtl:1.0" of_component="pmod2">
				<preferred_ips>
					<preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
				</preferred_ips>
				  <port_maps>
					<port_map logical_port="SDA_I" physical_port="pmod2_pin1" dir="inout">
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d18"/>
					</pin_maps>
					</port_map>
					<port_map logical_port="SDA_O" physical_port="pmod2_pin1" dir="inout">
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d18"/>
					</pin_maps>
					</port_map>
					<port_map logical_port="SDA_T" physical_port="pmod2_pin1" dir="inout">
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d18"/>
					</pin_maps>
					</port_map>
					<port_map logical_port="SCL_I" physical_port="pmod2_pin2" dir="inout">
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b16"/>
					</pin_maps>
					</port_map>
					<port_map logical_port="SCL_O" physical_port="pmod2_pin2" dir="inout">
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b16"/>
					</pin_maps>
					</port_map>
					<port_map logical_port="SCL_T" physical_port="pmod2_pin2" dir="inout">
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b16"/>
					</pin_maps>
					</port_map>
				</port_maps>
				</interface>
				
				<interface mode="master" name="pmod2_spi" type="xilinx.com:interface:spi_rtl:1.0" of_component="pmod2" >
				  <preferred_ips>
					<preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
				  </preferred_ips>
				  <port_maps>
					<port_map logical_port="IO0_I" physical_port="pmod2_pin1" dir="inout">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d18"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="IO0_O" physical_port="pmod2_pin1" dir="inout">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d18"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="IO0_T" physical_port="pmod2_pin1" dir="inout">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d18"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="IO1_I" physical_port="pmod2_pin2" dir="inout">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b16"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="IO1_O" physical_port="pmod2_pin2" dir="inout">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b16"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="IO1_T" physical_port="pmod2_pin2" dir="inout">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b16"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="IO2_I" physical_port="pmod2_pin3" dir="inout">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b17"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="IO2_O" physical_port="pmod2_pin3" dir="inout">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b17"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="IO2_T" physical_port="pmod2_pin3" dir="inout">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b17"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="IO3_I" physical_port="pmod2_pin4" dir="inout">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b18"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="IO3_O" physical_port="pmod2_pin4" dir="inout">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b18"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="IO3_T" physical_port="pmod2_pin4" dir="inout">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_b18"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="SS_I" physical_port="pmod2_pin5" dir="inout"> 
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_c18"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="SS_O" physical_port="pmod2_pin5" dir="inout"> 
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_c18"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="SS_T" physical_port="pmod2_pin5" dir="inout">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_1_c18"/> 
					  </pin_maps>
					</port_map>
				  </port_maps>
				</interface>	

				<interface mode="master" name="iic0_main" type="xilinx.com:interface:iic_rtl:1.0" of_component="iic0_main">
				<preferred_ips>
					<preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
				</preferred_ips>
				<port_maps>
					<port_map logical_port="SDA_I" physical_port="iic_main_sda_i" dir="inout">
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d16"/>
					</pin_maps>
					</port_map>
					<port_map logical_port="SDA_O" physical_port="iic_main_sda_o" dir="inout">
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d16"/>
					</pin_maps>
					</port_map>
					<port_map logical_port="SDA_T" physical_port="iic_main_sda_t" dir="inout">
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d16"/>
					</pin_maps>
					</port_map>
					<port_map logical_port="SCL_I" physical_port="iic_main_scl_i" dir="inout">
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d17"/>
					</pin_maps>
					</port_map>
					<port_map logical_port="SCL_O" physical_port="iic_main_scl_o" dir="inout">
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d17"/>
					</pin_maps>
					</port_map>
					<port_map logical_port="SCL_T" physical_port="iic_main_scl_t" dir="inout">
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_1_d17"/>
					</pin_maps>
					</port_map>
				</port_maps>
				</interface>
			
				<interface mode="master" name="ps8_fixedio" type="xilinx.com:zynq_ultra_ps_e:fixedio_rtl:1.0" of_component="ps8_fixedio" preset_proc="mpsoc_preset_som240_1"> 
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="zynq_ultra_ps_e" order="0"/>
					</preferred_ips>
				</interface>

		    </interfaces>
			
		</component>	
	
		<component name="som240_2_connector" type="connector" sub_type="som" display_name="Robotics Starter Kit carrier(SOM240_2)">
			<pins>
				<pin index="1"  name="som240_2_a1" ></pin> 
	    		<pin index="2"  name="som240_2_a2" ></pin> 
				<pin index="3"  name="som240_2_a3" ></pin> 
				<pin index="4"  name="som240_2_a4" ></pin> 
				<pin index="5"  name="som240_2_a5" ></pin> 
				<pin index="6"  name="som240_2_a6" ></pin> 
				<pin index="7"  name="som240_2_a7" ></pin> 
				<pin index="8"  name="som240_2_a8" ></pin> 
				<pin index="9"  name="som240_2_a9"  ></pin> 
				<pin index="10" name="som240_2_a10" ></pin> 
				<pin index="11" name="som240_2_a11" ></pin> 
				<pin index="12" name="som240_2_a12" ></pin> 
				<pin index="13" name="som240_2_a13" ></pin> 
				<pin index="14" name="som240_2_a14" iostandard="LVCMOS18"  ></pin> 
				<pin index="15" name="som240_2_a15" iostandard="LVCMOS18"  ></pin> 
				<pin index="16" name="som240_2_a16" ></pin> 
				<pin index="17" name="som240_2_a17" iostandard="LVCMOS18"  ></pin> 
				<pin index="18" name="som240_2_a18" iostandard="LVCMOS18"  ></pin> 
				<pin index="19" name="som240_2_a19" ></pin> 
				<pin index="20" name="som240_2_a20" iostandard="LVCMOS18"  ></pin> 
				<pin index="21" name="som240_2_a21" iostandard="LVCMOS18"  ></pin> 
				<pin index="22" name="som240_2_a22" ></pin> 
				<pin index="23" name="som240_2_a23" ></pin> 
				<pin index="24" name="som240_2_a24" ></pin> 
				<pin index="25" name="som240_2_a25" ></pin> 
				<pin index="26" name="som240_2_a26" ></pin> 
				<pin index="27" name="som240_2_a27" ></pin> 
				<pin index="28" name="som240_2_a28" ></pin> 
				<pin index="29" name="som240_2_a29" ></pin> 
				<pin index="30" name="som240_2_a30" ></pin> 
				<pin index="31" name="som240_2_a31" ></pin> 
				<pin index="32" name="som240_2_a32" ></pin> 
				<pin index="33" name="som240_2_a33" ></pin> 
				<pin index="34" name="som240_2_a34" ></pin> 
				<pin index="35" name="som240_2_a35" ></pin> 
				<pin index="36" name="som240_2_a36" ></pin> 
				<pin index="37" name="som240_2_a37" ></pin> 
				<pin index="38" name="som240_2_a38" ></pin> 
				<pin index="39" name="som240_2_a39" ></pin> 
				<pin index="40" name="som240_2_a40" ></pin> 
				<pin index="41" name="som240_2_a41" ></pin> 
				<pin index="42" name="som240_2_a42" ></pin> 
				<pin index="43" name="som240_2_a43" ></pin> 
				<pin index="44" name="som240_2_a44" ></pin> 
				<pin index="45" name="som240_2_a45" ></pin> 
				<pin index="46" name="som240_2_a46" iostandard="LVCMOS33"  ></pin> 
				<pin index="47" name="som240_2_a47" iostandard="LVCMOS33"  ></pin> 
				<pin index="48" name="som240_2_a48" iostandard="LVCMOS33"  ></pin> 
				<pin index="49" name="som240_2_a49" ></pin> 
				<pin index="50" name="som240_2_a50" iostandard="LVCMOS33"  ></pin> 
				<pin index="51" name="som240_2_a51" iostandard="LVCMOS33"  ></pin> 
				<pin index="52" name="som240_2_a52" iostandard="LVCMOS33"  ></pin> 
				<pin index="53" name="som240_2_a53" ></pin> 
				<pin index="54" name="som240_2_a54" iostandard="LVCMOS33"  ></pin> 
				<pin index="55" name="som240_2_a55" iostandard="LVCMOS33"  ></pin> 
				<pin index="56" name="som240_2_a56" iostandard="LVCMOS33"  ></pin> 
				<pin index="57" name="som240_2_a57" ></pin> 
				<pin index="58" name="som240_2_a58" iostandard="LVCMOS33"  ></pin> 
				<pin index="59" name="som240_2_a59" iostandard="LVCMOS33"  ></pin> 
				<pin index="60" name="som240_2_a60" iostandard="LVCMOS33"  ></pin> 
				
				<pin index="61"  name="som240_2_b1" ></pin> 
	    		<pin index="62"  name="som240_2_b2" ></pin> 
				<pin index="63"  name="som240_2_b3" ></pin> 
				<pin index="64"  name="som240_2_b4" ></pin> 
				<pin index="65"  name="som240_2_b5" ></pin> 
				<pin index="66"  name="som240_2_b6" ></pin> 
				<pin index="67"  name="som240_2_b7" ></pin> 
				<pin index="68"  name="som240_2_b8" ></pin> 
				<pin index="69"  name="som240_2_b9" ></pin> 
				<pin index="70"  name="som240_2_b10" ></pin> 
				<pin index="71"  name="som240_2_b11" ></pin> 
				<pin index="72"  name="som240_2_b12" ></pin> 
				<pin index="73"  name="som240_2_b13" ></pin> 
				<pin index="74"  name="som240_2_b14" ></pin> 
				<pin index="75"  name="som240_2_b15" iostandard="LVCMOS18"  ></pin> 
				<pin index="76"  name="som240_2_b16" iostandard="LVCMOS18"  ></pin> 
				<pin index="77"  name="som240_2_b17" ></pin> 
				<pin index="78"  name="som240_2_b18" iostandard="LVCMOS18"  ></pin> 
				<pin index="79"  name="som240_2_b19" iostandard="LVCMOS18"  ></pin> 
				<pin index="80"  name="som240_2_b20" ></pin> 
				<pin index="81"  name="som240_2_b21" ></pin> 
				<pin index="82"  name="som240_2_b22" ></pin> 
				<pin index="83"  name="som240_2_b23" ></pin> 
				<pin index="84"  name="som240_2_b24" iostandard="LVCMOS18"  ></pin> 
				<pin index="85"  name="som240_2_b25" iostandard="LVCMOS18"  ></pin> 
				<pin index="86"  name="som240_2_b26" ></pin> 
				<pin index="87"  name="som240_2_b27" ></pin> 
				<pin index="88"  name="som240_2_b28" ></pin> 
				<pin index="89"  name="som240_2_b29" ></pin> 
				<pin index="90"  name="som240_2_b30" ></pin> 
				<pin index="91"  name="som240_2_b31" ></pin> 
				<pin index="92"  name="som240_2_b32" ></pin> 
				<pin index="93"  name="som240_2_b33" ></pin> 
				<pin index="94"  name="som240_2_b34" ></pin> 
				<pin index="95"  name="som240_2_b35" ></pin> 
				<pin index="96"  name="som240_2_b36" ></pin> 
				<pin index="97"  name="som240_2_b37" ></pin> 
				<pin index="98"  name="som240_2_b38" ></pin> 
				<pin index="99"  name="som240_2_b39" ></pin> 
				<pin index="100" name="som240_2_b40" ></pin> 
				<pin index="101" name="som240_2_b41" ></pin> 
				<pin index="102" name="som240_2_b42" ></pin> 
				<pin index="103" name="som240_2_b43" ></pin> 
				<pin index="104" name="som240_2_b44" iostandard="LVCMOS33"  ></pin> 
				<pin index="105" name="som240_2_b45" iostandard="LVCMOS33"  ></pin> 
				<pin index="106" name="som240_2_b46" iostandard="LVCMOS33"  ></pin> 
				<pin index="107" name="som240_2_b47" ></pin> 
				<pin index="108" name="som240_2_b48" iostandard="LVCMOS33"  ></pin> 
				<pin index="109" name="som240_2_b49" iostandard="LVCMOS33"  ></pin> 
				<pin index="110" name="som240_2_b50" iostandard="LVCMOS33"  ></pin> 
				<pin index="111" name="som240_2_b51" ></pin> 
				<pin index="112" name="som240_2_b52" iostandard="LVCMOS33"  ></pin> 
				<pin index="113" name="som240_2_b53" iostandard="LVCMOS33"  ></pin> 
				<pin index="114" name="som240_2_b54" iostandard="LVCMOS33"  ></pin> 
				<pin index="115" name="som240_2_b55" ></pin> 
				<pin index="116" name="som240_2_b56" iostandard="LVCMOS33"  ></pin> 
				<pin index="117" name="som240_2_b57" iostandard="LVCMOS33"  ></pin> 
				<pin index="118" name="som240_2_b58" iostandard="LVCMOS33"  ></pin> 
				<pin index="119" name="som240_2_b59" ></pin> 
				<pin index="120" name="som240_2_b60" ></pin> 
				
				<pin index="121" name="som240_2_c1" ></pin> 
	    		<pin index="122" name="som240_2_c2" ></pin> 
				<pin index="123" name="som240_2_c3"  ></pin> 
				<pin index="124" name="som240_2_c4"  ></pin> 
				<pin index="125" name="som240_2_c5" ></pin> 
				<pin index="126" name="som240_2_c6"  ></pin> 
				<pin index="127" name="som240_2_c7"  ></pin> 
				<pin index="128" name="som240_2_c8" ></pin> 
				<pin index="129" name="som240_2_c9"   ></pin> 
				<pin index="130" name="som240_2_c10"  ></pin> 
				<pin index="131" name="som240_2_c11" iostandard="LVCMOS18"  ></pin> 
				<pin index="132" name="som240_2_c12"  ></pin> 
				<pin index="133" name="som240_2_c13"  ></pin> 
				<pin index="134" name="som240_2_c14" ></pin> 
				<pin index="135" name="som240_2_c15" ></pin> 
				<pin index="136" name="som240_2_c16" ></pin> 
				<pin index="137" name="som240_2_c17" iostandard="LVCMOS18"  ></pin> 
				<pin index="138" name="som240_2_c18" iostandard="LVCMOS18"  ></pin> 
				<pin index="139" name="som240_2_c19" ></pin> 
				<pin index="140" name="som240_2_c20" ></pin> 
				<pin index="141" name="som240_2_c21" ></pin> 
				<pin index="142" name="som240_2_c22" ></pin> 
				<pin index="143" name="som240_2_c23" ></pin> 
				<pin index="144" name="som240_2_c24" ></pin> 
				<pin index="145" name="som240_2_c25" ></pin> 
				<pin index="146" name="som240_2_c26" ></pin> 
				<pin index="147" name="som240_2_c27" ></pin> 
				<pin index="148" name="som240_2_c28" ></pin> 
				<pin index="149" name="som240_2_c29" ></pin> 
				<pin index="150" name="som240_2_c30" ></pin> 
				<pin index="151" name="som240_2_c31" ></pin> 
				<pin index="152" name="som240_2_c32" ></pin> 
				<pin index="153" name="som240_2_c33" ></pin> 
				<pin index="154" name="som240_2_c34" ></pin> 
				<pin index="155" name="som240_2_c35" ></pin> 
				<pin index="156" name="som240_2_c36" ></pin> 
				<pin index="157" name="som240_2_c37" ></pin> 
				<pin index="158" name="som240_2_c38" ></pin> 
				<pin index="159" name="som240_2_c39" ></pin> 
				<pin index="160" name="som240_2_c40" ></pin> 
				<pin index="161" name="som240_2_c41" ></pin> 
				<pin index="162" name="som240_2_c42" ></pin> 
				<pin index="163" name="som240_2_c43" ></pin> 
				<pin index="164" name="som240_2_c44" ></pin> 
				<pin index="165" name="som240_2_c45" ></pin> 
				<pin index="166" name="som240_2_c46" iostandard="LVCMOS33"  ></pin> 
				<pin index="167" name="som240_2_c47" iostandard="LVCMOS33"  ></pin> 
				<pin index="168" name="som240_2_c48" iostandard="LVCMOS33"  ></pin> 
				<pin index="169" name="som240_2_c49" ></pin> 
				<pin index="170" name="som240_2_c50" iostandard="LVCMOS33"  ></pin> 
				<pin index="171" name="som240_2_c51" iostandard="LVCMOS33"  ></pin> 
				<pin index="172" name="som240_2_c52" iostandard="LVCMOS33"  ></pin> 
				<pin index="173" name="som240_2_c53" ></pin> 
				<pin index="174" name="som240_2_c54" iostandard="LVCMOS33"  ></pin> 
				<pin index="175" name="som240_2_c55" iostandard="LVCMOS33"  ></pin> 
				<pin index="176" name="som240_2_c56" iostandard="LVCMOS33"  ></pin> 
				<pin index="177" name="som240_2_c57" ></pin> 
				<pin index="178" name="som240_2_c58" iostandard="LVCMOS33"  ></pin> 
				<pin index="179" name="som240_2_c59" iostandard="LVCMOS33"  ></pin> 
				<pin index="180" name="som240_2_c60" iostandard="LVCMOS33"  ></pin> 
				
				<pin index="181" name="som240_2_d1" ></pin> 
	    		<pin index="182" name="som240_2_d2" ></pin> 
				<pin index="183" name="som240_2_d3" ></pin> 
				<pin index="184" name="som240_2_d4" ></pin> 
				<pin index="185" name="som240_2_d5" ></pin> 
				<pin index="186" name="som240_2_d6" ></pin> 
				<pin index="187" name="som240_2_d7" ></pin> 
				<pin index="188" name="som240_2_d8" ></pin> 
				<pin index="189" name="som240_2_d9" ></pin> 
				<pin index="190" name="som240_2_d10"  ></pin> 
				<pin index="191" name="som240_2_d11"  ></pin> 
				<pin index="192" name="som240_2_d12" iostandard="LVCMOS18"  ></pin> 
				<pin index="193" name="som240_2_d13" iostandard="LVCMOS18"  ></pin> 
				<pin index="194" name="som240_2_d14" ></pin> 
				<pin index="195" name="som240_2_d15" iostandard="LVCMOS18"  ></pin> 
				<pin index="196" name="som240_2_d16" iostandard="LVCMOS18"  ></pin> 
				<pin index="197" name="som240_2_d17" ></pin> 
				<pin index="198" name="som240_2_d18" iostandard="LVCMOS18"  ></pin> 
				<pin index="199" name="som240_2_d19" ></pin> 
				<pin index="200" name="som240_2_d20"  ></pin> 
				<pin index="201" name="som240_2_d21" iostandard="LVCMOS18"  ></pin> 
				<pin index="202" name="som240_2_d22" iostandard="LVCMOS18"  ></pin> 
				<pin index="203" name="som240_2_d23" ></pin> 
				<pin index="204" name="som240_2_d24" ></pin> 
				<pin index="205" name="som240_2_d25" ></pin> 
				<pin index="206" name="som240_2_d26" ></pin> 
				<pin index="207" name="som240_2_d27" ></pin> 
				<pin index="208" name="som240_2_d28" ></pin> 
				<pin index="209" name="som240_2_d29" ></pin> 
				<pin index="210" name="som240_2_d30" ></pin> 
				<pin index="211" name="som240_2_d31" ></pin> 
				<pin index="212" name="som240_2_d32" ></pin> 
				<pin index="213" name="som240_2_d33" ></pin> 
				<pin index="214" name="som240_2_d34" ></pin> 
				<pin index="215" name="som240_2_d35" ></pin> 
				<pin index="216" name="som240_2_d36" ></pin> 
				<pin index="217" name="som240_2_d37" ></pin> 
				<pin index="218" name="som240_2_d38" ></pin> 
				<pin index="219" name="som240_2_d39" ></pin> 
				<pin index="220" name="som240_2_d40" ></pin> 
				<pin index="221" name="som240_2_d41" ></pin> 
				<pin index="222" name="som240_2_d42" ></pin> 
				<pin index="223" name="som240_2_d43" ></pin> 
				<pin index="224" name="som240_2_d44" iostandard="LVCMOS33"  ></pin> 
				<pin index="225" name="som240_2_d45" iostandard="LVCMOS33"  ></pin> 
				<pin index="226" name="som240_2_d46" iostandard="LVCMOS33"  ></pin> 
				<pin index="227" name="som240_2_d47" ></pin> 
				<pin index="228" name="som240_2_d48" iostandard="LVCMOS33"  ></pin> 
				<pin index="229" name="som240_2_d49" iostandard="LVCMOS33"  ></pin> 
				<pin index="230" name="som240_2_d50" iostandard="LVCMOS33"  ></pin> 
				<pin index="231" name="som240_2_d51" ></pin> 
				<pin index="232" name="som240_2_d52" iostandard="LVCMOS33"  ></pin> 
				<pin index="233" name="som240_2_d53" iostandard="LVCMOS33"  ></pin> 
				<pin index="234" name="som240_2_d54" iostandard="LVCMOS33"  ></pin> 
				<pin index="235" name="som240_2_d55" ></pin> 
				<pin index="236" name="som240_2_d56" iostandard="LVCMOS33"  ></pin> 
				<pin index="237" name="som240_2_d57" iostandard="LVCMOS33"  ></pin> 
				<pin index="238" name="som240_2_d58" iostandard="LVCMOS33"  ></pin> 
				<pin index="239" name="som240_2_d59" ></pin> 
				<pin index="240" name="som240_2_d60" ></pin> 

		</pins>
		
			<interfaces>	

				<interface mode="master" name="pl_gem3_rgmii" type="xilinx.com:interface:rgmii_rtl:1.0" of_component="pl_gem3" preset_proc="pl_gem2_rgmii_preset">
				  <description>Primary interface to communicate with ethernet phy in RGMII mode. </description>
				  <preferred_ips>
					<preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
				  </preferred_ips>
				  <port_maps>
					<port_map logical_port="TD" physical_port="pl_gem3_rgmii_td" dir="out" left="3" right="0"> 
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d12"/> 
						<pin_map port_index="1" component_pin="som240_2_d13"/> 
						<pin_map port_index="2" component_pin="som240_2_c17"/> 
						<pin_map port_index="3" component_pin="som240_2_c18"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="TX_CTL" physical_port="pl_gem3_rgmii_tx_ctl" dir="out">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d16"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="TXC" physical_port="pl_gem3_rgmii_txc" dir="out">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_2_a20"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="RD" physical_port="pl_gem3_rgmii_rd" dir="in" left="3" right="0"> 
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_2_a21"/> 
						<pin_map port_index="1" component_pin="som240_2_b15"/> 
						<pin_map port_index="2" component_pin="som240_2_b16"/> 
						<pin_map port_index="3" component_pin="som240_2_a14"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="RX_CTL" physical_port="pl_gem3_rgmii_rx_ctl" dir="in">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_2_a15"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="RXC" physical_port="pl_gem3_rgmii_rxc" dir="in">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c11"/> 
					  </pin_maps>
					</port_map>
				  </port_maps>
				</interface>

				<interface mode="master" name="pl_gem3_reset" type="xilinx.com:signal:reset_rtl:1.0" of_component="pl_gem3">
				<preferred_ips>
					<preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
				</preferred_ips>
				<port_maps>
					<port_map logical_port="RESET" physical_port="PL_GEM3_RESET_B" dir="out">
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_b19"/> 
					</pin_maps>
					</port_map>
				</port_maps>
				</interface>
				
				<interface mode="master" name="pl_gem3_rgmii_mdio_mdc" type="xilinx.com:interface:mdio_rtl:1.0" of_component="pl_gem3">
				  <description>Secondary interface to communicate with ethernet phy when mode is selected as SGMII. </description>
				  <preferred_ips>
					<preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
				  </preferred_ips>
				  <port_maps>
					<port_map logical_port="MDIO_I" physical_port="pl_gem3_rgmii_mdio_i" dir="in">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_2_b25"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="MDIO_O" physical_port="pl_gem3_rgmii_mdio_o" dir="out">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_2_b25"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="MDIO_T" physical_port="pl_gem3_rgmii_mdio_t" dir="out">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_2_b25"/> 
					  </pin_maps>
					</port_map>
					<port_map logical_port="MDC" physical_port="pl_gem3_rgmii_mdc" dir="out">
					  <pin_maps>
						<pin_map port_index="0" component_pin="som240_2_b24"/> 
					  </pin_maps>
					</port_map>
				  </port_maps>
				</interface>				
				
				<interface mode="slave"  name="hpb_clk0p_clk" type="xilinx.com:signal:clock_rtl:1.0" of_component="hpb_clk0p_clk"  preset_proc="clk_preset">
					<parameters>
						<parameter name="frequency" value="25000000"/>
					</parameters>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="CLK" physical_port="HPB_CLK0P_CLK" dir="in">
						<pin_maps>
							<pin_map port_index="0" component_pin="som240_2_d18"/> 
						</pin_maps>
						</port_map>
					</port_maps>
				</interface>
		
				<interface mode="master" name="gem3_led" type="xilinx.com:interface:gpio_rtl:1.0" of_component="gem3_led" preset_proc="gem2_led_preset">
				<preferred_ips>
					<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
				</preferred_ips>
				<port_maps>
					<port_map logical_port="TRI_O" physical_port="led_3bits_tri_o" dir="out" left="2" right="0"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d21"/> 
						<pin_map port_index="1" component_pin="som240_2_d22"/> 
						<pin_map port_index="2" component_pin="som240_2_b18"/>				
					</pin_maps>
					</port_map>
				</port_maps>
				</interface>
		
				<interface mode="master" name="pmod3_gpio" type="xilinx.com:interface:gpio_rtl:1.0" of_component="pmod3">
				<preferred_ips>
					<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
				</preferred_ips>
					<port_maps>
					<port_map logical_port="TRI_I" physical_port="pmod3_pin1" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d44"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_O" physical_port="pmod3_pin1" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d44"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_T" physical_port="pmod3_pin1" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d44"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_I" physical_port="pmod3_pin2" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d45"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_O" physical_port="pmod3_pin2" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d45"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_T" physical_port="pmod3_pin2" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d45"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_I" physical_port="pmod3_pin3" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d46"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_O" physical_port="pmod3_pin3" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d46"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_T" physical_port="pmod3_pin3" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d46"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_I" physical_port="pmod3_pin4" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d48"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_O" physical_port="pmod3_pin4" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d48"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_T" physical_port="pmod3_pin4" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d48"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_I" physical_port="pmod3_pin5" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d49"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_O" physical_port="pmod3_pin5" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d49"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_T" physical_port="pmod3_pin5" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d49"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_I" physical_port="pmod3_pin6" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d50"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_O" physical_port="pmod3_pin6" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d50"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_T" physical_port="pmod3_pin6" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d50"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_I" physical_port="pmod3_pin7" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c46"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_O" physical_port="pmod3_pin7" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c46"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_T" physical_port="pmod3_pin7" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c46"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_I" physical_port="pmod3_pin8" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c47"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_O" physical_port="pmod3_pin8" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c47"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="TRI_T" physical_port="pmod3_pin8" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c47"/> 
					</pin_maps>
					</port_map>
					</port_maps>
				</interface>

				<interface mode="master" name="pmod3_iic" type="xilinx.com:interface:iic_rtl:1.0" of_component="pmod3">
				<preferred_ips>
					<preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
				</preferred_ips>
					<port_maps>
					<port_map logical_port="SDA_I" physical_port="pmod3_pin1" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d44"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="SDA_O" physical_port="pmod3_pin1" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d44"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="SDA_T" physical_port="pmod3_pin1" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d44"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="SCL_I" physical_port="pmod3_pin2" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d45"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="SCL_O" physical_port="pmod3_pin2" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d45"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="SCL_T" physical_port="pmod3_pin2" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d45"/> 
					</pin_maps>
					</port_map>
					</port_maps>
				</interface>

				<interface mode="master" name="pmod3_spi" type="xilinx.com:interface:spi_rtl:1.0" of_component="pmod3">
				<preferred_ips>
					<preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
				</preferred_ips>
					<port_maps>
					<port_map logical_port="IO0_I" physical_port="pmod3_pin1" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d44"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="IO0_O" physical_port="pmod3_pin1" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d44"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="IO0_T" physical_port="pmod3_pin1" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d44"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="IO1_I" physical_port="pmod3_pin2" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d45"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="IO1_O" physical_port="pmod3_pin2" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d45"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="IO1_T" physical_port="pmod3_pin2" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d45"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="IO2_I" physical_port="pmod3_pin3" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d46"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="IO2_O" physical_port="pmod3_pin3" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d46"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="IO2_T" physical_port="pmod3_pin3" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d46"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="IO3_I" physical_port="pmod3_pin4" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d48"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="IO3_O" physical_port="pmod3_pin4" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d48"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="IO3_T" physical_port="pmod3_pin4" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d48"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="SS_I" physical_port="pmod3_pin5" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d49"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="SS_O" physical_port="pmod3_pin5" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d49"/> 
					</pin_maps>
					</port_map>
					<port_map logical_port="SS_T" physical_port="pmod3_pin5" dir="inout"> 
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_d49"/> 
					</pin_maps>
					</port_map>
					</port_maps>
				</interface>

				<interface mode="master" name="pmod4_gpio" type="xilinx.com:interface:gpio_rtl:1.0" of_component="pmod4">
				<preferred_ips>
					<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
				</preferred_ips>
					<port_maps>
					<port_map logical_port="TRI_I" physical_port="pmod4_pin1" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c48"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="TRI_O" physical_port="pmod4_pin1" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c48"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="TRI_T" physical_port="pmod4_pin1" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c48"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="TRI_I" physical_port="pmod4_pin2" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c50"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="TRI_O" physical_port="pmod4_pin2" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c50"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="TRI_T" physical_port="pmod4_pin2" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c50"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="TRI_I" physical_port="pmod4_pin3" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c51"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="TRI_O" physical_port="pmod4_pin3" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c51"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="TRI_T" physical_port="pmod4_pin3" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c51"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="TRI_I" physical_port="pmod4_pin4" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c52"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="TRI_O" physical_port="pmod4_pin4" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c52"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="TRI_T" physical_port="pmod4_pin4" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c52"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="TRI_I" physical_port="pmod4_pin5" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_b44"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="TRI_O" physical_port="pmod4_pin5" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_b44"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="TRI_T" physical_port="pmod4_pin5" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_b44"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="TRI_I" physical_port="pmod4_pin6" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_b45"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="TRI_O" physical_port="pmod4_pin6" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_b45"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="TRI_T" physical_port="pmod4_pin6" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_b45"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="TRI_I" physical_port="pmod4_pin7" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_b46"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="TRI_O" physical_port="pmod4_pin7" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_b46"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="TRI_T" physical_port="pmod4_pin7" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_b46"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="TRI_I" physical_port="pmod4_pin8" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_b48"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="TRI_O" physical_port="pmod4_pin8" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_b48"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="TRI_T" physical_port="pmod4_pin8" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_b48"/> 
						</pin_maps>
					</port_map>
					</port_maps>
				</interface>
			
				<interface mode="master" name="pmod4_iic" type="xilinx.com:interface:iic_rtl:1.0" of_component="pmod4">
				<preferred_ips>
					<preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
				</preferred_ips>
					<port_maps>
					<port_map logical_port="SDA_I" physical_port="pmod4_pin1" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c48"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="SDA_O" physical_port="pmod4_pin1" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c48"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="SDA_T" physical_port="pmod4_pin1" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c48"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="SCL_I" physical_port="pmod4_pin2" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c50"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="SCL_O" physical_port="pmod4_pin2" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c50"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="SCL_T" physical_port="pmod4_pin2" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c50"/> 
						</pin_maps>
					</port_map>
					</port_maps>
				</interface>

				<interface mode="master" name="pmod4_spi" type="xilinx.com:interface:spi_rtl:1.0" of_component="pmod4">
				<preferred_ips>
					<preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
				</preferred_ips>
					<port_maps>
					<port_map logical_port="IO0_I" physical_port="pmod4_pin1" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c48"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="IO0_O" physical_port="pmod4_pin1" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c48"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="IO0_T" physical_port="pmod4_pin1" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c48"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="IO1_I" physical_port="pmod4_pin2" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c50"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="IO1_O" physical_port="pmod4_pin2" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c50"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="IO1_T" physical_port="pmod4_pin2" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c50"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="IO2_I" physical_port="pmod4_pin3" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c51"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="IO2_O" physical_port="pmod4_pin3" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c51"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="IO2_T" physical_port="pmod4_pin3" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c51"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="IO3_I" physical_port="pmod4_pin4" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c52"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="IO3_O" physical_port="pmod4_pin4" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c52"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="IO3_T" physical_port="pmod4_pin4" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_c52"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="SS_I" physical_port="pmod4_pin5" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_b44"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="SS_O" physical_port="pmod4_pin5" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_b44"/> 
						</pin_maps>
					</port_map>
					<port_map logical_port="SS_T" physical_port="pmod4_pin5" dir="inout"> 
						<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_b44"/> 
						</pin_maps>
					</port_map>
					</port_maps>
				</interface>


				<interface mode="master" name="sfp_iic" type="xilinx.com:interface:iic_rtl:1.0" of_component="sfp_iic">
				<preferred_ips>
					<preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
				</preferred_ips>
				<port_maps>
					<port_map logical_port="SDA_I" physical_port="iic_main_sda_i" dir="inout">
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_b50"/>
					</pin_maps>
					</port_map>
					<port_map logical_port="SDA_O" physical_port="iic_main_sda_o" dir="inout">
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_b50"/>
					</pin_maps>
					</port_map>
					<port_map logical_port="SDA_T" physical_port="iic_main_sda_t" dir="inout">
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_b50"/>
					</pin_maps>
					</port_map>
					<port_map logical_port="SCL_I" physical_port="iic_main_scl_i" dir="inout">
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_b49"/>
					</pin_maps>
					</port_map>
					<port_map logical_port="SCL_O" physical_port="iic_main_scl_o" dir="inout">
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_b49"/>
					</pin_maps>
					</port_map>
					<port_map logical_port="SCL_T" physical_port="iic_main_scl_t" dir="inout">
					<pin_maps>
						<pin_map port_index="0" component_pin="som240_2_b49"/>
					</pin_maps>
					</port_map>
				</port_maps>
				</interface>
			
		
		
		   </interfaces>
		
		</component>
		
		<component name="ps8_fixedio" display_name="MPSoC fixedio Interface on AI Vision Starter Kit carrier card" type="chip" sub_type="fixed_io" major_group="" />
		
		<component name="pl_gem2" display_name="PL GEM2 RGMII ETHERNET" type="chip" sub_type="ethernet" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
		  <description>PL RGMII2 on the board</description>
		  <component_modes>
			<component_mode name="pl_gem2" display_name="PL GEM2 RGMII ETHERNET">
			  <interfaces>
				<interface name="pl_gem2_rgmii"/>
				<interface name="pl_gem2_rgmii_mdio_mdc"/>
				<interface name="pl_gem2_reset" optional="true"/>
			  </interfaces>
			</component_mode>
		  </component_modes>
                  <parameters>
		    <parameter name="connects_with" value="som240_1_connector"/>
                  </parameters>
		</component>
		
		<component name="pl_gem3" display_name="PL GEM3 RGMII ETHERNET" type="chip" sub_type="ethernet" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
		  <description>PL RGMII3 on the board</description>
		  <component_modes>
			<component_mode name="pl_gem3" display_name="PL GEM3 RGMII ETHERNET">
			  <interfaces>
				<interface name="pl_gem3_rgmii"/>
				<interface name="pl_gem3_rgmii_mdio_mdc"/>
				<interface name="pl_gem3_reset" optional="true"/>
			  </interfaces>
			</component_mode>
		  </component_modes>
                  <parameters>
		    <parameter name="connects_with" value="som240_2_connector"/>
                  </parameters>
		</component>		

		<component name="pmod1" display_name="Connector PMOD1" type="chip" sub_type="chip" major_group="Pmod">
		<description>PMOD Connector PMOD1</description>
		<component_modes>
			<component_mode name="pmod1_gpio" display_name="PMOD1 GPIO Interface">
			  <interfaces>
				<interface name="pmod1_gpio"/>
			  </interfaces>
			</component_mode>
			<component_mode name="pmod1_iic" display_name="PMOD1 IIC Interface">
			  <interfaces>
				<interface name="pmod1_iic"/>
			  </interfaces>
			</component_mode>	
			<component_mode name="pmod1_spi" display_name="PMOD1 SPI Interface">
			  <interfaces>
				<interface name="pmod1_spi"/>
			  </interfaces>
			</component_mode>	
			
		  </component_modes>
		  <parameters>
		    <parameter name="connects_with" value="som240_1_connector"/>
          </parameters>
		</component>	

		<component name="pmod2" display_name="Connector PMOD2" type="chip" sub_type="chip" major_group="Pmod">
		<description>PMOD Connector PMOD2</description>
		<component_modes>
			<component_mode name="pmod2_gpio" display_name="PMOD2 GPIO Interface">
			  <interfaces>
				<interface name="pmod2_gpio"/>
			  </interfaces>
			</component_mode>
			<component_mode name="pmod2_iic" display_name="PMOD2 IIC Interface">
			  <interfaces>
				<interface name="pmod2_iic"/>
			  </interfaces>
			</component_mode>	
			<component_mode name="pmod2_spi" display_name="PMOD2 SPI Interface">
			  <interfaces>
				<interface name="pmod2_spi"/>
			  </interfaces>
			</component_mode>	
		  </component_modes>
		  <parameters>
		    <parameter name="connects_with" value="som240_1_connector"/>
          </parameters>
		</component>
	
		<component name="hpa_clk0p_clk" display_name="HPA_CLK0P_CLK" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="Si5332BD14044-GM1" vendor="Si Time" spec_url="www.sitime.com">
		<description>3.3V LVCMOS Si5332 programmable oscillator used as clock on the board</description>
		</component>
	
		<component name="gem2_led" display_name="GEM2_LED" type="chip" sub_type="led" major_group="General Purpose Input or Output">
		<description>LEDs 2 to 0 </description>
		</component>
		
		<component name="hpb_clk0p_clk" display_name="HPB_CLK0P_CLK" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="Si5332BD14044-GM1" vendor="Si Time" spec_url="www.sitime.com">
		<description>3.3V LVCMOS Si5332 programmable oscillator used as clock on the board</description>
		</component>
	
		<component name="gem3_led" display_name="GEM3_LED" type="chip" sub_type="led" major_group="General Purpose Input or Output">
		<description>LEDs 2 to 0 </description>
		</component>

		<component name="sfp_led" display_name="SFP_LED" type="chip" sub_type="led" major_group="General Purpose Input or Output">
		<description>LEDs 1 to 0 </description>
		</component>
		
		<component name="User_led" display_name="USER_LED" type="chip" sub_type="led" major_group="General Purpose Input or Output">
		<description>LEDs 1 to 0 </description>
		</component>
	
<!-- 		<component name="PMOD1" display_name="Connector PMOD1" type="chip" sub_type="chip" major_group="Pmod">
		<description>Pmod Connector PMOD1</description>
		</component>

		<component name="PMOD2" display_name="Connector PMOD2" type="chip" sub_type="chip" major_group="Pmod">
		<description>Pmod Connector PMOD2</description>
		</component> -->
	
<!-- 		<component name="PMOD3" display_name="Connector PMOD3" type="chip" sub_type="chip" major_group="Pmod">
		<description>Pmod Connector PMOD3</description>
		</component>

		<component name="PMOD4" display_name="Connector PMOD4" type="chip" sub_type="chip" major_group="Pmod">
		<description>Pmod Connector PMOD4</description>
		</component> -->
		
		<component name="pmod3" display_name="Connector PMOD3" type="chip" sub_type="chip" major_group="Pmod">
		<description>PMOD Connector PMOD3</description>
		<component_modes>
			<component_mode name="pmod3_gpio" display_name="PMOD3 GPIO Interface">
			  <interfaces>
				<interface name="pmod3_gpio"/>
			  </interfaces>
			</component_mode>
			<component_mode name="pmod3_iic" display_name="PMOD3 IIC Interface">
			  <interfaces>
				<interface name="pmod3_iic"/>
			  </interfaces>
			</component_mode>	
			<component_mode name="pmod3_spi" display_name="PMOD3 SPI Interface">
			  <interfaces>
				<interface name="pmod3_spi"/>
			  </interfaces>
			</component_mode>	
		  </component_modes>
		  <parameters>
		    <parameter name="connects_with" value="som240_2_connector"/>
          </parameters>
		</component>	

		<component name="pmod4" display_name="Connector PMOD4" type="chip" sub_type="chip" major_group="Pmod">
		<description>PMOD Connector PMOD4</description>
		<component_modes>
			<component_mode name="pmod4_gpio" display_name="PMOD4 GPIO Interface">
			  <interfaces>
				<interface name="pmod4_gpio"/>
			  </interfaces>
			</component_mode>
			<component_mode name="pmod4_iic" display_name="PMOD4 IIC Interface">
			  <interfaces>
				<interface name="pmod4_iic"/>
			  </interfaces>
			</component_mode>	
			<component_mode name="pmod4_spi" display_name="PMOD4 SPI Interface">
			  <interfaces>
				<interface name="pmod4_spi"/>
			  </interfaces>
			</component_mode>	
		  </component_modes>
		  <parameters>
		    <parameter name="connects_with" value="som240_2_connector"/>
          </parameters>
		</component>
		
		<component name="sfp_iic" display_name="sfp_iic" type="chip" sub_type="mux" major_group="Miscellaneous">
			<description>I2C channel for MSP430 and Switch  </description>
		</component>
	
	    <component name="iic0_main" display_name="Euresys_IIC" type="chip" sub_type="mux" major_group="Miscellaneous">
		<description>I2C channel for MSP430 and Switch  </description>
		</component>	

	
	
	
	</components>
	
	
	
	<connections>
	
		<connection name="som240_1_connector_pl_gem2_rgmii" component1="som240_1_connector" component2="pl_gem2">
		  <connection_map name="som240_1_d7_connector_gem2_rgmii_0" typical_delay="5" c1_st_index="187" c1_end_index="187" c2_st_index="0" c2_end_index="0"/>
		  <connection_map name="som240_1_d8_connector_gem2_rgmii_1" typical_delay="5" c1_st_index="188" c1_end_index="188" c2_st_index="1" c2_end_index="1"/>
		  <connection_map name="som240_1_d1_connector_gem2_rgmii_2" typical_delay="5" c1_st_index="181" c1_end_index="181" c2_st_index="2" c2_end_index="2"/>
		  <connection_map name="som240_1_d2_connector_gem2_rgmii_3" typical_delay="5" c1_st_index="182" c1_end_index="182" c2_st_index="3" c2_end_index="3"/>
																					  
		  <connection_map name="som240_1_c4_connector_gem2_rgmii_4" typical_delay="5" c1_st_index="124" c1_end_index="124" c2_st_index="4" c2_end_index="4"/>
		  <connection_map name="som240_1_a3_connector_gem2_rgmii_5" typical_delay="5" c1_st_index="3" c1_end_index="3" c2_st_index="5" c2_end_index="5"/>			  
																					  
		  <connection_map name="som240_1_a4_connector_gem2_rgmii_6" typical_delay="5" c1_st_index="4" c1_end_index="4" c2_st_index="6" c2_end_index="6"/>
		  <connection_map name="som240_1_b7_connector_gem2_rgmii_7" typical_delay="5" c1_st_index="67" c1_end_index="67" c2_st_index="7" c2_end_index="7"/>
		  <connection_map name="som240_1_b8_connector_gem2_rgmii_8" typical_delay="5" c1_st_index="68" c1_end_index="68" c2_st_index="8" c2_end_index="8"/>
		  <connection_map name="som240_1_c9_connector_gem2_rgmii_9" typical_delay="5" c1_st_index="129" c1_end_index="129" c2_st_index="9" c2_end_index="9"/>	
		  
		  <connection_map name="som240_1_c10_connector_gem2_rgmii_10" typical_delay="5" c1_st_index="130" c1_end_index="130" c2_st_index="10" c2_end_index="10"/>
		  <connection_map name="som240_1_d10_connector_gem2_rgmii_11" typical_delay="5" c1_st_index="190" c1_end_index="190" c2_st_index="11" c2_end_index="11"/>	

		  <connection_map name="som240_1_connector_pl_gem2_rgmii_mdio" typical_delay="5" c1_st_index="127" c1_end_index="127" c2_st_index="12" c2_end_index="12"/>
		  <connection_map name="som240_1_connector_pl_gem2_rgmii_mdc"  typical_delay="5" c1_st_index="126" c1_end_index="126" c2_st_index="13" c2_end_index="13"/>
		  
		  <connection_map name="som240_1_connector_pl_gem2_reset" typical_delay="5" c1_st_index="62" c1_end_index="62" c2_st_index="14" c2_end_index="14"/>
		</connection>
		
		<connection name="som240_1_pl_gem2_rgmii_clk" component1="som240_1_connector" component2="hpa_clk0p_clk">
			<connection_map name="som240_1_a6_gem2_rgmii_clk1" typical_delay="5" c1_st_index="6" c1_end_index="6" c2_st_index="0" c2_end_index="0"/>
		</connection>

		<connection name="som240_1_gem2_led" component1="som240_1_connector" component2="gem2_led">
		  <connection_map name="part0_gem2_led_3bits_0" typical_delay="5" c1_st_index="64" c1_end_index="64" c2_st_index="0" c2_end_index="0"/>
		  <connection_map name="part0_gem2_led_3bits_1" typical_delay="5" c1_st_index="65" c1_end_index="65" c2_st_index="1" c2_end_index="1"/>
		  <connection_map name="part0_gem2_led_3bits_2" typical_delay="5" c1_st_index="61" c1_end_index="61" c2_st_index="2" c2_end_index="2"/>
		</connection>
		
		<connection name="som240_2_connector_pl_gem3_rgmii" component1="som240_2_connector" component2="pl_gem3">
		  <connection_map name="som240_2_d12_connector_gem3_rgmii_0" typical_delay="5" c1_st_index="192" c1_end_index="192" c2_st_index="0" c2_end_index="0"/>
		  <connection_map name="som240_2_d13_connector_gem3_rgmii_1" typical_delay="5" c1_st_index="193" c1_end_index="193" c2_st_index="1" c2_end_index="1"/>
		  <connection_map name="som240_2_c17_connector_gem3_rgmii_2" typical_delay="5" c1_st_index="137" c1_end_index="137" c2_st_index="2" c2_end_index="2"/>
		  <connection_map name="som240_2_c18_connector_gem3_rgmii_3" typical_delay="5" c1_st_index="138" c1_end_index="138" c2_st_index="3" c2_end_index="3"/>
		                                                             
		  <connection_map name="som240_2_d16_connector_gem3_rgmii_4" typical_delay="5" c1_st_index="196" c1_end_index="196" c2_st_index="4" c2_end_index="4"/>
		  <connection_map name="som240_2_a20_connector_gem3_rgmii_5" typical_delay="5" c1_st_index="20" c1_end_index="20" c2_st_index="5" c2_end_index="5"/>			  
		  
		  <connection_map name="som240_2_a21_connector_gem3_rgmii_6" typical_delay="5" c1_st_index="21" c1_end_index="21" c2_st_index="6" c2_end_index="6"/>
		  <connection_map name="som240_2_b15_connector_gem3_rgmii_7" typical_delay="5" c1_st_index="75" c1_end_index="75" c2_st_index="7" c2_end_index="7"/>
		  <connection_map name="som240_2_b16_connector_gem3_rgmii_8" typical_delay="5" c1_st_index="76" c1_end_index="76" c2_st_index="8" c2_end_index="8"/>
		  <connection_map name="som240_2_a14_connector_gem3_rgmii_9" typical_delay="5" c1_st_index="14" c1_end_index="14" c2_st_index="9" c2_end_index="9"/>	
		  
		  <connection_map name="som240_2_a15_connector_gem3_rgmii_10" typical_delay="5" c1_st_index="15" c1_end_index="15" c2_st_index="10" c2_end_index="10"/>
		  <connection_map name="som240_2_c11_connector_gem3_rgmii_11" typical_delay="5" c1_st_index="131" c1_end_index="131" c2_st_index="11" c2_end_index="11"/>	

		  <connection_map name="som240_2_b25_connector_pl_gem3_rgmii_mdio" typical_delay="5" c1_st_index="85" c1_end_index="85" c2_st_index="12" c2_end_index="12"/>
		  <connection_map name="som240_2_b24_connector_pl_gem3_rgmii_mdc"  typical_delay="5" c1_st_index="84" c1_end_index="84" c2_st_index="13" c2_end_index="13"/>
		  
		  <connection_map name="som240_2_connector_pl_gem3_reset" typical_delay="5" c1_st_index="79" c1_end_index="79" c2_st_index="14" c2_end_index="14"/>
		</connection>

		<connection name="som240_2_pl_gem3_rgmii_clk" component1="som240_2_connector" component2="hpb_clk0p_clk">
			<connection_map name="som240_2_d18_gem3_rgmii_clk1" typical_delay="5" c1_st_index="198" c1_end_index="198" c2_st_index="0" c2_end_index="0"/>
		</connection>

		<connection name="som240_2_gem3_led" component1="som240_2_connector" component2="gem3_led">
		  <connection_map name="som240_2_d21_gem3_led_0" typical_delay="5" c1_st_index="201" c1_end_index="201" c2_st_index="0" c2_end_index="0"/>
		  <connection_map name="som240_2_d22_gem3_led_1" typical_delay="5" c1_st_index="202" c1_end_index="202" c2_st_index="1" c2_end_index="1"/>
		  <connection_map name="som240_2_b18_gem3_led_2" typical_delay="5" c1_st_index="78" c1_end_index="78" c2_st_index="2" c2_end_index="2"/>
		</connection>

		<connection name="som240_1_sfp_led"  component1="som240_1_connector" component2="sfp_led">
		  <connection_map name="part0_sfp_led_2bits_0" typical_delay="5" c1_st_index="12" c1_end_index="12" c2_st_index="0" c2_end_index="0"/>
		  <connection_map name="part0_sfp_led_2bits_1" typical_delay="5" c1_st_index="13" c1_end_index="13" c2_st_index="1" c2_end_index="1"/>
		</connection>
		
		<connection name="som240_1_User_led" component1="som240_1_connector" component2="User_led">
		  <connection_map name="part0_User_led_2bits_0" typical_delay="5" c1_st_index="193" c1_end_index="193" c2_st_index="0" c2_end_index="0"/>
		  <connection_map name="part0_User_led_2bits_1" typical_delay="5" c1_st_index="194" c1_end_index="194" c2_st_index="1" c2_end_index="1"/>
		</connection>

		<connection name="som240_1_connector_pmod1" component1="som240_1_connector" component2="pmod1">
		  <connection_map name="som240_1_connector_pmod1_1" typical_delay="5" c1_st_index="17" c1_end_index="17" c2_st_index="0" c2_end_index="0"/>
		  <connection_map name="som240_1_connector_pmod1_2" typical_delay="5" c1_st_index="200" c1_end_index="200" c2_st_index="1" c2_end_index="1"/>
		  <connection_map name="som240_1_connector_pmod1_3" typical_delay="5" c1_st_index="201" c1_end_index="201" c2_st_index="2" c2_end_index="2"/>
		  <connection_map name="som240_1_connector_pmod1_4" typical_delay="5" c1_st_index="202" c1_end_index="202" c2_st_index="3" c2_end_index="3"/>
		  <connection_map name="som240_1_connector_pmod1_5" typical_delay="5" c1_st_index="80" c1_end_index="80" c2_st_index="4" c2_end_index="4"/>
		  <connection_map name="som240_1_connector_pmod1_6" typical_delay="5" c1_st_index="81" c1_end_index="81" c2_st_index="5" c2_end_index="5"/>
		  <connection_map name="som240_1_connector_pmod1_7" typical_delay="5" c1_st_index="82" c1_end_index="82" c2_st_index="6" c2_end_index="6"/>
		  <connection_map name="som240_1_connector_pmod1_8" typical_delay="5" c1_st_index="142" c1_end_index="142" c2_st_index="7" c2_end_index="7"/>
		</connection>
		
		<connection name="som240_1_connector_pmod2" component1="som240_1_connector" component2="pmod2">
		  <connection_map name="som240_1_connector_pmod2_1" typical_delay="5" c1_st_index="198" c1_end_index="198" c2_st_index="0" c2_end_index="0"/>
		  <connection_map name="som240_1_connector_pmod2_2" typical_delay="5" c1_st_index="76" c1_end_index="76" c2_st_index="1" c2_end_index="1"/>
		  <connection_map name="som240_1_connector_pmod2_3" typical_delay="5" c1_st_index="77" c1_end_index="77" c2_st_index="2" c2_end_index="2"/>
		  <connection_map name="som240_1_connector_pmod2_4" typical_delay="5" c1_st_index="78" c1_end_index="78" c2_st_index="3" c2_end_index="3"/>
		  <connection_map name="som240_1_connector_pmod2_5" typical_delay="5" c1_st_index="138" c1_end_index="138" c2_st_index="4" c2_end_index="4"/>
		  <connection_map name="som240_1_connector_pmod2_6" typical_delay="5" c1_st_index="139" c1_end_index="139" c2_st_index="5" c2_end_index="5"/>
		  <connection_map name="som240_1_connector_pmod2_7" typical_delay="5" c1_st_index="140" c1_end_index="140" c2_st_index="6" c2_end_index="6"/>
		  <connection_map name="som240_1_connector_pmod2_8" typical_delay="5" c1_st_index="15" c1_end_index="15" c2_st_index="7" c2_end_index="7"/>
		</connection>

		<connection name="som240_2_connector_pmod3" component1="som240_2_connector" component2="pmod3">
		  <connection_map name="som240_2_connector_pmod3_1" typical_delay="5" c1_st_index="224" c1_end_index="224" c2_st_index="0" c2_end_index="0"/>
		  <connection_map name="som240_2_connector_pmod3_2" typical_delay="5" c1_st_index="225" c1_end_index="225" c2_st_index="1" c2_end_index="1"/>
		  <connection_map name="som240_2_connector_pmod3_3" typical_delay="5" c1_st_index="226" c1_end_index="226" c2_st_index="2" c2_end_index="2"/>
		  <connection_map name="som240_2_connector_pmod3_4" typical_delay="5" c1_st_index="228" c1_end_index="228" c2_st_index="3" c2_end_index="3"/>
		  <connection_map name="som240_2_connector_pmod3_5" typical_delay="5" c1_st_index="229" c1_end_index="229" c2_st_index="4" c2_end_index="4"/>
		  <connection_map name="som240_2_connector_pmod3_6" typical_delay="5" c1_st_index="230" c1_end_index="230" c2_st_index="5" c2_end_index="5"/>
		  <connection_map name="som240_2_connector_pmod3_7" typical_delay="5" c1_st_index="166" c1_end_index="166" c2_st_index="6" c2_end_index="6"/>
		  <connection_map name="som240_2_connector_pmod3_8" typical_delay="5" c1_st_index="167" c1_end_index="167" c2_st_index="7" c2_end_index="7"/>
		</connection>
		
		<connection name="som240_2_connector_pmod4" component1="som240_2_connector" component2="pmod4">
		  <connection_map name="som240_2_connector_pmod4_1" typical_delay="5" c1_st_index="168" c1_end_index="168" c2_st_index="0" c2_end_index="0"/>
		  <connection_map name="som240_2_connector_pmod4_2" typical_delay="5" c1_st_index="170" c1_end_index="170" c2_st_index="1" c2_end_index="1"/>
		  <connection_map name="som240_2_connector_pmod4_3" typical_delay="5" c1_st_index="171" c1_end_index="171" c2_st_index="2" c2_end_index="2"/>
		  <connection_map name="som240_2_connector_pmod4_4" typical_delay="5" c1_st_index="172" c1_end_index="172" c2_st_index="3" c2_end_index="3"/>
		  <connection_map name="som240_2_connector_pmod4_5" typical_delay="5" c1_st_index="104" c1_end_index="104" c2_st_index="4" c2_end_index="4"/>
		  <connection_map name="som240_2_connector_pmod4_6" typical_delay="5" c1_st_index="105" c1_end_index="105" c2_st_index="5" c2_end_index="5"/>
		  <connection_map name="som240_2_connector_pmod4_7" typical_delay="5" c1_st_index="106" c1_end_index="106" c2_st_index="6" c2_end_index="6"/>
		  <connection_map name="som240_2_connector_pmod4_8" typical_delay="5" c1_st_index="108" c1_end_index="108" c2_st_index="7" c2_end_index="7"/>
		</connection>

		<connection name="som240_2_connector_sfp_iic" component1="som240_2_connector" component2="sfp_iic">
		  <connection_map name="som240_2_b49_connector_sfp_iic_1" typical_delay="5" c1_st_index="110" c1_end_index="110" c2_st_index="0" c2_end_index="0"/>
		  <connection_map name="som240_2_b50_connector_sfp_iic_2" typical_delay="5" c1_st_index="109" c1_end_index="109" c2_st_index="1" c2_end_index="1"/>
		</connection>

		<connection name="som240_1_connector_iic_main" component1="som240_1_connector" component2="iic0_main">
		  <connection_map name="som240_1_connector_iic_main_1" typical_delay="5" c1_st_index="197" c1_end_index="197" c2_st_index="0" c2_end_index="0"/>
		  <connection_map name="som240_1_connector_iic_main_1" typical_delay="5" c1_st_index="196" c1_end_index="196" c2_st_index="1" c2_end_index="1"/>
		</connection>


		
	</connections>                                        
	
	
</board>
