

================================================================
== Vivado HLS Report for 'shift_reg_load'
================================================================
* Date:           Thu Apr  8 07:05:22 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Shift_Register
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.248 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     96|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    108|    -|
|Register         |        -|      -|     185|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     185|    204|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |select_ln15_10_fu_318_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln15_11_fu_332_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln15_1_fu_156_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln15_2_fu_174_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln15_3_fu_192_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln15_4_fu_210_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln15_5_fu_228_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln15_6_fu_246_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln15_7_fu_264_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln15_8_fu_282_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln15_9_fu_300_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln15_fu_144_p3     |  select  |      0|  0|   8|           1|           8|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|  96|          12|          96|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_return_0   |   9|          2|    8|         16|
    |ap_return_1   |   9|          2|    8|         16|
    |ap_return_10  |   9|          2|    8|         16|
    |ap_return_11  |   9|          2|    8|         16|
    |ap_return_2   |   9|          2|    8|         16|
    |ap_return_3   |   9|          2|    8|         16|
    |ap_return_4   |   9|          2|    8|         16|
    |ap_return_5   |   9|          2|    8|         16|
    |ap_return_6   |   9|          2|    8|         16|
    |ap_return_7   |   9|          2|    8|         16|
    |ap_return_8   |   9|          2|    8|         16|
    |ap_return_9   |   9|          2|    8|         16|
    +--------------+----+-----------+-----+-----------+
    |Total         | 108|         24|   96|        192|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |ap_CS_fsm          |  1|   0|    1|          0|
    |ap_return_0_preg   |  8|   0|    8|          0|
    |ap_return_10_preg  |  8|   0|    8|          0|
    |ap_return_11_preg  |  8|   0|    8|          0|
    |ap_return_1_preg   |  8|   0|    8|          0|
    |ap_return_2_preg   |  8|   0|    8|          0|
    |ap_return_3_preg   |  8|   0|    8|          0|
    |ap_return_4_preg   |  8|   0|    8|          0|
    |ap_return_5_preg   |  8|   0|    8|          0|
    |ap_return_6_preg   |  8|   0|    8|          0|
    |ap_return_7_preg   |  8|   0|    8|          0|
    |ap_return_8_preg   |  8|   0|    8|          0|
    |ap_return_9_preg   |  8|   0|    8|          0|
    |regs_7_0           |  8|   0|    8|          0|
    |regs_7_1           |  8|   0|    8|          0|
    |regs_7_10          |  8|   0|    8|          0|
    |regs_7_2           |  8|   0|    8|          0|
    |regs_7_3           |  8|   0|    8|          0|
    |regs_7_4           |  8|   0|    8|          0|
    |regs_7_5           |  8|   0|    8|          0|
    |regs_7_6           |  8|   0|    8|          0|
    |regs_7_7           |  8|   0|    8|          0|
    |regs_7_8           |  8|   0|    8|          0|
    |regs_7_9           |  8|   0|    8|          0|
    +-------------------+---+----+-----+-----------+
    |Total              |185|   0|  185|          0|
    +-------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------+-----+-----+------------+-------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   shift_reg_load  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   shift_reg_load  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   shift_reg_load  | return value |
|ap_done            | out |    1| ap_ctrl_hs |   shift_reg_load  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   shift_reg_load  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   shift_reg_load  | return value |
|ap_return_0        | out |    8| ap_ctrl_hs |   shift_reg_load  | return value |
|ap_return_1        | out |    8| ap_ctrl_hs |   shift_reg_load  | return value |
|ap_return_2        | out |    8| ap_ctrl_hs |   shift_reg_load  | return value |
|ap_return_3        | out |    8| ap_ctrl_hs |   shift_reg_load  | return value |
|ap_return_4        | out |    8| ap_ctrl_hs |   shift_reg_load  | return value |
|ap_return_5        | out |    8| ap_ctrl_hs |   shift_reg_load  | return value |
|ap_return_6        | out |    8| ap_ctrl_hs |   shift_reg_load  | return value |
|ap_return_7        | out |    8| ap_ctrl_hs |   shift_reg_load  | return value |
|ap_return_8        | out |    8| ap_ctrl_hs |   shift_reg_load  | return value |
|ap_return_9        | out |    8| ap_ctrl_hs |   shift_reg_load  | return value |
|ap_return_10       | out |    8| ap_ctrl_hs |   shift_reg_load  | return value |
|ap_return_11       | out |    8| ap_ctrl_hs |   shift_reg_load  | return value |
|din                |  in |    8|   ap_none  |        din        |    scalar    |
|load_data_0_read   |  in |    8|   ap_none  |  load_data_0_read |    scalar    |
|load_data_1_read   |  in |    8|   ap_none  |  load_data_1_read |    scalar    |
|load_data_2_read   |  in |    8|   ap_none  |  load_data_2_read |    scalar    |
|load_data_3_read   |  in |    8|   ap_none  |  load_data_3_read |    scalar    |
|load_data_4_read   |  in |    8|   ap_none  |  load_data_4_read |    scalar    |
|load_data_5_read   |  in |    8|   ap_none  |  load_data_5_read |    scalar    |
|load_data_6_read   |  in |    8|   ap_none  |  load_data_6_read |    scalar    |
|load_data_7_read   |  in |    8|   ap_none  |  load_data_7_read |    scalar    |
|load_data_8_read   |  in |    8|   ap_none  |  load_data_8_read |    scalar    |
|load_data_9_read   |  in |    8|   ap_none  |  load_data_9_read |    scalar    |
|load_data_10_read  |  in |    8|   ap_none  | load_data_10_read |    scalar    |
|load_data_11_read  |  in |    8|   ap_none  | load_data_11_read |    scalar    |
|load               |  in |    1|   ap_none  |        load       |    scalar    |
+-------------------+-----+-----+------------+-------------------+--------------+

