Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /homes/user/stud/spring24/sr3765/pitch-perfect/implementation/hw/soc_system.qsys --block-symbol-file --output-directory=/homes/user/stud/spring24/sr3765/pitch-perfect/implementation/hw/soc_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading hw/soc_system.qsys
Progress: Reading input file
Progress: Adding audio_0 [altera_up_avalon_audio 18.0]
Progress: Parameterizing module audio_0
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module audio_and_video_config_0
Progress: Adding audio_piper_0 [audio_piper 1.0]
Progress: Parameterizing module audio_piper_0
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module audio_pll_0
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding first_hannifier_0 [first_hannifier 1.0]
Progress: Parameterizing module first_hannifier_0
Progress: Adding hps_0 [altera_hps 21.1]
Progress: Parameterizing module hps_0
Progress: Adding pre_fft_buf [window_mem 1.0]
Progress: Parameterizing module pre_fft_buf
Progress: Adding sampler_0 [sampler 1.0]
Progress: Parameterizing module sampler_0
Progress: Adding software_interface_0 [software_interface 1.0]
Progress: Parameterizing module software_interface_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.first_hannifier_0: first_hannifier_0.first_hannifier_to_ffter must be exported, or connected to a matching conduit.
Warning: soc_system.first_hannifier_0: first_hannifier_0.hann_rom_reader must be exported, or connected to a matching conduit.
Warning: soc_system.first_hannifier_0: first_hannifier_0.ring_buf_reader must be exported, or connected to a matching conduit.
Warning: soc_system.first_hannifier_0: first_hannifier_0.pre_fft_buf_writer must be exported, or connected to a matching conduit.
Warning: soc_system.pre_fft_buf: pre_fft_buf.memwriter must be exported, or connected to a matching conduit.
Warning: soc_system.pre_fft_buf: pre_fft_buf.memreader must be exported, or connected to a matching conduit.
Warning: soc_system.sampler_0: sampler_0.sampler_to_ring_buf must be exported, or connected to a matching conduit.
Warning: soc_system.sampler_0: sampler_0.right_in must be exported, or connected to a matching conduit.
Warning: soc_system.sampler_0: sampler_0.left_in must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /homes/user/stud/spring24/sr3765/pitch-perfect/implementation/hw/soc_system.qsys --synthesis=VERILOG --output-directory=/homes/user/stud/spring24/sr3765/pitch-perfect/implementation/hw/soc_system/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading hw/soc_system.qsys
Progress: Reading input file
Progress: Adding audio_0 [altera_up_avalon_audio 18.0]
Progress: Parameterizing module audio_0
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module audio_and_video_config_0
Progress: Adding audio_piper_0 [audio_piper 1.0]
Progress: Parameterizing module audio_piper_0
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module audio_pll_0
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding first_hannifier_0 [first_hannifier 1.0]
Progress: Parameterizing module first_hannifier_0
Progress: Adding hps_0 [altera_hps 21.1]
Progress: Parameterizing module hps_0
Progress: Adding pre_fft_buf [window_mem 1.0]
Progress: Parameterizing module pre_fft_buf
Progress: Adding sampler_0 [sampler 1.0]
Progress: Parameterizing module sampler_0
Progress: Adding software_interface_0 [software_interface 1.0]
Progress: Parameterizing module software_interface_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.first_hannifier_0: first_hannifier_0.first_hannifier_to_ffter must be exported, or connected to a matching conduit.
Warning: soc_system.first_hannifier_0: first_hannifier_0.hann_rom_reader must be exported, or connected to a matching conduit.
Warning: soc_system.first_hannifier_0: first_hannifier_0.ring_buf_reader must be exported, or connected to a matching conduit.
Warning: soc_system.first_hannifier_0: first_hannifier_0.pre_fft_buf_writer must be exported, or connected to a matching conduit.
Warning: soc_system.pre_fft_buf: pre_fft_buf.memwriter must be exported, or connected to a matching conduit.
Warning: soc_system.pre_fft_buf: pre_fft_buf.memreader must be exported, or connected to a matching conduit.
Warning: soc_system.sampler_0: sampler_0.sampler_to_ring_buf must be exported, or connected to a matching conduit.
Warning: soc_system.sampler_0: sampler_0.right_in must be exported, or connected to a matching conduit.
Warning: soc_system.sampler_0: sampler_0.left_in must be exported, or connected to a matching conduit.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: first_hannifier_0: "soc_system" instantiated first_hannifier "first_hannifier_0"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: pre_fft_buf: "soc_system" instantiated window_mem "pre_fft_buf"
Info: sampler_0: "soc_system" instantiated sampler "sampler_0"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: soc_system: Done "soc_system" with 9 modules, 55 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
