INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/project_subdirectory/Lab1/task3/Lab1_task_3/Lab1_task_3.srcs/sources_1/new/Full_Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module xorgate
INFO: [VRFC 10-311] analyzing module orgate
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/project_subdirectory/Lab1/task3/Lab1_task_3/Lab1_task_3.srcs/sim_1/new/tb_Full_Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Full_Adder
