#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu May 20 15:15:07 2021
# Process ID: 30990
# Current directory: /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.runs/impl_1
# Command line: vivado -log static_region_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source static_region_wrapper.tcl -notrace
# Log file: /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.runs/impl_1/static_region_wrapper.vdi
# Journal file: /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source static_region_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/ocl_ips'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rewingchow/ECE1373_Final_Project-fixed_point'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rewingchow/COSIM'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rewingchow/mp2_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rewingchow/mp3_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rewingchow/Optimized_MP1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/mnt/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'static_region_axi_smc_0' generated file not found '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'static_region_m00_regslice_0' generated file not found '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_m00_regslice_0/stats.txt'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1250.766 ; gain = 149.711 ; free physical = 52955 ; free virtual = 123149
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/static_region_axi_smc_0.dcp' for cell 'static_region_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axis_broadcaster_0_0/static_region_axis_broadcaster_0_0.dcp' for cell 'static_region_i/axis_broadcaster_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_batch_norm1_0_0/static_region_batch_norm1_0_0.dcp' for cell 'static_region_i/batch_norm1_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_batch_norm2_0_0/static_region_batch_norm2_0_0.dcp' for cell 'static_region_i/batch_norm2_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_batch_norm3_0_0/static_region_batch_norm3_0_0.dcp' for cell 'static_region_i/batch_norm3_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_conv_layer1_0_0/static_region_conv_layer1_0_0.dcp' for cell 'static_region_i/conv_layer1_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_conv_layer2_0_0/static_region_conv_layer2_0_0.dcp' for cell 'static_region_i/conv_layer2_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_conv_layer3_0_0/static_region_conv_layer3_0_0.dcp' for cell 'static_region_i/conv_layer3_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/static_region_ddr4_0_0.dcp' for cell 'static_region_i/ddr4_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_decouple_resetn_0/static_region_decouple_resetn_0.dcp' for cell 'static_region_i/decouple_resetn'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_dense_layer_five_0_0/static_region_dense_layer_five_0_0.dcp' for cell 'static_region_i/dense_layer_five_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_dense_layer_four_0_0/static_region_dense_layer_four_0_0.dcp' for cell 'static_region_i/dense_layer_four_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_dense_layer_one_0_0/static_region_dense_layer_one_0_0.dcp' for cell 'static_region_i/dense_layer_one_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_dense_layer_three_0_0/static_region_dense_layer_three_0_0.dcp' for cell 'static_region_i/dense_layer_three_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_dense_layer_two_0_0/static_region_dense_layer_two_0_0.dcp' for cell 'static_region_i/dense_layer_two_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_input_layer_0_0/static_region_input_layer_0_0.dcp' for cell 'static_region_i/input_layer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_max_pool_1_0_0/static_region_max_pool_1_0_0.dcp' for cell 'static_region_i/max_pool_1_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_max_pool_2_0_1/static_region_max_pool_2_0_1.dcp' for cell 'static_region_i/max_pool_2_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_max_pool_3_0_1/static_region_max_pool_3_0_1.dcp' for cell 'static_region_i/max_pool_3_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_max_pool_dense_layer_five_0_0/static_region_max_pool_dense_layer_five_0_0.dcp' for cell 'static_region_i/max_pool_dense_layer_five_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_max_pool_dense_layer_four_0_0/static_region_max_pool_dense_layer_four_0_0.dcp' for cell 'static_region_i/max_pool_dense_layer_four_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_max_pool_dense_layer_one_0_0/static_region_max_pool_dense_layer_one_0_0.dcp' for cell 'static_region_i/max_pool_dense_layer_one_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_max_pool_dense_layer_three_0_0/static_region_max_pool_dense_layer_three_0_0.dcp' for cell 'static_region_i/max_pool_dense_layer_three_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_max_pool_dense_layer_two_0_0/static_region_max_pool_dense_layer_two_0_0.dcp' for cell 'static_region_i/max_pool_dense_layer_two_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_output_layer_0_0/static_region_output_layer_0_0.dcp' for cell 'static_region_i/output_layer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_output_layer_1_0/static_region_output_layer_1_0.dcp' for cell 'static_region_i/output_layer_1'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_output_layer_2_0/static_region_output_layer_2_0.dcp' for cell 'static_region_i/output_layer_2'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_output_layer_3_0/static_region_output_layer_3_0.dcp' for cell 'static_region_i/output_layer_3'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_output_layer_4_0/static_region_output_layer_4_0.dcp' for cell 'static_region_i/output_layer_4'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_output_memory_0_0/static_region_output_memory_0_0.dcp' for cell 'static_region_i/output_memory_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_pr_decoupler_0_0/static_region_pr_decoupler_0_0.dcp' for cell 'static_region_i/pr_decoupler_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_proc_sys_reset_0_1/static_region_proc_sys_reset_0_1.dcp' for cell 'static_region_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_rst_ddr4_0_300M_0/static_region_rst_ddr4_0_300M_0.dcp' for cell 'static_region_i/rst_ddr4_0_300M'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_util_ds_buf_0/static_region_util_ds_buf_0.dcp' for cell 'static_region_i/util_ds_buf'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_util_vector_logic_1_0/static_region_util_vector_logic_1_0.dcp' for cell 'static_region_i/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_0_0/static_region_vio_0_0.dcp' for cell 'static_region_i/vio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/static_region_xdma_0_0.dcp' for cell 'static_region_i/xdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xbar_0/static_region_xbar_0.dcp' for cell 'static_region_i/xdma_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_m00_regslice_0/static_region_m00_regslice_0.dcp' for cell 'static_region_i/xdma_0_axi_periph/m00_couplers/m00_regslice'
INFO: [Netlist 29-17] Analyzing 3445 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xcvu095-ffvc1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_1/bd_be70_psr0_0_board.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_1/bd_be70_psr0_0_board.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_1/bd_be70_psr0_0.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_1/bd_be70_psr0_0.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_2/bd_be70_psr_aclk_0_board.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_2/bd_be70_psr_aclk_0_board.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_2/bd_be70_psr_aclk_0.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_2/bd_be70_psr_aclk_0.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_3/bd_be70_psr_aclk1_0_board.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_3/bd_be70_psr_aclk1_0_board.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_3/bd_be70_psr_aclk1_0.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_3/bd_be70_psr_aclk1_0.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_0/bd_cf8a_microblaze_I_0.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_0/bd_cf8a_microblaze_I_0.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_1/bd_cf8a_rst_0_0_board.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_1/bd_cf8a_rst_0_0_board.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_1/bd_cf8a_rst_0_0.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_1/bd_cf8a_rst_0_0.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_2/bd_cf8a_ilmb_0.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_2/bd_cf8a_ilmb_0.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_3/bd_cf8a_dlmb_0.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_3/bd_cf8a_dlmb_0.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_10/bd_cf8a_iomodule_0_0_board.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_10/bd_cf8a_iomodule_0_0_board.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/ip_0/static_region_ddr4_0_0_microblaze_mcs_board.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/ip_0/static_region_ddr4_0_0_microblaze_mcs_board.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/static_region_ddr4_0_0_board.xdc] for cell 'static_region_i/ddr4_0/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/static_region_ddr4_0_0_board.xdc] for cell 'static_region_i/ddr4_0/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/par/static_region_ddr4_0_0.xdc] for cell 'static_region_i/ddr4_0/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/par/static_region_ddr4_0_0.xdc] for cell 'static_region_i/ddr4_0/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_pr_decoupler_0_0/static_region_pr_decoupler_0_0.xdc] for cell 'static_region_i/pr_decoupler_0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_pr_decoupler_0_0/static_region_pr_decoupler_0_0.xdc] for cell 'static_region_i/pr_decoupler_0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_proc_sys_reset_0_1/static_region_proc_sys_reset_0_1_board.xdc] for cell 'static_region_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_proc_sys_reset_0_1/static_region_proc_sys_reset_0_1_board.xdc] for cell 'static_region_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_proc_sys_reset_0_1/static_region_proc_sys_reset_0_1.xdc] for cell 'static_region_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_proc_sys_reset_0_1/static_region_proc_sys_reset_0_1.xdc] for cell 'static_region_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_rst_ddr4_0_300M_0/static_region_rst_ddr4_0_300M_0_board.xdc] for cell 'static_region_i/rst_ddr4_0_300M/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_rst_ddr4_0_300M_0/static_region_rst_ddr4_0_300M_0_board.xdc] for cell 'static_region_i/rst_ddr4_0_300M/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_rst_ddr4_0_300M_0/static_region_rst_ddr4_0_300M_0.xdc] for cell 'static_region_i/rst_ddr4_0_300M/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_rst_ddr4_0_300M_0/static_region_rst_ddr4_0_300M_0.xdc] for cell 'static_region_i/rst_ddr4_0_300M/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_util_ds_buf_0/static_region_util_ds_buf_0_board.xdc] for cell 'static_region_i/util_ds_buf/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_util_ds_buf_0/static_region_util_ds_buf_0_board.xdc] for cell 'static_region_i/util_ds_buf/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_0_0/static_region_vio_0_0.xdc] for cell 'static_region_i/vio_0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_0_0/static_region_vio_0_0.xdc] for cell 'static_region_i/vio_0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/ip_0/ip_0/synth/static_region_xdma_0_0_pcie3_ip_gt.xdc] for cell 'static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/ip_0/ip_0/synth/static_region_xdma_0_0_pcie3_ip_gt.xdc] for cell 'static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/ip_0/source/static_region_xdma_0_0_pcie3_ip-PCIE_X0Y1.xdc] for cell 'static_region_i/xdma_0/inst/pcie3_ip_i/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/ip_0/source/static_region_xdma_0_0_pcie3_ip-PCIE_X0Y1.xdc] for cell 'static_region_i/xdma_0/inst/pcie3_ip_i/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/static_region_xdma_0_0_board.xdc] for cell 'static_region_i/xdma_0/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/static_region_xdma_0_0_board.xdc] for cell 'static_region_i/xdma_0/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/source/static_region_xdma_0_0_pcie3_us_ip.xdc] for cell 'static_region_i/xdma_0/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/source/static_region_xdma_0_0_pcie3_us_ip.xdc] for cell 'static_region_i/xdma_0/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/bitstream.xdc]
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/bitstream.xdc]
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc]
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[64]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[64]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[64]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[64]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[65]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[65]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[65]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[65]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[66]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[66]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[66]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[66]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[67]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[67]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[67]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[67]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[68]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[68]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[68]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[68]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[69]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[69]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[69]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[69]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[70]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[70]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[70]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[70]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[71]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[71]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[71]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[71]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[0]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:62]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[0]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:63]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[0]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:64]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
can't read "c0_dm_dbi_n_iostandard": no such variable
can't read "c0_dm_dbi_n_output_impedance": no such variable
can't read "c0_dm_dbi_n_slew": no such variable
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_c[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_c[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_c[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_c[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_t[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_t[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_t[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_t[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc]
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc]
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_par'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_par'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_par'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_par'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_ten'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_ten'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_ten'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_alert_n'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_alert_n'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_adr[17]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_adr[17]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_adr[17]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_adr[17]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc]
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_twin_die.xdc]
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_cke[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_twin_die.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_twin_die.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_cs_n[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_twin_die.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_twin_die.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_odt[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_twin_die.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_twin_die.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_twin_die.xdc]
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x64.xdc]
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x64.xdc]
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc]
WARNING: [Vivado 12-584] No ports matched 'c0_sys_clk_p'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_sys_clk_n'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_sys_clk_p'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_sys_clk_n'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_sys_clk_p'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_sys_clk_n'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_t[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_c[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[64]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[65]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[66]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[67]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[68]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[69]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[70]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[71]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[0]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[2]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[3]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[4]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[5]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[6]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[7]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc]
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc]
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_cke[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_cs_n[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_odt[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_cke[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_cs_n[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_odt[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_cke[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_cs_n[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_odt[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc]
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/pcie_constr.xdc]
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/pcie_constr.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/static_region_axi_smc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/static_region_xdma_0_0.dcp'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_31/bd_be70_sarn_2/bd_be70_sarn_2_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_31/bd_be70_sarn_2/bd_be70_sarn_2_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_32/bd_be70_srn_2/bd_be70_srn_2_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_r_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_32/bd_be70_srn_2/bd_be70_srn_2_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_r_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_33/bd_be70_sawn_2/bd_be70_sawn_2_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_33/bd_be70_sawn_2/bd_be70_sawn_2_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_34/bd_be70_swn_2/bd_be70_swn_2_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_34/bd_be70_swn_2/bd_be70_swn_2_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_35/bd_be70_sbn_2/bd_be70_sbn_2_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_35/bd_be70_sbn_2/bd_be70_sbn_2_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_22/bd_be70_sarn_1/bd_be70_sarn_1_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_22/bd_be70_sarn_1/bd_be70_sarn_1_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_23/bd_be70_srn_1/bd_be70_srn_1_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_r_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_23/bd_be70_srn_1/bd_be70_srn_1_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_r_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_24/bd_be70_sawn_1/bd_be70_sawn_1_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_24/bd_be70_sawn_1/bd_be70_sawn_1_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_25/bd_be70_swn_1/bd_be70_swn_1_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_25/bd_be70_swn_1/bd_be70_swn_1_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_26/bd_be70_sbn_1/bd_be70_sbn_1_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_b_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_26/bd_be70_sbn_1/bd_be70_sbn_1_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_b_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_13/bd_be70_sarn_0/bd_be70_sarn_0_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_13/bd_be70_sarn_0/bd_be70_sarn_0_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_14/bd_be70_srn_0/bd_be70_srn_0_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_14/bd_be70_srn_0/bd_be70_srn_0_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_15/bd_be70_sawn_0/bd_be70_sawn_0_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_15/bd_be70_sawn_0/bd_be70_sawn_0_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_16/bd_be70_swn_0/bd_be70_swn_0_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_16/bd_be70_swn_0/bd_be70_swn_0_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_17/bd_be70_sbn_0/bd_be70_sbn_0_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_17/bd_be70_sbn_0/bd_be70_sbn_0_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_lnk_up_cdc'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_lnk_up_cdc'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_cdc'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_cdc'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_region_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_region_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/bufg_mcap_clk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: static_region_i/xdma_0/inst/pcie3_ip_i/inst/sync_sys_clk
Generating merged BMM file for the design top 'static_region_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1827 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 6 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 66 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 63 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 71 instances
  RAM16X1S => RAM32X1S (RAMS32): 333 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 204 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 949 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 43 instances
  RAM64X1S => RAM64X1S (RAMS64E): 9 instances

link_design: Time (s): cpu = 00:01:52 ; elapsed = 00:01:15 . Memory (MB): peak = 3225.090 ; gain = 1974.324 ; free physical = 51521 ; free virtual = 121717
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-1223] The version limit for your license is '2020.02' and will expire in -446 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3297.109 ; gain = 64.031 ; free physical = 51492 ; free virtual = 121689
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG Cores
INFO: [Mig 66-111] Re-using generated and synthesized IP, "xilinx.com:ip:ddr4_phy:2.2", from Vivado IP cache entry "94de5b70039edd89".
Netlist sorting complete. Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3297.109 ; gain = 0.000 ; free physical = 51450 ; free virtual = 121650
Phase 1 Generate And Synthesize MIG Cores | Checksum: 10818d181

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 3297.109 ; gain = 0.000 ; free physical = 51451 ; free virtual = 121650

Phase 2 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "f46fb1481cae0984".
get_clocks: Time (s): cpu = 00:00:44 ; elapsed = 00:00:13 . Memory (MB): peak = 3319.094 ; gain = 21.984 ; free physical = 51159 ; free virtual = 121379
Netlist sorting complete. Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3319.094 ; gain = 0.000 ; free physical = 51158 ; free virtual = 121378
Phase 2 Generate And Synthesize Debug Cores | Checksum: 19d6d40de

Time (s): cpu = 00:01:34 ; elapsed = 00:01:04 . Memory (MB): peak = 3319.094 ; gain = 21.984 ; free physical = 51159 ; free virtual = 121379

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 98 inverter(s) to 8306 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1f2cf458b

Time (s): cpu = 00:01:55 ; elapsed = 00:01:16 . Memory (MB): peak = 3319.094 ; gain = 21.984 ; free physical = 51395 ; free virtual = 121614
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 4179 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 16 inverter(s) to 64 load pin(s).
Phase 4 Constant propagation | Checksum: 148666bd0

Time (s): cpu = 00:02:06 ; elapsed = 00:01:27 . Memory (MB): peak = 3319.094 ; gain = 21.984 ; free physical = 51379 ; free virtual = 121599
INFO: [Opt 31-389] Phase Constant propagation created 1633 cells and removed 6488 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1cd07402e

Time (s): cpu = 00:02:22 ; elapsed = 00:01:44 . Memory (MB): peak = 3319.094 ; gain = 21.984 ; free physical = 51393 ; free virtual = 121613
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 6253 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 151d5d87e

Time (s): cpu = 00:02:37 ; elapsed = 00:01:58 . Memory (MB): peak = 3319.094 ; gain = 21.984 ; free physical = 51389 ; free virtual = 121609
INFO: [Opt 31-389] Phase BUFG optimization created 1 cells and removed 2 cells

Phase 7 Shift Register Optimization
Phase 7 Shift Register Optimization | Checksum: 151d5d87e

Time (s): cpu = 00:02:37 ; elapsed = 00:01:59 . Memory (MB): peak = 3319.094 ; gain = 21.984 ; free physical = 51388 ; free virtual = 121608
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3319.094 ; gain = 0.000 ; free physical = 51389 ; free virtual = 121609
Ending Logic Optimization Task | Checksum: 151d5d87e

Time (s): cpu = 00:02:39 ; elapsed = 00:02:00 . Memory (MB): peak = 3319.094 ; gain = 21.984 ; free physical = 51389 ; free virtual = 121608

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for xiphy_riu_or
INFO: [Power 33-23] Power model is not available for genVref.u_hpio_vref
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 1001 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 9 WE to EN ports
Number of BRAM Ports augmented: 13 newly gated: 145 Total Ports: 2002
Ending PowerOpt Patch Enables Task | Checksum: 9256d3b7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5181.594 ; gain = 0.000 ; free physical = 51016 ; free virtual = 121236
Ending Power Optimization Task | Checksum: 9256d3b7

Time (s): cpu = 00:02:36 ; elapsed = 00:01:16 . Memory (MB): peak = 5181.594 ; gain = 1862.500 ; free physical = 51162 ; free virtual = 121382
98 Infos, 100 Warnings, 94 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:06:06 ; elapsed = 00:03:35 . Memory (MB): peak = 5181.594 ; gain = 1956.504 ; free physical = 51162 ; free virtual = 121382
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.25 . Memory (MB): peak = 5181.594 ; gain = 0.000 ; free physical = 51168 ; free virtual = 121401
INFO: [Common 17-1381] The checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.runs/impl_1/static_region_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 5181.594 ; gain = 0.000 ; free physical = 51114 ; free virtual = 121379
Command: report_drc -file static_region_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.runs/impl_1/static_region_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 5181.594 ; gain = 0.000 ; free physical = 51122 ; free virtual = 121387
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-1223] The version limit for your license is '2020.02' and will expire in -446 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.88 . Memory (MB): peak = 5181.594 ; gain = 0.000 ; free physical = 51120 ; free virtual = 121385
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7610d6fd

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:01 . Memory (MB): peak = 5181.594 ; gain = 0.000 ; free physical = 51120 ; free virtual = 121385
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/bufg_mcap_clk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: static_region_i/xdma_0/inst/pcie3_ip_i/inst/sync_sys_clk
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.36 . Memory (MB): peak = 5181.594 ; gain = 0.000 ; free physical = 51158 ; free virtual = 121423

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 110590287

Time (s): cpu = 00:02:28 ; elapsed = 00:01:28 . Memory (MB): peak = 5181.594 ; gain = 0.000 ; free physical = 50504 ; free virtual = 120770

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 145fe99f6

Time (s): cpu = 00:03:36 ; elapsed = 00:02:03 . Memory (MB): peak = 5181.594 ; gain = 0.000 ; free physical = 50182 ; free virtual = 120448

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 145fe99f6

Time (s): cpu = 00:03:37 ; elapsed = 00:02:04 . Memory (MB): peak = 5181.594 ; gain = 0.000 ; free physical = 50166 ; free virtual = 120433
Phase 1 Placer Initialization | Checksum: 145fe99f6

Time (s): cpu = 00:03:39 ; elapsed = 00:02:05 . Memory (MB): peak = 5181.594 ; gain = 0.000 ; free physical = 50175 ; free virtual = 120441

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 139b9cc21

Time (s): cpu = 00:09:02 ; elapsed = 00:05:19 . Memory (MB): peak = 5213.609 ; gain = 32.016 ; free physical = 49977 ; free virtual = 120243

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 139b9cc21

Time (s): cpu = 00:09:04 ; elapsed = 00:05:20 . Memory (MB): peak = 5213.609 ; gain = 32.016 ; free physical = 49967 ; free virtual = 120233

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: eb813a11

Time (s): cpu = 00:09:32 ; elapsed = 00:05:35 . Memory (MB): peak = 5213.609 ; gain = 32.016 ; free physical = 49937 ; free virtual = 120203

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 7c537ea7

Time (s): cpu = 00:09:35 ; elapsed = 00:05:38 . Memory (MB): peak = 5213.609 ; gain = 32.016 ; free physical = 49934 ; free virtual = 120200

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14d7bd4d4

Time (s): cpu = 00:09:36 ; elapsed = 00:05:39 . Memory (MB): peak = 5213.609 ; gain = 32.016 ; free physical = 49933 ; free virtual = 120199

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 15455ba4a

Time (s): cpu = 00:09:45 ; elapsed = 00:05:45 . Memory (MB): peak = 5213.609 ; gain = 32.016 ; free physical = 49931 ; free virtual = 120198

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 15455ba4a

Time (s): cpu = 00:09:45 ; elapsed = 00:05:45 . Memory (MB): peak = 5213.609 ; gain = 32.016 ; free physical = 49930 ; free virtual = 120197

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: f23bf237

Time (s): cpu = 00:09:49 ; elapsed = 00:05:49 . Memory (MB): peak = 5213.609 ; gain = 32.016 ; free physical = 49931 ; free virtual = 120197

Phase 3.8 Small Shape Detail Placement
Phase 3.8 Small Shape Detail Placement | Checksum: 1731961aa

Time (s): cpu = 00:11:18 ; elapsed = 00:06:47 . Memory (MB): peak = 5213.609 ; gain = 32.016 ; free physical = 49750 ; free virtual = 120016

Phase 3.9 Re-assign LUT pins
Phase 3.9 Re-assign LUT pins | Checksum: 1e9ebce79

Time (s): cpu = 00:11:25 ; elapsed = 00:06:53 . Memory (MB): peak = 5213.609 ; gain = 32.016 ; free physical = 49761 ; free virtual = 120027

Phase 3.10 Pipeline Register Optimization
Phase 3.10 Pipeline Register Optimization | Checksum: 17575ca2b

Time (s): cpu = 00:11:26 ; elapsed = 00:06:55 . Memory (MB): peak = 5213.609 ; gain = 32.016 ; free physical = 49762 ; free virtual = 120029

Phase 3.11 Fast Optimization
Phase 3.11 Fast Optimization | Checksum: 173cb4942

Time (s): cpu = 00:11:52 ; elapsed = 00:07:03 . Memory (MB): peak = 5213.609 ; gain = 32.016 ; free physical = 49780 ; free virtual = 120047
Phase 3 Detail Placement | Checksum: 173cb4942

Time (s): cpu = 00:11:54 ; elapsed = 00:07:05 . Memory (MB): peak = 5213.609 ; gain = 32.016 ; free physical = 49780 ; free virtual = 120047

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a6156e11

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-37] Processed net static_region_i/decouple_resetn/Res[0], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-41] BUFG insertion identified 1 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 1 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a6156e11

Time (s): cpu = 00:13:47 ; elapsed = 00:07:42 . Memory (MB): peak = 5213.609 ; gain = 32.016 ; free physical = 49830 ; free virtual = 120097
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.301. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13e5492e1

Time (s): cpu = 00:14:58 ; elapsed = 00:08:39 . Memory (MB): peak = 5213.609 ; gain = 32.016 ; free physical = 49819 ; free virtual = 120086
Phase 4.1 Post Commit Optimization | Checksum: 13e5492e1

Time (s): cpu = 00:14:59 ; elapsed = 00:08:41 . Memory (MB): peak = 5213.609 ; gain = 32.016 ; free physical = 49819 ; free virtual = 120086

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13e5492e1

Time (s): cpu = 00:15:02 ; elapsed = 00:08:44 . Memory (MB): peak = 5213.609 ; gain = 32.016 ; free physical = 49836 ; free virtual = 120103

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 171c644f5

Time (s): cpu = 00:15:08 ; elapsed = 00:08:49 . Memory (MB): peak = 5213.609 ; gain = 32.016 ; free physical = 49846 ; free virtual = 120113

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: f53463ff

Time (s): cpu = 00:15:10 ; elapsed = 00:08:51 . Memory (MB): peak = 5213.609 ; gain = 32.016 ; free physical = 49846 ; free virtual = 120113
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f53463ff

Time (s): cpu = 00:15:11 ; elapsed = 00:08:52 . Memory (MB): peak = 5213.609 ; gain = 32.016 ; free physical = 49846 ; free virtual = 120113
Ending Placer Task | Checksum: 87d02fb1

Time (s): cpu = 00:15:11 ; elapsed = 00:08:52 . Memory (MB): peak = 5213.609 ; gain = 32.016 ; free physical = 50114 ; free virtual = 120381
126 Infos, 100 Warnings, 94 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:15:37 ; elapsed = 00:09:10 . Memory (MB): peak = 5213.609 ; gain = 32.016 ; free physical = 50114 ; free virtual = 120381
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 5213.609 ; gain = 0.000 ; free physical = 49821 ; free virtual = 120307
INFO: [Common 17-1381] The checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.runs/impl_1/static_region_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:01 ; elapsed = 00:00:36 . Memory (MB): peak = 5213.609 ; gain = 0.000 ; free physical = 50025 ; free virtual = 120357
report_io: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.49 . Memory (MB): peak = 5213.609 ; gain = 0.000 ; free physical = 49991 ; free virtual = 120323
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5213.609 ; gain = 0.000 ; free physical = 50024 ; free virtual = 120356
report_control_sets: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.91 . Memory (MB): peak = 5213.609 ; gain = 0.000 ; free physical = 50020 ; free virtual = 120354
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-1223] The version limit for your license is '2020.02' and will expire in -446 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 47da5d9b ConstDB: 0 ShapeSum: c842002 RouteDB: 3371b214

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 137171c8c

Time (s): cpu = 00:01:44 ; elapsed = 00:00:50 . Memory (MB): peak = 5213.609 ; gain = 0.000 ; free physical = 49627 ; free virtual = 119961

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d98722bd

Time (s): cpu = 00:01:48 ; elapsed = 00:00:55 . Memory (MB): peak = 5213.609 ; gain = 0.000 ; free physical = 49630 ; free virtual = 119964

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d98722bd

Time (s): cpu = 00:01:49 ; elapsed = 00:00:56 . Memory (MB): peak = 5213.609 ; gain = 0.000 ; free physical = 49551 ; free virtual = 119885

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d98722bd

Time (s): cpu = 00:01:50 ; elapsed = 00:00:56 . Memory (MB): peak = 5213.609 ; gain = 0.000 ; free physical = 49548 ; free virtual = 119882

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 12eded23e

Time (s): cpu = 00:02:01 ; elapsed = 00:01:07 . Memory (MB): peak = 5213.609 ; gain = 0.000 ; free physical = 49480 ; free virtual = 119814

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 134aa168c

Time (s): cpu = 00:03:53 ; elapsed = 00:01:46 . Memory (MB): peak = 5213.609 ; gain = 0.000 ; free physical = 49412 ; free virtual = 119746
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.323  | TNS=0.000  | WHS=-0.349 | THS=-60.163|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: dea3dfc8

Time (s): cpu = 00:05:59 ; elapsed = 00:02:20 . Memory (MB): peak = 5213.609 ; gain = 0.000 ; free physical = 49370 ; free virtual = 119704
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.323  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 1140f20ab

Time (s): cpu = 00:06:00 ; elapsed = 00:02:21 . Memory (MB): peak = 5213.609 ; gain = 0.000 ; free physical = 49369 ; free virtual = 119703
Phase 2 Router Initialization | Checksum: d555f922

Time (s): cpu = 00:06:00 ; elapsed = 00:02:21 . Memory (MB): peak = 5213.609 ; gain = 0.000 ; free physical = 49345 ; free virtual = 119680

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: d555f922

Time (s): cpu = 00:06:01 ; elapsed = 00:02:21 . Memory (MB): peak = 5213.609 ; gain = 0.000 ; free physical = 49360 ; free virtual = 119694
Phase 3 Initial Routing | Checksum: 1ddad891b

Time (s): cpu = 00:09:15 ; elapsed = 00:03:01 . Memory (MB): peak = 5451.551 ; gain = 237.941 ; free physical = 49234 ; free virtual = 119569

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 24976
 Number of Nodes with overlaps = 1148
 Number of Nodes with overlaps = 129
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-467] Router swapped GT pin static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[3].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTHE3_COMMON_X0Y3/COM2_REFCLKOUT3
INFO: [Route 35-467] Router swapped GT pin static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y12/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y13/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y14/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y15/NORTHREFCLK1
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.022 | TNS=-0.129 | WHS=-0.056 | THS=-0.381 |

Phase 4.1 Global Iteration 0 | Checksum: 17454bfd5

Time (s): cpu = 00:21:17 ; elapsed = 00:07:13 . Memory (MB): peak = 5454.551 ; gain = 240.941 ; free physical = 49202 ; free virtual = 119538

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 124
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.004 | TNS=-0.004 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 23450d514

Time (s): cpu = 00:22:21 ; elapsed = 00:07:53 . Memory (MB): peak = 5454.551 ; gain = 240.941 ; free physical = 49216 ; free virtual = 119552

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 148
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.063  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 184ea0e1d

Time (s): cpu = 00:22:50 ; elapsed = 00:08:10 . Memory (MB): peak = 5454.551 ; gain = 240.941 ; free physical = 49229 ; free virtual = 119565
Phase 4 Rip-up And Reroute | Checksum: 184ea0e1d

Time (s): cpu = 00:22:51 ; elapsed = 00:08:11 . Memory (MB): peak = 5454.551 ; gain = 240.941 ; free physical = 49229 ; free virtual = 119565

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 184ea0e1d

Time (s): cpu = 00:22:54 ; elapsed = 00:08:12 . Memory (MB): peak = 5454.551 ; gain = 240.941 ; free physical = 49226 ; free virtual = 119562

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 184ea0e1d

Time (s): cpu = 00:22:54 ; elapsed = 00:08:12 . Memory (MB): peak = 5454.551 ; gain = 240.941 ; free physical = 49228 ; free virtual = 119563
Phase 5 Delay and Skew Optimization | Checksum: 184ea0e1d

Time (s): cpu = 00:22:55 ; elapsed = 00:08:13 . Memory (MB): peak = 5454.551 ; gain = 240.941 ; free physical = 49228 ; free virtual = 119563

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14cd36214

Time (s): cpu = 00:23:42 ; elapsed = 00:08:32 . Memory (MB): peak = 5454.551 ; gain = 240.941 ; free physical = 49236 ; free virtual = 119571
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.063  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1829d9b9d

Time (s): cpu = 00:23:43 ; elapsed = 00:08:33 . Memory (MB): peak = 5454.551 ; gain = 240.941 ; free physical = 49236 ; free virtual = 119571
Phase 6 Post Hold Fix | Checksum: 1829d9b9d

Time (s): cpu = 00:23:44 ; elapsed = 00:08:34 . Memory (MB): peak = 5454.551 ; gain = 240.941 ; free physical = 49236 ; free virtual = 119571

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.69834 %
  Global Horizontal Routing Utilization  = 4.95082 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 23db24c00

Time (s): cpu = 00:24:03 ; elapsed = 00:08:42 . Memory (MB): peak = 5454.551 ; gain = 240.941 ; free physical = 49228 ; free virtual = 119563

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 23db24c00

Time (s): cpu = 00:24:03 ; elapsed = 00:08:43 . Memory (MB): peak = 5454.551 ; gain = 240.941 ; free physical = 49226 ; free virtual = 119561

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 23db24c00

Time (s): cpu = 00:24:14 ; elapsed = 00:08:54 . Memory (MB): peak = 5454.551 ; gain = 240.941 ; free physical = 49210 ; free virtual = 119546

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.063  | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 23db24c00

Time (s): cpu = 00:24:15 ; elapsed = 00:08:55 . Memory (MB): peak = 5454.551 ; gain = 240.941 ; free physical = 49217 ; free virtual = 119553
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:24:18 ; elapsed = 00:08:55 . Memory (MB): peak = 5454.551 ; gain = 240.941 ; free physical = 49448 ; free virtual = 119783

Routing Is Done.
147 Infos, 100 Warnings, 94 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:24:40 ; elapsed = 00:09:10 . Memory (MB): peak = 5454.551 ; gain = 240.941 ; free physical = 49448 ; free virtual = 119783
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:34 ; elapsed = 00:00:11 . Memory (MB): peak = 5478.562 ; gain = 0.000 ; free physical = 49079 ; free virtual = 119711
INFO: [Common 17-1381] The checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.runs/impl_1/static_region_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:05 ; elapsed = 00:00:39 . Memory (MB): peak = 5478.562 ; gain = 24.012 ; free physical = 49340 ; free virtual = 119759
Command: report_drc -file static_region_wrapper_drc_routed.rpt -pb static_region_wrapper_drc_routed.pb -rpx static_region_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.runs/impl_1/static_region_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:53 ; elapsed = 00:00:17 . Memory (MB): peak = 5550.598 ; gain = 72.035 ; free physical = 49230 ; free virtual = 119649
Command: report_methodology -file static_region_wrapper_methodology_drc_routed.rpt -rpx static_region_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.runs/impl_1/static_region_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:04:09 ; elapsed = 00:01:05 . Memory (MB): peak = 6158.230 ; gain = 607.633 ; free physical = 48142 ; free virtual = 118561
Command: report_power -file static_region_wrapper_power_routed.rpt -pb static_region_wrapper_power_summary_routed.pb -rpx static_region_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
154 Infos, 101 Warnings, 94 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:43 ; elapsed = 00:00:43 . Memory (MB): peak = 6353.719 ; gain = 195.488 ; free physical = 48003 ; free virtual = 118438
report_clock_utilization: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 6353.719 ; gain = 0.000 ; free physical = 48013 ; free virtual = 118448
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 6402.691 ; gain = 48.973 ; free physical = 47953 ; free virtual = 118394
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block static_region_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
write_mem_info: Time (s): cpu = 00:01:05 ; elapsed = 00:01:05 . Memory (MB): peak = 6402.691 ; gain = 0.000 ; free physical = 47950 ; free virtual = 118391
Command: write_bitstream -force static_region_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-1223] The version limit for your license is '2020.02' and will expire in -446 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP static_region_i/conv_layer2_0/inst/conv_layer2_mul_meOg_U2/conv_layer2_mul_meOg_DSP48_0_U/in00 input static_region_i/conv_layer2_0/inst/conv_layer2_mul_meOg_U2/conv_layer2_mul_meOg_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP static_region_i/input_layer_0/inst/input_layer_fmul_dEe_U1/input_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input static_region_i/input_layer_0/inst/input_layer_fmul_dEe_U1/input_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/batch_norm1_0/inst/batch_norm1_mul_3cud_U1/batch_norm1_mul_3cud_MulnS_0_U/tmp_product output static_region_i/batch_norm1_0/inst/batch_norm1_mul_3cud_U1/batch_norm1_mul_3cud_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/batch_norm1_0/inst/batch_norm1_mul_3dEe_U2/batch_norm1_mul_3dEe_MulnS_1_U/tmp_product output static_region_i/batch_norm1_0/inst/batch_norm1_mul_3dEe_U2/batch_norm1_mul_3dEe_MulnS_1_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/batch_norm2_0/inst/product_1_fu_295_p2 output static_region_i/batch_norm2_0/inst/product_1_fu_295_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/batch_norm3_0/inst/product_1_fu_295_p2 output static_region_i/batch_norm3_0/inst/product_1_fu_295_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/conv_layer2_0/inst/conv_layer2_mul_meOg_U2/conv_layer2_mul_meOg_DSP48_0_U/in00 output static_region_i/conv_layer2_0/inst/conv_layer2_mul_meOg_U2/conv_layer2_mul_meOg_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/input_layer_0/inst/input_layer_fmul_dEe_U1/input_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP output static_region_i/input_layer_0/inst/input_layer_fmul_dEe_U1/input_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/input_layer_0/inst/input_layer_fmul_dEe_U1/input_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output static_region_i/input_layer_0/inst/input_layer_fmul_dEe_U1/input_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/input_layer_0/inst/input_layer_fmul_dEe_U1/input_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output static_region_i/input_layer_0/inst/input_layer_fmul_dEe_U1/input_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/batch_norm2_0/inst/batch_norm2_mul_2cud_U1/batch_norm2_mul_2cud_MulnS_0_U/buff0_reg multiplier stage static_region_i/batch_norm2_0/inst/batch_norm2_mul_2cud_U1/batch_norm2_mul_2cud_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/batch_norm2_0/inst/product_1_fu_295_p2 multiplier stage static_region_i/batch_norm2_0/inst/product_1_fu_295_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/batch_norm3_0/inst/batch_norm3_mul_2cud_U1/batch_norm3_mul_2cud_MulnS_0_U/buff0_reg multiplier stage static_region_i/batch_norm3_0/inst/batch_norm3_mul_2cud_U1/batch_norm3_mul_2cud_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/batch_norm3_0/inst/product_1_fu_295_p2 multiplier stage static_region_i/batch_norm3_0/inst/product_1_fu_295_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/conv_layer1_0/inst/conv_layer1_mul_2dEe_U1/conv_layer1_mul_2dEe_MulnS_0_U/buff0_reg multiplier stage static_region_i/conv_layer1_0/inst/conv_layer1_mul_2dEe_U1/conv_layer1_mul_2dEe_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/conv_layer2_0/inst/conv_layer2_mul_2dEe_U1/conv_layer2_mul_2dEe_MulnS_0_U/buff0_reg multiplier stage static_region_i/conv_layer2_0/inst/conv_layer2_mul_2dEe_U1/conv_layer2_mul_2dEe_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/conv_layer2_0/inst/conv_layer2_mul_meOg_U2/conv_layer2_mul_meOg_DSP48_0_U/in00 multiplier stage static_region_i/conv_layer2_0/inst/conv_layer2_mul_meOg_U2/conv_layer2_mul_meOg_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/conv_layer3_0/inst/conv_layer3_mul_1dEe_U1/conv_layer3_mul_1dEe_MulnS_0_U/buff0_reg multiplier stage static_region_i/conv_layer3_0/inst/conv_layer3_mul_1dEe_U1/conv_layer3_mul_1dEe_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 multiplier stage static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/dense_layer_five_0/inst/Loop_memset_out_proc_U0/dense_layer_five_dEe_U1/dense_layer_five_dEe_MulnS_0_U/buff0_reg multiplier stage static_region_i/dense_layer_five_0/inst/Loop_memset_out_proc_U0/dense_layer_five_dEe_U1/dense_layer_five_dEe_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/dense_layer_five_0/inst/Loop_memset_out_proc_U0/dense_layer_five_dEe_U2/dense_layer_five_dEe_MulnS_0_U/buff0_reg multiplier stage static_region_i/dense_layer_five_0/inst/Loop_memset_out_proc_U0/dense_layer_five_dEe_U2/dense_layer_five_dEe_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/dense_layer_four_0/inst/Loop_memset_out_proc_U0/dense_layer_four_dEe_U1/dense_layer_four_dEe_MulnS_0_U/buff0_reg multiplier stage static_region_i/dense_layer_four_0/inst/Loop_memset_out_proc_U0/dense_layer_four_dEe_U1/dense_layer_four_dEe_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/dense_layer_four_0/inst/Loop_memset_out_proc_U0/dense_layer_four_dEe_U2/dense_layer_four_dEe_MulnS_0_U/buff0_reg multiplier stage static_region_i/dense_layer_four_0/inst/Loop_memset_out_proc_U0/dense_layer_four_dEe_U2/dense_layer_four_dEe_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/dense_layer_one_0/inst/Loop_memset_out_proc_U0/dense_layer_one_mdEe_U1/dense_layer_one_mdEe_MulnS_0_U/buff0_reg multiplier stage static_region_i/dense_layer_one_0/inst/Loop_memset_out_proc_U0/dense_layer_one_mdEe_U1/dense_layer_one_mdEe_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/dense_layer_one_0/inst/Loop_memset_out_proc_U0/dense_layer_one_mdEe_U2/dense_layer_one_mdEe_MulnS_0_U/buff0_reg multiplier stage static_region_i/dense_layer_one_0/inst/Loop_memset_out_proc_U0/dense_layer_one_mdEe_U2/dense_layer_one_mdEe_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/dense_layer_three_0/inst/Loop_memset_out_proc_U0/dense_layer_threedEe_U1/dense_layer_threedEe_MulnS_0_U/buff0_reg multiplier stage static_region_i/dense_layer_three_0/inst/Loop_memset_out_proc_U0/dense_layer_threedEe_U1/dense_layer_threedEe_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/dense_layer_three_0/inst/Loop_memset_out_proc_U0/dense_layer_threedEe_U2/dense_layer_threedEe_MulnS_0_U/buff0_reg multiplier stage static_region_i/dense_layer_three_0/inst/Loop_memset_out_proc_U0/dense_layer_threedEe_U2/dense_layer_threedEe_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/dense_layer_two_0/inst/Loop_memset_out_proc_U0/dense_layer_two_mdEe_U1/dense_layer_two_mdEe_MulnS_0_U/buff0_reg multiplier stage static_region_i/dense_layer_two_0/inst/Loop_memset_out_proc_U0/dense_layer_two_mdEe_U1/dense_layer_two_mdEe_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/dense_layer_two_0/inst/Loop_memset_out_proc_U0/dense_layer_two_mdEe_U2/dense_layer_two_mdEe_MulnS_0_U/buff0_reg multiplier stage static_region_i/dense_layer_two_0/inst/Loop_memset_out_proc_U0/dense_layer_two_mdEe_U2/dense_layer_two_mdEe_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/input_layer_0/inst/input_layer_fmul_dEe_U1/input_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage static_region_i/input_layer_0/inst/input_layer_fmul_dEe_U1/input_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/input_layer_0/inst/input_layer_fmul_dEe_U1/input_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage static_region_i/input_layer_0/inst/input_layer_fmul_dEe_U1/input_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 142 net(s) have no routable loads. The problem bus(es) and/or net(s) are static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_CE_riu, static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_UE_riu, static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[12], static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[13], static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[14], static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[15], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags[7:0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i... and (the first 15 of 133 listed).
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: static_region_i/input_layer_0/inst/input_layer_fmul_dEe_U1/input_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: static_region_i/input_layer_0/inst/input_layer_fmul_dEe_U1/input_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: static_region_i/input_layer_0/inst/input_layer_fmul_dEe_U1/input_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: static_region_i/input_layer_0/inst/input_layer_fmul_dEe_U1/input_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 37 Warnings, 4 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 98330944 bits.
Writing bitstream ./static_region_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
169 Infos, 182 Warnings, 94 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:04:27 ; elapsed = 00:02:49 . Memory (MB): peak = 7170.449 ; gain = 767.758 ; free physical = 47781 ; free virtual = 118249
INFO: [Common 17-206] Exiting Vivado at Thu May 20 15:47:11 2021...
