
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000044e8  00400000  00400000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004044e8  004044e8  000144e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00001304  20400000  004044f0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000002bc  20401304  004057f4  00021304  2**2
                  ALLOC
  4 .stack        00002000  204015c0  00405ab0  00021304  2**0
                  ALLOC
  5 .heap         00000200  204035c0  00407ab0  00021304  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00021304  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00021332  2**0
                  CONTENTS, READONLY
  8 .debug_info   000126c9  00000000  00000000  0002138b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000027f5  00000000  00000000  00033a54  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00004fc9  00000000  00000000  00036249  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000958  00000000  00000000  0003b212  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000898  00000000  00000000  0003bb6a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00008bd8  00000000  00000000  0003c402  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000cfde  00000000  00000000  00044fda  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008fb48  00000000  00000000  00051fb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000029cc  00000000  00000000  000e1b00  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	c0 35 40 20 15 20 40 00 c5 20 40 00 c5 20 40 00     .5@ . @.. @.. @.
  400010:	c5 20 40 00 c5 20 40 00 c5 20 40 00 00 00 00 00     . @.. @.. @.....
	...
  40002c:	c5 20 40 00 c5 20 40 00 00 00 00 00 c5 20 40 00     . @.. @...... @.
  40003c:	c5 20 40 00 c5 20 40 00 c5 20 40 00 c5 20 40 00     . @.. @.. @.. @.
  40004c:	c5 20 40 00 c5 20 40 00 c5 20 40 00 c5 20 40 00     . @.. @.. @.. @.
  40005c:	c5 20 40 00 c5 20 40 00 00 00 00 00 cd 1b 40 00     . @.. @.......@.
  40006c:	e5 1b 40 00 fd 1b 40 00 c5 20 40 00 c5 20 40 00     ..@...@.. @.. @.
  40007c:	c5 20 40 00 15 1c 40 00 2d 1c 40 00 c5 20 40 00     . @...@.-.@.. @.
  40008c:	c5 20 40 00 c5 20 40 00 c5 20 40 00 c5 20 40 00     . @.. @.. @.. @.
  40009c:	c5 20 40 00 c5 20 40 00 c5 20 40 00 c5 20 40 00     . @.. @.. @.. @.
  4000ac:	c5 20 40 00 c5 20 40 00 c5 20 40 00 c5 20 40 00     . @.. @.. @.. @.
  4000bc:	c5 20 40 00 c5 20 40 00 c5 20 40 00 c5 20 40 00     . @.. @.. @.. @.
  4000cc:	c5 20 40 00 00 00 00 00 c5 20 40 00 00 00 00 00     . @...... @.....
  4000dc:	c5 20 40 00 c5 20 40 00 c5 20 40 00 c5 20 40 00     . @.. @.. @.. @.
  4000ec:	c5 20 40 00 c5 20 40 00 c5 20 40 00 c5 20 40 00     . @.. @.. @.. @.
  4000fc:	c5 20 40 00 c5 20 40 00 c5 20 40 00 c5 20 40 00     . @.. @.. @.. @.
  40010c:	c5 20 40 00 c5 20 40 00 00 00 00 00 00 00 00 00     . @.. @.........
  40011c:	00 00 00 00 c5 20 40 00 c5 20 40 00 c5 20 40 00     ..... @.. @.. @.
  40012c:	c5 20 40 00 c5 20 40 00 00 00 00 00 c5 20 40 00     . @.. @...... @.
  40013c:	c5 20 40 00                                         . @.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20401304 	.word	0x20401304
  40015c:	00000000 	.word	0x00000000
  400160:	004044f0 	.word	0x004044f0

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004044f0 	.word	0x004044f0
  4001a0:	20401308 	.word	0x20401308
  4001a4:	004044f0 	.word	0x004044f0
  4001a8:	00000000 	.word	0x00000000

004001ac <spi_get_peripheral_select_mode>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
  4001ac:	b480      	push	{r7}
  4001ae:	b083      	sub	sp, #12
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PS) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	685b      	ldr	r3, [r3, #4]
  4001b8:	f003 0302 	and.w	r3, r3, #2
  4001bc:	2b00      	cmp	r3, #0
  4001be:	d001      	beq.n	4001c4 <spi_get_peripheral_select_mode+0x18>
		return 1;
  4001c0:	2301      	movs	r3, #1
  4001c2:	e000      	b.n	4001c6 <spi_get_peripheral_select_mode+0x1a>
	} else {
		return 0;
  4001c4:	2300      	movs	r3, #0
	}
}
  4001c6:	4618      	mov	r0, r3
  4001c8:	370c      	adds	r7, #12
  4001ca:	46bd      	mov	sp, r7
  4001cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001d0:	4770      	bx	lr
	...

004001d4 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4001d4:	b580      	push	{r7, lr}
  4001d6:	b082      	sub	sp, #8
  4001d8:	af00      	add	r7, sp, #0
  4001da:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4001dc:	6878      	ldr	r0, [r7, #4]
  4001de:	4b03      	ldr	r3, [pc, #12]	; (4001ec <sysclk_enable_peripheral_clock+0x18>)
  4001e0:	4798      	blx	r3
}
  4001e2:	bf00      	nop
  4001e4:	3708      	adds	r7, #8
  4001e6:	46bd      	mov	sp, r7
  4001e8:	bd80      	pop	{r7, pc}
  4001ea:	bf00      	nop
  4001ec:	00401f09 	.word	0x00401f09

004001f0 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4001f0:	b580      	push	{r7, lr}
  4001f2:	b082      	sub	sp, #8
  4001f4:	af00      	add	r7, sp, #0
  4001f6:	6078      	str	r0, [r7, #4]
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  4001f8:	687b      	ldr	r3, [r7, #4]
  4001fa:	4a09      	ldr	r2, [pc, #36]	; (400220 <spi_enable_clock+0x30>)
  4001fc:	4293      	cmp	r3, r2
  4001fe:	d103      	bne.n	400208 <spi_enable_clock+0x18>
		sysclk_enable_peripheral_clock(ID_SPI0);
  400200:	2015      	movs	r0, #21
  400202:	4b08      	ldr	r3, [pc, #32]	; (400224 <spi_enable_clock+0x34>)
  400204:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  400206:	e006      	b.n	400216 <spi_enable_clock+0x26>
	else if (p_spi == SPI1) {
  400208:	687b      	ldr	r3, [r7, #4]
  40020a:	4a07      	ldr	r2, [pc, #28]	; (400228 <spi_enable_clock+0x38>)
  40020c:	4293      	cmp	r3, r2
  40020e:	d102      	bne.n	400216 <spi_enable_clock+0x26>
		sysclk_enable_peripheral_clock(ID_SPI1);
  400210:	202a      	movs	r0, #42	; 0x2a
  400212:	4b04      	ldr	r3, [pc, #16]	; (400224 <spi_enable_clock+0x34>)
  400214:	4798      	blx	r3
}
  400216:	bf00      	nop
  400218:	3708      	adds	r7, #8
  40021a:	46bd      	mov	sp, r7
  40021c:	bd80      	pop	{r7, pc}
  40021e:	bf00      	nop
  400220:	40008000 	.word	0x40008000
  400224:	004001d5 	.word	0x004001d5
  400228:	40058000 	.word	0x40058000

0040022c <spi_set_peripheral_chip_select_value>:
 *                 The decode mode can be enabled/disabled by follow functions:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
  40022c:	b480      	push	{r7}
  40022e:	b083      	sub	sp, #12
  400230:	af00      	add	r7, sp, #0
  400232:	6078      	str	r0, [r7, #4]
  400234:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  400236:	687b      	ldr	r3, [r7, #4]
  400238:	685b      	ldr	r3, [r3, #4]
  40023a:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
  40023e:	687b      	ldr	r3, [r7, #4]
  400240:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  400242:	687b      	ldr	r3, [r7, #4]
  400244:	685a      	ldr	r2, [r3, #4]
  400246:	683b      	ldr	r3, [r7, #0]
  400248:	041b      	lsls	r3, r3, #16
  40024a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  40024e:	431a      	orrs	r2, r3
  400250:	687b      	ldr	r3, [r7, #4]
  400252:	605a      	str	r2, [r3, #4]
}
  400254:	bf00      	nop
  400256:	370c      	adds	r7, #12
  400258:	46bd      	mov	sp, r7
  40025a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40025e:	4770      	bx	lr

00400260 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  400260:	b580      	push	{r7, lr}
  400262:	b084      	sub	sp, #16
  400264:	af00      	add	r7, sp, #0
  400266:	6078      	str	r0, [r7, #4]
  400268:	4608      	mov	r0, r1
  40026a:	4611      	mov	r1, r2
  40026c:	461a      	mov	r2, r3
  40026e:	4603      	mov	r3, r0
  400270:	807b      	strh	r3, [r7, #2]
  400272:	460b      	mov	r3, r1
  400274:	707b      	strb	r3, [r7, #1]
  400276:	4613      	mov	r3, r2
  400278:	703b      	strb	r3, [r7, #0]
	uint32_t timeout = SPI_TIMEOUT;
  40027a:	f643 2398 	movw	r3, #15000	; 0x3a98
  40027e:	60fb      	str	r3, [r7, #12]
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400280:	e006      	b.n	400290 <spi_write+0x30>
		if (!timeout--) {
  400282:	68fb      	ldr	r3, [r7, #12]
  400284:	1e5a      	subs	r2, r3, #1
  400286:	60fa      	str	r2, [r7, #12]
  400288:	2b00      	cmp	r3, #0
  40028a:	d101      	bne.n	400290 <spi_write+0x30>
			return SPI_ERROR_TIMEOUT;
  40028c:	2301      	movs	r3, #1
  40028e:	e020      	b.n	4002d2 <spi_write+0x72>
	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400290:	687b      	ldr	r3, [r7, #4]
  400292:	691b      	ldr	r3, [r3, #16]
  400294:	f003 0302 	and.w	r3, r3, #2
  400298:	2b00      	cmp	r3, #0
  40029a:	d0f2      	beq.n	400282 <spi_write+0x22>
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  40029c:	6878      	ldr	r0, [r7, #4]
  40029e:	4b0f      	ldr	r3, [pc, #60]	; (4002dc <spi_write+0x7c>)
  4002a0:	4798      	blx	r3
  4002a2:	4603      	mov	r3, r0
  4002a4:	2b00      	cmp	r3, #0
  4002a6:	d00e      	beq.n	4002c6 <spi_write+0x66>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  4002a8:	887a      	ldrh	r2, [r7, #2]
  4002aa:	787b      	ldrb	r3, [r7, #1]
  4002ac:	041b      	lsls	r3, r3, #16
  4002ae:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  4002b2:	4313      	orrs	r3, r2
  4002b4:	60bb      	str	r3, [r7, #8]
		if (uc_last) {
  4002b6:	783b      	ldrb	r3, [r7, #0]
  4002b8:	2b00      	cmp	r3, #0
  4002ba:	d006      	beq.n	4002ca <spi_write+0x6a>
			value |= SPI_TDR_LASTXFER;
  4002bc:	68bb      	ldr	r3, [r7, #8]
  4002be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  4002c2:	60bb      	str	r3, [r7, #8]
  4002c4:	e001      	b.n	4002ca <spi_write+0x6a>
		}
	} else {
		value = SPI_TDR_TD(us_data);
  4002c6:	887b      	ldrh	r3, [r7, #2]
  4002c8:	60bb      	str	r3, [r7, #8]
	}

	p_spi->SPI_TDR = value;
  4002ca:	687b      	ldr	r3, [r7, #4]
  4002cc:	68ba      	ldr	r2, [r7, #8]
  4002ce:	60da      	str	r2, [r3, #12]

	return SPI_OK;
  4002d0:	2300      	movs	r3, #0
}
  4002d2:	4618      	mov	r0, r3
  4002d4:	3710      	adds	r7, #16
  4002d6:	46bd      	mov	sp, r7
  4002d8:	bd80      	pop	{r7, pc}
  4002da:	bf00      	nop
  4002dc:	004001ad 	.word	0x004001ad

004002e0 <spi_set_clock_polarity>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
  4002e0:	b480      	push	{r7}
  4002e2:	b085      	sub	sp, #20
  4002e4:	af00      	add	r7, sp, #0
  4002e6:	60f8      	str	r0, [r7, #12]
  4002e8:	60b9      	str	r1, [r7, #8]
  4002ea:	607a      	str	r2, [r7, #4]
	if (ul_polarity) {
  4002ec:	687b      	ldr	r3, [r7, #4]
  4002ee:	2b00      	cmp	r3, #0
  4002f0:	d00c      	beq.n	40030c <spi_set_clock_polarity+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4002f2:	68fb      	ldr	r3, [r7, #12]
  4002f4:	68ba      	ldr	r2, [r7, #8]
  4002f6:	320c      	adds	r2, #12
  4002f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4002fc:	f043 0101 	orr.w	r1, r3, #1
  400300:	68fb      	ldr	r3, [r7, #12]
  400302:	68ba      	ldr	r2, [r7, #8]
  400304:	320c      	adds	r2, #12
  400306:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
	}
}
  40030a:	e00b      	b.n	400324 <spi_set_clock_polarity+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  40030c:	68fb      	ldr	r3, [r7, #12]
  40030e:	68ba      	ldr	r2, [r7, #8]
  400310:	320c      	adds	r2, #12
  400312:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400316:	f023 0101 	bic.w	r1, r3, #1
  40031a:	68fb      	ldr	r3, [r7, #12]
  40031c:	68ba      	ldr	r2, [r7, #8]
  40031e:	320c      	adds	r2, #12
  400320:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  400324:	bf00      	nop
  400326:	3714      	adds	r7, #20
  400328:	46bd      	mov	sp, r7
  40032a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40032e:	4770      	bx	lr

00400330 <spi_set_clock_phase>:
 * \param p_spi Pointer to an SPI instance.
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
  400330:	b480      	push	{r7}
  400332:	b085      	sub	sp, #20
  400334:	af00      	add	r7, sp, #0
  400336:	60f8      	str	r0, [r7, #12]
  400338:	60b9      	str	r1, [r7, #8]
  40033a:	607a      	str	r2, [r7, #4]
	if (ul_phase) {
  40033c:	687b      	ldr	r3, [r7, #4]
  40033e:	2b00      	cmp	r3, #0
  400340:	d00c      	beq.n	40035c <spi_set_clock_phase+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400342:	68fb      	ldr	r3, [r7, #12]
  400344:	68ba      	ldr	r2, [r7, #8]
  400346:	320c      	adds	r2, #12
  400348:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40034c:	f043 0102 	orr.w	r1, r3, #2
  400350:	68fb      	ldr	r3, [r7, #12]
  400352:	68ba      	ldr	r2, [r7, #8]
  400354:	320c      	adds	r2, #12
  400356:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
	}
}
  40035a:	e00b      	b.n	400374 <spi_set_clock_phase+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  40035c:	68fb      	ldr	r3, [r7, #12]
  40035e:	68ba      	ldr	r2, [r7, #8]
  400360:	320c      	adds	r2, #12
  400362:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400366:	f023 0102 	bic.w	r1, r3, #2
  40036a:	68fb      	ldr	r3, [r7, #12]
  40036c:	68ba      	ldr	r2, [r7, #8]
  40036e:	320c      	adds	r2, #12
  400370:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  400374:	bf00      	nop
  400376:	3714      	adds	r7, #20
  400378:	46bd      	mov	sp, r7
  40037a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40037e:	4770      	bx	lr

00400380 <spi_configure_cs_behavior>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
  400380:	b480      	push	{r7}
  400382:	b085      	sub	sp, #20
  400384:	af00      	add	r7, sp, #0
  400386:	60f8      	str	r0, [r7, #12]
  400388:	60b9      	str	r1, [r7, #8]
  40038a:	607a      	str	r2, [r7, #4]
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  40038c:	687b      	ldr	r3, [r7, #4]
  40038e:	2b04      	cmp	r3, #4
  400390:	d118      	bne.n	4003c4 <spi_configure_cs_behavior+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400392:	68fb      	ldr	r3, [r7, #12]
  400394:	68ba      	ldr	r2, [r7, #8]
  400396:	320c      	adds	r2, #12
  400398:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40039c:	f023 0108 	bic.w	r1, r3, #8
  4003a0:	68fb      	ldr	r3, [r7, #12]
  4003a2:	68ba      	ldr	r2, [r7, #8]
  4003a4:	320c      	adds	r2, #12
  4003a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  4003aa:	68fb      	ldr	r3, [r7, #12]
  4003ac:	68ba      	ldr	r2, [r7, #8]
  4003ae:	320c      	adds	r2, #12
  4003b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4003b4:	f043 0104 	orr.w	r1, r3, #4
  4003b8:	68fb      	ldr	r3, [r7, #12]
  4003ba:	68ba      	ldr	r2, [r7, #8]
  4003bc:	320c      	adds	r2, #12
  4003be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
	}
}
  4003c2:	e02a      	b.n	40041a <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  4003c4:	687b      	ldr	r3, [r7, #4]
  4003c6:	2b00      	cmp	r3, #0
  4003c8:	d118      	bne.n	4003fc <spi_configure_cs_behavior+0x7c>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4003ca:	68fb      	ldr	r3, [r7, #12]
  4003cc:	68ba      	ldr	r2, [r7, #8]
  4003ce:	320c      	adds	r2, #12
  4003d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4003d4:	f023 0108 	bic.w	r1, r3, #8
  4003d8:	68fb      	ldr	r3, [r7, #12]
  4003da:	68ba      	ldr	r2, [r7, #8]
  4003dc:	320c      	adds	r2, #12
  4003de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  4003e2:	68fb      	ldr	r3, [r7, #12]
  4003e4:	68ba      	ldr	r2, [r7, #8]
  4003e6:	320c      	adds	r2, #12
  4003e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4003ec:	f023 0104 	bic.w	r1, r3, #4
  4003f0:	68fb      	ldr	r3, [r7, #12]
  4003f2:	68ba      	ldr	r2, [r7, #8]
  4003f4:	320c      	adds	r2, #12
  4003f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4003fa:	e00e      	b.n	40041a <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4003fc:	687b      	ldr	r3, [r7, #4]
  4003fe:	2b08      	cmp	r3, #8
  400400:	d10b      	bne.n	40041a <spi_configure_cs_behavior+0x9a>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  400402:	68fb      	ldr	r3, [r7, #12]
  400404:	68ba      	ldr	r2, [r7, #8]
  400406:	320c      	adds	r2, #12
  400408:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40040c:	f043 0108 	orr.w	r1, r3, #8
  400410:	68fb      	ldr	r3, [r7, #12]
  400412:	68ba      	ldr	r2, [r7, #8]
  400414:	320c      	adds	r2, #12
  400416:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  40041a:	bf00      	nop
  40041c:	3714      	adds	r7, #20
  40041e:	46bd      	mov	sp, r7
  400420:	f85d 7b04 	ldr.w	r7, [sp], #4
  400424:	4770      	bx	lr

00400426 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400426:	b480      	push	{r7}
  400428:	b085      	sub	sp, #20
  40042a:	af00      	add	r7, sp, #0
  40042c:	60f8      	str	r0, [r7, #12]
  40042e:	60b9      	str	r1, [r7, #8]
  400430:	607a      	str	r2, [r7, #4]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  400432:	68fb      	ldr	r3, [r7, #12]
  400434:	68ba      	ldr	r2, [r7, #8]
  400436:	320c      	adds	r2, #12
  400438:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40043c:	f023 01f0 	bic.w	r1, r3, #240	; 0xf0
  400440:	68fb      	ldr	r3, [r7, #12]
  400442:	68ba      	ldr	r2, [r7, #8]
  400444:	320c      	adds	r2, #12
  400446:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  40044a:	68fb      	ldr	r3, [r7, #12]
  40044c:	68ba      	ldr	r2, [r7, #8]
  40044e:	320c      	adds	r2, #12
  400450:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  400454:	687b      	ldr	r3, [r7, #4]
  400456:	ea42 0103 	orr.w	r1, r2, r3
  40045a:	68fb      	ldr	r3, [r7, #12]
  40045c:	68ba      	ldr	r2, [r7, #8]
  40045e:	320c      	adds	r2, #12
  400460:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  400464:	bf00      	nop
  400466:	3714      	adds	r7, #20
  400468:	46bd      	mov	sp, r7
  40046a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40046e:	4770      	bx	lr

00400470 <spi_calc_baudrate_div>:
 * \return Divider or error code.
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
  400470:	b480      	push	{r7}
  400472:	b085      	sub	sp, #20
  400474:	af00      	add	r7, sp, #0
  400476:	6078      	str	r0, [r7, #4]
  400478:	6039      	str	r1, [r7, #0]
	int baud_div = div_ceil(mck, baudrate);
  40047a:	683a      	ldr	r2, [r7, #0]
  40047c:	687b      	ldr	r3, [r7, #4]
  40047e:	4413      	add	r3, r2
  400480:	1e5a      	subs	r2, r3, #1
  400482:	687b      	ldr	r3, [r7, #4]
  400484:	fbb2 f3f3 	udiv	r3, r2, r3
  400488:	60fb      	str	r3, [r7, #12]

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  40048a:	68fb      	ldr	r3, [r7, #12]
  40048c:	2b00      	cmp	r3, #0
  40048e:	dd02      	ble.n	400496 <spi_calc_baudrate_div+0x26>
  400490:	68fb      	ldr	r3, [r7, #12]
  400492:	2bff      	cmp	r3, #255	; 0xff
  400494:	dd02      	ble.n	40049c <spi_calc_baudrate_div+0x2c>
		return -1;
  400496:	f04f 33ff 	mov.w	r3, #4294967295
  40049a:	e001      	b.n	4004a0 <spi_calc_baudrate_div+0x30>
	}

	return baud_div;
  40049c:	68fb      	ldr	r3, [r7, #12]
  40049e:	b21b      	sxth	r3, r3
}
  4004a0:	4618      	mov	r0, r3
  4004a2:	3714      	adds	r7, #20
  4004a4:	46bd      	mov	sp, r7
  4004a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004aa:	4770      	bx	lr

004004ac <spi_set_baudrate_div>:
 * \retval is 0 Success.
 * \retval is -1 Error.
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  4004ac:	b480      	push	{r7}
  4004ae:	b085      	sub	sp, #20
  4004b0:	af00      	add	r7, sp, #0
  4004b2:	60f8      	str	r0, [r7, #12]
  4004b4:	60b9      	str	r1, [r7, #8]
  4004b6:	4613      	mov	r3, r2
  4004b8:	71fb      	strb	r3, [r7, #7]
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  4004ba:	79fb      	ldrb	r3, [r7, #7]
  4004bc:	2b00      	cmp	r3, #0
  4004be:	d102      	bne.n	4004c6 <spi_set_baudrate_div+0x1a>
        return -1;
  4004c0:	f04f 33ff 	mov.w	r3, #4294967295
  4004c4:	e01b      	b.n	4004fe <spi_set_baudrate_div+0x52>

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4004c6:	68fb      	ldr	r3, [r7, #12]
  4004c8:	68ba      	ldr	r2, [r7, #8]
  4004ca:	320c      	adds	r2, #12
  4004cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4004d0:	f423 417f 	bic.w	r1, r3, #65280	; 0xff00
  4004d4:	68fb      	ldr	r3, [r7, #12]
  4004d6:	68ba      	ldr	r2, [r7, #8]
  4004d8:	320c      	adds	r2, #12
  4004da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4004de:	68fb      	ldr	r3, [r7, #12]
  4004e0:	68ba      	ldr	r2, [r7, #8]
  4004e2:	320c      	adds	r2, #12
  4004e4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4004e8:	79fb      	ldrb	r3, [r7, #7]
  4004ea:	021b      	lsls	r3, r3, #8
  4004ec:	b29b      	uxth	r3, r3
  4004ee:	ea42 0103 	orr.w	r1, r2, r3
  4004f2:	68fb      	ldr	r3, [r7, #12]
  4004f4:	68ba      	ldr	r2, [r7, #8]
  4004f6:	320c      	adds	r2, #12
  4004f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return 0;
  4004fc:	2300      	movs	r3, #0
}
  4004fe:	4618      	mov	r0, r3
  400500:	3714      	adds	r7, #20
  400502:	46bd      	mov	sp, r7
  400504:	f85d 7b04 	ldr.w	r7, [sp], #4
  400508:	4770      	bx	lr
	...

0040050c <gfx_mono_set_framebuffer>:
	uint8_t framebuffer[FRAMEBUFFER_SIZE];
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
  40050c:	b480      	push	{r7}
  40050e:	b083      	sub	sp, #12
  400510:	af00      	add	r7, sp, #0
  400512:	6078      	str	r0, [r7, #4]
	fbpointer = framebuffer;
  400514:	4a04      	ldr	r2, [pc, #16]	; (400528 <gfx_mono_set_framebuffer+0x1c>)
  400516:	687b      	ldr	r3, [r7, #4]
  400518:	6013      	str	r3, [r2, #0]
}
  40051a:	bf00      	nop
  40051c:	370c      	adds	r7, #12
  40051e:	46bd      	mov	sp, r7
  400520:	f85d 7b04 	ldr.w	r7, [sp], #4
  400524:	4770      	bx	lr
  400526:	bf00      	nop
  400528:	20401320 	.word	0x20401320

0040052c <gfx_mono_framebuffer_put_byte>:
	gfx_mono_framebuffer_put_byte(0, 0, 0xFF);
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
  40052c:	b480      	push	{r7}
  40052e:	b083      	sub	sp, #12
  400530:	af00      	add	r7, sp, #0
  400532:	4603      	mov	r3, r0
  400534:	71fb      	strb	r3, [r7, #7]
  400536:	460b      	mov	r3, r1
  400538:	71bb      	strb	r3, [r7, #6]
  40053a:	4613      	mov	r3, r2
  40053c:	717b      	strb	r3, [r7, #5]
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  40053e:	4b08      	ldr	r3, [pc, #32]	; (400560 <gfx_mono_framebuffer_put_byte+0x34>)
  400540:	681a      	ldr	r2, [r3, #0]
  400542:	79fb      	ldrb	r3, [r7, #7]
  400544:	01db      	lsls	r3, r3, #7
  400546:	4619      	mov	r1, r3
  400548:	79bb      	ldrb	r3, [r7, #6]
  40054a:	440b      	add	r3, r1
  40054c:	4413      	add	r3, r2
  40054e:	797a      	ldrb	r2, [r7, #5]
  400550:	701a      	strb	r2, [r3, #0]
}
  400552:	bf00      	nop
  400554:	370c      	adds	r7, #12
  400556:	46bd      	mov	sp, r7
  400558:	f85d 7b04 	ldr.w	r7, [sp], #4
  40055c:	4770      	bx	lr
  40055e:	bf00      	nop
  400560:	20401320 	.word	0x20401320

00400564 <gfx_mono_framebuffer_get_byte>:
 * \code
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
  400564:	b480      	push	{r7}
  400566:	b083      	sub	sp, #12
  400568:	af00      	add	r7, sp, #0
  40056a:	4603      	mov	r3, r0
  40056c:	460a      	mov	r2, r1
  40056e:	71fb      	strb	r3, [r7, #7]
  400570:	4613      	mov	r3, r2
  400572:	71bb      	strb	r3, [r7, #6]
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  400574:	4b07      	ldr	r3, [pc, #28]	; (400594 <gfx_mono_framebuffer_get_byte+0x30>)
  400576:	681a      	ldr	r2, [r3, #0]
  400578:	79fb      	ldrb	r3, [r7, #7]
  40057a:	01db      	lsls	r3, r3, #7
  40057c:	4619      	mov	r1, r3
  40057e:	79bb      	ldrb	r3, [r7, #6]
  400580:	440b      	add	r3, r1
  400582:	4413      	add	r3, r2
  400584:	781b      	ldrb	r3, [r3, #0]
}
  400586:	4618      	mov	r0, r3
  400588:	370c      	adds	r7, #12
  40058a:	46bd      	mov	sp, r7
  40058c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400590:	4770      	bx	lr
  400592:	bf00      	nop
  400594:	20401320 	.word	0x20401320

00400598 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  400598:	b590      	push	{r4, r7, lr}
  40059a:	b085      	sub	sp, #20
  40059c:	af00      	add	r7, sp, #0
  40059e:	4604      	mov	r4, r0
  4005a0:	4608      	mov	r0, r1
  4005a2:	4611      	mov	r1, r2
  4005a4:	461a      	mov	r2, r3
  4005a6:	4623      	mov	r3, r4
  4005a8:	71fb      	strb	r3, [r7, #7]
  4005aa:	4603      	mov	r3, r0
  4005ac:	71bb      	strb	r3, [r7, #6]
  4005ae:	460b      	mov	r3, r1
  4005b0:	717b      	strb	r3, [r7, #5]
  4005b2:	4613      	mov	r3, r2
  4005b4:	713b      	strb	r3, [r7, #4]
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  4005b6:	79fa      	ldrb	r2, [r7, #7]
  4005b8:	797b      	ldrb	r3, [r7, #5]
  4005ba:	4413      	add	r3, r2
  4005bc:	2b80      	cmp	r3, #128	; 0x80
  4005be:	dd06      	ble.n	4005ce <gfx_mono_generic_draw_horizontal_line+0x36>
		length = GFX_MONO_LCD_WIDTH - x;
  4005c0:	79fb      	ldrb	r3, [r7, #7]
  4005c2:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
  4005c6:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
  4005ca:	3380      	adds	r3, #128	; 0x80
  4005cc:	717b      	strb	r3, [r7, #5]
	}

	page = y / 8;
  4005ce:	79bb      	ldrb	r3, [r7, #6]
  4005d0:	08db      	lsrs	r3, r3, #3
  4005d2:	73fb      	strb	r3, [r7, #15]
	pixelmask = (1 << (y - (page * 8)));
  4005d4:	79ba      	ldrb	r2, [r7, #6]
  4005d6:	7bfb      	ldrb	r3, [r7, #15]
  4005d8:	00db      	lsls	r3, r3, #3
  4005da:	1ad3      	subs	r3, r2, r3
  4005dc:	2201      	movs	r2, #1
  4005de:	fa02 f303 	lsl.w	r3, r2, r3
  4005e2:	73bb      	strb	r3, [r7, #14]

	if (length == 0) {
  4005e4:	797b      	ldrb	r3, [r7, #5]
  4005e6:	2b00      	cmp	r3, #0
  4005e8:	d066      	beq.n	4006b8 <gfx_mono_generic_draw_horizontal_line+0x120>
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  4005ea:	793b      	ldrb	r3, [r7, #4]
  4005ec:	2b01      	cmp	r3, #1
  4005ee:	d01c      	beq.n	40062a <gfx_mono_generic_draw_horizontal_line+0x92>
  4005f0:	2b02      	cmp	r3, #2
  4005f2:	d05b      	beq.n	4006ac <gfx_mono_generic_draw_horizontal_line+0x114>
  4005f4:	2b00      	cmp	r3, #0
  4005f6:	d03b      	beq.n	400670 <gfx_mono_generic_draw_horizontal_line+0xd8>
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	default:
		break;
  4005f8:	e05f      	b.n	4006ba <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  4005fa:	79fa      	ldrb	r2, [r7, #7]
  4005fc:	797b      	ldrb	r3, [r7, #5]
  4005fe:	4413      	add	r3, r2
  400600:	b2da      	uxtb	r2, r3
  400602:	7bfb      	ldrb	r3, [r7, #15]
  400604:	4611      	mov	r1, r2
  400606:	4618      	mov	r0, r3
  400608:	4b2d      	ldr	r3, [pc, #180]	; (4006c0 <gfx_mono_generic_draw_horizontal_line+0x128>)
  40060a:	4798      	blx	r3
  40060c:	4603      	mov	r3, r0
  40060e:	737b      	strb	r3, [r7, #13]
			temp |= pixelmask;
  400610:	7b7a      	ldrb	r2, [r7, #13]
  400612:	7bbb      	ldrb	r3, [r7, #14]
  400614:	4313      	orrs	r3, r2
  400616:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  400618:	79fa      	ldrb	r2, [r7, #7]
  40061a:	797b      	ldrb	r3, [r7, #5]
  40061c:	4413      	add	r3, r2
  40061e:	b2d9      	uxtb	r1, r3
  400620:	7b7a      	ldrb	r2, [r7, #13]
  400622:	7bf8      	ldrb	r0, [r7, #15]
  400624:	2300      	movs	r3, #0
  400626:	4c27      	ldr	r4, [pc, #156]	; (4006c4 <gfx_mono_generic_draw_horizontal_line+0x12c>)
  400628:	47a0      	blx	r4
		while (length-- > 0) {
  40062a:	797b      	ldrb	r3, [r7, #5]
  40062c:	1e5a      	subs	r2, r3, #1
  40062e:	717a      	strb	r2, [r7, #5]
  400630:	2b00      	cmp	r3, #0
  400632:	d1e2      	bne.n	4005fa <gfx_mono_generic_draw_horizontal_line+0x62>
		break;
  400634:	e041      	b.n	4006ba <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  400636:	79fa      	ldrb	r2, [r7, #7]
  400638:	797b      	ldrb	r3, [r7, #5]
  40063a:	4413      	add	r3, r2
  40063c:	b2da      	uxtb	r2, r3
  40063e:	7bfb      	ldrb	r3, [r7, #15]
  400640:	4611      	mov	r1, r2
  400642:	4618      	mov	r0, r3
  400644:	4b1e      	ldr	r3, [pc, #120]	; (4006c0 <gfx_mono_generic_draw_horizontal_line+0x128>)
  400646:	4798      	blx	r3
  400648:	4603      	mov	r3, r0
  40064a:	737b      	strb	r3, [r7, #13]
			temp &= ~pixelmask;
  40064c:	f997 300e 	ldrsb.w	r3, [r7, #14]
  400650:	43db      	mvns	r3, r3
  400652:	b25a      	sxtb	r2, r3
  400654:	f997 300d 	ldrsb.w	r3, [r7, #13]
  400658:	4013      	ands	r3, r2
  40065a:	b25b      	sxtb	r3, r3
  40065c:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  40065e:	79fa      	ldrb	r2, [r7, #7]
  400660:	797b      	ldrb	r3, [r7, #5]
  400662:	4413      	add	r3, r2
  400664:	b2d9      	uxtb	r1, r3
  400666:	7b7a      	ldrb	r2, [r7, #13]
  400668:	7bf8      	ldrb	r0, [r7, #15]
  40066a:	2300      	movs	r3, #0
  40066c:	4c15      	ldr	r4, [pc, #84]	; (4006c4 <gfx_mono_generic_draw_horizontal_line+0x12c>)
  40066e:	47a0      	blx	r4
		while (length-- > 0) {
  400670:	797b      	ldrb	r3, [r7, #5]
  400672:	1e5a      	subs	r2, r3, #1
  400674:	717a      	strb	r2, [r7, #5]
  400676:	2b00      	cmp	r3, #0
  400678:	d1dd      	bne.n	400636 <gfx_mono_generic_draw_horizontal_line+0x9e>
		break;
  40067a:	e01e      	b.n	4006ba <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  40067c:	79fa      	ldrb	r2, [r7, #7]
  40067e:	797b      	ldrb	r3, [r7, #5]
  400680:	4413      	add	r3, r2
  400682:	b2da      	uxtb	r2, r3
  400684:	7bfb      	ldrb	r3, [r7, #15]
  400686:	4611      	mov	r1, r2
  400688:	4618      	mov	r0, r3
  40068a:	4b0d      	ldr	r3, [pc, #52]	; (4006c0 <gfx_mono_generic_draw_horizontal_line+0x128>)
  40068c:	4798      	blx	r3
  40068e:	4603      	mov	r3, r0
  400690:	737b      	strb	r3, [r7, #13]
			temp ^= pixelmask;
  400692:	7b7a      	ldrb	r2, [r7, #13]
  400694:	7bbb      	ldrb	r3, [r7, #14]
  400696:	4053      	eors	r3, r2
  400698:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  40069a:	79fa      	ldrb	r2, [r7, #7]
  40069c:	797b      	ldrb	r3, [r7, #5]
  40069e:	4413      	add	r3, r2
  4006a0:	b2d9      	uxtb	r1, r3
  4006a2:	7b7a      	ldrb	r2, [r7, #13]
  4006a4:	7bf8      	ldrb	r0, [r7, #15]
  4006a6:	2300      	movs	r3, #0
  4006a8:	4c06      	ldr	r4, [pc, #24]	; (4006c4 <gfx_mono_generic_draw_horizontal_line+0x12c>)
  4006aa:	47a0      	blx	r4
		while (length-- > 0) {
  4006ac:	797b      	ldrb	r3, [r7, #5]
  4006ae:	1e5a      	subs	r2, r3, #1
  4006b0:	717a      	strb	r2, [r7, #5]
  4006b2:	2b00      	cmp	r3, #0
  4006b4:	d1e2      	bne.n	40067c <gfx_mono_generic_draw_horizontal_line+0xe4>
		break;
  4006b6:	e000      	b.n	4006ba <gfx_mono_generic_draw_horizontal_line+0x122>
		return;
  4006b8:	bf00      	nop
	}
}
  4006ba:	3714      	adds	r7, #20
  4006bc:	46bd      	mov	sp, r7
  4006be:	bd90      	pop	{r4, r7, pc}
  4006c0:	00400ad5 	.word	0x00400ad5
  4006c4:	00400a51 	.word	0x00400a51

004006c8 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  4006c8:	b590      	push	{r4, r7, lr}
  4006ca:	b083      	sub	sp, #12
  4006cc:	af00      	add	r7, sp, #0
  4006ce:	4604      	mov	r4, r0
  4006d0:	4608      	mov	r0, r1
  4006d2:	4611      	mov	r1, r2
  4006d4:	461a      	mov	r2, r3
  4006d6:	4623      	mov	r3, r4
  4006d8:	71fb      	strb	r3, [r7, #7]
  4006da:	4603      	mov	r3, r0
  4006dc:	71bb      	strb	r3, [r7, #6]
  4006de:	460b      	mov	r3, r1
  4006e0:	717b      	strb	r3, [r7, #5]
  4006e2:	4613      	mov	r3, r2
  4006e4:	713b      	strb	r3, [r7, #4]
	if (height == 0) {
  4006e6:	793b      	ldrb	r3, [r7, #4]
  4006e8:	2b00      	cmp	r3, #0
  4006ea:	d00f      	beq.n	40070c <gfx_mono_generic_draw_filled_rect+0x44>
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
  4006ec:	e008      	b.n	400700 <gfx_mono_generic_draw_filled_rect+0x38>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  4006ee:	79ba      	ldrb	r2, [r7, #6]
  4006f0:	793b      	ldrb	r3, [r7, #4]
  4006f2:	4413      	add	r3, r2
  4006f4:	b2d9      	uxtb	r1, r3
  4006f6:	7e3b      	ldrb	r3, [r7, #24]
  4006f8:	797a      	ldrb	r2, [r7, #5]
  4006fa:	79f8      	ldrb	r0, [r7, #7]
  4006fc:	4c05      	ldr	r4, [pc, #20]	; (400714 <gfx_mono_generic_draw_filled_rect+0x4c>)
  4006fe:	47a0      	blx	r4
	while (height-- > 0) {
  400700:	793b      	ldrb	r3, [r7, #4]
  400702:	1e5a      	subs	r2, r3, #1
  400704:	713a      	strb	r2, [r7, #4]
  400706:	2b00      	cmp	r3, #0
  400708:	d1f1      	bne.n	4006ee <gfx_mono_generic_draw_filled_rect+0x26>
  40070a:	e000      	b.n	40070e <gfx_mono_generic_draw_filled_rect+0x46>
		return;
  40070c:	bf00      	nop
	}
}
  40070e:	370c      	adds	r7, #12
  400710:	46bd      	mov	sp, r7
  400712:	bd90      	pop	{r4, r7, pc}
  400714:	00400599 	.word	0x00400599

00400718 <gfx_mono_draw_char_progmem>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
static void gfx_mono_draw_char_progmem(const char ch, const gfx_coord_t x,
		const gfx_coord_t y, const struct font *font)
{
  400718:	b580      	push	{r7, lr}
  40071a:	b086      	sub	sp, #24
  40071c:	af00      	add	r7, sp, #0
  40071e:	603b      	str	r3, [r7, #0]
  400720:	4603      	mov	r3, r0
  400722:	71fb      	strb	r3, [r7, #7]
  400724:	460b      	mov	r3, r1
  400726:	71bb      	strb	r3, [r7, #6]
  400728:	4613      	mov	r3, r2
  40072a:	717b      	strb	r3, [r7, #5]
	uint8_t i;

	/* Sanity check on parameters, assert if font is NULL. */
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
  40072c:	79bb      	ldrb	r3, [r7, #6]
  40072e:	743b      	strb	r3, [r7, #16]
	gfx_coord_t inc_y = y;
  400730:	797b      	ldrb	r3, [r7, #5]
  400732:	73fb      	strb	r3, [r7, #15]

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  400734:	683b      	ldr	r3, [r7, #0]
  400736:	7a1b      	ldrb	r3, [r3, #8]
  400738:	08db      	lsrs	r3, r3, #3
  40073a:	74fb      	strb	r3, [r7, #19]
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  40073c:	683b      	ldr	r3, [r7, #0]
  40073e:	7a1b      	ldrb	r3, [r3, #8]
  400740:	f003 0307 	and.w	r3, r3, #7
  400744:	b2db      	uxtb	r3, r3
  400746:	2b00      	cmp	r3, #0
  400748:	d002      	beq.n	400750 <gfx_mono_draw_char_progmem+0x38>
		char_row_size++;
  40074a:	7cfb      	ldrb	r3, [r7, #19]
  40074c:	3301      	adds	r3, #1
  40074e:	74fb      	strb	r3, [r7, #19]
	}

	glyph_data_offset = char_row_size * font->height *
  400750:	7cfb      	ldrb	r3, [r7, #19]
  400752:	b29a      	uxth	r2, r3
  400754:	683b      	ldr	r3, [r7, #0]
  400756:	7a5b      	ldrb	r3, [r3, #9]
  400758:	b29b      	uxth	r3, r3
  40075a:	fb12 f303 	smulbb	r3, r2, r3
  40075e:	b29a      	uxth	r2, r3
			((uint8_t)ch - font->first_char);
  400760:	79fb      	ldrb	r3, [r7, #7]
  400762:	6839      	ldr	r1, [r7, #0]
  400764:	7a89      	ldrb	r1, [r1, #10]
  400766:	1a5b      	subs	r3, r3, r1
	glyph_data_offset = char_row_size * font->height *
  400768:	b29b      	uxth	r3, r3
  40076a:	fb12 f303 	smulbb	r3, r2, r3
  40076e:	81bb      	strh	r3, [r7, #12]
	glyph_data = font->data.progmem + glyph_data_offset;
  400770:	683b      	ldr	r3, [r7, #0]
  400772:	685a      	ldr	r2, [r3, #4]
  400774:	89bb      	ldrh	r3, [r7, #12]
  400776:	4413      	add	r3, r2
  400778:	617b      	str	r3, [r7, #20]
	rows_left = font->height;
  40077a:	683b      	ldr	r3, [r7, #0]
  40077c:	7a5b      	ldrb	r3, [r3, #9]
  40077e:	74bb      	strb	r3, [r7, #18]

	do {
		uint8_t glyph_byte = 0;
  400780:	2300      	movs	r3, #0
  400782:	73bb      	strb	r3, [r7, #14]
		uint8_t pixelsToDraw = font->width;
  400784:	683b      	ldr	r3, [r7, #0]
  400786:	7a1b      	ldrb	r3, [r3, #8]
  400788:	72fb      	strb	r3, [r7, #11]

		for (i = 0; i < pixelsToDraw; i++) {
  40078a:	2300      	movs	r3, #0
  40078c:	747b      	strb	r3, [r7, #17]
  40078e:	e01e      	b.n	4007ce <gfx_mono_draw_char_progmem+0xb6>
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  400790:	7c7b      	ldrb	r3, [r7, #17]
  400792:	f003 0307 	and.w	r3, r3, #7
  400796:	b2db      	uxtb	r3, r3
  400798:	2b00      	cmp	r3, #0
  40079a:	d105      	bne.n	4007a8 <gfx_mono_draw_char_progmem+0x90>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  40079c:	697b      	ldr	r3, [r7, #20]
  40079e:	781b      	ldrb	r3, [r3, #0]
  4007a0:	73bb      	strb	r3, [r7, #14]
				glyph_data++;
  4007a2:	697b      	ldr	r3, [r7, #20]
  4007a4:	3301      	adds	r3, #1
  4007a6:	617b      	str	r3, [r7, #20]
			}

			if ((glyph_byte & 0x80)) {
  4007a8:	f997 300e 	ldrsb.w	r3, [r7, #14]
  4007ac:	2b00      	cmp	r3, #0
  4007ae:	da05      	bge.n	4007bc <gfx_mono_draw_char_progmem+0xa4>
				gfx_mono_draw_pixel(inc_x, inc_y,
  4007b0:	7bf9      	ldrb	r1, [r7, #15]
  4007b2:	7c3b      	ldrb	r3, [r7, #16]
  4007b4:	2201      	movs	r2, #1
  4007b6:	4618      	mov	r0, r3
  4007b8:	4b0e      	ldr	r3, [pc, #56]	; (4007f4 <gfx_mono_draw_char_progmem+0xdc>)
  4007ba:	4798      	blx	r3
						GFX_PIXEL_SET);
			}

			inc_x += 1;
  4007bc:	7c3b      	ldrb	r3, [r7, #16]
  4007be:	3301      	adds	r3, #1
  4007c0:	743b      	strb	r3, [r7, #16]
			glyph_byte <<= 1;
  4007c2:	7bbb      	ldrb	r3, [r7, #14]
  4007c4:	005b      	lsls	r3, r3, #1
  4007c6:	73bb      	strb	r3, [r7, #14]
		for (i = 0; i < pixelsToDraw; i++) {
  4007c8:	7c7b      	ldrb	r3, [r7, #17]
  4007ca:	3301      	adds	r3, #1
  4007cc:	747b      	strb	r3, [r7, #17]
  4007ce:	7c7a      	ldrb	r2, [r7, #17]
  4007d0:	7afb      	ldrb	r3, [r7, #11]
  4007d2:	429a      	cmp	r2, r3
  4007d4:	d3dc      	bcc.n	400790 <gfx_mono_draw_char_progmem+0x78>
		}

		inc_y += 1;
  4007d6:	7bfb      	ldrb	r3, [r7, #15]
  4007d8:	3301      	adds	r3, #1
  4007da:	73fb      	strb	r3, [r7, #15]
		inc_x = x;
  4007dc:	79bb      	ldrb	r3, [r7, #6]
  4007de:	743b      	strb	r3, [r7, #16]
		rows_left--;
  4007e0:	7cbb      	ldrb	r3, [r7, #18]
  4007e2:	3b01      	subs	r3, #1
  4007e4:	74bb      	strb	r3, [r7, #18]
	} while (rows_left > 0);
  4007e6:	7cbb      	ldrb	r3, [r7, #18]
  4007e8:	2b00      	cmp	r3, #0
  4007ea:	d1c9      	bne.n	400780 <gfx_mono_draw_char_progmem+0x68>
}
  4007ec:	bf00      	nop
  4007ee:	3718      	adds	r7, #24
  4007f0:	46bd      	mov	sp, r7
  4007f2:	bd80      	pop	{r7, pc}
  4007f4:	004009b5 	.word	0x004009b5

004007f8 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  4007f8:	b590      	push	{r4, r7, lr}
  4007fa:	b085      	sub	sp, #20
  4007fc:	af02      	add	r7, sp, #8
  4007fe:	603b      	str	r3, [r7, #0]
  400800:	4603      	mov	r3, r0
  400802:	71fb      	strb	r3, [r7, #7]
  400804:	460b      	mov	r3, r1
  400806:	71bb      	strb	r3, [r7, #6]
  400808:	4613      	mov	r3, r2
  40080a:	717b      	strb	r3, [r7, #5]
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  40080c:	683b      	ldr	r3, [r7, #0]
  40080e:	7a1a      	ldrb	r2, [r3, #8]
  400810:	683b      	ldr	r3, [r7, #0]
  400812:	7a5c      	ldrb	r4, [r3, #9]
  400814:	7979      	ldrb	r1, [r7, #5]
  400816:	79b8      	ldrb	r0, [r7, #6]
  400818:	2300      	movs	r3, #0
  40081a:	9300      	str	r3, [sp, #0]
  40081c:	4623      	mov	r3, r4
  40081e:	4c09      	ldr	r4, [pc, #36]	; (400844 <gfx_mono_draw_char+0x4c>)
  400820:	47a0      	blx	r4
			GFX_PIXEL_CLR);

	switch (font->type) {
  400822:	683b      	ldr	r3, [r7, #0]
  400824:	781b      	ldrb	r3, [r3, #0]
  400826:	2b00      	cmp	r3, #0
  400828:	d000      	beq.n	40082c <gfx_mono_draw_char+0x34>

#endif
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
  40082a:	e006      	b.n	40083a <gfx_mono_draw_char+0x42>
		gfx_mono_draw_char_progmem(c, x, y, font);
  40082c:	797a      	ldrb	r2, [r7, #5]
  40082e:	79b9      	ldrb	r1, [r7, #6]
  400830:	79f8      	ldrb	r0, [r7, #7]
  400832:	683b      	ldr	r3, [r7, #0]
  400834:	4c04      	ldr	r4, [pc, #16]	; (400848 <gfx_mono_draw_char+0x50>)
  400836:	47a0      	blx	r4
		break;
  400838:	bf00      	nop
	}
}
  40083a:	bf00      	nop
  40083c:	370c      	adds	r7, #12
  40083e:	46bd      	mov	sp, r7
  400840:	bd90      	pop	{r4, r7, pc}
  400842:	bf00      	nop
  400844:	004006c9 	.word	0x004006c9
  400848:	00400719 	.word	0x00400719

0040084c <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  40084c:	b590      	push	{r4, r7, lr}
  40084e:	b087      	sub	sp, #28
  400850:	af00      	add	r7, sp, #0
  400852:	60f8      	str	r0, [r7, #12]
  400854:	607b      	str	r3, [r7, #4]
  400856:	460b      	mov	r3, r1
  400858:	72fb      	strb	r3, [r7, #11]
  40085a:	4613      	mov	r3, r2
  40085c:	72bb      	strb	r3, [r7, #10]
	/* Save X in order to know where to return to on CR. */
	const gfx_coord_t start_of_string_position_x = x;
  40085e:	7afb      	ldrb	r3, [r7, #11]
  400860:	75fb      	strb	r3, [r7, #23]
	Assert(font != NULL);

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
  400862:	68fb      	ldr	r3, [r7, #12]
  400864:	781b      	ldrb	r3, [r3, #0]
  400866:	2b0a      	cmp	r3, #10
  400868:	d109      	bne.n	40087e <gfx_mono_draw_string+0x32>
			x = start_of_string_position_x;
  40086a:	7dfb      	ldrb	r3, [r7, #23]
  40086c:	72fb      	strb	r3, [r7, #11]
			y += font->height + 1;
  40086e:	687b      	ldr	r3, [r7, #4]
  400870:	7a5a      	ldrb	r2, [r3, #9]
  400872:	7abb      	ldrb	r3, [r7, #10]
  400874:	4413      	add	r3, r2
  400876:	b2db      	uxtb	r3, r3
  400878:	3301      	adds	r3, #1
  40087a:	72bb      	strb	r3, [r7, #10]
  40087c:	e00f      	b.n	40089e <gfx_mono_draw_string+0x52>
		} else if (*str == '\r') {
  40087e:	68fb      	ldr	r3, [r7, #12]
  400880:	781b      	ldrb	r3, [r3, #0]
  400882:	2b0d      	cmp	r3, #13
  400884:	d00b      	beq.n	40089e <gfx_mono_draw_string+0x52>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  400886:	68fb      	ldr	r3, [r7, #12]
  400888:	7818      	ldrb	r0, [r3, #0]
  40088a:	7aba      	ldrb	r2, [r7, #10]
  40088c:	7af9      	ldrb	r1, [r7, #11]
  40088e:	687b      	ldr	r3, [r7, #4]
  400890:	4c08      	ldr	r4, [pc, #32]	; (4008b4 <gfx_mono_draw_string+0x68>)
  400892:	47a0      	blx	r4
			x += font->width;
  400894:	687b      	ldr	r3, [r7, #4]
  400896:	7a1a      	ldrb	r2, [r3, #8]
  400898:	7afb      	ldrb	r3, [r7, #11]
  40089a:	4413      	add	r3, r2
  40089c:	72fb      	strb	r3, [r7, #11]
		}
	} while (*(++str));
  40089e:	68fb      	ldr	r3, [r7, #12]
  4008a0:	3301      	adds	r3, #1
  4008a2:	60fb      	str	r3, [r7, #12]
  4008a4:	68fb      	ldr	r3, [r7, #12]
  4008a6:	781b      	ldrb	r3, [r3, #0]
  4008a8:	2b00      	cmp	r3, #0
  4008aa:	d1da      	bne.n	400862 <gfx_mono_draw_string+0x16>
}
  4008ac:	bf00      	nop
  4008ae:	371c      	adds	r7, #28
  4008b0:	46bd      	mov	sp, r7
  4008b2:	bd90      	pop	{r4, r7, pc}
  4008b4:	004007f9 	.word	0x004007f9

004008b8 <ssd1306_set_page_address>:
 * RAM.
 *
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
  4008b8:	b580      	push	{r7, lr}
  4008ba:	b082      	sub	sp, #8
  4008bc:	af00      	add	r7, sp, #0
  4008be:	4603      	mov	r3, r0
  4008c0:	71fb      	strb	r3, [r7, #7]
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  4008c2:	79fb      	ldrb	r3, [r7, #7]
  4008c4:	f003 030f 	and.w	r3, r3, #15
  4008c8:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4008ca:	79fb      	ldrb	r3, [r7, #7]
  4008cc:	f063 034f 	orn	r3, r3, #79	; 0x4f
  4008d0:	b2db      	uxtb	r3, r3
  4008d2:	4618      	mov	r0, r3
  4008d4:	4b02      	ldr	r3, [pc, #8]	; (4008e0 <ssd1306_set_page_address+0x28>)
  4008d6:	4798      	blx	r3
	
}
  4008d8:	bf00      	nop
  4008da:	3708      	adds	r7, #8
  4008dc:	46bd      	mov	sp, r7
  4008de:	bd80      	pop	{r7, pc}
  4008e0:	004011bd 	.word	0x004011bd

004008e4 <ssd1306_set_column_address>:
 * \brief Set current column in display RAM
 *
 * \param address the column address
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
  4008e4:	b580      	push	{r7, lr}
  4008e6:	b082      	sub	sp, #8
  4008e8:	af00      	add	r7, sp, #0
  4008ea:	4603      	mov	r3, r0
  4008ec:	71fb      	strb	r3, [r7, #7]
	// Make sure the address is 7 bits
	address &= 0x7F;
  4008ee:	79fb      	ldrb	r3, [r7, #7]
  4008f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  4008f4:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  4008f6:	79fb      	ldrb	r3, [r7, #7]
  4008f8:	091b      	lsrs	r3, r3, #4
  4008fa:	b2db      	uxtb	r3, r3
  4008fc:	f043 0310 	orr.w	r3, r3, #16
  400900:	b2db      	uxtb	r3, r3
  400902:	4618      	mov	r0, r3
  400904:	4b06      	ldr	r3, [pc, #24]	; (400920 <ssd1306_set_column_address+0x3c>)
  400906:	4798      	blx	r3
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  400908:	79fb      	ldrb	r3, [r7, #7]
  40090a:	f003 030f 	and.w	r3, r3, #15
  40090e:	b2db      	uxtb	r3, r3
  400910:	4618      	mov	r0, r3
  400912:	4b03      	ldr	r3, [pc, #12]	; (400920 <ssd1306_set_column_address+0x3c>)
  400914:	4798      	blx	r3
}
  400916:	bf00      	nop
  400918:	3708      	adds	r7, #8
  40091a:	46bd      	mov	sp, r7
  40091c:	bd80      	pop	{r7, pc}
  40091e:	bf00      	nop
  400920:	004011bd 	.word	0x004011bd

00400924 <ssd1306_set_display_start_line_address>:
 * \brief Set the display start draw line address
 *
 * This function will set which line should be the start draw line for the OLED.
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
  400924:	b580      	push	{r7, lr}
  400926:	b082      	sub	sp, #8
  400928:	af00      	add	r7, sp, #0
  40092a:	4603      	mov	r3, r0
  40092c:	71fb      	strb	r3, [r7, #7]
	// Make sure address is 6 bits
	address &= 0x3F;
  40092e:	79fb      	ldrb	r3, [r7, #7]
  400930:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  400934:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  400936:	79fb      	ldrb	r3, [r7, #7]
  400938:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40093c:	b2db      	uxtb	r3, r3
  40093e:	4618      	mov	r0, r3
  400940:	4b02      	ldr	r3, [pc, #8]	; (40094c <ssd1306_set_display_start_line_address+0x28>)
  400942:	4798      	blx	r3
}
  400944:	bf00      	nop
  400946:	3708      	adds	r7, #8
  400948:	46bd      	mov	sp, r7
  40094a:	bd80      	pop	{r7, pc}
  40094c:	004011bd 	.word	0x004011bd

00400950 <gfx_mono_ssd1306_init>:
 * It will also write the graphic controller RAM to all zeroes.
 *
 * \note This function will clear the contents of the display.
 */
void gfx_mono_ssd1306_init(void)
{
  400950:	b590      	push	{r4, r7, lr}
  400952:	b083      	sub	sp, #12
  400954:	af00      	add	r7, sp, #0
	uint8_t page;
	uint8_t column;

#ifdef CONFIG_SSD1306_FRAMEBUFFER
	gfx_mono_set_framebuffer(framebuffer);
  400956:	4812      	ldr	r0, [pc, #72]	; (4009a0 <gfx_mono_ssd1306_init+0x50>)
  400958:	4b12      	ldr	r3, [pc, #72]	; (4009a4 <gfx_mono_ssd1306_init+0x54>)
  40095a:	4798      	blx	r3
#endif

	/* Initialize the low-level display controller. */
	ssd1306_init();
  40095c:	4b12      	ldr	r3, [pc, #72]	; (4009a8 <gfx_mono_ssd1306_init+0x58>)
  40095e:	4798      	blx	r3

	/* Set display to output data from line 0 */
	ssd1306_set_display_start_line_address(0);
  400960:	2000      	movs	r0, #0
  400962:	4b12      	ldr	r3, [pc, #72]	; (4009ac <gfx_mono_ssd1306_init+0x5c>)
  400964:	4798      	blx	r3

	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400966:	2300      	movs	r3, #0
  400968:	71fb      	strb	r3, [r7, #7]
  40096a:	e012      	b.n	400992 <gfx_mono_ssd1306_init+0x42>
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  40096c:	2300      	movs	r3, #0
  40096e:	71bb      	strb	r3, [r7, #6]
  400970:	e008      	b.n	400984 <gfx_mono_ssd1306_init+0x34>
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400972:	79b9      	ldrb	r1, [r7, #6]
  400974:	79f8      	ldrb	r0, [r7, #7]
  400976:	2301      	movs	r3, #1
  400978:	2200      	movs	r2, #0
  40097a:	4c0d      	ldr	r4, [pc, #52]	; (4009b0 <gfx_mono_ssd1306_init+0x60>)
  40097c:	47a0      	blx	r4
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  40097e:	79bb      	ldrb	r3, [r7, #6]
  400980:	3301      	adds	r3, #1
  400982:	71bb      	strb	r3, [r7, #6]
  400984:	f997 3006 	ldrsb.w	r3, [r7, #6]
  400988:	2b00      	cmp	r3, #0
  40098a:	daf2      	bge.n	400972 <gfx_mono_ssd1306_init+0x22>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  40098c:	79fb      	ldrb	r3, [r7, #7]
  40098e:	3301      	adds	r3, #1
  400990:	71fb      	strb	r3, [r7, #7]
  400992:	79fb      	ldrb	r3, [r7, #7]
  400994:	2b03      	cmp	r3, #3
  400996:	d9e9      	bls.n	40096c <gfx_mono_ssd1306_init+0x1c>
		}
	}
}
  400998:	bf00      	nop
  40099a:	370c      	adds	r7, #12
  40099c:	46bd      	mov	sp, r7
  40099e:	bd90      	pop	{r4, r7, pc}
  4009a0:	20401324 	.word	0x20401324
  4009a4:	0040050d 	.word	0x0040050d
  4009a8:	0040110d 	.word	0x0040110d
  4009ac:	00400925 	.word	0x00400925
  4009b0:	00400a51 	.word	0x00400a51

004009b4 <gfx_mono_ssd1306_draw_pixel>:
	gfx_mono_ssd1306_draw_pixel(10, 10, GFX_PIXEL_XOR);
\endcode
 */
void gfx_mono_ssd1306_draw_pixel(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t color)
{
  4009b4:	b590      	push	{r4, r7, lr}
  4009b6:	b085      	sub	sp, #20
  4009b8:	af00      	add	r7, sp, #0
  4009ba:	4603      	mov	r3, r0
  4009bc:	71fb      	strb	r3, [r7, #7]
  4009be:	460b      	mov	r3, r1
  4009c0:	71bb      	strb	r3, [r7, #6]
  4009c2:	4613      	mov	r3, r2
  4009c4:	717b      	strb	r3, [r7, #5]
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  4009c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4009ca:	2b00      	cmp	r3, #0
  4009cc:	db38      	blt.n	400a40 <gfx_mono_ssd1306_draw_pixel+0x8c>
  4009ce:	79bb      	ldrb	r3, [r7, #6]
  4009d0:	2b1f      	cmp	r3, #31
  4009d2:	d835      	bhi.n	400a40 <gfx_mono_ssd1306_draw_pixel+0x8c>
		return;
	}

	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  4009d4:	79bb      	ldrb	r3, [r7, #6]
  4009d6:	08db      	lsrs	r3, r3, #3
  4009d8:	73bb      	strb	r3, [r7, #14]
	pixel_mask = (1 << (y - (page * 8)));
  4009da:	79ba      	ldrb	r2, [r7, #6]
  4009dc:	7bbb      	ldrb	r3, [r7, #14]
  4009de:	00db      	lsls	r3, r3, #3
  4009e0:	1ad3      	subs	r3, r2, r3
  4009e2:	2201      	movs	r2, #1
  4009e4:	fa02 f303 	lsl.w	r3, r2, r3
  4009e8:	737b      	strb	r3, [r7, #13]
	/*
	 * Read the page containing the pixel in interest, then perform the
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = gfx_mono_get_byte(page, x);
  4009ea:	79fa      	ldrb	r2, [r7, #7]
  4009ec:	7bbb      	ldrb	r3, [r7, #14]
  4009ee:	4611      	mov	r1, r2
  4009f0:	4618      	mov	r0, r3
  4009f2:	4b15      	ldr	r3, [pc, #84]	; (400a48 <gfx_mono_ssd1306_draw_pixel+0x94>)
  4009f4:	4798      	blx	r3
  4009f6:	4603      	mov	r3, r0
  4009f8:	73fb      	strb	r3, [r7, #15]

	switch (color) {
  4009fa:	797b      	ldrb	r3, [r7, #5]
  4009fc:	2b01      	cmp	r3, #1
  4009fe:	d004      	beq.n	400a0a <gfx_mono_ssd1306_draw_pixel+0x56>
  400a00:	2b02      	cmp	r3, #2
  400a02:	d011      	beq.n	400a28 <gfx_mono_ssd1306_draw_pixel+0x74>
  400a04:	2b00      	cmp	r3, #0
  400a06:	d005      	beq.n	400a14 <gfx_mono_ssd1306_draw_pixel+0x60>
	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
		break;

	default:
		break;
  400a08:	e013      	b.n	400a32 <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value |= pixel_mask;
  400a0a:	7bfa      	ldrb	r2, [r7, #15]
  400a0c:	7b7b      	ldrb	r3, [r7, #13]
  400a0e:	4313      	orrs	r3, r2
  400a10:	73fb      	strb	r3, [r7, #15]
		break;
  400a12:	e00e      	b.n	400a32 <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value &= ~pixel_mask;
  400a14:	f997 300d 	ldrsb.w	r3, [r7, #13]
  400a18:	43db      	mvns	r3, r3
  400a1a:	b25a      	sxtb	r2, r3
  400a1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
  400a20:	4013      	ands	r3, r2
  400a22:	b25b      	sxtb	r3, r3
  400a24:	73fb      	strb	r3, [r7, #15]
		break;
  400a26:	e004      	b.n	400a32 <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value ^= pixel_mask;
  400a28:	7bfa      	ldrb	r2, [r7, #15]
  400a2a:	7b7b      	ldrb	r3, [r7, #13]
  400a2c:	4053      	eors	r3, r2
  400a2e:	73fb      	strb	r3, [r7, #15]
		break;
  400a30:	bf00      	nop
	}

	gfx_mono_put_byte(page, x, pixel_value);
  400a32:	7bfa      	ldrb	r2, [r7, #15]
  400a34:	79f9      	ldrb	r1, [r7, #7]
  400a36:	7bb8      	ldrb	r0, [r7, #14]
  400a38:	2300      	movs	r3, #0
  400a3a:	4c04      	ldr	r4, [pc, #16]	; (400a4c <gfx_mono_ssd1306_draw_pixel+0x98>)
  400a3c:	47a0      	blx	r4
  400a3e:	e000      	b.n	400a42 <gfx_mono_ssd1306_draw_pixel+0x8e>
		return;
  400a40:	bf00      	nop
}
  400a42:	3714      	adds	r7, #20
  400a44:	46bd      	mov	sp, r7
  400a46:	bd90      	pop	{r4, r7, pc}
  400a48:	00400ad5 	.word	0x00400ad5
  400a4c:	00400a51 	.word	0x00400a51

00400a50 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  400a50:	b590      	push	{r4, r7, lr}
  400a52:	b083      	sub	sp, #12
  400a54:	af00      	add	r7, sp, #0
  400a56:	4604      	mov	r4, r0
  400a58:	4608      	mov	r0, r1
  400a5a:	4611      	mov	r1, r2
  400a5c:	461a      	mov	r2, r3
  400a5e:	4623      	mov	r3, r4
  400a60:	71fb      	strb	r3, [r7, #7]
  400a62:	4603      	mov	r3, r0
  400a64:	71bb      	strb	r3, [r7, #6]
  400a66:	460b      	mov	r3, r1
  400a68:	717b      	strb	r3, [r7, #5]
  400a6a:	4613      	mov	r3, r2
  400a6c:	713b      	strb	r3, [r7, #4]
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  400a6e:	793b      	ldrb	r3, [r7, #4]
  400a70:	f083 0301 	eor.w	r3, r3, #1
  400a74:	b2db      	uxtb	r3, r3
  400a76:	2b00      	cmp	r3, #0
  400a78:	d00a      	beq.n	400a90 <gfx_mono_ssd1306_put_byte+0x40>
  400a7a:	79ba      	ldrb	r2, [r7, #6]
  400a7c:	79fb      	ldrb	r3, [r7, #7]
  400a7e:	4611      	mov	r1, r2
  400a80:	4618      	mov	r0, r3
  400a82:	4b0f      	ldr	r3, [pc, #60]	; (400ac0 <gfx_mono_ssd1306_put_byte+0x70>)
  400a84:	4798      	blx	r3
  400a86:	4603      	mov	r3, r0
  400a88:	461a      	mov	r2, r3
  400a8a:	797b      	ldrb	r3, [r7, #5]
  400a8c:	4293      	cmp	r3, r2
  400a8e:	d012      	beq.n	400ab6 <gfx_mono_ssd1306_put_byte+0x66>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  400a90:	797a      	ldrb	r2, [r7, #5]
  400a92:	79b9      	ldrb	r1, [r7, #6]
  400a94:	79fb      	ldrb	r3, [r7, #7]
  400a96:	4618      	mov	r0, r3
  400a98:	4b0a      	ldr	r3, [pc, #40]	; (400ac4 <gfx_mono_ssd1306_put_byte+0x74>)
  400a9a:	4798      	blx	r3
#endif

	ssd1306_set_page_address(page);
  400a9c:	79fb      	ldrb	r3, [r7, #7]
  400a9e:	4618      	mov	r0, r3
  400aa0:	4b09      	ldr	r3, [pc, #36]	; (400ac8 <gfx_mono_ssd1306_put_byte+0x78>)
  400aa2:	4798      	blx	r3
	ssd1306_set_column_address(column);
  400aa4:	79bb      	ldrb	r3, [r7, #6]
  400aa6:	4618      	mov	r0, r3
  400aa8:	4b08      	ldr	r3, [pc, #32]	; (400acc <gfx_mono_ssd1306_put_byte+0x7c>)
  400aaa:	4798      	blx	r3

	ssd1306_write_data(data);
  400aac:	797b      	ldrb	r3, [r7, #5]
  400aae:	4618      	mov	r0, r3
  400ab0:	4b07      	ldr	r3, [pc, #28]	; (400ad0 <gfx_mono_ssd1306_put_byte+0x80>)
  400ab2:	4798      	blx	r3
  400ab4:	e000      	b.n	400ab8 <gfx_mono_ssd1306_put_byte+0x68>
		return;
  400ab6:	bf00      	nop
}
  400ab8:	370c      	adds	r7, #12
  400aba:	46bd      	mov	sp, r7
  400abc:	bd90      	pop	{r4, r7, pc}
  400abe:	bf00      	nop
  400ac0:	00400565 	.word	0x00400565
  400ac4:	0040052d 	.word	0x0040052d
  400ac8:	004008b9 	.word	0x004008b9
  400acc:	004008e5 	.word	0x004008e5
  400ad0:	00401261 	.word	0x00401261

00400ad4 <gfx_mono_ssd1306_get_byte>:
 * \code
	data = gfx_mono_ssd1306_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
  400ad4:	b580      	push	{r7, lr}
  400ad6:	b082      	sub	sp, #8
  400ad8:	af00      	add	r7, sp, #0
  400ada:	4603      	mov	r3, r0
  400adc:	460a      	mov	r2, r1
  400ade:	71fb      	strb	r3, [r7, #7]
  400ae0:	4613      	mov	r3, r2
  400ae2:	71bb      	strb	r3, [r7, #6]
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  400ae4:	79ba      	ldrb	r2, [r7, #6]
  400ae6:	79fb      	ldrb	r3, [r7, #7]
  400ae8:	4611      	mov	r1, r2
  400aea:	4618      	mov	r0, r3
  400aec:	4b03      	ldr	r3, [pc, #12]	; (400afc <gfx_mono_ssd1306_get_byte+0x28>)
  400aee:	4798      	blx	r3
  400af0:	4603      	mov	r3, r0
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  400af2:	4618      	mov	r0, r3
  400af4:	3708      	adds	r7, #8
  400af6:	46bd      	mov	sp, r7
  400af8:	bd80      	pop	{r7, pc}
  400afa:	bf00      	nop
  400afc:	00400565 	.word	0x00400565

00400b00 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400b00:	b480      	push	{r7}
  400b02:	b083      	sub	sp, #12
  400b04:	af00      	add	r7, sp, #0
  400b06:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400b08:	687b      	ldr	r3, [r7, #4]
  400b0a:	2b07      	cmp	r3, #7
  400b0c:	d825      	bhi.n	400b5a <osc_get_rate+0x5a>
  400b0e:	a201      	add	r2, pc, #4	; (adr r2, 400b14 <osc_get_rate+0x14>)
  400b10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400b14:	00400b35 	.word	0x00400b35
  400b18:	00400b3b 	.word	0x00400b3b
  400b1c:	00400b41 	.word	0x00400b41
  400b20:	00400b47 	.word	0x00400b47
  400b24:	00400b4b 	.word	0x00400b4b
  400b28:	00400b4f 	.word	0x00400b4f
  400b2c:	00400b53 	.word	0x00400b53
  400b30:	00400b57 	.word	0x00400b57
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400b34:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400b38:	e010      	b.n	400b5c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400b3a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400b3e:	e00d      	b.n	400b5c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400b40:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400b44:	e00a      	b.n	400b5c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400b46:	4b08      	ldr	r3, [pc, #32]	; (400b68 <osc_get_rate+0x68>)
  400b48:	e008      	b.n	400b5c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400b4a:	4b08      	ldr	r3, [pc, #32]	; (400b6c <osc_get_rate+0x6c>)
  400b4c:	e006      	b.n	400b5c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400b4e:	4b08      	ldr	r3, [pc, #32]	; (400b70 <osc_get_rate+0x70>)
  400b50:	e004      	b.n	400b5c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400b52:	4b07      	ldr	r3, [pc, #28]	; (400b70 <osc_get_rate+0x70>)
  400b54:	e002      	b.n	400b5c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400b56:	4b06      	ldr	r3, [pc, #24]	; (400b70 <osc_get_rate+0x70>)
  400b58:	e000      	b.n	400b5c <osc_get_rate+0x5c>
	}

	return 0;
  400b5a:	2300      	movs	r3, #0
}
  400b5c:	4618      	mov	r0, r3
  400b5e:	370c      	adds	r7, #12
  400b60:	46bd      	mov	sp, r7
  400b62:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b66:	4770      	bx	lr
  400b68:	003d0900 	.word	0x003d0900
  400b6c:	007a1200 	.word	0x007a1200
  400b70:	00b71b00 	.word	0x00b71b00

00400b74 <sysclk_get_main_hz>:
{
  400b74:	b580      	push	{r7, lr}
  400b76:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  400b78:	2006      	movs	r0, #6
  400b7a:	4b05      	ldr	r3, [pc, #20]	; (400b90 <sysclk_get_main_hz+0x1c>)
  400b7c:	4798      	blx	r3
  400b7e:	4602      	mov	r2, r0
  400b80:	4613      	mov	r3, r2
  400b82:	009b      	lsls	r3, r3, #2
  400b84:	4413      	add	r3, r2
  400b86:	009a      	lsls	r2, r3, #2
  400b88:	4413      	add	r3, r2
}
  400b8a:	4618      	mov	r0, r3
  400b8c:	bd80      	pop	{r7, pc}
  400b8e:	bf00      	nop
  400b90:	00400b01 	.word	0x00400b01

00400b94 <sysclk_get_cpu_hz>:
{
  400b94:	b580      	push	{r7, lr}
  400b96:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  400b98:	4b02      	ldr	r3, [pc, #8]	; (400ba4 <sysclk_get_cpu_hz+0x10>)
  400b9a:	4798      	blx	r3
  400b9c:	4603      	mov	r3, r0
}
  400b9e:	4618      	mov	r0, r3
  400ba0:	bd80      	pop	{r7, pc}
  400ba2:	bf00      	nop
  400ba4:	00400b75 	.word	0x00400b75

00400ba8 <sysclk_get_peripheral_hz>:
{
  400ba8:	b580      	push	{r7, lr}
  400baa:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  400bac:	4b02      	ldr	r3, [pc, #8]	; (400bb8 <sysclk_get_peripheral_hz+0x10>)
  400bae:	4798      	blx	r3
  400bb0:	4603      	mov	r3, r0
  400bb2:	085b      	lsrs	r3, r3, #1
}
  400bb4:	4618      	mov	r0, r3
  400bb6:	bd80      	pop	{r7, pc}
  400bb8:	00400b75 	.word	0x00400b75

00400bbc <ioport_enable_pin>:
 * IOPORT_CREATE_PIN().
 *
 * \param pin  IOPORT pin to enable
 */
static inline void ioport_enable_pin(ioport_pin_t pin)
{
  400bbc:	b480      	push	{r7}
  400bbe:	b089      	sub	sp, #36	; 0x24
  400bc0:	af00      	add	r7, sp, #0
  400bc2:	6078      	str	r0, [r7, #4]
  400bc4:	687b      	ldr	r3, [r7, #4]
  400bc6:	61fb      	str	r3, [r7, #28]
  400bc8:	69fb      	ldr	r3, [r7, #28]
  400bca:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400bcc:	69bb      	ldr	r3, [r7, #24]
  400bce:	095a      	lsrs	r2, r3, #5
  400bd0:	69fb      	ldr	r3, [r7, #28]
  400bd2:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400bd4:	697b      	ldr	r3, [r7, #20]
  400bd6:	f003 031f 	and.w	r3, r3, #31
  400bda:	2101      	movs	r1, #1
  400bdc:	fa01 f303 	lsl.w	r3, r1, r3
  400be0:	613a      	str	r2, [r7, #16]
  400be2:	60fb      	str	r3, [r7, #12]
  400be4:	693b      	ldr	r3, [r7, #16]
  400be6:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400be8:	68ba      	ldr	r2, [r7, #8]
  400bea:	4b06      	ldr	r3, [pc, #24]	; (400c04 <ioport_enable_pin+0x48>)
  400bec:	4413      	add	r3, r2
  400bee:	025b      	lsls	r3, r3, #9
  400bf0:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_enable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  400bf2:	68fb      	ldr	r3, [r7, #12]
  400bf4:	6013      	str	r3, [r2, #0]
	arch_ioport_enable_pin(pin);
}
  400bf6:	bf00      	nop
  400bf8:	3724      	adds	r7, #36	; 0x24
  400bfa:	46bd      	mov	sp, r7
  400bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c00:	4770      	bx	lr
  400c02:	bf00      	nop
  400c04:	00200707 	.word	0x00200707

00400c08 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  400c08:	b480      	push	{r7}
  400c0a:	b08d      	sub	sp, #52	; 0x34
  400c0c:	af00      	add	r7, sp, #0
  400c0e:	6078      	str	r0, [r7, #4]
  400c10:	6039      	str	r1, [r7, #0]
  400c12:	687b      	ldr	r3, [r7, #4]
  400c14:	62fb      	str	r3, [r7, #44]	; 0x2c
  400c16:	683b      	ldr	r3, [r7, #0]
  400c18:	62bb      	str	r3, [r7, #40]	; 0x28
  400c1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400c1c:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  400c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400c20:	095a      	lsrs	r2, r3, #5
  400c22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400c24:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  400c26:	6a3b      	ldr	r3, [r7, #32]
  400c28:	f003 031f 	and.w	r3, r3, #31
  400c2c:	2101      	movs	r1, #1
  400c2e:	fa01 f303 	lsl.w	r3, r1, r3
  400c32:	61fa      	str	r2, [r7, #28]
  400c34:	61bb      	str	r3, [r7, #24]
  400c36:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400c38:	617b      	str	r3, [r7, #20]
  400c3a:	69fb      	ldr	r3, [r7, #28]
  400c3c:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400c3e:	693a      	ldr	r2, [r7, #16]
  400c40:	4b37      	ldr	r3, [pc, #220]	; (400d20 <ioport_set_pin_mode+0x118>)
  400c42:	4413      	add	r3, r2
  400c44:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  400c46:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  400c48:	697b      	ldr	r3, [r7, #20]
  400c4a:	f003 0308 	and.w	r3, r3, #8
  400c4e:	2b00      	cmp	r3, #0
  400c50:	d003      	beq.n	400c5a <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  400c52:	68fb      	ldr	r3, [r7, #12]
  400c54:	69ba      	ldr	r2, [r7, #24]
  400c56:	665a      	str	r2, [r3, #100]	; 0x64
  400c58:	e002      	b.n	400c60 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  400c5a:	68fb      	ldr	r3, [r7, #12]
  400c5c:	69ba      	ldr	r2, [r7, #24]
  400c5e:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  400c60:	697b      	ldr	r3, [r7, #20]
  400c62:	f003 0310 	and.w	r3, r3, #16
  400c66:	2b00      	cmp	r3, #0
  400c68:	d004      	beq.n	400c74 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  400c6a:	68fb      	ldr	r3, [r7, #12]
  400c6c:	69ba      	ldr	r2, [r7, #24]
  400c6e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  400c72:	e003      	b.n	400c7c <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  400c74:	68fb      	ldr	r3, [r7, #12]
  400c76:	69ba      	ldr	r2, [r7, #24]
  400c78:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  400c7c:	697b      	ldr	r3, [r7, #20]
  400c7e:	f003 0320 	and.w	r3, r3, #32
  400c82:	2b00      	cmp	r3, #0
  400c84:	d003      	beq.n	400c8e <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  400c86:	68fb      	ldr	r3, [r7, #12]
  400c88:	69ba      	ldr	r2, [r7, #24]
  400c8a:	651a      	str	r2, [r3, #80]	; 0x50
  400c8c:	e002      	b.n	400c94 <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  400c8e:	68fb      	ldr	r3, [r7, #12]
  400c90:	69ba      	ldr	r2, [r7, #24]
  400c92:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  400c94:	697b      	ldr	r3, [r7, #20]
  400c96:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  400c9a:	2b00      	cmp	r3, #0
  400c9c:	d003      	beq.n	400ca6 <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  400c9e:	68fb      	ldr	r3, [r7, #12]
  400ca0:	69ba      	ldr	r2, [r7, #24]
  400ca2:	621a      	str	r2, [r3, #32]
  400ca4:	e002      	b.n	400cac <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  400ca6:	68fb      	ldr	r3, [r7, #12]
  400ca8:	69ba      	ldr	r2, [r7, #24]
  400caa:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  400cac:	697b      	ldr	r3, [r7, #20]
  400cae:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400cb2:	2b00      	cmp	r3, #0
  400cb4:	d004      	beq.n	400cc0 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400cb6:	68fb      	ldr	r3, [r7, #12]
  400cb8:	69ba      	ldr	r2, [r7, #24]
  400cba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  400cbe:	e003      	b.n	400cc8 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400cc0:	68fb      	ldr	r3, [r7, #12]
  400cc2:	69ba      	ldr	r2, [r7, #24]
  400cc4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400cc8:	697b      	ldr	r3, [r7, #20]
  400cca:	f003 0301 	and.w	r3, r3, #1
  400cce:	2b00      	cmp	r3, #0
  400cd0:	d006      	beq.n	400ce0 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  400cd2:	68fb      	ldr	r3, [r7, #12]
  400cd4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400cd6:	69bb      	ldr	r3, [r7, #24]
  400cd8:	431a      	orrs	r2, r3
  400cda:	68fb      	ldr	r3, [r7, #12]
  400cdc:	671a      	str	r2, [r3, #112]	; 0x70
  400cde:	e006      	b.n	400cee <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400ce0:	68fb      	ldr	r3, [r7, #12]
  400ce2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400ce4:	69bb      	ldr	r3, [r7, #24]
  400ce6:	43db      	mvns	r3, r3
  400ce8:	401a      	ands	r2, r3
  400cea:	68fb      	ldr	r3, [r7, #12]
  400cec:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  400cee:	697b      	ldr	r3, [r7, #20]
  400cf0:	f003 0302 	and.w	r3, r3, #2
  400cf4:	2b00      	cmp	r3, #0
  400cf6:	d006      	beq.n	400d06 <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  400cf8:	68fb      	ldr	r3, [r7, #12]
  400cfa:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400cfc:	69bb      	ldr	r3, [r7, #24]
  400cfe:	431a      	orrs	r2, r3
  400d00:	68fb      	ldr	r3, [r7, #12]
  400d02:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  400d04:	e006      	b.n	400d14 <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400d06:	68fb      	ldr	r3, [r7, #12]
  400d08:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400d0a:	69bb      	ldr	r3, [r7, #24]
  400d0c:	43db      	mvns	r3, r3
  400d0e:	401a      	ands	r2, r3
  400d10:	68fb      	ldr	r3, [r7, #12]
  400d12:	675a      	str	r2, [r3, #116]	; 0x74
  400d14:	bf00      	nop
  400d16:	3734      	adds	r7, #52	; 0x34
  400d18:	46bd      	mov	sp, r7
  400d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d1e:	4770      	bx	lr
  400d20:	00200707 	.word	0x00200707

00400d24 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  400d24:	b480      	push	{r7}
  400d26:	b08d      	sub	sp, #52	; 0x34
  400d28:	af00      	add	r7, sp, #0
  400d2a:	6078      	str	r0, [r7, #4]
  400d2c:	460b      	mov	r3, r1
  400d2e:	70fb      	strb	r3, [r7, #3]
  400d30:	687b      	ldr	r3, [r7, #4]
  400d32:	62fb      	str	r3, [r7, #44]	; 0x2c
  400d34:	78fb      	ldrb	r3, [r7, #3]
  400d36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  400d3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400d3c:	627b      	str	r3, [r7, #36]	; 0x24
  400d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400d40:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  400d42:	6a3b      	ldr	r3, [r7, #32]
  400d44:	095b      	lsrs	r3, r3, #5
  400d46:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400d48:	69fa      	ldr	r2, [r7, #28]
  400d4a:	4b17      	ldr	r3, [pc, #92]	; (400da8 <ioport_set_pin_dir+0x84>)
  400d4c:	4413      	add	r3, r2
  400d4e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400d50:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  400d52:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400d56:	2b01      	cmp	r3, #1
  400d58:	d109      	bne.n	400d6e <ioport_set_pin_dir+0x4a>
  400d5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400d5c:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  400d5e:	697b      	ldr	r3, [r7, #20]
  400d60:	f003 031f 	and.w	r3, r3, #31
  400d64:	2201      	movs	r2, #1
  400d66:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400d68:	69bb      	ldr	r3, [r7, #24]
  400d6a:	611a      	str	r2, [r3, #16]
  400d6c:	e00c      	b.n	400d88 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  400d6e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400d72:	2b00      	cmp	r3, #0
  400d74:	d108      	bne.n	400d88 <ioport_set_pin_dir+0x64>
  400d76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400d78:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  400d7a:	693b      	ldr	r3, [r7, #16]
  400d7c:	f003 031f 	and.w	r3, r3, #31
  400d80:	2201      	movs	r2, #1
  400d82:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400d84:	69bb      	ldr	r3, [r7, #24]
  400d86:	615a      	str	r2, [r3, #20]
  400d88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400d8a:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  400d8c:	68fb      	ldr	r3, [r7, #12]
  400d8e:	f003 031f 	and.w	r3, r3, #31
  400d92:	2201      	movs	r2, #1
  400d94:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400d96:	69bb      	ldr	r3, [r7, #24]
  400d98:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  400d9c:	bf00      	nop
  400d9e:	3734      	adds	r7, #52	; 0x34
  400da0:	46bd      	mov	sp, r7
  400da2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400da6:	4770      	bx	lr
  400da8:	00200707 	.word	0x00200707

00400dac <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  400dac:	b480      	push	{r7}
  400dae:	b08b      	sub	sp, #44	; 0x2c
  400db0:	af00      	add	r7, sp, #0
  400db2:	6078      	str	r0, [r7, #4]
  400db4:	460b      	mov	r3, r1
  400db6:	70fb      	strb	r3, [r7, #3]
  400db8:	687b      	ldr	r3, [r7, #4]
  400dba:	627b      	str	r3, [r7, #36]	; 0x24
  400dbc:	78fb      	ldrb	r3, [r7, #3]
  400dbe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  400dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400dc4:	61fb      	str	r3, [r7, #28]
  400dc6:	69fb      	ldr	r3, [r7, #28]
  400dc8:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  400dca:	69bb      	ldr	r3, [r7, #24]
  400dcc:	095b      	lsrs	r3, r3, #5
  400dce:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400dd0:	697a      	ldr	r2, [r7, #20]
  400dd2:	4b10      	ldr	r3, [pc, #64]	; (400e14 <ioport_set_pin_level+0x68>)
  400dd4:	4413      	add	r3, r2
  400dd6:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400dd8:	613b      	str	r3, [r7, #16]

	if (level) {
  400dda:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  400dde:	2b00      	cmp	r3, #0
  400de0:	d009      	beq.n	400df6 <ioport_set_pin_level+0x4a>
  400de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400de4:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  400de6:	68fb      	ldr	r3, [r7, #12]
  400de8:	f003 031f 	and.w	r3, r3, #31
  400dec:	2201      	movs	r2, #1
  400dee:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400df0:	693b      	ldr	r3, [r7, #16]
  400df2:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  400df4:	e008      	b.n	400e08 <ioport_set_pin_level+0x5c>
  400df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400df8:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  400dfa:	68bb      	ldr	r3, [r7, #8]
  400dfc:	f003 031f 	and.w	r3, r3, #31
  400e00:	2201      	movs	r2, #1
  400e02:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400e04:	693b      	ldr	r3, [r7, #16]
  400e06:	635a      	str	r2, [r3, #52]	; 0x34
  400e08:	bf00      	nop
  400e0a:	372c      	adds	r7, #44	; 0x2c
  400e0c:	46bd      	mov	sp, r7
  400e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e12:	4770      	bx	lr
  400e14:	00200707 	.word	0x00200707

00400e18 <spi_reset>:
{
  400e18:	b480      	push	{r7}
  400e1a:	b083      	sub	sp, #12
  400e1c:	af00      	add	r7, sp, #0
  400e1e:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  400e20:	687b      	ldr	r3, [r7, #4]
  400e22:	2280      	movs	r2, #128	; 0x80
  400e24:	601a      	str	r2, [r3, #0]
}
  400e26:	bf00      	nop
  400e28:	370c      	adds	r7, #12
  400e2a:	46bd      	mov	sp, r7
  400e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e30:	4770      	bx	lr

00400e32 <spi_enable>:
{
  400e32:	b480      	push	{r7}
  400e34:	b083      	sub	sp, #12
  400e36:	af00      	add	r7, sp, #0
  400e38:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400e3a:	687b      	ldr	r3, [r7, #4]
  400e3c:	2201      	movs	r2, #1
  400e3e:	601a      	str	r2, [r3, #0]
}
  400e40:	bf00      	nop
  400e42:	370c      	adds	r7, #12
  400e44:	46bd      	mov	sp, r7
  400e46:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e4a:	4770      	bx	lr

00400e4c <spi_disable>:
{
  400e4c:	b480      	push	{r7}
  400e4e:	b083      	sub	sp, #12
  400e50:	af00      	add	r7, sp, #0
  400e52:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400e54:	687b      	ldr	r3, [r7, #4]
  400e56:	2202      	movs	r2, #2
  400e58:	601a      	str	r2, [r3, #0]
}
  400e5a:	bf00      	nop
  400e5c:	370c      	adds	r7, #12
  400e5e:	46bd      	mov	sp, r7
  400e60:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e64:	4770      	bx	lr

00400e66 <spi_set_master_mode>:
{
  400e66:	b480      	push	{r7}
  400e68:	b083      	sub	sp, #12
  400e6a:	af00      	add	r7, sp, #0
  400e6c:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400e6e:	687b      	ldr	r3, [r7, #4]
  400e70:	685b      	ldr	r3, [r3, #4]
  400e72:	f043 0201 	orr.w	r2, r3, #1
  400e76:	687b      	ldr	r3, [r7, #4]
  400e78:	605a      	str	r2, [r3, #4]
}
  400e7a:	bf00      	nop
  400e7c:	370c      	adds	r7, #12
  400e7e:	46bd      	mov	sp, r7
  400e80:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e84:	4770      	bx	lr

00400e86 <spi_set_fixed_peripheral_select>:
{
  400e86:	b480      	push	{r7}
  400e88:	b083      	sub	sp, #12
  400e8a:	af00      	add	r7, sp, #0
  400e8c:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400e8e:	687b      	ldr	r3, [r7, #4]
  400e90:	685b      	ldr	r3, [r3, #4]
  400e92:	f023 0202 	bic.w	r2, r3, #2
  400e96:	687b      	ldr	r3, [r7, #4]
  400e98:	605a      	str	r2, [r3, #4]
}
  400e9a:	bf00      	nop
  400e9c:	370c      	adds	r7, #12
  400e9e:	46bd      	mov	sp, r7
  400ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ea4:	4770      	bx	lr

00400ea6 <spi_disable_mode_fault_detect>:
 * \brief Disable Mode Fault Detection.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
  400ea6:	b480      	push	{r7}
  400ea8:	b083      	sub	sp, #12
  400eaa:	af00      	add	r7, sp, #0
  400eac:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400eae:	687b      	ldr	r3, [r7, #4]
  400eb0:	685b      	ldr	r3, [r3, #4]
  400eb2:	f043 0210 	orr.w	r2, r3, #16
  400eb6:	687b      	ldr	r3, [r7, #4]
  400eb8:	605a      	str	r2, [r3, #4]
}
  400eba:	bf00      	nop
  400ebc:	370c      	adds	r7, #12
  400ebe:	46bd      	mov	sp, r7
  400ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ec4:	4770      	bx	lr

00400ec6 <spi_disable_loopback>:
 * \brief Disable loopback mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
  400ec6:	b480      	push	{r7}
  400ec8:	b083      	sub	sp, #12
  400eca:	af00      	add	r7, sp, #0
  400ecc:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400ece:	687b      	ldr	r3, [r7, #4]
  400ed0:	685b      	ldr	r3, [r3, #4]
  400ed2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
  400ed6:	687b      	ldr	r3, [r7, #4]
  400ed8:	605a      	str	r2, [r3, #4]
}
  400eda:	bf00      	nop
  400edc:	370c      	adds	r7, #12
  400ede:	46bd      	mov	sp, r7
  400ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ee4:	4770      	bx	lr
	...

00400ee8 <ssd1306_hard_reset>:
{
  400ee8:	b580      	push	{r7, lr}
  400eea:	b082      	sub	sp, #8
  400eec:	af00      	add	r7, sp, #0
	uint32_t delay_10us = 10 * (sysclk_get_cpu_hz()/1000000);
  400eee:	4b0f      	ldr	r3, [pc, #60]	; (400f2c <ssd1306_hard_reset+0x44>)
  400ef0:	4798      	blx	r3
  400ef2:	4602      	mov	r2, r0
  400ef4:	4b0e      	ldr	r3, [pc, #56]	; (400f30 <ssd1306_hard_reset+0x48>)
  400ef6:	fba3 2302 	umull	r2, r3, r3, r2
  400efa:	0c9a      	lsrs	r2, r3, #18
  400efc:	4613      	mov	r3, r2
  400efe:	009b      	lsls	r3, r3, #2
  400f00:	4413      	add	r3, r2
  400f02:	005b      	lsls	r3, r3, #1
  400f04:	607b      	str	r3, [r7, #4]
	ioport_set_pin_level(SSD1306_RES_PIN, false);
  400f06:	2100      	movs	r1, #0
  400f08:	2051      	movs	r0, #81	; 0x51
  400f0a:	4b0a      	ldr	r3, [pc, #40]	; (400f34 <ssd1306_hard_reset+0x4c>)
  400f0c:	4798      	blx	r3
	delay_cycles(delay_10us); // At lest 10us
  400f0e:	6878      	ldr	r0, [r7, #4]
  400f10:	4b09      	ldr	r3, [pc, #36]	; (400f38 <ssd1306_hard_reset+0x50>)
  400f12:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  400f14:	2101      	movs	r1, #1
  400f16:	2051      	movs	r0, #81	; 0x51
  400f18:	4b06      	ldr	r3, [pc, #24]	; (400f34 <ssd1306_hard_reset+0x4c>)
  400f1a:	4798      	blx	r3
	delay_cycles(delay_10us); // At lest 10us
  400f1c:	6878      	ldr	r0, [r7, #4]
  400f1e:	4b06      	ldr	r3, [pc, #24]	; (400f38 <ssd1306_hard_reset+0x50>)
  400f20:	4798      	blx	r3
}
  400f22:	bf00      	nop
  400f24:	3708      	adds	r7, #8
  400f26:	46bd      	mov	sp, r7
  400f28:	bd80      	pop	{r7, pc}
  400f2a:	bf00      	nop
  400f2c:	00400b95 	.word	0x00400b95
  400f30:	431bde83 	.word	0x431bde83
  400f34:	00400dad 	.word	0x00400dad
  400f38:	20400001 	.word	0x20400001

00400f3c <ssd1306_display_on>:
 * \brief Turn the OLED display on
 *
 * This function will turn on the OLED.
 */
static inline void ssd1306_display_on(void)
{
  400f3c:	b580      	push	{r7, lr}
  400f3e:	af00      	add	r7, sp, #0
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400f40:	20af      	movs	r0, #175	; 0xaf
  400f42:	4b02      	ldr	r3, [pc, #8]	; (400f4c <ssd1306_display_on+0x10>)
  400f44:	4798      	blx	r3
}
  400f46:	bf00      	nop
  400f48:	bd80      	pop	{r7, pc}
  400f4a:	bf00      	nop
  400f4c:	004011bd 	.word	0x004011bd

00400f50 <ssd1306_set_contrast>:
 * \param contrast a number between 0 and 0xFF
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
  400f50:	b580      	push	{r7, lr}
  400f52:	b082      	sub	sp, #8
  400f54:	af00      	add	r7, sp, #0
  400f56:	4603      	mov	r3, r0
  400f58:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400f5a:	2081      	movs	r0, #129	; 0x81
  400f5c:	4b05      	ldr	r3, [pc, #20]	; (400f74 <ssd1306_set_contrast+0x24>)
  400f5e:	4798      	blx	r3
	ssd1306_write_command(contrast);
  400f60:	79fb      	ldrb	r3, [r7, #7]
  400f62:	4618      	mov	r0, r3
  400f64:	4b03      	ldr	r3, [pc, #12]	; (400f74 <ssd1306_set_contrast+0x24>)
  400f66:	4798      	blx	r3
	return contrast;
  400f68:	79fb      	ldrb	r3, [r7, #7]
}
  400f6a:	4618      	mov	r0, r3
  400f6c:	3708      	adds	r7, #8
  400f6e:	46bd      	mov	sp, r7
  400f70:	bd80      	pop	{r7, pc}
  400f72:	bf00      	nop
  400f74:	004011bd 	.word	0x004011bd

00400f78 <ssd1306_display_invert_disable>:
 *
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
  400f78:	b580      	push	{r7, lr}
  400f7a:	af00      	add	r7, sp, #0
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400f7c:	20a6      	movs	r0, #166	; 0xa6
  400f7e:	4b02      	ldr	r3, [pc, #8]	; (400f88 <ssd1306_display_invert_disable+0x10>)
  400f80:	4798      	blx	r3
}
  400f82:	bf00      	nop
  400f84:	bd80      	pop	{r7, pc}
  400f86:	bf00      	nop
  400f88:	004011bd 	.word	0x004011bd

00400f8c <ssd1306_interface_init>:
#define SPI_MOSI_MASK 21
#define SPI_CLK_MASK 22


static void ssd1306_interface_init(void)
{
  400f8c:	b590      	push	{r4, r7, lr}
  400f8e:	b083      	sub	sp, #12
  400f90:	af00      	add	r7, sp, #0
	
	ioport_set_pin_dir(SSD1306_RES_PIN, IOPORT_DIR_OUTPUT);
  400f92:	2101      	movs	r1, #1
  400f94:	2051      	movs	r0, #81	; 0x51
  400f96:	4b46      	ldr	r3, [pc, #280]	; (4010b0 <ssd1306_interface_init+0x124>)
  400f98:	4798      	blx	r3
	ioport_set_pin_dir(SSD1306_DC_PIN, IOPORT_DIR_OUTPUT);
  400f9a:	2101      	movs	r1, #1
  400f9c:	2023      	movs	r0, #35	; 0x23
  400f9e:	4b44      	ldr	r3, [pc, #272]	; (4010b0 <ssd1306_interface_init+0x124>)
  400fa0:	4798      	blx	r3
	ioport_set_pin_mode(SSD1306_RES_PIN, IOPORT_MODE_PULLUP);
  400fa2:	2108      	movs	r1, #8
  400fa4:	2051      	movs	r0, #81	; 0x51
  400fa6:	4b43      	ldr	r3, [pc, #268]	; (4010b4 <ssd1306_interface_init+0x128>)
  400fa8:	4798      	blx	r3
	ioport_set_pin_mode(SSD1306_DC_PIN, IOPORT_MODE_PULLUP);
  400faa:	2108      	movs	r1, #8
  400fac:	2023      	movs	r0, #35	; 0x23
  400fae:	4b41      	ldr	r3, [pc, #260]	; (4010b4 <ssd1306_interface_init+0x128>)
  400fb0:	4798      	blx	r3
	ioport_enable_pin(SSD1306_DC_PIN);
  400fb2:	2023      	movs	r0, #35	; 0x23
  400fb4:	4b40      	ldr	r3, [pc, #256]	; (4010b8 <ssd1306_interface_init+0x12c>)
  400fb6:	4798      	blx	r3
	ioport_enable_pin(SSD1306_RES_PIN);
  400fb8:	2051      	movs	r0, #81	; 0x51
  400fba:	4b3f      	ldr	r3, [pc, #252]	; (4010b8 <ssd1306_interface_init+0x12c>)
  400fbc:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_DC_PIN, true);
  400fbe:	2101      	movs	r1, #1
  400fc0:	2023      	movs	r0, #35	; 0x23
  400fc2:	4b3e      	ldr	r3, [pc, #248]	; (4010bc <ssd1306_interface_init+0x130>)
  400fc4:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  400fc6:	2101      	movs	r1, #1
  400fc8:	2051      	movs	r0, #81	; 0x51
  400fca:	4b3c      	ldr	r3, [pc, #240]	; (4010bc <ssd1306_interface_init+0x130>)
  400fcc:	4798      	blx	r3
	
	
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400fce:	2300      	movs	r3, #0
  400fd0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400fd4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400fd8:	4839      	ldr	r0, [pc, #228]	; (4010c0 <ssd1306_interface_init+0x134>)
  400fda:	4c3a      	ldr	r4, [pc, #232]	; (4010c4 <ssd1306_interface_init+0x138>)
  400fdc:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400fde:	2300      	movs	r3, #0
  400fe0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400fe4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400fe8:	4835      	ldr	r0, [pc, #212]	; (4010c0 <ssd1306_interface_init+0x134>)
  400fea:	4c36      	ldr	r4, [pc, #216]	; (4010c4 <ssd1306_interface_init+0x138>)
  400fec:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400fee:	2300      	movs	r3, #0
  400ff0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400ff4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400ff8:	4831      	ldr	r0, [pc, #196]	; (4010c0 <ssd1306_interface_init+0x134>)
  400ffa:	4c32      	ldr	r4, [pc, #200]	; (4010c4 <ssd1306_interface_init+0x138>)
  400ffc:	47a0      	blx	r4
	
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400ffe:	2300      	movs	r3, #0
  401000:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  401004:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401008:	482d      	ldr	r0, [pc, #180]	; (4010c0 <ssd1306_interface_init+0x134>)
  40100a:	4c2e      	ldr	r4, [pc, #184]	; (4010c4 <ssd1306_interface_init+0x138>)
  40100c:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  40100e:	2300      	movs	r3, #0
  401010:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401014:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401018:	4829      	ldr	r0, [pc, #164]	; (4010c0 <ssd1306_interface_init+0x134>)
  40101a:	4c2a      	ldr	r4, [pc, #168]	; (4010c4 <ssd1306_interface_init+0x138>)
  40101c:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  40101e:	2300      	movs	r3, #0
  401020:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  401024:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401028:	4825      	ldr	r0, [pc, #148]	; (4010c0 <ssd1306_interface_init+0x134>)
  40102a:	4c26      	ldr	r4, [pc, #152]	; (4010c4 <ssd1306_interface_init+0x138>)
  40102c:	47a0      	blx	r4
		
		spi_disable(SPI0);
  40102e:	4826      	ldr	r0, [pc, #152]	; (4010c8 <ssd1306_interface_init+0x13c>)
  401030:	4b26      	ldr	r3, [pc, #152]	; (4010cc <ssd1306_interface_init+0x140>)
  401032:	4798      	blx	r3
		spi_reset(SPI0);
  401034:	4824      	ldr	r0, [pc, #144]	; (4010c8 <ssd1306_interface_init+0x13c>)
  401036:	4b26      	ldr	r3, [pc, #152]	; (4010d0 <ssd1306_interface_init+0x144>)
  401038:	4798      	blx	r3
		spi_set_master_mode(SPI0);
  40103a:	4823      	ldr	r0, [pc, #140]	; (4010c8 <ssd1306_interface_init+0x13c>)
  40103c:	4b25      	ldr	r3, [pc, #148]	; (4010d4 <ssd1306_interface_init+0x148>)
  40103e:	4798      	blx	r3
		//spi_set_transfer_delay(SPI0, 1, 40, 30);
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  401040:	2208      	movs	r2, #8
  401042:	2101      	movs	r1, #1
  401044:	4820      	ldr	r0, [pc, #128]	; (4010c8 <ssd1306_interface_init+0x13c>)
  401046:	4b24      	ldr	r3, [pc, #144]	; (4010d8 <ssd1306_interface_init+0x14c>)
  401048:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  40104a:	2200      	movs	r2, #0
  40104c:	2101      	movs	r1, #1
  40104e:	481e      	ldr	r0, [pc, #120]	; (4010c8 <ssd1306_interface_init+0x13c>)
  401050:	4b22      	ldr	r3, [pc, #136]	; (4010dc <ssd1306_interface_init+0x150>)
  401052:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  401054:	2200      	movs	r2, #0
  401056:	2101      	movs	r1, #1
  401058:	481b      	ldr	r0, [pc, #108]	; (4010c8 <ssd1306_interface_init+0x13c>)
  40105a:	4b21      	ldr	r3, [pc, #132]	; (4010e0 <ssd1306_interface_init+0x154>)
  40105c:	4798      	blx	r3
		spi_set_fixed_peripheral_select(SPI0);
  40105e:	481a      	ldr	r0, [pc, #104]	; (4010c8 <ssd1306_interface_init+0x13c>)
  401060:	4b20      	ldr	r3, [pc, #128]	; (4010e4 <ssd1306_interface_init+0x158>)
  401062:	4798      	blx	r3
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  401064:	2200      	movs	r2, #0
  401066:	2101      	movs	r1, #1
  401068:	4817      	ldr	r0, [pc, #92]	; (4010c8 <ssd1306_interface_init+0x13c>)
  40106a:	4b1f      	ldr	r3, [pc, #124]	; (4010e8 <ssd1306_interface_init+0x15c>)
  40106c:	4798      	blx	r3
		spi_disable_loopback(SPI0);
  40106e:	4816      	ldr	r0, [pc, #88]	; (4010c8 <ssd1306_interface_init+0x13c>)
  401070:	4b1e      	ldr	r3, [pc, #120]	; (4010ec <ssd1306_interface_init+0x160>)
  401072:	4798      	blx	r3

		spi_disable_mode_fault_detect(SPI0);
  401074:	4814      	ldr	r0, [pc, #80]	; (4010c8 <ssd1306_interface_init+0x13c>)
  401076:	4b1e      	ldr	r3, [pc, #120]	; (4010f0 <ssd1306_interface_init+0x164>)
  401078:	4798      	blx	r3
		int div = spi_calc_baudrate_div(1000000, sysclk_get_peripheral_hz());
  40107a:	4b1e      	ldr	r3, [pc, #120]	; (4010f4 <ssd1306_interface_init+0x168>)
  40107c:	4798      	blx	r3
  40107e:	4603      	mov	r3, r0
  401080:	4619      	mov	r1, r3
  401082:	481d      	ldr	r0, [pc, #116]	; (4010f8 <ssd1306_interface_init+0x16c>)
  401084:	4b1d      	ldr	r3, [pc, #116]	; (4010fc <ssd1306_interface_init+0x170>)
  401086:	4798      	blx	r3
  401088:	4603      	mov	r3, r0
  40108a:	607b      	str	r3, [r7, #4]
		spi_set_baudrate_div(SPI0,1, div);
  40108c:	687b      	ldr	r3, [r7, #4]
  40108e:	b2db      	uxtb	r3, r3
  401090:	461a      	mov	r2, r3
  401092:	2101      	movs	r1, #1
  401094:	480c      	ldr	r0, [pc, #48]	; (4010c8 <ssd1306_interface_init+0x13c>)
  401096:	4b1a      	ldr	r3, [pc, #104]	; (401100 <ssd1306_interface_init+0x174>)
  401098:	4798      	blx	r3
		spi_enable_clock(SPI0);
  40109a:	480b      	ldr	r0, [pc, #44]	; (4010c8 <ssd1306_interface_init+0x13c>)
  40109c:	4b19      	ldr	r3, [pc, #100]	; (401104 <ssd1306_interface_init+0x178>)
  40109e:	4798      	blx	r3
		
		spi_enable(SPI0);
  4010a0:	4809      	ldr	r0, [pc, #36]	; (4010c8 <ssd1306_interface_init+0x13c>)
  4010a2:	4b19      	ldr	r3, [pc, #100]	; (401108 <ssd1306_interface_init+0x17c>)
  4010a4:	4798      	blx	r3
}
  4010a6:	bf00      	nop
  4010a8:	370c      	adds	r7, #12
  4010aa:	46bd      	mov	sp, r7
  4010ac:	bd90      	pop	{r4, r7, pc}
  4010ae:	bf00      	nop
  4010b0:	00400d25 	.word	0x00400d25
  4010b4:	00400c09 	.word	0x00400c09
  4010b8:	00400bbd 	.word	0x00400bbd
  4010bc:	00400dad 	.word	0x00400dad
  4010c0:	400e1400 	.word	0x400e1400
  4010c4:	004018d9 	.word	0x004018d9
  4010c8:	40008000 	.word	0x40008000
  4010cc:	00400e4d 	.word	0x00400e4d
  4010d0:	00400e19 	.word	0x00400e19
  4010d4:	00400e67 	.word	0x00400e67
  4010d8:	00400381 	.word	0x00400381
  4010dc:	004002e1 	.word	0x004002e1
  4010e0:	00400331 	.word	0x00400331
  4010e4:	00400e87 	.word	0x00400e87
  4010e8:	00400427 	.word	0x00400427
  4010ec:	00400ec7 	.word	0x00400ec7
  4010f0:	00400ea7 	.word	0x00400ea7
  4010f4:	00400ba9 	.word	0x00400ba9
  4010f8:	000f4240 	.word	0x000f4240
  4010fc:	00400471 	.word	0x00400471
  401100:	004004ad 	.word	0x004004ad
  401104:	004001f1 	.word	0x004001f1
  401108:	00400e33 	.word	0x00400e33

0040110c <ssd1306_init>:
 a
 a
 a
 */
void ssd1306_init(void)
{
  40110c:	b580      	push	{r7, lr}
  40110e:	af00      	add	r7, sp, #0
	// Initialize delay routine
	delay_init();

	// Initialize the interface
	ssd1306_interface_init();
  401110:	4b23      	ldr	r3, [pc, #140]	; (4011a0 <ssd1306_init+0x94>)
  401112:	4798      	blx	r3

	// Do a hard reset of the OLED display controller
	ssd1306_hard_reset();
  401114:	4b23      	ldr	r3, [pc, #140]	; (4011a4 <ssd1306_init+0x98>)
  401116:	4798      	blx	r3

	// Set the reset pin to the default state
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  401118:	2101      	movs	r1, #1
  40111a:	2051      	movs	r0, #81	; 0x51
  40111c:	4b22      	ldr	r3, [pc, #136]	; (4011a8 <ssd1306_init+0x9c>)
  40111e:	4798      	blx	r3
	
	// 1/32 Duty (0x0F~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  401120:	20a8      	movs	r0, #168	; 0xa8
  401122:	4b22      	ldr	r3, [pc, #136]	; (4011ac <ssd1306_init+0xa0>)
  401124:	4798      	blx	r3
	ssd1306_write_command(0x1F);
  401126:	201f      	movs	r0, #31
  401128:	4b20      	ldr	r3, [pc, #128]	; (4011ac <ssd1306_init+0xa0>)
  40112a:	4798      	blx	r3

	// Shift Mapping RAM Counter (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  40112c:	20d3      	movs	r0, #211	; 0xd3
  40112e:	4b1f      	ldr	r3, [pc, #124]	; (4011ac <ssd1306_init+0xa0>)
  401130:	4798      	blx	r3
	ssd1306_write_command(0x00);
  401132:	2000      	movs	r0, #0
  401134:	4b1d      	ldr	r3, [pc, #116]	; (4011ac <ssd1306_init+0xa0>)
  401136:	4798      	blx	r3

	// Set Mapping RAM Display Start Line (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  401138:	2040      	movs	r0, #64	; 0x40
  40113a:	4b1c      	ldr	r3, [pc, #112]	; (4011ac <ssd1306_init+0xa0>)
  40113c:	4798      	blx	r3

	// Set Column Address 0 Mapped to SEG0
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  40113e:	20a1      	movs	r0, #161	; 0xa1
  401140:	4b1a      	ldr	r3, [pc, #104]	; (4011ac <ssd1306_init+0xa0>)
  401142:	4798      	blx	r3

	// Set COM/Row Scan Scan from COM63 to 0
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  401144:	20c8      	movs	r0, #200	; 0xc8
  401146:	4b19      	ldr	r3, [pc, #100]	; (4011ac <ssd1306_init+0xa0>)
  401148:	4798      	blx	r3

	// Set COM Pins hardware configuration
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  40114a:	20da      	movs	r0, #218	; 0xda
  40114c:	4b17      	ldr	r3, [pc, #92]	; (4011ac <ssd1306_init+0xa0>)
  40114e:	4798      	blx	r3
	ssd1306_write_command(0x02);
  401150:	2002      	movs	r0, #2
  401152:	4b16      	ldr	r3, [pc, #88]	; (4011ac <ssd1306_init+0xa0>)
  401154:	4798      	blx	r3

	ssd1306_set_contrast(0x8F);
  401156:	208f      	movs	r0, #143	; 0x8f
  401158:	4b15      	ldr	r3, [pc, #84]	; (4011b0 <ssd1306_init+0xa4>)
  40115a:	4798      	blx	r3

	// Disable Entire display On
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  40115c:	20a4      	movs	r0, #164	; 0xa4
  40115e:	4b13      	ldr	r3, [pc, #76]	; (4011ac <ssd1306_init+0xa0>)
  401160:	4798      	blx	r3

	ssd1306_display_invert_disable();
  401162:	4b14      	ldr	r3, [pc, #80]	; (4011b4 <ssd1306_init+0xa8>)
  401164:	4798      	blx	r3

	// Set Display Clock Divide Ratio / Oscillator Frequency (Default => 0x80)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  401166:	20d5      	movs	r0, #213	; 0xd5
  401168:	4b10      	ldr	r3, [pc, #64]	; (4011ac <ssd1306_init+0xa0>)
  40116a:	4798      	blx	r3
	ssd1306_write_command(0x80);
  40116c:	2080      	movs	r0, #128	; 0x80
  40116e:	4b0f      	ldr	r3, [pc, #60]	; (4011ac <ssd1306_init+0xa0>)
  401170:	4798      	blx	r3

	// Enable charge pump regulator
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  401172:	208d      	movs	r0, #141	; 0x8d
  401174:	4b0d      	ldr	r3, [pc, #52]	; (4011ac <ssd1306_init+0xa0>)
  401176:	4798      	blx	r3
	ssd1306_write_command(0x14);
  401178:	2014      	movs	r0, #20
  40117a:	4b0c      	ldr	r3, [pc, #48]	; (4011ac <ssd1306_init+0xa0>)
  40117c:	4798      	blx	r3

	// Set VCOMH Deselect Level
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  40117e:	20db      	movs	r0, #219	; 0xdb
  401180:	4b0a      	ldr	r3, [pc, #40]	; (4011ac <ssd1306_init+0xa0>)
  401182:	4798      	blx	r3
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  401184:	2040      	movs	r0, #64	; 0x40
  401186:	4b09      	ldr	r3, [pc, #36]	; (4011ac <ssd1306_init+0xa0>)
  401188:	4798      	blx	r3

	// Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  40118a:	20d9      	movs	r0, #217	; 0xd9
  40118c:	4b07      	ldr	r3, [pc, #28]	; (4011ac <ssd1306_init+0xa0>)
  40118e:	4798      	blx	r3
	ssd1306_write_command(0xF1);
  401190:	20f1      	movs	r0, #241	; 0xf1
  401192:	4b06      	ldr	r3, [pc, #24]	; (4011ac <ssd1306_init+0xa0>)
  401194:	4798      	blx	r3

	
	ssd1306_display_on();
  401196:	4b08      	ldr	r3, [pc, #32]	; (4011b8 <ssd1306_init+0xac>)
  401198:	4798      	blx	r3
}
  40119a:	bf00      	nop
  40119c:	bd80      	pop	{r7, pc}
  40119e:	bf00      	nop
  4011a0:	00400f8d 	.word	0x00400f8d
  4011a4:	00400ee9 	.word	0x00400ee9
  4011a8:	00400dad 	.word	0x00400dad
  4011ac:	004011bd 	.word	0x004011bd
  4011b0:	00400f51 	.word	0x00400f51
  4011b4:	00400f79 	.word	0x00400f79
  4011b8:	00400f3d 	.word	0x00400f3d

004011bc <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  4011bc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4011be:	b083      	sub	sp, #12
  4011c0:	af00      	add	r7, sp, #0
  4011c2:	4603      	mov	r3, r0
  4011c4:	71fb      	strb	r3, [r7, #7]
	ioport_set_pin_level(SSD1306_DC_PIN, false);
  4011c6:	2100      	movs	r1, #0
  4011c8:	2023      	movs	r0, #35	; 0x23
  4011ca:	4b1c      	ldr	r3, [pc, #112]	; (40123c <ssd1306_write_command+0x80>)
  4011cc:	4798      	blx	r3
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4011ce:	2101      	movs	r1, #1
  4011d0:	481b      	ldr	r0, [pc, #108]	; (401240 <ssd1306_write_command+0x84>)
  4011d2:	4b1c      	ldr	r3, [pc, #112]	; (401244 <ssd1306_write_command+0x88>)
  4011d4:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  4011d6:	79fb      	ldrb	r3, [r7, #7]
  4011d8:	b299      	uxth	r1, r3
  4011da:	2301      	movs	r3, #1
  4011dc:	2201      	movs	r2, #1
  4011de:	4818      	ldr	r0, [pc, #96]	; (401240 <ssd1306_write_command+0x84>)
  4011e0:	4c19      	ldr	r4, [pc, #100]	; (401248 <ssd1306_write_command+0x8c>)
  4011e2:	47a0      	blx	r4
	delay_us(10);
  4011e4:	4b19      	ldr	r3, [pc, #100]	; (40124c <ssd1306_write_command+0x90>)
  4011e6:	4798      	blx	r3
  4011e8:	4603      	mov	r3, r0
  4011ea:	4619      	mov	r1, r3
  4011ec:	f04f 0200 	mov.w	r2, #0
  4011f0:	460b      	mov	r3, r1
  4011f2:	4614      	mov	r4, r2
  4011f4:	00a6      	lsls	r6, r4, #2
  4011f6:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  4011fa:	009d      	lsls	r5, r3, #2
  4011fc:	462b      	mov	r3, r5
  4011fe:	4634      	mov	r4, r6
  401200:	185b      	adds	r3, r3, r1
  401202:	eb44 0402 	adc.w	r4, r4, r2
  401206:	18db      	adds	r3, r3, r3
  401208:	eb44 0404 	adc.w	r4, r4, r4
  40120c:	4619      	mov	r1, r3
  40120e:	4622      	mov	r2, r4
  401210:	4b0f      	ldr	r3, [pc, #60]	; (401250 <ssd1306_write_command+0x94>)
  401212:	f04f 0400 	mov.w	r4, #0
  401216:	18cd      	adds	r5, r1, r3
  401218:	eb42 0604 	adc.w	r6, r2, r4
  40121c:	4628      	mov	r0, r5
  40121e:	4631      	mov	r1, r6
  401220:	4c0c      	ldr	r4, [pc, #48]	; (401254 <ssd1306_write_command+0x98>)
  401222:	4a0d      	ldr	r2, [pc, #52]	; (401258 <ssd1306_write_command+0x9c>)
  401224:	f04f 0300 	mov.w	r3, #0
  401228:	47a0      	blx	r4
  40122a:	4603      	mov	r3, r0
  40122c:	460c      	mov	r4, r1
  40122e:	4618      	mov	r0, r3
  401230:	4b0a      	ldr	r3, [pc, #40]	; (40125c <ssd1306_write_command+0xa0>)
  401232:	4798      	blx	r3
}
  401234:	bf00      	nop
  401236:	370c      	adds	r7, #12
  401238:	46bd      	mov	sp, r7
  40123a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40123c:	00400dad 	.word	0x00400dad
  401240:	40008000 	.word	0x40008000
  401244:	0040022d 	.word	0x0040022d
  401248:	00400261 	.word	0x00400261
  40124c:	00400b95 	.word	0x00400b95
  401250:	005a83df 	.word	0x005a83df
  401254:	00403535 	.word	0x00403535
  401258:	005a83e0 	.word	0x005a83e0
  40125c:	20400001 	.word	0x20400001

00401260 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  401260:	b5f0      	push	{r4, r5, r6, r7, lr}
  401262:	b083      	sub	sp, #12
  401264:	af00      	add	r7, sp, #0
  401266:	4603      	mov	r3, r0
  401268:	71fb      	strb	r3, [r7, #7]
	ioport_set_pin_level(SSD1306_DC_PIN, true);
  40126a:	2101      	movs	r1, #1
  40126c:	2023      	movs	r0, #35	; 0x23
  40126e:	4b1c      	ldr	r3, [pc, #112]	; (4012e0 <ssd1306_write_data+0x80>)
  401270:	4798      	blx	r3
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  401272:	2101      	movs	r1, #1
  401274:	481b      	ldr	r0, [pc, #108]	; (4012e4 <ssd1306_write_data+0x84>)
  401276:	4b1c      	ldr	r3, [pc, #112]	; (4012e8 <ssd1306_write_data+0x88>)
  401278:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  40127a:	79fb      	ldrb	r3, [r7, #7]
  40127c:	b299      	uxth	r1, r3
  40127e:	2301      	movs	r3, #1
  401280:	2201      	movs	r2, #1
  401282:	4818      	ldr	r0, [pc, #96]	; (4012e4 <ssd1306_write_data+0x84>)
  401284:	4c19      	ldr	r4, [pc, #100]	; (4012ec <ssd1306_write_data+0x8c>)
  401286:	47a0      	blx	r4
	delay_us(10);
  401288:	4b19      	ldr	r3, [pc, #100]	; (4012f0 <ssd1306_write_data+0x90>)
  40128a:	4798      	blx	r3
  40128c:	4603      	mov	r3, r0
  40128e:	4619      	mov	r1, r3
  401290:	f04f 0200 	mov.w	r2, #0
  401294:	460b      	mov	r3, r1
  401296:	4614      	mov	r4, r2
  401298:	00a6      	lsls	r6, r4, #2
  40129a:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  40129e:	009d      	lsls	r5, r3, #2
  4012a0:	462b      	mov	r3, r5
  4012a2:	4634      	mov	r4, r6
  4012a4:	185b      	adds	r3, r3, r1
  4012a6:	eb44 0402 	adc.w	r4, r4, r2
  4012aa:	18db      	adds	r3, r3, r3
  4012ac:	eb44 0404 	adc.w	r4, r4, r4
  4012b0:	4619      	mov	r1, r3
  4012b2:	4622      	mov	r2, r4
  4012b4:	4b0f      	ldr	r3, [pc, #60]	; (4012f4 <ssd1306_write_data+0x94>)
  4012b6:	f04f 0400 	mov.w	r4, #0
  4012ba:	18cd      	adds	r5, r1, r3
  4012bc:	eb42 0604 	adc.w	r6, r2, r4
  4012c0:	4628      	mov	r0, r5
  4012c2:	4631      	mov	r1, r6
  4012c4:	4c0c      	ldr	r4, [pc, #48]	; (4012f8 <ssd1306_write_data+0x98>)
  4012c6:	4a0d      	ldr	r2, [pc, #52]	; (4012fc <ssd1306_write_data+0x9c>)
  4012c8:	f04f 0300 	mov.w	r3, #0
  4012cc:	47a0      	blx	r4
  4012ce:	4603      	mov	r3, r0
  4012d0:	460c      	mov	r4, r1
  4012d2:	4618      	mov	r0, r3
  4012d4:	4b0a      	ldr	r3, [pc, #40]	; (401300 <ssd1306_write_data+0xa0>)
  4012d6:	4798      	blx	r3
}
  4012d8:	bf00      	nop
  4012da:	370c      	adds	r7, #12
  4012dc:	46bd      	mov	sp, r7
  4012de:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4012e0:	00400dad 	.word	0x00400dad
  4012e4:	40008000 	.word	0x40008000
  4012e8:	0040022d 	.word	0x0040022d
  4012ec:	00400261 	.word	0x00400261
  4012f0:	00400b95 	.word	0x00400b95
  4012f4:	005a83df 	.word	0x005a83df
  4012f8:	00403535 	.word	0x00403535
  4012fc:	005a83e0 	.word	0x005a83e0
  401300:	20400001 	.word	0x20400001

00401304 <osc_enable>:
{
  401304:	b580      	push	{r7, lr}
  401306:	b082      	sub	sp, #8
  401308:	af00      	add	r7, sp, #0
  40130a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40130c:	687b      	ldr	r3, [r7, #4]
  40130e:	2b07      	cmp	r3, #7
  401310:	d831      	bhi.n	401376 <osc_enable+0x72>
  401312:	a201      	add	r2, pc, #4	; (adr r2, 401318 <osc_enable+0x14>)
  401314:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401318:	00401375 	.word	0x00401375
  40131c:	00401339 	.word	0x00401339
  401320:	00401341 	.word	0x00401341
  401324:	00401349 	.word	0x00401349
  401328:	00401351 	.word	0x00401351
  40132c:	00401359 	.word	0x00401359
  401330:	00401361 	.word	0x00401361
  401334:	0040136b 	.word	0x0040136b
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  401338:	2000      	movs	r0, #0
  40133a:	4b11      	ldr	r3, [pc, #68]	; (401380 <osc_enable+0x7c>)
  40133c:	4798      	blx	r3
		break;
  40133e:	e01a      	b.n	401376 <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  401340:	2001      	movs	r0, #1
  401342:	4b0f      	ldr	r3, [pc, #60]	; (401380 <osc_enable+0x7c>)
  401344:	4798      	blx	r3
		break;
  401346:	e016      	b.n	401376 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  401348:	2000      	movs	r0, #0
  40134a:	4b0e      	ldr	r3, [pc, #56]	; (401384 <osc_enable+0x80>)
  40134c:	4798      	blx	r3
		break;
  40134e:	e012      	b.n	401376 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  401350:	2010      	movs	r0, #16
  401352:	4b0c      	ldr	r3, [pc, #48]	; (401384 <osc_enable+0x80>)
  401354:	4798      	blx	r3
		break;
  401356:	e00e      	b.n	401376 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  401358:	2020      	movs	r0, #32
  40135a:	4b0a      	ldr	r3, [pc, #40]	; (401384 <osc_enable+0x80>)
  40135c:	4798      	blx	r3
		break;
  40135e:	e00a      	b.n	401376 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  401360:	213e      	movs	r1, #62	; 0x3e
  401362:	2000      	movs	r0, #0
  401364:	4b08      	ldr	r3, [pc, #32]	; (401388 <osc_enable+0x84>)
  401366:	4798      	blx	r3
		break;
  401368:	e005      	b.n	401376 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  40136a:	213e      	movs	r1, #62	; 0x3e
  40136c:	2001      	movs	r0, #1
  40136e:	4b06      	ldr	r3, [pc, #24]	; (401388 <osc_enable+0x84>)
  401370:	4798      	blx	r3
		break;
  401372:	e000      	b.n	401376 <osc_enable+0x72>
		break;
  401374:	bf00      	nop
}
  401376:	bf00      	nop
  401378:	3708      	adds	r7, #8
  40137a:	46bd      	mov	sp, r7
  40137c:	bd80      	pop	{r7, pc}
  40137e:	bf00      	nop
  401380:	00401d45 	.word	0x00401d45
  401384:	00401db1 	.word	0x00401db1
  401388:	00401e21 	.word	0x00401e21

0040138c <osc_is_ready>:
{
  40138c:	b580      	push	{r7, lr}
  40138e:	b082      	sub	sp, #8
  401390:	af00      	add	r7, sp, #0
  401392:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401394:	687b      	ldr	r3, [r7, #4]
  401396:	2b07      	cmp	r3, #7
  401398:	d826      	bhi.n	4013e8 <osc_is_ready+0x5c>
  40139a:	a201      	add	r2, pc, #4	; (adr r2, 4013a0 <osc_is_ready+0x14>)
  40139c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4013a0:	004013c1 	.word	0x004013c1
  4013a4:	004013c5 	.word	0x004013c5
  4013a8:	004013c5 	.word	0x004013c5
  4013ac:	004013d7 	.word	0x004013d7
  4013b0:	004013d7 	.word	0x004013d7
  4013b4:	004013d7 	.word	0x004013d7
  4013b8:	004013d7 	.word	0x004013d7
  4013bc:	004013d7 	.word	0x004013d7
		return 1;
  4013c0:	2301      	movs	r3, #1
  4013c2:	e012      	b.n	4013ea <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
  4013c4:	4b0b      	ldr	r3, [pc, #44]	; (4013f4 <osc_is_ready+0x68>)
  4013c6:	4798      	blx	r3
  4013c8:	4603      	mov	r3, r0
  4013ca:	2b00      	cmp	r3, #0
  4013cc:	bf14      	ite	ne
  4013ce:	2301      	movne	r3, #1
  4013d0:	2300      	moveq	r3, #0
  4013d2:	b2db      	uxtb	r3, r3
  4013d4:	e009      	b.n	4013ea <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
  4013d6:	4b08      	ldr	r3, [pc, #32]	; (4013f8 <osc_is_ready+0x6c>)
  4013d8:	4798      	blx	r3
  4013da:	4603      	mov	r3, r0
  4013dc:	2b00      	cmp	r3, #0
  4013de:	bf14      	ite	ne
  4013e0:	2301      	movne	r3, #1
  4013e2:	2300      	moveq	r3, #0
  4013e4:	b2db      	uxtb	r3, r3
  4013e6:	e000      	b.n	4013ea <osc_is_ready+0x5e>
	return 0;
  4013e8:	2300      	movs	r3, #0
}
  4013ea:	4618      	mov	r0, r3
  4013ec:	3708      	adds	r7, #8
  4013ee:	46bd      	mov	sp, r7
  4013f0:	bd80      	pop	{r7, pc}
  4013f2:	bf00      	nop
  4013f4:	00401d7d 	.word	0x00401d7d
  4013f8:	00401e99 	.word	0x00401e99

004013fc <osc_get_rate>:
{
  4013fc:	b480      	push	{r7}
  4013fe:	b083      	sub	sp, #12
  401400:	af00      	add	r7, sp, #0
  401402:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401404:	687b      	ldr	r3, [r7, #4]
  401406:	2b07      	cmp	r3, #7
  401408:	d825      	bhi.n	401456 <osc_get_rate+0x5a>
  40140a:	a201      	add	r2, pc, #4	; (adr r2, 401410 <osc_get_rate+0x14>)
  40140c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401410:	00401431 	.word	0x00401431
  401414:	00401437 	.word	0x00401437
  401418:	0040143d 	.word	0x0040143d
  40141c:	00401443 	.word	0x00401443
  401420:	00401447 	.word	0x00401447
  401424:	0040144b 	.word	0x0040144b
  401428:	0040144f 	.word	0x0040144f
  40142c:	00401453 	.word	0x00401453
		return OSC_SLCK_32K_RC_HZ;
  401430:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401434:	e010      	b.n	401458 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401436:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40143a:	e00d      	b.n	401458 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  40143c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401440:	e00a      	b.n	401458 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401442:	4b08      	ldr	r3, [pc, #32]	; (401464 <osc_get_rate+0x68>)
  401444:	e008      	b.n	401458 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401446:	4b08      	ldr	r3, [pc, #32]	; (401468 <osc_get_rate+0x6c>)
  401448:	e006      	b.n	401458 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  40144a:	4b08      	ldr	r3, [pc, #32]	; (40146c <osc_get_rate+0x70>)
  40144c:	e004      	b.n	401458 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40144e:	4b07      	ldr	r3, [pc, #28]	; (40146c <osc_get_rate+0x70>)
  401450:	e002      	b.n	401458 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401452:	4b06      	ldr	r3, [pc, #24]	; (40146c <osc_get_rate+0x70>)
  401454:	e000      	b.n	401458 <osc_get_rate+0x5c>
	return 0;
  401456:	2300      	movs	r3, #0
}
  401458:	4618      	mov	r0, r3
  40145a:	370c      	adds	r7, #12
  40145c:	46bd      	mov	sp, r7
  40145e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401462:	4770      	bx	lr
  401464:	003d0900 	.word	0x003d0900
  401468:	007a1200 	.word	0x007a1200
  40146c:	00b71b00 	.word	0x00b71b00

00401470 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  401470:	b580      	push	{r7, lr}
  401472:	b082      	sub	sp, #8
  401474:	af00      	add	r7, sp, #0
  401476:	4603      	mov	r3, r0
  401478:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  40147a:	bf00      	nop
  40147c:	79fb      	ldrb	r3, [r7, #7]
  40147e:	4618      	mov	r0, r3
  401480:	4b05      	ldr	r3, [pc, #20]	; (401498 <osc_wait_ready+0x28>)
  401482:	4798      	blx	r3
  401484:	4603      	mov	r3, r0
  401486:	f083 0301 	eor.w	r3, r3, #1
  40148a:	b2db      	uxtb	r3, r3
  40148c:	2b00      	cmp	r3, #0
  40148e:	d1f5      	bne.n	40147c <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  401490:	bf00      	nop
  401492:	3708      	adds	r7, #8
  401494:	46bd      	mov	sp, r7
  401496:	bd80      	pop	{r7, pc}
  401498:	0040138d 	.word	0x0040138d

0040149c <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  40149c:	b580      	push	{r7, lr}
  40149e:	b086      	sub	sp, #24
  4014a0:	af00      	add	r7, sp, #0
  4014a2:	60f8      	str	r0, [r7, #12]
  4014a4:	607a      	str	r2, [r7, #4]
  4014a6:	603b      	str	r3, [r7, #0]
  4014a8:	460b      	mov	r3, r1
  4014aa:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  4014ac:	687b      	ldr	r3, [r7, #4]
  4014ae:	2b00      	cmp	r3, #0
  4014b0:	d107      	bne.n	4014c2 <pll_config_init+0x26>
  4014b2:	683b      	ldr	r3, [r7, #0]
  4014b4:	2b00      	cmp	r3, #0
  4014b6:	d104      	bne.n	4014c2 <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  4014b8:	68fb      	ldr	r3, [r7, #12]
  4014ba:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  4014be:	601a      	str	r2, [r3, #0]
  4014c0:	e019      	b.n	4014f6 <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  4014c2:	7afb      	ldrb	r3, [r7, #11]
  4014c4:	4618      	mov	r0, r3
  4014c6:	4b0e      	ldr	r3, [pc, #56]	; (401500 <pll_config_init+0x64>)
  4014c8:	4798      	blx	r3
  4014ca:	4602      	mov	r2, r0
  4014cc:	687b      	ldr	r3, [r7, #4]
  4014ce:	fbb2 f3f3 	udiv	r3, r2, r3
  4014d2:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  4014d4:	697b      	ldr	r3, [r7, #20]
  4014d6:	683a      	ldr	r2, [r7, #0]
  4014d8:	fb02 f303 	mul.w	r3, r2, r3
  4014dc:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  4014de:	683b      	ldr	r3, [r7, #0]
  4014e0:	3b01      	subs	r3, #1
  4014e2:	041a      	lsls	r2, r3, #16
  4014e4:	4b07      	ldr	r3, [pc, #28]	; (401504 <pll_config_init+0x68>)
  4014e6:	4013      	ands	r3, r2
  4014e8:	687a      	ldr	r2, [r7, #4]
  4014ea:	b2d2      	uxtb	r2, r2
  4014ec:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  4014ee:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  4014f2:	68fb      	ldr	r3, [r7, #12]
  4014f4:	601a      	str	r2, [r3, #0]
	}
}
  4014f6:	bf00      	nop
  4014f8:	3718      	adds	r7, #24
  4014fa:	46bd      	mov	sp, r7
  4014fc:	bd80      	pop	{r7, pc}
  4014fe:	bf00      	nop
  401500:	004013fd 	.word	0x004013fd
  401504:	07ff0000 	.word	0x07ff0000

00401508 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  401508:	b580      	push	{r7, lr}
  40150a:	b082      	sub	sp, #8
  40150c:	af00      	add	r7, sp, #0
  40150e:	6078      	str	r0, [r7, #4]
  401510:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  401512:	683b      	ldr	r3, [r7, #0]
  401514:	2b00      	cmp	r3, #0
  401516:	d108      	bne.n	40152a <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  401518:	4b09      	ldr	r3, [pc, #36]	; (401540 <pll_enable+0x38>)
  40151a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  40151c:	4a09      	ldr	r2, [pc, #36]	; (401544 <pll_enable+0x3c>)
  40151e:	687b      	ldr	r3, [r7, #4]
  401520:	681b      	ldr	r3, [r3, #0]
  401522:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  401526:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  401528:	e005      	b.n	401536 <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  40152a:	4a06      	ldr	r2, [pc, #24]	; (401544 <pll_enable+0x3c>)
  40152c:	687b      	ldr	r3, [r7, #4]
  40152e:	681b      	ldr	r3, [r3, #0]
  401530:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401534:	61d3      	str	r3, [r2, #28]
}
  401536:	bf00      	nop
  401538:	3708      	adds	r7, #8
  40153a:	46bd      	mov	sp, r7
  40153c:	bd80      	pop	{r7, pc}
  40153e:	bf00      	nop
  401540:	00401eb5 	.word	0x00401eb5
  401544:	400e0600 	.word	0x400e0600

00401548 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  401548:	b580      	push	{r7, lr}
  40154a:	b082      	sub	sp, #8
  40154c:	af00      	add	r7, sp, #0
  40154e:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  401550:	687b      	ldr	r3, [r7, #4]
  401552:	2b00      	cmp	r3, #0
  401554:	d103      	bne.n	40155e <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  401556:	4b05      	ldr	r3, [pc, #20]	; (40156c <pll_is_locked+0x24>)
  401558:	4798      	blx	r3
  40155a:	4603      	mov	r3, r0
  40155c:	e002      	b.n	401564 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  40155e:	4b04      	ldr	r3, [pc, #16]	; (401570 <pll_is_locked+0x28>)
  401560:	4798      	blx	r3
  401562:	4603      	mov	r3, r0
	}
}
  401564:	4618      	mov	r0, r3
  401566:	3708      	adds	r7, #8
  401568:	46bd      	mov	sp, r7
  40156a:	bd80      	pop	{r7, pc}
  40156c:	00401ed1 	.word	0x00401ed1
  401570:	00401eed 	.word	0x00401eed

00401574 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  401574:	b580      	push	{r7, lr}
  401576:	b082      	sub	sp, #8
  401578:	af00      	add	r7, sp, #0
  40157a:	4603      	mov	r3, r0
  40157c:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  40157e:	79fb      	ldrb	r3, [r7, #7]
  401580:	3b03      	subs	r3, #3
  401582:	2b04      	cmp	r3, #4
  401584:	d808      	bhi.n	401598 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  401586:	79fb      	ldrb	r3, [r7, #7]
  401588:	4618      	mov	r0, r3
  40158a:	4b06      	ldr	r3, [pc, #24]	; (4015a4 <pll_enable_source+0x30>)
  40158c:	4798      	blx	r3
		osc_wait_ready(e_src);
  40158e:	79fb      	ldrb	r3, [r7, #7]
  401590:	4618      	mov	r0, r3
  401592:	4b05      	ldr	r3, [pc, #20]	; (4015a8 <pll_enable_source+0x34>)
  401594:	4798      	blx	r3
		break;
  401596:	e000      	b.n	40159a <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  401598:	bf00      	nop
	}
}
  40159a:	bf00      	nop
  40159c:	3708      	adds	r7, #8
  40159e:	46bd      	mov	sp, r7
  4015a0:	bd80      	pop	{r7, pc}
  4015a2:	bf00      	nop
  4015a4:	00401305 	.word	0x00401305
  4015a8:	00401471 	.word	0x00401471

004015ac <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  4015ac:	b580      	push	{r7, lr}
  4015ae:	b082      	sub	sp, #8
  4015b0:	af00      	add	r7, sp, #0
  4015b2:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4015b4:	bf00      	nop
  4015b6:	6878      	ldr	r0, [r7, #4]
  4015b8:	4b04      	ldr	r3, [pc, #16]	; (4015cc <pll_wait_for_lock+0x20>)
  4015ba:	4798      	blx	r3
  4015bc:	4603      	mov	r3, r0
  4015be:	2b00      	cmp	r3, #0
  4015c0:	d0f9      	beq.n	4015b6 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  4015c2:	2300      	movs	r3, #0
}
  4015c4:	4618      	mov	r0, r3
  4015c6:	3708      	adds	r7, #8
  4015c8:	46bd      	mov	sp, r7
  4015ca:	bd80      	pop	{r7, pc}
  4015cc:	00401549 	.word	0x00401549

004015d0 <sysclk_get_main_hz>:
{
  4015d0:	b580      	push	{r7, lr}
  4015d2:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  4015d4:	2006      	movs	r0, #6
  4015d6:	4b05      	ldr	r3, [pc, #20]	; (4015ec <sysclk_get_main_hz+0x1c>)
  4015d8:	4798      	blx	r3
  4015da:	4602      	mov	r2, r0
  4015dc:	4613      	mov	r3, r2
  4015de:	009b      	lsls	r3, r3, #2
  4015e0:	4413      	add	r3, r2
  4015e2:	009a      	lsls	r2, r3, #2
  4015e4:	4413      	add	r3, r2
}
  4015e6:	4618      	mov	r0, r3
  4015e8:	bd80      	pop	{r7, pc}
  4015ea:	bf00      	nop
  4015ec:	004013fd 	.word	0x004013fd

004015f0 <sysclk_get_cpu_hz>:
{
  4015f0:	b580      	push	{r7, lr}
  4015f2:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4015f4:	4b02      	ldr	r3, [pc, #8]	; (401600 <sysclk_get_cpu_hz+0x10>)
  4015f6:	4798      	blx	r3
  4015f8:	4603      	mov	r3, r0
}
  4015fa:	4618      	mov	r0, r3
  4015fc:	bd80      	pop	{r7, pc}
  4015fe:	bf00      	nop
  401600:	004015d1 	.word	0x004015d1

00401604 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  401604:	b590      	push	{r4, r7, lr}
  401606:	b083      	sub	sp, #12
  401608:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40160a:	4813      	ldr	r0, [pc, #76]	; (401658 <sysclk_init+0x54>)
  40160c:	4b13      	ldr	r3, [pc, #76]	; (40165c <sysclk_init+0x58>)
  40160e:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  401610:	2006      	movs	r0, #6
  401612:	4b13      	ldr	r3, [pc, #76]	; (401660 <sysclk_init+0x5c>)
  401614:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  401616:	1d38      	adds	r0, r7, #4
  401618:	2319      	movs	r3, #25
  40161a:	2201      	movs	r2, #1
  40161c:	2106      	movs	r1, #6
  40161e:	4c11      	ldr	r4, [pc, #68]	; (401664 <sysclk_init+0x60>)
  401620:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  401622:	1d3b      	adds	r3, r7, #4
  401624:	2100      	movs	r1, #0
  401626:	4618      	mov	r0, r3
  401628:	4b0f      	ldr	r3, [pc, #60]	; (401668 <sysclk_init+0x64>)
  40162a:	4798      	blx	r3
		pll_wait_for_lock(0);
  40162c:	2000      	movs	r0, #0
  40162e:	4b0f      	ldr	r3, [pc, #60]	; (40166c <sysclk_init+0x68>)
  401630:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  401632:	2002      	movs	r0, #2
  401634:	4b0e      	ldr	r3, [pc, #56]	; (401670 <sysclk_init+0x6c>)
  401636:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  401638:	2000      	movs	r0, #0
  40163a:	4b0e      	ldr	r3, [pc, #56]	; (401674 <sysclk_init+0x70>)
  40163c:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40163e:	4b0e      	ldr	r3, [pc, #56]	; (401678 <sysclk_init+0x74>)
  401640:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  401642:	4b0e      	ldr	r3, [pc, #56]	; (40167c <sysclk_init+0x78>)
  401644:	4798      	blx	r3
  401646:	4603      	mov	r3, r0
  401648:	4618      	mov	r0, r3
  40164a:	4b04      	ldr	r3, [pc, #16]	; (40165c <sysclk_init+0x58>)
  40164c:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  40164e:	bf00      	nop
  401650:	370c      	adds	r7, #12
  401652:	46bd      	mov	sp, r7
  401654:	bd90      	pop	{r4, r7, pc}
  401656:	bf00      	nop
  401658:	11e1a300 	.word	0x11e1a300
  40165c:	00402235 	.word	0x00402235
  401660:	00401575 	.word	0x00401575
  401664:	0040149d 	.word	0x0040149d
  401668:	00401509 	.word	0x00401509
  40166c:	004015ad 	.word	0x004015ad
  401670:	00401c45 	.word	0x00401c45
  401674:	00401cc1 	.word	0x00401cc1
  401678:	004020cd 	.word	0x004020cd
  40167c:	004015f1 	.word	0x004015f1

00401680 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  401680:	b480      	push	{r7}
  401682:	b085      	sub	sp, #20
  401684:	af00      	add	r7, sp, #0
  401686:	60f8      	str	r0, [r7, #12]
  401688:	60b9      	str	r1, [r7, #8]
  40168a:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40168c:	687b      	ldr	r3, [r7, #4]
  40168e:	2b00      	cmp	r3, #0
  401690:	d003      	beq.n	40169a <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  401692:	68fb      	ldr	r3, [r7, #12]
  401694:	68ba      	ldr	r2, [r7, #8]
  401696:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  401698:	e002      	b.n	4016a0 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  40169a:	68fb      	ldr	r3, [r7, #12]
  40169c:	68ba      	ldr	r2, [r7, #8]
  40169e:	661a      	str	r2, [r3, #96]	; 0x60
}
  4016a0:	bf00      	nop
  4016a2:	3714      	adds	r7, #20
  4016a4:	46bd      	mov	sp, r7
  4016a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016aa:	4770      	bx	lr

004016ac <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  4016ac:	b480      	push	{r7}
  4016ae:	b083      	sub	sp, #12
  4016b0:	af00      	add	r7, sp, #0
  4016b2:	6078      	str	r0, [r7, #4]
  4016b4:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  4016b6:	687b      	ldr	r3, [r7, #4]
  4016b8:	683a      	ldr	r2, [r7, #0]
  4016ba:	631a      	str	r2, [r3, #48]	; 0x30
}
  4016bc:	bf00      	nop
  4016be:	370c      	adds	r7, #12
  4016c0:	46bd      	mov	sp, r7
  4016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016c6:	4770      	bx	lr

004016c8 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  4016c8:	b480      	push	{r7}
  4016ca:	b083      	sub	sp, #12
  4016cc:	af00      	add	r7, sp, #0
  4016ce:	6078      	str	r0, [r7, #4]
  4016d0:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  4016d2:	687b      	ldr	r3, [r7, #4]
  4016d4:	683a      	ldr	r2, [r7, #0]
  4016d6:	635a      	str	r2, [r3, #52]	; 0x34
}
  4016d8:	bf00      	nop
  4016da:	370c      	adds	r7, #12
  4016dc:	46bd      	mov	sp, r7
  4016de:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016e2:	4770      	bx	lr

004016e4 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4016e4:	b480      	push	{r7}
  4016e6:	b087      	sub	sp, #28
  4016e8:	af00      	add	r7, sp, #0
  4016ea:	60f8      	str	r0, [r7, #12]
  4016ec:	60b9      	str	r1, [r7, #8]
  4016ee:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4016f0:	68fb      	ldr	r3, [r7, #12]
  4016f2:	687a      	ldr	r2, [r7, #4]
  4016f4:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4016f6:	68bb      	ldr	r3, [r7, #8]
  4016f8:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4016fc:	d04a      	beq.n	401794 <pio_set_peripheral+0xb0>
  4016fe:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401702:	d808      	bhi.n	401716 <pio_set_peripheral+0x32>
  401704:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401708:	d016      	beq.n	401738 <pio_set_peripheral+0x54>
  40170a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40170e:	d02c      	beq.n	40176a <pio_set_peripheral+0x86>
  401710:	2b00      	cmp	r3, #0
  401712:	d069      	beq.n	4017e8 <pio_set_peripheral+0x104>
  401714:	e064      	b.n	4017e0 <pio_set_peripheral+0xfc>
  401716:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40171a:	d065      	beq.n	4017e8 <pio_set_peripheral+0x104>
  40171c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401720:	d803      	bhi.n	40172a <pio_set_peripheral+0x46>
  401722:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401726:	d04a      	beq.n	4017be <pio_set_peripheral+0xda>
  401728:	e05a      	b.n	4017e0 <pio_set_peripheral+0xfc>
  40172a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40172e:	d05b      	beq.n	4017e8 <pio_set_peripheral+0x104>
  401730:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401734:	d058      	beq.n	4017e8 <pio_set_peripheral+0x104>
  401736:	e053      	b.n	4017e0 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401738:	68fb      	ldr	r3, [r7, #12]
  40173a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40173c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40173e:	68fb      	ldr	r3, [r7, #12]
  401740:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401742:	687b      	ldr	r3, [r7, #4]
  401744:	43d9      	mvns	r1, r3
  401746:	697b      	ldr	r3, [r7, #20]
  401748:	400b      	ands	r3, r1
  40174a:	401a      	ands	r2, r3
  40174c:	68fb      	ldr	r3, [r7, #12]
  40174e:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401750:	68fb      	ldr	r3, [r7, #12]
  401752:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401754:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401756:	68fb      	ldr	r3, [r7, #12]
  401758:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40175a:	687b      	ldr	r3, [r7, #4]
  40175c:	43d9      	mvns	r1, r3
  40175e:	697b      	ldr	r3, [r7, #20]
  401760:	400b      	ands	r3, r1
  401762:	401a      	ands	r2, r3
  401764:	68fb      	ldr	r3, [r7, #12]
  401766:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401768:	e03a      	b.n	4017e0 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40176a:	68fb      	ldr	r3, [r7, #12]
  40176c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40176e:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401770:	687a      	ldr	r2, [r7, #4]
  401772:	697b      	ldr	r3, [r7, #20]
  401774:	431a      	orrs	r2, r3
  401776:	68fb      	ldr	r3, [r7, #12]
  401778:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40177a:	68fb      	ldr	r3, [r7, #12]
  40177c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40177e:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401780:	68fb      	ldr	r3, [r7, #12]
  401782:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401784:	687b      	ldr	r3, [r7, #4]
  401786:	43d9      	mvns	r1, r3
  401788:	697b      	ldr	r3, [r7, #20]
  40178a:	400b      	ands	r3, r1
  40178c:	401a      	ands	r2, r3
  40178e:	68fb      	ldr	r3, [r7, #12]
  401790:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401792:	e025      	b.n	4017e0 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401794:	68fb      	ldr	r3, [r7, #12]
  401796:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401798:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40179a:	68fb      	ldr	r3, [r7, #12]
  40179c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40179e:	687b      	ldr	r3, [r7, #4]
  4017a0:	43d9      	mvns	r1, r3
  4017a2:	697b      	ldr	r3, [r7, #20]
  4017a4:	400b      	ands	r3, r1
  4017a6:	401a      	ands	r2, r3
  4017a8:	68fb      	ldr	r3, [r7, #12]
  4017aa:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4017ac:	68fb      	ldr	r3, [r7, #12]
  4017ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4017b0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4017b2:	687a      	ldr	r2, [r7, #4]
  4017b4:	697b      	ldr	r3, [r7, #20]
  4017b6:	431a      	orrs	r2, r3
  4017b8:	68fb      	ldr	r3, [r7, #12]
  4017ba:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4017bc:	e010      	b.n	4017e0 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4017be:	68fb      	ldr	r3, [r7, #12]
  4017c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4017c2:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4017c4:	687a      	ldr	r2, [r7, #4]
  4017c6:	697b      	ldr	r3, [r7, #20]
  4017c8:	431a      	orrs	r2, r3
  4017ca:	68fb      	ldr	r3, [r7, #12]
  4017cc:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4017ce:	68fb      	ldr	r3, [r7, #12]
  4017d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4017d2:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4017d4:	687a      	ldr	r2, [r7, #4]
  4017d6:	697b      	ldr	r3, [r7, #20]
  4017d8:	431a      	orrs	r2, r3
  4017da:	68fb      	ldr	r3, [r7, #12]
  4017dc:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4017de:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4017e0:	68fb      	ldr	r3, [r7, #12]
  4017e2:	687a      	ldr	r2, [r7, #4]
  4017e4:	605a      	str	r2, [r3, #4]
  4017e6:	e000      	b.n	4017ea <pio_set_peripheral+0x106>
		return;
  4017e8:	bf00      	nop
}
  4017ea:	371c      	adds	r7, #28
  4017ec:	46bd      	mov	sp, r7
  4017ee:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017f2:	4770      	bx	lr

004017f4 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  4017f4:	b580      	push	{r7, lr}
  4017f6:	b084      	sub	sp, #16
  4017f8:	af00      	add	r7, sp, #0
  4017fa:	60f8      	str	r0, [r7, #12]
  4017fc:	60b9      	str	r1, [r7, #8]
  4017fe:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  401800:	68b9      	ldr	r1, [r7, #8]
  401802:	68f8      	ldr	r0, [r7, #12]
  401804:	4b19      	ldr	r3, [pc, #100]	; (40186c <pio_set_input+0x78>)
  401806:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  401808:	687b      	ldr	r3, [r7, #4]
  40180a:	f003 0301 	and.w	r3, r3, #1
  40180e:	461a      	mov	r2, r3
  401810:	68b9      	ldr	r1, [r7, #8]
  401812:	68f8      	ldr	r0, [r7, #12]
  401814:	4b16      	ldr	r3, [pc, #88]	; (401870 <pio_set_input+0x7c>)
  401816:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401818:	687b      	ldr	r3, [r7, #4]
  40181a:	f003 030a 	and.w	r3, r3, #10
  40181e:	2b00      	cmp	r3, #0
  401820:	d003      	beq.n	40182a <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  401822:	68fb      	ldr	r3, [r7, #12]
  401824:	68ba      	ldr	r2, [r7, #8]
  401826:	621a      	str	r2, [r3, #32]
  401828:	e002      	b.n	401830 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  40182a:	68fb      	ldr	r3, [r7, #12]
  40182c:	68ba      	ldr	r2, [r7, #8]
  40182e:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  401830:	687b      	ldr	r3, [r7, #4]
  401832:	f003 0302 	and.w	r3, r3, #2
  401836:	2b00      	cmp	r3, #0
  401838:	d004      	beq.n	401844 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  40183a:	68fb      	ldr	r3, [r7, #12]
  40183c:	68ba      	ldr	r2, [r7, #8]
  40183e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  401842:	e008      	b.n	401856 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  401844:	687b      	ldr	r3, [r7, #4]
  401846:	f003 0308 	and.w	r3, r3, #8
  40184a:	2b00      	cmp	r3, #0
  40184c:	d003      	beq.n	401856 <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  40184e:	68fb      	ldr	r3, [r7, #12]
  401850:	68ba      	ldr	r2, [r7, #8]
  401852:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  401856:	68fb      	ldr	r3, [r7, #12]
  401858:	68ba      	ldr	r2, [r7, #8]
  40185a:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  40185c:	68fb      	ldr	r3, [r7, #12]
  40185e:	68ba      	ldr	r2, [r7, #8]
  401860:	601a      	str	r2, [r3, #0]
}
  401862:	bf00      	nop
  401864:	3710      	adds	r7, #16
  401866:	46bd      	mov	sp, r7
  401868:	bd80      	pop	{r7, pc}
  40186a:	bf00      	nop
  40186c:	00401a2d 	.word	0x00401a2d
  401870:	00401681 	.word	0x00401681

00401874 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  401874:	b580      	push	{r7, lr}
  401876:	b084      	sub	sp, #16
  401878:	af00      	add	r7, sp, #0
  40187a:	60f8      	str	r0, [r7, #12]
  40187c:	60b9      	str	r1, [r7, #8]
  40187e:	607a      	str	r2, [r7, #4]
  401880:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  401882:	68b9      	ldr	r1, [r7, #8]
  401884:	68f8      	ldr	r0, [r7, #12]
  401886:	4b12      	ldr	r3, [pc, #72]	; (4018d0 <pio_set_output+0x5c>)
  401888:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  40188a:	69ba      	ldr	r2, [r7, #24]
  40188c:	68b9      	ldr	r1, [r7, #8]
  40188e:	68f8      	ldr	r0, [r7, #12]
  401890:	4b10      	ldr	r3, [pc, #64]	; (4018d4 <pio_set_output+0x60>)
  401892:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  401894:	683b      	ldr	r3, [r7, #0]
  401896:	2b00      	cmp	r3, #0
  401898:	d003      	beq.n	4018a2 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  40189a:	68fb      	ldr	r3, [r7, #12]
  40189c:	68ba      	ldr	r2, [r7, #8]
  40189e:	651a      	str	r2, [r3, #80]	; 0x50
  4018a0:	e002      	b.n	4018a8 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4018a2:	68fb      	ldr	r3, [r7, #12]
  4018a4:	68ba      	ldr	r2, [r7, #8]
  4018a6:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4018a8:	687b      	ldr	r3, [r7, #4]
  4018aa:	2b00      	cmp	r3, #0
  4018ac:	d003      	beq.n	4018b6 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  4018ae:	68fb      	ldr	r3, [r7, #12]
  4018b0:	68ba      	ldr	r2, [r7, #8]
  4018b2:	631a      	str	r2, [r3, #48]	; 0x30
  4018b4:	e002      	b.n	4018bc <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4018b6:	68fb      	ldr	r3, [r7, #12]
  4018b8:	68ba      	ldr	r2, [r7, #8]
  4018ba:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  4018bc:	68fb      	ldr	r3, [r7, #12]
  4018be:	68ba      	ldr	r2, [r7, #8]
  4018c0:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  4018c2:	68fb      	ldr	r3, [r7, #12]
  4018c4:	68ba      	ldr	r2, [r7, #8]
  4018c6:	601a      	str	r2, [r3, #0]
}
  4018c8:	bf00      	nop
  4018ca:	3710      	adds	r7, #16
  4018cc:	46bd      	mov	sp, r7
  4018ce:	bd80      	pop	{r7, pc}
  4018d0:	00401a2d 	.word	0x00401a2d
  4018d4:	00401681 	.word	0x00401681

004018d8 <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
  4018d8:	b590      	push	{r4, r7, lr}
  4018da:	b087      	sub	sp, #28
  4018dc:	af02      	add	r7, sp, #8
  4018de:	60f8      	str	r0, [r7, #12]
  4018e0:	60b9      	str	r1, [r7, #8]
  4018e2:	607a      	str	r2, [r7, #4]
  4018e4:	603b      	str	r3, [r7, #0]
	/* Configure pins */
	switch (ul_type) {
  4018e6:	68bb      	ldr	r3, [r7, #8]
  4018e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4018ec:	d016      	beq.n	40191c <pio_configure+0x44>
  4018ee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4018f2:	d809      	bhi.n	401908 <pio_configure+0x30>
  4018f4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4018f8:	d010      	beq.n	40191c <pio_configure+0x44>
  4018fa:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4018fe:	d00d      	beq.n	40191c <pio_configure+0x44>
  401900:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401904:	d00a      	beq.n	40191c <pio_configure+0x44>
  401906:	e03d      	b.n	401984 <pio_configure+0xac>
  401908:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40190c:	d01a      	beq.n	401944 <pio_configure+0x6c>
  40190e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401912:	d017      	beq.n	401944 <pio_configure+0x6c>
  401914:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401918:	d00e      	beq.n	401938 <pio_configure+0x60>
  40191a:	e033      	b.n	401984 <pio_configure+0xac>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  40191c:	687a      	ldr	r2, [r7, #4]
  40191e:	68b9      	ldr	r1, [r7, #8]
  401920:	68f8      	ldr	r0, [r7, #12]
  401922:	4b1c      	ldr	r3, [pc, #112]	; (401994 <pio_configure+0xbc>)
  401924:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
  401926:	683b      	ldr	r3, [r7, #0]
  401928:	f003 0301 	and.w	r3, r3, #1
  40192c:	461a      	mov	r2, r3
  40192e:	6879      	ldr	r1, [r7, #4]
  401930:	68f8      	ldr	r0, [r7, #12]
  401932:	4b19      	ldr	r3, [pc, #100]	; (401998 <pio_configure+0xc0>)
  401934:	4798      	blx	r3
		break;
  401936:	e027      	b.n	401988 <pio_configure+0xb0>

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
  401938:	683a      	ldr	r2, [r7, #0]
  40193a:	6879      	ldr	r1, [r7, #4]
  40193c:	68f8      	ldr	r0, [r7, #12]
  40193e:	4b17      	ldr	r3, [pc, #92]	; (40199c <pio_configure+0xc4>)
  401940:	4798      	blx	r3
		break;
  401942:	e021      	b.n	401988 <pio_configure+0xb0>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  401944:	68bb      	ldr	r3, [r7, #8]
  401946:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40194a:	bf0c      	ite	eq
  40194c:	2301      	moveq	r3, #1
  40194e:	2300      	movne	r3, #0
  401950:	b2db      	uxtb	r3, r3
  401952:	461a      	mov	r2, r3
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
  401954:	683b      	ldr	r3, [r7, #0]
  401956:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  40195a:	2b00      	cmp	r3, #0
  40195c:	bf14      	ite	ne
  40195e:	2301      	movne	r3, #1
  401960:	2300      	moveq	r3, #0
  401962:	b2db      	uxtb	r3, r3
  401964:	4619      	mov	r1, r3
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
  401966:	683b      	ldr	r3, [r7, #0]
  401968:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  40196c:	2b00      	cmp	r3, #0
  40196e:	bf14      	ite	ne
  401970:	2301      	movne	r3, #1
  401972:	2300      	moveq	r3, #0
  401974:	b2db      	uxtb	r3, r3
  401976:	9300      	str	r3, [sp, #0]
  401978:	460b      	mov	r3, r1
  40197a:	6879      	ldr	r1, [r7, #4]
  40197c:	68f8      	ldr	r0, [r7, #12]
  40197e:	4c08      	ldr	r4, [pc, #32]	; (4019a0 <pio_configure+0xc8>)
  401980:	47a0      	blx	r4
		break;
  401982:	e001      	b.n	401988 <pio_configure+0xb0>

	default:
		return 0;
  401984:	2300      	movs	r3, #0
  401986:	e000      	b.n	40198a <pio_configure+0xb2>
	}

	return 1;
  401988:	2301      	movs	r3, #1
}
  40198a:	4618      	mov	r0, r3
  40198c:	3714      	adds	r7, #20
  40198e:	46bd      	mov	sp, r7
  401990:	bd90      	pop	{r4, r7, pc}
  401992:	bf00      	nop
  401994:	004016e5 	.word	0x004016e5
  401998:	00401681 	.word	0x00401681
  40199c:	004017f5 	.word	0x004017f5
  4019a0:	00401875 	.word	0x00401875

004019a4 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  4019a4:	b480      	push	{r7}
  4019a6:	b085      	sub	sp, #20
  4019a8:	af00      	add	r7, sp, #0
  4019aa:	60f8      	str	r0, [r7, #12]
  4019ac:	60b9      	str	r1, [r7, #8]
  4019ae:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  4019b0:	687b      	ldr	r3, [r7, #4]
  4019b2:	f003 0310 	and.w	r3, r3, #16
  4019b6:	2b00      	cmp	r3, #0
  4019b8:	d020      	beq.n	4019fc <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  4019ba:	68fb      	ldr	r3, [r7, #12]
  4019bc:	68ba      	ldr	r2, [r7, #8]
  4019be:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4019c2:	687b      	ldr	r3, [r7, #4]
  4019c4:	f003 0320 	and.w	r3, r3, #32
  4019c8:	2b00      	cmp	r3, #0
  4019ca:	d004      	beq.n	4019d6 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  4019cc:	68fb      	ldr	r3, [r7, #12]
  4019ce:	68ba      	ldr	r2, [r7, #8]
  4019d0:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4019d4:	e003      	b.n	4019de <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  4019d6:	68fb      	ldr	r3, [r7, #12]
  4019d8:	68ba      	ldr	r2, [r7, #8]
  4019da:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4019de:	687b      	ldr	r3, [r7, #4]
  4019e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
  4019e4:	2b00      	cmp	r3, #0
  4019e6:	d004      	beq.n	4019f2 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4019e8:	68fb      	ldr	r3, [r7, #12]
  4019ea:	68ba      	ldr	r2, [r7, #8]
  4019ec:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4019f0:	e008      	b.n	401a04 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  4019f2:	68fb      	ldr	r3, [r7, #12]
  4019f4:	68ba      	ldr	r2, [r7, #8]
  4019f6:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  4019fa:	e003      	b.n	401a04 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  4019fc:	68fb      	ldr	r3, [r7, #12]
  4019fe:	68ba      	ldr	r2, [r7, #8]
  401a00:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  401a04:	bf00      	nop
  401a06:	3714      	adds	r7, #20
  401a08:	46bd      	mov	sp, r7
  401a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a0e:	4770      	bx	lr

00401a10 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  401a10:	b480      	push	{r7}
  401a12:	b083      	sub	sp, #12
  401a14:	af00      	add	r7, sp, #0
  401a16:	6078      	str	r0, [r7, #4]
  401a18:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  401a1a:	687b      	ldr	r3, [r7, #4]
  401a1c:	683a      	ldr	r2, [r7, #0]
  401a1e:	641a      	str	r2, [r3, #64]	; 0x40
}
  401a20:	bf00      	nop
  401a22:	370c      	adds	r7, #12
  401a24:	46bd      	mov	sp, r7
  401a26:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a2a:	4770      	bx	lr

00401a2c <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  401a2c:	b480      	push	{r7}
  401a2e:	b083      	sub	sp, #12
  401a30:	af00      	add	r7, sp, #0
  401a32:	6078      	str	r0, [r7, #4]
  401a34:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  401a36:	687b      	ldr	r3, [r7, #4]
  401a38:	683a      	ldr	r2, [r7, #0]
  401a3a:	645a      	str	r2, [r3, #68]	; 0x44
}
  401a3c:	bf00      	nop
  401a3e:	370c      	adds	r7, #12
  401a40:	46bd      	mov	sp, r7
  401a42:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a46:	4770      	bx	lr

00401a48 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  401a48:	b480      	push	{r7}
  401a4a:	b083      	sub	sp, #12
  401a4c:	af00      	add	r7, sp, #0
  401a4e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  401a50:	687b      	ldr	r3, [r7, #4]
  401a52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  401a54:	4618      	mov	r0, r3
  401a56:	370c      	adds	r7, #12
  401a58:	46bd      	mov	sp, r7
  401a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a5e:	4770      	bx	lr

00401a60 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  401a60:	b480      	push	{r7}
  401a62:	b083      	sub	sp, #12
  401a64:	af00      	add	r7, sp, #0
  401a66:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  401a68:	687b      	ldr	r3, [r7, #4]
  401a6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  401a6c:	4618      	mov	r0, r3
  401a6e:	370c      	adds	r7, #12
  401a70:	46bd      	mov	sp, r7
  401a72:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a76:	4770      	bx	lr

00401a78 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401a78:	b580      	push	{r7, lr}
  401a7a:	b084      	sub	sp, #16
  401a7c:	af00      	add	r7, sp, #0
  401a7e:	6078      	str	r0, [r7, #4]
  401a80:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401a82:	6878      	ldr	r0, [r7, #4]
  401a84:	4b26      	ldr	r3, [pc, #152]	; (401b20 <pio_handler_process+0xa8>)
  401a86:	4798      	blx	r3
  401a88:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  401a8a:	6878      	ldr	r0, [r7, #4]
  401a8c:	4b25      	ldr	r3, [pc, #148]	; (401b24 <pio_handler_process+0xac>)
  401a8e:	4798      	blx	r3
  401a90:	4602      	mov	r2, r0
  401a92:	68fb      	ldr	r3, [r7, #12]
  401a94:	4013      	ands	r3, r2
  401a96:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  401a98:	68fb      	ldr	r3, [r7, #12]
  401a9a:	2b00      	cmp	r3, #0
  401a9c:	d03c      	beq.n	401b18 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  401a9e:	2300      	movs	r3, #0
  401aa0:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  401aa2:	e034      	b.n	401b0e <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401aa4:	4a20      	ldr	r2, [pc, #128]	; (401b28 <pio_handler_process+0xb0>)
  401aa6:	68bb      	ldr	r3, [r7, #8]
  401aa8:	011b      	lsls	r3, r3, #4
  401aaa:	4413      	add	r3, r2
  401aac:	681a      	ldr	r2, [r3, #0]
  401aae:	683b      	ldr	r3, [r7, #0]
  401ab0:	429a      	cmp	r2, r3
  401ab2:	d126      	bne.n	401b02 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401ab4:	4a1c      	ldr	r2, [pc, #112]	; (401b28 <pio_handler_process+0xb0>)
  401ab6:	68bb      	ldr	r3, [r7, #8]
  401ab8:	011b      	lsls	r3, r3, #4
  401aba:	4413      	add	r3, r2
  401abc:	3304      	adds	r3, #4
  401abe:	681a      	ldr	r2, [r3, #0]
  401ac0:	68fb      	ldr	r3, [r7, #12]
  401ac2:	4013      	ands	r3, r2
  401ac4:	2b00      	cmp	r3, #0
  401ac6:	d01c      	beq.n	401b02 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401ac8:	4a17      	ldr	r2, [pc, #92]	; (401b28 <pio_handler_process+0xb0>)
  401aca:	68bb      	ldr	r3, [r7, #8]
  401acc:	011b      	lsls	r3, r3, #4
  401ace:	4413      	add	r3, r2
  401ad0:	330c      	adds	r3, #12
  401ad2:	681b      	ldr	r3, [r3, #0]
  401ad4:	4914      	ldr	r1, [pc, #80]	; (401b28 <pio_handler_process+0xb0>)
  401ad6:	68ba      	ldr	r2, [r7, #8]
  401ad8:	0112      	lsls	r2, r2, #4
  401ada:	440a      	add	r2, r1
  401adc:	6810      	ldr	r0, [r2, #0]
  401ade:	4912      	ldr	r1, [pc, #72]	; (401b28 <pio_handler_process+0xb0>)
  401ae0:	68ba      	ldr	r2, [r7, #8]
  401ae2:	0112      	lsls	r2, r2, #4
  401ae4:	440a      	add	r2, r1
  401ae6:	3204      	adds	r2, #4
  401ae8:	6812      	ldr	r2, [r2, #0]
  401aea:	4611      	mov	r1, r2
  401aec:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  401aee:	4a0e      	ldr	r2, [pc, #56]	; (401b28 <pio_handler_process+0xb0>)
  401af0:	68bb      	ldr	r3, [r7, #8]
  401af2:	011b      	lsls	r3, r3, #4
  401af4:	4413      	add	r3, r2
  401af6:	3304      	adds	r3, #4
  401af8:	681b      	ldr	r3, [r3, #0]
  401afa:	43db      	mvns	r3, r3
  401afc:	68fa      	ldr	r2, [r7, #12]
  401afe:	4013      	ands	r3, r2
  401b00:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  401b02:	68bb      	ldr	r3, [r7, #8]
  401b04:	3301      	adds	r3, #1
  401b06:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  401b08:	68bb      	ldr	r3, [r7, #8]
  401b0a:	2b06      	cmp	r3, #6
  401b0c:	d803      	bhi.n	401b16 <pio_handler_process+0x9e>
		while (status != 0) {
  401b0e:	68fb      	ldr	r3, [r7, #12]
  401b10:	2b00      	cmp	r3, #0
  401b12:	d1c7      	bne.n	401aa4 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  401b14:	e000      	b.n	401b18 <pio_handler_process+0xa0>
				break;
  401b16:	bf00      	nop
}
  401b18:	bf00      	nop
  401b1a:	3710      	adds	r7, #16
  401b1c:	46bd      	mov	sp, r7
  401b1e:	bd80      	pop	{r7, pc}
  401b20:	00401a49 	.word	0x00401a49
  401b24:	00401a61 	.word	0x00401a61
  401b28:	20401524 	.word	0x20401524

00401b2c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  401b2c:	b580      	push	{r7, lr}
  401b2e:	b086      	sub	sp, #24
  401b30:	af00      	add	r7, sp, #0
  401b32:	60f8      	str	r0, [r7, #12]
  401b34:	60b9      	str	r1, [r7, #8]
  401b36:	607a      	str	r2, [r7, #4]
  401b38:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  401b3a:	4b21      	ldr	r3, [pc, #132]	; (401bc0 <pio_handler_set+0x94>)
  401b3c:	681b      	ldr	r3, [r3, #0]
  401b3e:	2b06      	cmp	r3, #6
  401b40:	d901      	bls.n	401b46 <pio_handler_set+0x1a>
		return 1;
  401b42:	2301      	movs	r3, #1
  401b44:	e038      	b.n	401bb8 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  401b46:	2300      	movs	r3, #0
  401b48:	75fb      	strb	r3, [r7, #23]
  401b4a:	e011      	b.n	401b70 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  401b4c:	7dfb      	ldrb	r3, [r7, #23]
  401b4e:	011b      	lsls	r3, r3, #4
  401b50:	4a1c      	ldr	r2, [pc, #112]	; (401bc4 <pio_handler_set+0x98>)
  401b52:	4413      	add	r3, r2
  401b54:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  401b56:	693b      	ldr	r3, [r7, #16]
  401b58:	681a      	ldr	r2, [r3, #0]
  401b5a:	68bb      	ldr	r3, [r7, #8]
  401b5c:	429a      	cmp	r2, r3
  401b5e:	d104      	bne.n	401b6a <pio_handler_set+0x3e>
  401b60:	693b      	ldr	r3, [r7, #16]
  401b62:	685a      	ldr	r2, [r3, #4]
  401b64:	687b      	ldr	r3, [r7, #4]
  401b66:	429a      	cmp	r2, r3
  401b68:	d008      	beq.n	401b7c <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  401b6a:	7dfb      	ldrb	r3, [r7, #23]
  401b6c:	3301      	adds	r3, #1
  401b6e:	75fb      	strb	r3, [r7, #23]
  401b70:	7dfa      	ldrb	r2, [r7, #23]
  401b72:	4b13      	ldr	r3, [pc, #76]	; (401bc0 <pio_handler_set+0x94>)
  401b74:	681b      	ldr	r3, [r3, #0]
  401b76:	429a      	cmp	r2, r3
  401b78:	d9e8      	bls.n	401b4c <pio_handler_set+0x20>
  401b7a:	e000      	b.n	401b7e <pio_handler_set+0x52>
			break;
  401b7c:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  401b7e:	693b      	ldr	r3, [r7, #16]
  401b80:	68ba      	ldr	r2, [r7, #8]
  401b82:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  401b84:	693b      	ldr	r3, [r7, #16]
  401b86:	687a      	ldr	r2, [r7, #4]
  401b88:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  401b8a:	693b      	ldr	r3, [r7, #16]
  401b8c:	683a      	ldr	r2, [r7, #0]
  401b8e:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  401b90:	693b      	ldr	r3, [r7, #16]
  401b92:	6a3a      	ldr	r2, [r7, #32]
  401b94:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  401b96:	7dfa      	ldrb	r2, [r7, #23]
  401b98:	4b09      	ldr	r3, [pc, #36]	; (401bc0 <pio_handler_set+0x94>)
  401b9a:	681b      	ldr	r3, [r3, #0]
  401b9c:	3301      	adds	r3, #1
  401b9e:	429a      	cmp	r2, r3
  401ba0:	d104      	bne.n	401bac <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  401ba2:	4b07      	ldr	r3, [pc, #28]	; (401bc0 <pio_handler_set+0x94>)
  401ba4:	681b      	ldr	r3, [r3, #0]
  401ba6:	3301      	adds	r3, #1
  401ba8:	4a05      	ldr	r2, [pc, #20]	; (401bc0 <pio_handler_set+0x94>)
  401baa:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  401bac:	683a      	ldr	r2, [r7, #0]
  401bae:	6879      	ldr	r1, [r7, #4]
  401bb0:	68f8      	ldr	r0, [r7, #12]
  401bb2:	4b05      	ldr	r3, [pc, #20]	; (401bc8 <pio_handler_set+0x9c>)
  401bb4:	4798      	blx	r3

	return 0;
  401bb6:	2300      	movs	r3, #0
}
  401bb8:	4618      	mov	r0, r3
  401bba:	3718      	adds	r7, #24
  401bbc:	46bd      	mov	sp, r7
  401bbe:	bd80      	pop	{r7, pc}
  401bc0:	20401594 	.word	0x20401594
  401bc4:	20401524 	.word	0x20401524
  401bc8:	004019a5 	.word	0x004019a5

00401bcc <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401bcc:	b580      	push	{r7, lr}
  401bce:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  401bd0:	210a      	movs	r1, #10
  401bd2:	4802      	ldr	r0, [pc, #8]	; (401bdc <PIOA_Handler+0x10>)
  401bd4:	4b02      	ldr	r3, [pc, #8]	; (401be0 <PIOA_Handler+0x14>)
  401bd6:	4798      	blx	r3
}
  401bd8:	bf00      	nop
  401bda:	bd80      	pop	{r7, pc}
  401bdc:	400e0e00 	.word	0x400e0e00
  401be0:	00401a79 	.word	0x00401a79

00401be4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401be4:	b580      	push	{r7, lr}
  401be6:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  401be8:	210b      	movs	r1, #11
  401bea:	4802      	ldr	r0, [pc, #8]	; (401bf4 <PIOB_Handler+0x10>)
  401bec:	4b02      	ldr	r3, [pc, #8]	; (401bf8 <PIOB_Handler+0x14>)
  401bee:	4798      	blx	r3
}
  401bf0:	bf00      	nop
  401bf2:	bd80      	pop	{r7, pc}
  401bf4:	400e1000 	.word	0x400e1000
  401bf8:	00401a79 	.word	0x00401a79

00401bfc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401bfc:	b580      	push	{r7, lr}
  401bfe:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  401c00:	210c      	movs	r1, #12
  401c02:	4802      	ldr	r0, [pc, #8]	; (401c0c <PIOC_Handler+0x10>)
  401c04:	4b02      	ldr	r3, [pc, #8]	; (401c10 <PIOC_Handler+0x14>)
  401c06:	4798      	blx	r3
}
  401c08:	bf00      	nop
  401c0a:	bd80      	pop	{r7, pc}
  401c0c:	400e1200 	.word	0x400e1200
  401c10:	00401a79 	.word	0x00401a79

00401c14 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  401c14:	b580      	push	{r7, lr}
  401c16:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  401c18:	2110      	movs	r1, #16
  401c1a:	4802      	ldr	r0, [pc, #8]	; (401c24 <PIOD_Handler+0x10>)
  401c1c:	4b02      	ldr	r3, [pc, #8]	; (401c28 <PIOD_Handler+0x14>)
  401c1e:	4798      	blx	r3
}
  401c20:	bf00      	nop
  401c22:	bd80      	pop	{r7, pc}
  401c24:	400e1400 	.word	0x400e1400
  401c28:	00401a79 	.word	0x00401a79

00401c2c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  401c2c:	b580      	push	{r7, lr}
  401c2e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  401c30:	2111      	movs	r1, #17
  401c32:	4802      	ldr	r0, [pc, #8]	; (401c3c <PIOE_Handler+0x10>)
  401c34:	4b02      	ldr	r3, [pc, #8]	; (401c40 <PIOE_Handler+0x14>)
  401c36:	4798      	blx	r3
}
  401c38:	bf00      	nop
  401c3a:	bd80      	pop	{r7, pc}
  401c3c:	400e1600 	.word	0x400e1600
  401c40:	00401a79 	.word	0x00401a79

00401c44 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  401c44:	b480      	push	{r7}
  401c46:	b083      	sub	sp, #12
  401c48:	af00      	add	r7, sp, #0
  401c4a:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  401c4c:	687b      	ldr	r3, [r7, #4]
  401c4e:	3b01      	subs	r3, #1
  401c50:	2b03      	cmp	r3, #3
  401c52:	d81a      	bhi.n	401c8a <pmc_mck_set_division+0x46>
  401c54:	a201      	add	r2, pc, #4	; (adr r2, 401c5c <pmc_mck_set_division+0x18>)
  401c56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401c5a:	bf00      	nop
  401c5c:	00401c6d 	.word	0x00401c6d
  401c60:	00401c73 	.word	0x00401c73
  401c64:	00401c7b 	.word	0x00401c7b
  401c68:	00401c83 	.word	0x00401c83
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401c6c:	2300      	movs	r3, #0
  401c6e:	607b      	str	r3, [r7, #4]
			break;
  401c70:	e00e      	b.n	401c90 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  401c72:	f44f 7380 	mov.w	r3, #256	; 0x100
  401c76:	607b      	str	r3, [r7, #4]
			break;
  401c78:	e00a      	b.n	401c90 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  401c7a:	f44f 7340 	mov.w	r3, #768	; 0x300
  401c7e:	607b      	str	r3, [r7, #4]
			break;
  401c80:	e006      	b.n	401c90 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  401c82:	f44f 7300 	mov.w	r3, #512	; 0x200
  401c86:	607b      	str	r3, [r7, #4]
			break;
  401c88:	e002      	b.n	401c90 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401c8a:	2300      	movs	r3, #0
  401c8c:	607b      	str	r3, [r7, #4]
			break;
  401c8e:	bf00      	nop
	}
	PMC->PMC_MCKR =
  401c90:	490a      	ldr	r1, [pc, #40]	; (401cbc <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  401c92:	4b0a      	ldr	r3, [pc, #40]	; (401cbc <pmc_mck_set_division+0x78>)
  401c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401c96:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  401c9a:	687b      	ldr	r3, [r7, #4]
  401c9c:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  401c9e:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401ca0:	bf00      	nop
  401ca2:	4b06      	ldr	r3, [pc, #24]	; (401cbc <pmc_mck_set_division+0x78>)
  401ca4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401ca6:	f003 0308 	and.w	r3, r3, #8
  401caa:	2b00      	cmp	r3, #0
  401cac:	d0f9      	beq.n	401ca2 <pmc_mck_set_division+0x5e>
}
  401cae:	bf00      	nop
  401cb0:	370c      	adds	r7, #12
  401cb2:	46bd      	mov	sp, r7
  401cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
  401cb8:	4770      	bx	lr
  401cba:	bf00      	nop
  401cbc:	400e0600 	.word	0x400e0600

00401cc0 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  401cc0:	b480      	push	{r7}
  401cc2:	b085      	sub	sp, #20
  401cc4:	af00      	add	r7, sp, #0
  401cc6:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401cc8:	491d      	ldr	r1, [pc, #116]	; (401d40 <pmc_switch_mck_to_pllack+0x80>)
  401cca:	4b1d      	ldr	r3, [pc, #116]	; (401d40 <pmc_switch_mck_to_pllack+0x80>)
  401ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401cce:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  401cd2:	687b      	ldr	r3, [r7, #4]
  401cd4:	4313      	orrs	r3, r2
  401cd6:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401cd8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401cdc:	60fb      	str	r3, [r7, #12]
  401cde:	e007      	b.n	401cf0 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401ce0:	68fb      	ldr	r3, [r7, #12]
  401ce2:	2b00      	cmp	r3, #0
  401ce4:	d101      	bne.n	401cea <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  401ce6:	2301      	movs	r3, #1
  401ce8:	e023      	b.n	401d32 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  401cea:	68fb      	ldr	r3, [r7, #12]
  401cec:	3b01      	subs	r3, #1
  401cee:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401cf0:	4b13      	ldr	r3, [pc, #76]	; (401d40 <pmc_switch_mck_to_pllack+0x80>)
  401cf2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401cf4:	f003 0308 	and.w	r3, r3, #8
  401cf8:	2b00      	cmp	r3, #0
  401cfa:	d0f1      	beq.n	401ce0 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401cfc:	4a10      	ldr	r2, [pc, #64]	; (401d40 <pmc_switch_mck_to_pllack+0x80>)
  401cfe:	4b10      	ldr	r3, [pc, #64]	; (401d40 <pmc_switch_mck_to_pllack+0x80>)
  401d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401d02:	f023 0303 	bic.w	r3, r3, #3
  401d06:	f043 0302 	orr.w	r3, r3, #2
  401d0a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401d0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401d10:	60fb      	str	r3, [r7, #12]
  401d12:	e007      	b.n	401d24 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401d14:	68fb      	ldr	r3, [r7, #12]
  401d16:	2b00      	cmp	r3, #0
  401d18:	d101      	bne.n	401d1e <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  401d1a:	2301      	movs	r3, #1
  401d1c:	e009      	b.n	401d32 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  401d1e:	68fb      	ldr	r3, [r7, #12]
  401d20:	3b01      	subs	r3, #1
  401d22:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401d24:	4b06      	ldr	r3, [pc, #24]	; (401d40 <pmc_switch_mck_to_pllack+0x80>)
  401d26:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401d28:	f003 0308 	and.w	r3, r3, #8
  401d2c:	2b00      	cmp	r3, #0
  401d2e:	d0f1      	beq.n	401d14 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  401d30:	2300      	movs	r3, #0
}
  401d32:	4618      	mov	r0, r3
  401d34:	3714      	adds	r7, #20
  401d36:	46bd      	mov	sp, r7
  401d38:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d3c:	4770      	bx	lr
  401d3e:	bf00      	nop
  401d40:	400e0600 	.word	0x400e0600

00401d44 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  401d44:	b480      	push	{r7}
  401d46:	b083      	sub	sp, #12
  401d48:	af00      	add	r7, sp, #0
  401d4a:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  401d4c:	687b      	ldr	r3, [r7, #4]
  401d4e:	2b01      	cmp	r3, #1
  401d50:	d105      	bne.n	401d5e <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  401d52:	4907      	ldr	r1, [pc, #28]	; (401d70 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401d54:	4b06      	ldr	r3, [pc, #24]	; (401d70 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401d56:	689a      	ldr	r2, [r3, #8]
  401d58:	4b06      	ldr	r3, [pc, #24]	; (401d74 <pmc_switch_sclk_to_32kxtal+0x30>)
  401d5a:	4313      	orrs	r3, r2
  401d5c:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  401d5e:	4b04      	ldr	r3, [pc, #16]	; (401d70 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401d60:	4a05      	ldr	r2, [pc, #20]	; (401d78 <pmc_switch_sclk_to_32kxtal+0x34>)
  401d62:	601a      	str	r2, [r3, #0]
}
  401d64:	bf00      	nop
  401d66:	370c      	adds	r7, #12
  401d68:	46bd      	mov	sp, r7
  401d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d6e:	4770      	bx	lr
  401d70:	400e1810 	.word	0x400e1810
  401d74:	a5100000 	.word	0xa5100000
  401d78:	a5000008 	.word	0xa5000008

00401d7c <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  401d7c:	b480      	push	{r7}
  401d7e:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  401d80:	4b09      	ldr	r3, [pc, #36]	; (401da8 <pmc_osc_is_ready_32kxtal+0x2c>)
  401d82:	695b      	ldr	r3, [r3, #20]
  401d84:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  401d88:	2b00      	cmp	r3, #0
  401d8a:	d007      	beq.n	401d9c <pmc_osc_is_ready_32kxtal+0x20>
  401d8c:	4b07      	ldr	r3, [pc, #28]	; (401dac <pmc_osc_is_ready_32kxtal+0x30>)
  401d8e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401d90:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401d94:	2b00      	cmp	r3, #0
  401d96:	d001      	beq.n	401d9c <pmc_osc_is_ready_32kxtal+0x20>
  401d98:	2301      	movs	r3, #1
  401d9a:	e000      	b.n	401d9e <pmc_osc_is_ready_32kxtal+0x22>
  401d9c:	2300      	movs	r3, #0
}
  401d9e:	4618      	mov	r0, r3
  401da0:	46bd      	mov	sp, r7
  401da2:	f85d 7b04 	ldr.w	r7, [sp], #4
  401da6:	4770      	bx	lr
  401da8:	400e1810 	.word	0x400e1810
  401dac:	400e0600 	.word	0x400e0600

00401db0 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  401db0:	b480      	push	{r7}
  401db2:	b083      	sub	sp, #12
  401db4:	af00      	add	r7, sp, #0
  401db6:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  401db8:	4915      	ldr	r1, [pc, #84]	; (401e10 <pmc_switch_mainck_to_fastrc+0x60>)
  401dba:	4b15      	ldr	r3, [pc, #84]	; (401e10 <pmc_switch_mainck_to_fastrc+0x60>)
  401dbc:	6a1a      	ldr	r2, [r3, #32]
  401dbe:	4b15      	ldr	r3, [pc, #84]	; (401e14 <pmc_switch_mainck_to_fastrc+0x64>)
  401dc0:	4313      	orrs	r3, r2
  401dc2:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401dc4:	bf00      	nop
  401dc6:	4b12      	ldr	r3, [pc, #72]	; (401e10 <pmc_switch_mainck_to_fastrc+0x60>)
  401dc8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401dca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401dce:	2b00      	cmp	r3, #0
  401dd0:	d0f9      	beq.n	401dc6 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401dd2:	490f      	ldr	r1, [pc, #60]	; (401e10 <pmc_switch_mainck_to_fastrc+0x60>)
  401dd4:	4b0e      	ldr	r3, [pc, #56]	; (401e10 <pmc_switch_mainck_to_fastrc+0x60>)
  401dd6:	6a1a      	ldr	r2, [r3, #32]
  401dd8:	4b0f      	ldr	r3, [pc, #60]	; (401e18 <pmc_switch_mainck_to_fastrc+0x68>)
  401dda:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  401ddc:	687a      	ldr	r2, [r7, #4]
  401dde:	4313      	orrs	r3, r2
  401de0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401de4:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401de6:	bf00      	nop
  401de8:	4b09      	ldr	r3, [pc, #36]	; (401e10 <pmc_switch_mainck_to_fastrc+0x60>)
  401dea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401dec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401df0:	2b00      	cmp	r3, #0
  401df2:	d0f9      	beq.n	401de8 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  401df4:	4906      	ldr	r1, [pc, #24]	; (401e10 <pmc_switch_mainck_to_fastrc+0x60>)
  401df6:	4b06      	ldr	r3, [pc, #24]	; (401e10 <pmc_switch_mainck_to_fastrc+0x60>)
  401df8:	6a1a      	ldr	r2, [r3, #32]
  401dfa:	4b08      	ldr	r3, [pc, #32]	; (401e1c <pmc_switch_mainck_to_fastrc+0x6c>)
  401dfc:	4013      	ands	r3, r2
  401dfe:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401e02:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  401e04:	bf00      	nop
  401e06:	370c      	adds	r7, #12
  401e08:	46bd      	mov	sp, r7
  401e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e0e:	4770      	bx	lr
  401e10:	400e0600 	.word	0x400e0600
  401e14:	00370008 	.word	0x00370008
  401e18:	ffc8ff8f 	.word	0xffc8ff8f
  401e1c:	fec8ffff 	.word	0xfec8ffff

00401e20 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  401e20:	b480      	push	{r7}
  401e22:	b083      	sub	sp, #12
  401e24:	af00      	add	r7, sp, #0
  401e26:	6078      	str	r0, [r7, #4]
  401e28:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401e2a:	687b      	ldr	r3, [r7, #4]
  401e2c:	2b00      	cmp	r3, #0
  401e2e:	d008      	beq.n	401e42 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401e30:	4913      	ldr	r1, [pc, #76]	; (401e80 <pmc_switch_mainck_to_xtal+0x60>)
  401e32:	4b13      	ldr	r3, [pc, #76]	; (401e80 <pmc_switch_mainck_to_xtal+0x60>)
  401e34:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401e36:	4a13      	ldr	r2, [pc, #76]	; (401e84 <pmc_switch_mainck_to_xtal+0x64>)
  401e38:	401a      	ands	r2, r3
  401e3a:	4b13      	ldr	r3, [pc, #76]	; (401e88 <pmc_switch_mainck_to_xtal+0x68>)
  401e3c:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401e3e:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  401e40:	e018      	b.n	401e74 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401e42:	490f      	ldr	r1, [pc, #60]	; (401e80 <pmc_switch_mainck_to_xtal+0x60>)
  401e44:	4b0e      	ldr	r3, [pc, #56]	; (401e80 <pmc_switch_mainck_to_xtal+0x60>)
  401e46:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401e48:	4b10      	ldr	r3, [pc, #64]	; (401e8c <pmc_switch_mainck_to_xtal+0x6c>)
  401e4a:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401e4c:	683a      	ldr	r2, [r7, #0]
  401e4e:	0212      	lsls	r2, r2, #8
  401e50:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401e52:	431a      	orrs	r2, r3
  401e54:	4b0e      	ldr	r3, [pc, #56]	; (401e90 <pmc_switch_mainck_to_xtal+0x70>)
  401e56:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401e58:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401e5a:	bf00      	nop
  401e5c:	4b08      	ldr	r3, [pc, #32]	; (401e80 <pmc_switch_mainck_to_xtal+0x60>)
  401e5e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401e60:	f003 0301 	and.w	r3, r3, #1
  401e64:	2b00      	cmp	r3, #0
  401e66:	d0f9      	beq.n	401e5c <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401e68:	4905      	ldr	r1, [pc, #20]	; (401e80 <pmc_switch_mainck_to_xtal+0x60>)
  401e6a:	4b05      	ldr	r3, [pc, #20]	; (401e80 <pmc_switch_mainck_to_xtal+0x60>)
  401e6c:	6a1a      	ldr	r2, [r3, #32]
  401e6e:	4b09      	ldr	r3, [pc, #36]	; (401e94 <pmc_switch_mainck_to_xtal+0x74>)
  401e70:	4313      	orrs	r3, r2
  401e72:	620b      	str	r3, [r1, #32]
}
  401e74:	bf00      	nop
  401e76:	370c      	adds	r7, #12
  401e78:	46bd      	mov	sp, r7
  401e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e7e:	4770      	bx	lr
  401e80:	400e0600 	.word	0x400e0600
  401e84:	fec8fffc 	.word	0xfec8fffc
  401e88:	01370002 	.word	0x01370002
  401e8c:	ffc8fffc 	.word	0xffc8fffc
  401e90:	00370001 	.word	0x00370001
  401e94:	01370000 	.word	0x01370000

00401e98 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  401e98:	b480      	push	{r7}
  401e9a:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401e9c:	4b04      	ldr	r3, [pc, #16]	; (401eb0 <pmc_osc_is_ready_mainck+0x18>)
  401e9e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401ea0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  401ea4:	4618      	mov	r0, r3
  401ea6:	46bd      	mov	sp, r7
  401ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
  401eac:	4770      	bx	lr
  401eae:	bf00      	nop
  401eb0:	400e0600 	.word	0x400e0600

00401eb4 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  401eb4:	b480      	push	{r7}
  401eb6:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401eb8:	4b04      	ldr	r3, [pc, #16]	; (401ecc <pmc_disable_pllack+0x18>)
  401eba:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401ebe:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  401ec0:	bf00      	nop
  401ec2:	46bd      	mov	sp, r7
  401ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ec8:	4770      	bx	lr
  401eca:	bf00      	nop
  401ecc:	400e0600 	.word	0x400e0600

00401ed0 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  401ed0:	b480      	push	{r7}
  401ed2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401ed4:	4b04      	ldr	r3, [pc, #16]	; (401ee8 <pmc_is_locked_pllack+0x18>)
  401ed6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401ed8:	f003 0302 	and.w	r3, r3, #2
}
  401edc:	4618      	mov	r0, r3
  401ede:	46bd      	mov	sp, r7
  401ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ee4:	4770      	bx	lr
  401ee6:	bf00      	nop
  401ee8:	400e0600 	.word	0x400e0600

00401eec <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  401eec:	b480      	push	{r7}
  401eee:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  401ef0:	4b04      	ldr	r3, [pc, #16]	; (401f04 <pmc_is_locked_upll+0x18>)
  401ef2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401ef4:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  401ef8:	4618      	mov	r0, r3
  401efa:	46bd      	mov	sp, r7
  401efc:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f00:	4770      	bx	lr
  401f02:	bf00      	nop
  401f04:	400e0600 	.word	0x400e0600

00401f08 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  401f08:	b480      	push	{r7}
  401f0a:	b083      	sub	sp, #12
  401f0c:	af00      	add	r7, sp, #0
  401f0e:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  401f10:	687b      	ldr	r3, [r7, #4]
  401f12:	2b3f      	cmp	r3, #63	; 0x3f
  401f14:	d901      	bls.n	401f1a <pmc_enable_periph_clk+0x12>
		return 1;
  401f16:	2301      	movs	r3, #1
  401f18:	e02f      	b.n	401f7a <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  401f1a:	687b      	ldr	r3, [r7, #4]
  401f1c:	2b1f      	cmp	r3, #31
  401f1e:	d813      	bhi.n	401f48 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401f20:	4b19      	ldr	r3, [pc, #100]	; (401f88 <pmc_enable_periph_clk+0x80>)
  401f22:	699a      	ldr	r2, [r3, #24]
  401f24:	2101      	movs	r1, #1
  401f26:	687b      	ldr	r3, [r7, #4]
  401f28:	fa01 f303 	lsl.w	r3, r1, r3
  401f2c:	401a      	ands	r2, r3
  401f2e:	2101      	movs	r1, #1
  401f30:	687b      	ldr	r3, [r7, #4]
  401f32:	fa01 f303 	lsl.w	r3, r1, r3
  401f36:	429a      	cmp	r2, r3
  401f38:	d01e      	beq.n	401f78 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  401f3a:	4a13      	ldr	r2, [pc, #76]	; (401f88 <pmc_enable_periph_clk+0x80>)
  401f3c:	2101      	movs	r1, #1
  401f3e:	687b      	ldr	r3, [r7, #4]
  401f40:	fa01 f303 	lsl.w	r3, r1, r3
  401f44:	6113      	str	r3, [r2, #16]
  401f46:	e017      	b.n	401f78 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  401f48:	687b      	ldr	r3, [r7, #4]
  401f4a:	3b20      	subs	r3, #32
  401f4c:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401f4e:	4b0e      	ldr	r3, [pc, #56]	; (401f88 <pmc_enable_periph_clk+0x80>)
  401f50:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401f54:	2101      	movs	r1, #1
  401f56:	687b      	ldr	r3, [r7, #4]
  401f58:	fa01 f303 	lsl.w	r3, r1, r3
  401f5c:	401a      	ands	r2, r3
  401f5e:	2101      	movs	r1, #1
  401f60:	687b      	ldr	r3, [r7, #4]
  401f62:	fa01 f303 	lsl.w	r3, r1, r3
  401f66:	429a      	cmp	r2, r3
  401f68:	d006      	beq.n	401f78 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  401f6a:	4a07      	ldr	r2, [pc, #28]	; (401f88 <pmc_enable_periph_clk+0x80>)
  401f6c:	2101      	movs	r1, #1
  401f6e:	687b      	ldr	r3, [r7, #4]
  401f70:	fa01 f303 	lsl.w	r3, r1, r3
  401f74:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  401f78:	2300      	movs	r3, #0
}
  401f7a:	4618      	mov	r0, r3
  401f7c:	370c      	adds	r7, #12
  401f7e:	46bd      	mov	sp, r7
  401f80:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f84:	4770      	bx	lr
  401f86:	bf00      	nop
  401f88:	400e0600 	.word	0x400e0600

00401f8c <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  401f8c:	b480      	push	{r7}
  401f8e:	b083      	sub	sp, #12
  401f90:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401f92:	f3ef 8310 	mrs	r3, PRIMASK
  401f96:	607b      	str	r3, [r7, #4]
  return(result);
  401f98:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401f9a:	2b00      	cmp	r3, #0
  401f9c:	bf0c      	ite	eq
  401f9e:	2301      	moveq	r3, #1
  401fa0:	2300      	movne	r3, #0
  401fa2:	b2db      	uxtb	r3, r3
  401fa4:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  401fa6:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  401fa8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401fac:	4b04      	ldr	r3, [pc, #16]	; (401fc0 <cpu_irq_save+0x34>)
  401fae:	2200      	movs	r2, #0
  401fb0:	701a      	strb	r2, [r3, #0]
	return flags;
  401fb2:	683b      	ldr	r3, [r7, #0]
}
  401fb4:	4618      	mov	r0, r3
  401fb6:	370c      	adds	r7, #12
  401fb8:	46bd      	mov	sp, r7
  401fba:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fbe:	4770      	bx	lr
  401fc0:	20400018 	.word	0x20400018

00401fc4 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  401fc4:	b480      	push	{r7}
  401fc6:	b083      	sub	sp, #12
  401fc8:	af00      	add	r7, sp, #0
  401fca:	6078      	str	r0, [r7, #4]
	return (flags);
  401fcc:	687b      	ldr	r3, [r7, #4]
  401fce:	2b00      	cmp	r3, #0
  401fd0:	bf14      	ite	ne
  401fd2:	2301      	movne	r3, #1
  401fd4:	2300      	moveq	r3, #0
  401fd6:	b2db      	uxtb	r3, r3
}
  401fd8:	4618      	mov	r0, r3
  401fda:	370c      	adds	r7, #12
  401fdc:	46bd      	mov	sp, r7
  401fde:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fe2:	4770      	bx	lr

00401fe4 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  401fe4:	b580      	push	{r7, lr}
  401fe6:	b082      	sub	sp, #8
  401fe8:	af00      	add	r7, sp, #0
  401fea:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  401fec:	6878      	ldr	r0, [r7, #4]
  401fee:	4b07      	ldr	r3, [pc, #28]	; (40200c <cpu_irq_restore+0x28>)
  401ff0:	4798      	blx	r3
  401ff2:	4603      	mov	r3, r0
  401ff4:	2b00      	cmp	r3, #0
  401ff6:	d005      	beq.n	402004 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  401ff8:	4b05      	ldr	r3, [pc, #20]	; (402010 <cpu_irq_restore+0x2c>)
  401ffa:	2201      	movs	r2, #1
  401ffc:	701a      	strb	r2, [r3, #0]
  401ffe:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402002:	b662      	cpsie	i
}
  402004:	bf00      	nop
  402006:	3708      	adds	r7, #8
  402008:	46bd      	mov	sp, r7
  40200a:	bd80      	pop	{r7, pc}
  40200c:	00401fc5 	.word	0x00401fc5
  402010:	20400018 	.word	0x20400018

00402014 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  402014:	b580      	push	{r7, lr}
  402016:	b084      	sub	sp, #16
  402018:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  40201a:	4b1e      	ldr	r3, [pc, #120]	; (402094 <Reset_Handler+0x80>)
  40201c:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  40201e:	4b1e      	ldr	r3, [pc, #120]	; (402098 <Reset_Handler+0x84>)
  402020:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  402022:	68fa      	ldr	r2, [r7, #12]
  402024:	68bb      	ldr	r3, [r7, #8]
  402026:	429a      	cmp	r2, r3
  402028:	d00c      	beq.n	402044 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  40202a:	e007      	b.n	40203c <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  40202c:	68bb      	ldr	r3, [r7, #8]
  40202e:	1d1a      	adds	r2, r3, #4
  402030:	60ba      	str	r2, [r7, #8]
  402032:	68fa      	ldr	r2, [r7, #12]
  402034:	1d11      	adds	r1, r2, #4
  402036:	60f9      	str	r1, [r7, #12]
  402038:	6812      	ldr	r2, [r2, #0]
  40203a:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  40203c:	68bb      	ldr	r3, [r7, #8]
  40203e:	4a17      	ldr	r2, [pc, #92]	; (40209c <Reset_Handler+0x88>)
  402040:	4293      	cmp	r3, r2
  402042:	d3f3      	bcc.n	40202c <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  402044:	4b16      	ldr	r3, [pc, #88]	; (4020a0 <Reset_Handler+0x8c>)
  402046:	60bb      	str	r3, [r7, #8]
  402048:	e004      	b.n	402054 <Reset_Handler+0x40>
                *pDest++ = 0;
  40204a:	68bb      	ldr	r3, [r7, #8]
  40204c:	1d1a      	adds	r2, r3, #4
  40204e:	60ba      	str	r2, [r7, #8]
  402050:	2200      	movs	r2, #0
  402052:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  402054:	68bb      	ldr	r3, [r7, #8]
  402056:	4a13      	ldr	r2, [pc, #76]	; (4020a4 <Reset_Handler+0x90>)
  402058:	4293      	cmp	r3, r2
  40205a:	d3f6      	bcc.n	40204a <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  40205c:	4b12      	ldr	r3, [pc, #72]	; (4020a8 <Reset_Handler+0x94>)
  40205e:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  402060:	4a12      	ldr	r2, [pc, #72]	; (4020ac <Reset_Handler+0x98>)
  402062:	68fb      	ldr	r3, [r7, #12]
  402064:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  402068:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  40206a:	4b11      	ldr	r3, [pc, #68]	; (4020b0 <Reset_Handler+0x9c>)
  40206c:	4798      	blx	r3
  40206e:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  402070:	4a10      	ldr	r2, [pc, #64]	; (4020b4 <Reset_Handler+0xa0>)
  402072:	4b10      	ldr	r3, [pc, #64]	; (4020b4 <Reset_Handler+0xa0>)
  402074:	681b      	ldr	r3, [r3, #0]
  402076:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40207a:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  40207c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  402080:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  402084:	6878      	ldr	r0, [r7, #4]
  402086:	4b0c      	ldr	r3, [pc, #48]	; (4020b8 <Reset_Handler+0xa4>)
  402088:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  40208a:	4b0c      	ldr	r3, [pc, #48]	; (4020bc <Reset_Handler+0xa8>)
  40208c:	4798      	blx	r3

        /* Branch to main function */
        main();
  40208e:	4b0c      	ldr	r3, [pc, #48]	; (4020c0 <Reset_Handler+0xac>)
  402090:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  402092:	e7fe      	b.n	402092 <Reset_Handler+0x7e>
  402094:	004044f0 	.word	0x004044f0
  402098:	20400000 	.word	0x20400000
  40209c:	20401304 	.word	0x20401304
  4020a0:	20401304 	.word	0x20401304
  4020a4:	204015c0 	.word	0x204015c0
  4020a8:	00400000 	.word	0x00400000
  4020ac:	e000ed00 	.word	0xe000ed00
  4020b0:	00401f8d 	.word	0x00401f8d
  4020b4:	e000ed88 	.word	0xe000ed88
  4020b8:	00401fe5 	.word	0x00401fe5
  4020bc:	004038cd 	.word	0x004038cd
  4020c0:	00402a15 	.word	0x00402a15

004020c4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4020c4:	b480      	push	{r7}
  4020c6:	af00      	add	r7, sp, #0
        while (1) {
  4020c8:	e7fe      	b.n	4020c8 <Dummy_Handler+0x4>
	...

004020cc <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  4020cc:	b480      	push	{r7}
  4020ce:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4020d0:	4b52      	ldr	r3, [pc, #328]	; (40221c <SystemCoreClockUpdate+0x150>)
  4020d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4020d4:	f003 0303 	and.w	r3, r3, #3
  4020d8:	2b01      	cmp	r3, #1
  4020da:	d014      	beq.n	402106 <SystemCoreClockUpdate+0x3a>
  4020dc:	2b01      	cmp	r3, #1
  4020de:	d302      	bcc.n	4020e6 <SystemCoreClockUpdate+0x1a>
  4020e0:	2b02      	cmp	r3, #2
  4020e2:	d038      	beq.n	402156 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  4020e4:	e07a      	b.n	4021dc <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4020e6:	4b4e      	ldr	r3, [pc, #312]	; (402220 <SystemCoreClockUpdate+0x154>)
  4020e8:	695b      	ldr	r3, [r3, #20]
  4020ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4020ee:	2b00      	cmp	r3, #0
  4020f0:	d004      	beq.n	4020fc <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4020f2:	4b4c      	ldr	r3, [pc, #304]	; (402224 <SystemCoreClockUpdate+0x158>)
  4020f4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4020f8:	601a      	str	r2, [r3, #0]
    break;
  4020fa:	e06f      	b.n	4021dc <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4020fc:	4b49      	ldr	r3, [pc, #292]	; (402224 <SystemCoreClockUpdate+0x158>)
  4020fe:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  402102:	601a      	str	r2, [r3, #0]
    break;
  402104:	e06a      	b.n	4021dc <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402106:	4b45      	ldr	r3, [pc, #276]	; (40221c <SystemCoreClockUpdate+0x150>)
  402108:	6a1b      	ldr	r3, [r3, #32]
  40210a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40210e:	2b00      	cmp	r3, #0
  402110:	d003      	beq.n	40211a <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  402112:	4b44      	ldr	r3, [pc, #272]	; (402224 <SystemCoreClockUpdate+0x158>)
  402114:	4a44      	ldr	r2, [pc, #272]	; (402228 <SystemCoreClockUpdate+0x15c>)
  402116:	601a      	str	r2, [r3, #0]
    break;
  402118:	e060      	b.n	4021dc <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40211a:	4b42      	ldr	r3, [pc, #264]	; (402224 <SystemCoreClockUpdate+0x158>)
  40211c:	4a43      	ldr	r2, [pc, #268]	; (40222c <SystemCoreClockUpdate+0x160>)
  40211e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402120:	4b3e      	ldr	r3, [pc, #248]	; (40221c <SystemCoreClockUpdate+0x150>)
  402122:	6a1b      	ldr	r3, [r3, #32]
  402124:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402128:	2b10      	cmp	r3, #16
  40212a:	d004      	beq.n	402136 <SystemCoreClockUpdate+0x6a>
  40212c:	2b20      	cmp	r3, #32
  40212e:	d008      	beq.n	402142 <SystemCoreClockUpdate+0x76>
  402130:	2b00      	cmp	r3, #0
  402132:	d00e      	beq.n	402152 <SystemCoreClockUpdate+0x86>
          break;
  402134:	e00e      	b.n	402154 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  402136:	4b3b      	ldr	r3, [pc, #236]	; (402224 <SystemCoreClockUpdate+0x158>)
  402138:	681b      	ldr	r3, [r3, #0]
  40213a:	005b      	lsls	r3, r3, #1
  40213c:	4a39      	ldr	r2, [pc, #228]	; (402224 <SystemCoreClockUpdate+0x158>)
  40213e:	6013      	str	r3, [r2, #0]
          break;
  402140:	e008      	b.n	402154 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  402142:	4b38      	ldr	r3, [pc, #224]	; (402224 <SystemCoreClockUpdate+0x158>)
  402144:	681a      	ldr	r2, [r3, #0]
  402146:	4613      	mov	r3, r2
  402148:	005b      	lsls	r3, r3, #1
  40214a:	4413      	add	r3, r2
  40214c:	4a35      	ldr	r2, [pc, #212]	; (402224 <SystemCoreClockUpdate+0x158>)
  40214e:	6013      	str	r3, [r2, #0]
          break;
  402150:	e000      	b.n	402154 <SystemCoreClockUpdate+0x88>
          break;
  402152:	bf00      	nop
    break;
  402154:	e042      	b.n	4021dc <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402156:	4b31      	ldr	r3, [pc, #196]	; (40221c <SystemCoreClockUpdate+0x150>)
  402158:	6a1b      	ldr	r3, [r3, #32]
  40215a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40215e:	2b00      	cmp	r3, #0
  402160:	d003      	beq.n	40216a <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  402162:	4b30      	ldr	r3, [pc, #192]	; (402224 <SystemCoreClockUpdate+0x158>)
  402164:	4a30      	ldr	r2, [pc, #192]	; (402228 <SystemCoreClockUpdate+0x15c>)
  402166:	601a      	str	r2, [r3, #0]
  402168:	e01c      	b.n	4021a4 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40216a:	4b2e      	ldr	r3, [pc, #184]	; (402224 <SystemCoreClockUpdate+0x158>)
  40216c:	4a2f      	ldr	r2, [pc, #188]	; (40222c <SystemCoreClockUpdate+0x160>)
  40216e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402170:	4b2a      	ldr	r3, [pc, #168]	; (40221c <SystemCoreClockUpdate+0x150>)
  402172:	6a1b      	ldr	r3, [r3, #32]
  402174:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402178:	2b10      	cmp	r3, #16
  40217a:	d004      	beq.n	402186 <SystemCoreClockUpdate+0xba>
  40217c:	2b20      	cmp	r3, #32
  40217e:	d008      	beq.n	402192 <SystemCoreClockUpdate+0xc6>
  402180:	2b00      	cmp	r3, #0
  402182:	d00e      	beq.n	4021a2 <SystemCoreClockUpdate+0xd6>
          break;
  402184:	e00e      	b.n	4021a4 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  402186:	4b27      	ldr	r3, [pc, #156]	; (402224 <SystemCoreClockUpdate+0x158>)
  402188:	681b      	ldr	r3, [r3, #0]
  40218a:	005b      	lsls	r3, r3, #1
  40218c:	4a25      	ldr	r2, [pc, #148]	; (402224 <SystemCoreClockUpdate+0x158>)
  40218e:	6013      	str	r3, [r2, #0]
          break;
  402190:	e008      	b.n	4021a4 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  402192:	4b24      	ldr	r3, [pc, #144]	; (402224 <SystemCoreClockUpdate+0x158>)
  402194:	681a      	ldr	r2, [r3, #0]
  402196:	4613      	mov	r3, r2
  402198:	005b      	lsls	r3, r3, #1
  40219a:	4413      	add	r3, r2
  40219c:	4a21      	ldr	r2, [pc, #132]	; (402224 <SystemCoreClockUpdate+0x158>)
  40219e:	6013      	str	r3, [r2, #0]
          break;
  4021a0:	e000      	b.n	4021a4 <SystemCoreClockUpdate+0xd8>
          break;
  4021a2:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4021a4:	4b1d      	ldr	r3, [pc, #116]	; (40221c <SystemCoreClockUpdate+0x150>)
  4021a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4021a8:	f003 0303 	and.w	r3, r3, #3
  4021ac:	2b02      	cmp	r3, #2
  4021ae:	d114      	bne.n	4021da <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4021b0:	4b1a      	ldr	r3, [pc, #104]	; (40221c <SystemCoreClockUpdate+0x150>)
  4021b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4021b4:	0c1b      	lsrs	r3, r3, #16
  4021b6:	f3c3 030a 	ubfx	r3, r3, #0, #11
  4021ba:	3301      	adds	r3, #1
  4021bc:	4a19      	ldr	r2, [pc, #100]	; (402224 <SystemCoreClockUpdate+0x158>)
  4021be:	6812      	ldr	r2, [r2, #0]
  4021c0:	fb02 f303 	mul.w	r3, r2, r3
  4021c4:	4a17      	ldr	r2, [pc, #92]	; (402224 <SystemCoreClockUpdate+0x158>)
  4021c6:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4021c8:	4b14      	ldr	r3, [pc, #80]	; (40221c <SystemCoreClockUpdate+0x150>)
  4021ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4021cc:	b2db      	uxtb	r3, r3
  4021ce:	4a15      	ldr	r2, [pc, #84]	; (402224 <SystemCoreClockUpdate+0x158>)
  4021d0:	6812      	ldr	r2, [r2, #0]
  4021d2:	fbb2 f3f3 	udiv	r3, r2, r3
  4021d6:	4a13      	ldr	r2, [pc, #76]	; (402224 <SystemCoreClockUpdate+0x158>)
  4021d8:	6013      	str	r3, [r2, #0]
    break;
  4021da:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4021dc:	4b0f      	ldr	r3, [pc, #60]	; (40221c <SystemCoreClockUpdate+0x150>)
  4021de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4021e0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4021e4:	2b70      	cmp	r3, #112	; 0x70
  4021e6:	d108      	bne.n	4021fa <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  4021e8:	4b0e      	ldr	r3, [pc, #56]	; (402224 <SystemCoreClockUpdate+0x158>)
  4021ea:	681b      	ldr	r3, [r3, #0]
  4021ec:	4a10      	ldr	r2, [pc, #64]	; (402230 <SystemCoreClockUpdate+0x164>)
  4021ee:	fba2 2303 	umull	r2, r3, r2, r3
  4021f2:	085b      	lsrs	r3, r3, #1
  4021f4:	4a0b      	ldr	r2, [pc, #44]	; (402224 <SystemCoreClockUpdate+0x158>)
  4021f6:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  4021f8:	e00a      	b.n	402210 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4021fa:	4b08      	ldr	r3, [pc, #32]	; (40221c <SystemCoreClockUpdate+0x150>)
  4021fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4021fe:	091b      	lsrs	r3, r3, #4
  402200:	f003 0307 	and.w	r3, r3, #7
  402204:	4a07      	ldr	r2, [pc, #28]	; (402224 <SystemCoreClockUpdate+0x158>)
  402206:	6812      	ldr	r2, [r2, #0]
  402208:	fa22 f303 	lsr.w	r3, r2, r3
  40220c:	4a05      	ldr	r2, [pc, #20]	; (402224 <SystemCoreClockUpdate+0x158>)
  40220e:	6013      	str	r3, [r2, #0]
}
  402210:	bf00      	nop
  402212:	46bd      	mov	sp, r7
  402214:	f85d 7b04 	ldr.w	r7, [sp], #4
  402218:	4770      	bx	lr
  40221a:	bf00      	nop
  40221c:	400e0600 	.word	0x400e0600
  402220:	400e1810 	.word	0x400e1810
  402224:	2040001c 	.word	0x2040001c
  402228:	00b71b00 	.word	0x00b71b00
  40222c:	003d0900 	.word	0x003d0900
  402230:	aaaaaaab 	.word	0xaaaaaaab

00402234 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  402234:	b480      	push	{r7}
  402236:	b083      	sub	sp, #12
  402238:	af00      	add	r7, sp, #0
  40223a:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  40223c:	687b      	ldr	r3, [r7, #4]
  40223e:	4a1d      	ldr	r2, [pc, #116]	; (4022b4 <system_init_flash+0x80>)
  402240:	4293      	cmp	r3, r2
  402242:	d804      	bhi.n	40224e <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402244:	4b1c      	ldr	r3, [pc, #112]	; (4022b8 <system_init_flash+0x84>)
  402246:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40224a:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40224c:	e02b      	b.n	4022a6 <system_init_flash+0x72>
    if (ul_clk < CHIP_FREQ_FWS_1)
  40224e:	687b      	ldr	r3, [r7, #4]
  402250:	4a1a      	ldr	r2, [pc, #104]	; (4022bc <system_init_flash+0x88>)
  402252:	4293      	cmp	r3, r2
  402254:	d803      	bhi.n	40225e <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402256:	4b18      	ldr	r3, [pc, #96]	; (4022b8 <system_init_flash+0x84>)
  402258:	4a19      	ldr	r2, [pc, #100]	; (4022c0 <system_init_flash+0x8c>)
  40225a:	601a      	str	r2, [r3, #0]
}
  40225c:	e023      	b.n	4022a6 <system_init_flash+0x72>
      if (ul_clk < CHIP_FREQ_FWS_2)
  40225e:	687b      	ldr	r3, [r7, #4]
  402260:	4a18      	ldr	r2, [pc, #96]	; (4022c4 <system_init_flash+0x90>)
  402262:	4293      	cmp	r3, r2
  402264:	d803      	bhi.n	40226e <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402266:	4b14      	ldr	r3, [pc, #80]	; (4022b8 <system_init_flash+0x84>)
  402268:	4a17      	ldr	r2, [pc, #92]	; (4022c8 <system_init_flash+0x94>)
  40226a:	601a      	str	r2, [r3, #0]
}
  40226c:	e01b      	b.n	4022a6 <system_init_flash+0x72>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40226e:	687b      	ldr	r3, [r7, #4]
  402270:	4a16      	ldr	r2, [pc, #88]	; (4022cc <system_init_flash+0x98>)
  402272:	4293      	cmp	r3, r2
  402274:	d803      	bhi.n	40227e <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402276:	4b10      	ldr	r3, [pc, #64]	; (4022b8 <system_init_flash+0x84>)
  402278:	4a15      	ldr	r2, [pc, #84]	; (4022d0 <system_init_flash+0x9c>)
  40227a:	601a      	str	r2, [r3, #0]
}
  40227c:	e013      	b.n	4022a6 <system_init_flash+0x72>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  40227e:	687b      	ldr	r3, [r7, #4]
  402280:	4a14      	ldr	r2, [pc, #80]	; (4022d4 <system_init_flash+0xa0>)
  402282:	4293      	cmp	r3, r2
  402284:	d804      	bhi.n	402290 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402286:	4b0c      	ldr	r3, [pc, #48]	; (4022b8 <system_init_flash+0x84>)
  402288:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40228c:	601a      	str	r2, [r3, #0]
}
  40228e:	e00a      	b.n	4022a6 <system_init_flash+0x72>
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  402290:	687b      	ldr	r3, [r7, #4]
  402292:	4a11      	ldr	r2, [pc, #68]	; (4022d8 <system_init_flash+0xa4>)
  402294:	4293      	cmp	r3, r2
  402296:	d803      	bhi.n	4022a0 <system_init_flash+0x6c>
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402298:	4b07      	ldr	r3, [pc, #28]	; (4022b8 <system_init_flash+0x84>)
  40229a:	4a10      	ldr	r2, [pc, #64]	; (4022dc <system_init_flash+0xa8>)
  40229c:	601a      	str	r2, [r3, #0]
}
  40229e:	e002      	b.n	4022a6 <system_init_flash+0x72>
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4022a0:	4b05      	ldr	r3, [pc, #20]	; (4022b8 <system_init_flash+0x84>)
  4022a2:	4a0f      	ldr	r2, [pc, #60]	; (4022e0 <system_init_flash+0xac>)
  4022a4:	601a      	str	r2, [r3, #0]
}
  4022a6:	bf00      	nop
  4022a8:	370c      	adds	r7, #12
  4022aa:	46bd      	mov	sp, r7
  4022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022b0:	4770      	bx	lr
  4022b2:	bf00      	nop
  4022b4:	015ef3bf 	.word	0x015ef3bf
  4022b8:	400e0c00 	.word	0x400e0c00
  4022bc:	02bde77f 	.word	0x02bde77f
  4022c0:	04000100 	.word	0x04000100
  4022c4:	041cdb3f 	.word	0x041cdb3f
  4022c8:	04000200 	.word	0x04000200
  4022cc:	057bceff 	.word	0x057bceff
  4022d0:	04000300 	.word	0x04000300
  4022d4:	06dac2bf 	.word	0x06dac2bf
  4022d8:	0839b67f 	.word	0x0839b67f
  4022dc:	04000500 	.word	0x04000500
  4022e0:	04000600 	.word	0x04000600

004022e4 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  4022e4:	b480      	push	{r7}
  4022e6:	b083      	sub	sp, #12
  4022e8:	af00      	add	r7, sp, #0
  4022ea:	4603      	mov	r3, r0
  4022ec:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4022ee:	4909      	ldr	r1, [pc, #36]	; (402314 <NVIC_EnableIRQ+0x30>)
  4022f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4022f4:	095b      	lsrs	r3, r3, #5
  4022f6:	79fa      	ldrb	r2, [r7, #7]
  4022f8:	f002 021f 	and.w	r2, r2, #31
  4022fc:	2001      	movs	r0, #1
  4022fe:	fa00 f202 	lsl.w	r2, r0, r2
  402302:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  402306:	bf00      	nop
  402308:	370c      	adds	r7, #12
  40230a:	46bd      	mov	sp, r7
  40230c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402310:	4770      	bx	lr
  402312:	bf00      	nop
  402314:	e000e100 	.word	0xe000e100

00402318 <osc_get_rate>:
{
  402318:	b480      	push	{r7}
  40231a:	b083      	sub	sp, #12
  40231c:	af00      	add	r7, sp, #0
  40231e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402320:	687b      	ldr	r3, [r7, #4]
  402322:	2b07      	cmp	r3, #7
  402324:	d825      	bhi.n	402372 <osc_get_rate+0x5a>
  402326:	a201      	add	r2, pc, #4	; (adr r2, 40232c <osc_get_rate+0x14>)
  402328:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40232c:	0040234d 	.word	0x0040234d
  402330:	00402353 	.word	0x00402353
  402334:	00402359 	.word	0x00402359
  402338:	0040235f 	.word	0x0040235f
  40233c:	00402363 	.word	0x00402363
  402340:	00402367 	.word	0x00402367
  402344:	0040236b 	.word	0x0040236b
  402348:	0040236f 	.word	0x0040236f
		return OSC_SLCK_32K_RC_HZ;
  40234c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  402350:	e010      	b.n	402374 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  402352:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402356:	e00d      	b.n	402374 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  402358:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40235c:	e00a      	b.n	402374 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  40235e:	4b08      	ldr	r3, [pc, #32]	; (402380 <osc_get_rate+0x68>)
  402360:	e008      	b.n	402374 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  402362:	4b08      	ldr	r3, [pc, #32]	; (402384 <osc_get_rate+0x6c>)
  402364:	e006      	b.n	402374 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  402366:	4b08      	ldr	r3, [pc, #32]	; (402388 <osc_get_rate+0x70>)
  402368:	e004      	b.n	402374 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40236a:	4b07      	ldr	r3, [pc, #28]	; (402388 <osc_get_rate+0x70>)
  40236c:	e002      	b.n	402374 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  40236e:	4b06      	ldr	r3, [pc, #24]	; (402388 <osc_get_rate+0x70>)
  402370:	e000      	b.n	402374 <osc_get_rate+0x5c>
	return 0;
  402372:	2300      	movs	r3, #0
}
  402374:	4618      	mov	r0, r3
  402376:	370c      	adds	r7, #12
  402378:	46bd      	mov	sp, r7
  40237a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40237e:	4770      	bx	lr
  402380:	003d0900 	.word	0x003d0900
  402384:	007a1200 	.word	0x007a1200
  402388:	00b71b00 	.word	0x00b71b00

0040238c <sysclk_get_main_hz>:
{
  40238c:	b580      	push	{r7, lr}
  40238e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  402390:	2006      	movs	r0, #6
  402392:	4b05      	ldr	r3, [pc, #20]	; (4023a8 <sysclk_get_main_hz+0x1c>)
  402394:	4798      	blx	r3
  402396:	4602      	mov	r2, r0
  402398:	4613      	mov	r3, r2
  40239a:	009b      	lsls	r3, r3, #2
  40239c:	4413      	add	r3, r2
  40239e:	009a      	lsls	r2, r3, #2
  4023a0:	4413      	add	r3, r2
}
  4023a2:	4618      	mov	r0, r3
  4023a4:	bd80      	pop	{r7, pc}
  4023a6:	bf00      	nop
  4023a8:	00402319 	.word	0x00402319

004023ac <sysclk_get_cpu_hz>:
{
  4023ac:	b580      	push	{r7, lr}
  4023ae:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4023b0:	4b02      	ldr	r3, [pc, #8]	; (4023bc <sysclk_get_cpu_hz+0x10>)
  4023b2:	4798      	blx	r3
  4023b4:	4603      	mov	r3, r0
}
  4023b6:	4618      	mov	r0, r3
  4023b8:	bd80      	pop	{r7, pc}
  4023ba:	bf00      	nop
  4023bc:	0040238d 	.word	0x0040238d

004023c0 <Button1_Handler>:

/**
*  Handle Interrupcao botao
*/
void Button1_Handler(void)
{
  4023c0:	b480      	push	{r7}
  4023c2:	af00      	add	r7, sp, #0
	b1 = 1;
  4023c4:	4b03      	ldr	r3, [pc, #12]	; (4023d4 <Button1_Handler+0x14>)
  4023c6:	2201      	movs	r2, #1
  4023c8:	701a      	strb	r2, [r3, #0]
}
  4023ca:	bf00      	nop
  4023cc:	46bd      	mov	sp, r7
  4023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4023d2:	4770      	bx	lr
  4023d4:	20401598 	.word	0x20401598

004023d8 <Button2_Handler>:

void Button2_Handler(void)
{
  4023d8:	b480      	push	{r7}
  4023da:	af00      	add	r7, sp, #0
	b2 = 1;
  4023dc:	4b03      	ldr	r3, [pc, #12]	; (4023ec <Button2_Handler+0x14>)
  4023de:	2201      	movs	r2, #1
  4023e0:	701a      	strb	r2, [r3, #0]
}
  4023e2:	bf00      	nop
  4023e4:	46bd      	mov	sp, r7
  4023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4023ea:	4770      	bx	lr
  4023ec:	20401599 	.word	0x20401599

004023f0 <Button3_Handler>:

void Button3_Handler(void)
{
  4023f0:	b480      	push	{r7}
  4023f2:	af00      	add	r7, sp, #0
	b3 = 1;
  4023f4:	4b03      	ldr	r3, [pc, #12]	; (402404 <Button3_Handler+0x14>)
  4023f6:	2201      	movs	r2, #1
  4023f8:	701a      	strb	r2, [r3, #0]
}
  4023fa:	bf00      	nop
  4023fc:	46bd      	mov	sp, r7
  4023fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  402402:	4770      	bx	lr
  402404:	2040159a 	.word	0x2040159a

00402408 <Button4_Handler>:

void Button4_Handler(void)
{
  402408:	b480      	push	{r7}
  40240a:	af00      	add	r7, sp, #0
	b4 = 1;
  40240c:	4b03      	ldr	r3, [pc, #12]	; (40241c <Button4_Handler+0x14>)
  40240e:	2201      	movs	r2, #1
  402410:	701a      	strb	r2, [r3, #0]
}
  402412:	bf00      	nop
  402414:	46bd      	mov	sp, r7
  402416:	f85d 7b04 	ldr.w	r7, [sp], #4
  40241a:	4770      	bx	lr
  40241c:	2040159b 	.word	0x2040159b

00402420 <acende_leds>:

/************************************************************************/
/* Funcoes                                                              */
/************************************************************************/

void acende_leds(){
  402420:	b580      	push	{r7, lr}
  402422:	af00      	add	r7, sp, #0
	pio_set(LED3_OLED_PIO, LED3_OLED_IDX_MASK);
  402424:	2104      	movs	r1, #4
  402426:	4807      	ldr	r0, [pc, #28]	; (402444 <acende_leds+0x24>)
  402428:	4b07      	ldr	r3, [pc, #28]	; (402448 <acende_leds+0x28>)
  40242a:	4798      	blx	r3
	pio_set(LED2_OLED_PIO, LED2_OLED_IDX_MASK);
  40242c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  402430:	4806      	ldr	r0, [pc, #24]	; (40244c <acende_leds+0x2c>)
  402432:	4b05      	ldr	r3, [pc, #20]	; (402448 <acende_leds+0x28>)
  402434:	4798      	blx	r3
	pio_set(LED1_OLED_PIO, LED1_OLED_IDX_MASK);
  402436:	2101      	movs	r1, #1
  402438:	4805      	ldr	r0, [pc, #20]	; (402450 <acende_leds+0x30>)
  40243a:	4b03      	ldr	r3, [pc, #12]	; (402448 <acende_leds+0x28>)
  40243c:	4798      	blx	r3
}
  40243e:	bf00      	nop
  402440:	bd80      	pop	{r7, pc}
  402442:	bf00      	nop
  402444:	400e1000 	.word	0x400e1000
  402448:	004016ad 	.word	0x004016ad
  40244c:	400e1200 	.word	0x400e1200
  402450:	400e0e00 	.word	0x400e0e00

00402454 <apaga_leds>:

void apaga_leds(){
  402454:	b580      	push	{r7, lr}
  402456:	af00      	add	r7, sp, #0
	pio_clear(LED3_OLED_PIO, LED3_OLED_IDX_MASK);
  402458:	2104      	movs	r1, #4
  40245a:	4807      	ldr	r0, [pc, #28]	; (402478 <apaga_leds+0x24>)
  40245c:	4b07      	ldr	r3, [pc, #28]	; (40247c <apaga_leds+0x28>)
  40245e:	4798      	blx	r3
	pio_clear(LED2_OLED_PIO, LED2_OLED_IDX_MASK);
  402460:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  402464:	4806      	ldr	r0, [pc, #24]	; (402480 <apaga_leds+0x2c>)
  402466:	4b05      	ldr	r3, [pc, #20]	; (40247c <apaga_leds+0x28>)
  402468:	4798      	blx	r3
	pio_clear(LED1_OLED_PIO, LED1_OLED_IDX_MASK);
  40246a:	2101      	movs	r1, #1
  40246c:	4805      	ldr	r0, [pc, #20]	; (402484 <apaga_leds+0x30>)
  40246e:	4b03      	ldr	r3, [pc, #12]	; (40247c <apaga_leds+0x28>)
  402470:	4798      	blx	r3
}
  402472:	bf00      	nop
  402474:	bd80      	pop	{r7, pc}
  402476:	bf00      	nop
  402478:	400e1000 	.word	0x400e1000
  40247c:	004016c9 	.word	0x004016c9
  402480:	400e1200 	.word	0x400e1200
  402484:	400e0e00 	.word	0x400e0e00

00402488 <build_melody>:

void build_melody(int note[], int duration[], note_s melody[], int n){
  402488:	b5b0      	push	{r4, r5, r7, lr}
  40248a:	b086      	sub	sp, #24
  40248c:	af00      	add	r7, sp, #0
  40248e:	60f8      	str	r0, [r7, #12]
  402490:	60b9      	str	r1, [r7, #8]
  402492:	607a      	str	r2, [r7, #4]
  402494:	603b      	str	r3, [r7, #0]
	for (int i=0; i<n; i++){
  402496:	2300      	movs	r3, #0
  402498:	617b      	str	r3, [r7, #20]
  40249a:	e01c      	b.n	4024d6 <build_melody+0x4e>
		melody[i].frequency = note[i];
  40249c:	697b      	ldr	r3, [r7, #20]
  40249e:	011b      	lsls	r3, r3, #4
  4024a0:	687a      	ldr	r2, [r7, #4]
  4024a2:	4413      	add	r3, r2
  4024a4:	697a      	ldr	r2, [r7, #20]
  4024a6:	0092      	lsls	r2, r2, #2
  4024a8:	68f9      	ldr	r1, [r7, #12]
  4024aa:	440a      	add	r2, r1
  4024ac:	6812      	ldr	r2, [r2, #0]
  4024ae:	601a      	str	r2, [r3, #0]
		melody[i].duration = duration[i];
  4024b0:	697b      	ldr	r3, [r7, #20]
  4024b2:	011b      	lsls	r3, r3, #4
  4024b4:	687a      	ldr	r2, [r7, #4]
  4024b6:	18d5      	adds	r5, r2, r3
  4024b8:	697b      	ldr	r3, [r7, #20]
  4024ba:	009b      	lsls	r3, r3, #2
  4024bc:	68ba      	ldr	r2, [r7, #8]
  4024be:	4413      	add	r3, r2
  4024c0:	681a      	ldr	r2, [r3, #0]
  4024c2:	4b09      	ldr	r3, [pc, #36]	; (4024e8 <build_melody+0x60>)
  4024c4:	4610      	mov	r0, r2
  4024c6:	4798      	blx	r3
  4024c8:	4603      	mov	r3, r0
  4024ca:	460c      	mov	r4, r1
  4024cc:	e9c5 3402 	strd	r3, r4, [r5, #8]
	for (int i=0; i<n; i++){
  4024d0:	697b      	ldr	r3, [r7, #20]
  4024d2:	3301      	adds	r3, #1
  4024d4:	617b      	str	r3, [r7, #20]
  4024d6:	697a      	ldr	r2, [r7, #20]
  4024d8:	683b      	ldr	r3, [r7, #0]
  4024da:	429a      	cmp	r2, r3
  4024dc:	dbde      	blt.n	40249c <build_melody+0x14>
	}
	return melody;
  4024de:	bf00      	nop
}
  4024e0:	3718      	adds	r7, #24
  4024e2:	46bd      	mov	sp, r7
  4024e4:	bdb0      	pop	{r4, r5, r7, pc}
  4024e6:	bf00      	nop
  4024e8:	00402f35 	.word	0x00402f35
  4024ec:	00000000 	.word	0x00000000

004024f0 <tone>:

void tone(int frequency, double duration){
  4024f0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4024f2:	b089      	sub	sp, #36	; 0x24
  4024f4:	af00      	add	r7, sp, #0
  4024f6:	60f8      	str	r0, [r7, #12]
  4024f8:	e9c7 2300 	strd	r2, r3, [r7]
	double half_period;
	
	if(frequency != 0){
  4024fc:	68fb      	ldr	r3, [r7, #12]
  4024fe:	2b00      	cmp	r3, #0
  402500:	f000 80e8 	beq.w	4026d4 <tone+0x1e4>
		half_period = ((1.0/frequency)/2)*1000000;
  402504:	4b9e      	ldr	r3, [pc, #632]	; (402780 <tone+0x290>)
  402506:	68f8      	ldr	r0, [r7, #12]
  402508:	4798      	blx	r3
  40250a:	4602      	mov	r2, r0
  40250c:	460b      	mov	r3, r1
  40250e:	4c9d      	ldr	r4, [pc, #628]	; (402784 <tone+0x294>)
  402510:	f04f 0000 	mov.w	r0, #0
  402514:	499c      	ldr	r1, [pc, #624]	; (402788 <tone+0x298>)
  402516:	47a0      	blx	r4
  402518:	4603      	mov	r3, r0
  40251a:	460c      	mov	r4, r1
  40251c:	4618      	mov	r0, r3
  40251e:	4621      	mov	r1, r4
  402520:	4c98      	ldr	r4, [pc, #608]	; (402784 <tone+0x294>)
  402522:	f04f 0200 	mov.w	r2, #0
  402526:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  40252a:	47a0      	blx	r4
  40252c:	4603      	mov	r3, r0
  40252e:	460c      	mov	r4, r1
  402530:	4618      	mov	r0, r3
  402532:	4621      	mov	r1, r4
  402534:	4c95      	ldr	r4, [pc, #596]	; (40278c <tone+0x29c>)
  402536:	a390      	add	r3, pc, #576	; (adr r3, 402778 <tone+0x288>)
  402538:	e9d3 2300 	ldrd	r2, r3, [r3]
  40253c:	47a0      	blx	r4
  40253e:	4603      	mov	r3, r0
  402540:	460c      	mov	r4, r1
  402542:	e9c7 3404 	strd	r3, r4, [r7, #16]
		
		for (double timer=0.0; timer<duration*1000; timer += half_period*2){
  402546:	f04f 0300 	mov.w	r3, #0
  40254a:	f04f 0400 	mov.w	r4, #0
  40254e:	e9c7 3406 	strd	r3, r4, [r7, #24]
  402552:	e0ab      	b.n	4026ac <tone+0x1bc>
			//coloca 1 no pino do LED	
			pio_set(BUZZER_PIO, BUZZER_IDX_MASK);
  402554:	2108      	movs	r1, #8
  402556:	488e      	ldr	r0, [pc, #568]	; (402790 <tone+0x2a0>)
  402558:	4b8e      	ldr	r3, [pc, #568]	; (402794 <tone+0x2a4>)
  40255a:	4798      	blx	r3
			delay_us(half_period);
  40255c:	4c8e      	ldr	r4, [pc, #568]	; (402798 <tone+0x2a8>)
  40255e:	f04f 0200 	mov.w	r2, #0
  402562:	f04f 0300 	mov.w	r3, #0
  402566:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
  40256a:	47a0      	blx	r4
  40256c:	4603      	mov	r3, r0
  40256e:	2b00      	cmp	r3, #0
  402570:	d126      	bne.n	4025c0 <tone+0xd0>
  402572:	4b8a      	ldr	r3, [pc, #552]	; (40279c <tone+0x2ac>)
  402574:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
  402578:	4798      	blx	r3
  40257a:	4605      	mov	r5, r0
  40257c:	460e      	mov	r6, r1
  40257e:	4b88      	ldr	r3, [pc, #544]	; (4027a0 <tone+0x2b0>)
  402580:	4798      	blx	r3
  402582:	4603      	mov	r3, r0
  402584:	f04f 0400 	mov.w	r4, #0
  402588:	fb03 f106 	mul.w	r1, r3, r6
  40258c:	fb05 f204 	mul.w	r2, r5, r4
  402590:	440a      	add	r2, r1
  402592:	fba5 3403 	umull	r3, r4, r5, r3
  402596:	4422      	add	r2, r4
  402598:	4614      	mov	r4, r2
  40259a:	4982      	ldr	r1, [pc, #520]	; (4027a4 <tone+0x2b4>)
  40259c:	f04f 0200 	mov.w	r2, #0
  4025a0:	185d      	adds	r5, r3, r1
  4025a2:	eb44 0602 	adc.w	r6, r4, r2
  4025a6:	4628      	mov	r0, r5
  4025a8:	4631      	mov	r1, r6
  4025aa:	4c7f      	ldr	r4, [pc, #508]	; (4027a8 <tone+0x2b8>)
  4025ac:	4a7f      	ldr	r2, [pc, #508]	; (4027ac <tone+0x2bc>)
  4025ae:	f04f 0300 	mov.w	r3, #0
  4025b2:	47a0      	blx	r4
  4025b4:	4603      	mov	r3, r0
  4025b6:	460c      	mov	r4, r1
  4025b8:	4618      	mov	r0, r3
  4025ba:	4b7d      	ldr	r3, [pc, #500]	; (4027b0 <tone+0x2c0>)
  4025bc:	4798      	blx	r3
  4025be:	e016      	b.n	4025ee <tone+0xfe>
  4025c0:	4b77      	ldr	r3, [pc, #476]	; (4027a0 <tone+0x2b0>)
  4025c2:	4798      	blx	r3
  4025c4:	4603      	mov	r3, r0
  4025c6:	f04f 0400 	mov.w	r4, #0
  4025ca:	4976      	ldr	r1, [pc, #472]	; (4027a4 <tone+0x2b4>)
  4025cc:	f04f 0200 	mov.w	r2, #0
  4025d0:	185d      	adds	r5, r3, r1
  4025d2:	eb44 0602 	adc.w	r6, r4, r2
  4025d6:	4628      	mov	r0, r5
  4025d8:	4631      	mov	r1, r6
  4025da:	4c73      	ldr	r4, [pc, #460]	; (4027a8 <tone+0x2b8>)
  4025dc:	4a73      	ldr	r2, [pc, #460]	; (4027ac <tone+0x2bc>)
  4025de:	f04f 0300 	mov.w	r3, #0
  4025e2:	47a0      	blx	r4
  4025e4:	4603      	mov	r3, r0
  4025e6:	460c      	mov	r4, r1
  4025e8:	4618      	mov	r0, r3
  4025ea:	4b71      	ldr	r3, [pc, #452]	; (4027b0 <tone+0x2c0>)
  4025ec:	4798      	blx	r3
			//coloca 0 no pino do LED
			pio_clear(BUZZER_PIO, BUZZER_IDX_MASK);
  4025ee:	2108      	movs	r1, #8
  4025f0:	4867      	ldr	r0, [pc, #412]	; (402790 <tone+0x2a0>)
  4025f2:	4b70      	ldr	r3, [pc, #448]	; (4027b4 <tone+0x2c4>)
  4025f4:	4798      	blx	r3
			delay_us(half_period);
  4025f6:	4c68      	ldr	r4, [pc, #416]	; (402798 <tone+0x2a8>)
  4025f8:	f04f 0200 	mov.w	r2, #0
  4025fc:	f04f 0300 	mov.w	r3, #0
  402600:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
  402604:	47a0      	blx	r4
  402606:	4603      	mov	r3, r0
  402608:	2b00      	cmp	r3, #0
  40260a:	d126      	bne.n	40265a <tone+0x16a>
  40260c:	4b63      	ldr	r3, [pc, #396]	; (40279c <tone+0x2ac>)
  40260e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
  402612:	4798      	blx	r3
  402614:	4605      	mov	r5, r0
  402616:	460e      	mov	r6, r1
  402618:	4b61      	ldr	r3, [pc, #388]	; (4027a0 <tone+0x2b0>)
  40261a:	4798      	blx	r3
  40261c:	4603      	mov	r3, r0
  40261e:	f04f 0400 	mov.w	r4, #0
  402622:	fb03 f106 	mul.w	r1, r3, r6
  402626:	fb05 f204 	mul.w	r2, r5, r4
  40262a:	440a      	add	r2, r1
  40262c:	fba5 3403 	umull	r3, r4, r5, r3
  402630:	4422      	add	r2, r4
  402632:	4614      	mov	r4, r2
  402634:	495b      	ldr	r1, [pc, #364]	; (4027a4 <tone+0x2b4>)
  402636:	f04f 0200 	mov.w	r2, #0
  40263a:	185d      	adds	r5, r3, r1
  40263c:	eb44 0602 	adc.w	r6, r4, r2
  402640:	4628      	mov	r0, r5
  402642:	4631      	mov	r1, r6
  402644:	4c58      	ldr	r4, [pc, #352]	; (4027a8 <tone+0x2b8>)
  402646:	4a59      	ldr	r2, [pc, #356]	; (4027ac <tone+0x2bc>)
  402648:	f04f 0300 	mov.w	r3, #0
  40264c:	47a0      	blx	r4
  40264e:	4603      	mov	r3, r0
  402650:	460c      	mov	r4, r1
  402652:	4618      	mov	r0, r3
  402654:	4b56      	ldr	r3, [pc, #344]	; (4027b0 <tone+0x2c0>)
  402656:	4798      	blx	r3
  402658:	e016      	b.n	402688 <tone+0x198>
  40265a:	4b51      	ldr	r3, [pc, #324]	; (4027a0 <tone+0x2b0>)
  40265c:	4798      	blx	r3
  40265e:	4603      	mov	r3, r0
  402660:	f04f 0400 	mov.w	r4, #0
  402664:	494f      	ldr	r1, [pc, #316]	; (4027a4 <tone+0x2b4>)
  402666:	f04f 0200 	mov.w	r2, #0
  40266a:	185d      	adds	r5, r3, r1
  40266c:	eb44 0602 	adc.w	r6, r4, r2
  402670:	4628      	mov	r0, r5
  402672:	4631      	mov	r1, r6
  402674:	4c4c      	ldr	r4, [pc, #304]	; (4027a8 <tone+0x2b8>)
  402676:	4a4d      	ldr	r2, [pc, #308]	; (4027ac <tone+0x2bc>)
  402678:	f04f 0300 	mov.w	r3, #0
  40267c:	47a0      	blx	r4
  40267e:	4603      	mov	r3, r0
  402680:	460c      	mov	r4, r1
  402682:	4618      	mov	r0, r3
  402684:	4b4a      	ldr	r3, [pc, #296]	; (4027b0 <tone+0x2c0>)
  402686:	4798      	blx	r3
		for (double timer=0.0; timer<duration*1000; timer += half_period*2){
  402688:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
  40268c:	4c4a      	ldr	r4, [pc, #296]	; (4027b8 <tone+0x2c8>)
  40268e:	4602      	mov	r2, r0
  402690:	460b      	mov	r3, r1
  402692:	47a0      	blx	r4
  402694:	4603      	mov	r3, r0
  402696:	460c      	mov	r4, r1
  402698:	461a      	mov	r2, r3
  40269a:	4623      	mov	r3, r4
  40269c:	4c46      	ldr	r4, [pc, #280]	; (4027b8 <tone+0x2c8>)
  40269e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
  4026a2:	47a0      	blx	r4
  4026a4:	4603      	mov	r3, r0
  4026a6:	460c      	mov	r4, r1
  4026a8:	e9c7 3406 	strd	r3, r4, [r7, #24]
  4026ac:	4c37      	ldr	r4, [pc, #220]	; (40278c <tone+0x29c>)
  4026ae:	f04f 0200 	mov.w	r2, #0
  4026b2:	4b42      	ldr	r3, [pc, #264]	; (4027bc <tone+0x2cc>)
  4026b4:	e9d7 0100 	ldrd	r0, r1, [r7]
  4026b8:	47a0      	blx	r4
  4026ba:	4603      	mov	r3, r0
  4026bc:	460c      	mov	r4, r1
  4026be:	4618      	mov	r0, r3
  4026c0:	4621      	mov	r1, r4
  4026c2:	4c3f      	ldr	r4, [pc, #252]	; (4027c0 <tone+0x2d0>)
  4026c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
  4026c8:	47a0      	blx	r4
  4026ca:	4603      	mov	r3, r0
  4026cc:	2b00      	cmp	r3, #0
  4026ce:	f47f af41 	bne.w	402554 <tone+0x64>
		}
	}else{
		delay_ms(duration);
	}
}
  4026d2:	e04a      	b.n	40276a <tone+0x27a>
		delay_ms(duration);
  4026d4:	4c30      	ldr	r4, [pc, #192]	; (402798 <tone+0x2a8>)
  4026d6:	f04f 0200 	mov.w	r2, #0
  4026da:	f04f 0300 	mov.w	r3, #0
  4026de:	e9d7 0100 	ldrd	r0, r1, [r7]
  4026e2:	47a0      	blx	r4
  4026e4:	4603      	mov	r3, r0
  4026e6:	2b00      	cmp	r3, #0
  4026e8:	d128      	bne.n	40273c <tone+0x24c>
  4026ea:	4b2c      	ldr	r3, [pc, #176]	; (40279c <tone+0x2ac>)
  4026ec:	e9d7 0100 	ldrd	r0, r1, [r7]
  4026f0:	4798      	blx	r3
  4026f2:	4605      	mov	r5, r0
  4026f4:	460e      	mov	r6, r1
  4026f6:	4b2a      	ldr	r3, [pc, #168]	; (4027a0 <tone+0x2b0>)
  4026f8:	4798      	blx	r3
  4026fa:	4603      	mov	r3, r0
  4026fc:	f04f 0400 	mov.w	r4, #0
  402700:	fb03 f106 	mul.w	r1, r3, r6
  402704:	fb05 f204 	mul.w	r2, r5, r4
  402708:	440a      	add	r2, r1
  40270a:	fba5 3403 	umull	r3, r4, r5, r3
  40270e:	4422      	add	r2, r4
  402710:	4614      	mov	r4, r2
  402712:	f241 712b 	movw	r1, #5931	; 0x172b
  402716:	f04f 0200 	mov.w	r2, #0
  40271a:	185d      	adds	r5, r3, r1
  40271c:	eb44 0602 	adc.w	r6, r4, r2
  402720:	4628      	mov	r0, r5
  402722:	4631      	mov	r1, r6
  402724:	4c20      	ldr	r4, [pc, #128]	; (4027a8 <tone+0x2b8>)
  402726:	f241 722c 	movw	r2, #5932	; 0x172c
  40272a:	f04f 0300 	mov.w	r3, #0
  40272e:	47a0      	blx	r4
  402730:	4603      	mov	r3, r0
  402732:	460c      	mov	r4, r1
  402734:	4618      	mov	r0, r3
  402736:	4b1e      	ldr	r3, [pc, #120]	; (4027b0 <tone+0x2c0>)
  402738:	4798      	blx	r3
}
  40273a:	e016      	b.n	40276a <tone+0x27a>
		delay_ms(duration);
  40273c:	4b18      	ldr	r3, [pc, #96]	; (4027a0 <tone+0x2b0>)
  40273e:	4798      	blx	r3
  402740:	4603      	mov	r3, r0
  402742:	f04f 0400 	mov.w	r4, #0
  402746:	4917      	ldr	r1, [pc, #92]	; (4027a4 <tone+0x2b4>)
  402748:	f04f 0200 	mov.w	r2, #0
  40274c:	185d      	adds	r5, r3, r1
  40274e:	eb44 0602 	adc.w	r6, r4, r2
  402752:	4628      	mov	r0, r5
  402754:	4631      	mov	r1, r6
  402756:	4c14      	ldr	r4, [pc, #80]	; (4027a8 <tone+0x2b8>)
  402758:	4a14      	ldr	r2, [pc, #80]	; (4027ac <tone+0x2bc>)
  40275a:	f04f 0300 	mov.w	r3, #0
  40275e:	47a0      	blx	r4
  402760:	4603      	mov	r3, r0
  402762:	460c      	mov	r4, r1
  402764:	4618      	mov	r0, r3
  402766:	4b12      	ldr	r3, [pc, #72]	; (4027b0 <tone+0x2c0>)
  402768:	4798      	blx	r3
}
  40276a:	bf00      	nop
  40276c:	3724      	adds	r7, #36	; 0x24
  40276e:	46bd      	mov	sp, r7
  402770:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402772:	bf00      	nop
  402774:	f3af 8000 	nop.w
  402778:	00000000 	.word	0x00000000
  40277c:	412e8480 	.word	0x412e8480
  402780:	00402f35 	.word	0x00402f35
  402784:	00403255 	.word	0x00403255
  402788:	3ff00000 	.word	0x3ff00000
  40278c:	00403001 	.word	0x00403001
  402790:	400e0e00 	.word	0x400e0e00
  402794:	004016ad 	.word	0x004016ad
  402798:	004034d1 	.word	0x004034d1
  40279c:	00403565 	.word	0x00403565
  4027a0:	004023ad 	.word	0x004023ad
  4027a4:	005a83df 	.word	0x005a83df
  4027a8:	00403535 	.word	0x00403535
  4027ac:	005a83e0 	.word	0x005a83e0
  4027b0:	20400001 	.word	0x20400001
  4027b4:	004016c9 	.word	0x004016c9
  4027b8:	00402c9d 	.word	0x00402c9d
  4027bc:	408f4000 	.word	0x408f4000
  4027c0:	00403521 	.word	0x00403521

004027c4 <play_music>:

void play_music(note_s melody[], double songspeed, int n){
  4027c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4027c8:	b08b      	sub	sp, #44	; 0x2c
  4027ca:	af00      	add	r7, sp, #0
  4027cc:	6178      	str	r0, [r7, #20]
  4027ce:	e9c7 2302 	strd	r2, r3, [r7, #8]
	for (int i=0; i < n; i++){
  4027d2:	2300      	movs	r3, #0
  4027d4:	627b      	str	r3, [r7, #36]	; 0x24
  4027d6:	e0ba      	b.n	40294e <play_music+0x18a>
		double wait = (melody[i].duration) * songspeed;
  4027d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4027da:	011b      	lsls	r3, r3, #4
  4027dc:	697a      	ldr	r2, [r7, #20]
  4027de:	4413      	add	r3, r2
  4027e0:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
  4027e4:	4c5f      	ldr	r4, [pc, #380]	; (402964 <play_music+0x1a0>)
  4027e6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
  4027ea:	47a0      	blx	r4
  4027ec:	4603      	mov	r3, r0
  4027ee:	460c      	mov	r4, r1
  4027f0:	e9c7 3406 	strd	r3, r4, [r7, #24]
		tone(melody[i].frequency, wait);
  4027f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4027f6:	011b      	lsls	r3, r3, #4
  4027f8:	697a      	ldr	r2, [r7, #20]
  4027fa:	4413      	add	r3, r2
  4027fc:	6819      	ldr	r1, [r3, #0]
  4027fe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
  402802:	4608      	mov	r0, r1
  402804:	4958      	ldr	r1, [pc, #352]	; (402968 <play_music+0x1a4>)
  402806:	4788      	blx	r1
		if (b4 == 1){
  402808:	4b58      	ldr	r3, [pc, #352]	; (40296c <play_music+0x1a8>)
  40280a:	781b      	ldrb	r3, [r3, #0]
  40280c:	b2db      	uxtb	r3, r3
  40280e:	2b01      	cmp	r3, #1
  402810:	d148      	bne.n	4028a4 <play_music+0xe0>
			b4 = 0;
  402812:	4b56      	ldr	r3, [pc, #344]	; (40296c <play_music+0x1a8>)
  402814:	2200      	movs	r2, #0
  402816:	701a      	strb	r2, [r3, #0]
			delay_ms(500);
  402818:	4b55      	ldr	r3, [pc, #340]	; (402970 <play_music+0x1ac>)
  40281a:	4798      	blx	r3
  40281c:	4603      	mov	r3, r0
  40281e:	4619      	mov	r1, r3
  402820:	f04f 0200 	mov.w	r2, #0
  402824:	460b      	mov	r3, r1
  402826:	4614      	mov	r4, r2
  402828:	0160      	lsls	r0, r4, #5
  40282a:	6078      	str	r0, [r7, #4]
  40282c:	6878      	ldr	r0, [r7, #4]
  40282e:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
  402832:	6078      	str	r0, [r7, #4]
  402834:	015b      	lsls	r3, r3, #5
  402836:	603b      	str	r3, [r7, #0]
  402838:	e9d7 3400 	ldrd	r3, r4, [r7]
  40283c:	1a5b      	subs	r3, r3, r1
  40283e:	eb64 0402 	sbc.w	r4, r4, r2
  402842:	ea4f 0984 	mov.w	r9, r4, lsl #2
  402846:	ea49 7993 	orr.w	r9, r9, r3, lsr #30
  40284a:	ea4f 0883 	mov.w	r8, r3, lsl #2
  40284e:	4643      	mov	r3, r8
  402850:	464c      	mov	r4, r9
  402852:	185b      	adds	r3, r3, r1
  402854:	eb44 0402 	adc.w	r4, r4, r2
  402858:	ea4f 0b84 	mov.w	fp, r4, lsl #2
  40285c:	ea4b 7b93 	orr.w	fp, fp, r3, lsr #30
  402860:	ea4f 0a83 	mov.w	sl, r3, lsl #2
  402864:	4653      	mov	r3, sl
  402866:	465c      	mov	r4, fp
  402868:	4619      	mov	r1, r3
  40286a:	4622      	mov	r2, r4
  40286c:	f241 732b 	movw	r3, #5931	; 0x172b
  402870:	f04f 0400 	mov.w	r4, #0
  402874:	18cd      	adds	r5, r1, r3
  402876:	eb42 0604 	adc.w	r6, r2, r4
  40287a:	4628      	mov	r0, r5
  40287c:	4631      	mov	r1, r6
  40287e:	4c3d      	ldr	r4, [pc, #244]	; (402974 <play_music+0x1b0>)
  402880:	f241 722c 	movw	r2, #5932	; 0x172c
  402884:	f04f 0300 	mov.w	r3, #0
  402888:	47a0      	blx	r4
  40288a:	4603      	mov	r3, r0
  40288c:	460c      	mov	r4, r1
  40288e:	4618      	mov	r0, r3
  402890:	4b39      	ldr	r3, [pc, #228]	; (402978 <play_music+0x1b4>)
  402892:	4798      	blx	r3
			while(1){
				if(b4 == 1){
  402894:	4b35      	ldr	r3, [pc, #212]	; (40296c <play_music+0x1a8>)
  402896:	781b      	ldrb	r3, [r3, #0]
  402898:	b2db      	uxtb	r3, r3
  40289a:	2b01      	cmp	r3, #1
  40289c:	d1fa      	bne.n	402894 <play_music+0xd0>
					b4 = 0;
  40289e:	4b33      	ldr	r3, [pc, #204]	; (40296c <play_music+0x1a8>)
  4028a0:	2200      	movs	r2, #0
  4028a2:	701a      	strb	r2, [r3, #0]
					break;
				}
			}
		}
		acende_leds();
  4028a4:	4b35      	ldr	r3, [pc, #212]	; (40297c <play_music+0x1b8>)
  4028a6:	4798      	blx	r3
		delay_ms(wait);
  4028a8:	4c35      	ldr	r4, [pc, #212]	; (402980 <play_music+0x1bc>)
  4028aa:	f04f 0200 	mov.w	r2, #0
  4028ae:	f04f 0300 	mov.w	r3, #0
  4028b2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
  4028b6:	47a0      	blx	r4
  4028b8:	4603      	mov	r3, r0
  4028ba:	2b00      	cmp	r3, #0
  4028bc:	d12b      	bne.n	402916 <play_music+0x152>
  4028be:	4b31      	ldr	r3, [pc, #196]	; (402984 <play_music+0x1c0>)
  4028c0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
  4028c4:	4798      	blx	r3
  4028c6:	4605      	mov	r5, r0
  4028c8:	460e      	mov	r6, r1
  4028ca:	4b29      	ldr	r3, [pc, #164]	; (402970 <play_music+0x1ac>)
  4028cc:	4798      	blx	r3
  4028ce:	4603      	mov	r3, r0
  4028d0:	f04f 0400 	mov.w	r4, #0
  4028d4:	4632      	mov	r2, r6
  4028d6:	fb03 f102 	mul.w	r1, r3, r2
  4028da:	462a      	mov	r2, r5
  4028dc:	fb02 f204 	mul.w	r2, r2, r4
  4028e0:	440a      	add	r2, r1
  4028e2:	4629      	mov	r1, r5
  4028e4:	fba1 3403 	umull	r3, r4, r1, r3
  4028e8:	4422      	add	r2, r4
  4028ea:	4614      	mov	r4, r2
  4028ec:	f241 712b 	movw	r1, #5931	; 0x172b
  4028f0:	f04f 0200 	mov.w	r2, #0
  4028f4:	185d      	adds	r5, r3, r1
  4028f6:	eb44 0602 	adc.w	r6, r4, r2
  4028fa:	4628      	mov	r0, r5
  4028fc:	4631      	mov	r1, r6
  4028fe:	4c1d      	ldr	r4, [pc, #116]	; (402974 <play_music+0x1b0>)
  402900:	f241 722c 	movw	r2, #5932	; 0x172c
  402904:	f04f 0300 	mov.w	r3, #0
  402908:	47a0      	blx	r4
  40290a:	4603      	mov	r3, r0
  40290c:	460c      	mov	r4, r1
  40290e:	4618      	mov	r0, r3
  402910:	4b19      	ldr	r3, [pc, #100]	; (402978 <play_music+0x1b4>)
  402912:	4798      	blx	r3
  402914:	e016      	b.n	402944 <play_music+0x180>
  402916:	4b16      	ldr	r3, [pc, #88]	; (402970 <play_music+0x1ac>)
  402918:	4798      	blx	r3
  40291a:	4603      	mov	r3, r0
  40291c:	f04f 0400 	mov.w	r4, #0
  402920:	4919      	ldr	r1, [pc, #100]	; (402988 <play_music+0x1c4>)
  402922:	f04f 0200 	mov.w	r2, #0
  402926:	185d      	adds	r5, r3, r1
  402928:	eb44 0602 	adc.w	r6, r4, r2
  40292c:	4628      	mov	r0, r5
  40292e:	4631      	mov	r1, r6
  402930:	4c10      	ldr	r4, [pc, #64]	; (402974 <play_music+0x1b0>)
  402932:	4a16      	ldr	r2, [pc, #88]	; (40298c <play_music+0x1c8>)
  402934:	f04f 0300 	mov.w	r3, #0
  402938:	47a0      	blx	r4
  40293a:	4603      	mov	r3, r0
  40293c:	460c      	mov	r4, r1
  40293e:	4618      	mov	r0, r3
  402940:	4b0d      	ldr	r3, [pc, #52]	; (402978 <play_music+0x1b4>)
  402942:	4798      	blx	r3
		apaga_leds();
  402944:	4b12      	ldr	r3, [pc, #72]	; (402990 <play_music+0x1cc>)
  402946:	4798      	blx	r3
	for (int i=0; i < n; i++){
  402948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40294a:	3301      	adds	r3, #1
  40294c:	627b      	str	r3, [r7, #36]	; 0x24
  40294e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  402950:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  402952:	429a      	cmp	r2, r3
  402954:	f6ff af40 	blt.w	4027d8 <play_music+0x14>
		
	}
}
  402958:	bf00      	nop
  40295a:	372c      	adds	r7, #44	; 0x2c
  40295c:	46bd      	mov	sp, r7
  40295e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402962:	bf00      	nop
  402964:	00403001 	.word	0x00403001
  402968:	004024f1 	.word	0x004024f1
  40296c:	2040159b 	.word	0x2040159b
  402970:	004023ad 	.word	0x004023ad
  402974:	00403535 	.word	0x00403535
  402978:	20400001 	.word	0x20400001
  40297c:	00402421 	.word	0x00402421
  402980:	004034d1 	.word	0x004034d1
  402984:	00403565 	.word	0x00403565
  402988:	005a83df 	.word	0x005a83df
  40298c:	005a83e0 	.word	0x005a83e0
  402990:	00402455 	.word	0x00402455

00402994 <LED_init>:


/**
* @Brief Inicializa o pino do LED
*/
void LED_init(int estado){
  402994:	b590      	push	{r4, r7, lr}
  402996:	b085      	sub	sp, #20
  402998:	af02      	add	r7, sp, #8
  40299a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(LED1_OLED_PIO_ID);
  40299c:	200a      	movs	r0, #10
  40299e:	4b18      	ldr	r3, [pc, #96]	; (402a00 <LED_init+0x6c>)
  4029a0:	4798      	blx	r3
	pio_set_output(LED1_OLED_PIO , LED1_OLED_IDX_MASK, estado, 0, 0);
  4029a2:	687a      	ldr	r2, [r7, #4]
  4029a4:	2300      	movs	r3, #0
  4029a6:	9300      	str	r3, [sp, #0]
  4029a8:	2300      	movs	r3, #0
  4029aa:	2101      	movs	r1, #1
  4029ac:	4815      	ldr	r0, [pc, #84]	; (402a04 <LED_init+0x70>)
  4029ae:	4c16      	ldr	r4, [pc, #88]	; (402a08 <LED_init+0x74>)
  4029b0:	47a0      	blx	r4

	pmc_enable_periph_clk(LED2_OLED_PIO_ID);
  4029b2:	200c      	movs	r0, #12
  4029b4:	4b12      	ldr	r3, [pc, #72]	; (402a00 <LED_init+0x6c>)
  4029b6:	4798      	blx	r3
	pio_set_output(LED2_OLED_PIO , LED2_OLED_IDX_MASK, estado, 0, 0);
  4029b8:	687a      	ldr	r2, [r7, #4]
  4029ba:	2300      	movs	r3, #0
  4029bc:	9300      	str	r3, [sp, #0]
  4029be:	2300      	movs	r3, #0
  4029c0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4029c4:	4811      	ldr	r0, [pc, #68]	; (402a0c <LED_init+0x78>)
  4029c6:	4c10      	ldr	r4, [pc, #64]	; (402a08 <LED_init+0x74>)
  4029c8:	47a0      	blx	r4
	
	pmc_enable_periph_clk(LED3_OLED_PIO_ID);
  4029ca:	200b      	movs	r0, #11
  4029cc:	4b0c      	ldr	r3, [pc, #48]	; (402a00 <LED_init+0x6c>)
  4029ce:	4798      	blx	r3
	pio_set_output(LED3_OLED_PIO , LED3_OLED_IDX_MASK, estado, 0, 0);
  4029d0:	687a      	ldr	r2, [r7, #4]
  4029d2:	2300      	movs	r3, #0
  4029d4:	9300      	str	r3, [sp, #0]
  4029d6:	2300      	movs	r3, #0
  4029d8:	2104      	movs	r1, #4
  4029da:	480d      	ldr	r0, [pc, #52]	; (402a10 <LED_init+0x7c>)
  4029dc:	4c0a      	ldr	r4, [pc, #40]	; (402a08 <LED_init+0x74>)
  4029de:	47a0      	blx	r4

	pmc_enable_periph_clk(LED_BOARD_PIO_ID);
  4029e0:	200c      	movs	r0, #12
  4029e2:	4b07      	ldr	r3, [pc, #28]	; (402a00 <LED_init+0x6c>)
  4029e4:	4798      	blx	r3
	pio_set_output(LED_BOARD_PIO , LED_BOARD_IDX_MASK, estado, 0, 0);
  4029e6:	687a      	ldr	r2, [r7, #4]
  4029e8:	2300      	movs	r3, #0
  4029ea:	9300      	str	r3, [sp, #0]
  4029ec:	2300      	movs	r3, #0
  4029ee:	f44f 7180 	mov.w	r1, #256	; 0x100
  4029f2:	4806      	ldr	r0, [pc, #24]	; (402a0c <LED_init+0x78>)
  4029f4:	4c04      	ldr	r4, [pc, #16]	; (402a08 <LED_init+0x74>)
  4029f6:	47a0      	blx	r4
};
  4029f8:	bf00      	nop
  4029fa:	370c      	adds	r7, #12
  4029fc:	46bd      	mov	sp, r7
  4029fe:	bd90      	pop	{r4, r7, pc}
  402a00:	00401f09 	.word	0x00401f09
  402a04:	400e0e00 	.word	0x400e0e00
  402a08:	00401875 	.word	0x00401875
  402a0c:	400e1200 	.word	0x400e1200
  402a10:	400e1000 	.word	0x400e1000

00402a14 <main>:


/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  402a14:	b590      	push	{r4, r7, lr}
  402a16:	f5ad 5dd2 	sub.w	sp, sp, #6720	; 0x1a40
  402a1a:	b087      	sub	sp, #28
  402a1c:	af02      	add	r7, sp, #8
	/* Initialize the SAM system */
	sysclk_init();
  402a1e:	4b76      	ldr	r3, [pc, #472]	; (402bf8 <main+0x1e4>)
  402a20:	4798      	blx	r3

	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  402a22:	4b76      	ldr	r3, [pc, #472]	; (402bfc <main+0x1e8>)
  402a24:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402a28:	605a      	str	r2, [r3, #4]
	
	gfx_mono_ssd1306_init();
  402a2a:	4b75      	ldr	r3, [pc, #468]	; (402c00 <main+0x1ec>)
  402a2c:	4798      	blx	r3

	/* Configura Leds */
	LED_init(0);
  402a2e:	2000      	movs	r0, #0
  402a30:	4b74      	ldr	r3, [pc, #464]	; (402c04 <main+0x1f0>)
  402a32:	4798      	blx	r3
	/* Button*/
	
	//Inicializa o Buzzer
	pmc_enable_periph_clk(BUZZER_PIO_ID);
  402a34:	200a      	movs	r0, #10
  402a36:	4b74      	ldr	r3, [pc, #464]	; (402c08 <main+0x1f4>)
  402a38:	4798      	blx	r3

	//Inicializa PC8 como sada
	pio_set_output(BUZZER_PIO, BUZZER_IDX_MASK, 0, 0, 0);
  402a3a:	2300      	movs	r3, #0
  402a3c:	9300      	str	r3, [sp, #0]
  402a3e:	2300      	movs	r3, #0
  402a40:	2200      	movs	r2, #0
  402a42:	2108      	movs	r1, #8
  402a44:	4871      	ldr	r0, [pc, #452]	; (402c0c <main+0x1f8>)
  402a46:	4c72      	ldr	r4, [pc, #456]	; (402c10 <main+0x1fc>)
  402a48:	47a0      	blx	r4
	
	//Inicializa Buttons
	pmc_enable_periph_clk(BUT1_PIO_ID);
  402a4a:	2010      	movs	r0, #16
  402a4c:	4b6e      	ldr	r3, [pc, #440]	; (402c08 <main+0x1f4>)
  402a4e:	4798      	blx	r3
	pmc_enable_periph_clk(BUT2_PIO_ID);
  402a50:	200c      	movs	r0, #12
  402a52:	4b6d      	ldr	r3, [pc, #436]	; (402c08 <main+0x1f4>)
  402a54:	4798      	blx	r3
	pmc_enable_periph_clk(BUT3_PIO_ID);
  402a56:	200a      	movs	r0, #10
  402a58:	4b6b      	ldr	r3, [pc, #428]	; (402c08 <main+0x1f4>)
  402a5a:	4798      	blx	r3
	
	//Interrupt
	pio_handler_set(BUT1_PIO, BUT1_PIO_ID, BUT1_PIO_IDX_MASK, PIO_IT_FALL_EDGE, Button1_Handler);
  402a5c:	4b6d      	ldr	r3, [pc, #436]	; (402c14 <main+0x200>)
  402a5e:	9300      	str	r3, [sp, #0]
  402a60:	2350      	movs	r3, #80	; 0x50
  402a62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402a66:	2110      	movs	r1, #16
  402a68:	486b      	ldr	r0, [pc, #428]	; (402c18 <main+0x204>)
  402a6a:	4c6c      	ldr	r4, [pc, #432]	; (402c1c <main+0x208>)
  402a6c:	47a0      	blx	r4
	pio_handler_set(BUT2_PIO, BUT2_PIO_ID, BUT2_PIO_IDX_MASK, PIO_IT_FALL_EDGE, Button2_Handler);
  402a6e:	4b6c      	ldr	r3, [pc, #432]	; (402c20 <main+0x20c>)
  402a70:	9300      	str	r3, [sp, #0]
  402a72:	2350      	movs	r3, #80	; 0x50
  402a74:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  402a78:	210c      	movs	r1, #12
  402a7a:	486a      	ldr	r0, [pc, #424]	; (402c24 <main+0x210>)
  402a7c:	4c67      	ldr	r4, [pc, #412]	; (402c1c <main+0x208>)
  402a7e:	47a0      	blx	r4
	pio_handler_set(BUT3_PIO, BUT3_PIO_ID, BUT3_PIO_IDX_MASK, PIO_IT_FALL_EDGE, Button3_Handler);
  402a80:	4b69      	ldr	r3, [pc, #420]	; (402c28 <main+0x214>)
  402a82:	9300      	str	r3, [sp, #0]
  402a84:	2350      	movs	r3, #80	; 0x50
  402a86:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  402a8a:	210a      	movs	r1, #10
  402a8c:	485f      	ldr	r0, [pc, #380]	; (402c0c <main+0x1f8>)
  402a8e:	4c63      	ldr	r4, [pc, #396]	; (402c1c <main+0x208>)
  402a90:	47a0      	blx	r4
	pio_handler_set(BUT4_PIO, BUT4_PIO_ID, BUT4_PIO_IDX_MASK, PIO_IT_FALL_EDGE, Button4_Handler);
  402a92:	4b66      	ldr	r3, [pc, #408]	; (402c2c <main+0x218>)
  402a94:	9300      	str	r3, [sp, #0]
  402a96:	2350      	movs	r3, #80	; 0x50
  402a98:	f44f 6200 	mov.w	r2, #2048	; 0x800
  402a9c:	210a      	movs	r1, #10
  402a9e:	485b      	ldr	r0, [pc, #364]	; (402c0c <main+0x1f8>)
  402aa0:	4c5e      	ldr	r4, [pc, #376]	; (402c1c <main+0x208>)
  402aa2:	47a0      	blx	r4
	
	//Interrupts
	pio_enable_interrupt(BUT1_PIO, BUT1_PIO_IDX_MASK);
  402aa4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402aa8:	485b      	ldr	r0, [pc, #364]	; (402c18 <main+0x204>)
  402aaa:	4b61      	ldr	r3, [pc, #388]	; (402c30 <main+0x21c>)
  402aac:	4798      	blx	r3
	pio_enable_interrupt(BUT2_PIO, BUT2_PIO_IDX_MASK);
  402aae:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  402ab2:	485c      	ldr	r0, [pc, #368]	; (402c24 <main+0x210>)
  402ab4:	4b5e      	ldr	r3, [pc, #376]	; (402c30 <main+0x21c>)
  402ab6:	4798      	blx	r3
	pio_enable_interrupt(BUT3_PIO, BUT3_PIO_IDX_MASK);
  402ab8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  402abc:	4853      	ldr	r0, [pc, #332]	; (402c0c <main+0x1f8>)
  402abe:	4b5c      	ldr	r3, [pc, #368]	; (402c30 <main+0x21c>)
  402ac0:	4798      	blx	r3
	pio_enable_interrupt(BUT4_PIO, BUT4_PIO_IDX_MASK);
  402ac2:	f44f 6100 	mov.w	r1, #2048	; 0x800
  402ac6:	4851      	ldr	r0, [pc, #324]	; (402c0c <main+0x1f8>)
  402ac8:	4b59      	ldr	r3, [pc, #356]	; (402c30 <main+0x21c>)
  402aca:	4798      	blx	r3
	
	//NVIC
	NVIC_EnableIRQ(BUT1_PIO_ID);
  402acc:	2010      	movs	r0, #16
  402ace:	4b59      	ldr	r3, [pc, #356]	; (402c34 <main+0x220>)
  402ad0:	4798      	blx	r3
	NVIC_EnableIRQ(BUT2_PIO_ID);
  402ad2:	200c      	movs	r0, #12
  402ad4:	4b57      	ldr	r3, [pc, #348]	; (402c34 <main+0x220>)
  402ad6:	4798      	blx	r3
	NVIC_EnableIRQ(BUT3_PIO_ID);
  402ad8:	200a      	movs	r0, #10
  402ada:	4b56      	ldr	r3, [pc, #344]	; (402c34 <main+0x220>)
  402adc:	4798      	blx	r3
	NVIC_EnableIRQ(BUT4_PIO_ID);
  402ade:	200a      	movs	r0, #10
  402ae0:	4b54      	ldr	r3, [pc, #336]	; (402c34 <main+0x220>)
  402ae2:	4798      	blx	r3
	
	b1 = 0;
  402ae4:	4b54      	ldr	r3, [pc, #336]	; (402c38 <main+0x224>)
  402ae6:	2200      	movs	r2, #0
  402ae8:	701a      	strb	r2, [r3, #0]
	b2 = 0;
  402aea:	4b54      	ldr	r3, [pc, #336]	; (402c3c <main+0x228>)
  402aec:	2200      	movs	r2, #0
  402aee:	701a      	strb	r2, [r3, #0]
	b3 = 0;
  402af0:	4b53      	ldr	r3, [pc, #332]	; (402c40 <main+0x22c>)
  402af2:	2200      	movs	r2, #0
  402af4:	701a      	strb	r2, [r3, #0]
	b4 = 0;
  402af6:	4b53      	ldr	r3, [pc, #332]	; (402c44 <main+0x230>)
  402af8:	2200      	movs	r2, #0
  402afa:	701a      	strb	r2, [r3, #0]
	
	note_s pirate_melody[N_PIRATE];
	build_melody(pirate_notes, pirate_duration, pirate_melody, N_PIRATE);
  402afc:	f507 625a 	add.w	r2, r7, #3488	; 0xda0
  402b00:	23cb      	movs	r3, #203	; 0xcb
  402b02:	4951      	ldr	r1, [pc, #324]	; (402c48 <main+0x234>)
  402b04:	4851      	ldr	r0, [pc, #324]	; (402c4c <main+0x238>)
  402b06:	4c52      	ldr	r4, [pc, #328]	; (402c50 <main+0x23c>)
  402b08:	47a0      	blx	r4
	
	note_s mario_melody[N_MARIO_MAIN];
	build_melody(mario_notes, mario_temp, mario_melody, N_MARIO_MAIN);
  402b0a:	4a52      	ldr	r2, [pc, #328]	; (402c54 <main+0x240>)
  402b0c:	f641 2350 	movw	r3, #6736	; 0x1a50
  402b10:	443b      	add	r3, r7
  402b12:	441a      	add	r2, r3
  402b14:	236c      	movs	r3, #108	; 0x6c
  402b16:	4950      	ldr	r1, [pc, #320]	; (402c58 <main+0x244>)
  402b18:	4850      	ldr	r0, [pc, #320]	; (402c5c <main+0x248>)
  402b1a:	4c4d      	ldr	r4, [pc, #308]	; (402c50 <main+0x23c>)
  402b1c:	47a0      	blx	r4
	
	note_s mario_underworld_melody[N_UNDERWORLD];
	build_melody(underworld_notes, underworld_duration, mario_underworld_melody, N_UNDERWORLD);
  402b1e:	4a50      	ldr	r2, [pc, #320]	; (402c60 <main+0x24c>)
  402b20:	f641 2350 	movw	r3, #6736	; 0x1a50
  402b24:	443b      	add	r3, r7
  402b26:	441a      	add	r2, r3
  402b28:	236e      	movs	r3, #110	; 0x6e
  402b2a:	494e      	ldr	r1, [pc, #312]	; (402c64 <main+0x250>)
  402b2c:	484e      	ldr	r0, [pc, #312]	; (402c68 <main+0x254>)
  402b2e:	4c48      	ldr	r4, [pc, #288]	; (402c50 <main+0x23c>)
  402b30:	47a0      	blx	r4
  
	while (1){
		if(b1 == 1){
  402b32:	4b41      	ldr	r3, [pc, #260]	; (402c38 <main+0x224>)
  402b34:	781b      	ldrb	r3, [r3, #0]
  402b36:	b2db      	uxtb	r3, r3
  402b38:	2b01      	cmp	r3, #1
  402b3a:	d119      	bne.n	402b70 <main+0x15c>
			gfx_mono_draw_string("Caribeam", 3,8, &sysfont);
  402b3c:	4b4b      	ldr	r3, [pc, #300]	; (402c6c <main+0x258>)
  402b3e:	2208      	movs	r2, #8
  402b40:	2103      	movs	r1, #3
  402b42:	484b      	ldr	r0, [pc, #300]	; (402c70 <main+0x25c>)
  402b44:	4c4b      	ldr	r4, [pc, #300]	; (402c74 <main+0x260>)
  402b46:	47a0      	blx	r4
			play_music(pirate_melody, 0.5, N_PIRATE);
  402b48:	f507 615a 	add.w	r1, r7, #3488	; 0xda0
  402b4c:	23cb      	movs	r3, #203	; 0xcb
  402b4e:	9300      	str	r3, [sp, #0]
  402b50:	f04f 0200 	mov.w	r2, #0
  402b54:	4b48      	ldr	r3, [pc, #288]	; (402c78 <main+0x264>)
  402b56:	4608      	mov	r0, r1
  402b58:	4948      	ldr	r1, [pc, #288]	; (402c7c <main+0x268>)
  402b5a:	4788      	blx	r1
			gfx_mono_draw_string("                    ", 3,8, &sysfont);
  402b5c:	4b43      	ldr	r3, [pc, #268]	; (402c6c <main+0x258>)
  402b5e:	2208      	movs	r2, #8
  402b60:	2103      	movs	r1, #3
  402b62:	4847      	ldr	r0, [pc, #284]	; (402c80 <main+0x26c>)
  402b64:	4c43      	ldr	r4, [pc, #268]	; (402c74 <main+0x260>)
  402b66:	47a0      	blx	r4
			b1 = 0;
  402b68:	4b33      	ldr	r3, [pc, #204]	; (402c38 <main+0x224>)
  402b6a:	2200      	movs	r2, #0
  402b6c:	701a      	strb	r2, [r3, #0]
  402b6e:	e7e0      	b.n	402b32 <main+0x11e>
		}
		else if(b2 == 1){
  402b70:	4b32      	ldr	r3, [pc, #200]	; (402c3c <main+0x228>)
  402b72:	781b      	ldrb	r3, [r3, #0]
  402b74:	b2db      	uxtb	r3, r3
  402b76:	2b01      	cmp	r3, #1
  402b78:	d11c      	bne.n	402bb4 <main+0x1a0>
			gfx_mono_draw_string("Mario Theme", 3,8, &sysfont);
  402b7a:	4b3c      	ldr	r3, [pc, #240]	; (402c6c <main+0x258>)
  402b7c:	2208      	movs	r2, #8
  402b7e:	2103      	movs	r1, #3
  402b80:	4840      	ldr	r0, [pc, #256]	; (402c84 <main+0x270>)
  402b82:	4c3c      	ldr	r4, [pc, #240]	; (402c74 <main+0x260>)
  402b84:	47a0      	blx	r4
			play_music(mario_melody, 7, N_MARIO_MAIN);
  402b86:	4933      	ldr	r1, [pc, #204]	; (402c54 <main+0x240>)
  402b88:	f641 2350 	movw	r3, #6736	; 0x1a50
  402b8c:	443b      	add	r3, r7
  402b8e:	4419      	add	r1, r3
  402b90:	236c      	movs	r3, #108	; 0x6c
  402b92:	9300      	str	r3, [sp, #0]
  402b94:	f04f 0200 	mov.w	r2, #0
  402b98:	4b3b      	ldr	r3, [pc, #236]	; (402c88 <main+0x274>)
  402b9a:	4608      	mov	r0, r1
  402b9c:	4937      	ldr	r1, [pc, #220]	; (402c7c <main+0x268>)
  402b9e:	4788      	blx	r1
			gfx_mono_draw_string("                    ", 3,8, &sysfont);
  402ba0:	4b32      	ldr	r3, [pc, #200]	; (402c6c <main+0x258>)
  402ba2:	2208      	movs	r2, #8
  402ba4:	2103      	movs	r1, #3
  402ba6:	4836      	ldr	r0, [pc, #216]	; (402c80 <main+0x26c>)
  402ba8:	4c32      	ldr	r4, [pc, #200]	; (402c74 <main+0x260>)
  402baa:	47a0      	blx	r4
			b2 = 0;
  402bac:	4b23      	ldr	r3, [pc, #140]	; (402c3c <main+0x228>)
  402bae:	2200      	movs	r2, #0
  402bb0:	701a      	strb	r2, [r3, #0]
  402bb2:	e7be      	b.n	402b32 <main+0x11e>
		}
		else if(b3 == 1){
  402bb4:	4b22      	ldr	r3, [pc, #136]	; (402c40 <main+0x22c>)
  402bb6:	781b      	ldrb	r3, [r3, #0]
  402bb8:	b2db      	uxtb	r3, r3
  402bba:	2b01      	cmp	r3, #1
  402bbc:	d1b9      	bne.n	402b32 <main+0x11e>
			gfx_mono_draw_string("Under World", 3,8, &sysfont);
  402bbe:	4b2b      	ldr	r3, [pc, #172]	; (402c6c <main+0x258>)
  402bc0:	2208      	movs	r2, #8
  402bc2:	2103      	movs	r1, #3
  402bc4:	4831      	ldr	r0, [pc, #196]	; (402c8c <main+0x278>)
  402bc6:	4c2b      	ldr	r4, [pc, #172]	; (402c74 <main+0x260>)
  402bc8:	47a0      	blx	r4
			play_music(mario_underworld_melody, 7, N_UNDERWORLD);
  402bca:	4925      	ldr	r1, [pc, #148]	; (402c60 <main+0x24c>)
  402bcc:	f641 2350 	movw	r3, #6736	; 0x1a50
  402bd0:	443b      	add	r3, r7
  402bd2:	4419      	add	r1, r3
  402bd4:	236e      	movs	r3, #110	; 0x6e
  402bd6:	9300      	str	r3, [sp, #0]
  402bd8:	f04f 0200 	mov.w	r2, #0
  402bdc:	4b2a      	ldr	r3, [pc, #168]	; (402c88 <main+0x274>)
  402bde:	4608      	mov	r0, r1
  402be0:	4926      	ldr	r1, [pc, #152]	; (402c7c <main+0x268>)
  402be2:	4788      	blx	r1
			gfx_mono_draw_string("                    ", 3,8, &sysfont);
  402be4:	4b21      	ldr	r3, [pc, #132]	; (402c6c <main+0x258>)
  402be6:	2208      	movs	r2, #8
  402be8:	2103      	movs	r1, #3
  402bea:	4825      	ldr	r0, [pc, #148]	; (402c80 <main+0x26c>)
  402bec:	4c21      	ldr	r4, [pc, #132]	; (402c74 <main+0x260>)
  402bee:	47a0      	blx	r4
			b3 = 0;
  402bf0:	4b13      	ldr	r3, [pc, #76]	; (402c40 <main+0x22c>)
  402bf2:	2200      	movs	r2, #0
  402bf4:	701a      	strb	r2, [r3, #0]
		if(b1 == 1){
  402bf6:	e79c      	b.n	402b32 <main+0x11e>
  402bf8:	00401605 	.word	0x00401605
  402bfc:	400e1850 	.word	0x400e1850
  402c00:	00400951 	.word	0x00400951
  402c04:	00402995 	.word	0x00402995
  402c08:	00401f09 	.word	0x00401f09
  402c0c:	400e0e00 	.word	0x400e0e00
  402c10:	00401875 	.word	0x00401875
  402c14:	004023c1 	.word	0x004023c1
  402c18:	400e1400 	.word	0x400e1400
  402c1c:	00401b2d 	.word	0x00401b2d
  402c20:	004023d9 	.word	0x004023d9
  402c24:	400e1200 	.word	0x400e1200
  402c28:	004023f1 	.word	0x004023f1
  402c2c:	00402409 	.word	0x00402409
  402c30:	00401a11 	.word	0x00401a11
  402c34:	004022e5 	.word	0x004022e5
  402c38:	20401598 	.word	0x20401598
  402c3c:	20401599 	.word	0x20401599
  402c40:	2040159a 	.word	0x2040159a
  402c44:	2040159b 	.word	0x2040159b
  402c48:	2040034c 	.word	0x2040034c
  402c4c:	20400020 	.word	0x20400020
  402c50:	00402489 	.word	0x00402489
  402c54:	ffffec90 	.word	0xffffec90
  402c58:	204008e8 	.word	0x204008e8
  402c5c:	20400678 	.word	0x20400678
  402c60:	ffffe5b0 	.word	0xffffe5b0
  402c64:	20400d18 	.word	0x20400d18
  402c68:	20400b58 	.word	0x20400b58
  402c6c:	2040000c 	.word	0x2040000c
  402c70:	00404484 	.word	0x00404484
  402c74:	0040084d 	.word	0x0040084d
  402c78:	3fe00000 	.word	0x3fe00000
  402c7c:	004027c5 	.word	0x004027c5
  402c80:	00404490 	.word	0x00404490
  402c84:	004044a8 	.word	0x004044a8
  402c88:	401c0000 	.word	0x401c0000
  402c8c:	004044b4 	.word	0x004044b4

00402c90 <__aeabi_drsub>:
  402c90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  402c94:	e002      	b.n	402c9c <__adddf3>
  402c96:	bf00      	nop

00402c98 <__aeabi_dsub>:
  402c98:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00402c9c <__adddf3>:
  402c9c:	b530      	push	{r4, r5, lr}
  402c9e:	ea4f 0441 	mov.w	r4, r1, lsl #1
  402ca2:	ea4f 0543 	mov.w	r5, r3, lsl #1
  402ca6:	ea94 0f05 	teq	r4, r5
  402caa:	bf08      	it	eq
  402cac:	ea90 0f02 	teqeq	r0, r2
  402cb0:	bf1f      	itttt	ne
  402cb2:	ea54 0c00 	orrsne.w	ip, r4, r0
  402cb6:	ea55 0c02 	orrsne.w	ip, r5, r2
  402cba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  402cbe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402cc2:	f000 80e2 	beq.w	402e8a <__adddf3+0x1ee>
  402cc6:	ea4f 5454 	mov.w	r4, r4, lsr #21
  402cca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  402cce:	bfb8      	it	lt
  402cd0:	426d      	neglt	r5, r5
  402cd2:	dd0c      	ble.n	402cee <__adddf3+0x52>
  402cd4:	442c      	add	r4, r5
  402cd6:	ea80 0202 	eor.w	r2, r0, r2
  402cda:	ea81 0303 	eor.w	r3, r1, r3
  402cde:	ea82 0000 	eor.w	r0, r2, r0
  402ce2:	ea83 0101 	eor.w	r1, r3, r1
  402ce6:	ea80 0202 	eor.w	r2, r0, r2
  402cea:	ea81 0303 	eor.w	r3, r1, r3
  402cee:	2d36      	cmp	r5, #54	; 0x36
  402cf0:	bf88      	it	hi
  402cf2:	bd30      	pophi	{r4, r5, pc}
  402cf4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402cf8:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402cfc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  402d00:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  402d04:	d002      	beq.n	402d0c <__adddf3+0x70>
  402d06:	4240      	negs	r0, r0
  402d08:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402d0c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  402d10:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402d14:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  402d18:	d002      	beq.n	402d20 <__adddf3+0x84>
  402d1a:	4252      	negs	r2, r2
  402d1c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  402d20:	ea94 0f05 	teq	r4, r5
  402d24:	f000 80a7 	beq.w	402e76 <__adddf3+0x1da>
  402d28:	f1a4 0401 	sub.w	r4, r4, #1
  402d2c:	f1d5 0e20 	rsbs	lr, r5, #32
  402d30:	db0d      	blt.n	402d4e <__adddf3+0xb2>
  402d32:	fa02 fc0e 	lsl.w	ip, r2, lr
  402d36:	fa22 f205 	lsr.w	r2, r2, r5
  402d3a:	1880      	adds	r0, r0, r2
  402d3c:	f141 0100 	adc.w	r1, r1, #0
  402d40:	fa03 f20e 	lsl.w	r2, r3, lr
  402d44:	1880      	adds	r0, r0, r2
  402d46:	fa43 f305 	asr.w	r3, r3, r5
  402d4a:	4159      	adcs	r1, r3
  402d4c:	e00e      	b.n	402d6c <__adddf3+0xd0>
  402d4e:	f1a5 0520 	sub.w	r5, r5, #32
  402d52:	f10e 0e20 	add.w	lr, lr, #32
  402d56:	2a01      	cmp	r2, #1
  402d58:	fa03 fc0e 	lsl.w	ip, r3, lr
  402d5c:	bf28      	it	cs
  402d5e:	f04c 0c02 	orrcs.w	ip, ip, #2
  402d62:	fa43 f305 	asr.w	r3, r3, r5
  402d66:	18c0      	adds	r0, r0, r3
  402d68:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  402d6c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402d70:	d507      	bpl.n	402d82 <__adddf3+0xe6>
  402d72:	f04f 0e00 	mov.w	lr, #0
  402d76:	f1dc 0c00 	rsbs	ip, ip, #0
  402d7a:	eb7e 0000 	sbcs.w	r0, lr, r0
  402d7e:	eb6e 0101 	sbc.w	r1, lr, r1
  402d82:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  402d86:	d31b      	bcc.n	402dc0 <__adddf3+0x124>
  402d88:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  402d8c:	d30c      	bcc.n	402da8 <__adddf3+0x10c>
  402d8e:	0849      	lsrs	r1, r1, #1
  402d90:	ea5f 0030 	movs.w	r0, r0, rrx
  402d94:	ea4f 0c3c 	mov.w	ip, ip, rrx
  402d98:	f104 0401 	add.w	r4, r4, #1
  402d9c:	ea4f 5244 	mov.w	r2, r4, lsl #21
  402da0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  402da4:	f080 809a 	bcs.w	402edc <__adddf3+0x240>
  402da8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402dac:	bf08      	it	eq
  402dae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402db2:	f150 0000 	adcs.w	r0, r0, #0
  402db6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402dba:	ea41 0105 	orr.w	r1, r1, r5
  402dbe:	bd30      	pop	{r4, r5, pc}
  402dc0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  402dc4:	4140      	adcs	r0, r0
  402dc6:	eb41 0101 	adc.w	r1, r1, r1
  402dca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402dce:	f1a4 0401 	sub.w	r4, r4, #1
  402dd2:	d1e9      	bne.n	402da8 <__adddf3+0x10c>
  402dd4:	f091 0f00 	teq	r1, #0
  402dd8:	bf04      	itt	eq
  402dda:	4601      	moveq	r1, r0
  402ddc:	2000      	moveq	r0, #0
  402dde:	fab1 f381 	clz	r3, r1
  402de2:	bf08      	it	eq
  402de4:	3320      	addeq	r3, #32
  402de6:	f1a3 030b 	sub.w	r3, r3, #11
  402dea:	f1b3 0220 	subs.w	r2, r3, #32
  402dee:	da0c      	bge.n	402e0a <__adddf3+0x16e>
  402df0:	320c      	adds	r2, #12
  402df2:	dd08      	ble.n	402e06 <__adddf3+0x16a>
  402df4:	f102 0c14 	add.w	ip, r2, #20
  402df8:	f1c2 020c 	rsb	r2, r2, #12
  402dfc:	fa01 f00c 	lsl.w	r0, r1, ip
  402e00:	fa21 f102 	lsr.w	r1, r1, r2
  402e04:	e00c      	b.n	402e20 <__adddf3+0x184>
  402e06:	f102 0214 	add.w	r2, r2, #20
  402e0a:	bfd8      	it	le
  402e0c:	f1c2 0c20 	rsble	ip, r2, #32
  402e10:	fa01 f102 	lsl.w	r1, r1, r2
  402e14:	fa20 fc0c 	lsr.w	ip, r0, ip
  402e18:	bfdc      	itt	le
  402e1a:	ea41 010c 	orrle.w	r1, r1, ip
  402e1e:	4090      	lslle	r0, r2
  402e20:	1ae4      	subs	r4, r4, r3
  402e22:	bfa2      	ittt	ge
  402e24:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  402e28:	4329      	orrge	r1, r5
  402e2a:	bd30      	popge	{r4, r5, pc}
  402e2c:	ea6f 0404 	mvn.w	r4, r4
  402e30:	3c1f      	subs	r4, #31
  402e32:	da1c      	bge.n	402e6e <__adddf3+0x1d2>
  402e34:	340c      	adds	r4, #12
  402e36:	dc0e      	bgt.n	402e56 <__adddf3+0x1ba>
  402e38:	f104 0414 	add.w	r4, r4, #20
  402e3c:	f1c4 0220 	rsb	r2, r4, #32
  402e40:	fa20 f004 	lsr.w	r0, r0, r4
  402e44:	fa01 f302 	lsl.w	r3, r1, r2
  402e48:	ea40 0003 	orr.w	r0, r0, r3
  402e4c:	fa21 f304 	lsr.w	r3, r1, r4
  402e50:	ea45 0103 	orr.w	r1, r5, r3
  402e54:	bd30      	pop	{r4, r5, pc}
  402e56:	f1c4 040c 	rsb	r4, r4, #12
  402e5a:	f1c4 0220 	rsb	r2, r4, #32
  402e5e:	fa20 f002 	lsr.w	r0, r0, r2
  402e62:	fa01 f304 	lsl.w	r3, r1, r4
  402e66:	ea40 0003 	orr.w	r0, r0, r3
  402e6a:	4629      	mov	r1, r5
  402e6c:	bd30      	pop	{r4, r5, pc}
  402e6e:	fa21 f004 	lsr.w	r0, r1, r4
  402e72:	4629      	mov	r1, r5
  402e74:	bd30      	pop	{r4, r5, pc}
  402e76:	f094 0f00 	teq	r4, #0
  402e7a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  402e7e:	bf06      	itte	eq
  402e80:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  402e84:	3401      	addeq	r4, #1
  402e86:	3d01      	subne	r5, #1
  402e88:	e74e      	b.n	402d28 <__adddf3+0x8c>
  402e8a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402e8e:	bf18      	it	ne
  402e90:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402e94:	d029      	beq.n	402eea <__adddf3+0x24e>
  402e96:	ea94 0f05 	teq	r4, r5
  402e9a:	bf08      	it	eq
  402e9c:	ea90 0f02 	teqeq	r0, r2
  402ea0:	d005      	beq.n	402eae <__adddf3+0x212>
  402ea2:	ea54 0c00 	orrs.w	ip, r4, r0
  402ea6:	bf04      	itt	eq
  402ea8:	4619      	moveq	r1, r3
  402eaa:	4610      	moveq	r0, r2
  402eac:	bd30      	pop	{r4, r5, pc}
  402eae:	ea91 0f03 	teq	r1, r3
  402eb2:	bf1e      	ittt	ne
  402eb4:	2100      	movne	r1, #0
  402eb6:	2000      	movne	r0, #0
  402eb8:	bd30      	popne	{r4, r5, pc}
  402eba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  402ebe:	d105      	bne.n	402ecc <__adddf3+0x230>
  402ec0:	0040      	lsls	r0, r0, #1
  402ec2:	4149      	adcs	r1, r1
  402ec4:	bf28      	it	cs
  402ec6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  402eca:	bd30      	pop	{r4, r5, pc}
  402ecc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  402ed0:	bf3c      	itt	cc
  402ed2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  402ed6:	bd30      	popcc	{r4, r5, pc}
  402ed8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402edc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  402ee0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402ee4:	f04f 0000 	mov.w	r0, #0
  402ee8:	bd30      	pop	{r4, r5, pc}
  402eea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402eee:	bf1a      	itte	ne
  402ef0:	4619      	movne	r1, r3
  402ef2:	4610      	movne	r0, r2
  402ef4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  402ef8:	bf1c      	itt	ne
  402efa:	460b      	movne	r3, r1
  402efc:	4602      	movne	r2, r0
  402efe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  402f02:	bf06      	itte	eq
  402f04:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  402f08:	ea91 0f03 	teqeq	r1, r3
  402f0c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  402f10:	bd30      	pop	{r4, r5, pc}
  402f12:	bf00      	nop

00402f14 <__aeabi_ui2d>:
  402f14:	f090 0f00 	teq	r0, #0
  402f18:	bf04      	itt	eq
  402f1a:	2100      	moveq	r1, #0
  402f1c:	4770      	bxeq	lr
  402f1e:	b530      	push	{r4, r5, lr}
  402f20:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402f24:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402f28:	f04f 0500 	mov.w	r5, #0
  402f2c:	f04f 0100 	mov.w	r1, #0
  402f30:	e750      	b.n	402dd4 <__adddf3+0x138>
  402f32:	bf00      	nop

00402f34 <__aeabi_i2d>:
  402f34:	f090 0f00 	teq	r0, #0
  402f38:	bf04      	itt	eq
  402f3a:	2100      	moveq	r1, #0
  402f3c:	4770      	bxeq	lr
  402f3e:	b530      	push	{r4, r5, lr}
  402f40:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402f44:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402f48:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  402f4c:	bf48      	it	mi
  402f4e:	4240      	negmi	r0, r0
  402f50:	f04f 0100 	mov.w	r1, #0
  402f54:	e73e      	b.n	402dd4 <__adddf3+0x138>
  402f56:	bf00      	nop

00402f58 <__aeabi_f2d>:
  402f58:	0042      	lsls	r2, r0, #1
  402f5a:	ea4f 01e2 	mov.w	r1, r2, asr #3
  402f5e:	ea4f 0131 	mov.w	r1, r1, rrx
  402f62:	ea4f 7002 	mov.w	r0, r2, lsl #28
  402f66:	bf1f      	itttt	ne
  402f68:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  402f6c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402f70:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  402f74:	4770      	bxne	lr
  402f76:	f092 0f00 	teq	r2, #0
  402f7a:	bf14      	ite	ne
  402f7c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402f80:	4770      	bxeq	lr
  402f82:	b530      	push	{r4, r5, lr}
  402f84:	f44f 7460 	mov.w	r4, #896	; 0x380
  402f88:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402f8c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402f90:	e720      	b.n	402dd4 <__adddf3+0x138>
  402f92:	bf00      	nop

00402f94 <__aeabi_ul2d>:
  402f94:	ea50 0201 	orrs.w	r2, r0, r1
  402f98:	bf08      	it	eq
  402f9a:	4770      	bxeq	lr
  402f9c:	b530      	push	{r4, r5, lr}
  402f9e:	f04f 0500 	mov.w	r5, #0
  402fa2:	e00a      	b.n	402fba <__aeabi_l2d+0x16>

00402fa4 <__aeabi_l2d>:
  402fa4:	ea50 0201 	orrs.w	r2, r0, r1
  402fa8:	bf08      	it	eq
  402faa:	4770      	bxeq	lr
  402fac:	b530      	push	{r4, r5, lr}
  402fae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  402fb2:	d502      	bpl.n	402fba <__aeabi_l2d+0x16>
  402fb4:	4240      	negs	r0, r0
  402fb6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402fba:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402fbe:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402fc2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  402fc6:	f43f aedc 	beq.w	402d82 <__adddf3+0xe6>
  402fca:	f04f 0203 	mov.w	r2, #3
  402fce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402fd2:	bf18      	it	ne
  402fd4:	3203      	addne	r2, #3
  402fd6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402fda:	bf18      	it	ne
  402fdc:	3203      	addne	r2, #3
  402fde:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  402fe2:	f1c2 0320 	rsb	r3, r2, #32
  402fe6:	fa00 fc03 	lsl.w	ip, r0, r3
  402fea:	fa20 f002 	lsr.w	r0, r0, r2
  402fee:	fa01 fe03 	lsl.w	lr, r1, r3
  402ff2:	ea40 000e 	orr.w	r0, r0, lr
  402ff6:	fa21 f102 	lsr.w	r1, r1, r2
  402ffa:	4414      	add	r4, r2
  402ffc:	e6c1      	b.n	402d82 <__adddf3+0xe6>
  402ffe:	bf00      	nop

00403000 <__aeabi_dmul>:
  403000:	b570      	push	{r4, r5, r6, lr}
  403002:	f04f 0cff 	mov.w	ip, #255	; 0xff
  403006:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40300a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40300e:	bf1d      	ittte	ne
  403010:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  403014:	ea94 0f0c 	teqne	r4, ip
  403018:	ea95 0f0c 	teqne	r5, ip
  40301c:	f000 f8de 	bleq	4031dc <__aeabi_dmul+0x1dc>
  403020:	442c      	add	r4, r5
  403022:	ea81 0603 	eor.w	r6, r1, r3
  403026:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40302a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40302e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  403032:	bf18      	it	ne
  403034:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  403038:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40303c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  403040:	d038      	beq.n	4030b4 <__aeabi_dmul+0xb4>
  403042:	fba0 ce02 	umull	ip, lr, r0, r2
  403046:	f04f 0500 	mov.w	r5, #0
  40304a:	fbe1 e502 	umlal	lr, r5, r1, r2
  40304e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  403052:	fbe0 e503 	umlal	lr, r5, r0, r3
  403056:	f04f 0600 	mov.w	r6, #0
  40305a:	fbe1 5603 	umlal	r5, r6, r1, r3
  40305e:	f09c 0f00 	teq	ip, #0
  403062:	bf18      	it	ne
  403064:	f04e 0e01 	orrne.w	lr, lr, #1
  403068:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40306c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  403070:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  403074:	d204      	bcs.n	403080 <__aeabi_dmul+0x80>
  403076:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40307a:	416d      	adcs	r5, r5
  40307c:	eb46 0606 	adc.w	r6, r6, r6
  403080:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  403084:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  403088:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40308c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  403090:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  403094:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  403098:	bf88      	it	hi
  40309a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40309e:	d81e      	bhi.n	4030de <__aeabi_dmul+0xde>
  4030a0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4030a4:	bf08      	it	eq
  4030a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4030aa:	f150 0000 	adcs.w	r0, r0, #0
  4030ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4030b2:	bd70      	pop	{r4, r5, r6, pc}
  4030b4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4030b8:	ea46 0101 	orr.w	r1, r6, r1
  4030bc:	ea40 0002 	orr.w	r0, r0, r2
  4030c0:	ea81 0103 	eor.w	r1, r1, r3
  4030c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4030c8:	bfc2      	ittt	gt
  4030ca:	ebd4 050c 	rsbsgt	r5, r4, ip
  4030ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4030d2:	bd70      	popgt	{r4, r5, r6, pc}
  4030d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4030d8:	f04f 0e00 	mov.w	lr, #0
  4030dc:	3c01      	subs	r4, #1
  4030de:	f300 80ab 	bgt.w	403238 <__aeabi_dmul+0x238>
  4030e2:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4030e6:	bfde      	ittt	le
  4030e8:	2000      	movle	r0, #0
  4030ea:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4030ee:	bd70      	pople	{r4, r5, r6, pc}
  4030f0:	f1c4 0400 	rsb	r4, r4, #0
  4030f4:	3c20      	subs	r4, #32
  4030f6:	da35      	bge.n	403164 <__aeabi_dmul+0x164>
  4030f8:	340c      	adds	r4, #12
  4030fa:	dc1b      	bgt.n	403134 <__aeabi_dmul+0x134>
  4030fc:	f104 0414 	add.w	r4, r4, #20
  403100:	f1c4 0520 	rsb	r5, r4, #32
  403104:	fa00 f305 	lsl.w	r3, r0, r5
  403108:	fa20 f004 	lsr.w	r0, r0, r4
  40310c:	fa01 f205 	lsl.w	r2, r1, r5
  403110:	ea40 0002 	orr.w	r0, r0, r2
  403114:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  403118:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40311c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  403120:	fa21 f604 	lsr.w	r6, r1, r4
  403124:	eb42 0106 	adc.w	r1, r2, r6
  403128:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40312c:	bf08      	it	eq
  40312e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  403132:	bd70      	pop	{r4, r5, r6, pc}
  403134:	f1c4 040c 	rsb	r4, r4, #12
  403138:	f1c4 0520 	rsb	r5, r4, #32
  40313c:	fa00 f304 	lsl.w	r3, r0, r4
  403140:	fa20 f005 	lsr.w	r0, r0, r5
  403144:	fa01 f204 	lsl.w	r2, r1, r4
  403148:	ea40 0002 	orr.w	r0, r0, r2
  40314c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403150:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  403154:	f141 0100 	adc.w	r1, r1, #0
  403158:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40315c:	bf08      	it	eq
  40315e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  403162:	bd70      	pop	{r4, r5, r6, pc}
  403164:	f1c4 0520 	rsb	r5, r4, #32
  403168:	fa00 f205 	lsl.w	r2, r0, r5
  40316c:	ea4e 0e02 	orr.w	lr, lr, r2
  403170:	fa20 f304 	lsr.w	r3, r0, r4
  403174:	fa01 f205 	lsl.w	r2, r1, r5
  403178:	ea43 0302 	orr.w	r3, r3, r2
  40317c:	fa21 f004 	lsr.w	r0, r1, r4
  403180:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403184:	fa21 f204 	lsr.w	r2, r1, r4
  403188:	ea20 0002 	bic.w	r0, r0, r2
  40318c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  403190:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  403194:	bf08      	it	eq
  403196:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40319a:	bd70      	pop	{r4, r5, r6, pc}
  40319c:	f094 0f00 	teq	r4, #0
  4031a0:	d10f      	bne.n	4031c2 <__aeabi_dmul+0x1c2>
  4031a2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4031a6:	0040      	lsls	r0, r0, #1
  4031a8:	eb41 0101 	adc.w	r1, r1, r1
  4031ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4031b0:	bf08      	it	eq
  4031b2:	3c01      	subeq	r4, #1
  4031b4:	d0f7      	beq.n	4031a6 <__aeabi_dmul+0x1a6>
  4031b6:	ea41 0106 	orr.w	r1, r1, r6
  4031ba:	f095 0f00 	teq	r5, #0
  4031be:	bf18      	it	ne
  4031c0:	4770      	bxne	lr
  4031c2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4031c6:	0052      	lsls	r2, r2, #1
  4031c8:	eb43 0303 	adc.w	r3, r3, r3
  4031cc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4031d0:	bf08      	it	eq
  4031d2:	3d01      	subeq	r5, #1
  4031d4:	d0f7      	beq.n	4031c6 <__aeabi_dmul+0x1c6>
  4031d6:	ea43 0306 	orr.w	r3, r3, r6
  4031da:	4770      	bx	lr
  4031dc:	ea94 0f0c 	teq	r4, ip
  4031e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4031e4:	bf18      	it	ne
  4031e6:	ea95 0f0c 	teqne	r5, ip
  4031ea:	d00c      	beq.n	403206 <__aeabi_dmul+0x206>
  4031ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4031f0:	bf18      	it	ne
  4031f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4031f6:	d1d1      	bne.n	40319c <__aeabi_dmul+0x19c>
  4031f8:	ea81 0103 	eor.w	r1, r1, r3
  4031fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403200:	f04f 0000 	mov.w	r0, #0
  403204:	bd70      	pop	{r4, r5, r6, pc}
  403206:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40320a:	bf06      	itte	eq
  40320c:	4610      	moveq	r0, r2
  40320e:	4619      	moveq	r1, r3
  403210:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  403214:	d019      	beq.n	40324a <__aeabi_dmul+0x24a>
  403216:	ea94 0f0c 	teq	r4, ip
  40321a:	d102      	bne.n	403222 <__aeabi_dmul+0x222>
  40321c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  403220:	d113      	bne.n	40324a <__aeabi_dmul+0x24a>
  403222:	ea95 0f0c 	teq	r5, ip
  403226:	d105      	bne.n	403234 <__aeabi_dmul+0x234>
  403228:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40322c:	bf1c      	itt	ne
  40322e:	4610      	movne	r0, r2
  403230:	4619      	movne	r1, r3
  403232:	d10a      	bne.n	40324a <__aeabi_dmul+0x24a>
  403234:	ea81 0103 	eor.w	r1, r1, r3
  403238:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40323c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  403240:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  403244:	f04f 0000 	mov.w	r0, #0
  403248:	bd70      	pop	{r4, r5, r6, pc}
  40324a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40324e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  403252:	bd70      	pop	{r4, r5, r6, pc}

00403254 <__aeabi_ddiv>:
  403254:	b570      	push	{r4, r5, r6, lr}
  403256:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40325a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40325e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  403262:	bf1d      	ittte	ne
  403264:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  403268:	ea94 0f0c 	teqne	r4, ip
  40326c:	ea95 0f0c 	teqne	r5, ip
  403270:	f000 f8a7 	bleq	4033c2 <__aeabi_ddiv+0x16e>
  403274:	eba4 0405 	sub.w	r4, r4, r5
  403278:	ea81 0e03 	eor.w	lr, r1, r3
  40327c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  403280:	ea4f 3101 	mov.w	r1, r1, lsl #12
  403284:	f000 8088 	beq.w	403398 <__aeabi_ddiv+0x144>
  403288:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40328c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  403290:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  403294:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  403298:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40329c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4032a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4032a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4032a8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4032ac:	429d      	cmp	r5, r3
  4032ae:	bf08      	it	eq
  4032b0:	4296      	cmpeq	r6, r2
  4032b2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4032b6:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4032ba:	d202      	bcs.n	4032c2 <__aeabi_ddiv+0x6e>
  4032bc:	085b      	lsrs	r3, r3, #1
  4032be:	ea4f 0232 	mov.w	r2, r2, rrx
  4032c2:	1ab6      	subs	r6, r6, r2
  4032c4:	eb65 0503 	sbc.w	r5, r5, r3
  4032c8:	085b      	lsrs	r3, r3, #1
  4032ca:	ea4f 0232 	mov.w	r2, r2, rrx
  4032ce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4032d2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4032d6:	ebb6 0e02 	subs.w	lr, r6, r2
  4032da:	eb75 0e03 	sbcs.w	lr, r5, r3
  4032de:	bf22      	ittt	cs
  4032e0:	1ab6      	subcs	r6, r6, r2
  4032e2:	4675      	movcs	r5, lr
  4032e4:	ea40 000c 	orrcs.w	r0, r0, ip
  4032e8:	085b      	lsrs	r3, r3, #1
  4032ea:	ea4f 0232 	mov.w	r2, r2, rrx
  4032ee:	ebb6 0e02 	subs.w	lr, r6, r2
  4032f2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4032f6:	bf22      	ittt	cs
  4032f8:	1ab6      	subcs	r6, r6, r2
  4032fa:	4675      	movcs	r5, lr
  4032fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  403300:	085b      	lsrs	r3, r3, #1
  403302:	ea4f 0232 	mov.w	r2, r2, rrx
  403306:	ebb6 0e02 	subs.w	lr, r6, r2
  40330a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40330e:	bf22      	ittt	cs
  403310:	1ab6      	subcs	r6, r6, r2
  403312:	4675      	movcs	r5, lr
  403314:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  403318:	085b      	lsrs	r3, r3, #1
  40331a:	ea4f 0232 	mov.w	r2, r2, rrx
  40331e:	ebb6 0e02 	subs.w	lr, r6, r2
  403322:	eb75 0e03 	sbcs.w	lr, r5, r3
  403326:	bf22      	ittt	cs
  403328:	1ab6      	subcs	r6, r6, r2
  40332a:	4675      	movcs	r5, lr
  40332c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  403330:	ea55 0e06 	orrs.w	lr, r5, r6
  403334:	d018      	beq.n	403368 <__aeabi_ddiv+0x114>
  403336:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40333a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40333e:	ea4f 1606 	mov.w	r6, r6, lsl #4
  403342:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  403346:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40334a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40334e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  403352:	d1c0      	bne.n	4032d6 <__aeabi_ddiv+0x82>
  403354:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403358:	d10b      	bne.n	403372 <__aeabi_ddiv+0x11e>
  40335a:	ea41 0100 	orr.w	r1, r1, r0
  40335e:	f04f 0000 	mov.w	r0, #0
  403362:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  403366:	e7b6      	b.n	4032d6 <__aeabi_ddiv+0x82>
  403368:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40336c:	bf04      	itt	eq
  40336e:	4301      	orreq	r1, r0
  403370:	2000      	moveq	r0, #0
  403372:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  403376:	bf88      	it	hi
  403378:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40337c:	f63f aeaf 	bhi.w	4030de <__aeabi_dmul+0xde>
  403380:	ebb5 0c03 	subs.w	ip, r5, r3
  403384:	bf04      	itt	eq
  403386:	ebb6 0c02 	subseq.w	ip, r6, r2
  40338a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40338e:	f150 0000 	adcs.w	r0, r0, #0
  403392:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  403396:	bd70      	pop	{r4, r5, r6, pc}
  403398:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40339c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4033a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4033a4:	bfc2      	ittt	gt
  4033a6:	ebd4 050c 	rsbsgt	r5, r4, ip
  4033aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4033ae:	bd70      	popgt	{r4, r5, r6, pc}
  4033b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4033b4:	f04f 0e00 	mov.w	lr, #0
  4033b8:	3c01      	subs	r4, #1
  4033ba:	e690      	b.n	4030de <__aeabi_dmul+0xde>
  4033bc:	ea45 0e06 	orr.w	lr, r5, r6
  4033c0:	e68d      	b.n	4030de <__aeabi_dmul+0xde>
  4033c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4033c6:	ea94 0f0c 	teq	r4, ip
  4033ca:	bf08      	it	eq
  4033cc:	ea95 0f0c 	teqeq	r5, ip
  4033d0:	f43f af3b 	beq.w	40324a <__aeabi_dmul+0x24a>
  4033d4:	ea94 0f0c 	teq	r4, ip
  4033d8:	d10a      	bne.n	4033f0 <__aeabi_ddiv+0x19c>
  4033da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4033de:	f47f af34 	bne.w	40324a <__aeabi_dmul+0x24a>
  4033e2:	ea95 0f0c 	teq	r5, ip
  4033e6:	f47f af25 	bne.w	403234 <__aeabi_dmul+0x234>
  4033ea:	4610      	mov	r0, r2
  4033ec:	4619      	mov	r1, r3
  4033ee:	e72c      	b.n	40324a <__aeabi_dmul+0x24a>
  4033f0:	ea95 0f0c 	teq	r5, ip
  4033f4:	d106      	bne.n	403404 <__aeabi_ddiv+0x1b0>
  4033f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4033fa:	f43f aefd 	beq.w	4031f8 <__aeabi_dmul+0x1f8>
  4033fe:	4610      	mov	r0, r2
  403400:	4619      	mov	r1, r3
  403402:	e722      	b.n	40324a <__aeabi_dmul+0x24a>
  403404:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  403408:	bf18      	it	ne
  40340a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40340e:	f47f aec5 	bne.w	40319c <__aeabi_dmul+0x19c>
  403412:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  403416:	f47f af0d 	bne.w	403234 <__aeabi_dmul+0x234>
  40341a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40341e:	f47f aeeb 	bne.w	4031f8 <__aeabi_dmul+0x1f8>
  403422:	e712      	b.n	40324a <__aeabi_dmul+0x24a>

00403424 <__gedf2>:
  403424:	f04f 3cff 	mov.w	ip, #4294967295
  403428:	e006      	b.n	403438 <__cmpdf2+0x4>
  40342a:	bf00      	nop

0040342c <__ledf2>:
  40342c:	f04f 0c01 	mov.w	ip, #1
  403430:	e002      	b.n	403438 <__cmpdf2+0x4>
  403432:	bf00      	nop

00403434 <__cmpdf2>:
  403434:	f04f 0c01 	mov.w	ip, #1
  403438:	f84d cd04 	str.w	ip, [sp, #-4]!
  40343c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  403440:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403444:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  403448:	bf18      	it	ne
  40344a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40344e:	d01b      	beq.n	403488 <__cmpdf2+0x54>
  403450:	b001      	add	sp, #4
  403452:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  403456:	bf0c      	ite	eq
  403458:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40345c:	ea91 0f03 	teqne	r1, r3
  403460:	bf02      	ittt	eq
  403462:	ea90 0f02 	teqeq	r0, r2
  403466:	2000      	moveq	r0, #0
  403468:	4770      	bxeq	lr
  40346a:	f110 0f00 	cmn.w	r0, #0
  40346e:	ea91 0f03 	teq	r1, r3
  403472:	bf58      	it	pl
  403474:	4299      	cmppl	r1, r3
  403476:	bf08      	it	eq
  403478:	4290      	cmpeq	r0, r2
  40347a:	bf2c      	ite	cs
  40347c:	17d8      	asrcs	r0, r3, #31
  40347e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  403482:	f040 0001 	orr.w	r0, r0, #1
  403486:	4770      	bx	lr
  403488:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40348c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403490:	d102      	bne.n	403498 <__cmpdf2+0x64>
  403492:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  403496:	d107      	bne.n	4034a8 <__cmpdf2+0x74>
  403498:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40349c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4034a0:	d1d6      	bne.n	403450 <__cmpdf2+0x1c>
  4034a2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4034a6:	d0d3      	beq.n	403450 <__cmpdf2+0x1c>
  4034a8:	f85d 0b04 	ldr.w	r0, [sp], #4
  4034ac:	4770      	bx	lr
  4034ae:	bf00      	nop

004034b0 <__aeabi_cdrcmple>:
  4034b0:	4684      	mov	ip, r0
  4034b2:	4610      	mov	r0, r2
  4034b4:	4662      	mov	r2, ip
  4034b6:	468c      	mov	ip, r1
  4034b8:	4619      	mov	r1, r3
  4034ba:	4663      	mov	r3, ip
  4034bc:	e000      	b.n	4034c0 <__aeabi_cdcmpeq>
  4034be:	bf00      	nop

004034c0 <__aeabi_cdcmpeq>:
  4034c0:	b501      	push	{r0, lr}
  4034c2:	f7ff ffb7 	bl	403434 <__cmpdf2>
  4034c6:	2800      	cmp	r0, #0
  4034c8:	bf48      	it	mi
  4034ca:	f110 0f00 	cmnmi.w	r0, #0
  4034ce:	bd01      	pop	{r0, pc}

004034d0 <__aeabi_dcmpeq>:
  4034d0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4034d4:	f7ff fff4 	bl	4034c0 <__aeabi_cdcmpeq>
  4034d8:	bf0c      	ite	eq
  4034da:	2001      	moveq	r0, #1
  4034dc:	2000      	movne	r0, #0
  4034de:	f85d fb08 	ldr.w	pc, [sp], #8
  4034e2:	bf00      	nop

004034e4 <__aeabi_dcmplt>:
  4034e4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4034e8:	f7ff ffea 	bl	4034c0 <__aeabi_cdcmpeq>
  4034ec:	bf34      	ite	cc
  4034ee:	2001      	movcc	r0, #1
  4034f0:	2000      	movcs	r0, #0
  4034f2:	f85d fb08 	ldr.w	pc, [sp], #8
  4034f6:	bf00      	nop

004034f8 <__aeabi_dcmple>:
  4034f8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4034fc:	f7ff ffe0 	bl	4034c0 <__aeabi_cdcmpeq>
  403500:	bf94      	ite	ls
  403502:	2001      	movls	r0, #1
  403504:	2000      	movhi	r0, #0
  403506:	f85d fb08 	ldr.w	pc, [sp], #8
  40350a:	bf00      	nop

0040350c <__aeabi_dcmpge>:
  40350c:	f84d ed08 	str.w	lr, [sp, #-8]!
  403510:	f7ff ffce 	bl	4034b0 <__aeabi_cdrcmple>
  403514:	bf94      	ite	ls
  403516:	2001      	movls	r0, #1
  403518:	2000      	movhi	r0, #0
  40351a:	f85d fb08 	ldr.w	pc, [sp], #8
  40351e:	bf00      	nop

00403520 <__aeabi_dcmpgt>:
  403520:	f84d ed08 	str.w	lr, [sp, #-8]!
  403524:	f7ff ffc4 	bl	4034b0 <__aeabi_cdrcmple>
  403528:	bf34      	ite	cc
  40352a:	2001      	movcc	r0, #1
  40352c:	2000      	movcs	r0, #0
  40352e:	f85d fb08 	ldr.w	pc, [sp], #8
  403532:	bf00      	nop

00403534 <__aeabi_uldivmod>:
  403534:	b953      	cbnz	r3, 40354c <__aeabi_uldivmod+0x18>
  403536:	b94a      	cbnz	r2, 40354c <__aeabi_uldivmod+0x18>
  403538:	2900      	cmp	r1, #0
  40353a:	bf08      	it	eq
  40353c:	2800      	cmpeq	r0, #0
  40353e:	bf1c      	itt	ne
  403540:	f04f 31ff 	movne.w	r1, #4294967295
  403544:	f04f 30ff 	movne.w	r0, #4294967295
  403548:	f000 b99e 	b.w	403888 <__aeabi_idiv0>
  40354c:	f1ad 0c08 	sub.w	ip, sp, #8
  403550:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  403554:	f000 f82a 	bl	4035ac <__udivmoddi4>
  403558:	f8dd e004 	ldr.w	lr, [sp, #4]
  40355c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403560:	b004      	add	sp, #16
  403562:	4770      	bx	lr

00403564 <__aeabi_d2ulz>:
  403564:	b5d0      	push	{r4, r6, r7, lr}
  403566:	2200      	movs	r2, #0
  403568:	4b0e      	ldr	r3, [pc, #56]	; (4035a4 <__aeabi_d2ulz+0x40>)
  40356a:	4606      	mov	r6, r0
  40356c:	460f      	mov	r7, r1
  40356e:	f7ff fd47 	bl	403000 <__aeabi_dmul>
  403572:	f000 f98b 	bl	40388c <__aeabi_d2uiz>
  403576:	4604      	mov	r4, r0
  403578:	f7ff fccc 	bl	402f14 <__aeabi_ui2d>
  40357c:	2200      	movs	r2, #0
  40357e:	4b0a      	ldr	r3, [pc, #40]	; (4035a8 <__aeabi_d2ulz+0x44>)
  403580:	f7ff fd3e 	bl	403000 <__aeabi_dmul>
  403584:	4602      	mov	r2, r0
  403586:	460b      	mov	r3, r1
  403588:	4630      	mov	r0, r6
  40358a:	4639      	mov	r1, r7
  40358c:	f7ff fb84 	bl	402c98 <__aeabi_dsub>
  403590:	f000 f97c 	bl	40388c <__aeabi_d2uiz>
  403594:	4623      	mov	r3, r4
  403596:	2200      	movs	r2, #0
  403598:	ea42 0200 	orr.w	r2, r2, r0
  40359c:	4610      	mov	r0, r2
  40359e:	4619      	mov	r1, r3
  4035a0:	bdd0      	pop	{r4, r6, r7, pc}
  4035a2:	bf00      	nop
  4035a4:	3df00000 	.word	0x3df00000
  4035a8:	41f00000 	.word	0x41f00000

004035ac <__udivmoddi4>:
  4035ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4035b0:	468c      	mov	ip, r1
  4035b2:	460d      	mov	r5, r1
  4035b4:	4604      	mov	r4, r0
  4035b6:	9e08      	ldr	r6, [sp, #32]
  4035b8:	2b00      	cmp	r3, #0
  4035ba:	d151      	bne.n	403660 <__udivmoddi4+0xb4>
  4035bc:	428a      	cmp	r2, r1
  4035be:	4617      	mov	r7, r2
  4035c0:	d96d      	bls.n	40369e <__udivmoddi4+0xf2>
  4035c2:	fab2 fe82 	clz	lr, r2
  4035c6:	f1be 0f00 	cmp.w	lr, #0
  4035ca:	d00b      	beq.n	4035e4 <__udivmoddi4+0x38>
  4035cc:	f1ce 0c20 	rsb	ip, lr, #32
  4035d0:	fa01 f50e 	lsl.w	r5, r1, lr
  4035d4:	fa20 fc0c 	lsr.w	ip, r0, ip
  4035d8:	fa02 f70e 	lsl.w	r7, r2, lr
  4035dc:	ea4c 0c05 	orr.w	ip, ip, r5
  4035e0:	fa00 f40e 	lsl.w	r4, r0, lr
  4035e4:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4035e8:	0c25      	lsrs	r5, r4, #16
  4035ea:	fbbc f8fa 	udiv	r8, ip, sl
  4035ee:	fa1f f987 	uxth.w	r9, r7
  4035f2:	fb0a cc18 	mls	ip, sl, r8, ip
  4035f6:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4035fa:	fb08 f309 	mul.w	r3, r8, r9
  4035fe:	42ab      	cmp	r3, r5
  403600:	d90a      	bls.n	403618 <__udivmoddi4+0x6c>
  403602:	19ed      	adds	r5, r5, r7
  403604:	f108 32ff 	add.w	r2, r8, #4294967295
  403608:	f080 8123 	bcs.w	403852 <__udivmoddi4+0x2a6>
  40360c:	42ab      	cmp	r3, r5
  40360e:	f240 8120 	bls.w	403852 <__udivmoddi4+0x2a6>
  403612:	f1a8 0802 	sub.w	r8, r8, #2
  403616:	443d      	add	r5, r7
  403618:	1aed      	subs	r5, r5, r3
  40361a:	b2a4      	uxth	r4, r4
  40361c:	fbb5 f0fa 	udiv	r0, r5, sl
  403620:	fb0a 5510 	mls	r5, sl, r0, r5
  403624:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  403628:	fb00 f909 	mul.w	r9, r0, r9
  40362c:	45a1      	cmp	r9, r4
  40362e:	d909      	bls.n	403644 <__udivmoddi4+0x98>
  403630:	19e4      	adds	r4, r4, r7
  403632:	f100 33ff 	add.w	r3, r0, #4294967295
  403636:	f080 810a 	bcs.w	40384e <__udivmoddi4+0x2a2>
  40363a:	45a1      	cmp	r9, r4
  40363c:	f240 8107 	bls.w	40384e <__udivmoddi4+0x2a2>
  403640:	3802      	subs	r0, #2
  403642:	443c      	add	r4, r7
  403644:	eba4 0409 	sub.w	r4, r4, r9
  403648:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40364c:	2100      	movs	r1, #0
  40364e:	2e00      	cmp	r6, #0
  403650:	d061      	beq.n	403716 <__udivmoddi4+0x16a>
  403652:	fa24 f40e 	lsr.w	r4, r4, lr
  403656:	2300      	movs	r3, #0
  403658:	6034      	str	r4, [r6, #0]
  40365a:	6073      	str	r3, [r6, #4]
  40365c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403660:	428b      	cmp	r3, r1
  403662:	d907      	bls.n	403674 <__udivmoddi4+0xc8>
  403664:	2e00      	cmp	r6, #0
  403666:	d054      	beq.n	403712 <__udivmoddi4+0x166>
  403668:	2100      	movs	r1, #0
  40366a:	e886 0021 	stmia.w	r6, {r0, r5}
  40366e:	4608      	mov	r0, r1
  403670:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403674:	fab3 f183 	clz	r1, r3
  403678:	2900      	cmp	r1, #0
  40367a:	f040 808e 	bne.w	40379a <__udivmoddi4+0x1ee>
  40367e:	42ab      	cmp	r3, r5
  403680:	d302      	bcc.n	403688 <__udivmoddi4+0xdc>
  403682:	4282      	cmp	r2, r0
  403684:	f200 80fa 	bhi.w	40387c <__udivmoddi4+0x2d0>
  403688:	1a84      	subs	r4, r0, r2
  40368a:	eb65 0503 	sbc.w	r5, r5, r3
  40368e:	2001      	movs	r0, #1
  403690:	46ac      	mov	ip, r5
  403692:	2e00      	cmp	r6, #0
  403694:	d03f      	beq.n	403716 <__udivmoddi4+0x16a>
  403696:	e886 1010 	stmia.w	r6, {r4, ip}
  40369a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40369e:	b912      	cbnz	r2, 4036a6 <__udivmoddi4+0xfa>
  4036a0:	2701      	movs	r7, #1
  4036a2:	fbb7 f7f2 	udiv	r7, r7, r2
  4036a6:	fab7 fe87 	clz	lr, r7
  4036aa:	f1be 0f00 	cmp.w	lr, #0
  4036ae:	d134      	bne.n	40371a <__udivmoddi4+0x16e>
  4036b0:	1beb      	subs	r3, r5, r7
  4036b2:	0c3a      	lsrs	r2, r7, #16
  4036b4:	fa1f fc87 	uxth.w	ip, r7
  4036b8:	2101      	movs	r1, #1
  4036ba:	fbb3 f8f2 	udiv	r8, r3, r2
  4036be:	0c25      	lsrs	r5, r4, #16
  4036c0:	fb02 3318 	mls	r3, r2, r8, r3
  4036c4:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4036c8:	fb0c f308 	mul.w	r3, ip, r8
  4036cc:	42ab      	cmp	r3, r5
  4036ce:	d907      	bls.n	4036e0 <__udivmoddi4+0x134>
  4036d0:	19ed      	adds	r5, r5, r7
  4036d2:	f108 30ff 	add.w	r0, r8, #4294967295
  4036d6:	d202      	bcs.n	4036de <__udivmoddi4+0x132>
  4036d8:	42ab      	cmp	r3, r5
  4036da:	f200 80d1 	bhi.w	403880 <__udivmoddi4+0x2d4>
  4036de:	4680      	mov	r8, r0
  4036e0:	1aed      	subs	r5, r5, r3
  4036e2:	b2a3      	uxth	r3, r4
  4036e4:	fbb5 f0f2 	udiv	r0, r5, r2
  4036e8:	fb02 5510 	mls	r5, r2, r0, r5
  4036ec:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4036f0:	fb0c fc00 	mul.w	ip, ip, r0
  4036f4:	45a4      	cmp	ip, r4
  4036f6:	d907      	bls.n	403708 <__udivmoddi4+0x15c>
  4036f8:	19e4      	adds	r4, r4, r7
  4036fa:	f100 33ff 	add.w	r3, r0, #4294967295
  4036fe:	d202      	bcs.n	403706 <__udivmoddi4+0x15a>
  403700:	45a4      	cmp	ip, r4
  403702:	f200 80b8 	bhi.w	403876 <__udivmoddi4+0x2ca>
  403706:	4618      	mov	r0, r3
  403708:	eba4 040c 	sub.w	r4, r4, ip
  40370c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403710:	e79d      	b.n	40364e <__udivmoddi4+0xa2>
  403712:	4631      	mov	r1, r6
  403714:	4630      	mov	r0, r6
  403716:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40371a:	f1ce 0420 	rsb	r4, lr, #32
  40371e:	fa05 f30e 	lsl.w	r3, r5, lr
  403722:	fa07 f70e 	lsl.w	r7, r7, lr
  403726:	fa20 f804 	lsr.w	r8, r0, r4
  40372a:	0c3a      	lsrs	r2, r7, #16
  40372c:	fa25 f404 	lsr.w	r4, r5, r4
  403730:	ea48 0803 	orr.w	r8, r8, r3
  403734:	fbb4 f1f2 	udiv	r1, r4, r2
  403738:	ea4f 4518 	mov.w	r5, r8, lsr #16
  40373c:	fb02 4411 	mls	r4, r2, r1, r4
  403740:	fa1f fc87 	uxth.w	ip, r7
  403744:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  403748:	fb01 f30c 	mul.w	r3, r1, ip
  40374c:	42ab      	cmp	r3, r5
  40374e:	fa00 f40e 	lsl.w	r4, r0, lr
  403752:	d909      	bls.n	403768 <__udivmoddi4+0x1bc>
  403754:	19ed      	adds	r5, r5, r7
  403756:	f101 30ff 	add.w	r0, r1, #4294967295
  40375a:	f080 808a 	bcs.w	403872 <__udivmoddi4+0x2c6>
  40375e:	42ab      	cmp	r3, r5
  403760:	f240 8087 	bls.w	403872 <__udivmoddi4+0x2c6>
  403764:	3902      	subs	r1, #2
  403766:	443d      	add	r5, r7
  403768:	1aeb      	subs	r3, r5, r3
  40376a:	fa1f f588 	uxth.w	r5, r8
  40376e:	fbb3 f0f2 	udiv	r0, r3, r2
  403772:	fb02 3310 	mls	r3, r2, r0, r3
  403776:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40377a:	fb00 f30c 	mul.w	r3, r0, ip
  40377e:	42ab      	cmp	r3, r5
  403780:	d907      	bls.n	403792 <__udivmoddi4+0x1e6>
  403782:	19ed      	adds	r5, r5, r7
  403784:	f100 38ff 	add.w	r8, r0, #4294967295
  403788:	d26f      	bcs.n	40386a <__udivmoddi4+0x2be>
  40378a:	42ab      	cmp	r3, r5
  40378c:	d96d      	bls.n	40386a <__udivmoddi4+0x2be>
  40378e:	3802      	subs	r0, #2
  403790:	443d      	add	r5, r7
  403792:	1aeb      	subs	r3, r5, r3
  403794:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  403798:	e78f      	b.n	4036ba <__udivmoddi4+0x10e>
  40379a:	f1c1 0720 	rsb	r7, r1, #32
  40379e:	fa22 f807 	lsr.w	r8, r2, r7
  4037a2:	408b      	lsls	r3, r1
  4037a4:	fa05 f401 	lsl.w	r4, r5, r1
  4037a8:	ea48 0303 	orr.w	r3, r8, r3
  4037ac:	fa20 fe07 	lsr.w	lr, r0, r7
  4037b0:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4037b4:	40fd      	lsrs	r5, r7
  4037b6:	ea4e 0e04 	orr.w	lr, lr, r4
  4037ba:	fbb5 f9fc 	udiv	r9, r5, ip
  4037be:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4037c2:	fb0c 5519 	mls	r5, ip, r9, r5
  4037c6:	fa1f f883 	uxth.w	r8, r3
  4037ca:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4037ce:	fb09 f408 	mul.w	r4, r9, r8
  4037d2:	42ac      	cmp	r4, r5
  4037d4:	fa02 f201 	lsl.w	r2, r2, r1
  4037d8:	fa00 fa01 	lsl.w	sl, r0, r1
  4037dc:	d908      	bls.n	4037f0 <__udivmoddi4+0x244>
  4037de:	18ed      	adds	r5, r5, r3
  4037e0:	f109 30ff 	add.w	r0, r9, #4294967295
  4037e4:	d243      	bcs.n	40386e <__udivmoddi4+0x2c2>
  4037e6:	42ac      	cmp	r4, r5
  4037e8:	d941      	bls.n	40386e <__udivmoddi4+0x2c2>
  4037ea:	f1a9 0902 	sub.w	r9, r9, #2
  4037ee:	441d      	add	r5, r3
  4037f0:	1b2d      	subs	r5, r5, r4
  4037f2:	fa1f fe8e 	uxth.w	lr, lr
  4037f6:	fbb5 f0fc 	udiv	r0, r5, ip
  4037fa:	fb0c 5510 	mls	r5, ip, r0, r5
  4037fe:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  403802:	fb00 f808 	mul.w	r8, r0, r8
  403806:	45a0      	cmp	r8, r4
  403808:	d907      	bls.n	40381a <__udivmoddi4+0x26e>
  40380a:	18e4      	adds	r4, r4, r3
  40380c:	f100 35ff 	add.w	r5, r0, #4294967295
  403810:	d229      	bcs.n	403866 <__udivmoddi4+0x2ba>
  403812:	45a0      	cmp	r8, r4
  403814:	d927      	bls.n	403866 <__udivmoddi4+0x2ba>
  403816:	3802      	subs	r0, #2
  403818:	441c      	add	r4, r3
  40381a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40381e:	eba4 0408 	sub.w	r4, r4, r8
  403822:	fba0 8902 	umull	r8, r9, r0, r2
  403826:	454c      	cmp	r4, r9
  403828:	46c6      	mov	lr, r8
  40382a:	464d      	mov	r5, r9
  40382c:	d315      	bcc.n	40385a <__udivmoddi4+0x2ae>
  40382e:	d012      	beq.n	403856 <__udivmoddi4+0x2aa>
  403830:	b156      	cbz	r6, 403848 <__udivmoddi4+0x29c>
  403832:	ebba 030e 	subs.w	r3, sl, lr
  403836:	eb64 0405 	sbc.w	r4, r4, r5
  40383a:	fa04 f707 	lsl.w	r7, r4, r7
  40383e:	40cb      	lsrs	r3, r1
  403840:	431f      	orrs	r7, r3
  403842:	40cc      	lsrs	r4, r1
  403844:	6037      	str	r7, [r6, #0]
  403846:	6074      	str	r4, [r6, #4]
  403848:	2100      	movs	r1, #0
  40384a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40384e:	4618      	mov	r0, r3
  403850:	e6f8      	b.n	403644 <__udivmoddi4+0x98>
  403852:	4690      	mov	r8, r2
  403854:	e6e0      	b.n	403618 <__udivmoddi4+0x6c>
  403856:	45c2      	cmp	sl, r8
  403858:	d2ea      	bcs.n	403830 <__udivmoddi4+0x284>
  40385a:	ebb8 0e02 	subs.w	lr, r8, r2
  40385e:	eb69 0503 	sbc.w	r5, r9, r3
  403862:	3801      	subs	r0, #1
  403864:	e7e4      	b.n	403830 <__udivmoddi4+0x284>
  403866:	4628      	mov	r0, r5
  403868:	e7d7      	b.n	40381a <__udivmoddi4+0x26e>
  40386a:	4640      	mov	r0, r8
  40386c:	e791      	b.n	403792 <__udivmoddi4+0x1e6>
  40386e:	4681      	mov	r9, r0
  403870:	e7be      	b.n	4037f0 <__udivmoddi4+0x244>
  403872:	4601      	mov	r1, r0
  403874:	e778      	b.n	403768 <__udivmoddi4+0x1bc>
  403876:	3802      	subs	r0, #2
  403878:	443c      	add	r4, r7
  40387a:	e745      	b.n	403708 <__udivmoddi4+0x15c>
  40387c:	4608      	mov	r0, r1
  40387e:	e708      	b.n	403692 <__udivmoddi4+0xe6>
  403880:	f1a8 0802 	sub.w	r8, r8, #2
  403884:	443d      	add	r5, r7
  403886:	e72b      	b.n	4036e0 <__udivmoddi4+0x134>

00403888 <__aeabi_idiv0>:
  403888:	4770      	bx	lr
  40388a:	bf00      	nop

0040388c <__aeabi_d2uiz>:
  40388c:	004a      	lsls	r2, r1, #1
  40388e:	d211      	bcs.n	4038b4 <__aeabi_d2uiz+0x28>
  403890:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  403894:	d211      	bcs.n	4038ba <__aeabi_d2uiz+0x2e>
  403896:	d50d      	bpl.n	4038b4 <__aeabi_d2uiz+0x28>
  403898:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40389c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4038a0:	d40e      	bmi.n	4038c0 <__aeabi_d2uiz+0x34>
  4038a2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4038a6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4038aa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4038ae:	fa23 f002 	lsr.w	r0, r3, r2
  4038b2:	4770      	bx	lr
  4038b4:	f04f 0000 	mov.w	r0, #0
  4038b8:	4770      	bx	lr
  4038ba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4038be:	d102      	bne.n	4038c6 <__aeabi_d2uiz+0x3a>
  4038c0:	f04f 30ff 	mov.w	r0, #4294967295
  4038c4:	4770      	bx	lr
  4038c6:	f04f 0000 	mov.w	r0, #0
  4038ca:	4770      	bx	lr

004038cc <__libc_init_array>:
  4038cc:	b570      	push	{r4, r5, r6, lr}
  4038ce:	4e0f      	ldr	r6, [pc, #60]	; (40390c <__libc_init_array+0x40>)
  4038d0:	4d0f      	ldr	r5, [pc, #60]	; (403910 <__libc_init_array+0x44>)
  4038d2:	1b76      	subs	r6, r6, r5
  4038d4:	10b6      	asrs	r6, r6, #2
  4038d6:	bf18      	it	ne
  4038d8:	2400      	movne	r4, #0
  4038da:	d005      	beq.n	4038e8 <__libc_init_array+0x1c>
  4038dc:	3401      	adds	r4, #1
  4038de:	f855 3b04 	ldr.w	r3, [r5], #4
  4038e2:	4798      	blx	r3
  4038e4:	42a6      	cmp	r6, r4
  4038e6:	d1f9      	bne.n	4038dc <__libc_init_array+0x10>
  4038e8:	4e0a      	ldr	r6, [pc, #40]	; (403914 <__libc_init_array+0x48>)
  4038ea:	4d0b      	ldr	r5, [pc, #44]	; (403918 <__libc_init_array+0x4c>)
  4038ec:	1b76      	subs	r6, r6, r5
  4038ee:	f000 fde9 	bl	4044c4 <_init>
  4038f2:	10b6      	asrs	r6, r6, #2
  4038f4:	bf18      	it	ne
  4038f6:	2400      	movne	r4, #0
  4038f8:	d006      	beq.n	403908 <__libc_init_array+0x3c>
  4038fa:	3401      	adds	r4, #1
  4038fc:	f855 3b04 	ldr.w	r3, [r5], #4
  403900:	4798      	blx	r3
  403902:	42a6      	cmp	r6, r4
  403904:	d1f9      	bne.n	4038fa <__libc_init_array+0x2e>
  403906:	bd70      	pop	{r4, r5, r6, pc}
  403908:	bd70      	pop	{r4, r5, r6, pc}
  40390a:	bf00      	nop
  40390c:	004044d0 	.word	0x004044d0
  403910:	004044d0 	.word	0x004044d0
  403914:	004044d8 	.word	0x004044d8
  403918:	004044d0 	.word	0x004044d0

0040391c <register_fini>:
  40391c:	4b02      	ldr	r3, [pc, #8]	; (403928 <register_fini+0xc>)
  40391e:	b113      	cbz	r3, 403926 <register_fini+0xa>
  403920:	4802      	ldr	r0, [pc, #8]	; (40392c <register_fini+0x10>)
  403922:	f000 b805 	b.w	403930 <atexit>
  403926:	4770      	bx	lr
  403928:	00000000 	.word	0x00000000
  40392c:	0040393d 	.word	0x0040393d

00403930 <atexit>:
  403930:	2300      	movs	r3, #0
  403932:	4601      	mov	r1, r0
  403934:	461a      	mov	r2, r3
  403936:	4618      	mov	r0, r3
  403938:	f000 b81e 	b.w	403978 <__register_exitproc>

0040393c <__libc_fini_array>:
  40393c:	b538      	push	{r3, r4, r5, lr}
  40393e:	4c0a      	ldr	r4, [pc, #40]	; (403968 <__libc_fini_array+0x2c>)
  403940:	4d0a      	ldr	r5, [pc, #40]	; (40396c <__libc_fini_array+0x30>)
  403942:	1b64      	subs	r4, r4, r5
  403944:	10a4      	asrs	r4, r4, #2
  403946:	d00a      	beq.n	40395e <__libc_fini_array+0x22>
  403948:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40394c:	3b01      	subs	r3, #1
  40394e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  403952:	3c01      	subs	r4, #1
  403954:	f855 3904 	ldr.w	r3, [r5], #-4
  403958:	4798      	blx	r3
  40395a:	2c00      	cmp	r4, #0
  40395c:	d1f9      	bne.n	403952 <__libc_fini_array+0x16>
  40395e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403962:	f000 bdb9 	b.w	4044d8 <_fini>
  403966:	bf00      	nop
  403968:	004044e8 	.word	0x004044e8
  40396c:	004044e4 	.word	0x004044e4

00403970 <__retarget_lock_acquire_recursive>:
  403970:	4770      	bx	lr
  403972:	bf00      	nop

00403974 <__retarget_lock_release_recursive>:
  403974:	4770      	bx	lr
  403976:	bf00      	nop

00403978 <__register_exitproc>:
  403978:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40397c:	4d2c      	ldr	r5, [pc, #176]	; (403a30 <__register_exitproc+0xb8>)
  40397e:	4606      	mov	r6, r0
  403980:	6828      	ldr	r0, [r5, #0]
  403982:	4698      	mov	r8, r3
  403984:	460f      	mov	r7, r1
  403986:	4691      	mov	r9, r2
  403988:	f7ff fff2 	bl	403970 <__retarget_lock_acquire_recursive>
  40398c:	4b29      	ldr	r3, [pc, #164]	; (403a34 <__register_exitproc+0xbc>)
  40398e:	681c      	ldr	r4, [r3, #0]
  403990:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  403994:	2b00      	cmp	r3, #0
  403996:	d03e      	beq.n	403a16 <__register_exitproc+0x9e>
  403998:	685a      	ldr	r2, [r3, #4]
  40399a:	2a1f      	cmp	r2, #31
  40399c:	dc1c      	bgt.n	4039d8 <__register_exitproc+0x60>
  40399e:	f102 0e01 	add.w	lr, r2, #1
  4039a2:	b176      	cbz	r6, 4039c2 <__register_exitproc+0x4a>
  4039a4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4039a8:	2401      	movs	r4, #1
  4039aa:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4039ae:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4039b2:	4094      	lsls	r4, r2
  4039b4:	4320      	orrs	r0, r4
  4039b6:	2e02      	cmp	r6, #2
  4039b8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4039bc:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4039c0:	d023      	beq.n	403a0a <__register_exitproc+0x92>
  4039c2:	3202      	adds	r2, #2
  4039c4:	f8c3 e004 	str.w	lr, [r3, #4]
  4039c8:	6828      	ldr	r0, [r5, #0]
  4039ca:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4039ce:	f7ff ffd1 	bl	403974 <__retarget_lock_release_recursive>
  4039d2:	2000      	movs	r0, #0
  4039d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4039d8:	4b17      	ldr	r3, [pc, #92]	; (403a38 <__register_exitproc+0xc0>)
  4039da:	b30b      	cbz	r3, 403a20 <__register_exitproc+0xa8>
  4039dc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4039e0:	f3af 8000 	nop.w
  4039e4:	4603      	mov	r3, r0
  4039e6:	b1d8      	cbz	r0, 403a20 <__register_exitproc+0xa8>
  4039e8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4039ec:	6002      	str	r2, [r0, #0]
  4039ee:	2100      	movs	r1, #0
  4039f0:	6041      	str	r1, [r0, #4]
  4039f2:	460a      	mov	r2, r1
  4039f4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4039f8:	f04f 0e01 	mov.w	lr, #1
  4039fc:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  403a00:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  403a04:	2e00      	cmp	r6, #0
  403a06:	d0dc      	beq.n	4039c2 <__register_exitproc+0x4a>
  403a08:	e7cc      	b.n	4039a4 <__register_exitproc+0x2c>
  403a0a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  403a0e:	430c      	orrs	r4, r1
  403a10:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  403a14:	e7d5      	b.n	4039c2 <__register_exitproc+0x4a>
  403a16:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  403a1a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  403a1e:	e7bb      	b.n	403998 <__register_exitproc+0x20>
  403a20:	6828      	ldr	r0, [r5, #0]
  403a22:	f7ff ffa7 	bl	403974 <__retarget_lock_release_recursive>
  403a26:	f04f 30ff 	mov.w	r0, #4294967295
  403a2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403a2e:	bf00      	nop
  403a30:	20401300 	.word	0x20401300
  403a34:	004044c0 	.word	0x004044c0
  403a38:	00000000 	.word	0x00000000

00403a3c <sysfont_glyphs>:
	...
  403a5c:	00300030 00300030 00300030 00300000     0.0.0.0.0.0...0.
  403a6c:	00000030 00000000 00000000 006c006c     0...........l.l.
  403a7c:	006c006c 00000000 00000000 00000000     l.l.............
	...
  403a94:	00280000 007c0028 00280028 0028007c     ..(.(.|.(.(.|.(.
  403aa4:	00000028 00000000 00000000 003c0010     (.............<.
  403ab4:	00200040 00080010 00780004 00000010     @. .......x.....
	...
  403acc:	007c0000 00a800a4 00280050 00940054     ..|.....P.(.T...
  403adc:	00000088 00000000 00000000 00900060     ............`...
  403aec:	00900090 00940060 00880088 00000070     ....`.......p...
	...
  403b04:	00100010 00000010 00000000 00000000     ................
	...
  403b20:	00100008 00200020 00200020 00200020     .... . . . . . .
  403b30:	00080010 00000000 00000000 00100020     ............ ...
  403b40:	00080008 00080008 00080008 00200010     .............. .
  403b50:	00000000 00280000 007c0010 00280010     ......(...|...(.
	...
  403b78:	00100010 00fe0010 00100010 00000010     ................
	...
  403ba0:	00300010 00000020 00000000 00000000     ..0. ...........
  403bb0:	00000000 007c0000 00000000 00000000     ......|.........
	...
  403bd4:	00300000 00000030 00000000 00000000     ..0.0...........
  403be4:	00080000 00100008 00200010 00400020     .......... . .@.
  403bf4:	00000040 00000000 00000000 00780000     @.............x.
  403c04:	008c0084 00a40094 008400c4 00000078     ............x...
	...
  403c1c:	00100000 00500030 00100010 00100010     ....0.P.........
  403c2c:	0000007c 00000000 00000000 00700000     |.............p.
  403c3c:	00080088 00200010 00800040 000000f8     ...... .@.......
	...
  403c54:	00700000 00080088 00080030 00880008     ..p.....0.......
  403c64:	00000070 00000000 00000000 00080000     p...............
  403c74:	00280018 00880048 000800fc 00000008     ..(.H...........
	...
  403c8c:	00780000 00800080 000800f0 00080008     ..x.............
  403c9c:	000000f0 00000000 00000000 00300000     ..............0.
  403cac:	00800040 008800f0 00880088 00000070     @...........p...
	...
  403cc4:	00f80000 00100008 00200010 00400020     .......... . .@.
  403cd4:	00000040 00000000 00000000 00700000     @.............p.
  403ce4:	00880088 00880070 00880088 00000070     ....p.......p...
	...
  403cfc:	00700000 00880088 00780088 00100008     ..p.......x.....
  403d0c:	00000060 00000000 00000000 00000000     `...............
  403d1c:	00300000 00000030 00300000 00000030     ..0.0.....0.0...
	...
  403d38:	00300000 00000030 00300000 00600030     ..0.0.....0.0.`.
  403d48:	00000040 00000000 00000000 00100008     @...............
  403d58:	00400020 00100020 00000008 00000000      .@. ...........
	...
  403d74:	0000007c 0000007c 00000000 00000000     |...|...........
	...
  403d8c:	00200040 00080010 00200010 00000040     @. ....... .@...
	...
  403da4:	00300000 00080048 00200010 00000000     ..0.H..... .....
  403db4:	00000020 00000000 00000000 00000000      ...............
  403dc4:	0042003c 00aa009a 00be00aa 00780080     <.B...........x.
	...
  403ddc:	00100000 00280028 007c0044 00440044     ....(.(.D.|.D.D.
  403dec:	00000044 00000000 00000000 00f80000     D...............
  403dfc:	00840084 008400f8 00840084 000000f8     ................
	...
  403e14:	003c0000 00800040 00800080 00400080     ..<.@.........@.
  403e24:	0000003c 00000000 00000000 00f00000     <...............
  403e34:	00840088 00840084 00880084 000000f0     ................
	...
  403e4c:	00f80000 00800080 008000f0 00800080     ................
  403e5c:	000000f8 00000000 00000000 00f80000     ................
  403e6c:	00800080 008000f8 00800080 00000080     ................
	...
  403e84:	003c0000 00800040 009c0080 00440084     ..<.@.........D.
  403e94:	00000038 00000000 00000000 00880000     8...............
  403ea4:	00880088 008800f8 00880088 00000088     ................
	...
  403ebc:	00f80000 00200020 00200020 00200020     .... . . . . . .
  403ecc:	000000f8 00000000 00000000 00f80000     ................
  403edc:	00080008 00080008 00080008 000000f0     ................
	...
  403ef4:	00840000 00900088 00d000a0 00840088     ................
  403f04:	00000084 00000000 00000000 00800000     ................
  403f14:	00800080 00800080 00800080 000000fc     ................
	...
  403f2c:	00840000 00cc00cc 00b400b4 00840084     ................
  403f3c:	00000084 00000000 00000000 00840000     ................
  403f4c:	00c400c4 00a400a4 00940094 0000008c     ................
	...
  403f64:	00780000 00840084 00840084 00840084     ..x.............
  403f74:	00000078 00000000 00000000 00f80000     x...............
  403f84:	00840084 00f80084 00800080 00000080     ................
	...
  403f9c:	00780000 00840084 00840084 00840084     ..x.............
  403fac:	00200078 00000018 00000000 00f80000     x. .............
  403fbc:	00840084 00f80084 00840088 00000084     ................
	...
  403fd4:	007c0000 00800080 00180060 00040004     ..|.....`.......
  403fe4:	000000f8 00000000 00000000 00f80000     ................
  403ff4:	00200020 00200020 00200020 00000020      . . . . . . ...
	...
  40400c:	00840000 00840084 00840084 00840084     ................
  40401c:	00000078 00000000 00000000 00840000     x...............
  40402c:	00840084 00480048 00300048 00000030     ....H.H.H.0.0...
	...
  404044:	00880000 00a800a8 00a800a8 005000a8     ..............P.
  404054:	00000050 00000000 00000000 00880000     P...............
  404064:	00500088 00200020 00880050 00000088     ..P. . .P.......
	...
  40407c:	00880000 00880088 00500050 00200020     ........P.P. . .
  40408c:	00000020 00000000 00000000 00fc0000      ...............
  40409c:	00080004 00200010 00800040 000000fc     ...... .@.......
	...
  4040b4:	00400070 00400040 00400040 00400040     p.@.@.@.@.@.@.@.
  4040c4:	00400040 00000070 00000000 00400040     @.@.p.......@.@.
  4040d4:	00200020 00100020 00100010 00080008      . . ...........
	...
  4040ec:	00080038 00080008 00080008 00080008     8...............
  4040fc:	00080008 00000038 00000000 00280010     ....8.........(.
  40410c:	00000044 00000000 00000000 00000000     D...............
	...
  404134:	00000038 00000000 00000000 00200000     8............. .
  404144:	00000010 00000000 00000000 00000000     ................
	...
  404160:	00700000 00080008 00880078 0000007c     ..p.....x...|...
	...
  404178:	00800080 00f80080 00840084 00840084     ................
  404188:	000000f8 00000000 00000000 00000000     ................
  404198:	00780000 00800080 00800080 00000078     ..x.........x...
	...
  4041b0:	00040004 007c0004 00840084 008c0084     ......|.........
  4041c0:	00000074 00000000 00000000 00000000     t...............
  4041d0:	00780000 00fc0084 00800080 0000007c     ..x.........|...
	...
  4041e8:	0020001c 00fc0020 00200020 00200020     .. . ... . . . .
  4041f8:	000000fc 00000000 00000000 00000000     ................
  404208:	007c0000 00840084 00840084 0004007c     ..|.........|...
  404218:	00000078 00000000 00800080 00b80080     x...............
  404228:	008400c4 00840084 00000084 00000000     ................
  404238:	00000000 00100000 00700000 00100010     ..........p.....
  404248:	00100010 0000007c 00000000 00000000     ....|...........
  404258:	00080000 00780000 00080008 00080008     ......x.........
  404268:	00080008 00700008 00000000 00800080     ......p.........
  404278:	00880080 00a00090 008800d0 00000088     ................
	...
  404290:	002000e0 00200020 00200020 00200020     .. . . . . . . .
  4042a0:	000000f8 00000000 00000000 00000000     ................
  4042b0:	00a40000 00a400fc 00a400a4 000000a4     ................
	...
  4042cc:	00b80000 008400c4 00840084 00000084     ................
	...
  4042e8:	00780000 00840084 00840084 00000078     ..x.........x...
	...
  404304:	00b80000 008400c4 00840084 008000f8     ................
  404314:	00000080 00000000 00000000 007c0000     ..............|.
  404324:	00840084 00840084 0004007c 00000004     ........|.......
	...
  40433c:	00d80000 00400060 00400040 000000f0     ....`.@.@.@.....
	...
  404358:	00780000 00400080 00080030 000000f0     ..x...@.0.......
	...
  404374:	00fc0020 00200020 00200020 0000001c      ... . . . .....
	...
  404390:	00880000 00880088 00880088 0000007c     ............|...
	...
  4043ac:	00840000 00840084 00480048 00000030     ........H.H.0...
	...
  4043c8:	00880000 00a800a8 00a800a8 00000050     ............P...
	...
  4043e4:	00880000 00200050 00500020 00000088     ....P. . .P.....
	...
  404400:	00840000 00480084 00300048 00200010     ......H.H.0... .
  404410:	00000040 00000000 00000000 00f80000     @...............
  404420:	00100008 00400020 000000f8 00000000     .... .@.........
  404430:	00000000 00200010 00100020 00200020     ...... . ... . .
  404440:	00200010 00100020 00000000 00000000     .. . ...........
  404450:	00100010 00100010 00000000 00100010     ................
  404460:	00100010 00000000 00000000 00100020     ............ ...
  404470:	00200010 00100010 00100020 00200010     .. ..... ..... .
  404480:	00000000 69726143 6d616562 00000000     ....Caribeam....
  404490:	20202020 20202020 20202020 20202020                     
  4044a0:	20202020 00000000 6972614d 6854206f         ....Mario Th
  4044b0:	00656d65 65646e55 6f572072 00646c72     eme.Under World.

004044c0 <_global_impure_ptr>:
  4044c0:	20400ed8                                ..@ 

004044c4 <_init>:
  4044c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4044c6:	bf00      	nop
  4044c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4044ca:	bc08      	pop	{r3}
  4044cc:	469e      	mov	lr, r3
  4044ce:	4770      	bx	lr

004044d0 <__init_array_start>:
  4044d0:	0040391d 	.word	0x0040391d

004044d4 <__frame_dummy_init_array_entry>:
  4044d4:	00400165                                e.@.

004044d8 <_fini>:
  4044d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4044da:	bf00      	nop
  4044dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4044de:	bc08      	pop	{r3}
  4044e0:	469e      	mov	lr, r3
  4044e2:	4770      	bx	lr

004044e4 <__fini_array_start>:
  4044e4:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 3a3c 0040 0e0a 7d20               ....<:@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <pirate_notes>:
20400020:	014a 0000 0188 0000 01b8 0000 01b8 0000     J...............
20400030:	0000 0000 01b8 0000 01ee 0000 020b 0000     ................
20400040:	020b 0000 0000 0000 020b 0000 024b 0000     ............K...
20400050:	01ee 0000 01ee 0000 0000 0000 01b8 0000     ................
20400060:	0188 0000 01b8 0000 0000 0000 014a 0000     ............J...
20400070:	0188 0000 01b8 0000 01b8 0000 0000 0000     ................
20400080:	01b8 0000 01ee 0000 020b 0000 020b 0000     ................
20400090:	0000 0000 020b 0000 024b 0000 01ee 0000     ........K.......
204000a0:	01ee 0000 0000 0000 01b8 0000 0188 0000     ................
204000b0:	01b8 0000 0000 0000 014a 0000 0188 0000     ........J.......
204000c0:	01b8 0000 01b8 0000 0000 0000 01b8 0000     ................
204000d0:	020b 0000 024b 0000 024b 0000 0000 0000     ....K...K.......
204000e0:	024b 0000 0293 0000 02ba 0000 02ba 0000     K...............
204000f0:	0000 0000 0293 0000 024b 0000 0293 0000     ........K.......
20400100:	01b8 0000 0000 0000 01b8 0000 01ee 0000     ................
20400110:	020b 0000 020b 0000 0000 0000 024b 0000     ............K...
20400120:	0293 0000 01b8 0000 0000 0000 01b8 0000     ................
20400130:	020b 0000 01ee 0000 01ee 0000 0000 0000     ................
20400140:	020b 0000 01b8 0000 01ee 0000 0000 0000     ................
20400150:	01b8 0000 01b8 0000 01b8 0000 01ee 0000     ................
20400160:	020b 0000 020b 0000 0000 0000 020b 0000     ................
20400170:	024b 0000 01ee 0000 01ee 0000 0000 0000     K...............
20400180:	01b8 0000 0188 0000 01b8 0000 0000 0000     ................
20400190:	014a 0000 0188 0000 01b8 0000 01b8 0000     J...............
204001a0:	0000 0000 01b8 0000 01ee 0000 020b 0000     ................
204001b0:	020b 0000 0000 0000 020b 0000 024b 0000     ............K...
204001c0:	01ee 0000 01ee 0000 0000 0000 01b8 0000     ................
204001d0:	0188 0000 01b8 0000 0000 0000 014a 0000     ............J...
204001e0:	0188 0000 01b8 0000 01b8 0000 0000 0000     ................
204001f0:	01b8 0000 020b 0000 024b 0000 024b 0000     ........K...K...
20400200:	0000 0000 024b 0000 0293 0000 02ba 0000     ....K...........
20400210:	02ba 0000 0000 0000 0293 0000 024b 0000     ............K...
20400220:	0293 0000 01b8 0000 0000 0000 01b8 0000     ................
20400230:	01ee 0000 020b 0000 020b 0000 0000 0000     ................
20400240:	024b 0000 0293 0000 01b8 0000 0000 0000     K...............
20400250:	01b8 0000 020b 0000 01ee 0000 01ee 0000     ................
20400260:	0000 0000 020b 0000 01b8 0000 01ee 0000     ................
20400270:	0000 0000 0293 0000 0000 0000 0000 0000     ................
20400280:	02ba 0000 0000 0000 0000 0000 0293 0000     ................
20400290:	0293 0000 0000 0000 0310 0000 0000 0000     ................
204002a0:	0293 0000 024b 0000 0000 0000 0000 0000     ....K...........
204002b0:	024b 0000 0000 0000 0000 0000 020b 0000     K...............
	...
204002c8:	01ee 0000 020b 0000 0000 0000 01ee 0000     ................
204002d8:	0000 0000 01b8 0000 0293 0000 0000 0000     ................
204002e8:	0000 0000 02ba 0000 0000 0000 0000 0000     ................
204002f8:	0293 0000 0293 0000 0000 0000 0310 0000     ................
20400308:	0000 0000 0293 0000 024b 0000 0000 0000     ........K.......
20400318:	0000 0000 024b 0000 0000 0000 0000 0000     ....K...........
20400328:	020b 0000 0000 0000 0000 0000 01ee 0000     ................
20400338:	020b 0000 0000 0000 01ee 0000 0000 0000     ................
20400348:	01b8 0000                                   ....

2040034c <pirate_duration>:
2040034c:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
2040035c:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
2040036c:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
2040037c:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
2040038c:	007d 0000 0177 0000 007d 0000 007d 0000     }...w...}...}...
2040039c:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
204003ac:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
204003bc:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
204003cc:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
204003dc:	0177 0000 007d 0000 007d 0000 007d 0000     w...}...}...}...
204003ec:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
204003fc:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
2040040c:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
2040041c:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
2040042c:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
2040043c:	00fa 0000 007d 0000 007d 0000 00fa 0000     ....}...}.......
2040044c:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
2040045c:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
2040046c:	007d 0000 007d 0000 0177 0000 0177 0000     }...}...w...w...
2040047c:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
2040048c:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
2040049c:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
204004ac:	007d 0000 007d 0000 0177 0000 007d 0000     }...}...w...}...
204004bc:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
204004cc:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
204004dc:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
204004ec:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
204004fc:	007d 0000 0177 0000 007d 0000 007d 0000     }...w...}...}...
2040050c:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
2040051c:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
2040052c:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
2040053c:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
2040054c:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
2040055c:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
2040056c:	00fa 0000 007d 0000 00fa 0000 007d 0000     ....}.......}...
2040057c:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
2040058c:	007d 0000 007d 0000 007d 0000 0177 0000     }...}...}...w...
2040059c:	0177 0000 00fa 0000 007d 0000 0177 0000     w.......}...w...
204005ac:	00fa 0000 007d 0000 0177 0000 007d 0000     ....}...w...}...
204005bc:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
204005cc:	007d 0000 007d 0000 007d 0000 0177 0000     }...}...}...w...
204005dc:	00fa 0000 007d 0000 0177 0000 00fa 0000     ....}...w.......
204005ec:	007d 0000 0177 0000 007d 0000 007d 0000     }...w...}...}...
204005fc:	007d 0000 007d 0000 007d 0000 01f4 0000     }...}...}.......
2040060c:	00fa 0000 007d 0000 0177 0000 00fa 0000     ....}...w.......
2040061c:	007d 0000 0177 0000 007d 0000 007d 0000     }...w...}...}...
2040062c:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
2040063c:	007d 0000 007d 0000 0177 0000 00fa 0000     }...}...w.......
2040064c:	007d 0000 0177 0000 00fa 0000 007d 0000     }...w.......}...
2040065c:	0177 0000 007d 0000 007d 0000 007d 0000     w...}...}...}...
2040066c:	007d 0000 007d 0000 01f4 0000               }...}.......

20400678 <mario_notes>:
20400678:	0a4d 0000 0a4d 0000 0000 0000 0a4d 0000     M...M.......M...
20400688:	0000 0000 082d 0000 0a4d 0000 0000 0000     ....-...M.......
20400698:	0c40 0000 0000 0000 0000 0000 0000 0000     @...............
204006a8:	0620 0000 0000 0000 0000 0000 0000 0000      ...............
204006b8:	082d 0000 0000 0000 0000 0000 0620 0000     -........... ...
	...
204006d0:	0527 0000 0000 0000 0000 0000 06e0 0000     '...............
204006e0:	0000 0000 07b8 0000 0000 0000 0749 0000     ............I...
204006f0:	06e0 0000 0000 0000 0620 0000 0a4d 0000     ........ ...M...
20400700:	0c40 0000 0dc0 0000 0000 0000 0aea 0000     @...............
20400710:	0c40 0000 0000 0000 0a4d 0000 0000 0000     @.......M.......
20400720:	082d 0000 092d 0000 07b8 0000 0000 0000     -...-...........
20400730:	0000 0000 082d 0000 0000 0000 0000 0000     ....-...........
20400740:	0620 0000 0000 0000 0000 0000 0527 0000      ...........'...
	...
20400758:	06e0 0000 0000 0000 07b8 0000 0000 0000     ................
20400768:	0749 0000 06e0 0000 0000 0000 0620 0000     I........... ...
20400778:	0a4d 0000 0c40 0000 0dc0 0000 0000 0000     M...@...........
20400788:	0aea 0000 0c40 0000 0000 0000 0a4d 0000     ....@.......M...
20400798:	0000 0000 082d 0000 092d 0000 07b8 0000     ....-...-.......
	...
204007b0:	0a4d 0000 0a4d 0000 0000 0000 0a4d 0000     M...M.......M...
204007c0:	0000 0000 082d 0000 0a4d 0000 0000 0000     ....-...M.......
204007d0:	0c40 0000 0000 0000 0000 0000 0000 0000     @...............
204007e0:	0620 0000 0000 0000 0000 0000 0000 0000      ...............
204007f0:	082d 0000 0000 0000 0000 0000 0620 0000     -........... ...
	...
20400808:	0527 0000 0000 0000 0000 0000 06e0 0000     '...............
20400818:	0000 0000 07b8 0000 0000 0000 0749 0000     ............I...
20400828:	06e0 0000 0000 0000 0620 0000 0a4d 0000     ........ ...M...
20400838:	0c40 0000 0dc0 0000 0000 0000 0aea 0000     @...............
20400848:	0c40 0000 0000 0000 0a4d 0000 0000 0000     @.......M.......
20400858:	082d 0000 092d 0000 07b8 0000 0000 0000     -...-...........
20400868:	0000 0000 082d 0000 0000 0000 0000 0000     ....-...........
20400878:	0620 0000 0000 0000 0000 0000 0527 0000      ...........'...
	...
20400890:	06e0 0000 0000 0000 07b8 0000 0000 0000     ................
204008a0:	0749 0000 06e0 0000 0000 0000 0620 0000     I........... ...
204008b0:	0a4d 0000 0c40 0000 0dc0 0000 0000 0000     M...@...........
204008c0:	0aea 0000 0c40 0000 0000 0000 0a4d 0000     ....@.......M...
204008d0:	0000 0000 082d 0000 092d 0000 07b8 0000     ....-...-.......
	...

204008e8 <mario_temp>:
204008e8:	000c 0000 000c 0000 000c 0000 000c 0000     ................
204008f8:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400908:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400918:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400928:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400938:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400948:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400958:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400968:	0009 0000 0009 0000 0009 0000 000c 0000     ................
20400978:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400988:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400998:	000c 0000 000c 0000 000c 0000 000c 0000     ................
204009a8:	000c 0000 000c 0000 000c 0000 000c 0000     ................
204009b8:	000c 0000 000c 0000 000c 0000 000c 0000     ................
204009c8:	000c 0000 000c 0000 000c 0000 000c 0000     ................
204009d8:	000c 0000 000c 0000 000c 0000 0009 0000     ................
204009e8:	0009 0000 0009 0000 000c 0000 000c 0000     ................
204009f8:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400a08:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400a18:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400a28:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400a38:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400a48:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400a58:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400a68:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400a78:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400a88:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400a98:	000c 0000 000c 0000 0009 0000 0009 0000     ................
20400aa8:	0009 0000 000c 0000 000c 0000 000c 0000     ................
20400ab8:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400ac8:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400ad8:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400ae8:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400af8:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400b08:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400b18:	000c 0000 0009 0000 0009 0000 0009 0000     ................
20400b28:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400b38:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400b48:	000c 0000 000c 0000 000c 0000 000c 0000     ................

20400b58 <underworld_notes>:
20400b58:	0106 0000 020b 0000 00dc 0000 01b8 0000     ................
20400b68:	00e9 0000 01d2 0000 0000 0000 0000 0000     ................
20400b78:	0106 0000 020b 0000 00dc 0000 01b8 0000     ................
20400b88:	00e9 0000 01d2 0000 0000 0000 0000 0000     ................
20400b98:	00af 0000 015d 0000 0093 0000 0126 0000     ....].......&...
20400ba8:	009c 0000 0137 0000 0000 0000 0000 0000     ....7...........
20400bb8:	00af 0000 015d 0000 0093 0000 0126 0000     ....].......&...
20400bc8:	009c 0000 0137 0000 0000 0000 0000 0000     ....7...........
20400bd8:	0137 0000 0115 0000 0126 0000 0115 0000     7.......&.......
20400be8:	0137 0000 0137 0000 00d0 0000 00c4 0000     7...7...........
20400bf8:	0115 0000 0106 0000 0172 0000 015d 0000     ........r...]...
20400c08:	00a5 0000 01d2 0000 01b8 0000 019f 0000     ................
20400c18:	0137 0000 00f7 0000 00e9 0000 00dc 0000     7...............
20400c28:	00d0 0000 0000 0000 0000 0000 0000 0000     ................
20400c38:	0106 0000 020b 0000 00dc 0000 01b8 0000     ................
20400c48:	00e9 0000 01d2 0000 0000 0000 0000 0000     ................
20400c58:	0106 0000 020b 0000 00dc 0000 01b8 0000     ................
20400c68:	00e9 0000 01d2 0000 0000 0000 0000 0000     ................
20400c78:	00af 0000 015d 0000 0093 0000 0126 0000     ....].......&...
20400c88:	009c 0000 0137 0000 0000 0000 0000 0000     ....7...........
20400c98:	00af 0000 015d 0000 0093 0000 0126 0000     ....].......&...
20400ca8:	009c 0000 0137 0000 0000 0000 0000 0000     ....7...........
20400cb8:	0137 0000 0115 0000 0126 0000 0115 0000     7.......&.......
20400cc8:	0137 0000 0137 0000 00d0 0000 00c4 0000     7...7...........
20400cd8:	0115 0000 0106 0000 0172 0000 015d 0000     ........r...]...
20400ce8:	00a5 0000 01d2 0000 01b8 0000 019f 0000     ................
20400cf8:	0137 0000 00f7 0000 00e9 0000 00dc 0000     7...............
20400d08:	00d0 0000 0000 0000 0000 0000 0000 0000     ................

20400d18 <underworld_duration>:
20400d18:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400d28:	000c 0000 000c 0000 0006 0000 0003 0000     ................
20400d38:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400d48:	000c 0000 000c 0000 0006 0000 0003 0000     ................
20400d58:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400d68:	000c 0000 000c 0000 0006 0000 0003 0000     ................
20400d78:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400d88:	000c 0000 000c 0000 0006 0000 0006 0000     ................
20400d98:	0012 0000 0012 0000 0012 0000 0006 0000     ................
20400da8:	0006 0000 0006 0000 0006 0000 0006 0000     ................
20400db8:	0006 0000 0012 0000 0012 0000 0012 0000     ................
20400dc8:	0012 0000 0012 0000 0012 0000 000a 0000     ................
20400dd8:	000a 0000 000a 0000 000a 0000 000a 0000     ................
20400de8:	000a 0000 0014 0000 0014 0000 0014 0000     ................
20400df8:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400e08:	000c 0000 000c 0000 0006 0000 0003 0000     ................
20400e18:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400e28:	000c 0000 000c 0000 0006 0000 0003 0000     ................
20400e38:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400e48:	000c 0000 000c 0000 0006 0000 0003 0000     ................
20400e58:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400e68:	000c 0000 000c 0000 0006 0000 0006 0000     ................
20400e78:	0012 0000 0012 0000 0012 0000 0006 0000     ................
20400e88:	0006 0000 0006 0000 0006 0000 0006 0000     ................
20400e98:	0006 0000 0012 0000 0012 0000 0012 0000     ................
20400ea8:	0012 0000 0012 0000 0012 0000 000a 0000     ................
20400eb8:	000a 0000 000a 0000 000a 0000 000a 0000     ................
20400ec8:	000a 0000 0014 0000 0014 0000 0014 0000     ................

20400ed8 <impure_data>:
20400ed8:	0000 0000 11c4 2040 122c 2040 1294 2040     ......@ ,.@ ..@ 
	...
20400f80:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20400f90:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20401300 <__atexit_recursive_mutex>:
20401300:	159c 2040                                   ..@ 
