// Seed: 2780210897
module module_0 #(
    parameter id_2 = 32'd31
);
  logic id_1;
  logic _id_2 = &1'b0;
  logic [7:0][id_2] \id_3 ;
  logic id_4 = "";
  wire id_5;
  wire id_6, id_7;
  initial \id_3 = -1;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout reg id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always id_10 <= 1 == -1;
  module_0 modCall_1 ();
endmodule
