{
    "vp_comps": [
        "testbench", "uart0_clock", "uart1_clock", "uart2_clock", "uart3_clock", "uart4_clock", "uart0_tx_clock", "uart1_tx_clock", "uart2_tx_clock", "uart3_tx_clock", "uart4_tx_clock", "clock"
    ],

    "vp_ports": [
        "gpio0",
        "gpio1",
        "gpio2",
        "gpio3",
        "gpio4",
        "gpio5",
        "gpio6",
        "gpio7",
        "gpio8",
        "gpio9",
        "gpio10",
        "gpio11",
        "gpio12",
        "gpio13",
        "gpio14",
        "gpio15",
        "gpio16",
        "gpio17",
        "gpio18",
        "gpio19",
        "gpio20",
        "gpio21",
        "gpio22",
        "gpio23",
        "gpio24",
        "gpio25",
        "gpio26",
        "gpio27",
        "gpio28",
        "gpio29",
        "gpio30",
        "gpio31",
        "gpio32",
        "gpio33",
        "gpio34",
        "gpio35",
        "gpio36",
        "gpio37",
        "gpio38",
        "gpio39",
        "gpio40",
        "gpio41",
        "gpio42",
        "gpio43",
        "gpio44",
        "gpio45",
        "gpio46",
        "gpio47",
        "gpio48",
        "gpio49",
        "gpio50",
        "gpio51",
        "gpio52",
        "gpio53",
        "gpio54",
        "gpio55",
        "gpio56",
        "gpio57",
        "gpio58",
        "gpio59",
        "gpio60",
        "gpio61",
        "gpio62",
        "gpio63",
        "gpio64",
        "gpio65",
        "gpio66",
        "gpio67",
        "gpio68",
        "gpio69",
        "gpio70",
        "gpio71",
        "gpio72",
        "gpio73",
        "gpio74",
        "gpio75",
        "gpio76",
        "gpio77",
        "gpio78",
        "gpio79",
        "gpio80",
        "gpio81",
        "gpio82",
        "gpio83",
        "gpio84",
        "gpio85",
        "gpio86",
        "gpio87",
        "gpio88",
        "gpio89",

        "i2c0",
        "i2c1",
        "i2c2",

        "uart0",
        "uart1",
        "uart2",
        "uart3",
        "uart4",

        "i2s0",
        "i2s1",
        "i2s2",

        "spi0_cs0_data",
        "spi0_cs0",
        "spi0_cs1_data",
        "spi0_cs1",
        "spi0_cs2_data",
        "spi0_cs2",
        "spi0_cs3_data",
        "spi0_cs3",

        "spi1_cs0_data",
        "spi1_cs0",
        "spi1_cs1_data",
        "spi1_cs1",
        "spi1_cs2_data",
        "spi1_cs2",
        "spi1_cs3_data",
        "spi1_cs3",

        "spi2_cs0_data",
        "spi2_cs0",
        "spi2_cs1_data",
        "spi2_cs1",
        "spi2_cs2_data",
        "spi2_cs2",
        "spi2_cs3_data",
        "spi2_cs3",

        "spi3_cs0_data",
        "spi3_cs0",
        "spi3_cs1_data",
        "spi3_cs1",
        "spi3_cs2_data",
        "spi3_cs2",
        "spi3_cs3_data",
        "spi3_cs3",

        "spi4_cs0_data",
        "spi4_cs0"
    ],

    "vp_bindings": [
        ["self->gpio0", "testbench->gpio0"],
        ["self->gpio1", "testbench->gpio1"],
        ["self->gpio2", "testbench->gpio2"],
        ["self->gpio3", "testbench->gpio3"],
        ["self->gpio4", "testbench->gpio4"],
        ["self->gpio5", "testbench->gpio5"],
        ["self->gpio6", "testbench->gpio6"],
        ["self->gpio7", "testbench->gpio7"],
        ["self->gpio8", "testbench->gpio8"],
        ["self->gpio9", "testbench->gpio9"],
        ["self->gpio10", "testbench->gpio10"],
        ["self->gpio11", "testbench->gpio11"],
        ["self->gpio12", "testbench->gpio12"],
        ["self->gpio13", "testbench->gpio13"],
        ["self->gpio14", "testbench->gpio14"],
        ["self->gpio15", "testbench->gpio15"],
        ["self->gpio16", "testbench->gpio16"],
        ["self->gpio17", "testbench->gpio17"],
        ["self->gpio18", "testbench->gpio18"],
        ["self->gpio19", "testbench->gpio19"],
        ["self->gpio20", "testbench->gpio20"],
        ["self->gpio21", "testbench->gpio21"],
        ["self->gpio22", "testbench->gpio22"],
        ["self->gpio23", "testbench->gpio23"],
        ["self->gpio24", "testbench->gpio24"],
        ["self->gpio25", "testbench->gpio25"],
        ["self->gpio26", "testbench->gpio26"],
        ["self->gpio27", "testbench->gpio27"],
        ["self->gpio28", "testbench->gpio28"],
        ["self->gpio29", "testbench->gpio29"],
        ["self->gpio30", "testbench->gpio30"],
        ["self->gpio31", "testbench->gpio31"],
        ["self->gpio32", "testbench->gpio32"],
        ["self->gpio33", "testbench->gpio33"],
        ["self->gpio34", "testbench->gpio34"],
        ["self->gpio35", "testbench->gpio35"],
        ["self->gpio36", "testbench->gpio36"],
        ["self->gpio37", "testbench->gpio37"],
        ["self->gpio38", "testbench->gpio38"],
        ["self->gpio39", "testbench->gpio39"],
        ["self->gpio40", "testbench->gpio40"],
        ["self->gpio41", "testbench->gpio41"],
        ["self->gpio42", "testbench->gpio42"],
        ["self->gpio43", "testbench->gpio43"],
        ["self->gpio44", "testbench->gpio44"],
        ["self->gpio45", "testbench->gpio45"],
        ["self->gpio46", "testbench->gpio46"],
        ["self->gpio47", "testbench->gpio47"],
        ["self->gpio48", "testbench->gpio48"],
        ["self->gpio49", "testbench->gpio49"],
        ["self->gpio50", "testbench->gpio50"],
        ["self->gpio51", "testbench->gpio51"],
        ["self->gpio52", "testbench->gpio52"],
        ["self->gpio53", "testbench->gpio53"],
        ["self->gpio54", "testbench->gpio54"],
        ["self->gpio55", "testbench->gpio55"],
        ["self->gpio56", "testbench->gpio56"],
        ["self->gpio57", "testbench->gpio57"],
        ["self->gpio58", "testbench->gpio58"],
        ["self->gpio59", "testbench->gpio59"],
        ["self->gpio60", "testbench->gpio60"],
        ["self->gpio61", "testbench->gpio61"],
        ["self->gpio62", "testbench->gpio62"],
        ["self->gpio63", "testbench->gpio63"],
        ["self->gpio64", "testbench->gpio64"],
        ["self->gpio65", "testbench->gpio65"],
        ["self->gpio66", "testbench->gpio66"],
        ["self->gpio67", "testbench->gpio67"],
        ["self->gpio68", "testbench->gpio68"],
        ["self->gpio69", "testbench->gpio69"],
        ["self->gpio70", "testbench->gpio70"],
        ["self->gpio71", "testbench->gpio71"],
        ["self->gpio72", "testbench->gpio72"],
        ["self->gpio73", "testbench->gpio73"],
        ["self->gpio74", "testbench->gpio74"],
        ["self->gpio75", "testbench->gpio75"],
        ["self->gpio76", "testbench->gpio76"],
        ["self->gpio77", "testbench->gpio77"],
        ["self->gpio78", "testbench->gpio78"],
        ["self->gpio79", "testbench->gpio79"],
        ["self->gpio80", "testbench->gpio80"],
        ["self->gpio81", "testbench->gpio81"],
        ["self->gpio82", "testbench->gpio82"],
        ["self->gpio83", "testbench->gpio83"],
        ["self->gpio84", "testbench->gpio84"],
        ["self->gpio85", "testbench->gpio85"],
        ["self->gpio86", "testbench->gpio86"],
        ["self->gpio87", "testbench->gpio87"],
        ["self->gpio88", "testbench->gpio88"],
        ["self->gpio89", "testbench->gpio89"],

        ["self->i2c0", "testbench->i2c0"],
        ["self->i2c1", "testbench->i2c1"],
        ["self->i2c2", "testbench->i2c2"],

        ["self->uart0", "testbench->uart0"],
        ["self->uart1", "testbench->uart1"],
        ["self->uart2", "testbench->uart2"],
        ["self->uart3", "testbench->uart3"],
        ["self->uart4", "testbench->uart4"],

        ["testbench->i2s0", "self->i2s0"],
        ["testbench->i2s1", "self->i2s1"],
        ["testbench->i2s2", "self->i2s2"],

        ["self->spi0_cs0_data", "testbench->spi0_cs0_data"],
        ["self->spi0_cs0", "testbench->spi0_cs0"],
        ["self->spi0_cs1_data", "testbench->spi0_cs1_data"],
        ["self->spi0_cs1", "testbench->spi0_cs1"],
        ["self->spi0_cs2_data", "testbench->spi0_cs2_data"],
        ["self->spi0_cs2", "testbench->spi0_cs2"],
        ["self->spi0_cs3_data", "testbench->spi0_cs3_data"],
        ["self->spi0_cs3", "testbench->spi0_cs3"],

        ["self->spi1_cs0_data", "testbench->spi1_cs0_data"],
        ["self->spi1_cs0", "testbench->spi1_cs0"],
        ["self->spi1_cs1_data", "testbench->spi1_cs1_data"],
        ["self->spi1_cs1", "testbench->spi1_cs1"],
        ["self->spi1_cs2_data", "testbench->spi1_cs2_data"],
        ["self->spi1_cs2", "testbench->spi1_cs2"],
        ["self->spi1_cs3_data", "testbench->spi1_cs3_data"],
        ["self->spi1_cs3", "testbench->spi1_cs3"],

        ["self->spi2_cs0_data", "testbench->spi2_cs0_data"],
        ["self->spi2_cs0", "testbench->spi2_cs0"],
        ["self->spi2_cs1_data", "testbench->spi2_cs1_data"],
        ["self->spi2_cs1", "testbench->spi2_cs1"],
        ["self->spi2_cs2_data", "testbench->spi2_cs2_data"],
        ["self->spi2_cs2", "testbench->spi2_cs2"],
        ["self->spi2_cs3_data", "testbench->spi2_cs3_data"],
        ["self->spi2_cs3", "testbench->spi2_cs3"],

        ["self->spi3_cs0_data", "testbench->spi3_cs0_data"],
        ["self->spi3_cs0", "testbench->spi3_cs0"],
        ["self->spi3_cs1_data", "testbench->spi3_cs1_data"],
        ["self->spi3_cs1", "testbench->spi3_cs1"],
        ["self->spi3_cs2_data", "testbench->spi3_cs2_data"],
        ["self->spi3_cs2", "testbench->spi3_cs2"],
        ["self->spi3_cs3_data", "testbench->spi3_cs3_data"],
        ["self->spi3_cs3", "testbench->spi3_cs3"],

        ["self->spi4_cs0_data", "testbench->spi4_cs0_data"],
        ["self->spi4_cs0", "testbench->spi4_cs0"],

        ["uart0_clock->out", "testbench->uart0_clock"],
        ["testbench->uart0_clock_cfg", "uart0_clock->clock_in"],
        ["uart1_clock->out", "testbench->uart1_clock"],
        ["testbench->uart1_clock_cfg", "uart1_clock->clock_in"],
        ["uart2_clock->out", "testbench->uart2_clock"],
        ["testbench->uart2_clock_cfg", "uart2_clock->clock_in"],
        ["uart3_clock->out", "testbench->uart3_clock"],
        ["testbench->uart3_clock_cfg", "uart3_clock->clock_in"],
        ["uart4_clock->out", "testbench->uart4_clock"],
        ["testbench->uart4_clock_cfg", "uart4_clock->clock_in"],

        ["uart0_tx_clock->out", "testbench->uart0_tx_clock"],
        ["testbench->uart0_tx_clock_cfg", "uart0_tx_clock->clock_in"],
        ["uart1_tx_clock->out", "testbench->uart1_tx_clock"],
        ["testbench->uart1_tx_clock_cfg", "uart1_tx_clock->clock_in"],
        ["uart2_tx_clock->out", "testbench->uart2_tx_clock"],
        ["testbench->uart2_tx_clock_cfg", "uart2_tx_clock->clock_in"],
        ["uart3_tx_clock->out", "testbench->uart3_tx_clock"],
        ["testbench->uart3_tx_clock_cfg", "uart3_tx_clock->clock_in"],
        ["uart4_tx_clock->out", "testbench->uart4_tx_clock"],
        ["testbench->uart4_tx_clock_cfg", "uart4_tx_clock->clock_in"],

        ["clock->out", "testbench->clock"]
    ],

    "uart0_clock": {
        "vp_component": "vp.clock_domain_impl",
        "frequency": "50000000"
    },

    "uart1_clock": {
        "vp_component": "vp.clock_domain_impl",
        "frequency": "50000000"
    },

    "uart2_clock": {
        "vp_component": "vp.clock_domain_impl",
        "frequency": "50000000"
    },

    "uart3_clock": {
        "vp_component": "vp.clock_domain_impl",
        "frequency": "50000000"
    },

    "uart4_clock": {
        "vp_component": "vp.clock_domain_impl",
        "frequency": "50000000"
    },

    "uart0_tx_clock": {
        "vp_component": "vp.clock_domain_impl",
        "frequency": "50000000"
    },

    "uart1_tx_clock": {
        "vp_component": "vp.clock_domain_impl",
        "frequency": "50000000"
    },

    "uart2_tx_clock": {
        "vp_component": "vp.clock_domain_impl",
        "frequency": "50000000"
    },

    "uart3_tx_clock": {
        "vp_component": "vp.clock_domain_impl",
        "frequency": "50000000"
    },

    "uart4_tx_clock": {
        "vp_component": "vp.clock_domain_impl",
        "frequency": "50000000"
    },

    "clock": {
        "vp_component": "vp.clock_domain_impl",
        "frequency": "50000000"
    },

    "testbench": {
        "name": "Testbench",

        "vp_component": "devices.testbench.testbench",

        "verbose": false,
        "ctrl_type": "uart",
        "uart_baudrate": 115200,
        "uart_id": 0,
        "nb_gpio": 90,
        "nb_spi": 5,
        "nb_uart": 5,
        "nb_i2c": 3,
        "nb_i2s": 3,

        "spislave_boot": {
            "enabled": false,
            "delay_ps": "1000000000",
            "itf": 4,
            "frequency": 50000000,
            "stim_file": null
        }
    }
}
