/* Generated by Yosys 0.47 (git sha1 647d61dd9, g++-11 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_90f06ed6dcdc414caf91b449cfc3cf9d.v:2.7-17.16" *)
module priority_detector(outX, outY, A, B, C);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_90f06ed6dcdc414caf91b449cfc3cf9d.v:2.57-2.58" *)
  input A;
  wire A;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_90f06ed6dcdc414caf91b449cfc3cf9d.v:2.60-2.61" *)
  input B;
  wire B;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_90f06ed6dcdc414caf91b449cfc3cf9d.v:2.63-2.64" *)
  input C;
  wire C;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_90f06ed6dcdc414caf91b449cfc3cf9d.v:2.39-2.43" *)
  output outX;
  wire outX;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_90f06ed6dcdc414caf91b449cfc3cf9d.v:2.45-2.49" *)
  output outY;
  wire outY;
  \$_NOT_  _4_ (
    .A(A),
    .Y(_1_)
  );
  \$_NOT_  _5_ (
    .A(C),
    .Y(_2_)
  );
  \$_NOR_  _6_ (
    .A(_1_),
    .B(B),
    .Y(outX)
  );
  \$_NOR_  _7_ (
    .A(A),
    .B(B),
    .Y(_3_)
  );
  \$_NOT_  _8_ (
    .A(_3_),
    .Y(_0_)
  );
  \$_NOR_  _9_ (
    .A(_2_),
    .B(_0_),
    .Y(outY)
  );
endmodule
