{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544376934681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544376934706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 09 19:35:34 2018 " "Processing started: Sun Dec 09 19:35:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544376934706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544376934706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LectureHall -c LectureHall " "Command: quartus_map --read_settings_files=on --write_settings_files=off LectureHall -c LectureHall" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544376934706 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1544376935130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lecturehall.v 2 2 " "Found 2 design units, including 2 entities, in source file lecturehall.v" { { "Info" "ISGN_ENTITY_NAME" "1 LectureHall " "Found entity 1: LectureHall" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544376953869 ""} { "Info" "ISGN_ENTITY_NAME" "2 sonic " "Found entity 2: sonic" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 206 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544376953869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544376953869 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "out1 packed LectureHall.v(6) " "Verilog HDL Port Declaration warning at LectureHall.v(6): data type declaration for \"out1\" declares packed dimensions but the port declaration declaration does not" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1544376953869 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out1 LectureHall.v(2) " "HDL info at LectureHall.v(2): see declaration for object \"out1\"" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544376953869 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "out2 packed LectureHall.v(6) " "Verilog HDL Port Declaration warning at LectureHall.v(6): data type declaration for \"out2\" declares packed dimensions but the port declaration declaration does not" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1544376953869 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out2 LectureHall.v(2) " "HDL info at LectureHall.v(2): see declaration for object \"out2\"" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544376953869 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "out3 packed LectureHall.v(6) " "Verilog HDL Port Declaration warning at LectureHall.v(6): data type declaration for \"out3\" declares packed dimensions but the port declaration declaration does not" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1544376953869 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out3 LectureHall.v(2) " "HDL info at LectureHall.v(2): see declaration for object \"out3\"" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544376953870 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "temp1 packed LectureHall.v(15) " "Verilog HDL Port Declaration warning at LectureHall.v(15): data type declaration for \"temp1\" declares packed dimensions but the port declaration declaration does not" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 15 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1544376953870 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "temp1 LectureHall.v(2) " "HDL info at LectureHall.v(2): see declaration for object \"temp1\"" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544376953870 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "temp2 packed LectureHall.v(16) " "Verilog HDL Port Declaration warning at LectureHall.v(16): data type declaration for \"temp2\" declares packed dimensions but the port declaration declaration does not" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 16 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1544376953870 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "temp2 LectureHall.v(2) " "HDL info at LectureHall.v(2): see declaration for object \"temp2\"" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544376953870 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "distance packed LectureHall.v(209) " "Verilog HDL Port Declaration warning at LectureHall.v(209): data type declaration for \"distance\" declares packed dimensions but the port declaration declaration does not" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 209 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1544376953870 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "distance LectureHall.v(208) " "HDL info at LectureHall.v(208): see declaration for object \"distance\"" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 208 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544376953870 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LectureHall " "Elaborating entity \"LectureHall\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544376953901 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LectureHall.v(13) " "Verilog HDL assignment warning at LectureHall.v(13): truncated value with size 32 to match size of target (1)" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544376953903 "|LectureHall"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 LectureHall.v(86) " "Verilog HDL assignment warning at LectureHall.v(86): truncated value with size 32 to match size of target (26)" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544376953904 "|LectureHall"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LectureHall.v(104) " "Verilog HDL assignment warning at LectureHall.v(104): truncated value with size 32 to match size of target (4)" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544376953905 "|LectureHall"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LectureHall.v(108) " "Verilog HDL assignment warning at LectureHall.v(108): truncated value with size 32 to match size of target (4)" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544376953905 "|LectureHall"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LectureHall.v(114) " "Verilog HDL assignment warning at LectureHall.v(114): truncated value with size 32 to match size of target (4)" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544376953905 "|LectureHall"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LectureHall.v(126) " "Verilog HDL assignment warning at LectureHall.v(126): truncated value with size 32 to match size of target (4)" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544376953905 "|LectureHall"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LectureHall.v(130) " "Verilog HDL assignment warning at LectureHall.v(130): truncated value with size 32 to match size of target (4)" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544376953905 "|LectureHall"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LectureHall.v(136) " "Verilog HDL assignment warning at LectureHall.v(136): truncated value with size 32 to match size of target (4)" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544376953906 "|LectureHall"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LectureHall.v(140) " "Verilog HDL assignment warning at LectureHall.v(140): truncated value with size 32 to match size of target (8)" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544376953906 "|LectureHall"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sonic sonic:X " "Elaborating entity \"sonic\" for hierarchy \"sonic:X\"" {  } { { "LectureHall.v" "X" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544376953939 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 LectureHall.v(226) " "Verilog HDL assignment warning at LectureHall.v(226): truncated value with size 32 to match size of target (10)" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544376953940 "|LectureHall|sonic:X"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 LectureHall.v(227) " "Verilog HDL assignment warning at LectureHall.v(227): truncated value with size 32 to match size of target (10)" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544376953940 "|LectureHall|sonic:X"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 LectureHall.v(228) " "Verilog HDL assignment warning at LectureHall.v(228): truncated value with size 32 to match size of target (22)" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544376953941 "|LectureHall|sonic:X"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 21 LectureHall.v(237) " "Verilog HDL assignment warning at LectureHall.v(237): truncated value with size 33 to match size of target (21)" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544376953941 "|LectureHall|sonic:X"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sonic:X\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sonic:X\|Div0\"" {  } { { "LectureHall.v" "Div0" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 237 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544376954875 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sonic:Y\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sonic:Y\|Div0\"" {  } { { "LectureHall.v" "Div0" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 237 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544376954875 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "LectureHall.v" "Mult0" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 140 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544376954875 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1544376954875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sonic:X\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"sonic:X\|lpm_divide:Div0\"" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 237 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544376955499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sonic:X\|lpm_divide:Div0 " "Instantiated megafunction \"sonic:X\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544376955499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544376955499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544376955499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544376955499 ""}  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 237 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544376955499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ptl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ptl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ptl " "Found entity 1: lpm_divide_ptl" {  } { { "db/lpm_divide_ptl.tdf" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/db/lpm_divide_ptl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544376955552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544376955552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544376955593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544376955593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0ie " "Found entity 1: alt_u_div_0ie" {  } { { "db/alt_u_div_0ie.tdf" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/db/alt_u_div_0ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544376955675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544376955675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544376955887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544376955887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544376956004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544376956004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 140 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544376956147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544376956147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544376956147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544376956147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544376956147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544376956147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544376956147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544376956147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544376956147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544376956147 ""}  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 140 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544376956147 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 140 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544376956210 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 140 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544376956249 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 140 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544376956293 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "temp2\[1\] GND " "Pin \"temp2\[1\]\" is stuck at GND" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544376957459 "|LectureHall|temp2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp2\[5\] VCC " "Pin \"temp2\[5\]\" is stuck at VCC" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544376957459 "|LectureHall|temp2[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544376957459 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544376957608 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544376958894 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544376958894 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1467 " "Implemented 1467 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544376959074 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544376959074 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1425 " "Implemented 1425 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544376959074 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544376959074 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "790 " "Peak virtual memory: 790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544376959118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 09 19:35:59 2018 " "Processing ended: Sun Dec 09 19:35:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544376959118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544376959118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544376959118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544376959118 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1544376965119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544376965124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 09 19:36:04 2018 " "Processing started: Sun Dec 09 19:36:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544376965124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1544376965124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LectureHall -c LectureHall " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LectureHall -c LectureHall" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1544376965125 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1544376965786 ""}
{ "Info" "0" "" "Project  = LectureHall" {  } {  } 0 0 "Project  = LectureHall" 0 0 "Fitter" 0 0 1544376965786 ""}
{ "Info" "0" "" "Revision = LectureHall" {  } {  } 0 0 "Revision = LectureHall" 0 0 "Fitter" 0 0 1544376965786 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1544376965928 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LectureHall 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"LectureHall\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1544376965944 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544376966014 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544376966014 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1544376966344 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1544376966350 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544376966474 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544376966474 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544376966474 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544376966474 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544376966474 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544376966474 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544376966474 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544376966474 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1544376966474 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mahmoud/Desktop/LectureHall/" { { 0 { 0 ""} 0 3085 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544376966482 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mahmoud/Desktop/LectureHall/" { { 0 { 0 ""} 0 3087 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544376966482 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mahmoud/Desktop/LectureHall/" { { 0 { 0 ""} 0 3089 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544376966482 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mahmoud/Desktop/LectureHall/" { { 0 { 0 ""} 0 3091 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544376966482 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mahmoud/Desktop/LectureHall/" { { 0 { 0 ""} 0 3093 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544376966482 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mahmoud/Desktop/LectureHall/" { { 0 { 0 ""} 0 3095 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544376966482 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mahmoud/Desktop/LectureHall/" { { 0 { 0 ""} 0 3097 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544376966482 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mahmoud/Desktop/LectureHall/" { { 0 { 0 ""} 0 3099 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544376966482 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1544376966482 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1544376966483 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1544376966483 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1544376966483 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1544376966483 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1544376966485 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "42 42 " "No exact pin location assignment(s) for 42 pins of 42 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1544376967041 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LectureHall.sdc " "Synopsys Design Constraints File file not found: 'LectureHall.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1544376967971 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1544376967972 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1544376967988 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1544376967988 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1544376967989 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node CLK~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544376968408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay\[1\] " "Destination node delay\[1\]" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mahmoud/Desktop/LectureHall/" { { 0 { 0 ""} 0 181 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544376968408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay\[2\] " "Destination node delay\[2\]" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mahmoud/Desktop/LectureHall/" { { 0 { 0 ""} 0 182 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544376968408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay\[3\] " "Destination node delay\[3\]" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mahmoud/Desktop/LectureHall/" { { 0 { 0 ""} 0 183 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544376968408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay\[4\] " "Destination node delay\[4\]" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mahmoud/Desktop/LectureHall/" { { 0 { 0 ""} 0 184 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544376968408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay\[5\] " "Destination node delay\[5\]" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mahmoud/Desktop/LectureHall/" { { 0 { 0 ""} 0 185 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544376968408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay\[6\] " "Destination node delay\[6\]" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mahmoud/Desktop/LectureHall/" { { 0 { 0 ""} 0 186 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544376968408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay\[7\] " "Destination node delay\[7\]" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mahmoud/Desktop/LectureHall/" { { 0 { 0 ""} 0 187 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544376968408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay\[8\] " "Destination node delay\[8\]" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mahmoud/Desktop/LectureHall/" { { 0 { 0 ""} 0 188 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544376968408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay\[9\] " "Destination node delay\[9\]" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mahmoud/Desktop/LectureHall/" { { 0 { 0 ""} 0 189 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544376968408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay\[10\] " "Destination node delay\[10\]" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mahmoud/Desktop/LectureHall/" { { 0 { 0 ""} 0 190 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544376968408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1544376968408 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544376968408 ""}  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mahmoud/Desktop/LectureHall/" { { 0 { 0 ""} 0 3077 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544376968408 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544376968409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay\[0\] " "Destination node delay\[0\]" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mahmoud/Desktop/LectureHall/" { { 0 { 0 ""} 0 180 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544376968409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay\[1\] " "Destination node delay\[1\]" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mahmoud/Desktop/LectureHall/" { { 0 { 0 ""} 0 181 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544376968409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay\[2\] " "Destination node delay\[2\]" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mahmoud/Desktop/LectureHall/" { { 0 { 0 ""} 0 182 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544376968409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay\[3\] " "Destination node delay\[3\]" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mahmoud/Desktop/LectureHall/" { { 0 { 0 ""} 0 183 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544376968409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay\[4\] " "Destination node delay\[4\]" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mahmoud/Desktop/LectureHall/" { { 0 { 0 ""} 0 184 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544376968409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay\[5\] " "Destination node delay\[5\]" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mahmoud/Desktop/LectureHall/" { { 0 { 0 ""} 0 185 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544376968409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay\[6\] " "Destination node delay\[6\]" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mahmoud/Desktop/LectureHall/" { { 0 { 0 ""} 0 186 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544376968409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay\[7\] " "Destination node delay\[7\]" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mahmoud/Desktop/LectureHall/" { { 0 { 0 ""} 0 187 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544376968409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay\[8\] " "Destination node delay\[8\]" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mahmoud/Desktop/LectureHall/" { { 0 { 0 ""} 0 188 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544376968409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay\[9\] " "Destination node delay\[9\]" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mahmoud/Desktop/LectureHall/" { { 0 { 0 ""} 0 189 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544376968409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1544376968409 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544376968409 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/mahmoud/Desktop/LectureHall/" { { 0 { 0 ""} 0 320 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544376968409 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1544376969618 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544376969620 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544376969620 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544376969623 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544376969625 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1544376969627 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1544376969627 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1544376969628 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1544376969683 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1544376969684 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1544376969684 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "41 unused 2.5V 2 39 0 " "Number of I/O pins in group: 41 (unused VREF, 2.5V VCCIO, 2 input, 39 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1544376969692 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1544376969692 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1544376969692 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544376969694 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544376969694 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544376969694 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544376969694 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544376969694 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544376969694 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544376969694 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544376969694 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544376969694 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1544376969694 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1544376969694 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544376970394 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1544376970404 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1544376974916 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544376976417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1544376976459 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1544377010121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:34 " "Fitter placement operations ending: elapsed time is 00:00:34" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544377010121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1544377018230 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/Users/mahmoud/Desktop/LectureHall/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1544377021072 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1544377021072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1544377024624 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1544377024624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544377024628 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.06 " "Total time spent on timing analysis during the Fitter is 1.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1544377024666 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544377024820 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C7G " "Timing characteristics of device 10M50DAF484C7G are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1544377024820 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544377026726 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544377026843 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C7G " "Timing characteristics of device 10M50DAF484C7G are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1544377026843 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544377028959 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544377029842 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "trig1 2.5 V G1 " "Pin trig1 uses I/O standard 2.5 V located at G1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030630 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "trig2 2.5 V J1 " "Pin trig2 uses I/O standard 2.5 V located at J1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030630 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "R 2.5 V D6 " "Pin R uses I/O standard 2.5 V located at D6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030630 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "G 2.5 V B1 " "Pin G uses I/O standard 2.5 V located at B1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030630 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "out1\[0\] 2.5 V A4 " "Pin out1\[0\] uses I/O standard 2.5 V located at A4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030630 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "out1\[1\] 2.5 V A3 " "Pin out1\[1\] uses I/O standard 2.5 V located at A3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030630 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "out1\[2\] 2.5 V B7 " "Pin out1\[2\] uses I/O standard 2.5 V located at B7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030630 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "out1\[3\] 2.5 V B3 " "Pin out1\[3\] uses I/O standard 2.5 V located at B3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030630 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "out1\[4\] 2.5 V A6 " "Pin out1\[4\] uses I/O standard 2.5 V located at A6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030630 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "out1\[5\] 2.5 V E1 " "Pin out1\[5\] uses I/O standard 2.5 V located at E1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030630 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "out2\[0\] 2.5 V D8 " "Pin out2\[0\] uses I/O standard 2.5 V located at D8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030630 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "out2\[1\] 2.5 V C6 " "Pin out2\[1\] uses I/O standard 2.5 V located at C6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030630 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "out2\[2\] 2.5 V D10 " "Pin out2\[2\] uses I/O standard 2.5 V located at D10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030630 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "out2\[3\] 2.5 V A5 " "Pin out2\[3\] uses I/O standard 2.5 V located at A5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030631 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "out2\[4\] 2.5 V D9 " "Pin out2\[4\] uses I/O standard 2.5 V located at D9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030631 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "out2\[5\] 2.5 V D7 " "Pin out2\[5\] uses I/O standard 2.5 V located at D7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030631 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "out2\[6\] 2.5 V E9 " "Pin out2\[6\] uses I/O standard 2.5 V located at E9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030631 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "out3\[0\] 2.5 V A2 " "Pin out3\[0\] uses I/O standard 2.5 V located at A2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030631 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "out3\[1\] 2.5 V C5 " "Pin out3\[1\] uses I/O standard 2.5 V located at C5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030631 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "out3\[2\] 2.5 V B4 " "Pin out3\[2\] uses I/O standard 2.5 V located at B4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030631 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "out3\[3\] 2.5 V F7 " "Pin out3\[3\] uses I/O standard 2.5 V located at F7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030631 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "out3\[4\] 2.5 V B5 " "Pin out3\[4\] uses I/O standard 2.5 V located at B5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030631 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "out3\[5\] 2.5 V C4 " "Pin out3\[5\] uses I/O standard 2.5 V located at C4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030631 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "out3\[6\] 2.5 V E8 " "Pin out3\[6\] uses I/O standard 2.5 V located at E8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030631 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "temp1\[1\] 2.5 V E10 " "Pin temp1\[1\] uses I/O standard 2.5 V located at E10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030631 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "temp1\[3\] 2.5 V H11 " "Pin temp1\[3\] uses I/O standard 2.5 V located at H11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030631 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "temp1\[4\] 2.5 V C8 " "Pin temp1\[4\] uses I/O standard 2.5 V located at C8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030631 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "temp1\[6\] 2.5 V E11 " "Pin temp1\[6\] uses I/O standard 2.5 V located at E11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030631 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "temp2\[0\] 2.5 V F5 " "Pin temp2\[0\] uses I/O standard 2.5 V located at F5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030631 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "temp2\[2\] 2.5 V F4 " "Pin temp2\[2\] uses I/O standard 2.5 V located at F4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030631 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "temp2\[3\] 2.5 V E3 " "Pin temp2\[3\] uses I/O standard 2.5 V located at E3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030631 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "temp2\[4\] 2.5 V D5 " "Pin temp2\[4\] uses I/O standard 2.5 V located at D5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030631 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "temp2\[6\] 2.5 V E4 " "Pin temp2\[6\] uses I/O standard 2.5 V located at E4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030631 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "echo1 2.5 V C7 " "Pin echo1 uses I/O standard 2.5 V located at C7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030631 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "echo2 2.5 V J10 " "Pin echo2 uses I/O standard 2.5 V located at J10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1544377030631 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mahmoud/Desktop/LectureHall/output_files/LectureHall.fit.smsg " "Generated suppressed messages file C:/Users/mahmoud/Desktop/LectureHall/output_files/LectureHall.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1544377030794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 42 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1248 " "Peak virtual memory: 1248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544377031815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 09 19:37:11 2018 " "Processing ended: Sun Dec 09 19:37:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544377031815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544377031815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544377031815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1544377031815 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1544377037647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544377037653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 09 19:37:17 2018 " "Processing started: Sun Dec 09 19:37:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544377037653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1544377037653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LectureHall -c LectureHall " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LectureHall -c LectureHall" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1544377037653 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1544377040638 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1544377040830 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "724 " "Peak virtual memory: 724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544377042053 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 09 19:37:22 2018 " "Processing ended: Sun Dec 09 19:37:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544377042053 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544377042053 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544377042053 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1544377042053 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1544377042696 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1544377047908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544377047914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 09 19:37:27 2018 " "Processing started: Sun Dec 09 19:37:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544377047914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377047914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LectureHall -c LectureHall " "Command: quartus_sta LectureHall -c LectureHall" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377047915 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1544377048561 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377048747 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377048811 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377048811 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LectureHall.sdc " "Synopsys Design Constraints File file not found: 'LectureHall.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377049030 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377049030 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name delay\[0\] delay\[0\] " "create_clock -period 1.000 -name delay\[0\] delay\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544377049037 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544377049037 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377049037 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377049234 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377049235 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1544377049236 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1544377049280 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1544377049311 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377049320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -79.997 " "Worst-case setup slack is -79.997" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377049327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377049327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -79.997           -2855.713 CLK  " "  -79.997           -2855.713 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377049327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.072            -100.621 delay\[0\]  " "   -7.072            -100.621 delay\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377049327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377049327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.072 " "Worst-case hold slack is 0.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377049341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377049341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072               0.000 delay\[0\]  " "    0.072               0.000 delay\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377049341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 CLK  " "    0.343               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377049341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377049341 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377049348 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377049356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377049398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377049398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -248.525 CLK  " "   -3.000            -248.525 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377049398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -26.657 delay\[0\]  " "   -1.403             -26.657 delay\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377049398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377049398 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1544377049444 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377049479 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C7G " "Timing characteristics of device 10M50DAF484C7G are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377049479 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377055743 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377055928 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377055975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -72.802 " "Worst-case setup slack is -72.802" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377055981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377055981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -72.802           -2594.120 CLK  " "  -72.802           -2594.120 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377055981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.363             -90.267 delay\[0\]  " "   -6.363             -90.267 delay\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377055981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377055981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.018 " "Worst-case hold slack is 0.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377056000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377056000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018               0.000 delay\[0\]  " "    0.018               0.000 delay\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377056000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 CLK  " "    0.308               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377056000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377056000 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377056007 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377056014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377056021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377056021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -248.525 CLK  " "   -3.000            -248.525 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377056021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -26.657 delay\[0\]  " "   -1.403             -26.657 delay\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377056021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377056021 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1544377056062 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377056343 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377056351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -31.943 " "Worst-case setup slack is -31.943" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377056359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377056359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.943           -1076.333 CLK  " "  -31.943           -1076.333 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377056359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.274             -31.117 delay\[0\]  " "   -2.274             -31.117 delay\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377056359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377056359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377056373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377056373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 delay\[0\]  " "    0.148               0.000 delay\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377056373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 CLK  " "    0.150               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377056373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377056373 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377056382 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377056390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377056401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377056401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -183.607 CLK  " "   -3.000            -183.607 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377056401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -19.000 delay\[0\]  " "   -1.000             -19.000 delay\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544377056401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377056401 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377057715 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377057717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "825 " "Peak virtual memory: 825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544377057878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 09 19:37:37 2018 " "Processing ended: Sun Dec 09 19:37:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544377057878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544377057878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544377057878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377057878 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544377063417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544377063424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 09 19:37:43 2018 " "Processing started: Sun Dec 09 19:37:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544377063424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1544377063424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LectureHall -c LectureHall " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LectureHall -c LectureHall" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1544377063424 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "EDA Netlist Writer" 0 -1 1544377063963 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LectureHall.vho C:/Users/mahmoud/Desktop/LectureHall/simulation/modelsim/ simulation " "Generated file LectureHall.vho in folder \"C:/Users/mahmoud/Desktop/LectureHall/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544377064383 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "693 " "Peak virtual memory: 693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544377064492 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 09 19:37:44 2018 " "Processing ended: Sun Dec 09 19:37:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544377064492 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544377064492 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544377064492 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1544377064492 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 72 s " "Quartus Prime Full Compilation was successful. 0 errors, 72 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1544377065155 ""}
