
---------- Begin Simulation Statistics ----------
final_tick                               2161512418000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60823                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702140                       # Number of bytes of host memory used
host_op_rate                                    61019                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 38718.33                       # Real time elapsed on the host
host_tick_rate                               55826587                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354951611                       # Number of instructions simulated
sim_ops                                    2362560525                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.161512                       # Number of seconds simulated
sim_ticks                                2161512418000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.292168                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              292981669                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           335633398                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19494710                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        458233461                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          38836383                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       39309071                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          472688                       # Number of indirect misses.
system.cpu0.branchPred.lookups              583075670                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3961974                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801867                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13749607                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555046211                       # Number of branches committed
system.cpu0.commit.bw_lim_events             61849162                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419506                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      104782229                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224875238                       # Number of instructions committed
system.cpu0.commit.committedOps            2228682396                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4002387613                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.556838                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.311490                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2899747526     72.45%     72.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    679984916     16.99%     89.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    145325112      3.63%     93.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    146333693      3.66%     96.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     40973539      1.02%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15783143      0.39%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5290644      0.13%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      7099878      0.18%     98.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     61849162      1.55%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4002387613                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44165720                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150976551                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691559246                       # Number of loads committed
system.cpu0.commit.membars                    7608892                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608898      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238821783     55.59%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316825      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695361105     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264772328     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228682396                       # Class of committed instruction
system.cpu0.commit.refs                     960133457                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224875238                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228682396                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.939589                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.939589                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            688107810                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5763037                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           291425602                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2366557403                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1669007060                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1643294008                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13771287                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             10770221                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10462175                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  583075670                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                414704481                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2347903172                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              8872269                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          190                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2388368342                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 244                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          254                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39032856                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.135117                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1657222052                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         331818052                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.553459                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4024642340                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.594382                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.878193                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2316149631     57.55%     57.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1267569788     31.50%     89.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               266950611      6.63%     95.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               142111743      3.53%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14327458      0.36%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 9566913      0.24%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  347321      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809322      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3809553      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4024642340                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      290702247                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13948428                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               566338712                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.536349                       # Inst execution rate
system.cpu0.iew.exec_refs                  1008972442                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 274300046                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              567402799                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            733386418                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810940                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4375740                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           278961394                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2333413872                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            734672396                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         13014039                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2314528690                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2484973                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9760125                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13771287                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             16791185                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       239389                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        33864434                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        75438                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        24192                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8685163                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     41827172                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     10387183                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         24192                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1978684                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11969744                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                946889337                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2294418804                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.895360                       # average fanout of values written-back
system.cpu0.iew.wb_producers                847806726                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.531688                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2294588468                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2825123565                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1470481302                       # number of integer regfile writes
system.cpu0.ipc                              0.515573                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.515573                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611859      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1281395051     55.05%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18329161      0.79%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802465      0.16%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           742665253     31.91%     88.24% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          273738895     11.76%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2327542730                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 94                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               226                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4656078                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002000                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 812389     17.45%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3408051     73.20%     90.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               435636      9.36%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2324586901                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8684683592                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2294418758                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2438167867                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2321993584                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2327542730                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420288                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      104731472                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           299809                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           782                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     43046355                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4024642340                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.578323                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.797871                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2325181157     57.77%     57.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1187592379     29.51%     87.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          425728040     10.58%     97.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           67085662      1.67%     99.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11584748      0.29%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5014550      0.12%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1650220      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             520449      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             285135      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4024642340                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.539364                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         35768575                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4985435                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           733386418                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          278961394                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2898                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4315344587                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7680954                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              612962198                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421378242                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              26798427                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1685312935                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              21795890                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                72312                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2876823825                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2352730451                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1512152129                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1634567893                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              27967791                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13771287                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             77794523                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                90773879                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2876823785                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        233504                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8895                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 55505857                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8891                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6273965922                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4689235153                       # The number of ROB writes
system.cpu0.timesIdled                       54070966                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2865                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.636707                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17972901                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19194290                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1777501                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32580091                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            914062                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         924036                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9974                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35751295                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        46819                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801573                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1376549                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29518988                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3253754                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405407                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14941544                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130076373                       # Number of instructions committed
system.cpu1.commit.committedOps             133878129                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    677679966                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.197554                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.879729                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    622990880     91.93%     91.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26910341      3.97%     95.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8508447      1.26%     97.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8911621      1.32%     98.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2503306      0.37%     98.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       750324      0.11%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3537896      0.52%     99.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       313397      0.05%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3253754      0.48%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    677679966                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457335                       # Number of function calls committed.
system.cpu1.commit.int_insts                125282257                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36891655                       # Number of loads committed
system.cpu1.commit.membars                    7603276                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603276      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77457558     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40693228     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8123923      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133878129                       # Class of committed instruction
system.cpu1.commit.refs                      48817163                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130076373                       # Number of Instructions Simulated
system.cpu1.committedOps                    133878129                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.240183                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.240183                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            602306896                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               418733                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17280544                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             154592211                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17909821                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50158704                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1378055                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1123788                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8727527                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35751295                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19764463                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    657688014                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               146953                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     155850986                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3558014                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.052450                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          21013981                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18886963                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.228647                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         680481003                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.234618                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.674938                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               584755320     85.93%     85.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                54447285      8.00%     93.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                25151612      3.70%     97.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10331547      1.52%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5135385      0.75%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  594281      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   64648      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     158      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     767      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           680481003                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1142985                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1501587                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31545210                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.211623                       # Inst execution rate
system.cpu1.iew.exec_refs                    52043020                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12353042                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              514966951                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40201396                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802272                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1193005                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12687286                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          148807211                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39689978                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1520215                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            144247388                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2320543                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4134146                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1378055                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11141099                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        58896                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1095269                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        34402                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1740                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4997                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3309741                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       761778                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1740                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       513066                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        988521                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 83073125                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143145179                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.852900                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 70853043                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.210006                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143186362                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               179380545                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96258674                       # number of integer regfile writes
system.cpu1.ipc                              0.190833                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.190833                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603380      5.22%      5.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85691969     58.79%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43867326     30.09%     94.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8604782      5.90%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             145767603                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4159224                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028533                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 748225     17.99%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3063434     73.65%     91.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               347563      8.36%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             142323433                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         976461870                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143145167                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        163737776                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 137401399                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                145767603                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405812                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14929081                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           286463                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           405                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6213036                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    680481003                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.214213                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.688179                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          593055292     87.15%     87.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           55063865      8.09%     95.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18579047      2.73%     97.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6042703      0.89%     98.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5376351      0.79%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             911008      0.13%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             965089      0.14%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             334627      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             153021      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      680481003                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.213853                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23679211                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2203344                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40201396                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12687286                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    104                       # number of misc regfile reads
system.cpu1.numCycles                       681623988                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3641391378                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              553578670                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89331390                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              25802372                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                21185107                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4136066                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                64557                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            190414367                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             152555948                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          102464093                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53014039                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              19622579                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1378055                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             51295265                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13132703                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       190414355                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29867                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               624                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 52219356                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           624                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   823245664                       # The number of ROB reads
system.cpu1.rob.rob_writes                  300448425                       # The number of ROB writes
system.cpu1.timesIdled                          15952                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6195536                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                30511                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6489143                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              20249245                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12209437                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      24303104                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4174701                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       120828                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    123890029                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7679003                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    247786164                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7799831                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2161512418000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7290350                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5619733                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6473798                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              336                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            263                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4918138                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4918133                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7290350                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           486                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     36511587                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               36511587                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1141005824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1141005824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              532                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12209573                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12209573    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12209573                       # Request fanout histogram
system.membus.respLayer1.occupancy        64235430078                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         50086317056                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2161512418000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2161512418000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2161512418000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2161512418000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2161512418000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2161512418000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2161512418000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2161512418000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2161512418000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2161512418000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       480060125                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   711620561.630472                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       175500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1663931000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2157671937000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3840481000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2161512418000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    348348715                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       348348715                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    348348715                       # number of overall hits
system.cpu0.icache.overall_hits::total      348348715                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     66355765                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      66355765                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     66355765                       # number of overall misses
system.cpu0.icache.overall_misses::total     66355765                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 867717090496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 867717090496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 867717090496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 867717090496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    414704480                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    414704480                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    414704480                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    414704480                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.160007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.160007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.160007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.160007                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13076.740062                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13076.740062                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13076.740062                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13076.740062                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3637                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          384                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    58.661290                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           96                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     62582353                       # number of writebacks
system.cpu0.icache.writebacks::total         62582353                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3773379                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3773379                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3773379                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3773379                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     62582386                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     62582386                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     62582386                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     62582386                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 769985698498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 769985698498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 769985698498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 769985698498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.150908                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.150908                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.150908                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.150908                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12303.552928                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12303.552928                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12303.552928                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12303.552928                       # average overall mshr miss latency
system.cpu0.icache.replacements              62582353                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    348348715                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      348348715                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     66355765                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     66355765                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 867717090496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 867717090496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    414704480                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    414704480                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.160007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.160007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13076.740062                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13076.740062                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3773379                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3773379                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     62582386                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     62582386                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 769985698498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 769985698498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.150908                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.150908                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12303.552928                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12303.552928                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2161512418000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999977                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          410930739                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         62582353                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.566240                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999977                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        891991345                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       891991345                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2161512418000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    862162243                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       862162243                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    862162243                       # number of overall hits
system.cpu0.dcache.overall_hits::total      862162243                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     93748972                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      93748972                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     93748972                       # number of overall misses
system.cpu0.dcache.overall_misses::total     93748972                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2275433510947                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2275433510947                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2275433510947                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2275433510947                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    955911215                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    955911215                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    955911215                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    955911215                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.098073                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.098073                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.098073                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.098073                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24271.556929                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24271.556929                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24271.556929                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24271.556929                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     14753928                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1422435                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           273513                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          16508                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.942328                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    86.166404                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     57616569                       # number of writebacks
system.cpu0.dcache.writebacks::total         57616569                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     37591845                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     37591845                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     37591845                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     37591845                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     56157127                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     56157127                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     56157127                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     56157127                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 974471083869                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 974471083869                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 974471083869                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 974471083869                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058747                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058747                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058747                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058747                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17352.580802                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17352.580802                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17352.580802                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17352.580802                       # average overall mshr miss latency
system.cpu0.dcache.replacements              57616569                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    621507191                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      621507191                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     69637556                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     69637556                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1443390672500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1443390672500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    691144747                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    691144747                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100757                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100757                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20727.187389                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20727.187389                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     23897236                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     23897236                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     45740320                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     45740320                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 696876438500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 696876438500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066181                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066181                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15235.495478                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15235.495478                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    240655052                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     240655052                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     24111416                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     24111416                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 832042838447                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 832042838447                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264766468                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264766468                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.091067                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.091067                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 34508.252790                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34508.252790                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     13694609                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     13694609                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     10416807                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10416807                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 277594645369                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 277594645369                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039343                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039343                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26648.726944                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26648.726944                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3196                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3196                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2749                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2749                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     14341500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     14341500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.462405                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.462405                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5216.987996                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5216.987996                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2736                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2736                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       883000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       883000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002187                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002187                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 67923.076923                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67923.076923                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          142                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          142                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       707000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       707000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5873                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5873                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024178                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024178                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4978.873239                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4978.873239                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          142                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          142                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       566000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       566000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024178                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024178                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3985.915493                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3985.915493                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        34500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        34500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2335003                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2335003                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1466864                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1466864                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 130368606500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 130368606500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801867                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801867                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385827                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385827                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 88875.728425                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 88875.728425                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1466864                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1466864                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 128901742500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 128901742500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385827                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385827                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 87875.728425                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 87875.728425                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2161512418000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995483                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          922129691                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         57623762                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.002594                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995483                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999859                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999859                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1977073594                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1977073594                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2161512418000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            62423345                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            53228770                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7761                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              718842                       # number of demand (read+write) hits
system.l2.demand_hits::total                116378718                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           62423345                       # number of overall hits
system.l2.overall_hits::.cpu0.data           53228770                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7761                       # number of overall hits
system.l2.overall_hits::.cpu1.data             718842                       # number of overall hits
system.l2.overall_hits::total               116378718                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            159037                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4386889                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7979                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2952119                       # number of demand (read+write) misses
system.l2.demand_misses::total                7506024                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           159037                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4386889                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7979                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2952119                       # number of overall misses
system.l2.overall_misses::total               7506024                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  13414598998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 429156076496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    733409000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 302957522497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     746261606991                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  13414598998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 429156076496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    733409000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 302957522497                       # number of overall miss cycles
system.l2.overall_miss_latency::total    746261606991                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        62582382                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        57615659                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15740                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3670961                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            123884742                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       62582382                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       57615659                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15740                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3670961                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           123884742                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002541                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.076141                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.506925                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.804182                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060589                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002541                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.076141                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.506925                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.804182                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060589                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84348.918792                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97826.974080                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91917.408197                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102623.750092                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99421.692096                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84348.918792                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97826.974080                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91917.408197                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102623.750092                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99421.692096                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               3891                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        87                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      44.724138                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3953557                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5619733                       # number of writebacks
system.l2.writebacks::total                   5619733                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         162917                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          71740                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              234674                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        162917                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         71740                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             234674                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       159027                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4223972                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7972                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2880379                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7271350                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       159027                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4223972                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7972                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2880379                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4969190                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12240540                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  11823704499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 373509412496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    653443500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 266754947003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 652741507498                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  11823704499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 373509412496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    653443500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 266754947003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 419508683427                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1072250190925                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.073313                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.506480                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.784639                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.058694                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.073313                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.506480                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.784639                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.098806                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74350.295855                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88426.109950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81967.323131                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92611.058129                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89768.957277                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74350.295855                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88426.109950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81967.323131                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92611.058129                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 84421.944709                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87598.275152                       # average overall mshr miss latency
system.l2.replacements                       19839265                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     15164186                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         15164186                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     15164186                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     15164186                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108360753                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108360753                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108360753                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108360753                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4969190                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4969190                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 419508683427                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 419508683427                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 84421.944709                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 84421.944709                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 44                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       119000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       119000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.884615                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.700000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.785714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5173.913043                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2704.545455                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            44                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       461500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       417500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       879000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.884615                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.700000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.785714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20065.217391                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19880.952381                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19977.272727                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.952381                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.961538                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         1475                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         1180                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        99500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       414000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       513500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.952381                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.961538                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20700                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20540                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8980599                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           308431                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               9289030                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2919592                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2176572                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5096164                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 285610171998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 223000733498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  508610905496                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11900191                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2485003                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          14385194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.245340                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.875883                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.354265                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97825.371490                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102455.022622                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99802.695811                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       119937                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        61364                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           181301                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2799655                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2115208                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4914863                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 246783205498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 195058801501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 441842006999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.235261                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.851189                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.341661                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88147.720165                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92217.314562                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89899.150190                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      62423345                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7761                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           62431106                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       159037                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7979                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           167016                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  13414598998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    733409000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  14148007998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     62582382                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15740                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62598122                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002541                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.506925                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002668                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84348.918792                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91917.408197                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84710.494791                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       159027                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7972                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       166999                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  11823704499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    653443500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12477147999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002541                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.506480                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002668                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74350.295855                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81967.323131                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74713.908461                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     44248171                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       410411                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          44658582                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1467297                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       775547                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2242844                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 143545904498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  79956788999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 223502693497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     45715468                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1185958                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      46901426                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.032096                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.653941                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.047820                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97830.162876                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103097.283593                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99651.466396                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        42980                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        10376                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        53356                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1424317                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       765171                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2189488                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 126726206998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  71696145502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 198422352500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.031156                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.645192                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.046683                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88973.316332                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93699.507041                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90625.001142                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           72                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                74                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          585                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           43                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             628                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     11395000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       877500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12272500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          657                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           45                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           702                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.890411                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.955556                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.894587                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 19478.632479                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 20406.976744                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19542.197452                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          129                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           14                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          143                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          456                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           29                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          485                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8907498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       573000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      9480498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.694064                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.644444                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.690883                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19533.986842                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19758.620690                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19547.418557                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2161512418000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2161512418000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999957                       # Cycle average of tags in use
system.l2.tags.total_refs                   252081384                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19839481                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.706047                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.173379                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.452686                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.408986                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004343                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.325371                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.635191                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.533959                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.038323                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.147015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.020709                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.259925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.156250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1999123265                       # Number of tag accesses
system.l2.tags.data_accesses               1999123265                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2161512418000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      10177664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     270474304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        510208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     184419008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    315761728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          781342912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     10177664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       510208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10687872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    359662912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       359662912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         159026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4226161                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7972                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2881547                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4933777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12208483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5619733                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5619733                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4708585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        125131969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           236042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         85319430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    146083698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             361479724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4708585                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       236042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4944627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      166394099                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            166394099                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      166394099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4708585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       125131969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          236042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        85319430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    146083698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            527873823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5454699.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    159025.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4029159.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7972.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2809607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4926608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014311490250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       334259                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       334259                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            26077869                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5133637                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12208483                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5619733                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12208483                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5619733                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 276112                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                165034                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            612537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            613901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            751002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1420778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            769178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            850921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            746528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            751663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            819388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            698797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           678055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           636766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           719535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           632859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           599922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           630541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            288785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            289249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            343896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            339282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            392225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            407659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            387610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            398274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            399441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            365355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           338969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           305286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           314516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           306401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           283936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           293786                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 393440128558                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                59661855000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            617172084808                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32972.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51722.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7417481                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2905314                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12208483                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5619733                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4226720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2696535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1326793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1070014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  916359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  472052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  351125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  280337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  203291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  127877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  90315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  69429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  48153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  25752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  13210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   7965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  34434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  38554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 139026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 271137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 318256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 339556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 350076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 353802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 356602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 358085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 362948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 381472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 364815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 362424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 353074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 343901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 341963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 344902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7064236                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    157.521442                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   104.955137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   198.315135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4542952     64.31%     64.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1215972     17.21%     81.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       549294      7.78%     89.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       327639      4.64%     93.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       119215      1.69%     95.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        58726      0.83%     96.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        32419      0.46%     96.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        26722      0.38%     97.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       191297      2.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7064236                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       334259                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.697848                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.974097                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    505.732907                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       334258    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::278528-294911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        334259                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       334259                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.318693                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.297636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.869321                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           288597     86.34%     86.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4962      1.48%     87.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26885      8.04%     95.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9318      2.79%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3167      0.95%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              975      0.29%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              248      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               67      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               28      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        334259                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              763671744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                17671168                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               349098880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               781342912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            359662912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       353.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       161.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    361.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    166.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2161512323000                       # Total gap between requests
system.mem_ctrls.avgGap                     121241.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     10177600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    257866176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       510208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    179814848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    315302912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    349098880                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4708554.952192737721                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 119298956.532758623362                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 236042.132236318255                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 83189366.159820050001                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 145871432.139049589634                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 161506765.861198961735                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       159026                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4226161                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7972                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2881547                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4933777                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5619733                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5244363360                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 200209597964                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    317819411                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 147726100635                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 263674203438                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 51433727434395                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32978.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47373.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39866.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51266.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53442.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9152343.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    59.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24200408820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12862807155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         38669261820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13612141800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     170627751840.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     439663683720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     459777666720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1159413721875                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        536.390035                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1190234008331                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  72177560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 899100849669                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          26238307620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13945968465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         46527867120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14861235600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     170627751840.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     643114642710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     288450543360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1203766316715                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        556.909276                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 742762817039                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  72177560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1346572040961                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20923530063.218391                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   100699800769.432404                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     94.25%     94.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 784413430500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   341165302500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1820347115500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2161512418000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19747426                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19747426                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19747426                       # number of overall hits
system.cpu1.icache.overall_hits::total       19747426                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17037                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17037                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17037                       # number of overall misses
system.cpu1.icache.overall_misses::total        17037                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    898748500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    898748500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    898748500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    898748500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19764463                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19764463                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19764463                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19764463                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000862                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000862                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000862                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000862                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 52752.744028                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 52752.744028                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 52752.744028                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 52752.744028                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15708                       # number of writebacks
system.cpu1.icache.writebacks::total            15708                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1297                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1297                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1297                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1297                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15740                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15740                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15740                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15740                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    843039000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    843039000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    843039000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    843039000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000796                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000796                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000796                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000796                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 53560.292249                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53560.292249                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 53560.292249                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53560.292249                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15708                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19747426                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19747426                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17037                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17037                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    898748500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    898748500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19764463                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19764463                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000862                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000862                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 52752.744028                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 52752.744028                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1297                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1297                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15740                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15740                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    843039000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    843039000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000796                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000796                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 53560.292249                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53560.292249                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2161512418000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.194316                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19630522                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15708                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1249.714922                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        353454500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.194316                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974822                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974822                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         39544666                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        39544666                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2161512418000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37885727                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37885727                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37885727                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37885727                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8616145                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8616145                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8616145                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8616145                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 784582245984                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 784582245984                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 784582245984                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 784582245984                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46501872                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46501872                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46501872                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46501872                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.185286                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.185286                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.185286                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.185286                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 91059.545305                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 91059.545305                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 91059.545305                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 91059.545305                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3951999                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       866901                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            59435                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          11077                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    66.492790                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    78.261352                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3670780                       # number of writebacks
system.cpu1.dcache.writebacks::total          3670780                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6284487                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6284487                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6284487                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6284487                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2331658                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2331658                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2331658                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2331658                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 200242000558                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 200242000558                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 200242000558                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 200242000558                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050141                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050141                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050141                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050141                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85879.661836                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85879.661836                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85879.661836                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85879.661836                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3670780                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33206304                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33206304                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5172087                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5172087                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 403012398500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 403012398500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38378391                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38378391                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.134766                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.134766                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77920.653404                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77920.653404                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3985896                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3985896                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1186191                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1186191                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  87067032500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  87067032500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030908                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030908                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 73400.516864                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 73400.516864                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4679423                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4679423                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3444058                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3444058                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 381569847484                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 381569847484                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8123481                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8123481                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.423963                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.423963                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 110790.772828                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 110790.772828                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2298591                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2298591                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1145467                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1145467                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 113174968058                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 113174968058                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.141007                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.141007                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 98802.469262                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98802.469262                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          320                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          320                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          149                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          149                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6464500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6464500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.317697                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.317697                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43385.906040                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43385.906040                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          104                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          104                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3192500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3192500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.095949                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095949                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 70944.444444                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70944.444444                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          330                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          330                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          124                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          124                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1089000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1089000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          454                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          454                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.273128                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.273128                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8782.258065                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8782.258065                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          124                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          124                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       966000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       966000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.273128                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.273128                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7790.322581                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7790.322581                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2454925                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2454925                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346648                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346648                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 119463576500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 119463576500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801573                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801573                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354234                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354234                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88711.806278                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88711.806278                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346648                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346648                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118116928500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118116928500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354234                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354234                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87711.806278                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87711.806278                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2161512418000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.013601                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44017377                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3678194                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.967117                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        353466000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.013601                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.906675                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.906675                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104286956                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104286956                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2161512418000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         109500315                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20783919                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    108721214                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14219532                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8490663                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             345                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           264                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            609                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         14399120                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        14399120                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62598126                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     46902190                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          702                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          702                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    187747120                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    172857057                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        47188                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11020311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             371671676                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   8010542976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7374862272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2012672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    469871232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            15857289152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        28345153                       # Total snoops (count)
system.tol2bus.snoopTraffic                 360603584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        152230686                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.079583                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.274046                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              140251616     92.13%     92.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11848316      7.78%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 125658      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   5096      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          152230686                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       247778491482                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       86440199503                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       93948828197                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5519100620                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          23633453                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3232047907000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 147285                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703860                       # Number of bytes of host memory used
host_op_rate                                   147646                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21055.25                       # Real time elapsed on the host
host_tick_rate                               50844113                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3101122102                       # Number of instructions simulated
sim_ops                                    3108732430                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070535                       # Number of seconds simulated
sim_ticks                                1070535489000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            97.698568                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              167835700                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           171789314                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6991637                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        186182068                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              7967                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          11963                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            3996                       # Number of indirect misses.
system.cpu0.branchPred.lookups              189808013                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1545                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           766                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6989746                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 122615063                       # Number of branches committed
system.cpu0.commit.bw_lim_events             30493475                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2849                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      166487117                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           541879092                       # Number of instructions committed
system.cpu0.commit.committedOps             541879727                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2104804389                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.257449                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.237479                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1975442881     93.85%     93.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     26926612      1.28%     95.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     40257114      1.91%     97.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5127238      0.24%     97.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1944276      0.09%     97.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2167899      0.10%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       621484      0.03%     97.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     21823410      1.04%     98.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     30493475      1.45%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2104804389                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10448                       # Number of function calls committed.
system.cpu0.commit.int_insts                538730892                       # Number of committed integer instructions.
system.cpu0.commit.loads                    166732560                       # Number of loads committed
system.cpu0.commit.membars                        997                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1048      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       372103047     68.67%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             238      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      166733270     30.77%     99.44% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3041006      0.56%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        541879727                       # Class of committed instruction
system.cpu0.commit.refs                     169774370                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  541879092                       # Number of Instructions Simulated
system.cpu0.committedOps                    541879727                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.935485                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.935485                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1742455602                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1965                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           147238019                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             752501513                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                89726659                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                255177021                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6990255                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3727                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             36565422                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  189808013                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                170817103                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1950011566                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2082544                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     847577323                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               13984292                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.089005                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         173911220                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         167843667                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.397447                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2130914959                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.397753                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.717299                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1508309125     70.78%     70.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               433170000     20.33%     91.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               172884419      8.11%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6554749      0.31%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5491337      0.26%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   24917      0.00%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 4478667      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     437      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1308      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2130914959                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     212                       # number of floating regfile writes
system.cpu0.idleCycles                        1642017                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7281351                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               140744910                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.433750                       # Inst execution rate
system.cpu0.iew.exec_refs                   487703928                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3081095                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              165934929                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            217810151                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2018                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5247678                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3869412                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          703781201                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            484622833                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6298221                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            924996398                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1741859                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1077687589                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6990255                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1080093524                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     30617438                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            1469                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          455                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           47                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     51077591                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       827602                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           455                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1515142                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5766209                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                535822535                       # num instructions consuming a value
system.cpu0.iew.wb_count                    626936526                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.737788                       # average fanout of values written-back
system.cpu0.iew.wb_producers                395323226                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.293983                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     628414011                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1135516343                       # number of integer regfile reads
system.cpu0.int_regfile_writes              484594533                       # number of integer regfile writes
system.cpu0.ipc                              0.254098                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.254098                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1311      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            439449303     47.19%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 984      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  252      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           488657485     52.47%     99.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3184963      0.34%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             58      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             931294618                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    320                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                640                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          318                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               327                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   60494815                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.064958                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                4497857      7.44%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      7.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              55995854     92.56%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1104      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             991787802                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4060305964                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    626936208                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        865682606                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 703778096                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                931294618                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3105                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      161901477                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6307593                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           256                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    102883604                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2130914959                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.437040                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.153052                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1736698329     81.50%     81.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          178257108      8.37%     89.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           75673497      3.55%     93.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           35087676      1.65%     95.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           56739134      2.66%     97.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           31146695      1.46%     99.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           10166654      0.48%     99.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            4429375      0.21%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            2716491      0.13%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2130914959                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.436703                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          3741484                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1280484                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           217810151                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3869412                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    586                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      2132556976                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8514002                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             1262272091                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            416228836                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              43302160                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               109879890                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             464668618                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               477645                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            974217774                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             726739012                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          560569559                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                265857239                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3251355                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6990255                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            485820133                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               144340731                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       974217462                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         95351                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1242                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                216056138                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1234                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2782674625                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1442863452                       # The number of ROB writes
system.cpu0.timesIdled                          17064                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  263                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.994407                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               69824970                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            74286303                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9083169                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        106283421                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              6413                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          40298                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           33885                       # Number of indirect misses.
system.cpu1.branchPred.lookups              110529700                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          293                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           459                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          9082928                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  46600791                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11633982                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2586                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      182455810                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           204291399                       # Number of instructions committed
system.cpu1.commit.committedOps             204292178                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    699267311                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.292152                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.222569                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    633101218     90.54%     90.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27869015      3.99%     94.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14921812      2.13%     96.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4444332      0.64%     97.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2102579      0.30%     97.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2158879      0.31%     97.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       278482      0.04%     97.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2757012      0.39%     98.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11633982      1.66%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    699267311                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4160                       # Number of function calls committed.
system.cpu1.commit.int_insts                201144833                       # Number of committed integer instructions.
system.cpu1.commit.loads                     53899084                       # Number of loads committed
system.cpu1.commit.membars                       1137                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1137      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       146695285     71.81%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       53899543     26.38%     98.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3695973      1.81%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        204292178                       # Class of committed instruction
system.cpu1.commit.refs                      57595516                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  204291399                       # Number of Instructions Simulated
system.cpu1.committedOps                    204292178                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.576173                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.576173                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            434164910                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  263                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            59469521                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             435304262                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                65564749                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                212279357                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               9095822                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1030                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9222696                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  110529700                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 77197889                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    641447818                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2918251                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     507121530                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               18192126                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.151290                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          79783653                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          69831383                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.694134                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         730327534                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.694380                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.027539                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               406543453     55.67%     55.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               205146797     28.09%     83.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                89739645     12.29%     96.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 9259808      1.27%     97.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11510378      1.58%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   88083      0.01%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 8038816      1.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      49      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     505      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           730327534                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         253878                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             9610736                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                66108707                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.441530                       # Inst execution rate
system.cpu1.iew.exec_refs                   102073780                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4160496                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              173663816                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            101725233                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1592                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12395702                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7204775                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          384901573                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             97913284                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          7660306                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            322573460                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1123341                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            161217004                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               9095822                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            162908683                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      3008673                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          569292                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         2852                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        12735                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     47826149                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3508343                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         12735                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4037363                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       5573373                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                242476229                       # num instructions consuming a value
system.cpu1.iew.wb_count                    294772951                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.731966                       # average fanout of values written-back
system.cpu1.iew.wb_producers                177484277                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.403477                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     296008155                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               417086612                       # number of integer regfile reads
system.cpu1.int_regfile_writes              225742460                       # number of integer regfile writes
system.cpu1.ipc                              0.279629                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.279629                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1327      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            224556064     68.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                3815      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     68.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           101145749     30.63%     98.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4526651      1.37%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             330233766                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4800141                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.014536                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 998664     20.80%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3801069     79.19%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  408      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             335032580                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1397160820                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    294772951                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        565523686                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 384898668                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                330233766                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2905                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      180609395                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1565613                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           319                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    122572593                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    730327534                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.452172                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.001545                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          547559526     74.97%     74.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          105447768     14.44%     89.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           41470339      5.68%     95.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           15794353      2.16%     97.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           12236095      1.68%     98.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3904021      0.53%     99.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2175025      0.30%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             975630      0.13%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             764777      0.10%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      730327534                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.452015                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         14406633                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2326009                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           101725233                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7204775                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    190                       # number of misc regfile reads
system.cpu1.numCycles                       730581412                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1410378006                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              352972275                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            153997237                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               8926130                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                75903867                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              73424275                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               501253                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            559623611                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             416021926                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          318080595                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                207863309                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3220227                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               9095822                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             84430612                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               164083358                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       559623611                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         61649                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1407                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 37972051                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1409                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1074380927                       # The number of ROB reads
system.cpu1.rob.rob_writes                  804597792                       # The number of ROB writes
system.cpu1.timesIdled                           2448                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         39721771                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               501322                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            42526067                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             119261289                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     72873049                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     145436627                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       986614                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       300267                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     47979724                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     39389745                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     95960926                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       39690012                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1070535489000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           72776280                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1170757                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict         71393125                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1265                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            451                       # Transaction distribution
system.membus.trans_dist::ReadExReq             94747                       # Transaction distribution
system.membus.trans_dist::ReadExResp            94742                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      72776280                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    218307649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              218307649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   4738673984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4738673984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1247                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          72872743                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                72872743    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            72872743                       # Request fanout histogram
system.membus.respLayer1.occupancy       379550953552                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             35.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        167850343316                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1070535489000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1070535489000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1070535489000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1070535489000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1070535489000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1070535489000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1070535489000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1070535489000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1070535489000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1070535489000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 42                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           21                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    202714833.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   114361034.584046                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           21    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      1344500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    269911500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             21                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1066278477500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4257011500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1070535489000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    170799978                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       170799978                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    170799978                       # number of overall hits
system.cpu0.icache.overall_hits::total      170799978                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        17125                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         17125                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        17125                       # number of overall misses
system.cpu0.icache.overall_misses::total        17125                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1300372000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1300372000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1300372000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1300372000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    170817103                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    170817103                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    170817103                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    170817103                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000100                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000100                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000100                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000100                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75934.131387                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75934.131387                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75934.131387                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75934.131387                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1689                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               44                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    38.386364                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15467                       # number of writebacks
system.cpu0.icache.writebacks::total            15467                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1658                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1658                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1658                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1658                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15467                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15467                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15467                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15467                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1183994000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1183994000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1183994000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1183994000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000091                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000091                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000091                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000091                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76549.686429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76549.686429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76549.686429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76549.686429                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15467                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    170799978                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      170799978                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        17125                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        17125                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1300372000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1300372000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    170817103                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    170817103                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000100                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000100                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75934.131387                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75934.131387                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1658                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1658                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15467                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15467                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1183994000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1183994000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76549.686429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76549.686429                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1070535489000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          170815806                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15499                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         11021.085618                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        341649673                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       341649673                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1070535489000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    129198509                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       129198509                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    129198509                       # number of overall hits
system.cpu0.dcache.overall_hits::total      129198509                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     69660181                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      69660181                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     69660181                       # number of overall misses
system.cpu0.dcache.overall_misses::total     69660181                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 5377340639961                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 5377340639961                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 5377340639961                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 5377340639961                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    198858690                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    198858690                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    198858690                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    198858690                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.350300                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.350300                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.350300                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.350300                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 77193.894170                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 77193.894170                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 77193.894170                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 77193.894170                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   1447234491                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       119290                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         31136770                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2651                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.479917                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    44.998114                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     39804317                       # number of writebacks
system.cpu0.dcache.writebacks::total         39804317                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     29854294                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     29854294                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     29854294                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     29854294                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39805887                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39805887                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39805887                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39805887                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3549877129278                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3549877129278                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3549877129278                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3549877129278                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.200172                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.200172                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.200172                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.200172                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 89179.701718                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89179.701718                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 89179.701718                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89179.701718                       # average overall mshr miss latency
system.cpu0.dcache.replacements              39804317                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    127171571                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      127171571                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     68646847                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     68646847                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 5299168336500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 5299168336500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    195818418                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    195818418                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.350564                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.350564                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 77194.635560                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 77194.635560                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     28946430                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     28946430                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     39700417                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     39700417                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 3542500796500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 3542500796500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.202741                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.202741                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 89230.820837                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89230.820837                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2026938                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2026938                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1013334                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1013334                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  78172303461                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  78172303461                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3040272                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3040272                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.333304                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.333304                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 77143.669768                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77143.669768                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       907864                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       907864                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       105470                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       105470                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   7376332778                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   7376332778                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.034691                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.034691                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 69937.733744                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69937.733744                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          707                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          707                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          160                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          160                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6370500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6370500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          867                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          867                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.184544                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.184544                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 39815.625000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 39815.625000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          151                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          151                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       220000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       220000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010381                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010381                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24444.444444                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24444.444444                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          539                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          539                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          227                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          227                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       940000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       940000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          766                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          766                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.296345                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.296345                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4140.969163                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4140.969163                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          227                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          227                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       713000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       713000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.296345                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.296345                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3140.969163                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3140.969163                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          662                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            662                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          104                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          104                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       459500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       459500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          766                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          766                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.135770                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.135770                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4418.269231                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4418.269231                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            7                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            7                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           97                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           97                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       334500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       334500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.126632                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.126632                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3448.453608                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3448.453608                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1070535489000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999584                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          169008777                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         39805028                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.245915                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999584                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        437527174                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       437527174                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1070535489000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                1389                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             6083278                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 208                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1205948                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7290823                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               1389                       # number of overall hits
system.l2.overall_hits::.cpu0.data            6083278                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                208                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1205948                       # number of overall hits
system.l2.overall_hits::total                 7290823                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             14078                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          33720481                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2180                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6947318                       # number of demand (read+write) misses
system.l2.demand_misses::total               40684057                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            14078                       # number of overall misses
system.l2.overall_misses::.cpu0.data         33720481                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2180                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6947318                       # number of overall misses
system.l2.overall_misses::total              40684057                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1144018000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3402053890150                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    190735000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 766084980504                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     4169473623654                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1144018000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3402053890150                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    190735000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 766084980504                       # number of overall miss cycles
system.l2.overall_miss_latency::total    4169473623654                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15467                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        39803759                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2388                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         8153266                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             47974880                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15467                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       39803759                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2388                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        8153266                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            47974880                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.910196                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.847168                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.912898                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.852090                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.848028                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.910196                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.847168                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.912898                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.852090                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.848028                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81262.821423                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100889.838735                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87493.119266                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110270.608097                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102484.214484                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81262.821423                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100889.838735                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87493.119266                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110270.608097                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102484.214484                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             652065                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     21825                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.876976                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  31971263                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1170757                       # number of writebacks
system.l2.writebacks::total                   1170757                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1320308                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          39093                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1359428                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1320308                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         39093                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1359428                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        14058                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     32400173                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2173                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6908225                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          39324629                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        14058                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     32400173                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2173                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6908225                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     33811565                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         73136194                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1002806000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 3005328903747                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    168490502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 694535656514                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3701035856763                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1002806000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 3005328903747                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    168490502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 694535656514                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2730905924507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 6431941781270                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.908903                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.813998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.909966                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.847295                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.819692                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.908903                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.813998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.909966                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.847295                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.524469                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71333.475601                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92756.569656                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77538.196963                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100537.497912                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94114.959273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71333.475601                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92756.569656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77538.196963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100537.497912                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80768.397574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87944.715598                       # average overall mshr miss latency
system.l2.replacements                      111962862                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1309895                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1309895                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1309895                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1309895                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     45682271                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         45682271                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     45682273                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     45682273                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     33811565                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       33811565                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2730905924507                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2730905924507                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80768.397574                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80768.397574                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             100                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  107                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           377                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            62                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                439                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2714000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       390000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3104000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          477                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           69                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              546                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.790356                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.898551                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.804029                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7198.938992                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  6290.322581                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7070.615034                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          375                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           60                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           435                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      7558500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1262000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      8820500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.786164                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.869565                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.796703                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20156                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21033.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20277.011494                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           34                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               35                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           34                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           35                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        22500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       670000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       692500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        22500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19705.882353                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19785.714286                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            38855                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            42789                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 81644                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          65752                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          63532                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              129284                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6769471500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6542373000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13311844500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       104607                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       106321                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            210928                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.628562                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.597549                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.612930                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102954.609746                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102977.601838                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102965.908388                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        17285                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        17257                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            34542                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        48467                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        46275                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          94742                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5157091000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   4974952000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10132043000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.463325                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.435239                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.449167                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 106404.171911                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 107508.417072                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106943.520297                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          1389                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           208                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1597                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        14078                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2180                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16258                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1144018000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    190735000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1334753000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15467                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2388                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17855                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.910196                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.912898                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.910557                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81262.821423                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87493.119266                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82098.228564                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            27                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        14058                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2173                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16231                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1002806000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    168490502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1171296502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.908903                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.909966                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.909045                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71333.475601                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77538.196963                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72164.161296                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      6044423                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1163159                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7207582                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     33654729                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      6883786                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        40538515                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 3395284418650                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 759542607504                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 4154827026154                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     39699152                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      8046945                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      47746097                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.847744                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.855453                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.849044                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100885.804745                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110337.916882                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102490.854097                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1303023                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        21836                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1324859                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     32351706                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      6861950                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     39213656                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 3000171812747                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 689560704514                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 3689732517261                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.814922                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.852740                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.821296                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92736.123800                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100490.488056                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94093.050576                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1070535489000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1070535489000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   127185066                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 111962926                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.135957                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.061893                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.007648                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.546388                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002200                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.149189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.232682                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.407217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.211662                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.033581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.347386                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 871707574                       # Number of tag accesses
system.l2.tags.data_accesses                871707574                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1070535489000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        899712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    2075037056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        139072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     442155392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   2145514176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4663745408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       899712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       139072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1038784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     74928448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        74928448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          14058                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       32422454                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6908678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     33523659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            72871022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1170757                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1170757                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           840432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1938316924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           129909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        413022638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2004150444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4356460347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       840432                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       129909                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           970341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       69991559                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             69991559                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       69991559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          840432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1938316924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          129909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       413022638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2004150444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4426451906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1100825.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     14058.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  32351019.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2173.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6824102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  33505726.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.062774967250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        67657                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        67657                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           115176724                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1038144                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    72871022                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1170759                       # Number of write requests accepted
system.mem_ctrls.readBursts                  72871022                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1170759                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 173944                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 69934                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           3057799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3168960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2789486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2594311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           7212293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           9489037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           6999052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           6095117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5057889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5034908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          4496837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2919171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4423032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3743476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2725224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2890486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             69224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             79182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             69732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             77826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             72946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             61178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             61107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            70340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            65562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            79571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            73218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            64839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            66910                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 2373477704530                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               363485390000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            3736547917030                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32648.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51398.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 51611062                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  799825                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.66                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              72871022                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1170759                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7634351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                10350681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                10492361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 9346437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 7994384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 6871198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 5492616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 4166478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 3099907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2338900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1714276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1298003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 819868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 494500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 297617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 165390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  83166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  32443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  54291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  61358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  66015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  69405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  71927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  73167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  73531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  74802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  80986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  72381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  71193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  70367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  69467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  69037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  69055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     21387020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.837921                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   132.833602                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   264.258507                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     11479699     53.68%     53.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3818998     17.86%     71.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2027959      9.48%     81.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1176480      5.50%     86.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       673644      3.15%     89.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       504687      2.36%     92.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       322886      1.51%     93.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       261142      1.22%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1121525      5.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     21387020                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        67657                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1074.494760                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    119.854685                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  37936.765631                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-131071        67625     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.04858e+06-1.17965e+06           16      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.09715e+06-2.22822e+06           16      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         67657                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        67657                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.270763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.249493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.891714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            60221     89.01%     89.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1322      1.95%     90.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3424      5.06%     96.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1619      2.39%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              628      0.93%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              229      0.34%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               85      0.13%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               47      0.07%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               29      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               20      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               13      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         67657                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             4652612992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                11132416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                70453184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              4663745408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             74928576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4346.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        65.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4356.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     69.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    33.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1070535485500                       # Total gap between requests
system.mem_ctrls.avgGap                      14458.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       899712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   2070465216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       139072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    436742528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   2144366464                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     70453184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 840431.736495192396                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1934046313.526743650436                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 129908.817997158418                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 407966417.262790977955                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2003078352.874670505524                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 65811161.539176210761                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        14058                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     32422454                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2173                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6908678                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     33523659                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1170759                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    421203031                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1658409797225                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     78146265                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 408354458710                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1669284311799                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25801304835437                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29961.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51150.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35962.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59107.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49794.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  22038100.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          71409688980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          37955146020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        223417904220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2855162520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     84506853600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     479786818200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7054622880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       906986196420                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        847.226650                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  13698023065                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35747400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1021090065935                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          81293648100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          43208594880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        295639232700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2891175300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     84506853600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     482255165010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4976015040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       994770684630                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        929.227190                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8469472687                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35747400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1026318616313                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                320                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          161                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4380402875.776398                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8820697060.989664                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          161    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       101000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  23101071000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            161                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   365290626000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 705244863000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1070535489000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     77195425                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        77195425                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     77195425                       # number of overall hits
system.cpu1.icache.overall_hits::total       77195425                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2464                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2464                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2464                       # number of overall misses
system.cpu1.icache.overall_misses::total         2464                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    204646000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    204646000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    204646000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    204646000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     77197889                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     77197889                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     77197889                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     77197889                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000032                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000032                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 83054.383117                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 83054.383117                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 83054.383117                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 83054.383117                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2388                       # number of writebacks
system.cpu1.icache.writebacks::total             2388                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           76                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           76                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           76                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           76                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2388                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2388                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2388                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2388                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    197199000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    197199000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    197199000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    197199000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 82579.145729                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 82579.145729                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 82579.145729                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 82579.145729                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2388                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     77195425                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       77195425                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2464                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2464                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    204646000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    204646000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     77197889                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     77197889                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 83054.383117                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 83054.383117                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           76                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           76                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2388                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2388                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    197199000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    197199000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 82579.145729                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 82579.145729                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1070535489000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           77330457                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2420                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         31954.734298                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        154398166                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       154398166                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1070535489000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     61748479                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        61748479                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     61748479                       # number of overall hits
system.cpu1.dcache.overall_hits::total       61748479                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     18601415                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      18601415                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     18601415                       # number of overall misses
system.cpu1.dcache.overall_misses::total     18601415                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1495591838743                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1495591838743                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1495591838743                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1495591838743                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     80349894                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     80349894                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     80349894                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     80349894                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.231505                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.231505                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.231505                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.231505                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 80402.046766                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80402.046766                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 80402.046766                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80402.046766                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    197100947                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        24662                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3166189                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            387                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.251795                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    63.726098                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8153550                       # number of writebacks
system.cpu1.dcache.writebacks::total          8153550                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     10446304                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10446304                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     10446304                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10446304                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      8155111                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8155111                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      8155111                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8155111                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 796652032349                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 796652032349                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 796652032349                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 796652032349                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.101495                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.101495                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.101495                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.101495                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97687.454205                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97687.454205                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97687.454205                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97687.454205                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8153550                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     59064939                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       59064939                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     17589782                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     17589782                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1418350640000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1418350640000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     76654721                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     76654721                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.229468                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.229468                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 80634.918614                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 80634.918614                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      9540909                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      9540909                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      8048873                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      8048873                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 789437013500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 789437013500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.105002                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.105002                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 98080.441013                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98080.441013                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2683540                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2683540                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1011633                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1011633                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  77241198743                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  77241198743                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3695173                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3695173                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.273771                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.273771                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 76352.984475                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 76352.984475                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       905395                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       905395                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       106238                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       106238                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   7215018849                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   7215018849                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028750                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028750                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 67913.730012                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67913.730012                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          672                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          672                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          150                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          150                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     12910500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     12910500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.182482                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.182482                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        86070                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        86070                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           69                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           69                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           81                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           81                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      6898500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6898500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098540                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098540                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 85166.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 85166.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          576                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          576                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          224                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          224                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1861000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1861000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          800                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          800                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.280000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.280000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8308.035714                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8308.035714                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          224                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          224                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1637000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1637000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.280000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.280000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7308.035714                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7308.035714                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          310                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            310                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          149                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          149                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       811500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       811500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          459                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          459                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.324619                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.324619                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5446.308725                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5446.308725                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          149                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          149                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       662500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       662500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.324619                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.324619                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4446.308725                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4446.308725                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1070535489000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.996032                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           69908083                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8155005                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.572414                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.996032                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999876                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999876                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        168858929                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       168858929                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1070535489000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47766707                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2480652                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     46665827                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       110792106                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         57674332                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1372                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           451                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1823                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           211123                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          211123                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17855                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     47748852                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        46401                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    119414780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     24462492                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             143930837                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1979776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5094916928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       305664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1043636224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6140838592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       169641388                       # Total snoops (count)
system.tol2bus.snoopTraffic                  75117312                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        217620202                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.188302                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.394467                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              176942133     81.31%     81.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1               40377802     18.55%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 300267      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          217620202                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        95958904051                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       59717238707                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23212975                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       12239599805                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3587988                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
