{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 29 17:41:33 2024 " "Info: Processing started: Sun Sep 29 17:41:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off exercise2 -c exercise2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exercise2 -c exercise2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Info: Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 7 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register result1\[0\]~reg0 result2\[15\]~reg0 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"result1\[0\]~reg0\" and destination register \"result2\[15\]~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.591 ns + Longest register register " "Info: + Longest register to register delay is 1.591 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns result1\[0\]~reg0 1 REG LCFF_X34_Y9_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y9_N3; Fanout = 3; REG Node = 'result1\[0\]~reg0'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { result1[0]~reg0 } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.350 ns) 0.818 ns Add0~2 2 COMB LCCOMB_X35_Y9_N0 2 " "Info: 2: + IC(0.468 ns) + CELL(0.350 ns) = 0.818 ns; Loc. = LCCOMB_X35_Y9_N0; Fanout = 2; COMB Node = 'Add0~2'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { result1[0]~reg0 Add0~2 } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.853 ns Add0~6 3 COMB LCCOMB_X35_Y9_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.853 ns; Loc. = LCCOMB_X35_Y9_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~2 Add0~6 } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.888 ns Add0~10 4 COMB LCCOMB_X35_Y9_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.888 ns; Loc. = LCCOMB_X35_Y9_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.923 ns Add0~14 5 COMB LCCOMB_X35_Y9_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.923 ns; Loc. = LCCOMB_X35_Y9_N6; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.958 ns Add0~18 6 COMB LCCOMB_X35_Y9_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.958 ns; Loc. = LCCOMB_X35_Y9_N8; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~14 Add0~18 } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.993 ns Add0~22 7 COMB LCCOMB_X35_Y9_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.993 ns; Loc. = LCCOMB_X35_Y9_N10; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~18 Add0~22 } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.028 ns Add0~26 8 COMB LCCOMB_X35_Y9_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 1.028 ns; Loc. = LCCOMB_X35_Y9_N12; Fanout = 2; COMB Node = 'Add0~26'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~22 Add0~26 } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.124 ns Add0~30 9 COMB LCCOMB_X35_Y9_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 1.124 ns; Loc. = LCCOMB_X35_Y9_N14; Fanout = 2; COMB Node = 'Add0~30'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add0~26 Add0~30 } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.159 ns Add0~34 10 COMB LCCOMB_X35_Y9_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 1.159 ns; Loc. = LCCOMB_X35_Y9_N16; Fanout = 2; COMB Node = 'Add0~34'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~30 Add0~34 } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.194 ns Add0~38 11 COMB LCCOMB_X35_Y9_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 1.194 ns; Loc. = LCCOMB_X35_Y9_N18; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~34 Add0~38 } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.229 ns Add0~42 12 COMB LCCOMB_X35_Y9_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 1.229 ns; Loc. = LCCOMB_X35_Y9_N20; Fanout = 2; COMB Node = 'Add0~42'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~38 Add0~42 } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.264 ns Add0~46 13 COMB LCCOMB_X35_Y9_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 1.264 ns; Loc. = LCCOMB_X35_Y9_N22; Fanout = 2; COMB Node = 'Add0~46'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~42 Add0~46 } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.299 ns Add0~50 14 COMB LCCOMB_X35_Y9_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 1.299 ns; Loc. = LCCOMB_X35_Y9_N24; Fanout = 2; COMB Node = 'Add0~50'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~46 Add0~50 } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.334 ns Add0~54 15 COMB LCCOMB_X35_Y9_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 1.334 ns; Loc. = LCCOMB_X35_Y9_N26; Fanout = 2; COMB Node = 'Add0~54'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~50 Add0~54 } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.369 ns Add0~58 16 COMB LCCOMB_X35_Y9_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 1.369 ns; Loc. = LCCOMB_X35_Y9_N28; Fanout = 1; COMB Node = 'Add0~58'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~54 Add0~58 } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.494 ns Add0~61 17 COMB LCCOMB_X35_Y9_N30 1 " "Info: 17: + IC(0.000 ns) + CELL(0.125 ns) = 1.494 ns; Loc. = LCCOMB_X35_Y9_N30; Fanout = 1; COMB Node = 'Add0~61'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~58 Add0~61 } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 1.591 ns result2\[15\]~reg0 18 REG LCFF_X35_Y9_N31 2 " "Info: 18: + IC(0.000 ns) + CELL(0.097 ns) = 1.591 ns; Loc. = LCFF_X35_Y9_N31; Fanout = 2; REG Node = 'result2\[15\]~reg0'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { Add0~61 result2[15]~reg0 } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.123 ns ( 70.58 % ) " "Info: Total cell delay = 1.123 ns ( 70.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.468 ns ( 29.42 % ) " "Info: Total interconnect delay = 0.468 ns ( 29.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { result1[0]~reg0 Add0~2 Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~54 Add0~58 Add0~61 result2[15]~reg0 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "1.591 ns" { result1[0]~reg0 {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~54 {} Add0~58 {} Add0~61 {} result2[15]~reg0 {} } { 0.000ns 0.468ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.486 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 56 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 56; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns result2\[15\]~reg0 3 REG LCFF_X35_Y9_N31 2 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X35_Y9_N31; Fanout = 2; REG Node = 'result2\[15\]~reg0'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clk~clkctrl result2[15]~reg0 } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl result2[15]~reg0 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} result2[15]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.486 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 56 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 56; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns result1\[0\]~reg0 3 REG LCFF_X34_Y9_N3 3 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X34_Y9_N3; Fanout = 3; REG Node = 'result1\[0\]~reg0'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clk~clkctrl result1[0]~reg0 } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl result1[0]~reg0 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} result1[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl result2[15]~reg0 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} result2[15]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl result1[0]~reg0 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} result1[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 19 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 19 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { result1[0]~reg0 Add0~2 Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~54 Add0~58 Add0~61 result2[15]~reg0 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "1.591 ns" { result1[0]~reg0 {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~54 {} Add0~58 {} Add0~61 {} result2[15]~reg0 {} } { 0.000ns 0.468ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl result2[15]~reg0 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} result2[15]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl result1[0]~reg0 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} result1[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { result2[15]~reg0 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { result2[15]~reg0 {} } {  } {  } "" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 19 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "result1\[14\]~reg0 B\[0\] clk 7.476 ns register " "Info: tsu for register \"result1\[14\]~reg0\" (data pin = \"B\[0\]\", clock pin = \"clk\") is 7.476 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.872 ns + Longest pin register " "Info: + Longest pin to register delay is 9.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns B\[0\] 1 PIN PIN_D13 16 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_D13; Fanout = 16; PIN Node = 'B\[0\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.883 ns) + CELL(2.570 ns) 8.252 ns lpm_mult:Mult0\|mult_q6t:auto_generated\|mac_mult2~DATAOUT14 2 COMB DSPMULT_X28_Y9_N0 1 " "Info: 2: + IC(4.883 ns) + CELL(2.570 ns) = 8.252 ns; Loc. = DSPMULT_X28_Y9_N0; Fanout = 1; COMB Node = 'lpm_mult:Mult0\|mult_q6t:auto_generated\|mac_mult2~DATAOUT14'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.453 ns" { B[0] lpm_mult:Mult0|mult_q6t:auto_generated|mac_mult2~DATAOUT14 } "NODE_NAME" } } { "db/mult_q6t.tdf" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/db/mult_q6t.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 8.852 ns lpm_mult:Mult0\|mult_q6t:auto_generated\|mac_out1~DATAOUT14 3 COMB DSPOUT_X28_Y9_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 8.852 ns; Loc. = DSPOUT_X28_Y9_N2; Fanout = 1; COMB Node = 'lpm_mult:Mult0\|mult_q6t:auto_generated\|mac_out1~DATAOUT14'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { lpm_mult:Mult0|mult_q6t:auto_generated|mac_mult2~DATAOUT14 lpm_mult:Mult0|mult_q6t:auto_generated|mac_out1~DATAOUT14 } "NODE_NAME" } } { "db/mult_q6t.tdf" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/db/mult_q6t.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.309 ns) 9.872 ns result1\[14\]~reg0 4 REG LCFF_X34_Y9_N17 3 " "Info: 4: + IC(0.711 ns) + CELL(0.309 ns) = 9.872 ns; Loc. = LCFF_X34_Y9_N17; Fanout = 3; REG Node = 'result1\[14\]~reg0'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { lpm_mult:Mult0|mult_q6t:auto_generated|mac_out1~DATAOUT14 result1[14]~reg0 } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.278 ns ( 43.33 % ) " "Info: Total cell delay = 4.278 ns ( 43.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.594 ns ( 56.67 % ) " "Info: Total interconnect delay = 5.594 ns ( 56.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.872 ns" { B[0] lpm_mult:Mult0|mult_q6t:auto_generated|mac_mult2~DATAOUT14 lpm_mult:Mult0|mult_q6t:auto_generated|mac_out1~DATAOUT14 result1[14]~reg0 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "9.872 ns" { B[0] {} B[0]~combout {} lpm_mult:Mult0|mult_q6t:auto_generated|mac_mult2~DATAOUT14 {} lpm_mult:Mult0|mult_q6t:auto_generated|mac_out1~DATAOUT14 {} result1[14]~reg0 {} } { 0.000ns 0.000ns 4.883ns 0.000ns 0.711ns } { 0.000ns 0.799ns 2.570ns 0.600ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 19 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.486 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 56 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 56; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns result1\[14\]~reg0 3 REG LCFF_X34_Y9_N17 3 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X34_Y9_N17; Fanout = 3; REG Node = 'result1\[14\]~reg0'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clk~clkctrl result1[14]~reg0 } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl result1[14]~reg0 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} result1[14]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.872 ns" { B[0] lpm_mult:Mult0|mult_q6t:auto_generated|mac_mult2~DATAOUT14 lpm_mult:Mult0|mult_q6t:auto_generated|mac_out1~DATAOUT14 result1[14]~reg0 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "9.872 ns" { B[0] {} B[0]~combout {} lpm_mult:Mult0|mult_q6t:auto_generated|mac_mult2~DATAOUT14 {} lpm_mult:Mult0|mult_q6t:auto_generated|mac_out1~DATAOUT14 {} result1[14]~reg0 {} } { 0.000ns 0.000ns 4.883ns 0.000ns 0.711ns } { 0.000ns 0.799ns 2.570ns 0.600ns 0.309ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl result1[14]~reg0 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} result1[14]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk C_delayed\[0\] C_delayed\[0\]~reg0 7.914 ns register " "Info: tco from clock \"clk\" to destination pin \"C_delayed\[0\]\" through register \"C_delayed\[0\]~reg0\" is 7.914 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.488 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 56 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 56; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns C_delayed\[0\]~reg0 3 REG LCFF_X38_Y9_N19 3 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X38_Y9_N19; Fanout = 3; REG Node = 'C_delayed\[0\]~reg0'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { clk~clkctrl C_delayed[0]~reg0 } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl C_delayed[0]~reg0 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} C_delayed[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 15 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.332 ns + Longest register pin " "Info: + Longest register to pin delay is 5.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C_delayed\[0\]~reg0 1 REG LCFF_X38_Y9_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y9_N19; Fanout = 3; REG Node = 'C_delayed\[0\]~reg0'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C_delayed[0]~reg0 } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.330 ns) + CELL(2.002 ns) 5.332 ns C_delayed\[0\] 2 PIN PIN_A18 0 " "Info: 2: + IC(3.330 ns) + CELL(2.002 ns) = 5.332 ns; Loc. = PIN_A18; Fanout = 0; PIN Node = 'C_delayed\[0\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.332 ns" { C_delayed[0]~reg0 C_delayed[0] } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.002 ns ( 37.55 % ) " "Info: Total cell delay = 2.002 ns ( 37.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.330 ns ( 62.45 % ) " "Info: Total interconnect delay = 3.330 ns ( 62.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.332 ns" { C_delayed[0]~reg0 C_delayed[0] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "5.332 ns" { C_delayed[0]~reg0 {} C_delayed[0] {} } { 0.000ns 3.330ns } { 0.000ns 2.002ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl C_delayed[0]~reg0 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} C_delayed[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.332 ns" { C_delayed[0]~reg0 C_delayed[0] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "5.332 ns" { C_delayed[0]~reg0 {} C_delayed[0] {} } { 0.000ns 3.330ns } { 0.000ns 2.002ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "C_delayed\[3\]~reg0 C\[3\] clk -2.278 ns register " "Info: th for register \"C_delayed\[3\]~reg0\" (data pin = \"C\[3\]\", clock pin = \"clk\") is -2.278 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.488 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 56 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 56; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns C_delayed\[3\]~reg0 3 REG LCFF_X38_Y9_N29 3 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X38_Y9_N29; Fanout = 3; REG Node = 'C_delayed\[3\]~reg0'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { clk~clkctrl C_delayed[3]~reg0 } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl C_delayed[3]~reg0 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} C_delayed[3]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 15 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.915 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns C\[3\] 1 PIN PIN_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N4; Fanout = 1; PIN Node = 'C\[3\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[3] } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.853 ns) + CELL(0.053 ns) 4.760 ns C_delayed\[3\]~reg0feeder 2 COMB LCCOMB_X38_Y9_N28 1 " "Info: 2: + IC(3.853 ns) + CELL(0.053 ns) = 4.760 ns; Loc. = LCCOMB_X38_Y9_N28; Fanout = 1; COMB Node = 'C_delayed\[3\]~reg0feeder'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.906 ns" { C[3] C_delayed[3]~reg0feeder } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.915 ns C_delayed\[3\]~reg0 3 REG LCFF_X38_Y9_N29 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.915 ns; Loc. = LCFF_X38_Y9_N29; Fanout = 3; REG Node = 'C_delayed\[3\]~reg0'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { C_delayed[3]~reg0feeder C_delayed[3]~reg0 } "NODE_NAME" } } { "Register_param.sv" "" { Text "C:/Users/Alieksandr/Documents/GitHub/Student-2024/Quartus II/zadanie_2/Kopylov/Register_param.sv" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.062 ns ( 21.61 % ) " "Info: Total cell delay = 1.062 ns ( 21.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.853 ns ( 78.39 % ) " "Info: Total interconnect delay = 3.853 ns ( 78.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.915 ns" { C[3] C_delayed[3]~reg0feeder C_delayed[3]~reg0 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "4.915 ns" { C[3] {} C[3]~combout {} C_delayed[3]~reg0feeder {} C_delayed[3]~reg0 {} } { 0.000ns 0.000ns 3.853ns 0.000ns } { 0.000ns 0.854ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl C_delayed[3]~reg0 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} C_delayed[3]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.915 ns" { C[3] C_delayed[3]~reg0feeder C_delayed[3]~reg0 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "4.915 ns" { C[3] {} C[3]~combout {} C_delayed[3]~reg0feeder {} C_delayed[3]~reg0 {} } { 0.000ns 0.000ns 3.853ns 0.000ns } { 0.000ns 0.854ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 29 17:41:33 2024 " "Info: Processing ended: Sun Sep 29 17:41:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
