// Seed: 1708619019
module module_0 (
    input uwire void id_0,
    input supply1 id_1,
    input tri id_2
    , id_4
);
  supply1 id_5, id_6;
  id_7(
      .id_0(id_2)
  );
  always id_4 <= 1;
  wire id_8, id_9;
  wire id_10;
  assign id_6 = id_1;
endmodule
module module_1 (
    output wire id_0,
    output tri1 id_1,
    output supply1 id_2,
    output uwire id_3,
    input tri1 id_4,
    input wand id_5,
    output tri1 id_6,
    input wand id_7
    , id_11,
    input tri id_8,
    output wor id_9
);
  wire id_12, id_13;
  module_0(
      id_8, id_5, id_8
  );
  wire id_14;
  assign #id_15 id_11 = 1;
endmodule
