# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../task_2_radix_sort.srcs/sources_1/new/memory.vhd" \
"../../../../task_2_radix_sort.srcs/sim_1/new/test_mem.vhd" \

# Do not sort compile order
nosort
