// Seed: 2586756248
module module_0 (
    input tri1 id_0,
    input wor  id_1,
    input tri  id_2
);
  reg id_4;
  initial begin : LABEL_0
    id_4 <= 1;
    id_4 <= 1;
  end
  wire id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd36
) (
    input  uwire _id_0,
    output wor   id_1,
    input  uwire id_2
);
  logic [7:0] id_4;
  assign id_4[1==id_0] = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input tri id_0,
    input wire id_1,
    output uwire id_2,
    input supply0 id_3,
    output tri id_4,
    input uwire id_5,
    input wire id_6,
    output tri1 id_7,
    input tri0 id_8,
    output wand id_9,
    output tri id_10,
    output tri1 id_11,
    output tri1 id_12,
    output wand id_13,
    input uwire id_14
);
  logic id_16;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_14
  );
  assign modCall_1.id_2 = 0;
endmodule
