--------------------------------------------------------------------------------
Release 12.3 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -e 10 -s 4 -n 3 -fastpaths -xml passthru.twx passthru.ncd -o
passthru.twr passthru.pcf

Design file:              passthru.ncd
Physical constraint file: passthru.pcf
Device,package,speed:     xc3sd1800a,cs484,-4 (PRODUCTION 1.33 2010-09-15)
Report level:             error report, limited to 10 items per endpoint, 3 endpoints per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
fpga_cfg_cclk  |cgen_sclk      |    8.232|
fpga_cfg_din   |cgen_mosi      |    8.231|
overo_gpio145  |cgen_sen_b     |    8.996|
---------------+---------------+---------+


Analysis completed Fri Mar 11 22:26:25 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 335 MB



