<stg><name>killLargestResidual</name>


<trans_list>

<trans id="248" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="14" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="15" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="16" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="18" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
<literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="18" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="1"/>
</and_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="31" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="36" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="and_ln23_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln23_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="38" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="42" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="1"/>
<literal name="and_ln23_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln23_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln124_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="44" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="45" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="47" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_1" val="1"/>
<literal name="icmp_ln212_1" val="1"/>
<literal name="icmp_ln213_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln212_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln202_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %LRHLS_residuals_siz = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LRHLS_residuals_size_read)

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_siz"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %LRHLS_layerPopulatio = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LRHLS_layerPopulation_size_read)

]]></Node>
<StgValue><ssdm name="LRHLS_layerPopulatio"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %LRHLS_stubMap_size_6 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LRHLS_stubMap_size_read)

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_size_6"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %LRHLS_stubs_size_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LRHLS_stubs_size_read)

]]></Node>
<StgValue><ssdm name="LRHLS_stubs_size_r"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %LRHLS_minLayersPS_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LRHLS_minLayersPS_read)

]]></Node>
<StgValue><ssdm name="LRHLS_minLayersPS_r"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %LRHLS_minLayers_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LRHLS_minLayers_read)

]]></Node>
<StgValue><ssdm name="LRHLS_minLayers_rea"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %LRHLS_numLayers_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LRHLS_numLayers_read)

]]></Node>
<StgValue><ssdm name="LRHLS_numLayers_rea"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="193" op_0_bw="193" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="1" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="1" op_31_bw="1" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="1">
<![CDATA[
:7  %call_ret1 = call fastcc { float, float, i32, i32, i1, i32, i32 } @findLargestResidual(i32 %LRHLS_numLayers_rea, i32 %LRHLS_minLayers_rea, i32 %LRHLS_minLayersPS_r, i32 %LRHLS_stubs_size_r, [16 x i1]* %LRHLS_stubs_data_moduleHLS_psModule_s, [16 x i32]* %LRHLS_stubs_data_moduleHLS_layerId_s, i32 %LRHLS_stubMap_size_6, [30 x i32]* %LRHLS_stubMap_data_first, [30 x i32]* %LRHLS_stubMap_data_second_size_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_trackerNumLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_barrel_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_psModule_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_layerId_s, [480 x float]* %LRHLS_stubMap_data_second_data_r_s, [480 x float]* %LRHLS_stubMap_data_second_data_phi_s, [480 x float]* %LRHLS_stubMap_data_second_data_z_s, i32 %LRHLS_layerPopulatio, [30 x i32]* %LRHLS_layerPopulation_data_first, [30 x i32]* %LRHLS_layerPopulation_data_second, i32 %LRHLS_residuals_siz, [30 x i32]* %LRHLS_residuals_data_first, [30 x i32]* %LRHLS_residuals_data_second_size_s, [480 x float]* %LRHLS_residuals_data_second_data_phi, [480 x float]* %LRHLS_residuals_data_second_data_z, [480 x i32]* %LRHLS_residuals_data_second_data_layerId, [480 x i32]* %LRHLS_residuals_data_second_data_stubId, [480 x i1]* %LRHLS_residuals_data_second_data_ps)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="58" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="193" op_0_bw="193" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="1" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="1" op_31_bw="1" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="1">
<![CDATA[
:7  %call_ret1 = call fastcc { float, float, i32, i32, i1, i32, i32 } @findLargestResidual(i32 %LRHLS_numLayers_rea, i32 %LRHLS_minLayers_rea, i32 %LRHLS_minLayersPS_r, i32 %LRHLS_stubs_size_r, [16 x i1]* %LRHLS_stubs_data_moduleHLS_psModule_s, [16 x i32]* %LRHLS_stubs_data_moduleHLS_layerId_s, i32 %LRHLS_stubMap_size_6, [30 x i32]* %LRHLS_stubMap_data_first, [30 x i32]* %LRHLS_stubMap_data_second_size_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_trackerNumLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_barrel_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_psModule_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_layerId_s, [480 x float]* %LRHLS_stubMap_data_second_data_r_s, [480 x float]* %LRHLS_stubMap_data_second_data_phi_s, [480 x float]* %LRHLS_stubMap_data_second_data_z_s, i32 %LRHLS_layerPopulatio, [30 x i32]* %LRHLS_layerPopulation_data_first, [30 x i32]* %LRHLS_layerPopulation_data_second, i32 %LRHLS_residuals_siz, [30 x i32]* %LRHLS_residuals_data_first, [30 x i32]* %LRHLS_residuals_data_second_size_s, [480 x float]* %LRHLS_residuals_data_second_data_phi, [480 x float]* %LRHLS_residuals_data_second_data_z, [480 x i32]* %LRHLS_residuals_data_second_data_layerId, [480 x i32]* %LRHLS_residuals_data_second_data_stubId, [480 x i1]* %LRHLS_residuals_data_second_data_ps)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="193">
<![CDATA[
:8  %Residual_phi_read_as = extractvalue { float, float, i32, i32, i1, i32, i32 } %call_ret1, 0

]]></Node>
<StgValue><ssdm name="Residual_phi_read_as"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="193">
<![CDATA[
:9  %Residual_z_read_assi = extractvalue { float, float, i32, i32, i1, i32, i32 } %call_ret1, 1

]]></Node>
<StgValue><ssdm name="Residual_z_read_assi"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="193">
<![CDATA[
:10  %p_key_read_assign = extractvalue { float, float, i32, i32, i1, i32, i32 } %call_ret1, 2

]]></Node>
<StgValue><ssdm name="p_key_read_assign"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="193">
<![CDATA[
:11  %idx_assign = extractvalue { float, float, i32, i32, i1, i32, i32 } %call_ret1, 3

]]></Node>
<StgValue><ssdm name="idx_assign"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="193">
<![CDATA[
:12  %LRHLS_largestResid_s = extractvalue { float, float, i32, i32, i1, i32, i32 } %call_ret1, 4

]]></Node>
<StgValue><ssdm name="LRHLS_largestResid_s"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="193">
<![CDATA[
:13  %temp = extractvalue { float, float, i32, i32, i1, i32, i32 } %call_ret1, 5

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="193">
<![CDATA[
:14  %temp_1 = extractvalue { float, float, i32, i32, i1, i32, i32 } %call_ret1, 6

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="10" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i = fadd float %Residual_phi_read_as, %Residual_z_read_assi

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="67" st_id="3" stage="9" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i = fadd float %Residual_phi_read_as, %Residual_z_read_assi

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="68" st_id="4" stage="8" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i = fadd float %Residual_phi_read_as, %Residual_z_read_assi

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="69" st_id="5" stage="7" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i = fadd float %Residual_phi_read_as, %Residual_z_read_assi

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="70" st_id="6" stage="6" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i = fadd float %Residual_phi_read_as, %Residual_z_read_assi

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="71" st_id="7" stage="5" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i = fadd float %Residual_phi_read_as, %Residual_z_read_assi

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="72" st_id="8" stage="4" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i = fadd float %Residual_phi_read_as, %Residual_z_read_assi

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="73" st_id="9" stage="3" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i = fadd float %Residual_phi_read_as, %Residual_z_read_assi

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="74" st_id="10" stage="2" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i = fadd float %Residual_phi_read_as, %Residual_z_read_assi

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="75" st_id="11" stage="1" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i = fadd float %Residual_phi_read_as, %Residual_z_read_assi

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="76" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
:16  %bitcast_ln163 = bitcast float %tmp_i to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln163"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln163, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="23" op_0_bw="32">
<![CDATA[
:18  %trunc_ln163 = trunc i32 %bitcast_ln163 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln163"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %icmp_ln163 = icmp ne i8 %tmp, -1

]]></Node>
<StgValue><ssdm name="icmp_ln163"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:20  %icmp_ln163_1 = icmp eq i23 %trunc_ln163, 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_1"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="3" lat="3">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_4 = fcmp olt float %tmp_i, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="82" st_id="13" stage="2" lat="3">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_4 = fcmp olt float %tmp_i, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="83" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21  %or_ln163 = or i1 %icmp_ln163_1, %icmp_ln163

]]></Node>
<StgValue><ssdm name="or_ln163"/></StgValue>
</operation>

<operation id="84" st_id="14" stage="1" lat="3">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_4 = fcmp olt float %tmp_i, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="85" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:23  %and_ln163 = and i1 %or_ln163, %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln163"/></StgValue>
</operation>

<operation id="86" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %icmp_ln164 = icmp eq i32 %LRHLS_stubs_size_r, 4

]]></Node>
<StgValue><ssdm name="icmp_ln164"/></StgValue>
</operation>

<operation id="87" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:25  br i1 %icmp_ln164, label %._crit_edge, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>

<operation id="88" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="89" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:0  %i_0_i = phi i32 [ %i, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="90" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:1  %icmp_ln202 = icmp ult i32 %i_0_i, %temp

]]></Node>
<StgValue><ssdm name="icmp_ln202"/></StgValue>
</operation>

<operation id="91" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:2  %i = add i32 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="92" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %icmp_ln202, label %1, label %arrayctor.loop.i.i.i.0

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="93" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln203 = zext i32 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="94" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %LRHLS_stubMap_data_s = getelementptr [30 x i32]* %LRHLS_stubMap_data_first, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_s"/></StgValue>
</operation>

<operation id="95" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="5">
<![CDATA[
:2  %LRHLS_stubMap_data_1 = load i32* %LRHLS_stubMap_data_s, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="96" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="5">
<![CDATA[
:2  %LRHLS_stubMap_data_1 = load i32* %LRHLS_stubMap_data_s, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_1"/></StgValue>
</operation>

<operation id="97" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %icmp_ln203 = icmp eq i32 %LRHLS_stubMap_data_1, %p_key_read_assign

]]></Node>
<StgValue><ssdm name="icmp_ln203"/></StgValue>
</operation>

<operation id="98" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln203, label %has_key.exit.preheader, label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="99" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
has_key.exit.preheader:0  br label %has_key.exit

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="100" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
has_key.exit:0  %i_1 = phi i32 [ %i_2, %2 ], [ 0, %has_key.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="101" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
has_key.exit:1  %icmp_ln212 = icmp ult i32 %i_1, %temp

]]></Node>
<StgValue><ssdm name="icmp_ln212"/></StgValue>
</operation>

<operation id="102" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
has_key.exit:2  %i_2 = add i32 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="103" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
has_key.exit:3  br i1 %icmp_ln212, label %2, label %"operator[].exit.loopexit"

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>

<operation id="104" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln213 = zext i32 %i_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln213"/></StgValue>
</operation>

<operation id="105" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %LRHLS_stubMap_data_2 = getelementptr [30 x i32]* %LRHLS_stubMap_data_first, i64 0, i64 %zext_ln213

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_2"/></StgValue>
</operation>

<operation id="106" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="5">
<![CDATA[
:2  %LRHLS_stubMap_data_3 = load i32* %LRHLS_stubMap_data_2, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="107" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="5">
<![CDATA[
:2  %LRHLS_stubMap_data_3 = load i32* %LRHLS_stubMap_data_2, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_3"/></StgValue>
</operation>

<operation id="108" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %icmp_ln213 = icmp eq i32 %LRHLS_stubMap_data_3, %p_key_read_assign

]]></Node>
<StgValue><ssdm name="icmp_ln213"/></StgValue>
</operation>

<operation id="109" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln213, label %"operator[].exit.loopexit", label %has_key.exit

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="110" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="1"/>
</and_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
operator[].exit.loopexit:0  br label %"operator[].exit"

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="111" st_id="19" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="1" op_25_bw="1" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="193">
<![CDATA[
arrayctor.loop.i.i.i.0:0  %call_ret = call fastcc i32 @push_back(i32 %temp, [30 x i32]* %LRHLS_stubMap_data_first, [30 x i32]* %LRHLS_stubMap_data_second_size_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_trackerNumLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_barrel_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_psModule_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_layerId_s, [480 x float]* %LRHLS_stubMap_data_second_data_r_s, [480 x float]* %LRHLS_stubMap_data_second_data_phi_s, [480 x float]* %LRHLS_stubMap_data_second_data_z_s, i32 %p_key_read_assign)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="112" st_id="20" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="1" op_25_bw="1" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="193">
<![CDATA[
arrayctor.loop.i.i.i.0:0  %call_ret = call fastcc i32 @push_back(i32 %temp, [30 x i32]* %LRHLS_stubMap_data_first, [30 x i32]* %LRHLS_stubMap_data_second_size_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_trackerNumLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_barrel_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_psModule_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_layerId_s, [480 x float]* %LRHLS_stubMap_data_second_data_r_s, [480 x float]* %LRHLS_stubMap_data_second_data_phi_s, [480 x float]* %LRHLS_stubMap_data_second_data_z_s, i32 %p_key_read_assign)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="113" st_id="21" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="1" op_25_bw="1" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="193">
<![CDATA[
arrayctor.loop.i.i.i.0:0  %call_ret = call fastcc i32 @push_back(i32 %temp, [30 x i32]* %LRHLS_stubMap_data_first, [30 x i32]* %LRHLS_stubMap_data_second_size_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_trackerNumLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_barrel_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_psModule_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_layerId_s, [480 x float]* %LRHLS_stubMap_data_second_data_r_s, [480 x float]* %LRHLS_stubMap_data_second_data_phi_s, [480 x float]* %LRHLS_stubMap_data_second_data_z_s, i32 %p_key_read_assign)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="114" st_id="22" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="1" op_25_bw="1" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="193">
<![CDATA[
arrayctor.loop.i.i.i.0:0  %call_ret = call fastcc i32 @push_back(i32 %temp, [30 x i32]* %LRHLS_stubMap_data_first, [30 x i32]* %LRHLS_stubMap_data_second_size_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_trackerNumLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_barrel_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_psModule_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_layerId_s, [480 x float]* %LRHLS_stubMap_data_second_data_r_s, [480 x float]* %LRHLS_stubMap_data_second_data_phi_s, [480 x float]* %LRHLS_stubMap_data_second_data_z_s, i32 %p_key_read_assign)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="115" st_id="23" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="1" op_25_bw="1" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="193">
<![CDATA[
arrayctor.loop.i.i.i.0:0  %call_ret = call fastcc i32 @push_back(i32 %temp, [30 x i32]* %LRHLS_stubMap_data_first, [30 x i32]* %LRHLS_stubMap_data_second_size_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_trackerNumLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_barrel_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_psModule_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_layerId_s, [480 x float]* %LRHLS_stubMap_data_second_data_r_s, [480 x float]* %LRHLS_stubMap_data_second_data_phi_s, [480 x float]* %LRHLS_stubMap_data_second_data_z_s, i32 %p_key_read_assign)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="116" st_id="24" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="1" op_25_bw="1" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="193">
<![CDATA[
arrayctor.loop.i.i.i.0:0  %call_ret = call fastcc i32 @push_back(i32 %temp, [30 x i32]* %LRHLS_stubMap_data_first, [30 x i32]* %LRHLS_stubMap_data_second_size_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_trackerNumLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_barrel_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_psModule_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_layerId_s, [480 x float]* %LRHLS_stubMap_data_second_data_r_s, [480 x float]* %LRHLS_stubMap_data_second_data_phi_s, [480 x float]* %LRHLS_stubMap_data_second_data_z_s, i32 %p_key_read_assign)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="117" st_id="25" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="1" op_25_bw="1" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="193">
<![CDATA[
arrayctor.loop.i.i.i.0:0  %call_ret = call fastcc i32 @push_back(i32 %temp, [30 x i32]* %LRHLS_stubMap_data_first, [30 x i32]* %LRHLS_stubMap_data_second_size_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_trackerNumLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_barrel_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_psModule_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_layerId_s, [480 x float]* %LRHLS_stubMap_data_second_data_r_s, [480 x float]* %LRHLS_stubMap_data_second_data_phi_s, [480 x float]* %LRHLS_stubMap_data_second_data_z_s, i32 %p_key_read_assign)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="118" st_id="26" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="1" op_25_bw="1" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="193">
<![CDATA[
arrayctor.loop.i.i.i.0:0  %call_ret = call fastcc i32 @push_back(i32 %temp, [30 x i32]* %LRHLS_stubMap_data_first, [30 x i32]* %LRHLS_stubMap_data_second_size_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_trackerNumLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_barrel_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_psModule_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_layerId_s, [480 x float]* %LRHLS_stubMap_data_second_data_r_s, [480 x float]* %LRHLS_stubMap_data_second_data_phi_s, [480 x float]* %LRHLS_stubMap_data_second_data_z_s, i32 %p_key_read_assign)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="119" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.i.i.i.0:1  br label %"operator[].exit"

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="120" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
operator[].exit:1  %p_pn_in_i = phi i32 [ %temp, %arrayctor.loop.i.i.i.0 ], [ %i_1, %"operator[].exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="p_pn_in_i"/></StgValue>
</operation>

<operation id="121" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="32">
<![CDATA[
operator[].exit:3  %trunc_ln235 = trunc i32 %p_pn_in_i to i6

]]></Node>
<StgValue><ssdm name="trunc_ln235"/></StgValue>
</operation>

<operation id="122" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
operator[].exit:4  %zext_ln168_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %trunc_ln235, i4 0)

]]></Node>
<StgValue><ssdm name="zext_ln168_cast"/></StgValue>
</operation>

<operation id="123" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="32">
<![CDATA[
operator[].exit:6  %trunc_ln168 = trunc i32 %idx_assign to i10

]]></Node>
<StgValue><ssdm name="trunc_ln168"/></StgValue>
</operation>

<operation id="124" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
operator[].exit:7  %add_ln168 = add i10 %zext_ln168_cast, %trunc_ln168

]]></Node>
<StgValue><ssdm name="add_ln168"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="125" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="10">
<![CDATA[
operator[].exit:8  %zext_ln168 = zext i10 %add_ln168 to i64

]]></Node>
<StgValue><ssdm name="zext_ln168"/></StgValue>
</operation>

<operation id="126" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator[].exit:9  %LRHLS_stubMap_data_5 = getelementptr [480 x float]* %LRHLS_stubMap_data_second_data_phi_s, i64 0, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_5"/></StgValue>
</operation>

<operation id="127" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="9" op_1_bw="32">
<![CDATA[
operator[].exit:10  %stub_phi_s = load float* %LRHLS_stubMap_data_5, align 4

]]></Node>
<StgValue><ssdm name="stub_phi_s"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="128" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="32">
<![CDATA[
operator[].exit:2  %zext_ln235 = zext i32 %p_pn_in_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln235"/></StgValue>
</operation>

<operation id="129" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator[].exit:5  %LRHLS_stubMap_data_4 = getelementptr [30 x i32]* %LRHLS_stubMap_data_second_size_s, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_4"/></StgValue>
</operation>

<operation id="130" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="9" op_1_bw="32">
<![CDATA[
operator[].exit:10  %stub_phi_s = load float* %LRHLS_stubMap_data_5, align 4

]]></Node>
<StgValue><ssdm name="stub_phi_s"/></StgValue>
</operation>

<operation id="131" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="5" op_1_bw="32">
<![CDATA[
operator[].exit:11  %LRHLS_stubMap_data_6 = load i32* %LRHLS_stubMap_data_4, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_6"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="132" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
operator[].exit:0  %LRHLS_stubMap_size_s = phi i32 [ %call_ret, %arrayctor.loop.i.i.i.0 ], [ %temp, %"operator[].exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_size_s"/></StgValue>
</operation>

<operation id="133" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="5" op_1_bw="32">
<![CDATA[
operator[].exit:11  %LRHLS_stubMap_data_6 = load i32* %LRHLS_stubMap_data_4, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_6"/></StgValue>
</operation>

<operation id="134" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
operator[].exit:12  %bitcast_ln23_1 = bitcast float %stub_phi_s to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln23_1"/></StgValue>
</operation>

<operation id="135" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="23" op_0_bw="32">
<![CDATA[
operator[].exit:13  %trunc_ln23 = trunc i32 %bitcast_ln23_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="136" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
operator[].exit:14  %icmp_ln23_3 = icmp eq i23 %trunc_ln23, 0

]]></Node>
<StgValue><ssdm name="icmp_ln23_3"/></StgValue>
</operation>

<operation id="137" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
operator[].exit:15  br label %3

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="138" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %idx = phi i32 [ 0, %"operator[].exit" ], [ %i_3, %4 ]

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="139" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln124 = icmp ult i32 %idx, %LRHLS_stubMap_data_6

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="140" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i_3 = add i32 %idx, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="141" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln124, label %4, label %erase.exit

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="142" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="32">
<![CDATA[
:0  %trunc_ln23_1 = trunc i32 %idx to i10

]]></Node>
<StgValue><ssdm name="trunc_ln23_1"/></StgValue>
</operation>

<operation id="143" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %add_ln23 = add i10 %trunc_ln23_1, %zext_ln168_cast

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="144" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="10">
<![CDATA[
:2  %zext_ln23 = zext i10 %add_ln23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="145" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %LRHLS_stubMap_data_7 = getelementptr [480 x float]* %LRHLS_stubMap_data_second_data_phi_s, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_7"/></StgValue>
</operation>

<operation id="146" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="9">
<![CDATA[
:4  %LRHLS_stubMap_data_8 = load float* %LRHLS_stubMap_data_7, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_8"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="147" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="9">
<![CDATA[
:4  %LRHLS_stubMap_data_8 = load float* %LRHLS_stubMap_data_7, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_8"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="148" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
:5  %bitcast_ln23 = bitcast float %LRHLS_stubMap_data_8 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln23"/></StgValue>
</operation>

<operation id="149" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln23, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="150" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="23" op_0_bw="32">
<![CDATA[
:7  %trunc_ln23_2 = trunc i32 %bitcast_ln23 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln23_2"/></StgValue>
</operation>

<operation id="151" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %icmp_ln23 = icmp ne i8 %tmp_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="152" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:10  %icmp_ln23_1 = icmp eq i23 %trunc_ln23_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln23_1"/></StgValue>
</operation>

<operation id="153" st_id="34" stage="3" lat="3">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_7 = fcmp oeq float %LRHLS_stubMap_data_8, %stub_phi_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="154" st_id="35" stage="2" lat="3">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_7 = fcmp oeq float %LRHLS_stubMap_data_8, %stub_phi_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="155" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln23_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="156" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %or_ln23 = or i1 %icmp_ln23_1, %icmp_ln23

]]></Node>
<StgValue><ssdm name="or_ln23"/></StgValue>
</operation>

<operation id="157" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %icmp_ln23_2 = icmp ne i8 %tmp_6, -1

]]></Node>
<StgValue><ssdm name="icmp_ln23_2"/></StgValue>
</operation>

<operation id="158" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %or_ln23_1 = or i1 %icmp_ln23_3, %icmp_ln23_2

]]></Node>
<StgValue><ssdm name="or_ln23_1"/></StgValue>
</operation>

<operation id="159" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %and_ln23 = and i1 %or_ln23, %or_ln23_1

]]></Node>
<StgValue><ssdm name="and_ln23"/></StgValue>
</operation>

<operation id="160" st_id="36" stage="1" lat="3">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_7 = fcmp oeq float %LRHLS_stubMap_data_8, %stub_phi_s

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="161" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  %and_ln23_1 = and i1 %and_ln23, %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln23_1"/></StgValue>
</operation>

<operation id="162" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:17  br i1 %and_ln23_1, label %erase.exit, label %3

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="163" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln23_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="1" op_24_bw="1" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="193" op_32_bw="32">
<![CDATA[
erase.exit:0  call fastcc void @shift_left(i32 %LRHLS_stubMap_data_6, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrNumIterations_s, i32 %p_pn_in_i, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_trackerNumLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_barrel_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_psModule_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_layerId_s, [480 x float]* %LRHLS_stubMap_data_second_data_r_s, [480 x float]* %LRHLS_stubMap_data_second_data_phi_s, [480 x float]* %LRHLS_stubMap_data_second_data_z_s, i32 %idx)

]]></Node>
<StgValue><ssdm name="call_ln141"/></StgValue>
</operation>

<operation id="164" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln23_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
erase.exit:1  %add_ln142 = add i32 %LRHLS_stubMap_data_6, -1

]]></Node>
<StgValue><ssdm name="add_ln142"/></StgValue>
</operation>

<operation id="165" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln23_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
erase.exit:2  store i32 %add_ln142, i32* %LRHLS_stubMap_data_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="166" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="1" op_24_bw="1" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="193" op_32_bw="32">
<![CDATA[
erase.exit:0  call fastcc void @shift_left(i32 %LRHLS_stubMap_data_6, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrNumIterations_s, i32 %p_pn_in_i, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_trackerNumLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_barrel_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_psModule_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_layerId_s, [480 x float]* %LRHLS_stubMap_data_second_data_r_s, [480 x float]* %LRHLS_stubMap_data_second_data_phi_s, [480 x float]* %LRHLS_stubMap_data_second_data_z_s, i32 %idx)

]]></Node>
<StgValue><ssdm name="call_ln141"/></StgValue>
</operation>

<operation id="167" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
erase.exit:3  br label %5

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="168" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %idx_1 = phi i32 [ 0, %erase.exit ], [ %i_4, %6 ]

]]></Node>
<StgValue><ssdm name="idx_1"/></StgValue>
</operation>

<operation id="169" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln124_1 = icmp ult i32 %idx_1, %LRHLS_stubs_size_r

]]></Node>
<StgValue><ssdm name="icmp_ln124_1"/></StgValue>
</operation>

<operation id="170" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i_4 = add i32 %idx_1, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="171" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln124_1, label %6, label %erase.1.exit

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="172" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln125 = zext i32 %idx_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</operation>

<operation id="173" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %LRHLS_stubs_data_p = getelementptr [16 x float]* %LRHLS_stubs_data_phi_s, i64 0, i64 %zext_ln125

]]></Node>
<StgValue><ssdm name="LRHLS_stubs_data_p"/></StgValue>
</operation>

<operation id="174" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="4">
<![CDATA[
:2  %LRHLS_stubs_data_p_1 = load float* %LRHLS_stubs_data_p, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_stubs_data_p_1"/></StgValue>
</operation>

<operation id="175" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln23_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="176" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %icmp_ln23_6 = icmp ne i8 %tmp_9, -1

]]></Node>
<StgValue><ssdm name="icmp_ln23_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="177" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="4">
<![CDATA[
:2  %LRHLS_stubs_data_p_1 = load float* %LRHLS_stubs_data_p, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_stubs_data_p_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="178" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32">
<![CDATA[
:3  %bitcast_ln23_2 = bitcast float %LRHLS_stubs_data_p_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln23_2"/></StgValue>
</operation>

<operation id="179" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln23_2, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="180" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="23" op_0_bw="32">
<![CDATA[
:5  %trunc_ln23_3 = trunc i32 %bitcast_ln23_2 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln23_3"/></StgValue>
</operation>

<operation id="181" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %icmp_ln23_4 = icmp ne i8 %tmp_8, -1

]]></Node>
<StgValue><ssdm name="icmp_ln23_4"/></StgValue>
</operation>

<operation id="182" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:8  %icmp_ln23_5 = icmp eq i23 %trunc_ln23_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln23_5"/></StgValue>
</operation>

<operation id="183" st_id="40" stage="3" lat="3">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_s = fcmp oeq float %LRHLS_stubs_data_p_1, %stub_phi_s

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="184" st_id="41" stage="2" lat="3">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_s = fcmp oeq float %LRHLS_stubs_data_p_1, %stub_phi_s

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="185" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %or_ln23_2 = or i1 %icmp_ln23_5, %icmp_ln23_4

]]></Node>
<StgValue><ssdm name="or_ln23_2"/></StgValue>
</operation>

<operation id="186" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %or_ln23_3 = or i1 %icmp_ln23_3, %icmp_ln23_6

]]></Node>
<StgValue><ssdm name="or_ln23_3"/></StgValue>
</operation>

<operation id="187" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %and_ln23_2 = and i1 %or_ln23_2, %or_ln23_3

]]></Node>
<StgValue><ssdm name="and_ln23_2"/></StgValue>
</operation>

<operation id="188" st_id="42" stage="1" lat="3">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_s = fcmp oeq float %LRHLS_stubs_data_p_1, %stub_phi_s

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="189" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %and_ln23_3 = and i1 %and_ln23_2, %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln23_3"/></StgValue>
</operation>

<operation id="190" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %and_ln23_3, label %erase.1.exit, label %5

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="191" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln23_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln124_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="1" op_23_bw="1" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="193">
<![CDATA[
erase.1.exit:0  call fastcc void @shift_left.1(i32 %LRHLS_stubs_size_r, [16 x i32]* %LRHLS_stubs_data_settingsHLS_lrNumIterations_s, [16 x i32]* %LRHLS_stubs_data_settingsHLS_lrMinLayers_s, [16 x i32]* %LRHLS_stubs_data_settingsHLS_lrMinLayersPS_s, [16 x float]* %LRHLS_stubs_data_settingsHLS_lrResidPhi_s, [16 x float]* %LRHLS_stubs_data_settingsHLS_lrResidZ2S_s, [16 x float]* %LRHLS_stubs_data_settingsHLS_lrResidZPS_s, [16 x float]* %LRHLS_stubs_data_settingsHLS_chosenRofPhi_s, [16 x float]* %LRHLS_stubs_data_settingsHLS_chosenRofZ_s, [16 x float]* %LRHLS_stubs_data_settingsHLS_invPtToDphi_s, [16 x i32]* %LRHLS_stubs_data_settingsHLS_trackerNumLayers_s, [16 x i32]* %LRHLS_stubs_data_moduleHLS_settingsHLS_lrNumIterations_s, [16 x i32]* %LRHLS_stubs_data_moduleHLS_settingsHLS_lrMinLayers_s, [16 x i32]* %LRHLS_stubs_data_moduleHLS_settingsHLS_lrMinLayersPS_s, [16 x float]* %LRHLS_stubs_data_moduleHLS_settingsHLS_lrResidPhi_s, [16 x float]* %LRHLS_stubs_data_moduleHLS_settingsHLS_lrResidZ2S_s, [16 x float]* %LRHLS_stubs_data_moduleHLS_settingsHLS_lrResidZPS_s, [16 x float]* %LRHLS_stubs_data_moduleHLS_settingsHLS_chosenRofPhi_s, [16 x float]* %LRHLS_stubs_data_moduleHLS_settingsHLS_chosenRofZ_s, [16 x float]* %LRHLS_stubs_data_moduleHLS_settingsHLS_invPtToDphi_s, [16 x i32]* %LRHLS_stubs_data_moduleHLS_settingsHLS_trackerNumLayers_s, [16 x i1]* %LRHLS_stubs_data_moduleHLS_barrel_s, [16 x i1]* %LRHLS_stubs_data_moduleHLS_psModule_s, [16 x i32]* %LRHLS_stubs_data_moduleHLS_layerId_s, [16 x float]* %LRHLS_stubs_data_r_s, [16 x float]* %LRHLS_stubs_data_phi_s, [16 x float]* %LRHLS_stubs_data_z_s, i32 %idx_1)

]]></Node>
<StgValue><ssdm name="call_ln141"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="192" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="1" op_23_bw="1" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="193">
<![CDATA[
erase.1.exit:0  call fastcc void @shift_left.1(i32 %LRHLS_stubs_size_r, [16 x i32]* %LRHLS_stubs_data_settingsHLS_lrNumIterations_s, [16 x i32]* %LRHLS_stubs_data_settingsHLS_lrMinLayers_s, [16 x i32]* %LRHLS_stubs_data_settingsHLS_lrMinLayersPS_s, [16 x float]* %LRHLS_stubs_data_settingsHLS_lrResidPhi_s, [16 x float]* %LRHLS_stubs_data_settingsHLS_lrResidZ2S_s, [16 x float]* %LRHLS_stubs_data_settingsHLS_lrResidZPS_s, [16 x float]* %LRHLS_stubs_data_settingsHLS_chosenRofPhi_s, [16 x float]* %LRHLS_stubs_data_settingsHLS_chosenRofZ_s, [16 x float]* %LRHLS_stubs_data_settingsHLS_invPtToDphi_s, [16 x i32]* %LRHLS_stubs_data_settingsHLS_trackerNumLayers_s, [16 x i32]* %LRHLS_stubs_data_moduleHLS_settingsHLS_lrNumIterations_s, [16 x i32]* %LRHLS_stubs_data_moduleHLS_settingsHLS_lrMinLayers_s, [16 x i32]* %LRHLS_stubs_data_moduleHLS_settingsHLS_lrMinLayersPS_s, [16 x float]* %LRHLS_stubs_data_moduleHLS_settingsHLS_lrResidPhi_s, [16 x float]* %LRHLS_stubs_data_moduleHLS_settingsHLS_lrResidZ2S_s, [16 x float]* %LRHLS_stubs_data_moduleHLS_settingsHLS_lrResidZPS_s, [16 x float]* %LRHLS_stubs_data_moduleHLS_settingsHLS_chosenRofPhi_s, [16 x float]* %LRHLS_stubs_data_moduleHLS_settingsHLS_chosenRofZ_s, [16 x float]* %LRHLS_stubs_data_moduleHLS_settingsHLS_invPtToDphi_s, [16 x i32]* %LRHLS_stubs_data_moduleHLS_settingsHLS_trackerNumLayers_s, [16 x i1]* %LRHLS_stubs_data_moduleHLS_barrel_s, [16 x i1]* %LRHLS_stubs_data_moduleHLS_psModule_s, [16 x i32]* %LRHLS_stubs_data_moduleHLS_layerId_s, [16 x float]* %LRHLS_stubs_data_r_s, [16 x float]* %LRHLS_stubs_data_phi_s, [16 x float]* %LRHLS_stubs_data_z_s, i32 %idx_1)

]]></Node>
<StgValue><ssdm name="call_ln141"/></StgValue>
</operation>

<operation id="193" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
erase.1.exit:1  %add_ln142_1 = add i32 %LRHLS_stubs_size_r, -1

]]></Node>
<StgValue><ssdm name="add_ln142_1"/></StgValue>
</operation>

<operation id="194" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
erase.1.exit:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="195" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %i_0_i1265 = phi i32 [ 0, %erase.1.exit ], [ %i_5, %8 ]

]]></Node>
<StgValue><ssdm name="i_0_i1265"/></StgValue>
</operation>

<operation id="196" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln202_1 = icmp ult i32 %i_0_i1265, %temp_1

]]></Node>
<StgValue><ssdm name="icmp_ln202_1"/></StgValue>
</operation>

<operation id="197" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i_5 = add i32 %i_0_i1265, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="198" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln202_1, label %8, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="199" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln203_1 = zext i32 %i_0_i1265 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_1"/></StgValue>
</operation>

<operation id="200" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %LRHLS_layerPopulatio_6 = getelementptr [30 x i32]* %LRHLS_layerPopulation_data_first, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="LRHLS_layerPopulatio_6"/></StgValue>
</operation>

<operation id="201" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="5">
<![CDATA[
:2  %LRHLS_layerPopulatio_7 = load i32* %LRHLS_layerPopulatio_6, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_layerPopulatio_7"/></StgValue>
</operation>

<operation id="202" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="32">
<![CDATA[
.critedge:0  %zext_ln196 = zext i32 %temp_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln196"/></StgValue>
</operation>

<operation id="203" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:1  %LRHLS_layerPopulatio_11 = getelementptr [30 x i32]* %LRHLS_layerPopulation_data_first, i64 0, i64 %zext_ln196

]]></Node>
<StgValue><ssdm name="LRHLS_layerPopulatio_11"/></StgValue>
</operation>

<operation id="204" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.critedge:2  store i32 %p_key_read_assign, i32* %LRHLS_layerPopulatio_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="205" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:3  %LRHLS_layerPopulatio_13 = getelementptr [30 x i32]* %LRHLS_layerPopulation_data_second, i64 0, i64 %zext_ln196

]]></Node>
<StgValue><ssdm name="LRHLS_layerPopulatio_13"/></StgValue>
</operation>

<operation id="206" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.critedge:4  store i32 0, i32* %LRHLS_layerPopulatio_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="207" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:5  %add_ln197 = add i32 %temp_1, 1

]]></Node>
<StgValue><ssdm name="add_ln197"/></StgValue>
</operation>

<operation id="208" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
.critedge:6  br label %"operator[].exit1"

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="209" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="5">
<![CDATA[
:2  %LRHLS_layerPopulatio_7 = load i32* %LRHLS_layerPopulatio_6, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_layerPopulatio_7"/></StgValue>
</operation>

<operation id="210" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %icmp_ln203_1 = icmp eq i32 %LRHLS_layerPopulatio_7, %p_key_read_assign

]]></Node>
<StgValue><ssdm name="icmp_ln203_1"/></StgValue>
</operation>

<operation id="211" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln203_1, label %has_key.exit1.preheader, label %7

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="212" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
has_key.exit1.preheader:0  br label %has_key.exit1

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="213" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
has_key.exit1:0  %i_6 = phi i32 [ %i_7, %9 ], [ 0, %has_key.exit1.preheader ]

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="214" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
has_key.exit1:1  %icmp_ln212_1 = icmp ult i32 %i_6, %temp_1

]]></Node>
<StgValue><ssdm name="icmp_ln212_1"/></StgValue>
</operation>

<operation id="215" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
has_key.exit1:2  %i_7 = add i32 %i_6, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="216" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
has_key.exit1:3  br i1 %icmp_ln212_1, label %9, label %"operator[].exit1.loopexit"

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>

<operation id="217" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln213_1 = zext i32 %i_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln213_1"/></StgValue>
</operation>

<operation id="218" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %LRHLS_layerPopulatio_8 = getelementptr [30 x i32]* %LRHLS_layerPopulation_data_first, i64 0, i64 %zext_ln213_1

]]></Node>
<StgValue><ssdm name="LRHLS_layerPopulatio_8"/></StgValue>
</operation>

<operation id="219" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="5">
<![CDATA[
:2  %LRHLS_layerPopulatio_10 = load i32* %LRHLS_layerPopulatio_8, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_layerPopulatio_10"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="220" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_1" val="1"/>
<literal name="icmp_ln212_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="5">
<![CDATA[
:2  %LRHLS_layerPopulatio_10 = load i32* %LRHLS_layerPopulatio_8, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_layerPopulatio_10"/></StgValue>
</operation>

<operation id="221" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_1" val="1"/>
<literal name="icmp_ln212_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %icmp_ln213_1 = icmp eq i32 %LRHLS_layerPopulatio_10, %p_key_read_assign

]]></Node>
<StgValue><ssdm name="icmp_ln213_1"/></StgValue>
</operation>

<operation id="222" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_1" val="1"/>
<literal name="icmp_ln212_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln213_1, label %"operator[].exit1.loopexit", label %has_key.exit1

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="223" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_1" val="1"/>
<literal name="icmp_ln213_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln202_1" val="1"/>
<literal name="icmp_ln212_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
operator[].exit1.loopexit:0  br label %"operator[].exit1"

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="224" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln212_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln202_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
operator[].exit1:1  %p_pn_in_i3 = phi i32 [ %temp_1, %.critedge ], [ %i_6, %"operator[].exit1.loopexit" ]

]]></Node>
<StgValue><ssdm name="p_pn_in_i3"/></StgValue>
</operation>

<operation id="225" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln212_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln202_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="32">
<![CDATA[
operator[].exit1:2  %zext_ln235_1 = zext i32 %p_pn_in_i3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln235_1"/></StgValue>
</operation>

<operation id="226" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln212_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln202_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator[].exit1:3  %LRHLS_layerPopulatio_14 = getelementptr [30 x i32]* %LRHLS_layerPopulation_data_second, i64 0, i64 %zext_ln235_1

]]></Node>
<StgValue><ssdm name="LRHLS_layerPopulatio_14"/></StgValue>
</operation>

<operation id="227" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln212_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln202_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
operator[].exit1:4  %LRHLS_layerPopulatio_15 = load i32* %LRHLS_layerPopulatio_14, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_layerPopulatio_15"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="228" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
operator[].exit1:4  %LRHLS_layerPopulatio_15 = load i32* %LRHLS_layerPopulatio_14, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_layerPopulatio_15"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="229" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
operator[].exit1:0  %LRHLS_layerPopulatio_9 = phi i32 [ %add_ln197, %.critedge ], [ %temp_1, %"operator[].exit1.loopexit" ]

]]></Node>
<StgValue><ssdm name="LRHLS_layerPopulatio_9"/></StgValue>
</operation>

<operation id="230" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
operator[].exit1:5  %add_ln171 = add i32 %LRHLS_layerPopulatio_15, -1

]]></Node>
<StgValue><ssdm name="add_ln171"/></StgValue>
</operation>

<operation id="231" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
operator[].exit1:6  store i32 %add_ln171, i32* %LRHLS_layerPopulatio_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="232" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
operator[].exit1:7  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="233" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge:0  %LRHLS_stubs_size_0 = phi i32 [ %LRHLS_stubs_size_r, %0 ], [ %add_ln142_1, %"operator[].exit1" ]

]]></Node>
<StgValue><ssdm name="LRHLS_stubs_size_0"/></StgValue>
</operation>

<operation id="234" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge:1  %LRHLS_stubMap_size_1 = phi i32 [ %temp, %0 ], [ %LRHLS_stubMap_size_s, %"operator[].exit1" ]

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_size_1"/></StgValue>
</operation>

<operation id="235" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge:2  %LRHLS_layerPopulatio_12 = phi i32 [ %temp_1, %0 ], [ %LRHLS_layerPopulatio_9, %"operator[].exit1" ]

]]></Node>
<StgValue><ssdm name="LRHLS_layerPopulatio_12"/></StgValue>
</operation>

<operation id="236" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge:3  %p_0 = phi i1 [ true, %0 ], [ false, %"operator[].exit1" ]

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="237" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="227" op_0_bw="227" op_1_bw="1">
<![CDATA[
._crit_edge:4  %mrv_03 = insertvalue { i1, i1, i32, float, float, i32, i32, i1, i32, i32 } undef, i1 %p_0, 0

]]></Node>
<StgValue><ssdm name="mrv_03"/></StgValue>
</operation>

<operation id="238" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="227" op_0_bw="227" op_1_bw="1">
<![CDATA[
._crit_edge:5  %mrv_14 = insertvalue { i1, i1, i32, float, float, i32, i32, i1, i32, i32 } %mrv_03, i1 %and_ln163, 1

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="239" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="227" op_0_bw="227" op_1_bw="32">
<![CDATA[
._crit_edge:6  %mrv_25 = insertvalue { i1, i1, i32, float, float, i32, i32, i1, i32, i32 } %mrv_14, i32 %LRHLS_stubs_size_0, 2

]]></Node>
<StgValue><ssdm name="mrv_25"/></StgValue>
</operation>

<operation id="240" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="227" op_0_bw="227" op_1_bw="32">
<![CDATA[
._crit_edge:7  %mrv_36 = insertvalue { i1, i1, i32, float, float, i32, i32, i1, i32, i32 } %mrv_25, float %Residual_phi_read_as, 3

]]></Node>
<StgValue><ssdm name="mrv_36"/></StgValue>
</operation>

<operation id="241" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="227" op_0_bw="227" op_1_bw="32">
<![CDATA[
._crit_edge:8  %mrv_47 = insertvalue { i1, i1, i32, float, float, i32, i32, i1, i32, i32 } %mrv_36, float %Residual_z_read_assi, 4

]]></Node>
<StgValue><ssdm name="mrv_47"/></StgValue>
</operation>

<operation id="242" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="227" op_0_bw="227" op_1_bw="32">
<![CDATA[
._crit_edge:9  %mrv_58 = insertvalue { i1, i1, i32, float, float, i32, i32, i1, i32, i32 } %mrv_47, i32 %p_key_read_assign, 5

]]></Node>
<StgValue><ssdm name="mrv_58"/></StgValue>
</operation>

<operation id="243" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="227" op_0_bw="227" op_1_bw="32">
<![CDATA[
._crit_edge:10  %mrv_69 = insertvalue { i1, i1, i32, float, float, i32, i32, i1, i32, i32 } %mrv_58, i32 %idx_assign, 6

]]></Node>
<StgValue><ssdm name="mrv_69"/></StgValue>
</operation>

<operation id="244" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="227" op_0_bw="227" op_1_bw="1">
<![CDATA[
._crit_edge:11  %mrv_s = insertvalue { i1, i1, i32, float, float, i32, i32, i1, i32, i32 } %mrv_69, i1 %LRHLS_largestResid_s, 7

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="245" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="227" op_0_bw="227" op_1_bw="32">
<![CDATA[
._crit_edge:12  %mrv_8 = insertvalue { i1, i1, i32, float, float, i32, i32, i1, i32, i32 } %mrv_s, i32 %LRHLS_stubMap_size_1, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="246" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="227" op_0_bw="227" op_1_bw="32">
<![CDATA[
._crit_edge:13  %mrv_9 = insertvalue { i1, i1, i32, float, float, i32, i32, i1, i32, i32 } %mrv_8, i32 %LRHLS_layerPopulatio_12, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="247" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="227">
<![CDATA[
._crit_edge:14  ret { i1, i1, i32, float, float, i32, i32, i1, i32, i32 } %mrv_9

]]></Node>
<StgValue><ssdm name="ret_ln174"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
