

================================================================
== Vivado HLS Report for 'conv3padding_l0710'
================================================================
* Date:           Tue May 10 21:15:49 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.500 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_stream_out_data_l0_fu_161  |stream_out_data_l0  |        1|      964| 4.000 ns | 3.856 us |    1|  964|   none  |
        |grp_stream_in_row_l0_fu_176    |stream_in_row_l0    |        1|      325| 4.000 ns | 1.300 us |    1|  325|   none  |
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|  3 ~ 966 |          -|          -|     ?|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    233|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     265|    529|    -|
|Memory           |        4|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    228|    -|
|Register         |        -|      -|     155|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      0|     420|    990|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------+---------+-------+-----+-----+-----+
    |            Instance           |       Module       | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------------+--------------------+---------+-------+-----+-----+-----+
    |grp_stream_in_row_l0_fu_176    |stream_in_row_l0    |        0|      0|   83|  155|    0|
    |grp_stream_out_data_l0_fu_161  |stream_out_data_l0  |        0|      0|  182|  374|    0|
    +-------------------------------+--------------------+---------+-------+-----+-----+-----+
    |Total                          |                    |        0|      0|  265|  529|    0|
    +-------------------------------+--------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |row_buffer_0_V_U  |conv3padding_l071pcA  |        1|  0|   0|    0|   322|   24|     1|         7728|
    |row_buffer_1_V_U  |conv3padding_l071pcA  |        1|  0|   0|    0|   322|   24|     1|         7728|
    |row_buffer_2_V_U  |conv3padding_l071pcA  |        1|  0|   0|    0|   322|   24|     1|         7728|
    |row_buffer_3_V_U  |conv3padding_l071pcA  |        1|  0|   0|    0|   322|   24|     1|         7728|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                      |        4|  0|   0|    0|  1288|   96|     4|        30912|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |add_ln85_fu_201_p2               |     +    |      0|  0|  39|          32|          32|
    |loadBufferIdx_V_fu_253_p2        |     +    |      0|  0|   9|           2|           1|
    |rep_fu_279_p2                    |     +    |      0|  0|  39|          32|           1|
    |rowIdx_V_fu_265_p2               |     +    |      0|  0|  17|          10|           1|
    |storeBufferIdx_V_fu_218_p2       |     +    |      0|  0|   9|           2|           1|
    |icmp_ln85_fu_213_p2              |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln879_fu_259_p2             |   icmp   |      0|  0|  13|          10|           8|
    |icmp_ln87_fu_224_p2              |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln89_fu_246_p2              |   icmp   |      0|  0|  20|          31|           1|
    |ap_block_state1                  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |or_ln85_fu_207_p2                |    or    |      0|  0|  32|           2|          32|
    |rowIdx_V_1_fu_271_p3             |  select  |      0|  0|   9|           1|           1|
    |xor_ln87_fu_229_p2               |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 233|         189|         146|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  21|          4|    1|          4|
    |ap_done                |   9|          2|    1|          2|
    |in_V_V_read            |   9|          2|    1|          2|
    |padding_out_V_V_write  |   9|          2|    1|          2|
    |real_start             |   9|          2|    1|          2|
    |rep_0_i_i_i_reg_150    |   9|          2|   32|         64|
    |reps_blk_n             |   9|          2|    1|          2|
    |reps_c_i_blk_n         |   9|          2|    1|          2|
    |reps_out_blk_n         |   9|          2|    1|          2|
    |row_buffer_0_V_ce0     |   9|          2|    1|          2|
    |row_buffer_0_V_ce1     |   9|          2|    1|          2|
    |row_buffer_0_V_we1     |   9|          2|    1|          2|
    |row_buffer_1_V_ce0     |   9|          2|    1|          2|
    |row_buffer_1_V_ce1     |   9|          2|    1|          2|
    |row_buffer_1_V_we1     |   9|          2|    1|          2|
    |row_buffer_2_V_ce0     |   9|          2|    1|          2|
    |row_buffer_2_V_ce1     |   9|          2|    1|          2|
    |row_buffer_2_V_we1     |   9|          2|    1|          2|
    |row_buffer_3_V_ce0     |   9|          2|    1|          2|
    |row_buffer_3_V_ce1     |   9|          2|    1|          2|
    |row_buffer_3_V_we1     |   9|          2|    1|          2|
    |t_V_5_reg_114          |   9|          2|    2|          4|
    |t_V_6_reg_138          |   9|          2|   10|         20|
    |t_V_reg_126            |   9|          2|    2|          4|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 228|         50|   66|        134|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |add_ln85_reg_285                            |  27|   0|   32|          5|
    |ap_CS_fsm                                   |   3|   0|    3|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |grp_stream_in_row_l0_fu_176_ap_start_reg    |   1|   0|    1|          0|
    |grp_stream_out_data_l0_fu_161_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln89_reg_308                           |   1|   0|    1|          0|
    |loadBufferIdx_V_reg_313                     |   2|   0|    2|          0|
    |or_ln85_reg_290                             |  27|   0|   32|          5|
    |rep_0_i_i_i_reg_150                         |  32|   0|   32|          0|
    |rep_reg_323                                 |  32|   0|   32|          0|
    |rowIdx_V_1_reg_318                          |  10|   0|   10|          0|
    |start_once_reg                              |   1|   0|    1|          0|
    |storeBufferIdx_V_reg_298                    |   2|   0|    2|          0|
    |t_V_5_reg_114                               |   2|   0|    2|          0|
    |t_V_6_reg_138                               |  10|   0|   10|          0|
    |t_V_reg_126                                 |   2|   0|    2|          0|
    |xor_ln87_reg_303                            |   1|   0|    1|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 155|   0|  165|         10|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | conv3padding_l0710 | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | conv3padding_l0710 | return value |
|ap_start                |  in |    1| ap_ctrl_hs | conv3padding_l0710 | return value |
|start_full_n            |  in |    1| ap_ctrl_hs | conv3padding_l0710 | return value |
|ap_done                 | out |    1| ap_ctrl_hs | conv3padding_l0710 | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | conv3padding_l0710 | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | conv3padding_l0710 | return value |
|ap_ready                | out |    1| ap_ctrl_hs | conv3padding_l0710 | return value |
|start_out               | out |    1| ap_ctrl_hs | conv3padding_l0710 | return value |
|start_write             | out |    1| ap_ctrl_hs | conv3padding_l0710 | return value |
|reps_dout               |  in |   32|   ap_fifo  |        reps        |    pointer   |
|reps_empty_n            |  in |    1|   ap_fifo  |        reps        |    pointer   |
|reps_read               | out |    1|   ap_fifo  |        reps        |    pointer   |
|reps_out_din            | out |   32|   ap_fifo  |      reps_out      |    pointer   |
|reps_out_full_n         |  in |    1|   ap_fifo  |      reps_out      |    pointer   |
|reps_out_write          | out |    1|   ap_fifo  |      reps_out      |    pointer   |
|in_V_V_dout             |  in |   24|   ap_fifo  |       in_V_V       |    pointer   |
|in_V_V_empty_n          |  in |    1|   ap_fifo  |       in_V_V       |    pointer   |
|in_V_V_read             | out |    1|   ap_fifo  |       in_V_V       |    pointer   |
|padding_out_V_V_din     | out |   72|   ap_fifo  |   padding_out_V_V  |    pointer   |
|padding_out_V_V_full_n  |  in |    1|   ap_fifo  |   padding_out_V_V  |    pointer   |
|padding_out_V_V_write   | out |    1|   ap_fifo  |   padding_out_V_V  |    pointer   |
|reps_c_i_din            | out |   32|   ap_fifo  |      reps_c_i      |    pointer   |
|reps_c_i_full_n         |  in |    1|   ap_fifo  |      reps_c_i      |    pointer   |
|reps_c_i_write          | out |    1|   ap_fifo  |      reps_c_i      |    pointer   |
+------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.35ns)   --->   "%row_buffer_0_V = alloca [322 x i24], align 4" [./src/conv2d_l0.hpp:78->./src/conv2d_l0.hpp:292->./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 5 'alloca' 'row_buffer_0_V' <Predicate = true> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 322> <RAM>
ST_1 : Operation 6 [1/1] (1.35ns)   --->   "%row_buffer_1_V = alloca [322 x i24], align 4" [./src/conv2d_l0.hpp:78->./src/conv2d_l0.hpp:292->./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 6 'alloca' 'row_buffer_1_V' <Predicate = true> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 322> <RAM>
ST_1 : Operation 7 [1/1] (1.35ns)   --->   "%row_buffer_2_V = alloca [322 x i24], align 4" [./src/conv2d_l0.hpp:78->./src/conv2d_l0.hpp:292->./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 7 'alloca' 'row_buffer_2_V' <Predicate = true> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 322> <RAM>
ST_1 : Operation 8 [1/1] (1.35ns)   --->   "%row_buffer_3_V = alloca [322 x i24], align 4" [./src/conv2d_l0.hpp:78->./src/conv2d_l0.hpp:292->./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 8 'alloca' 'row_buffer_3_V' <Predicate = true> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 322> <RAM>
ST_1 : Operation 9 [1/1] (1.75ns)   --->   "%reps_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %reps)" [./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 9 'read' 'reps_read' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1024> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i72* %padding_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %reps_out, i32 %reps_read)" [./src/ultranet.cpp:90->./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 15 'write' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1024> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %reps_c_i, i32 %reps_read)" [./src/conv2d_l0.hpp:292->./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 17 'write' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1024> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([322 x i24]* %row_buffer_0_V, [322 x i24]* %row_buffer_1_V, [322 x i24]* %row_buffer_2_V, [322 x i24]* %row_buffer_3_V, [1 x i8]* @p_str49942, [13 x i8]* @p_str49978, [1 x i8]* @p_str49942, i32 -1, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942)" [./src/conv2d_l0.hpp:80->./src/conv2d_l0.hpp:292->./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 18 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node add_ln85)   --->   "%shl_ln85 = shl i32 %reps_read, 7" [./src/conv2d_l0.hpp:85->./src/conv2d_l0.hpp:292->./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 19 'shl' 'shl_ln85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node add_ln85)   --->   "%shl_ln85_1 = shl i32 %reps_read, 5" [./src/conv2d_l0.hpp:85->./src/conv2d_l0.hpp:292->./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 20 'shl' 'shl_ln85_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln85 = add i32 %shl_ln85, %shl_ln85_1" [./src/conv2d_l0.hpp:85->./src/conv2d_l0.hpp:292->./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 21 'add' 'add_ln85' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%or_ln85 = or i32 %add_ln85, 2" [./src/conv2d_l0.hpp:85->./src/conv2d_l0.hpp:292->./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 22 'or' 'or_ln85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.75ns)   --->   "br label %0" [./src/conv2d_l0.hpp:85->./src/conv2d_l0.hpp:292->./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%t_V_5 = phi i2 [ 0, %entry ], [ %storeBufferIdx_V, %hls_label_19 ]"   --->   Operation 24 'phi' 't_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%t_V = phi i2 [ -2, %entry ], [ %loadBufferIdx_V, %hls_label_19 ]"   --->   Operation 25 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%t_V_6 = phi i10 [ -2, %entry ], [ %rowIdx_V_1, %hls_label_19 ]"   --->   Operation 26 'phi' 't_V_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%rep_0_i_i_i = phi i32 [ 0, %entry ], [ %rep, %hls_label_19 ]"   --->   Operation 27 'phi' 'rep_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.11ns)   --->   "%icmp_ln85 = icmp eq i32 %rep_0_i_i_i, %or_ln85" [./src/conv2d_l0.hpp:85->./src/conv2d_l0.hpp:292->./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 28 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.62ns)   --->   "%storeBufferIdx_V = add i2 %t_V_5, 1" [./src/conv2d_l0.hpp:92->./src/conv2d_l0.hpp:292->./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 29 'add' 'storeBufferIdx_V' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln85, label %conv3padding_l0710.exit, label %hls_label_19" [./src/conv2d_l0.hpp:85->./src/conv2d_l0.hpp:292->./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.11ns)   --->   "%icmp_ln87 = icmp ult i32 %rep_0_i_i_i, %add_ln85" [./src/conv2d_l0.hpp:87->./src/conv2d_l0.hpp:292->./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 31 'icmp' 'icmp_ln87' <Predicate = (!icmp_ln85)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.33ns)   --->   "%xor_ln87 = xor i1 %icmp_ln87, true" [./src/conv2d_l0.hpp:87->./src/conv2d_l0.hpp:292->./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 32 'xor' 'xor_ln87' <Predicate = (!icmp_ln85)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [2/2] (0.00ns)   --->   "call fastcc void @stream_in_row_l0(i24* %in_V_V, [322 x i24]* %row_buffer_0_V, [322 x i24]* %row_buffer_1_V, [322 x i24]* %row_buffer_2_V, [322 x i24]* %row_buffer_3_V, i1 zeroext %xor_ln87, i2 %t_V_5)" [./src/conv2d_l0.hpp:87->./src/conv2d_l0.hpp:292->./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 33 'call' <Predicate = (!icmp_ln85)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %rep_0_i_i_i, i32 1, i32 31)" [./src/conv2d_l0.hpp:89->./src/conv2d_l0.hpp:292->./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 34 'partselect' 'tmp' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.09ns)   --->   "%icmp_ln89 = icmp eq i31 %tmp, 0" [./src/conv2d_l0.hpp:89->./src/conv2d_l0.hpp:292->./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 35 'icmp' 'icmp_ln89' <Predicate = (!icmp_ln85)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [2/2] (0.93ns)   --->   "call fastcc void @stream_out_data_l0(i72* %padding_out_V_V, [322 x i24]* %row_buffer_0_V, [322 x i24]* %row_buffer_1_V, [322 x i24]* %row_buffer_2_V, [322 x i24]* %row_buffer_3_V, i1 zeroext %icmp_ln89, i10 %t_V_6, i2 %t_V)" [./src/conv2d_l0.hpp:89->./src/conv2d_l0.hpp:292->./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 36 'call' <Predicate = (!icmp_ln85)> <Delay = 0.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 37 [1/1] (0.62ns)   --->   "%loadBufferIdx_V = add i2 %t_V, 1" [./src/conv2d_l0.hpp:91->./src/conv2d_l0.hpp:292->./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 37 'add' 'loadBufferIdx_V' <Predicate = (!icmp_ln85)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.85ns)   --->   "%icmp_ln879 = icmp eq i10 %t_V_6, 159" [./src/conv2d_l0.hpp:93->./src/conv2d_l0.hpp:292->./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 38 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln85)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.93ns)   --->   "%rowIdx_V = add i10 %t_V_6, 1" [./src/conv2d_l0.hpp:96->./src/conv2d_l0.hpp:292->./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 39 'add' 'rowIdx_V' <Predicate = (!icmp_ln85)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.47ns)   --->   "%rowIdx_V_1 = select i1 %icmp_ln879, i10 0, i10 %rowIdx_V" [./src/conv2d_l0.hpp:93->./src/conv2d_l0.hpp:292->./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 40 'select' 'rowIdx_V_1' <Predicate = (!icmp_ln85)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.20ns)   --->   "%rep = add i32 %rep_0_i_i_i, 1" [./src/conv2d_l0.hpp:85->./src/conv2d_l0.hpp:292->./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 41 'add' 'rep' <Predicate = (!icmp_ln85)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "ret void" [./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 42 'ret' <Predicate = (icmp_ln85)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50024)" [./src/conv2d_l0.hpp:85->./src/conv2d_l0.hpp:292->./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 43 'specregionbegin' 'tmp_i_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/2] (0.00ns)   --->   "call fastcc void @stream_in_row_l0(i24* %in_V_V, [322 x i24]* %row_buffer_0_V, [322 x i24]* %row_buffer_1_V, [322 x i24]* %row_buffer_2_V, [322 x i24]* %row_buffer_3_V, i1 zeroext %xor_ln87, i2 %t_V_5)" [./src/conv2d_l0.hpp:87->./src/conv2d_l0.hpp:292->./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 44 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 45 [1/2] (0.00ns)   --->   "call fastcc void @stream_out_data_l0(i72* %padding_out_V_V, [322 x i24]* %row_buffer_0_V, [322 x i24]* %row_buffer_1_V, [322 x i24]* %row_buffer_2_V, [322 x i24]* %row_buffer_3_V, i1 zeroext %icmp_ln89, i10 %t_V_6, i2 %t_V)" [./src/conv2d_l0.hpp:89->./src/conv2d_l0.hpp:292->./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 45 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50024, i32 %tmp_i_i_i)" [./src/conv2d_l0.hpp:98->./src/conv2d_l0.hpp:292->./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 46 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br label %0" [./src/conv2d_l0.hpp:85->./src/conv2d_l0.hpp:292->./src/conv2d_l0.hpp:291->./src/ultranet.cpp:90]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reps]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ reps_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ padding_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ reps_c_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface  ) [ 0000]
row_buffer_0_V    (alloca         ) [ 0011]
row_buffer_1_V    (alloca         ) [ 0011]
row_buffer_2_V    (alloca         ) [ 0011]
row_buffer_3_V    (alloca         ) [ 0011]
reps_read         (read           ) [ 0000]
specinterface_ln0 (specinterface  ) [ 0000]
specinterface_ln0 (specinterface  ) [ 0000]
specinterface_ln0 (specinterface  ) [ 0000]
specinterface_ln0 (specinterface  ) [ 0000]
specinterface_ln0 (specinterface  ) [ 0000]
write_ln90        (write          ) [ 0000]
specinterface_ln0 (specinterface  ) [ 0000]
write_ln292       (write          ) [ 0000]
specmemcore_ln80  (specmemcore    ) [ 0000]
shl_ln85          (shl            ) [ 0000]
shl_ln85_1        (shl            ) [ 0000]
add_ln85          (add            ) [ 0011]
or_ln85           (or             ) [ 0011]
br_ln85           (br             ) [ 0111]
t_V_5             (phi            ) [ 0011]
t_V               (phi            ) [ 0011]
t_V_6             (phi            ) [ 0011]
rep_0_i_i_i       (phi            ) [ 0010]
icmp_ln85         (icmp           ) [ 0011]
storeBufferIdx_V  (add            ) [ 0111]
br_ln85           (br             ) [ 0000]
icmp_ln87         (icmp           ) [ 0000]
xor_ln87          (xor            ) [ 0001]
tmp               (partselect     ) [ 0000]
icmp_ln89         (icmp           ) [ 0001]
loadBufferIdx_V   (add            ) [ 0111]
icmp_ln879        (icmp           ) [ 0000]
rowIdx_V          (add            ) [ 0000]
rowIdx_V_1        (select         ) [ 0111]
rep               (add            ) [ 0111]
ret_ln291         (ret            ) [ 0000]
tmp_i_i_i         (specregionbegin) [ 0000]
call_ln87         (call           ) [ 0000]
call_ln89         (call           ) [ 0000]
empty             (specregionend  ) [ 0000]
br_ln85           (br             ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reps">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reps"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reps_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reps_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="padding_out_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="reps_c_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reps_c_i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49942"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49978"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_row_l0"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_data_l0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50024"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="row_buffer_0_V_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_buffer_0_V/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="row_buffer_1_V_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_buffer_1_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="row_buffer_2_V_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_buffer_2_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="row_buffer_3_V_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_buffer_3_V/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="reps_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reps_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln90_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln90/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln292_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln292/1 "/>
</bind>
</comp>

<comp id="114" class="1005" name="t_V_5_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="2" slack="1"/>
<pin id="116" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="t_V_5 (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="t_V_5_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="2" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_5/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="t_V_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="1"/>
<pin id="128" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="t_V_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="2" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="2" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="138" class="1005" name="t_V_6_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="10" slack="1"/>
<pin id="140" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t_V_6 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="t_V_6_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="2" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="10" slack="0"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_6/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="rep_0_i_i_i_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rep_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="rep_0_i_i_i_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="32" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rep_0_i_i_i/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_stream_out_data_l0_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="72" slack="0"/>
<pin id="164" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="165" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="166" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="167" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="168" dir="0" index="6" bw="1" slack="0"/>
<pin id="169" dir="0" index="7" bw="10" slack="0"/>
<pin id="170" dir="0" index="8" bw="2" slack="0"/>
<pin id="171" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln89/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_stream_in_row_l0_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="24" slack="0"/>
<pin id="179" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="180" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="181" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="182" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="183" dir="0" index="6" bw="1" slack="0"/>
<pin id="184" dir="0" index="7" bw="2" slack="0"/>
<pin id="185" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln87/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="shl_ln85_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="4" slack="0"/>
<pin id="192" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln85/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="shl_ln85_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="4" slack="0"/>
<pin id="198" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln85_1/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln85_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="or_ln85_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln85/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln85_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="1"/>
<pin id="216" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="storeBufferIdx_V_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="2" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="storeBufferIdx_V/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln87_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="1"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="xor_ln87_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln87/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="31" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="0" index="3" bw="6" slack="0"/>
<pin id="241" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln89_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="31" slack="0"/>
<pin id="248" dir="0" index="1" bw="31" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="loadBufferIdx_V_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loadBufferIdx_V/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln879_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="0"/>
<pin id="261" dir="0" index="1" bw="10" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="rowIdx_V_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rowIdx_V/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="rowIdx_V_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="10" slack="0"/>
<pin id="274" dir="0" index="2" bw="10" slack="0"/>
<pin id="275" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rowIdx_V_1/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="rep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep/2 "/>
</bind>
</comp>

<comp id="285" class="1005" name="add_ln85_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln85 "/>
</bind>
</comp>

<comp id="290" class="1005" name="or_ln85_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln85 "/>
</bind>
</comp>

<comp id="298" class="1005" name="storeBufferIdx_V_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="2" slack="0"/>
<pin id="300" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="storeBufferIdx_V "/>
</bind>
</comp>

<comp id="303" class="1005" name="xor_ln87_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln87 "/>
</bind>
</comp>

<comp id="308" class="1005" name="icmp_ln89_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln89 "/>
</bind>
</comp>

<comp id="313" class="1005" name="loadBufferIdx_V_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="2" slack="0"/>
<pin id="315" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="loadBufferIdx_V "/>
</bind>
</comp>

<comp id="318" class="1005" name="rowIdx_V_1_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="10" slack="0"/>
<pin id="320" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="rowIdx_V_1 "/>
</bind>
</comp>

<comp id="323" class="1005" name="rep_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rep "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="92" pin="2"/><net_sink comp="98" pin=2"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="92" pin="2"/><net_sink comp="106" pin=2"/></net>

<net id="117"><net_src comp="42" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="118" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="129"><net_src comp="44" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="130" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="141"><net_src comp="46" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="142" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="172"><net_src comp="62" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="174"><net_src comp="142" pin="4"/><net_sink comp="161" pin=7"/></net>

<net id="175"><net_src comp="130" pin="4"/><net_sink comp="161" pin=8"/></net>

<net id="186"><net_src comp="52" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="4" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="118" pin="4"/><net_sink comp="176" pin=7"/></net>

<net id="193"><net_src comp="92" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="92" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="189" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="195" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="201" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="18" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="154" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="118" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="48" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="154" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="224" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="50" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="235"><net_src comp="229" pin="2"/><net_sink comp="176" pin=6"/></net>

<net id="242"><net_src comp="54" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="154" pin="4"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="56" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="58" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="250"><net_src comp="236" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="60" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="252"><net_src comp="246" pin="2"/><net_sink comp="161" pin=6"/></net>

<net id="257"><net_src comp="130" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="48" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="142" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="64" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="142" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="66" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="276"><net_src comp="259" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="68" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="265" pin="2"/><net_sink comp="271" pin=2"/></net>

<net id="283"><net_src comp="154" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="56" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="201" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="293"><net_src comp="207" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="301"><net_src comp="218" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="306"><net_src comp="229" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="176" pin=6"/></net>

<net id="311"><net_src comp="246" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="161" pin=6"/></net>

<net id="316"><net_src comp="253" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="321"><net_src comp="271" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="326"><net_src comp="279" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="154" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reps | {}
	Port: reps_out | {1 }
	Port: in_V_V | {}
	Port: padding_out_V_V | {2 3 }
	Port: reps_c_i | {1 }
 - Input state : 
	Port: conv3padding_l0710 : reps | {1 }
	Port: conv3padding_l0710 : reps_out | {}
	Port: conv3padding_l0710 : in_V_V | {2 3 }
  - Chain level:
	State 1
		specmemcore_ln80 : 1
		or_ln85 : 1
	State 2
		icmp_ln85 : 1
		storeBufferIdx_V : 1
		br_ln85 : 2
		icmp_ln87 : 1
		xor_ln87 : 2
		call_ln87 : 2
		tmp : 1
		icmp_ln89 : 2
		call_ln89 : 3
		loadBufferIdx_V : 1
		icmp_ln879 : 1
		rowIdx_V : 1
		rowIdx_V_1 : 2
		rep : 1
	State 3
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   call   | grp_stream_out_data_l0_fu_161 |   3.02  |   162   |   285   |
|          |  grp_stream_in_row_l0_fu_176  |  0.755  |    71   |    66   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln85_fu_201        |    0    |    0    |    39   |
|          |    storeBufferIdx_V_fu_218    |    0    |    0    |    9    |
|    add   |     loadBufferIdx_V_fu_253    |    0    |    0    |    9    |
|          |        rowIdx_V_fu_265        |    0    |    0    |    17   |
|          |           rep_fu_279          |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln85_fu_213       |    0    |    0    |    20   |
|   icmp   |        icmp_ln87_fu_224       |    0    |    0    |    20   |
|          |        icmp_ln89_fu_246       |    0    |    0    |    20   |
|          |       icmp_ln879_fu_259       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|  select  |       rowIdx_V_1_fu_271       |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|
|    xor   |        xor_ln87_fu_229        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|   read   |      reps_read_read_fu_92     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |     write_ln90_write_fu_98    |    0    |    0    |    0    |
|          |    write_ln292_write_fu_106   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|    shl   |        shl_ln85_fu_189        |    0    |    0    |    0    |
|          |       shl_ln85_1_fu_195       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|    or    |         or_ln85_fu_207        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|           tmp_fu_236          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |  3.775  |   233   |   548   |
|----------|-------------------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------+--------+--------+--------+--------+
|row_buffer_0_V|    1   |    0   |    0   |    0   |
|row_buffer_1_V|    1   |    0   |    0   |    0   |
|row_buffer_2_V|    1   |    0   |    0   |    0   |
|row_buffer_3_V|    1   |    0   |    0   |    0   |
+--------------+--------+--------+--------+--------+
|     Total    |    4   |    0   |    0   |    0   |
+--------------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln85_reg_285    |   32   |
|    icmp_ln89_reg_308   |    1   |
| loadBufferIdx_V_reg_313|    2   |
|     or_ln85_reg_290    |   32   |
|   rep_0_i_i_i_reg_150  |   32   |
|       rep_reg_323      |   32   |
|   rowIdx_V_1_reg_318   |   10   |
|storeBufferIdx_V_reg_298|    2   |
|      t_V_5_reg_114     |    2   |
|      t_V_6_reg_138     |   10   |
|       t_V_reg_126      |    2   |
|    xor_ln87_reg_303    |    1   |
+------------------------+--------+
|          Total         |   158  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
|         t_V_5_reg_114         |  p0  |   2  |   2  |    4   ||    9    |
|          t_V_reg_126          |  p0  |   2  |   2  |    4   ||    9    |
|         t_V_6_reg_138         |  p0  |   2  |  10  |   20   ||    9    |
| grp_stream_out_data_l0_fu_161 |  p6  |   2  |   1  |    2   ||    9    |
|  grp_stream_in_row_l0_fu_176  |  p6  |   2  |   1  |    2   ||    9    |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |   32   ||  3.775  ||    45   |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |   233  |   548  |    -   |
|   Memory  |    4   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    3   |    -   |   45   |    -   |
|  Register |    -   |    -   |   158  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    7   |   391  |   593  |    0   |
+-----------+--------+--------+--------+--------+--------+
