INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado_projects/c3_reduced_xor/c3_reduced_xor.srcs/sources_1/new/reduced_xor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reduced_xor
WARNING: [VRFC 10-2167] variable temp must explicitly be declared as automatic or static [D:/Vivado_projects/c3_reduced_xor/c3_reduced_xor.srcs/sources_1/new/reduced_xor.sv:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado_projects/c3_reduced_xor/c3_reduced_xor.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
