D:\Masters_Study\1st Sem\VHDL lab\Workspace\submit\direct\idea.ngc 1546733511
OK
