ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 2
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f10x_rcc.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.align	1
  16              		.p2align 2,,3
  17              		.global	RCC_DeInit
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  22              		.type	RCC_DeInit, %function
  23              	RCC_DeInit:
  24              	.LFB29:
  25              		.file 1 "../../source/src/FWlib/src/stm32f10x_rcc.c"
   1:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
   2:../../source/src/FWlib/src/stm32f10x_rcc.c ****   ******************************************************************************
   3:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @file    stm32f10x_rcc.c
   4:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @author  MCD Application Team
   5:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @version V3.5.0
   6:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @date    11-March-2011
   7:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief   This file provides all the RCC firmware functions.
   8:../../source/src/FWlib/src/stm32f10x_rcc.c ****   ******************************************************************************
   9:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @attention
  10:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *
  11:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *
  18:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  19:../../source/src/FWlib/src/stm32f10x_rcc.c ****   ******************************************************************************
  20:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
  21:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  22:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* Includes ------------------------------------------------------------------*/
  23:../../source/src/FWlib/src/stm32f10x_rcc.c **** #include "stm32f10x_rcc.h"
  24:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  25:../../source/src/FWlib/src/stm32f10x_rcc.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  26:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @{
  27:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
  28:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  29:../../source/src/FWlib/src/stm32f10x_rcc.c **** /** @defgroup RCC 
  30:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief RCC driver modules
  31:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @{
  32:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */ 
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 2


  33:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  34:../../source/src/FWlib/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_TypesDefinitions
  35:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @{
  36:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
  37:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  38:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
  39:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @}
  40:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
  41:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  42:../../source/src/FWlib/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Defines
  43:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @{
  44:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
  45:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  46:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* ------------ RCC registers bit address in the alias region ----------- */
  47:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)
  48:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  49:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* --- CR Register ---*/
  50:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  51:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* Alias word address of HSION bit */
  52:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CR_OFFSET                 (RCC_OFFSET + 0x00)
  53:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define HSION_BitNumber           0x00
  54:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CR_HSION_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))
  55:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  56:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* Alias word address of PLLON bit */
  57:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define PLLON_BitNumber           0x18
  58:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CR_PLLON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))
  59:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  60:../../source/src/FWlib/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
  61:../../source/src/FWlib/src/stm32f10x_rcc.c ****  /* Alias word address of PLL2ON bit */
  62:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define PLL2ON_BitNumber          0x1A
  63:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define CR_PLL2ON_BB              (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLL2ON_BitNumber * 4))
  64:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  65:../../source/src/FWlib/src/stm32f10x_rcc.c ****  /* Alias word address of PLL3ON bit */
  66:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define PLL3ON_BitNumber          0x1C
  67:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define CR_PLL3ON_BB              (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLL3ON_BitNumber * 4))
  68:../../source/src/FWlib/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
  69:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  70:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* Alias word address of CSSON bit */
  71:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CSSON_BitNumber           0x13
  72:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CR_CSSON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))
  73:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  74:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* --- CFGR Register ---*/
  75:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  76:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* Alias word address of USBPRE bit */
  77:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CFGR_OFFSET               (RCC_OFFSET + 0x04)
  78:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  79:../../source/src/FWlib/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
  80:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define USBPRE_BitNumber          0x16
  81:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define CFGR_USBPRE_BB            (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (USBPRE_BitNumber * 4))
  82:../../source/src/FWlib/src/stm32f10x_rcc.c **** #else
  83:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define OTGFSPRE_BitNumber        0x16
  84:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define CFGR_OTGFSPRE_BB          (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (OTGFSPRE_BitNumber * 4))
  85:../../source/src/FWlib/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
  86:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  87:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* --- BDCR Register ---*/
  88:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  89:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* Alias word address of RTCEN bit */
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 3


  90:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define BDCR_OFFSET               (RCC_OFFSET + 0x20)
  91:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define RTCEN_BitNumber           0x0F
  92:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define BDCR_RTCEN_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))
  93:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  94:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* Alias word address of BDRST bit */
  95:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define BDRST_BitNumber           0x10
  96:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define BDCR_BDRST_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))
  97:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  98:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* --- CSR Register ---*/
  99:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 100:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* Alias word address of LSION bit */
 101:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CSR_OFFSET                (RCC_OFFSET + 0x24)
 102:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define LSION_BitNumber           0x00
 103:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CSR_LSION_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))
 104:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 105:../../source/src/FWlib/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 106:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* --- CFGR2 Register ---*/
 107:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 108:../../source/src/FWlib/src/stm32f10x_rcc.c ****  /* Alias word address of I2S2SRC bit */
 109:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define CFGR2_OFFSET              (RCC_OFFSET + 0x2C)
 110:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define I2S2SRC_BitNumber         0x11
 111:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define CFGR2_I2S2SRC_BB          (PERIPH_BB_BASE + (CFGR2_OFFSET * 32) + (I2S2SRC_BitNumber * 4))
 112:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 113:../../source/src/FWlib/src/stm32f10x_rcc.c ****  /* Alias word address of I2S3SRC bit */
 114:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define I2S3SRC_BitNumber         0x12
 115:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define CFGR2_I2S3SRC_BB          (PERIPH_BB_BASE + (CFGR2_OFFSET * 32) + (I2S3SRC_BitNumber * 4))
 116:../../source/src/FWlib/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 117:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 118:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* ---------------------- RCC registers bit mask ------------------------ */
 119:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 120:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* CR register bit mask */
 121:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CR_HSEBYP_Reset           ((uint32_t)0xFFFBFFFF)
 122:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CR_HSEBYP_Set             ((uint32_t)0x00040000)
 123:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CR_HSEON_Reset            ((uint32_t)0xFFFEFFFF)
 124:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CR_HSEON_Set              ((uint32_t)0x00010000)
 125:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CR_HSITRIM_Mask           ((uint32_t)0xFFFFFF07)
 126:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 127:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* CFGR register bit mask */
 128:../../source/src/FWlib/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined 
 129:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define CFGR_PLL_Mask            ((uint32_t)0xFFC2FFFF)
 130:../../source/src/FWlib/src/stm32f10x_rcc.c **** #else
 131:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define CFGR_PLL_Mask            ((uint32_t)0xFFC0FFFF)
 132:../../source/src/FWlib/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 133:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 134:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CFGR_PLLMull_Mask         ((uint32_t)0x003C0000)
 135:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CFGR_PLLSRC_Mask          ((uint32_t)0x00010000)
 136:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CFGR_PLLXTPRE_Mask        ((uint32_t)0x00020000)
 137:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CFGR_SWS_Mask             ((uint32_t)0x0000000C)
 138:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CFGR_SW_Mask              ((uint32_t)0xFFFFFFFC)
 139:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CFGR_HPRE_Reset_Mask      ((uint32_t)0xFFFFFF0F)
 140:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CFGR_HPRE_Set_Mask        ((uint32_t)0x000000F0)
 141:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CFGR_PPRE1_Reset_Mask     ((uint32_t)0xFFFFF8FF)
 142:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CFGR_PPRE1_Set_Mask       ((uint32_t)0x00000700)
 143:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CFGR_PPRE2_Reset_Mask     ((uint32_t)0xFFFFC7FF)
 144:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CFGR_PPRE2_Set_Mask       ((uint32_t)0x00003800)
 145:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CFGR_ADCPRE_Reset_Mask    ((uint32_t)0xFFFF3FFF)
 146:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CFGR_ADCPRE_Set_Mask      ((uint32_t)0x0000C000)
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 4


 147:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 148:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* CSR register bit mask */
 149:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CSR_RMVF_Set              ((uint32_t)0x01000000)
 150:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 151:../../source/src/FWlib/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined 
 152:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* CFGR2 register bit mask */
 153:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV1SRC         ((uint32_t)0x00010000)
 154:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV1            ((uint32_t)0x0000000F)
 155:../../source/src/FWlib/src/stm32f10x_rcc.c **** #endif
 156:../../source/src/FWlib/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 157:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV2            ((uint32_t)0x000000F0)
 158:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define CFGR2_PLL2MUL            ((uint32_t)0x00000F00)
 159:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define CFGR2_PLL3MUL            ((uint32_t)0x0000F000)
 160:../../source/src/FWlib/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 161:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 162:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* RCC Flag Mask */
 163:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define FLAG_Mask                 ((uint8_t)0x1F)
 164:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 165:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* CIR register byte 2 (Bits[15:8]) base address */
 166:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CIR_BYTE2_ADDRESS         ((uint32_t)0x40021009)
 167:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 168:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* CIR register byte 3 (Bits[23:16]) base address */
 169:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CIR_BYTE3_ADDRESS         ((uint32_t)0x4002100A)
 170:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 171:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* CFGR register byte 4 (Bits[31:24]) base address */
 172:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CFGR_BYTE4_ADDRESS        ((uint32_t)0x40021007)
 173:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 174:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* BDCR register base address */
 175:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define BDCR_ADDRESS              (PERIPH_BASE + BDCR_OFFSET)
 176:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 177:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 178:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @}
 179:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */ 
 180:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 181:../../source/src/FWlib/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Macros
 182:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @{
 183:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */ 
 184:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 185:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 186:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @}
 187:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */ 
 188:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 189:../../source/src/FWlib/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Variables
 190:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @{
 191:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */ 
 192:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 193:../../source/src/FWlib/src/stm32f10x_rcc.c **** static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 194:../../source/src/FWlib/src/stm32f10x_rcc.c **** static __I uint8_t ADCPrescTable[4] = {2, 4, 6, 8};
 195:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 196:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 197:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @}
 198:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 199:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 200:../../source/src/FWlib/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_FunctionPrototypes
 201:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @{
 202:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 203:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 5


 204:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 205:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @}
 206:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 207:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 208:../../source/src/FWlib/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Functions
 209:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @{
 210:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 211:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 212:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 213:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 214:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  None
 215:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 216:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 217:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_DeInit(void)
 218:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
  26              		.loc 1 218 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
 219:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Set HSION bit */
 220:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CR |= (uint32_t)0x00000001;
 221:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 222:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
 223:../../source/src/FWlib/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
 224:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xF8FF0000;
 225:../../source/src/FWlib/src/stm32f10x_rcc.c **** #else
 226:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xF0FF0000;
 227:../../source/src/FWlib/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */   
 228:../../source/src/FWlib/src/stm32f10x_rcc.c ****   
 229:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Reset HSEON, CSSON and PLLON bits */
 230:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
 231:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 232:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Reset HSEBYP bit */
 233:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
 234:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 235:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
 236:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xFF80FFFF;
 237:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 238:../../source/src/FWlib/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 239:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Reset PLL2ON and PLL3ON bits */
 240:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xEBFFFFFF;
 241:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 242:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 243:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CIR = 0x00FF0000;
 244:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 245:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Reset CFGR2 register */
 246:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CFGR2 = 0x00000000;
 247:../../source/src/FWlib/src/stm32f10x_rcc.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 248:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 249:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CIR = 0x009F0000;
 250:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 251:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Reset CFGR2 register */
 252:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CFGR2 = 0x00000000;      
 253:../../source/src/FWlib/src/stm32f10x_rcc.c **** #else
 254:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 255:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CIR = 0x009F0000;
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 6


  31              		.loc 1 255 0
  32 0000 4FF41F00 		mov	r0, #10420224
 220:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  33              		.loc 1 220 0
  34 0004 0C4B     		ldr	r3, .L3
 224:../../source/src/FWlib/src/stm32f10x_rcc.c **** #else
  35              		.loc 1 224 0
  36 0006 0D4A     		ldr	r2, .L3+4
 220:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  37              		.loc 1 220 0
  38 0008 1968     		ldr	r1, [r3]
  39 000a 41F00101 		orr	r1, r1, #1
  40 000e 1960     		str	r1, [r3]
 224:../../source/src/FWlib/src/stm32f10x_rcc.c **** #else
  41              		.loc 1 224 0
  42 0010 5968     		ldr	r1, [r3, #4]
  43 0012 0A40     		ands	r2, r2, r1
  44 0014 5A60     		str	r2, [r3, #4]
 230:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  45              		.loc 1 230 0
  46 0016 1A68     		ldr	r2, [r3]
  47 0018 22F08472 		bic	r2, r2, #17301504
  48 001c 22F48032 		bic	r2, r2, #65536
  49 0020 1A60     		str	r2, [r3]
 233:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  50              		.loc 1 233 0
  51 0022 1A68     		ldr	r2, [r3]
  52 0024 22F48022 		bic	r2, r2, #262144
  53 0028 1A60     		str	r2, [r3]
 236:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  54              		.loc 1 236 0
  55 002a 5A68     		ldr	r2, [r3, #4]
  56 002c 22F4FE02 		bic	r2, r2, #8323072
  57 0030 5A60     		str	r2, [r3, #4]
  58              		.loc 1 255 0
  59 0032 9860     		str	r0, [r3, #8]
 256:../../source/src/FWlib/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 257:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 258:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
  60              		.loc 1 258 0
  61 0034 7047     		bx	lr
  62              	.L4:
  63 0036 00BF     		.align	2
  64              	.L3:
  65 0038 00100240 		.word	1073876992
  66 003c 0000FFF8 		.word	-117506048
  67              		.cfi_endproc
  68              	.LFE29:
  69              		.size	RCC_DeInit, .-RCC_DeInit
  70              		.align	1
  71              		.p2align 2,,3
  72              		.global	RCC_HSEConfig
  73              		.syntax unified
  74              		.thumb
  75              		.thumb_func
  76              		.fpu softvfp
  77              		.type	RCC_HSEConfig, %function
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 7


  78              	RCC_HSEConfig:
  79              	.LFB30:
 259:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 260:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 261:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Configures the External High Speed oscillator (HSE).
 262:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note   HSE can not be stopped if it is used directly or through the PLL as system clock.
 263:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_HSE: specifies the new state of the HSE.
 264:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 265:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_OFF: HSE oscillator OFF
 266:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_ON: HSE oscillator ON
 267:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
 268:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 269:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 270:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_HSEConfig(uint32_t RCC_HSE)
 271:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
  80              		.loc 1 271 0
  81              		.cfi_startproc
  82              		@ args = 0, pretend = 0, frame = 0
  83              		@ frame_needed = 0, uses_anonymous_args = 0
  84              		@ link register save eliminated.
  85              	.LVL0:
 272:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 273:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_HSE(RCC_HSE));
 274:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
 275:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Reset HSEON bit */
 276:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CR &= CR_HSEON_Reset;
  86              		.loc 1 276 0
  87 0040 0C4B     		ldr	r3, .L10
 277:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Reset HSEBYP bit */
 278:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CR &= CR_HSEBYP_Reset;
 279:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
 280:../../source/src/FWlib/src/stm32f10x_rcc.c ****   switch(RCC_HSE)
  88              		.loc 1 280 0
  89 0042 B0F5803F 		cmp	r0, #65536
 276:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Reset HSEBYP bit */
  90              		.loc 1 276 0
  91 0046 1A68     		ldr	r2, [r3]
  92 0048 22F48032 		bic	r2, r2, #65536
  93 004c 1A60     		str	r2, [r3]
 278:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  94              		.loc 1 278 0
  95 004e 1A68     		ldr	r2, [r3]
  96 0050 22F48022 		bic	r2, r2, #262144
  97 0054 1A60     		str	r2, [r3]
  98              		.loc 1 280 0
  99 0056 08D0     		beq	.L7
 100 0058 B0F5802F 		cmp	r0, #262144
 101 005c 04D1     		bne	.L9
 281:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
 282:../../source/src/FWlib/src/stm32f10x_rcc.c ****     case RCC_HSE_ON:
 283:../../source/src/FWlib/src/stm32f10x_rcc.c ****       /* Set HSEON bit */
 284:../../source/src/FWlib/src/stm32f10x_rcc.c ****       RCC->CR |= CR_HSEON_Set;
 285:../../source/src/FWlib/src/stm32f10x_rcc.c ****       break;
 286:../../source/src/FWlib/src/stm32f10x_rcc.c ****       
 287:../../source/src/FWlib/src/stm32f10x_rcc.c ****     case RCC_HSE_Bypass:
 288:../../source/src/FWlib/src/stm32f10x_rcc.c ****       /* Set HSEBYP and HSEON bits */
 289:../../source/src/FWlib/src/stm32f10x_rcc.c ****       RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 8


 102              		.loc 1 289 0
 103 005e 1A68     		ldr	r2, [r3]
 104 0060 42F4A022 		orr	r2, r2, #327680
 105 0064 1A60     		str	r2, [r3]
 290:../../source/src/FWlib/src/stm32f10x_rcc.c ****       break;
 291:../../source/src/FWlib/src/stm32f10x_rcc.c ****       
 292:../../source/src/FWlib/src/stm32f10x_rcc.c ****     default:
 293:../../source/src/FWlib/src/stm32f10x_rcc.c ****       break;
 294:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 295:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 106              		.loc 1 295 0
 107 0066 7047     		bx	lr
 108              	.L9:
 109 0068 7047     		bx	lr
 110              	.L7:
 284:../../source/src/FWlib/src/stm32f10x_rcc.c ****       break;
 111              		.loc 1 284 0
 112 006a 1A68     		ldr	r2, [r3]
 113 006c 42F48032 		orr	r2, r2, #65536
 114 0070 1A60     		str	r2, [r3]
 285:../../source/src/FWlib/src/stm32f10x_rcc.c ****       
 115              		.loc 1 285 0
 116 0072 7047     		bx	lr
 117              	.L11:
 118              		.align	2
 119              	.L10:
 120 0074 00100240 		.word	1073876992
 121              		.cfi_endproc
 122              	.LFE30:
 123              		.size	RCC_HSEConfig, .-RCC_HSEConfig
 124              		.align	1
 125              		.p2align 2,,3
 126              		.global	RCC_WaitForHSEStartUp
 127              		.syntax unified
 128              		.thumb
 129              		.thumb_func
 130              		.fpu softvfp
 131              		.type	RCC_WaitForHSEStartUp, %function
 132              	RCC_WaitForHSEStartUp:
 133              	.LFB31:
 296:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 297:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 298:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Waits for HSE start-up.
 299:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  None
 300:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval An ErrorStatus enumuration value:
 301:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * - SUCCESS: HSE oscillator is stable and ready to use
 302:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * - ERROR: HSE oscillator not yet ready
 303:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 304:../../source/src/FWlib/src/stm32f10x_rcc.c **** ErrorStatus RCC_WaitForHSEStartUp(void)
 305:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 134              		.loc 1 305 0
 135              		.cfi_startproc
 136              		@ args = 0, pretend = 0, frame = 8
 137              		@ frame_needed = 0, uses_anonymous_args = 0
 138              		@ link register save eliminated.
 306:../../source/src/FWlib/src/stm32f10x_rcc.c ****   __IO uint32_t StartUpCounter = 0;
 139              		.loc 1 306 0
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 9


 140 0078 0023     		movs	r3, #0
 305:../../source/src/FWlib/src/stm32f10x_rcc.c ****   __IO uint32_t StartUpCounter = 0;
 141              		.loc 1 305 0
 142 007a 82B0     		sub	sp, sp, #8
 143              	.LCFI0:
 144              		.cfi_def_cfa_offset 8
 145              	.LBB6:
 146              	.LBB7:
 307:../../source/src/FWlib/src/stm32f10x_rcc.c ****   ErrorStatus status = ERROR;
 308:../../source/src/FWlib/src/stm32f10x_rcc.c ****   FlagStatus HSEStatus = RESET;
 309:../../source/src/FWlib/src/stm32f10x_rcc.c ****   
 310:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 311:../../source/src/FWlib/src/stm32f10x_rcc.c ****   do
 312:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
 313:../../source/src/FWlib/src/stm32f10x_rcc.c ****     HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 314:../../source/src/FWlib/src/stm32f10x_rcc.c ****     StartUpCounter++;  
 315:../../source/src/FWlib/src/stm32f10x_rcc.c ****   } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 316:../../source/src/FWlib/src/stm32f10x_rcc.c ****   
 317:../../source/src/FWlib/src/stm32f10x_rcc.c ****   if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 318:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
 319:../../source/src/FWlib/src/stm32f10x_rcc.c ****     status = SUCCESS;
 320:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 321:../../source/src/FWlib/src/stm32f10x_rcc.c ****   else
 322:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
 323:../../source/src/FWlib/src/stm32f10x_rcc.c ****     status = ERROR;
 324:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }  
 325:../../source/src/FWlib/src/stm32f10x_rcc.c ****   return (status);
 326:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 327:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 328:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 329:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Adjusts the Internal High Speed oscillator (HSI) calibration value.
 330:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  HSICalibrationValue: specifies the calibration trimming value.
 331:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter must be a number between 0 and 0x1F.
 332:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 333:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 334:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
 335:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 336:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 337:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 338:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
 339:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg = RCC->CR;
 340:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Clear HSITRIM[4:0] bits */
 341:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg &= CR_HSITRIM_Mask;
 342:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
 343:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg |= (uint32_t)HSICalibrationValue << 3;
 344:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Store the new value */
 345:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CR = tmpreg;
 346:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 347:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 348:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 349:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Internal High Speed oscillator (HSI).
 350:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note   HSI can not be stopped if it is used directly or through the PLL as system clock.
 351:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the HSI. This parameter can be: ENABLE or DISABLE.
 352:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 353:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 354:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_HSICmd(FunctionalState NewState)
 355:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 10


 356:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 357:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 358:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 359:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 360:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 361:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 362:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL clock source and multiplication factor.
 363:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note   This function must be used only when the PLL is disabled.
 364:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_PLLSource: specifies the PLL entry clock source.
 365:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices or @b STM32_Value_line_devices, 
 366:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   this parameter can be one of the following values:
 367:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry
 368:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_PREDIV1: PREDIV1 clock selected as PLL clock entry
 369:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:
 370:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry
 371:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSE_Div1: HSE oscillator clock selected as PLL clock entry
 372:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSE_Div2: HSE oscillator clock divided by 2 selected as PLL clock entry 
 373:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_PLLMul: specifies the PLL multiplication factor.
 374:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_
 375:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]  
 376:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 377:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 378:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
 379:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 380:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 381:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 382:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 383:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
 384:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));
 385:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 386:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 387:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
 388:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PLL_Mask;
 389:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Set the PLL configuration bits */
 390:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLLSource | RCC_PLLMul;
 391:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Store the new value */
 392:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 393:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 394:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 395:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 396:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL.
 397:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note   The PLL can not be disabled if it is used as system clock.
 398:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
 399:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 400:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 401:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_PLLCmd(FunctionalState NewState)
 402:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 403:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 404:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 405:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 406:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 407:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 408:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 409:../../source/src/FWlib/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined 
 410:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 411:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Configures the PREDIV1 division factor.
 412:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note 
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 11


 413:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL is disabled.
 414:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line and Value line 
 415:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     devices.
 416:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV1_Source: specifies the PREDIV1 clock source.
 417:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 418:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_PREDIV1_Source_HSE: HSE selected as PREDIV1 clock
 419:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_PREDIV1_Source_PLL2: PLL2 selected as PREDIV1 clock
 420:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note 
 421:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   For @b STM32_Value_line_devices this parameter is always RCC_PREDIV1_Source_HSE  
 422:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV1_Div: specifies the PREDIV1 clock division factor.
 423:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PREDIV1_Divx where x:[1,16]
 424:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 425:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 426:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_PREDIV1Config(uint32_t RCC_PREDIV1_Source, uint32_t RCC_PREDIV1_Div)
 427:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 428:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 429:../../source/src/FWlib/src/stm32f10x_rcc.c ****   
 430:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 431:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV1_SOURCE(RCC_PREDIV1_Source));
 432:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV1(RCC_PREDIV1_Div));
 433:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 434:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 435:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Clear PREDIV1[3:0] and PREDIV1SRC bits */
 436:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg &= ~(CFGR2_PREDIV1 | CFGR2_PREDIV1SRC);
 437:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Set the PREDIV1 clock source and division factor */
 438:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PREDIV1_Source | RCC_PREDIV1_Div ;
 439:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Store the new value */
 440:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 441:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 442:../../source/src/FWlib/src/stm32f10x_rcc.c **** #endif
 443:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 444:../../source/src/FWlib/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 445:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 446:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Configures the PREDIV2 division factor.
 447:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note 
 448:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   - This function must be used only when both PLL2 and PLL3 are disabled.
 449:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 450:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV2_Div: specifies the PREDIV2 clock division factor.
 451:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PREDIV2_Divx where x:[1,16]
 452:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 453:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 454:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_PREDIV2Config(uint32_t RCC_PREDIV2_Div)
 455:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 456:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 457:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 458:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 459:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV2(RCC_PREDIV2_Div));
 460:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 461:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 462:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Clear PREDIV2[3:0] bits */
 463:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PREDIV2;
 464:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Set the PREDIV2 division factor */
 465:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PREDIV2_Div;
 466:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Store the new value */
 467:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 468:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 469:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 12


 470:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 471:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL2 multiplication factor.
 472:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note
 473:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL2 is disabled.
 474:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 475:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_PLL2Mul: specifies the PLL2 multiplication factor.
 476:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PLL2Mul_x where x:{[8,14], 16, 20}
 477:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 478:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 479:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_PLL2Config(uint32_t RCC_PLL2Mul)
 480:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 481:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 482:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 483:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 484:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL2_MUL(RCC_PLL2Mul));
 485:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 486:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 487:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Clear PLL2Mul[3:0] bits */
 488:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PLL2MUL;
 489:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Set the PLL2 configuration bits */
 490:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLL2Mul;
 491:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Store the new value */
 492:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 493:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 494:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 495:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 496:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 497:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL2.
 498:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note 
 499:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   - The PLL2 can not be disabled if it is used indirectly as system clock
 500:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     (i.e. it is used as PLL clock entry that is used as System clock).
 501:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 502:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL2. This parameter can be: ENABLE or DISABLE.
 503:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 504:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 505:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_PLL2Cmd(FunctionalState NewState)
 506:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 507:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 508:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 509:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 510:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLL2ON_BB = (uint32_t)NewState;
 511:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 512:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 513:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 514:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 515:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL3 multiplication factor.
 516:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note 
 517:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL3 is disabled.
 518:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 519:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_PLL3Mul: specifies the PLL3 multiplication factor.
 520:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PLL3Mul_x where x:{[8,14], 16, 20}
 521:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 522:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 523:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_PLL3Config(uint32_t RCC_PLL3Mul)
 524:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 525:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 526:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 13


 527:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 528:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL3_MUL(RCC_PLL3Mul));
 529:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 530:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 531:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Clear PLL3Mul[3:0] bits */
 532:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PLL3MUL;
 533:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Set the PLL3 configuration bits */
 534:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLL3Mul;
 535:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Store the new value */
 536:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 537:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 538:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 539:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 540:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 541:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL3.
 542:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note   This function applies only to STM32 Connectivity line devices.
 543:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL3. This parameter can be: ENABLE or DISABLE.
 544:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 545:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 546:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_PLL3Cmd(FunctionalState NewState)
 547:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 548:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 549:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 550:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 551:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLL3ON_BB = (uint32_t)NewState;
 552:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 553:../../source/src/FWlib/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 554:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 555:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 556:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Configures the system clock (SYSCLK).
 557:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_SYSCLKSource: specifies the clock source used as system clock.
 558:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 559:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_HSI: HSI selected as system clock
 560:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
 561:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
 562:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 563:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 564:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
 565:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 566:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 567:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 568:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
 569:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 570:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Clear SW[1:0] bits */
 571:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_SW_Mask;
 572:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
 573:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg |= RCC_SYSCLKSource;
 574:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Store the new value */
 575:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 576:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 577:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 578:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 579:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Returns the clock source used as system clock.
 580:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  None
 581:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval The clock source used as system clock. The returned value can
 582:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   be one of the following:
 583:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     - 0x00: HSI used as system clock
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 14


 584:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     - 0x04: HSE used as system clock
 585:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     - 0x08: PLL used as system clock
 586:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 587:../../source/src/FWlib/src/stm32f10x_rcc.c **** uint8_t RCC_GetSYSCLKSource(void)
 588:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 589:../../source/src/FWlib/src/stm32f10x_rcc.c ****   return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 590:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 591:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 592:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 593:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Configures the AHB clock (HCLK).
 594:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_SYSCLK: defines the AHB clock divider. This clock is derived from 
 595:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   the system clock (SYSCLK).
 596:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 597:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK
 598:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2
 599:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4
 600:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8
 601:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16
 602:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64
 603:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
 604:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
 605:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
 606:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 607:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 608:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
 609:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 610:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 611:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 612:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_HCLK(RCC_SYSCLK));
 613:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 614:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Clear HPRE[3:0] bits */
 615:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_HPRE_Reset_Mask;
 616:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
 617:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg |= RCC_SYSCLK;
 618:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Store the new value */
 619:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 620:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 621:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 622:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 623:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Configures the Low Speed APB clock (PCLK1).
 624:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_HCLK: defines the APB1 clock divider. This clock is derived from 
 625:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   the AHB clock (HCLK).
 626:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 627:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div1: APB1 clock = HCLK
 628:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div2: APB1 clock = HCLK/2
 629:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div4: APB1 clock = HCLK/4
 630:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
 631:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
 632:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 633:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 634:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_PCLK1Config(uint32_t RCC_HCLK)
 635:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 636:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 637:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 638:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 639:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 640:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Clear PPRE1[2:0] bits */
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 15


 641:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PPRE1_Reset_Mask;
 642:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Set PPRE1[2:0] bits according to RCC_HCLK value */
 643:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg |= RCC_HCLK;
 644:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Store the new value */
 645:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 646:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 647:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 648:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 649:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Configures the High Speed APB clock (PCLK2).
 650:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_HCLK: defines the APB2 clock divider. This clock is derived from 
 651:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   the AHB clock (HCLK).
 652:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 653:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div1: APB2 clock = HCLK
 654:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div2: APB2 clock = HCLK/2
 655:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div4: APB2 clock = HCLK/4
 656:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
 657:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
 658:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 659:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 660:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_PCLK2Config(uint32_t RCC_HCLK)
 661:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 662:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 663:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 664:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 665:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 666:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Clear PPRE2[2:0] bits */
 667:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PPRE2_Reset_Mask;
 668:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Set PPRE2[2:0] bits according to RCC_HCLK value */
 669:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg |= RCC_HCLK << 3;
 670:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Store the new value */
 671:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 672:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 673:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 674:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 675:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the specified RCC interrupts.
 676:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt sources to be enabled or disabled.
 677:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * 
 678:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
 679:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   of the following values        
 680:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
 681:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
 682:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
 683:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
 684:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
 685:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt
 686:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt
 687:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * 
 688:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the 
 689:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   following values        
 690:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
 691:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
 692:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
 693:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
 694:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
 695:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *       
 696:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified RCC interrupts.
 697:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 16


 698:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 699:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 700:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
 701:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 702:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 703:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_IT(RCC_IT));
 704:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 705:../../source/src/FWlib/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 706:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
 707:../../source/src/FWlib/src/stm32f10x_rcc.c ****     /* Perform Byte access to RCC_CIR bits to enable the selected interrupts */
 708:../../source/src/FWlib/src/stm32f10x_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 709:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 710:../../source/src/FWlib/src/stm32f10x_rcc.c ****   else
 711:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
 712:../../source/src/FWlib/src/stm32f10x_rcc.c ****     /* Perform Byte access to RCC_CIR bits to disable the selected interrupts */
 713:../../source/src/FWlib/src/stm32f10x_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 714:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 715:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 716:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 717:../../source/src/FWlib/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
 718:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 719:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Configures the USB clock (USBCLK).
 720:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_USBCLKSource: specifies the USB clock source. This clock is 
 721:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   derived from the PLL output.
 722:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 723:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_USBCLKSource_PLLCLK_1Div5: PLL clock divided by 1,5 selected as USB 
 724:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *                                     clock source
 725:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_USBCLKSource_PLLCLK_Div1: PLL clock selected as USB clock source
 726:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 727:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 728:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
 729:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 730:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 731:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));
 732:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 733:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 734:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 735:../../source/src/FWlib/src/stm32f10x_rcc.c **** #else
 736:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 737:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Configures the USB OTG FS clock (OTGFSCLK).
 738:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This function applies only to STM32 Connectivity line devices.
 739:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_OTGFSCLKSource: specifies the USB OTG FS clock source.
 740:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This clock is derived from the PLL output.
 741:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 742:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg  RCC_OTGFSCLKSource_PLLVCO_Div3: PLL VCO clock divided by 2 selected as USB OTG FS clo
 743:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg  RCC_OTGFSCLKSource_PLLVCO_Div2: PLL VCO clock divided by 2 selected as USB OTG FS clo
 744:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 745:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 746:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_OTGFSCLKConfig(uint32_t RCC_OTGFSCLKSource)
 747:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 748:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 749:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_OTGFSCLK_SOURCE(RCC_OTGFSCLKSource));
 750:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 751:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR_OTGFSPRE_BB = RCC_OTGFSCLKSource;
 752:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 753:../../source/src/FWlib/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 754:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 17


 755:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 756:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Configures the ADC clock (ADCCLK).
 757:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_PCLK2: defines the ADC clock divider. This clock is derived from 
 758:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   the APB2 clock (PCLK2).
 759:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 760:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div2: ADC clock = PCLK2/2
 761:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div4: ADC clock = PCLK2/4
 762:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
 763:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
 764:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 765:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 766:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
 767:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 768:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 769:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 770:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
 771:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 772:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Clear ADCPRE[1:0] bits */
 773:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_ADCPRE_Reset_Mask;
 774:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
 775:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PCLK2;
 776:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Store the new value */
 777:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 778:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 779:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 780:../../source/src/FWlib/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 781:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 782:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Configures the I2S2 clock source(I2S2CLK).
 783:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note
 784:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   - This function must be called before enabling I2S2 APB clock.
 785:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 786:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_I2S2CLKSource: specifies the I2S2 clock source.
 787:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 788:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S2CLKSource_SYSCLK: system clock selected as I2S2 clock entry
 789:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S2CLKSource_PLL3_VCO: PLL3 VCO clock selected as I2S2 clock entry
 790:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 791:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 792:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_I2S2CLKConfig(uint32_t RCC_I2S2CLKSource)
 793:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 794:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 795:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_I2S2CLK_SOURCE(RCC_I2S2CLKSource));
 796:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 797:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR2_I2S2SRC_BB = RCC_I2S2CLKSource;
 798:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 799:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 800:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 801:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Configures the I2S3 clock source(I2S2CLK).
 802:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note
 803:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   - This function must be called before enabling I2S3 APB clock.
 804:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 805:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_I2S3CLKSource: specifies the I2S3 clock source.
 806:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 807:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S3CLKSource_SYSCLK: system clock selected as I2S3 clock entry
 808:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S3CLKSource_PLL3_VCO: PLL3 VCO clock selected as I2S3 clock entry
 809:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 810:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 811:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_I2S3CLKConfig(uint32_t RCC_I2S3CLKSource)
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 18


 812:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 813:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 814:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_I2S3CLK_SOURCE(RCC_I2S3CLKSource));
 815:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 816:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR2_I2S3SRC_BB = RCC_I2S3CLKSource;
 817:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 818:../../source/src/FWlib/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 819:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 820:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 821:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Configures the External Low Speed oscillator (LSE).
 822:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_LSE: specifies the new state of the LSE.
 823:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 824:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_OFF: LSE oscillator OFF
 825:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_ON: LSE oscillator ON
 826:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
 827:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 828:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 829:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_LSEConfig(uint8_t RCC_LSE)
 830:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 831:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 832:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_LSE(RCC_LSE));
 833:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
 834:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Reset LSEON bit */
 835:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 836:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Reset LSEBYP bit */
 837:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 838:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
 839:../../source/src/FWlib/src/stm32f10x_rcc.c ****   switch(RCC_LSE)
 840:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
 841:../../source/src/FWlib/src/stm32f10x_rcc.c ****     case RCC_LSE_ON:
 842:../../source/src/FWlib/src/stm32f10x_rcc.c ****       /* Set LSEON bit */
 843:../../source/src/FWlib/src/stm32f10x_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 844:../../source/src/FWlib/src/stm32f10x_rcc.c ****       break;
 845:../../source/src/FWlib/src/stm32f10x_rcc.c ****       
 846:../../source/src/FWlib/src/stm32f10x_rcc.c ****     case RCC_LSE_Bypass:
 847:../../source/src/FWlib/src/stm32f10x_rcc.c ****       /* Set LSEBYP and LSEON bits */
 848:../../source/src/FWlib/src/stm32f10x_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 849:../../source/src/FWlib/src/stm32f10x_rcc.c ****       break;            
 850:../../source/src/FWlib/src/stm32f10x_rcc.c ****       
 851:../../source/src/FWlib/src/stm32f10x_rcc.c ****     default:
 852:../../source/src/FWlib/src/stm32f10x_rcc.c ****       break;      
 853:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 854:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 855:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 856:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 857:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Internal Low Speed oscillator (LSI).
 858:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note   LSI can not be disabled if the IWDG is running.
 859:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the LSI. This parameter can be: ENABLE or DISABLE.
 860:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 861:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 862:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_LSICmd(FunctionalState NewState)
 863:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 864:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 865:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 866:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 867:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 868:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 19


 869:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 870:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Configures the RTC clock (RTCCLK).
 871:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note   Once the RTC clock is selected it can't be changed unless the Backup domain is reset.
 872:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_RTCCLKSource: specifies the RTC clock source.
 873:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 874:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock
 875:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
 876:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_HSE_Div128: HSE clock divided by 128 selected as RTC clock
 877:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 878:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 879:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
 880:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 881:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 882:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
 883:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Select the RTC clock source */
 884:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->BDCR |= RCC_RTCCLKSource;
 885:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 886:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 887:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 888:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the RTC clock.
 889:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note   This function must be used only after the RTC clock was selected using the RCC_RTCCLKCo
 890:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
 891:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 892:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 893:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_RTCCLKCmd(FunctionalState NewState)
 894:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 895:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 896:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 897:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 898:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 899:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 900:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 901:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Returns the frequencies of different on chip clocks.
 902:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
 903:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *         the clocks frequencies.
 904:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note   The result of this function could be not correct when using 
 905:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *         fractional value for HSE crystal.  
 906:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 907:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 908:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
 909:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 910:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 911:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 912:../../source/src/FWlib/src/stm32f10x_rcc.c **** #ifdef  STM32F10X_CL
 913:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
 914:../../source/src/FWlib/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 915:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 916:../../source/src/FWlib/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 917:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t prediv1factor = 0;
 918:../../source/src/FWlib/src/stm32f10x_rcc.c **** #endif
 919:../../source/src/FWlib/src/stm32f10x_rcc.c ****     
 920:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 921:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_SWS_Mask;
 922:../../source/src/FWlib/src/stm32f10x_rcc.c ****   
 923:../../source/src/FWlib/src/stm32f10x_rcc.c ****   switch (tmp)
 924:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
 925:../../source/src/FWlib/src/stm32f10x_rcc.c ****     case 0x00:  /* HSI used as system clock */
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 20


 926:../../source/src/FWlib/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 927:../../source/src/FWlib/src/stm32f10x_rcc.c ****       break;
 928:../../source/src/FWlib/src/stm32f10x_rcc.c ****     case 0x04:  /* HSE used as system clock */
 929:../../source/src/FWlib/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 930:../../source/src/FWlib/src/stm32f10x_rcc.c ****       break;
 931:../../source/src/FWlib/src/stm32f10x_rcc.c ****     case 0x08:  /* PLL used as system clock */
 932:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 933:../../source/src/FWlib/src/stm32f10x_rcc.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 934:../../source/src/FWlib/src/stm32f10x_rcc.c ****       pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 935:../../source/src/FWlib/src/stm32f10x_rcc.c ****       pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 936:../../source/src/FWlib/src/stm32f10x_rcc.c ****       
 937:../../source/src/FWlib/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL      
 938:../../source/src/FWlib/src/stm32f10x_rcc.c ****       pllmull = ( pllmull >> 18) + 2;
 939:../../source/src/FWlib/src/stm32f10x_rcc.c ****       
 940:../../source/src/FWlib/src/stm32f10x_rcc.c ****       if (pllsource == 0x00)
 941:../../source/src/FWlib/src/stm32f10x_rcc.c ****       {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
 942:../../source/src/FWlib/src/stm32f10x_rcc.c ****         RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 943:../../source/src/FWlib/src/stm32f10x_rcc.c ****       }
 944:../../source/src/FWlib/src/stm32f10x_rcc.c ****       else
 945:../../source/src/FWlib/src/stm32f10x_rcc.c ****       {
 946:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 947:../../source/src/FWlib/src/stm32f10x_rcc.c ****        prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
 948:../../source/src/FWlib/src/stm32f10x_rcc.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 949:../../source/src/FWlib/src/stm32f10x_rcc.c ****        RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; 
 950:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #else
 951:../../source/src/FWlib/src/stm32f10x_rcc.c ****         /* HSE selected as PLL clock entry */
 952:../../source/src/FWlib/src/stm32f10x_rcc.c ****         if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 953:../../source/src/FWlib/src/stm32f10x_rcc.c ****         {/* HSE oscillator clock divided by 2 */
 954:../../source/src/FWlib/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 955:../../source/src/FWlib/src/stm32f10x_rcc.c ****         }
 956:../../source/src/FWlib/src/stm32f10x_rcc.c ****         else
 957:../../source/src/FWlib/src/stm32f10x_rcc.c ****         {
 958:../../source/src/FWlib/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 959:../../source/src/FWlib/src/stm32f10x_rcc.c ****         }
 960:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #endif
 961:../../source/src/FWlib/src/stm32f10x_rcc.c ****       }
 962:../../source/src/FWlib/src/stm32f10x_rcc.c **** #else
 963:../../source/src/FWlib/src/stm32f10x_rcc.c ****       pllmull = pllmull >> 18;
 964:../../source/src/FWlib/src/stm32f10x_rcc.c ****       
 965:../../source/src/FWlib/src/stm32f10x_rcc.c ****       if (pllmull != 0x0D)
 966:../../source/src/FWlib/src/stm32f10x_rcc.c ****       {
 967:../../source/src/FWlib/src/stm32f10x_rcc.c ****          pllmull += 2;
 968:../../source/src/FWlib/src/stm32f10x_rcc.c ****       }
 969:../../source/src/FWlib/src/stm32f10x_rcc.c ****       else
 970:../../source/src/FWlib/src/stm32f10x_rcc.c ****       { /* PLL multiplication factor = PLL input clock * 6.5 */
 971:../../source/src/FWlib/src/stm32f10x_rcc.c ****         pllmull = 13 / 2; 
 972:../../source/src/FWlib/src/stm32f10x_rcc.c ****       }
 973:../../source/src/FWlib/src/stm32f10x_rcc.c ****             
 974:../../source/src/FWlib/src/stm32f10x_rcc.c ****       if (pllsource == 0x00)
 975:../../source/src/FWlib/src/stm32f10x_rcc.c ****       {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
 976:../../source/src/FWlib/src/stm32f10x_rcc.c ****         RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 977:../../source/src/FWlib/src/stm32f10x_rcc.c ****       }
 978:../../source/src/FWlib/src/stm32f10x_rcc.c ****       else
 979:../../source/src/FWlib/src/stm32f10x_rcc.c ****       {/* PREDIV1 selected as PLL clock entry */
 980:../../source/src/FWlib/src/stm32f10x_rcc.c ****         
 981:../../source/src/FWlib/src/stm32f10x_rcc.c ****         /* Get PREDIV1 clock source and division factor */
 982:../../source/src/FWlib/src/stm32f10x_rcc.c ****         prediv1source = RCC->CFGR2 & CFGR2_PREDIV1SRC;
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 21


 983:../../source/src/FWlib/src/stm32f10x_rcc.c ****         prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
 984:../../source/src/FWlib/src/stm32f10x_rcc.c ****         
 985:../../source/src/FWlib/src/stm32f10x_rcc.c ****         if (prediv1source == 0)
 986:../../source/src/FWlib/src/stm32f10x_rcc.c ****         { /* HSE oscillator clock selected as PREDIV1 clock entry */
 987:../../source/src/FWlib/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull;          
 988:../../source/src/FWlib/src/stm32f10x_rcc.c ****         }
 989:../../source/src/FWlib/src/stm32f10x_rcc.c ****         else
 990:../../source/src/FWlib/src/stm32f10x_rcc.c ****         {/* PLL2 clock selected as PREDIV1 clock entry */
 991:../../source/src/FWlib/src/stm32f10x_rcc.c ****           
 992:../../source/src/FWlib/src/stm32f10x_rcc.c ****           /* Get PREDIV2 division factor and PLL2 multiplication factor */
 993:../../source/src/FWlib/src/stm32f10x_rcc.c ****           prediv2factor = ((RCC->CFGR2 & CFGR2_PREDIV2) >> 4) + 1;
 994:../../source/src/FWlib/src/stm32f10x_rcc.c ****           pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
 995:../../source/src/FWlib/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor)
 996:../../source/src/FWlib/src/stm32f10x_rcc.c ****         }
 997:../../source/src/FWlib/src/stm32f10x_rcc.c ****       }
 998:../../source/src/FWlib/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 999:../../source/src/FWlib/src/stm32f10x_rcc.c ****       break;
1000:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1001:../../source/src/FWlib/src/stm32f10x_rcc.c ****     default:
1002:../../source/src/FWlib/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
1003:../../source/src/FWlib/src/stm32f10x_rcc.c ****       break;
1004:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1005:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1006:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
1007:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Get HCLK prescaler */
1008:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
1009:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmp = tmp >> 4;
1010:../../source/src/FWlib/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
1011:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* HCLK clock frequency */
1012:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
1013:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Get PCLK1 prescaler */
1014:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
1015:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmp = tmp >> 8;
1016:../../source/src/FWlib/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
1017:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* PCLK1 clock frequency */
1018:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
1019:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Get PCLK2 prescaler */
1020:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
1021:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmp = tmp >> 11;
1022:../../source/src/FWlib/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
1023:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* PCLK2 clock frequency */
1024:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
1025:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Get ADCCLK prescaler */
1026:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
1027:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmp = tmp >> 14;
1028:../../source/src/FWlib/src/stm32f10x_rcc.c ****   presc = ADCPrescTable[tmp];
1029:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* ADCCLK clock frequency */
1030:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
1031:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
1032:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1033:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
1034:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the AHB peripheral clock.
1035:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB peripheral to gates its clock.
1036:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   
1037:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
1038:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   of the following values:        
1039:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA1
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 22


1040:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA2
1041:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SRAM
1042:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FLITF
1043:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_CRC
1044:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_OTG_FS    
1045:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC   
1046:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC_Tx
1047:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC_Rx
1048:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * 
1049:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the 
1050:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   following values:        
1051:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA1
1052:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA2
1053:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SRAM
1054:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FLITF
1055:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_CRC
1056:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FSMC
1057:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SDIO
1058:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   
1059:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note SRAM and FLITF clock can be disabled only during sleep mode.
1060:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1061:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1062:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
1063:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
1064:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
1065:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
1066:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
1067:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
1068:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1069:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1070:../../source/src/FWlib/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
1071:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1072:../../source/src/FWlib/src/stm32f10x_rcc.c ****     RCC->AHBENR |= RCC_AHBPeriph;
1073:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1074:../../source/src/FWlib/src/stm32f10x_rcc.c ****   else
1075:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1076:../../source/src/FWlib/src/stm32f10x_rcc.c ****     RCC->AHBENR &= ~RCC_AHBPeriph;
1077:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1078:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
1079:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1080:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
1081:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the High Speed APB (APB2) peripheral clock.
1082:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1083:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1084:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_APB2Periph_AFIO, RCC_APB2Periph_GPIOA, RCC_APB2Periph_GPIOB,
1085:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOC, RCC_APB2Periph_GPIOD, RCC_APB2Periph_GPIOE,
1086:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOF, RCC_APB2Periph_GPIOG, RCC_APB2Periph_ADC1,
1087:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_ADC2, RCC_APB2Periph_TIM1, RCC_APB2Periph_SPI1,
1088:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM8, RCC_APB2Periph_USART1, RCC_APB2Periph_ADC3,
1089:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM15, RCC_APB2Periph_TIM16, RCC_APB2Periph_TIM17,
1090:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM9, RCC_APB2Periph_TIM10, RCC_APB2Periph_TIM11     
1091:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1092:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1093:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
1094:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
1095:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1096:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 23


1097:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
1098:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1099:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1100:../../source/src/FWlib/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
1101:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1102:../../source/src/FWlib/src/stm32f10x_rcc.c ****     RCC->APB2ENR |= RCC_APB2Periph;
1103:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1104:../../source/src/FWlib/src/stm32f10x_rcc.c ****   else
1105:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1106:../../source/src/FWlib/src/stm32f10x_rcc.c ****     RCC->APB2ENR &= ~RCC_APB2Periph;
1107:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1108:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
1109:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1110:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
1111:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Low Speed APB (APB1) peripheral clock.
1112:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1113:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1114:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_APB1Periph_TIM2, RCC_APB1Periph_TIM3, RCC_APB1Periph_TIM4,
1115:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM5, RCC_APB1Periph_TIM6, RCC_APB1Periph_TIM7,
1116:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_WWDG, RCC_APB1Periph_SPI2, RCC_APB1Periph_SPI3,
1117:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART2, RCC_APB1Periph_USART3, RCC_APB1Periph_USART4, 
1118:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART5, RCC_APB1Periph_I2C1, RCC_APB1Periph_I2C2,
1119:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USB, RCC_APB1Periph_CAN1, RCC_APB1Periph_BKP,
1120:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_PWR, RCC_APB1Periph_DAC, RCC_APB1Periph_CEC,
1121:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM12, RCC_APB1Periph_TIM13, RCC_APB1Periph_TIM14
1122:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1123:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1124:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
1125:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
1126:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1127:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
1128:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
1129:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1130:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1131:../../source/src/FWlib/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
1132:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1133:../../source/src/FWlib/src/stm32f10x_rcc.c ****     RCC->APB1ENR |= RCC_APB1Periph;
1134:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1135:../../source/src/FWlib/src/stm32f10x_rcc.c ****   else
1136:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1137:../../source/src/FWlib/src/stm32f10x_rcc.c ****     RCC->APB1ENR &= ~RCC_APB1Periph;
1138:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1139:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
1140:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1141:../../source/src/FWlib/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
1142:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
1143:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Forces or releases AHB peripheral reset.
1144:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note   This function applies only to STM32 Connectivity line devices.
1145:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB peripheral to reset.
1146:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1147:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_OTG_FS 
1148:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC
1149:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1150:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1151:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
1152:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
1153:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_AHBPeriphResetCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 24


1154:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
1155:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
1156:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_AHB_PERIPH_RESET(RCC_AHBPeriph));
1157:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1158:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1159:../../source/src/FWlib/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
1160:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1161:../../source/src/FWlib/src/stm32f10x_rcc.c ****     RCC->AHBRSTR |= RCC_AHBPeriph;
1162:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1163:../../source/src/FWlib/src/stm32f10x_rcc.c ****   else
1164:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1165:../../source/src/FWlib/src/stm32f10x_rcc.c ****     RCC->AHBRSTR &= ~RCC_AHBPeriph;
1166:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1167:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
1168:../../source/src/FWlib/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
1169:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1170:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
1171:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Forces or releases High Speed APB (APB2) peripheral reset.
1172:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to reset.
1173:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1174:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_APB2Periph_AFIO, RCC_APB2Periph_GPIOA, RCC_APB2Periph_GPIOB,
1175:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOC, RCC_APB2Periph_GPIOD, RCC_APB2Periph_GPIOE,
1176:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOF, RCC_APB2Periph_GPIOG, RCC_APB2Periph_ADC1,
1177:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_ADC2, RCC_APB2Periph_TIM1, RCC_APB2Periph_SPI1,
1178:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM8, RCC_APB2Periph_USART1, RCC_APB2Periph_ADC3,
1179:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM15, RCC_APB2Periph_TIM16, RCC_APB2Periph_TIM17,
1180:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM9, RCC_APB2Periph_TIM10, RCC_APB2Periph_TIM11  
1181:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1182:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1183:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
1184:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
1185:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1186:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
1187:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
1188:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1189:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1190:../../source/src/FWlib/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
1191:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1192:../../source/src/FWlib/src/stm32f10x_rcc.c ****     RCC->APB2RSTR |= RCC_APB2Periph;
1193:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1194:../../source/src/FWlib/src/stm32f10x_rcc.c ****   else
1195:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1196:../../source/src/FWlib/src/stm32f10x_rcc.c ****     RCC->APB2RSTR &= ~RCC_APB2Periph;
1197:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1198:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
1199:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1200:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
1201:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Forces or releases Low Speed APB (APB1) peripheral reset.
1202:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to reset.
1203:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1204:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_APB1Periph_TIM2, RCC_APB1Periph_TIM3, RCC_APB1Periph_TIM4,
1205:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM5, RCC_APB1Periph_TIM6, RCC_APB1Periph_TIM7,
1206:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_WWDG, RCC_APB1Periph_SPI2, RCC_APB1Periph_SPI3,
1207:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART2, RCC_APB1Periph_USART3, RCC_APB1Periph_USART4, 
1208:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART5, RCC_APB1Periph_I2C1, RCC_APB1Periph_I2C2,
1209:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USB, RCC_APB1Periph_CAN1, RCC_APB1Periph_BKP,
1210:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_PWR, RCC_APB1Periph_DAC, RCC_APB1Periph_CEC,
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 25


1211:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM12, RCC_APB1Periph_TIM13, RCC_APB1Periph_TIM14  
1212:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1213:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1214:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
1215:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
1216:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1217:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
1218:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
1219:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1220:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1221:../../source/src/FWlib/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
1222:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1223:../../source/src/FWlib/src/stm32f10x_rcc.c ****     RCC->APB1RSTR |= RCC_APB1Periph;
1224:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1225:../../source/src/FWlib/src/stm32f10x_rcc.c ****   else
1226:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1227:../../source/src/FWlib/src/stm32f10x_rcc.c ****     RCC->APB1RSTR &= ~RCC_APB1Periph;
1228:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1229:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
1230:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1231:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
1232:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Forces or releases the Backup domain reset.
1233:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the Backup domain reset.
1234:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1235:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
1236:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
1237:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_BackupResetCmd(FunctionalState NewState)
1238:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
1239:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
1240:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1241:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
1242:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
1243:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1244:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
1245:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Clock Security System.
1246:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the Clock Security System..
1247:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1248:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
1249:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
1250:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
1251:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
1252:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
1253:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1254:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
1255:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
1256:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1257:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
1258:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
1259:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_MCO: specifies the clock source to output.
1260:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   
1261:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1262:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   following values:       
1263:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_NoClock: No clock selected
1264:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_SYSCLK: System clock selected
1265:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSI: HSI oscillator clock selected
1266:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSE: HSE oscillator clock selected
1267:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 26


1268:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL2CLK: PLL2 clock selected                     
1269:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL3CLK_Div2: PLL3 clock divided by 2 selected   
1270:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_XT1: External 3-25 MHz oscillator clock selected  
1271:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL3CLK: PLL3 clock selected 
1272:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * 
1273:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   For  @b other_STM32_devices, this parameter can be one of the following values:        
1274:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_NoClock: No clock selected
1275:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_SYSCLK: System clock selected
1276:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSI: HSI oscillator clock selected
1277:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSE: HSE oscillator clock selected
1278:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
1279:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   
1280:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
1281:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
1282:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_MCOConfig(uint8_t RCC_MCO)
1283:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
1284:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
1285:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCO));
1286:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1287:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Perform Byte access to MCO bits to select the MCO source */
1288:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) CFGR_BYTE4_ADDRESS = RCC_MCO;
1289:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
1290:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1291:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
1292:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Checks whether the specified RCC flag is set or not.
1293:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_FLAG: specifies the flag to check.
1294:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   
1295:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1296:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   following values:
1297:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1298:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1299:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLLRDY: PLL clock ready
1300:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLL2RDY: PLL2 clock ready      
1301:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLL3RDY: PLL3 clock ready                           
1302:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1303:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1304:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PINRST: Pin reset
1305:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PORRST: POR/PDR reset
1306:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_SFTRST: Software reset
1307:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1308:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1309:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LPWRRST: Low Power reset
1310:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * 
1311:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:        
1312:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1313:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1314:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLLRDY: PLL clock ready
1315:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1316:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1317:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PINRST: Pin reset
1318:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PORRST: POR/PDR reset
1319:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_SFTRST: Software reset
1320:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1321:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1322:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LPWRRST: Low Power reset
1323:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   
1324:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval The new state of RCC_FLAG (SET or RESET).
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 27


1325:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
1326:../../source/src/FWlib/src/stm32f10x_rcc.c **** FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
1327:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
1328:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmp = 0;
1329:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t statusreg = 0;
1330:../../source/src/FWlib/src/stm32f10x_rcc.c ****   FlagStatus bitstatus = RESET;
1331:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
1332:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_FLAG(RCC_FLAG));
1333:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1334:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Get the RCC register index */
1335:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmp = RCC_FLAG >> 5;
1336:../../source/src/FWlib/src/stm32f10x_rcc.c ****   if (tmp == 1)               /* The flag to check is in CR register */
1337:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1338:../../source/src/FWlib/src/stm32f10x_rcc.c ****     statusreg = RCC->CR;
 147              		.loc 1 1338 0
 148 007c 094A     		ldr	r2, .L17
 149              	.LBE7:
 150              	.LBE6:
 306:../../source/src/FWlib/src/stm32f10x_rcc.c ****   ErrorStatus status = ERROR;
 151              		.loc 1 306 0
 152 007e 0193     		str	r3, [sp, #4]
 153              	.LVL1:
 154              	.L15:
 155              	.LBB10:
 156              	.LBB8:
 157              		.loc 1 1338 0 discriminator 2
 158 0080 1368     		ldr	r3, [r2]
 159              	.LVL2:
1339:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1340:../../source/src/FWlib/src/stm32f10x_rcc.c ****   else if (tmp == 2)          /* The flag to check is in BDCR register */
1341:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1342:../../source/src/FWlib/src/stm32f10x_rcc.c ****     statusreg = RCC->BDCR;
1343:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1344:../../source/src/FWlib/src/stm32f10x_rcc.c ****   else                       /* The flag to check is in CSR register */
1345:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1346:../../source/src/FWlib/src/stm32f10x_rcc.c ****     statusreg = RCC->CSR;
1347:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1348:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1349:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Get the flag position */
1350:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmp = RCC_FLAG & FLAG_Mask;
1351:../../source/src/FWlib/src/stm32f10x_rcc.c ****   if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 160              		.loc 1 1351 0 discriminator 2
 161 0082 13F4003F 		tst	r3, #131072
 162              	.LBE8:
 163              	.LBE10:
 314:../../source/src/FWlib/src/stm32f10x_rcc.c ****   } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 164              		.loc 1 314 0 discriminator 2
 165 0086 019B     		ldr	r3, [sp, #4]
 166              	.LVL3:
 167 0088 03F10103 		add	r3, r3, #1
 168 008c 0193     		str	r3, [sp, #4]
 315:../../source/src/FWlib/src/stm32f10x_rcc.c ****   
 169              		.loc 1 315 0 discriminator 2
 170 008e 019B     		ldr	r3, [sp, #4]
 171              	.LBB11:
 172              	.LBB9:
 173              		.loc 1 1351 0 discriminator 2
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 28


 174 0090 02D1     		bne	.L14
 175              	.LBE9:
 176              	.LBE11:
 315:../../source/src/FWlib/src/stm32f10x_rcc.c ****   
 177              		.loc 1 315 0
 178 0092 B3F5A06F 		cmp	r3, #1280
 179 0096 F3D1     		bne	.L15
 180              	.L14:
 181              	.LVL4:
 182              	.LBB12:
 183              	.LBB13:
1338:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 184              		.loc 1 1338 0
 185 0098 024B     		ldr	r3, .L17
 186 009a 1868     		ldr	r0, [r3]
 187              	.LVL5:
 188              	.LBE13:
 189              	.LBE12:
 326:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 190              		.loc 1 326 0
 191 009c C0F34040 		ubfx	r0, r0, #17, #1
 192              	.LVL6:
 193 00a0 02B0     		add	sp, sp, #8
 194              	.LCFI1:
 195              		.cfi_def_cfa_offset 0
 196              		@ sp needed
 197 00a2 7047     		bx	lr
 198              	.L18:
 199              		.align	2
 200              	.L17:
 201 00a4 00100240 		.word	1073876992
 202              		.cfi_endproc
 203              	.LFE31:
 204              		.size	RCC_WaitForHSEStartUp, .-RCC_WaitForHSEStartUp
 205              		.align	1
 206              		.p2align 2,,3
 207              		.global	RCC_AdjustHSICalibrationValue
 208              		.syntax unified
 209              		.thumb
 210              		.thumb_func
 211              		.fpu softvfp
 212              		.type	RCC_AdjustHSICalibrationValue, %function
 213              	RCC_AdjustHSICalibrationValue:
 214              	.LFB32:
 335:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 215              		.loc 1 335 0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 0
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 219              		@ link register save eliminated.
 220              	.LVL7:
 339:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Clear HSITRIM[4:0] bits */
 221              		.loc 1 339 0
 222 00a8 034A     		ldr	r2, .L20
 223 00aa 1368     		ldr	r3, [r2]
 224              	.LVL8:
 341:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 29


 225              		.loc 1 341 0
 226 00ac 23F0F803 		bic	r3, r3, #248
 227              	.LVL9:
 343:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Store the new value */
 228              		.loc 1 343 0
 229 00b0 43EAC000 		orr	r0, r3, r0, lsl #3
 230              	.LVL10:
 345:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 231              		.loc 1 345 0
 232 00b4 1060     		str	r0, [r2]
 346:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 233              		.loc 1 346 0
 234 00b6 7047     		bx	lr
 235              	.L21:
 236              		.align	2
 237              	.L20:
 238 00b8 00100240 		.word	1073876992
 239              		.cfi_endproc
 240              	.LFE32:
 241              		.size	RCC_AdjustHSICalibrationValue, .-RCC_AdjustHSICalibrationValue
 242              		.align	1
 243              		.p2align 2,,3
 244              		.global	RCC_HSICmd
 245              		.syntax unified
 246              		.thumb
 247              		.thumb_func
 248              		.fpu softvfp
 249              		.type	RCC_HSICmd, %function
 250              	RCC_HSICmd:
 251              	.LFB33:
 355:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 252              		.loc 1 355 0
 253              		.cfi_startproc
 254              		@ args = 0, pretend = 0, frame = 0
 255              		@ frame_needed = 0, uses_anonymous_args = 0
 256              		@ link register save eliminated.
 257              	.LVL11:
 358:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 258              		.loc 1 358 0
 259 00bc 014B     		ldr	r3, .L23
 260 00be 1860     		str	r0, [r3]
 359:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 261              		.loc 1 359 0
 262 00c0 7047     		bx	lr
 263              	.L24:
 264 00c2 00BF     		.align	2
 265              	.L23:
 266 00c4 00004242 		.word	1111621632
 267              		.cfi_endproc
 268              	.LFE33:
 269              		.size	RCC_HSICmd, .-RCC_HSICmd
 270              		.align	1
 271              		.p2align 2,,3
 272              		.global	RCC_PLLConfig
 273              		.syntax unified
 274              		.thumb
 275              		.thumb_func
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 30


 276              		.fpu softvfp
 277              		.type	RCC_PLLConfig, %function
 278              	RCC_PLLConfig:
 279              	.LFB34:
 379:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 280              		.loc 1 379 0
 281              		.cfi_startproc
 282              		@ args = 0, pretend = 0, frame = 0
 283              		@ frame_needed = 0, uses_anonymous_args = 0
 284              		@ link register save eliminated.
 285              	.LVL12:
 386:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
 286              		.loc 1 386 0
 287 00c8 034A     		ldr	r2, .L26
 288 00ca 5368     		ldr	r3, [r2, #4]
 289              	.LVL13:
 388:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Set the PLL configuration bits */
 290              		.loc 1 388 0
 291 00cc 23F47C13 		bic	r3, r3, #4128768
 292              	.LVL14:
 293 00d0 1943     		orrs	r1, r1, r3
 294              	.LVL15:
 390:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Store the new value */
 295              		.loc 1 390 0
 296 00d2 0143     		orrs	r1, r1, r0
 297              	.LVL16:
 392:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 298              		.loc 1 392 0
 299 00d4 5160     		str	r1, [r2, #4]
 393:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 300              		.loc 1 393 0
 301 00d6 7047     		bx	lr
 302              	.L27:
 303              		.align	2
 304              	.L26:
 305 00d8 00100240 		.word	1073876992
 306              		.cfi_endproc
 307              	.LFE34:
 308              		.size	RCC_PLLConfig, .-RCC_PLLConfig
 309              		.align	1
 310              		.p2align 2,,3
 311              		.global	RCC_PLLCmd
 312              		.syntax unified
 313              		.thumb
 314              		.thumb_func
 315              		.fpu softvfp
 316              		.type	RCC_PLLCmd, %function
 317              	RCC_PLLCmd:
 318              	.LFB35:
 402:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 319              		.loc 1 402 0
 320              		.cfi_startproc
 321              		@ args = 0, pretend = 0, frame = 0
 322              		@ frame_needed = 0, uses_anonymous_args = 0
 323              		@ link register save eliminated.
 324              	.LVL17:
 406:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 31


 325              		.loc 1 406 0
 326 00dc 014B     		ldr	r3, .L29
 327 00de 1860     		str	r0, [r3]
 407:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 328              		.loc 1 407 0
 329 00e0 7047     		bx	lr
 330              	.L30:
 331 00e2 00BF     		.align	2
 332              	.L29:
 333 00e4 60004242 		.word	1111621728
 334              		.cfi_endproc
 335              	.LFE35:
 336              		.size	RCC_PLLCmd, .-RCC_PLLCmd
 337              		.align	1
 338              		.p2align 2,,3
 339              		.global	RCC_SYSCLKConfig
 340              		.syntax unified
 341              		.thumb
 342              		.thumb_func
 343              		.fpu softvfp
 344              		.type	RCC_SYSCLKConfig, %function
 345              	RCC_SYSCLKConfig:
 346              	.LFB36:
 565:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 347              		.loc 1 565 0
 348              		.cfi_startproc
 349              		@ args = 0, pretend = 0, frame = 0
 350              		@ frame_needed = 0, uses_anonymous_args = 0
 351              		@ link register save eliminated.
 352              	.LVL18:
 569:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Clear SW[1:0] bits */
 353              		.loc 1 569 0
 354 00e8 034A     		ldr	r2, .L32
 355 00ea 5368     		ldr	r3, [r2, #4]
 356              	.LVL19:
 571:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
 357              		.loc 1 571 0
 358 00ec 23F00303 		bic	r3, r3, #3
 359              	.LVL20:
 573:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Store the new value */
 360              		.loc 1 573 0
 361 00f0 1843     		orrs	r0, r0, r3
 362              	.LVL21:
 575:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 363              		.loc 1 575 0
 364 00f2 5060     		str	r0, [r2, #4]
 576:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 365              		.loc 1 576 0
 366 00f4 7047     		bx	lr
 367              	.L33:
 368 00f6 00BF     		.align	2
 369              	.L32:
 370 00f8 00100240 		.word	1073876992
 371              		.cfi_endproc
 372              	.LFE36:
 373              		.size	RCC_SYSCLKConfig, .-RCC_SYSCLKConfig
 374              		.align	1
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 32


 375              		.p2align 2,,3
 376              		.global	RCC_GetSYSCLKSource
 377              		.syntax unified
 378              		.thumb
 379              		.thumb_func
 380              		.fpu softvfp
 381              		.type	RCC_GetSYSCLKSource, %function
 382              	RCC_GetSYSCLKSource:
 383              	.LFB37:
 588:../../source/src/FWlib/src/stm32f10x_rcc.c ****   return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 384              		.loc 1 588 0
 385              		.cfi_startproc
 386              		@ args = 0, pretend = 0, frame = 0
 387              		@ frame_needed = 0, uses_anonymous_args = 0
 388              		@ link register save eliminated.
 589:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 389              		.loc 1 589 0
 390 00fc 024B     		ldr	r3, .L35
 391 00fe 5868     		ldr	r0, [r3, #4]
 590:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 392              		.loc 1 590 0
 393 0100 00F00C00 		and	r0, r0, #12
 394 0104 7047     		bx	lr
 395              	.L36:
 396 0106 00BF     		.align	2
 397              	.L35:
 398 0108 00100240 		.word	1073876992
 399              		.cfi_endproc
 400              	.LFE37:
 401              		.size	RCC_GetSYSCLKSource, .-RCC_GetSYSCLKSource
 402              		.align	1
 403              		.p2align 2,,3
 404              		.global	RCC_HCLKConfig
 405              		.syntax unified
 406              		.thumb
 407              		.thumb_func
 408              		.fpu softvfp
 409              		.type	RCC_HCLKConfig, %function
 410              	RCC_HCLKConfig:
 411              	.LFB38:
 609:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 412              		.loc 1 609 0
 413              		.cfi_startproc
 414              		@ args = 0, pretend = 0, frame = 0
 415              		@ frame_needed = 0, uses_anonymous_args = 0
 416              		@ link register save eliminated.
 417              	.LVL22:
 613:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Clear HPRE[3:0] bits */
 418              		.loc 1 613 0
 419 010c 034A     		ldr	r2, .L38
 420 010e 5368     		ldr	r3, [r2, #4]
 421              	.LVL23:
 615:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
 422              		.loc 1 615 0
 423 0110 23F0F003 		bic	r3, r3, #240
 424              	.LVL24:
 617:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Store the new value */
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 33


 425              		.loc 1 617 0
 426 0114 1843     		orrs	r0, r0, r3
 427              	.LVL25:
 619:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 428              		.loc 1 619 0
 429 0116 5060     		str	r0, [r2, #4]
 620:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 430              		.loc 1 620 0
 431 0118 7047     		bx	lr
 432              	.L39:
 433 011a 00BF     		.align	2
 434              	.L38:
 435 011c 00100240 		.word	1073876992
 436              		.cfi_endproc
 437              	.LFE38:
 438              		.size	RCC_HCLKConfig, .-RCC_HCLKConfig
 439              		.align	1
 440              		.p2align 2,,3
 441              		.global	RCC_PCLK1Config
 442              		.syntax unified
 443              		.thumb
 444              		.thumb_func
 445              		.fpu softvfp
 446              		.type	RCC_PCLK1Config, %function
 447              	RCC_PCLK1Config:
 448              	.LFB39:
 635:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 449              		.loc 1 635 0
 450              		.cfi_startproc
 451              		@ args = 0, pretend = 0, frame = 0
 452              		@ frame_needed = 0, uses_anonymous_args = 0
 453              		@ link register save eliminated.
 454              	.LVL26:
 639:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Clear PPRE1[2:0] bits */
 455              		.loc 1 639 0
 456 0120 034A     		ldr	r2, .L41
 457 0122 5368     		ldr	r3, [r2, #4]
 458              	.LVL27:
 641:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Set PPRE1[2:0] bits according to RCC_HCLK value */
 459              		.loc 1 641 0
 460 0124 23F4E063 		bic	r3, r3, #1792
 461              	.LVL28:
 643:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Store the new value */
 462              		.loc 1 643 0
 463 0128 1843     		orrs	r0, r0, r3
 464              	.LVL29:
 645:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 465              		.loc 1 645 0
 466 012a 5060     		str	r0, [r2, #4]
 646:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 467              		.loc 1 646 0
 468 012c 7047     		bx	lr
 469              	.L42:
 470 012e 00BF     		.align	2
 471              	.L41:
 472 0130 00100240 		.word	1073876992
 473              		.cfi_endproc
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 34


 474              	.LFE39:
 475              		.size	RCC_PCLK1Config, .-RCC_PCLK1Config
 476              		.align	1
 477              		.p2align 2,,3
 478              		.global	RCC_PCLK2Config
 479              		.syntax unified
 480              		.thumb
 481              		.thumb_func
 482              		.fpu softvfp
 483              		.type	RCC_PCLK2Config, %function
 484              	RCC_PCLK2Config:
 485              	.LFB40:
 661:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 486              		.loc 1 661 0
 487              		.cfi_startproc
 488              		@ args = 0, pretend = 0, frame = 0
 489              		@ frame_needed = 0, uses_anonymous_args = 0
 490              		@ link register save eliminated.
 491              	.LVL30:
 665:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Clear PPRE2[2:0] bits */
 492              		.loc 1 665 0
 493 0134 034A     		ldr	r2, .L44
 494 0136 5368     		ldr	r3, [r2, #4]
 495              	.LVL31:
 667:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Set PPRE2[2:0] bits according to RCC_HCLK value */
 496              		.loc 1 667 0
 497 0138 23F46053 		bic	r3, r3, #14336
 498              	.LVL32:
 669:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Store the new value */
 499              		.loc 1 669 0
 500 013c 43EAC000 		orr	r0, r3, r0, lsl #3
 501              	.LVL33:
 671:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 502              		.loc 1 671 0
 503 0140 5060     		str	r0, [r2, #4]
 672:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 504              		.loc 1 672 0
 505 0142 7047     		bx	lr
 506              	.L45:
 507              		.align	2
 508              	.L44:
 509 0144 00100240 		.word	1073876992
 510              		.cfi_endproc
 511              	.LFE40:
 512              		.size	RCC_PCLK2Config, .-RCC_PCLK2Config
 513              		.align	1
 514              		.p2align 2,,3
 515              		.global	RCC_ITConfig
 516              		.syntax unified
 517              		.thumb
 518              		.thumb_func
 519              		.fpu softvfp
 520              		.type	RCC_ITConfig, %function
 521              	RCC_ITConfig:
 522              	.LFB41:
 701:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 523              		.loc 1 701 0
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 35


 524              		.cfi_startproc
 525              		@ args = 0, pretend = 0, frame = 0
 526              		@ frame_needed = 0, uses_anonymous_args = 0
 527              		@ link register save eliminated.
 528              	.LVL34:
 708:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 529              		.loc 1 708 0
 530 0148 044A     		ldr	r2, .L50
 531 014a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 705:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
 532              		.loc 1 705 0
 533 014c 19B9     		cbnz	r1, .L49
 713:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 534              		.loc 1 713 0
 535 014e 23EA0000 		bic	r0, r3, r0
 536              	.LVL35:
 537 0152 1070     		strb	r0, [r2]
 715:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 538              		.loc 1 715 0
 539 0154 7047     		bx	lr
 540              	.LVL36:
 541              	.L49:
 708:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 542              		.loc 1 708 0
 543 0156 1843     		orrs	r0, r0, r3
 544              	.LVL37:
 545 0158 1070     		strb	r0, [r2]
 546 015a 7047     		bx	lr
 547              	.L51:
 548              		.align	2
 549              	.L50:
 550 015c 09100240 		.word	1073877001
 551              		.cfi_endproc
 552              	.LFE41:
 553              		.size	RCC_ITConfig, .-RCC_ITConfig
 554              		.align	1
 555              		.p2align 2,,3
 556              		.global	RCC_USBCLKConfig
 557              		.syntax unified
 558              		.thumb
 559              		.thumb_func
 560              		.fpu softvfp
 561              		.type	RCC_USBCLKConfig, %function
 562              	RCC_USBCLKConfig:
 563              	.LFB42:
 729:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 564              		.loc 1 729 0
 565              		.cfi_startproc
 566              		@ args = 0, pretend = 0, frame = 0
 567              		@ frame_needed = 0, uses_anonymous_args = 0
 568              		@ link register save eliminated.
 569              	.LVL38:
 733:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 570              		.loc 1 733 0
 571 0160 014B     		ldr	r3, .L53
 572 0162 1860     		str	r0, [r3]
 734:../../source/src/FWlib/src/stm32f10x_rcc.c **** #else
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 36


 573              		.loc 1 734 0
 574 0164 7047     		bx	lr
 575              	.L54:
 576 0166 00BF     		.align	2
 577              	.L53:
 578 0168 D8004242 		.word	1111621848
 579              		.cfi_endproc
 580              	.LFE42:
 581              		.size	RCC_USBCLKConfig, .-RCC_USBCLKConfig
 582              		.align	1
 583              		.p2align 2,,3
 584              		.global	RCC_ADCCLKConfig
 585              		.syntax unified
 586              		.thumb
 587              		.thumb_func
 588              		.fpu softvfp
 589              		.type	RCC_ADCCLKConfig, %function
 590              	RCC_ADCCLKConfig:
 591              	.LFB43:
 767:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 592              		.loc 1 767 0
 593              		.cfi_startproc
 594              		@ args = 0, pretend = 0, frame = 0
 595              		@ frame_needed = 0, uses_anonymous_args = 0
 596              		@ link register save eliminated.
 597              	.LVL39:
 771:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Clear ADCPRE[1:0] bits */
 598              		.loc 1 771 0
 599 016c 034A     		ldr	r2, .L56
 600 016e 5368     		ldr	r3, [r2, #4]
 601              	.LVL40:
 773:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
 602              		.loc 1 773 0
 603 0170 23F44043 		bic	r3, r3, #49152
 604              	.LVL41:
 775:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Store the new value */
 605              		.loc 1 775 0
 606 0174 1843     		orrs	r0, r0, r3
 607              	.LVL42:
 777:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 608              		.loc 1 777 0
 609 0176 5060     		str	r0, [r2, #4]
 778:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 610              		.loc 1 778 0
 611 0178 7047     		bx	lr
 612              	.L57:
 613 017a 00BF     		.align	2
 614              	.L56:
 615 017c 00100240 		.word	1073876992
 616              		.cfi_endproc
 617              	.LFE43:
 618              		.size	RCC_ADCCLKConfig, .-RCC_ADCCLKConfig
 619              		.align	1
 620              		.p2align 2,,3
 621              		.global	RCC_LSEConfig
 622              		.syntax unified
 623              		.thumb
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 37


 624              		.thumb_func
 625              		.fpu softvfp
 626              		.type	RCC_LSEConfig, %function
 627              	RCC_LSEConfig:
 628              	.LFB44:
 830:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 629              		.loc 1 830 0
 630              		.cfi_startproc
 631              		@ args = 0, pretend = 0, frame = 0
 632              		@ frame_needed = 0, uses_anonymous_args = 0
 633              		@ link register save eliminated.
 634              	.LVL43:
 835:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Reset LSEBYP bit */
 635              		.loc 1 835 0
 636 0180 0022     		movs	r2, #0
 637 0182 064B     		ldr	r3, .L63
 839:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
 638              		.loc 1 839 0
 639 0184 0128     		cmp	r0, #1
 835:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Reset LSEBYP bit */
 640              		.loc 1 835 0
 641 0186 1A70     		strb	r2, [r3]
 837:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
 642              		.loc 1 837 0
 643 0188 1A70     		strb	r2, [r3]
 839:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
 644              		.loc 1 839 0
 645 018a 05D0     		beq	.L60
 646 018c 0428     		cmp	r0, #4
 647 018e 02D1     		bne	.L62
 848:../../source/src/FWlib/src/stm32f10x_rcc.c ****       break;            
 648              		.loc 1 848 0
 649 0190 0522     		movs	r2, #5
 650 0192 1A70     		strb	r2, [r3]
 854:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 651              		.loc 1 854 0
 652 0194 7047     		bx	lr
 653              	.L62:
 654 0196 7047     		bx	lr
 655              	.L60:
 843:../../source/src/FWlib/src/stm32f10x_rcc.c ****       break;
 656              		.loc 1 843 0
 657 0198 1870     		strb	r0, [r3]
 844:../../source/src/FWlib/src/stm32f10x_rcc.c ****       
 658              		.loc 1 844 0
 659 019a 7047     		bx	lr
 660              	.L64:
 661              		.align	2
 662              	.L63:
 663 019c 20100240 		.word	1073877024
 664              		.cfi_endproc
 665              	.LFE44:
 666              		.size	RCC_LSEConfig, .-RCC_LSEConfig
 667              		.align	1
 668              		.p2align 2,,3
 669              		.global	RCC_LSICmd
 670              		.syntax unified
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 38


 671              		.thumb
 672              		.thumb_func
 673              		.fpu softvfp
 674              		.type	RCC_LSICmd, %function
 675              	RCC_LSICmd:
 676              	.LFB45:
 863:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 677              		.loc 1 863 0
 678              		.cfi_startproc
 679              		@ args = 0, pretend = 0, frame = 0
 680              		@ frame_needed = 0, uses_anonymous_args = 0
 681              		@ link register save eliminated.
 682              	.LVL44:
 866:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 683              		.loc 1 866 0
 684 01a0 014B     		ldr	r3, .L66
 685 01a2 1860     		str	r0, [r3]
 867:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 686              		.loc 1 867 0
 687 01a4 7047     		bx	lr
 688              	.L67:
 689 01a6 00BF     		.align	2
 690              	.L66:
 691 01a8 80044242 		.word	1111622784
 692              		.cfi_endproc
 693              	.LFE45:
 694              		.size	RCC_LSICmd, .-RCC_LSICmd
 695              		.align	1
 696              		.p2align 2,,3
 697              		.global	RCC_RTCCLKConfig
 698              		.syntax unified
 699              		.thumb
 700              		.thumb_func
 701              		.fpu softvfp
 702              		.type	RCC_RTCCLKConfig, %function
 703              	RCC_RTCCLKConfig:
 704              	.LFB46:
 880:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 705              		.loc 1 880 0
 706              		.cfi_startproc
 707              		@ args = 0, pretend = 0, frame = 0
 708              		@ frame_needed = 0, uses_anonymous_args = 0
 709              		@ link register save eliminated.
 710              	.LVL45:
 884:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 711              		.loc 1 884 0
 712 01ac 024A     		ldr	r2, .L69
 713 01ae 136A     		ldr	r3, [r2, #32]
 714 01b0 1843     		orrs	r0, r0, r3
 715              	.LVL46:
 716 01b2 1062     		str	r0, [r2, #32]
 885:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 717              		.loc 1 885 0
 718 01b4 7047     		bx	lr
 719              	.L70:
 720 01b6 00BF     		.align	2
 721              	.L69:
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 39


 722 01b8 00100240 		.word	1073876992
 723              		.cfi_endproc
 724              	.LFE46:
 725              		.size	RCC_RTCCLKConfig, .-RCC_RTCCLKConfig
 726              		.align	1
 727              		.p2align 2,,3
 728              		.global	RCC_RTCCLKCmd
 729              		.syntax unified
 730              		.thumb
 731              		.thumb_func
 732              		.fpu softvfp
 733              		.type	RCC_RTCCLKCmd, %function
 734              	RCC_RTCCLKCmd:
 735              	.LFB47:
 894:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 736              		.loc 1 894 0
 737              		.cfi_startproc
 738              		@ args = 0, pretend = 0, frame = 0
 739              		@ frame_needed = 0, uses_anonymous_args = 0
 740              		@ link register save eliminated.
 741              	.LVL47:
 897:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 742              		.loc 1 897 0
 743 01bc 014B     		ldr	r3, .L72
 744 01be 1860     		str	r0, [r3]
 898:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 745              		.loc 1 898 0
 746 01c0 7047     		bx	lr
 747              	.L73:
 748 01c2 00BF     		.align	2
 749              	.L72:
 750 01c4 3C044242 		.word	1111622716
 751              		.cfi_endproc
 752              	.LFE47:
 753              		.size	RCC_RTCCLKCmd, .-RCC_RTCCLKCmd
 754              		.align	1
 755              		.p2align 2,,3
 756              		.global	RCC_GetClocksFreq
 757              		.syntax unified
 758              		.thumb
 759              		.thumb_func
 760              		.fpu softvfp
 761              		.type	RCC_GetClocksFreq, %function
 762              	RCC_GetClocksFreq:
 763              	.LFB48:
 909:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 764              		.loc 1 909 0
 765              		.cfi_startproc
 766              		@ args = 0, pretend = 0, frame = 0
 767              		@ frame_needed = 0, uses_anonymous_args = 0
 768              		@ link register save eliminated.
 769              	.LVL48:
 921:../../source/src/FWlib/src/stm32f10x_rcc.c ****   
 770              		.loc 1 921 0
 771 01c8 1E4A     		ldr	r2, .L82
 909:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 772              		.loc 1 909 0
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 40


 773 01ca 10B4     		push	{r4}
 774              	.LCFI2:
 775              		.cfi_def_cfa_offset 4
 776              		.cfi_offset 4, -4
 921:../../source/src/FWlib/src/stm32f10x_rcc.c ****   
 777              		.loc 1 921 0
 778 01cc 5368     		ldr	r3, [r2, #4]
 779              	.LVL49:
 780 01ce 03F00C03 		and	r3, r3, #12
 781              	.LVL50:
 923:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
 782              		.loc 1 923 0
 783 01d2 082B     		cmp	r3, #8
 784 01d4 0FD1     		bne	.L81
 934:../../source/src/FWlib/src/stm32f10x_rcc.c ****       pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 785              		.loc 1 934 0
 786 01d6 5368     		ldr	r3, [r2, #4]
 787              	.LVL51:
 935:../../source/src/FWlib/src/stm32f10x_rcc.c ****       
 788              		.loc 1 935 0
 789 01d8 5168     		ldr	r1, [r2, #4]
 790              	.LVL52:
 938:../../source/src/FWlib/src/stm32f10x_rcc.c ****       
 791              		.loc 1 938 0
 792 01da C3F38343 		ubfx	r3, r3, #18, #4
 793              	.LVL53:
 940:../../source/src/FWlib/src/stm32f10x_rcc.c ****       {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
 794              		.loc 1 940 0
 795 01de C903     		lsls	r1, r1, #15
 796              	.LVL54:
 938:../../source/src/FWlib/src/stm32f10x_rcc.c ****       
 797              		.loc 1 938 0
 798 01e0 03F10203 		add	r3, r3, #2
 799              	.LVL55:
 940:../../source/src/FWlib/src/stm32f10x_rcc.c ****       {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
 800              		.loc 1 940 0
 801 01e4 28D5     		bpl	.L80
 952:../../source/src/FWlib/src/stm32f10x_rcc.c ****         {/* HSE oscillator clock divided by 2 */
 802              		.loc 1 952 0
 803 01e6 5268     		ldr	r2, [r2, #4]
 804 01e8 9203     		lsls	r2, r2, #14
 805 01ea 25D4     		bmi	.L80
 958:../../source/src/FWlib/src/stm32f10x_rcc.c ****         }
 806              		.loc 1 958 0
 807 01ec 164A     		ldr	r2, .L82+4
 808 01ee 02FB03F3 		mul	r3, r2, r3
 809              	.LVL56:
 810 01f2 0360     		str	r3, [r0]
 811 01f4 01E0     		b	.L77
 812              	.LVL57:
 813              	.L81:
 926:../../source/src/FWlib/src/stm32f10x_rcc.c ****       break;
 814              		.loc 1 926 0
 815 01f6 144B     		ldr	r3, .L82+4
 816              	.LVL58:
 817 01f8 0360     		str	r3, [r0]
 818              	.LVL59:
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 41


 819              	.L77:
1008:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmp = tmp >> 4;
 820              		.loc 1 1008 0
 821 01fa 1249     		ldr	r1, .L82
1010:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* HCLK clock frequency */
 822              		.loc 1 1010 0
 823 01fc 134A     		ldr	r2, .L82+8
1008:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmp = tmp >> 4;
 824              		.loc 1 1008 0
 825 01fe 4C68     		ldr	r4, [r1, #4]
 826              	.LVL60:
1009:../../source/src/FWlib/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 827              		.loc 1 1009 0
 828 0200 C4F30314 		ubfx	r4, r4, #4, #4
 829              	.LVL61:
1010:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* HCLK clock frequency */
 830              		.loc 1 1010 0
 831 0204 145D     		ldrb	r4, [r2, r4]	@ zero_extendqisi2
 832              	.LVL62:
1012:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Get PCLK1 prescaler */
 833              		.loc 1 1012 0
 834 0206 E340     		lsrs	r3, r3, r4
 835 0208 4360     		str	r3, [r0, #4]
1014:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmp = tmp >> 8;
 836              		.loc 1 1014 0
 837 020a 4C68     		ldr	r4, [r1, #4]
 838              	.LVL63:
1015:../../source/src/FWlib/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 839              		.loc 1 1015 0
 840 020c C4F30224 		ubfx	r4, r4, #8, #3
 841              	.LVL64:
1016:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* PCLK1 clock frequency */
 842              		.loc 1 1016 0
 843 0210 145D     		ldrb	r4, [r2, r4]	@ zero_extendqisi2
 844              	.LVL65:
1018:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Get PCLK2 prescaler */
 845              		.loc 1 1018 0
 846 0212 23FA04F4 		lsr	r4, r3, r4
 847              	.LVL66:
 848 0216 8460     		str	r4, [r0, #8]
1020:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmp = tmp >> 11;
 849              		.loc 1 1020 0
 850 0218 4C68     		ldr	r4, [r1, #4]
 851              	.LVL67:
1021:../../source/src/FWlib/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 852              		.loc 1 1021 0
 853 021a C4F3C224 		ubfx	r4, r4, #11, #3
 854              	.LVL68:
1022:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* PCLK2 clock frequency */
 855              		.loc 1 1022 0
 856 021e 145D     		ldrb	r4, [r2, r4]	@ zero_extendqisi2
 857              	.LVL69:
1024:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Get ADCCLK prescaler */
 858              		.loc 1 1024 0
 859 0220 E340     		lsrs	r3, r3, r4
 860 0222 C360     		str	r3, [r0, #12]
1026:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmp = tmp >> 14;
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 42


 861              		.loc 1 1026 0
 862 0224 4968     		ldr	r1, [r1, #4]
 863              	.LVL70:
1031:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 864              		.loc 1 1031 0
 865 0226 10BC     		pop	{r4}
 866              	.LCFI3:
 867              		.cfi_remember_state
 868              		.cfi_restore 4
 869              		.cfi_def_cfa_offset 0
 870              	.LVL71:
1027:../../source/src/FWlib/src/stm32f10x_rcc.c ****   presc = ADCPrescTable[tmp];
 871              		.loc 1 1027 0
 872 0228 C1F38131 		ubfx	r1, r1, #14, #2
 873              	.LVL72:
1028:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* ADCCLK clock frequency */
 874              		.loc 1 1028 0
 875 022c 0A44     		add	r2, r2, r1
 876 022e 127C     		ldrb	r2, [r2, #16]	@ zero_extendqisi2
 877              	.LVL73:
1030:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 878              		.loc 1 1030 0
 879 0230 B3FBF2F3 		udiv	r3, r3, r2
 880 0234 0361     		str	r3, [r0, #16]
1031:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 881              		.loc 1 1031 0
 882 0236 7047     		bx	lr
 883              	.LVL74:
 884              	.L80:
 885              	.LCFI4:
 886              		.cfi_restore_state
 954:../../source/src/FWlib/src/stm32f10x_rcc.c ****         }
 887              		.loc 1 954 0
 888 0238 054A     		ldr	r2, .L82+12
 889 023a 02FB03F3 		mul	r3, r2, r3
 890              	.LVL75:
 891 023e 0360     		str	r3, [r0]
 892 0240 DBE7     		b	.L77
 893              	.L83:
 894 0242 00BF     		.align	2
 895              	.L82:
 896 0244 00100240 		.word	1073876992
 897 0248 00127A00 		.word	8000000
 898 024c 00000000 		.word	.LANCHOR0
 899 0250 00093D00 		.word	4000000
 900              		.cfi_endproc
 901              	.LFE48:
 902              		.size	RCC_GetClocksFreq, .-RCC_GetClocksFreq
 903              		.align	1
 904              		.p2align 2,,3
 905              		.global	RCC_AHBPeriphClockCmd
 906              		.syntax unified
 907              		.thumb
 908              		.thumb_func
 909              		.fpu softvfp
 910              		.type	RCC_AHBPeriphClockCmd, %function
 911              	RCC_AHBPeriphClockCmd:
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 43


 912              	.LFB49:
1065:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 913              		.loc 1 1065 0
 914              		.cfi_startproc
 915              		@ args = 0, pretend = 0, frame = 0
 916              		@ frame_needed = 0, uses_anonymous_args = 0
 917              		@ link register save eliminated.
 918              	.LVL76:
1072:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 919              		.loc 1 1072 0
 920 0254 044A     		ldr	r2, .L88
 921 0256 5369     		ldr	r3, [r2, #20]
1070:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
 922              		.loc 1 1070 0
 923 0258 19B9     		cbnz	r1, .L87
1076:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 924              		.loc 1 1076 0
 925 025a 23EA0000 		bic	r0, r3, r0
 926              	.LVL77:
 927 025e 5061     		str	r0, [r2, #20]
1078:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 928              		.loc 1 1078 0
 929 0260 7047     		bx	lr
 930              	.LVL78:
 931              	.L87:
1072:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 932              		.loc 1 1072 0
 933 0262 1843     		orrs	r0, r0, r3
 934              	.LVL79:
 935 0264 5061     		str	r0, [r2, #20]
 936 0266 7047     		bx	lr
 937              	.L89:
 938              		.align	2
 939              	.L88:
 940 0268 00100240 		.word	1073876992
 941              		.cfi_endproc
 942              	.LFE49:
 943              		.size	RCC_AHBPeriphClockCmd, .-RCC_AHBPeriphClockCmd
 944              		.align	1
 945              		.p2align 2,,3
 946              		.global	RCC_APB2PeriphClockCmd
 947              		.syntax unified
 948              		.thumb
 949              		.thumb_func
 950              		.fpu softvfp
 951              		.type	RCC_APB2PeriphClockCmd, %function
 952              	RCC_APB2PeriphClockCmd:
 953              	.LFB50:
1096:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 954              		.loc 1 1096 0
 955              		.cfi_startproc
 956              		@ args = 0, pretend = 0, frame = 0
 957              		@ frame_needed = 0, uses_anonymous_args = 0
 958              		@ link register save eliminated.
 959              	.LVL80:
1102:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 960              		.loc 1 1102 0
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 44


 961 026c 044A     		ldr	r2, .L94
 962 026e 9369     		ldr	r3, [r2, #24]
1100:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
 963              		.loc 1 1100 0
 964 0270 19B9     		cbnz	r1, .L93
1106:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 965              		.loc 1 1106 0
 966 0272 23EA0000 		bic	r0, r3, r0
 967              	.LVL81:
 968 0276 9061     		str	r0, [r2, #24]
1108:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 969              		.loc 1 1108 0
 970 0278 7047     		bx	lr
 971              	.LVL82:
 972              	.L93:
1102:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 973              		.loc 1 1102 0
 974 027a 1843     		orrs	r0, r0, r3
 975              	.LVL83:
 976 027c 9061     		str	r0, [r2, #24]
 977 027e 7047     		bx	lr
 978              	.L95:
 979              		.align	2
 980              	.L94:
 981 0280 00100240 		.word	1073876992
 982              		.cfi_endproc
 983              	.LFE50:
 984              		.size	RCC_APB2PeriphClockCmd, .-RCC_APB2PeriphClockCmd
 985              		.align	1
 986              		.p2align 2,,3
 987              		.global	RCC_APB1PeriphClockCmd
 988              		.syntax unified
 989              		.thumb
 990              		.thumb_func
 991              		.fpu softvfp
 992              		.type	RCC_APB1PeriphClockCmd, %function
 993              	RCC_APB1PeriphClockCmd:
 994              	.LFB51:
1127:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 995              		.loc 1 1127 0
 996              		.cfi_startproc
 997              		@ args = 0, pretend = 0, frame = 0
 998              		@ frame_needed = 0, uses_anonymous_args = 0
 999              		@ link register save eliminated.
 1000              	.LVL84:
1133:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 1001              		.loc 1 1133 0
 1002 0284 044A     		ldr	r2, .L100
 1003 0286 D369     		ldr	r3, [r2, #28]
1131:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
 1004              		.loc 1 1131 0
 1005 0288 19B9     		cbnz	r1, .L99
1137:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 1006              		.loc 1 1137 0
 1007 028a 23EA0000 		bic	r0, r3, r0
 1008              	.LVL85:
 1009 028e D061     		str	r0, [r2, #28]
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 45


1139:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 1010              		.loc 1 1139 0
 1011 0290 7047     		bx	lr
 1012              	.LVL86:
 1013              	.L99:
1133:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 1014              		.loc 1 1133 0
 1015 0292 1843     		orrs	r0, r0, r3
 1016              	.LVL87:
 1017 0294 D061     		str	r0, [r2, #28]
 1018 0296 7047     		bx	lr
 1019              	.L101:
 1020              		.align	2
 1021              	.L100:
 1022 0298 00100240 		.word	1073876992
 1023              		.cfi_endproc
 1024              	.LFE51:
 1025              		.size	RCC_APB1PeriphClockCmd, .-RCC_APB1PeriphClockCmd
 1026              		.align	1
 1027              		.p2align 2,,3
 1028              		.global	RCC_APB2PeriphResetCmd
 1029              		.syntax unified
 1030              		.thumb
 1031              		.thumb_func
 1032              		.fpu softvfp
 1033              		.type	RCC_APB2PeriphResetCmd, %function
 1034              	RCC_APB2PeriphResetCmd:
 1035              	.LFB52:
1186:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 1036              		.loc 1 1186 0
 1037              		.cfi_startproc
 1038              		@ args = 0, pretend = 0, frame = 0
 1039              		@ frame_needed = 0, uses_anonymous_args = 0
 1040              		@ link register save eliminated.
 1041              	.LVL88:
1192:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 1042              		.loc 1 1192 0
 1043 029c 044A     		ldr	r2, .L106
 1044 029e D368     		ldr	r3, [r2, #12]
1190:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
 1045              		.loc 1 1190 0
 1046 02a0 19B9     		cbnz	r1, .L105
1196:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 1047              		.loc 1 1196 0
 1048 02a2 23EA0000 		bic	r0, r3, r0
 1049              	.LVL89:
 1050 02a6 D060     		str	r0, [r2, #12]
1198:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 1051              		.loc 1 1198 0
 1052 02a8 7047     		bx	lr
 1053              	.LVL90:
 1054              	.L105:
1192:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 1055              		.loc 1 1192 0
 1056 02aa 1843     		orrs	r0, r0, r3
 1057              	.LVL91:
 1058 02ac D060     		str	r0, [r2, #12]
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 46


 1059 02ae 7047     		bx	lr
 1060              	.L107:
 1061              		.align	2
 1062              	.L106:
 1063 02b0 00100240 		.word	1073876992
 1064              		.cfi_endproc
 1065              	.LFE52:
 1066              		.size	RCC_APB2PeriphResetCmd, .-RCC_APB2PeriphResetCmd
 1067              		.align	1
 1068              		.p2align 2,,3
 1069              		.global	RCC_APB1PeriphResetCmd
 1070              		.syntax unified
 1071              		.thumb
 1072              		.thumb_func
 1073              		.fpu softvfp
 1074              		.type	RCC_APB1PeriphResetCmd, %function
 1075              	RCC_APB1PeriphResetCmd:
 1076              	.LFB53:
1217:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 1077              		.loc 1 1217 0
 1078              		.cfi_startproc
 1079              		@ args = 0, pretend = 0, frame = 0
 1080              		@ frame_needed = 0, uses_anonymous_args = 0
 1081              		@ link register save eliminated.
 1082              	.LVL92:
1223:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 1083              		.loc 1 1223 0
 1084 02b4 044A     		ldr	r2, .L112
 1085 02b6 1369     		ldr	r3, [r2, #16]
1221:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
 1086              		.loc 1 1221 0
 1087 02b8 19B9     		cbnz	r1, .L111
1227:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 1088              		.loc 1 1227 0
 1089 02ba 23EA0000 		bic	r0, r3, r0
 1090              	.LVL93:
 1091 02be 1061     		str	r0, [r2, #16]
1229:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 1092              		.loc 1 1229 0
 1093 02c0 7047     		bx	lr
 1094              	.LVL94:
 1095              	.L111:
1223:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 1096              		.loc 1 1223 0
 1097 02c2 1843     		orrs	r0, r0, r3
 1098              	.LVL95:
 1099 02c4 1061     		str	r0, [r2, #16]
 1100 02c6 7047     		bx	lr
 1101              	.L113:
 1102              		.align	2
 1103              	.L112:
 1104 02c8 00100240 		.word	1073876992
 1105              		.cfi_endproc
 1106              	.LFE53:
 1107              		.size	RCC_APB1PeriphResetCmd, .-RCC_APB1PeriphResetCmd
 1108              		.align	1
 1109              		.p2align 2,,3
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 47


 1110              		.global	RCC_BackupResetCmd
 1111              		.syntax unified
 1112              		.thumb
 1113              		.thumb_func
 1114              		.fpu softvfp
 1115              		.type	RCC_BackupResetCmd, %function
 1116              	RCC_BackupResetCmd:
 1117              	.LFB54:
1238:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 1118              		.loc 1 1238 0
 1119              		.cfi_startproc
 1120              		@ args = 0, pretend = 0, frame = 0
 1121              		@ frame_needed = 0, uses_anonymous_args = 0
 1122              		@ link register save eliminated.
 1123              	.LVL96:
1241:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 1124              		.loc 1 1241 0
 1125 02cc 014B     		ldr	r3, .L115
 1126 02ce 1860     		str	r0, [r3]
1242:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 1127              		.loc 1 1242 0
 1128 02d0 7047     		bx	lr
 1129              	.L116:
 1130 02d2 00BF     		.align	2
 1131              	.L115:
 1132 02d4 40044242 		.word	1111622720
 1133              		.cfi_endproc
 1134              	.LFE54:
 1135              		.size	RCC_BackupResetCmd, .-RCC_BackupResetCmd
 1136              		.align	1
 1137              		.p2align 2,,3
 1138              		.global	RCC_ClockSecuritySystemCmd
 1139              		.syntax unified
 1140              		.thumb
 1141              		.thumb_func
 1142              		.fpu softvfp
 1143              		.type	RCC_ClockSecuritySystemCmd, %function
 1144              	RCC_ClockSecuritySystemCmd:
 1145              	.LFB55:
1251:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 1146              		.loc 1 1251 0
 1147              		.cfi_startproc
 1148              		@ args = 0, pretend = 0, frame = 0
 1149              		@ frame_needed = 0, uses_anonymous_args = 0
 1150              		@ link register save eliminated.
 1151              	.LVL97:
1254:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 1152              		.loc 1 1254 0
 1153 02d8 014B     		ldr	r3, .L118
 1154 02da 1860     		str	r0, [r3]
1255:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 1155              		.loc 1 1255 0
 1156 02dc 7047     		bx	lr
 1157              	.L119:
 1158 02de 00BF     		.align	2
 1159              	.L118:
 1160 02e0 4C004242 		.word	1111621708
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 48


 1161              		.cfi_endproc
 1162              	.LFE55:
 1163              		.size	RCC_ClockSecuritySystemCmd, .-RCC_ClockSecuritySystemCmd
 1164              		.align	1
 1165              		.p2align 2,,3
 1166              		.global	RCC_MCOConfig
 1167              		.syntax unified
 1168              		.thumb
 1169              		.thumb_func
 1170              		.fpu softvfp
 1171              		.type	RCC_MCOConfig, %function
 1172              	RCC_MCOConfig:
 1173              	.LFB56:
1283:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 1174              		.loc 1 1283 0
 1175              		.cfi_startproc
 1176              		@ args = 0, pretend = 0, frame = 0
 1177              		@ frame_needed = 0, uses_anonymous_args = 0
 1178              		@ link register save eliminated.
 1179              	.LVL98:
1288:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 1180              		.loc 1 1288 0
 1181 02e4 014B     		ldr	r3, .L121
 1182 02e6 1870     		strb	r0, [r3]
1289:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 1183              		.loc 1 1289 0
 1184 02e8 7047     		bx	lr
 1185              	.L122:
 1186 02ea 00BF     		.align	2
 1187              	.L121:
 1188 02ec 07100240 		.word	1073876999
 1189              		.cfi_endproc
 1190              	.LFE56:
 1191              		.size	RCC_MCOConfig, .-RCC_MCOConfig
 1192              		.align	1
 1193              		.p2align 2,,3
 1194              		.global	RCC_GetFlagStatus
 1195              		.syntax unified
 1196              		.thumb
 1197              		.thumb_func
 1198              		.fpu softvfp
 1199              		.type	RCC_GetFlagStatus, %function
 1200              	RCC_GetFlagStatus:
 1201              	.LFB57:
1327:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmp = 0;
 1202              		.loc 1 1327 0
 1203              		.cfi_startproc
 1204              		@ args = 0, pretend = 0, frame = 0
 1205              		@ frame_needed = 0, uses_anonymous_args = 0
 1206              		@ link register save eliminated.
 1207              	.LVL99:
1335:../../source/src/FWlib/src/stm32f10x_rcc.c ****   if (tmp == 1)               /* The flag to check is in CR register */
 1208              		.loc 1 1335 0
 1209 02f0 4309     		lsrs	r3, r0, #5
 1210              	.LVL100:
1336:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
 1211              		.loc 1 1336 0
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 49


 1212 02f2 012B     		cmp	r3, #1
 1213 02f4 0BD0     		beq	.L127
1340:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
 1214              		.loc 1 1340 0
 1215 02f6 022B     		cmp	r3, #2
1342:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 1216              		.loc 1 1342 0
 1217 02f8 094B     		ldr	r3, .L128
 1218              	.LVL101:
1350:../../source/src/FWlib/src/stm32f10x_rcc.c ****   if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 1219              		.loc 1 1350 0
 1220 02fa 00F01F00 		and	r0, r0, #31
 1221              	.LVL102:
1342:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 1222              		.loc 1 1342 0
 1223 02fe 0CBF     		ite	eq
 1224 0300 1B6A     		ldreq	r3, [r3, #32]
 1225              	.LVL103:
1346:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 1226              		.loc 1 1346 0
 1227 0302 5B6A     		ldrne	r3, [r3, #36]
 1228              	.LVL104:
 1229              		.loc 1 1351 0
 1230 0304 23FA00F0 		lsr	r0, r3, r0
1352:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1353:../../source/src/FWlib/src/stm32f10x_rcc.c ****     bitstatus = SET;
1354:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1355:../../source/src/FWlib/src/stm32f10x_rcc.c ****   else
1356:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1357:../../source/src/FWlib/src/stm32f10x_rcc.c ****     bitstatus = RESET;
1358:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1359:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1360:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Return the flag status */
1361:../../source/src/FWlib/src/stm32f10x_rcc.c ****   return bitstatus;
1362:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 1231              		.loc 1 1362 0
 1232 0308 00F00100 		and	r0, r0, #1
 1233 030c 7047     		bx	lr
 1234              	.LVL105:
 1235              	.L127:
1338:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 1236              		.loc 1 1338 0
 1237 030e 044B     		ldr	r3, .L128
 1238              	.LVL106:
1350:../../source/src/FWlib/src/stm32f10x_rcc.c ****   if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 1239              		.loc 1 1350 0
 1240 0310 00F01F00 		and	r0, r0, #31
 1241              	.LVL107:
1338:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 1242              		.loc 1 1338 0
 1243 0314 1B68     		ldr	r3, [r3]
 1244              	.LVL108:
1351:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
 1245              		.loc 1 1351 0
 1246 0316 23FA00F0 		lsr	r0, r3, r0
 1247              		.loc 1 1362 0
 1248 031a 00F00100 		and	r0, r0, #1
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 50


 1249 031e 7047     		bx	lr
 1250              	.L129:
 1251              		.align	2
 1252              	.L128:
 1253 0320 00100240 		.word	1073876992
 1254              		.cfi_endproc
 1255              	.LFE57:
 1256              		.size	RCC_GetFlagStatus, .-RCC_GetFlagStatus
 1257              		.align	1
 1258              		.p2align 2,,3
 1259              		.global	RCC_ClearFlag
 1260              		.syntax unified
 1261              		.thumb
 1262              		.thumb_func
 1263              		.fpu softvfp
 1264              		.type	RCC_ClearFlag, %function
 1265              	RCC_ClearFlag:
 1266              	.LFB58:
1363:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1364:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
1365:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Clears the RCC reset flags.
1366:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note   The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST,
1367:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
1368:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  None
1369:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
1370:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
1371:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_ClearFlag(void)
1372:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 1267              		.loc 1 1372 0
 1268              		.cfi_startproc
 1269              		@ args = 0, pretend = 0, frame = 0
 1270              		@ frame_needed = 0, uses_anonymous_args = 0
 1271              		@ link register save eliminated.
1373:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Set RMVF bit to clear the reset flags */
1374:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CSR |= CSR_RMVF_Set;
 1272              		.loc 1 1374 0
 1273 0324 024A     		ldr	r2, .L131
 1274 0326 536A     		ldr	r3, [r2, #36]
 1275 0328 43F08073 		orr	r3, r3, #16777216
 1276 032c 5362     		str	r3, [r2, #36]
1375:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 1277              		.loc 1 1375 0
 1278 032e 7047     		bx	lr
 1279              	.L132:
 1280              		.align	2
 1281              	.L131:
 1282 0330 00100240 		.word	1073876992
 1283              		.cfi_endproc
 1284              	.LFE58:
 1285              		.size	RCC_ClearFlag, .-RCC_ClearFlag
 1286              		.align	1
 1287              		.p2align 2,,3
 1288              		.global	RCC_GetITStatus
 1289              		.syntax unified
 1290              		.thumb
 1291              		.thumb_func
 1292              		.fpu softvfp
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 51


 1293              		.type	RCC_GetITStatus, %function
 1294              	RCC_GetITStatus:
 1295              	.LFB59:
1376:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1377:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
1378:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Checks whether the specified RCC interrupt has occurred or not.
1379:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt source to check.
1380:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   
1381:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1382:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   following values:
1383:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1384:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1385:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1386:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1387:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1388:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt 
1389:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt                      
1390:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1391:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * 
1392:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:        
1393:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1394:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1395:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1396:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1397:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1398:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1399:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   
1400:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval The new state of RCC_IT (SET or RESET).
1401:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
1402:../../source/src/FWlib/src/stm32f10x_rcc.c **** ITStatus RCC_GetITStatus(uint8_t RCC_IT)
1403:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 1296              		.loc 1 1403 0
 1297              		.cfi_startproc
 1298              		@ args = 0, pretend = 0, frame = 0
 1299              		@ frame_needed = 0, uses_anonymous_args = 0
 1300              		@ link register save eliminated.
 1301              	.LVL109:
1404:../../source/src/FWlib/src/stm32f10x_rcc.c ****   ITStatus bitstatus = RESET;
1405:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
1406:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_GET_IT(RCC_IT));
1407:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1408:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the status of the specified RCC interrupt */
1409:../../source/src/FWlib/src/stm32f10x_rcc.c ****   if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 1302              		.loc 1 1409 0
 1303 0334 034B     		ldr	r3, .L134
 1304 0336 9B68     		ldr	r3, [r3, #8]
 1305              	.LVL110:
 1306 0338 1842     		tst	r0, r3
1410:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1411:../../source/src/FWlib/src/stm32f10x_rcc.c ****     bitstatus = SET;
1412:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1413:../../source/src/FWlib/src/stm32f10x_rcc.c ****   else
1414:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1415:../../source/src/FWlib/src/stm32f10x_rcc.c ****     bitstatus = RESET;
1416:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1417:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1418:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Return the RCC_IT status */
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 52


1419:../../source/src/FWlib/src/stm32f10x_rcc.c ****   return  bitstatus;
1420:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 1307              		.loc 1 1420 0
 1308 033a 14BF     		ite	ne
 1309 033c 0120     		movne	r0, #1
 1310              	.LVL111:
 1311 033e 0020     		moveq	r0, #0
 1312 0340 7047     		bx	lr
 1313              	.L135:
 1314 0342 00BF     		.align	2
 1315              	.L134:
 1316 0344 00100240 		.word	1073876992
 1317              		.cfi_endproc
 1318              	.LFE59:
 1319              		.size	RCC_GetITStatus, .-RCC_GetITStatus
 1320              		.align	1
 1321              		.p2align 2,,3
 1322              		.global	RCC_ClearITPendingBit
 1323              		.syntax unified
 1324              		.thumb
 1325              		.thumb_func
 1326              		.fpu softvfp
 1327              		.type	RCC_ClearITPendingBit, %function
 1328              	RCC_ClearITPendingBit:
 1329              	.LFB60:
1421:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1422:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
1423:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Clears the RCC's interrupt pending bits.
1424:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the interrupt pending bit to clear.
1425:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   
1426:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
1427:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   of the following values:
1428:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1429:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1430:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1431:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1432:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1433:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt 
1434:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt                      
1435:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1436:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * 
1437:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the
1438:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   following values:        
1439:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1440:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1441:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1442:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1443:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1444:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   
1445:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1446:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
1447:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
1448:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_ClearITPendingBit(uint8_t RCC_IT)
1449:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 1330              		.loc 1 1449 0
 1331              		.cfi_startproc
 1332              		@ args = 0, pretend = 0, frame = 0
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 53


 1333              		@ frame_needed = 0, uses_anonymous_args = 0
 1334              		@ link register save eliminated.
 1335              	.LVL112:
1450:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
1451:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_CLEAR_IT(RCC_IT));
1452:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1453:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
1454:../../source/src/FWlib/src/stm32f10x_rcc.c ****      pending bits */
1455:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 1336              		.loc 1 1455 0
 1337 0348 014B     		ldr	r3, .L137
 1338 034a 1870     		strb	r0, [r3]
1456:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 1339              		.loc 1 1456 0
 1340 034c 7047     		bx	lr
 1341              	.L138:
 1342 034e 00BF     		.align	2
 1343              	.L137:
 1344 0350 0A100240 		.word	1073877002
 1345              		.cfi_endproc
 1346              	.LFE60:
 1347              		.size	RCC_ClearITPendingBit, .-RCC_ClearITPendingBit
 1348              		.data
 1349              		.align	2
 1350              		.set	.LANCHOR0,. + 0
 1351              		.type	APBAHBPrescTable, %object
 1352              		.size	APBAHBPrescTable, 16
 1353              	APBAHBPrescTable:
 1354 0000 00       		.byte	0
 1355 0001 00       		.byte	0
 1356 0002 00       		.byte	0
 1357 0003 00       		.byte	0
 1358 0004 01       		.byte	1
 1359 0005 02       		.byte	2
 1360 0006 03       		.byte	3
 1361 0007 04       		.byte	4
 1362 0008 01       		.byte	1
 1363 0009 02       		.byte	2
 1364 000a 03       		.byte	3
 1365 000b 04       		.byte	4
 1366 000c 06       		.byte	6
 1367 000d 07       		.byte	7
 1368 000e 08       		.byte	8
 1369 000f 09       		.byte	9
 1370              		.type	ADCPrescTable, %object
 1371              		.size	ADCPrescTable, 4
 1372              	ADCPrescTable:
 1373 0010 02       		.byte	2
 1374 0011 04       		.byte	4
 1375 0012 06       		.byte	6
 1376 0013 08       		.byte	8
 1377              		.text
 1378              	.Letext0:
 1379              		.file 2 "f:\\arm\\gcc2018\\arm-none-eabi\\include\\machine\\_default_types.h"
 1380              		.file 3 "f:\\arm\\gcc2018\\arm-none-eabi\\include\\sys\\_stdint.h"
 1381              		.file 4 "../../source/include/core_cm3.h"
 1382              		.file 5 "../../source/include/system_stm32f10x.h"
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 54


 1383              		.file 6 "../../source/include/stm32f10x.h"
 1384              		.file 7 "../../source/src/FWlib/inc/stm32f10x_rcc.h"
 1385              		.section	.debug_info,"",%progbits
 1386              	.Ldebug_info0:
 1387 0000 CA090000 		.4byte	0x9ca
 1388 0004 0200     		.2byte	0x2
 1389 0006 00000000 		.4byte	.Ldebug_abbrev0
 1390 000a 04       		.byte	0x4
 1391 000b 01       		.uleb128 0x1
 1392 000c 45050000 		.4byte	.LASF99
 1393 0010 0C       		.byte	0xc
 1394 0011 96040000 		.4byte	.LASF100
 1395 0015 3B040000 		.4byte	.LASF101
 1396 0019 00000000 		.4byte	.Ltext0
 1397 001d 54030000 		.4byte	.Letext0
 1398 0021 00000000 		.4byte	.Ldebug_line0
 1399 0025 02       		.uleb128 0x2
 1400 0026 01       		.byte	0x1
 1401 0027 06       		.byte	0x6
 1402 0028 A3020000 		.4byte	.LASF0
 1403 002c 03       		.uleb128 0x3
 1404 002d 1B020000 		.4byte	.LASF3
 1405 0031 02       		.byte	0x2
 1406 0032 2B       		.byte	0x2b
 1407 0033 37000000 		.4byte	0x37
 1408 0037 02       		.uleb128 0x2
 1409 0038 01       		.byte	0x1
 1410 0039 08       		.byte	0x8
 1411 003a 7E020000 		.4byte	.LASF1
 1412 003e 02       		.uleb128 0x2
 1413 003f 02       		.byte	0x2
 1414 0040 05       		.byte	0x5
 1415 0041 74010000 		.4byte	.LASF2
 1416 0045 03       		.uleb128 0x3
 1417 0046 AB000000 		.4byte	.LASF4
 1418 004a 02       		.byte	0x2
 1419 004b 39       		.byte	0x39
 1420 004c 50000000 		.4byte	0x50
 1421 0050 02       		.uleb128 0x2
 1422 0051 02       		.byte	0x2
 1423 0052 07       		.byte	0x7
 1424 0053 59030000 		.4byte	.LASF5
 1425 0057 02       		.uleb128 0x2
 1426 0058 04       		.byte	0x4
 1427 0059 05       		.byte	0x5
 1428 005a C5010000 		.4byte	.LASF6
 1429 005e 03       		.uleb128 0x3
 1430 005f A0000000 		.4byte	.LASF7
 1431 0063 02       		.byte	0x2
 1432 0064 4F       		.byte	0x4f
 1433 0065 69000000 		.4byte	0x69
 1434 0069 02       		.uleb128 0x2
 1435 006a 04       		.byte	0x4
 1436 006b 07       		.byte	0x7
 1437 006c 10040000 		.4byte	.LASF8
 1438 0070 02       		.uleb128 0x2
 1439 0071 08       		.byte	0x8
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 55


 1440 0072 05       		.byte	0x5
 1441 0073 92000000 		.4byte	.LASF9
 1442 0077 02       		.uleb128 0x2
 1443 0078 08       		.byte	0x8
 1444 0079 07       		.byte	0x7
 1445 007a C2020000 		.4byte	.LASF10
 1446 007e 04       		.uleb128 0x4
 1447 007f 04       		.byte	0x4
 1448 0080 05       		.byte	0x5
 1449 0081 696E7400 		.ascii	"int\000"
 1450 0085 05       		.uleb128 0x5
 1451 0086 7E000000 		.4byte	0x7e
 1452 008a 02       		.uleb128 0x2
 1453 008b 04       		.byte	0x4
 1454 008c 07       		.byte	0x7
 1455 008d EB020000 		.4byte	.LASF11
 1456 0091 03       		.uleb128 0x3
 1457 0092 1E010000 		.4byte	.LASF12
 1458 0096 03       		.byte	0x3
 1459 0097 18       		.byte	0x18
 1460 0098 2C000000 		.4byte	0x2c
 1461 009c 06       		.uleb128 0x6
 1462 009d 91000000 		.4byte	0x91
 1463 00a1 05       		.uleb128 0x5
 1464 00a2 9C000000 		.4byte	0x9c
 1465 00a6 03       		.uleb128 0x3
 1466 00a7 88030000 		.4byte	.LASF13
 1467 00ab 03       		.byte	0x3
 1468 00ac 24       		.byte	0x24
 1469 00ad 45000000 		.4byte	0x45
 1470 00b1 03       		.uleb128 0x3
 1471 00b2 D9020000 		.4byte	.LASF14
 1472 00b6 03       		.byte	0x3
 1473 00b7 30       		.byte	0x30
 1474 00b8 5E000000 		.4byte	0x5e
 1475 00bc 05       		.uleb128 0x5
 1476 00bd B1000000 		.4byte	0xb1
 1477 00c1 07       		.uleb128 0x7
 1478 00c2 05060000 		.4byte	.LASF15
 1479 00c6 04       		.byte	0x4
 1480 00c7 CE06     		.2byte	0x6ce
 1481 00c9 85000000 		.4byte	0x85
 1482 00cd 01       		.byte	0x1
 1483 00ce 01       		.byte	0x1
 1484 00cf 08       		.uleb128 0x8
 1485 00d0 CC030000 		.4byte	.LASF16
 1486 00d4 05       		.byte	0x5
 1487 00d5 35       		.byte	0x35
 1488 00d6 B1000000 		.4byte	0xb1
 1489 00da 01       		.byte	0x1
 1490 00db 01       		.byte	0x1
 1491 00dc 09       		.uleb128 0x9
 1492 00dd 07       		.byte	0x7
 1493 00de 01       		.byte	0x1
 1494 00df 37000000 		.4byte	0x37
 1495 00e3 06       		.byte	0x6
 1496 00e4 0702     		.2byte	0x207
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 56


 1497 00e6 F7000000 		.4byte	0xf7
 1498 00ea 0A       		.uleb128 0xa
 1499 00eb 16050000 		.4byte	.LASF17
 1500 00ef 00       		.byte	0
 1501 00f0 0B       		.uleb128 0xb
 1502 00f1 53455400 		.ascii	"SET\000"
 1503 00f5 01       		.byte	0x1
 1504 00f6 00       		.byte	0
 1505 00f7 0C       		.uleb128 0xc
 1506 00f8 21060000 		.4byte	.LASF18
 1507 00fc 06       		.byte	0x6
 1508 00fd 0702     		.2byte	0x207
 1509 00ff DC000000 		.4byte	0xdc
 1510 0103 0C       		.uleb128 0xc
 1511 0104 BC010000 		.4byte	.LASF19
 1512 0108 06       		.byte	0x6
 1513 0109 0702     		.2byte	0x207
 1514 010b DC000000 		.4byte	0xdc
 1515 010f 09       		.uleb128 0x9
 1516 0110 07       		.byte	0x7
 1517 0111 01       		.byte	0x1
 1518 0112 37000000 		.4byte	0x37
 1519 0116 06       		.byte	0x6
 1520 0117 0902     		.2byte	0x209
 1521 0119 2A010000 		.4byte	0x12a
 1522 011d 0A       		.uleb128 0xa
 1523 011e 6C010000 		.4byte	.LASF20
 1524 0122 00       		.byte	0
 1525 0123 0A       		.uleb128 0xa
 1526 0124 F9000000 		.4byte	.LASF21
 1527 0128 01       		.byte	0x1
 1528 0129 00       		.byte	0
 1529 012a 0C       		.uleb128 0xc
 1530 012b 86040000 		.4byte	.LASF22
 1531 012f 06       		.byte	0x6
 1532 0130 0902     		.2byte	0x209
 1533 0132 0F010000 		.4byte	0x10f
 1534 0136 09       		.uleb128 0x9
 1535 0137 07       		.byte	0x7
 1536 0138 01       		.byte	0x1
 1537 0139 37000000 		.4byte	0x37
 1538 013d 06       		.byte	0x6
 1539 013e 0C02     		.2byte	0x20c
 1540 0140 51010000 		.4byte	0x151
 1541 0144 0A       		.uleb128 0xa
 1542 0145 25020000 		.4byte	.LASF23
 1543 0149 00       		.byte	0
 1544 014a 0A       		.uleb128 0xa
 1545 014b 8F010000 		.4byte	.LASF24
 1546 014f 01       		.byte	0x1
 1547 0150 00       		.byte	0
 1548 0151 0C       		.uleb128 0xc
 1549 0152 CE010000 		.4byte	.LASF25
 1550 0156 06       		.byte	0x6
 1551 0157 0C02     		.2byte	0x20c
 1552 0159 36010000 		.4byte	0x136
 1553 015d 0D       		.uleb128 0xd
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 57


 1554 015e 28       		.byte	0x28
 1555 015f 06       		.byte	0x6
 1556 0160 3404     		.2byte	0x434
 1557 0162 FC010000 		.4byte	0x1fc
 1558 0166 0E       		.uleb128 0xe
 1559 0167 435200   		.ascii	"CR\000"
 1560 016a 06       		.byte	0x6
 1561 016b 3604     		.2byte	0x436
 1562 016d BC000000 		.4byte	0xbc
 1563 0171 02       		.byte	0x2
 1564 0172 23       		.byte	0x23
 1565 0173 00       		.uleb128 0
 1566 0174 0F       		.uleb128 0xf
 1567 0175 F4000000 		.4byte	.LASF26
 1568 0179 06       		.byte	0x6
 1569 017a 3704     		.2byte	0x437
 1570 017c BC000000 		.4byte	0xbc
 1571 0180 02       		.byte	0x2
 1572 0181 23       		.byte	0x23
 1573 0182 04       		.uleb128 0x4
 1574 0183 0E       		.uleb128 0xe
 1575 0184 43495200 		.ascii	"CIR\000"
 1576 0188 06       		.byte	0x6
 1577 0189 3804     		.2byte	0x438
 1578 018b BC000000 		.4byte	0xbc
 1579 018f 02       		.byte	0x2
 1580 0190 23       		.byte	0x23
 1581 0191 08       		.uleb128 0x8
 1582 0192 0F       		.uleb128 0xf
 1583 0193 12020000 		.4byte	.LASF27
 1584 0197 06       		.byte	0x6
 1585 0198 3904     		.2byte	0x439
 1586 019a BC000000 		.4byte	0xbc
 1587 019e 02       		.byte	0x2
 1588 019f 23       		.byte	0x23
 1589 01a0 0C       		.uleb128 0xc
 1590 01a1 0F       		.uleb128 0xf
 1591 01a2 0C000000 		.4byte	.LASF28
 1592 01a6 06       		.byte	0x6
 1593 01a7 3A04     		.2byte	0x43a
 1594 01a9 BC000000 		.4byte	0xbc
 1595 01ad 02       		.byte	0x2
 1596 01ae 23       		.byte	0x23
 1597 01af 10       		.uleb128 0x10
 1598 01b0 0F       		.uleb128 0xf
 1599 01b1 35020000 		.4byte	.LASF29
 1600 01b5 06       		.byte	0x6
 1601 01b6 3B04     		.2byte	0x43b
 1602 01b8 BC000000 		.4byte	0xbc
 1603 01bc 02       		.byte	0x2
 1604 01bd 23       		.byte	0x23
 1605 01be 14       		.uleb128 0x14
 1606 01bf 0F       		.uleb128 0xf
 1607 01c0 8C020000 		.4byte	.LASF30
 1608 01c4 06       		.byte	0x6
 1609 01c5 3C04     		.2byte	0x43c
 1610 01c7 BC000000 		.4byte	0xbc
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 58


 1611 01cb 02       		.byte	0x2
 1612 01cc 23       		.byte	0x23
 1613 01cd 18       		.uleb128 0x18
 1614 01ce 0F       		.uleb128 0xf
 1615 01cf 26010000 		.4byte	.LASF31
 1616 01d3 06       		.byte	0x6
 1617 01d4 3D04     		.2byte	0x43d
 1618 01d6 BC000000 		.4byte	0xbc
 1619 01da 02       		.byte	0x2
 1620 01db 23       		.byte	0x23
 1621 01dc 1C       		.uleb128 0x1c
 1622 01dd 0F       		.uleb128 0xf
 1623 01de 74000000 		.4byte	.LASF32
 1624 01e2 06       		.byte	0x6
 1625 01e3 3E04     		.2byte	0x43e
 1626 01e5 BC000000 		.4byte	0xbc
 1627 01e9 02       		.byte	0x2
 1628 01ea 23       		.byte	0x23
 1629 01eb 20       		.uleb128 0x20
 1630 01ec 0E       		.uleb128 0xe
 1631 01ed 43535200 		.ascii	"CSR\000"
 1632 01f1 06       		.byte	0x6
 1633 01f2 3F04     		.2byte	0x43f
 1634 01f4 BC000000 		.4byte	0xbc
 1635 01f8 02       		.byte	0x2
 1636 01f9 23       		.byte	0x23
 1637 01fa 24       		.uleb128 0x24
 1638 01fb 00       		.byte	0
 1639 01fc 0C       		.uleb128 0xc
 1640 01fd 00000000 		.4byte	.LASF33
 1641 0201 06       		.byte	0x6
 1642 0202 4A04     		.2byte	0x44a
 1643 0204 5D010000 		.4byte	0x15d
 1644 0208 10       		.uleb128 0x10
 1645 0209 14       		.byte	0x14
 1646 020a 07       		.byte	0x7
 1647 020b 2E       		.byte	0x2e
 1648 020c 57020000 		.4byte	0x257
 1649 0210 11       		.uleb128 0x11
 1650 0211 B0030000 		.4byte	.LASF34
 1651 0215 07       		.byte	0x7
 1652 0216 30       		.byte	0x30
 1653 0217 B1000000 		.4byte	0xb1
 1654 021b 02       		.byte	0x2
 1655 021c 23       		.byte	0x23
 1656 021d 00       		.uleb128 0
 1657 021e 11       		.uleb128 0x11
 1658 021f 00010000 		.4byte	.LASF35
 1659 0223 07       		.byte	0x7
 1660 0224 31       		.byte	0x31
 1661 0225 B1000000 		.4byte	0xb1
 1662 0229 02       		.byte	0x2
 1663 022a 23       		.byte	0x23
 1664 022b 04       		.uleb128 0x4
 1665 022c 11       		.uleb128 0x11
 1666 022d C1040000 		.4byte	.LASF36
 1667 0231 07       		.byte	0x7
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 59


 1668 0232 32       		.byte	0x32
 1669 0233 B1000000 		.4byte	0xb1
 1670 0237 02       		.byte	0x2
 1671 0238 23       		.byte	0x23
 1672 0239 08       		.uleb128 0x8
 1673 023a 11       		.uleb128 0x11
 1674 023b DC030000 		.4byte	.LASF37
 1675 023f 07       		.byte	0x7
 1676 0240 33       		.byte	0x33
 1677 0241 B1000000 		.4byte	0xb1
 1678 0245 02       		.byte	0x2
 1679 0246 23       		.byte	0x23
 1680 0247 0C       		.uleb128 0xc
 1681 0248 11       		.uleb128 0x11
 1682 0249 91030000 		.4byte	.LASF38
 1683 024d 07       		.byte	0x7
 1684 024e 34       		.byte	0x34
 1685 024f B1000000 		.4byte	0xb1
 1686 0253 02       		.byte	0x2
 1687 0254 23       		.byte	0x23
 1688 0255 10       		.uleb128 0x10
 1689 0256 00       		.byte	0
 1690 0257 03       		.uleb128 0x3
 1691 0258 C1000000 		.4byte	.LASF39
 1692 025c 07       		.byte	0x7
 1693 025d 35       		.byte	0x35
 1694 025e 08020000 		.4byte	0x208
 1695 0262 12       		.uleb128 0x12
 1696 0263 A1000000 		.4byte	0xa1
 1697 0267 72020000 		.4byte	0x272
 1698 026b 13       		.uleb128 0x13
 1699 026c 8A000000 		.4byte	0x8a
 1700 0270 0F       		.byte	0xf
 1701 0271 00       		.byte	0
 1702 0272 06       		.uleb128 0x6
 1703 0273 62020000 		.4byte	0x262
 1704 0277 05       		.uleb128 0x5
 1705 0278 72020000 		.4byte	0x272
 1706 027c 14       		.uleb128 0x14
 1707 027d DF040000 		.4byte	.LASF40
 1708 0281 01       		.byte	0x1
 1709 0282 C1       		.byte	0xc1
 1710 0283 77020000 		.4byte	0x277
 1711 0287 05       		.byte	0x5
 1712 0288 03       		.byte	0x3
 1713 0289 00000000 		.4byte	APBAHBPrescTable
 1714 028d 12       		.uleb128 0x12
 1715 028e A1000000 		.4byte	0xa1
 1716 0292 9D020000 		.4byte	0x29d
 1717 0296 13       		.uleb128 0x13
 1718 0297 8A000000 		.4byte	0x8a
 1719 029b 03       		.byte	0x3
 1720 029c 00       		.byte	0
 1721 029d 06       		.uleb128 0x6
 1722 029e 8D020000 		.4byte	0x28d
 1723 02a2 05       		.uleb128 0x5
 1724 02a3 9D020000 		.4byte	0x29d
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 60


 1725 02a7 14       		.uleb128 0x14
 1726 02a8 68060000 		.4byte	.LASF41
 1727 02ac 01       		.byte	0x1
 1728 02ad C2       		.byte	0xc2
 1729 02ae A2020000 		.4byte	0x2a2
 1730 02b2 05       		.byte	0x5
 1731 02b3 03       		.byte	0x3
 1732 02b4 10000000 		.4byte	ADCPrescTable
 1733 02b8 15       		.uleb128 0x15
 1734 02b9 01       		.byte	0x1
 1735 02ba 2F000000 		.4byte	.LASF45
 1736 02be 01       		.byte	0x1
 1737 02bf A805     		.2byte	0x5a8
 1738 02c1 01       		.byte	0x1
 1739 02c2 48030000 		.4byte	.LFB60
 1740 02c6 54030000 		.4byte	.LFE60
 1741 02ca 02       		.byte	0x2
 1742 02cb 7D       		.byte	0x7d
 1743 02cc 00       		.sleb128 0
 1744 02cd 01       		.byte	0x1
 1745 02ce E1020000 		.4byte	0x2e1
 1746 02d2 16       		.uleb128 0x16
 1747 02d3 1A060000 		.4byte	.LASF42
 1748 02d7 01       		.byte	0x1
 1749 02d8 A805     		.2byte	0x5a8
 1750 02da 91000000 		.4byte	0x91
 1751 02de 01       		.byte	0x1
 1752 02df 50       		.byte	0x50
 1753 02e0 00       		.byte	0
 1754 02e1 17       		.uleb128 0x17
 1755 02e2 01       		.byte	0x1
 1756 02e3 64000000 		.4byte	.LASF90
 1757 02e7 01       		.byte	0x1
 1758 02e8 7A05     		.2byte	0x57a
 1759 02ea 01       		.byte	0x1
 1760 02eb 03010000 		.4byte	0x103
 1761 02ef 34030000 		.4byte	.LFB59
 1762 02f3 48030000 		.4byte	.LFE59
 1763 02f7 02       		.byte	0x2
 1764 02f8 7D       		.byte	0x7d
 1765 02f9 00       		.sleb128 0
 1766 02fa 01       		.byte	0x1
 1767 02fb 20030000 		.4byte	0x320
 1768 02ff 18       		.uleb128 0x18
 1769 0300 1A060000 		.4byte	.LASF42
 1770 0304 01       		.byte	0x1
 1771 0305 7A05     		.2byte	0x57a
 1772 0307 91000000 		.4byte	0x91
 1773 030b 00000000 		.4byte	.LLST35
 1774 030f 19       		.uleb128 0x19
 1775 0310 53020000 		.4byte	.LASF43
 1776 0314 01       		.byte	0x1
 1777 0315 7C05     		.2byte	0x57c
 1778 0317 03010000 		.4byte	0x103
 1779 031b 21000000 		.4byte	.LLST36
 1780 031f 00       		.byte	0
 1781 0320 1A       		.uleb128 0x1a
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 61


 1782 0321 01       		.byte	0x1
 1783 0322 4B030000 		.4byte	.LASF97
 1784 0326 01       		.byte	0x1
 1785 0327 5B05     		.2byte	0x55b
 1786 0329 01       		.byte	0x1
 1787 032a 24030000 		.4byte	.LFB58
 1788 032e 34030000 		.4byte	.LFE58
 1789 0332 02       		.byte	0x2
 1790 0333 7D       		.byte	0x7d
 1791 0334 00       		.sleb128 0
 1792 0335 01       		.byte	0x1
 1793 0336 1B       		.uleb128 0x1b
 1794 0337 01       		.byte	0x1
 1795 0338 17030000 		.4byte	.LASF102
 1796 033c 01       		.byte	0x1
 1797 033d 2E05     		.2byte	0x52e
 1798 033f 01       		.byte	0x1
 1799 0340 F7000000 		.4byte	0xf7
 1800 0344 01       		.byte	0x1
 1801 0345 7A030000 		.4byte	0x37a
 1802 0349 1C       		.uleb128 0x1c
 1803 034a E2020000 		.4byte	.LASF103
 1804 034e 01       		.byte	0x1
 1805 034f 2E05     		.2byte	0x52e
 1806 0351 91000000 		.4byte	0x91
 1807 0355 1D       		.uleb128 0x1d
 1808 0356 746D7000 		.ascii	"tmp\000"
 1809 035a 01       		.byte	0x1
 1810 035b 3005     		.2byte	0x530
 1811 035d B1000000 		.4byte	0xb1
 1812 0361 1E       		.uleb128 0x1e
 1813 0362 5D020000 		.4byte	.LASF44
 1814 0366 01       		.byte	0x1
 1815 0367 3105     		.2byte	0x531
 1816 0369 B1000000 		.4byte	0xb1
 1817 036d 1E       		.uleb128 0x1e
 1818 036e 53020000 		.4byte	.LASF43
 1819 0372 01       		.byte	0x1
 1820 0373 3205     		.2byte	0x532
 1821 0375 F7000000 		.4byte	0xf7
 1822 0379 00       		.byte	0
 1823 037a 15       		.uleb128 0x15
 1824 037b 01       		.byte	0x1
 1825 037c 3D010000 		.4byte	.LASF46
 1826 0380 01       		.byte	0x1
 1827 0381 0205     		.2byte	0x502
 1828 0383 01       		.byte	0x1
 1829 0384 E4020000 		.4byte	.LFB56
 1830 0388 F0020000 		.4byte	.LFE56
 1831 038c 02       		.byte	0x2
 1832 038d 7D       		.byte	0x7d
 1833 038e 00       		.sleb128 0
 1834 038f 01       		.byte	0x1
 1835 0390 A3030000 		.4byte	0x3a3
 1836 0394 16       		.uleb128 0x16
 1837 0395 12060000 		.4byte	.LASF47
 1838 0399 01       		.byte	0x1
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 62


 1839 039a 0205     		.2byte	0x502
 1840 039c 91000000 		.4byte	0x91
 1841 03a0 01       		.byte	0x1
 1842 03a1 50       		.byte	0x50
 1843 03a2 00       		.byte	0
 1844 03a3 15       		.uleb128 0x15
 1845 03a4 01       		.byte	0x1
 1846 03a5 2A050000 		.4byte	.LASF48
 1847 03a9 01       		.byte	0x1
 1848 03aa E204     		.2byte	0x4e2
 1849 03ac 01       		.byte	0x1
 1850 03ad D8020000 		.4byte	.LFB55
 1851 03b1 E4020000 		.4byte	.LFE55
 1852 03b5 02       		.byte	0x2
 1853 03b6 7D       		.byte	0x7d
 1854 03b7 00       		.sleb128 0
 1855 03b8 01       		.byte	0x1
 1856 03b9 CC030000 		.4byte	0x3cc
 1857 03bd 16       		.uleb128 0x16
 1858 03be 34010000 		.4byte	.LASF49
 1859 03c2 01       		.byte	0x1
 1860 03c3 E204     		.2byte	0x4e2
 1861 03c5 2A010000 		.4byte	0x12a
 1862 03c9 01       		.byte	0x1
 1863 03ca 50       		.byte	0x50
 1864 03cb 00       		.byte	0
 1865 03cc 15       		.uleb128 0x15
 1866 03cd 01       		.byte	0x1
 1867 03ce AF020000 		.4byte	.LASF50
 1868 03d2 01       		.byte	0x1
 1869 03d3 D504     		.2byte	0x4d5
 1870 03d5 01       		.byte	0x1
 1871 03d6 CC020000 		.4byte	.LFB54
 1872 03da D8020000 		.4byte	.LFE54
 1873 03de 02       		.byte	0x2
 1874 03df 7D       		.byte	0x7d
 1875 03e0 00       		.sleb128 0
 1876 03e1 01       		.byte	0x1
 1877 03e2 F5030000 		.4byte	0x3f5
 1878 03e6 16       		.uleb128 0x16
 1879 03e7 34010000 		.4byte	.LASF49
 1880 03eb 01       		.byte	0x1
 1881 03ec D504     		.2byte	0x4d5
 1882 03ee 2A010000 		.4byte	0x12a
 1883 03f2 01       		.byte	0x1
 1884 03f3 50       		.byte	0x50
 1885 03f4 00       		.byte	0
 1886 03f5 15       		.uleb128 0x15
 1887 03f6 01       		.byte	0x1
 1888 03f7 97010000 		.4byte	.LASF51
 1889 03fb 01       		.byte	0x1
 1890 03fc C004     		.2byte	0x4c0
 1891 03fe 01       		.byte	0x1
 1892 03ff B4020000 		.4byte	.LFB53
 1893 0403 CC020000 		.4byte	.LFE53
 1894 0407 02       		.byte	0x2
 1895 0408 7D       		.byte	0x7d
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 63


 1896 0409 00       		.sleb128 0
 1897 040a 01       		.byte	0x1
 1898 040b 2E040000 		.4byte	0x42e
 1899 040f 18       		.uleb128 0x18
 1900 0410 0F010000 		.4byte	.LASF52
 1901 0414 01       		.byte	0x1
 1902 0415 C004     		.2byte	0x4c0
 1903 0417 B1000000 		.4byte	0xb1
 1904 041b 60000000 		.4byte	.LLST30
 1905 041f 16       		.uleb128 0x16
 1906 0420 34010000 		.4byte	.LASF49
 1907 0424 01       		.byte	0x1
 1908 0425 C004     		.2byte	0x4c0
 1909 0427 2A010000 		.4byte	0x12a
 1910 042b 01       		.byte	0x1
 1911 042c 51       		.byte	0x51
 1912 042d 00       		.byte	0
 1913 042e 15       		.uleb128 0x15
 1914 042f 01       		.byte	0x1
 1915 0430 45000000 		.4byte	.LASF53
 1916 0434 01       		.byte	0x1
 1917 0435 A104     		.2byte	0x4a1
 1918 0437 01       		.byte	0x1
 1919 0438 9C020000 		.4byte	.LFB52
 1920 043c B4020000 		.4byte	.LFE52
 1921 0440 02       		.byte	0x2
 1922 0441 7D       		.byte	0x7d
 1923 0442 00       		.sleb128 0
 1924 0443 01       		.byte	0x1
 1925 0444 67040000 		.4byte	0x467
 1926 0448 18       		.uleb128 0x18
 1927 0449 79000000 		.4byte	.LASF54
 1928 044d 01       		.byte	0x1
 1929 044e A104     		.2byte	0x4a1
 1930 0450 B1000000 		.4byte	0xb1
 1931 0454 9A000000 		.4byte	.LLST29
 1932 0458 16       		.uleb128 0x16
 1933 0459 34010000 		.4byte	.LASF49
 1934 045d 01       		.byte	0x1
 1935 045e A104     		.2byte	0x4a1
 1936 0460 2A010000 		.4byte	0x12a
 1937 0464 01       		.byte	0x1
 1938 0465 51       		.byte	0x51
 1939 0466 00       		.byte	0
 1940 0467 15       		.uleb128 0x15
 1941 0468 01       		.byte	0x1
 1942 0469 67020000 		.4byte	.LASF55
 1943 046d 01       		.byte	0x1
 1944 046e 6604     		.2byte	0x466
 1945 0470 01       		.byte	0x1
 1946 0471 84020000 		.4byte	.LFB51
 1947 0475 9C020000 		.4byte	.LFE51
 1948 0479 02       		.byte	0x2
 1949 047a 7D       		.byte	0x7d
 1950 047b 00       		.sleb128 0
 1951 047c 01       		.byte	0x1
 1952 047d A0040000 		.4byte	0x4a0
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 64


 1953 0481 18       		.uleb128 0x18
 1954 0482 0F010000 		.4byte	.LASF52
 1955 0486 01       		.byte	0x1
 1956 0487 6604     		.2byte	0x466
 1957 0489 B1000000 		.4byte	0xb1
 1958 048d D4000000 		.4byte	.LLST28
 1959 0491 16       		.uleb128 0x16
 1960 0492 34010000 		.4byte	.LASF49
 1961 0496 01       		.byte	0x1
 1962 0497 6604     		.2byte	0x466
 1963 0499 2A010000 		.4byte	0x12a
 1964 049d 01       		.byte	0x1
 1965 049e 51       		.byte	0x51
 1966 049f 00       		.byte	0
 1967 04a0 15       		.uleb128 0x15
 1968 04a1 01       		.byte	0x1
 1969 04a2 F9030000 		.4byte	.LASF56
 1970 04a6 01       		.byte	0x1
 1971 04a7 4704     		.2byte	0x447
 1972 04a9 01       		.byte	0x1
 1973 04aa 6C020000 		.4byte	.LFB50
 1974 04ae 84020000 		.4byte	.LFE50
 1975 04b2 02       		.byte	0x2
 1976 04b3 7D       		.byte	0x7d
 1977 04b4 00       		.sleb128 0
 1978 04b5 01       		.byte	0x1
 1979 04b6 D9040000 		.4byte	0x4d9
 1980 04ba 18       		.uleb128 0x18
 1981 04bb 79000000 		.4byte	.LASF54
 1982 04bf 01       		.byte	0x1
 1983 04c0 4704     		.2byte	0x447
 1984 04c2 B1000000 		.4byte	0xb1
 1985 04c6 0E010000 		.4byte	.LLST27
 1986 04ca 16       		.uleb128 0x16
 1987 04cb 34010000 		.4byte	.LASF49
 1988 04cf 01       		.byte	0x1
 1989 04d0 4704     		.2byte	0x447
 1990 04d2 2A010000 		.4byte	0x12a
 1991 04d6 01       		.byte	0x1
 1992 04d7 51       		.byte	0x51
 1993 04d8 00       		.byte	0
 1994 04d9 15       		.uleb128 0x15
 1995 04da 01       		.byte	0x1
 1996 04db DE000000 		.4byte	.LASF57
 1997 04df 01       		.byte	0x1
 1998 04e0 2804     		.2byte	0x428
 1999 04e2 01       		.byte	0x1
 2000 04e3 54020000 		.4byte	.LFB49
 2001 04e7 6C020000 		.4byte	.LFE49
 2002 04eb 02       		.byte	0x2
 2003 04ec 7D       		.byte	0x7d
 2004 04ed 00       		.sleb128 0
 2005 04ee 01       		.byte	0x1
 2006 04ef 12050000 		.4byte	0x512
 2007 04f3 18       		.uleb128 0x18
 2008 04f4 4A060000 		.4byte	.LASF58
 2009 04f8 01       		.byte	0x1
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 65


 2010 04f9 2804     		.2byte	0x428
 2011 04fb B1000000 		.4byte	0xb1
 2012 04ff 48010000 		.4byte	.LLST26
 2013 0503 16       		.uleb128 0x16
 2014 0504 34010000 		.4byte	.LASF49
 2015 0508 01       		.byte	0x1
 2016 0509 2804     		.2byte	0x428
 2017 050b 2A010000 		.4byte	0x12a
 2018 050f 01       		.byte	0x1
 2019 0510 51       		.byte	0x51
 2020 0511 00       		.byte	0
 2021 0512 1F       		.uleb128 0x1f
 2022 0513 01       		.byte	0x1
 2023 0514 04050000 		.4byte	.LASF59
 2024 0518 01       		.byte	0x1
 2025 0519 8C03     		.2byte	0x38c
 2026 051b 01       		.byte	0x1
 2027 051c C8010000 		.4byte	.LFB48
 2028 0520 54020000 		.4byte	.LFE48
 2029 0524 82010000 		.4byte	.LLST21
 2030 0528 01       		.byte	0x1
 2031 0529 7C050000 		.4byte	0x57c
 2032 052d 16       		.uleb128 0x16
 2033 052e C1030000 		.4byte	.LASF60
 2034 0532 01       		.byte	0x1
 2035 0533 8C03     		.2byte	0x38c
 2036 0535 7C050000 		.4byte	0x57c
 2037 0539 01       		.byte	0x1
 2038 053a 50       		.byte	0x50
 2039 053b 20       		.uleb128 0x20
 2040 053c 746D7000 		.ascii	"tmp\000"
 2041 0540 01       		.byte	0x1
 2042 0541 8E03     		.2byte	0x38e
 2043 0543 B1000000 		.4byte	0xb1
 2044 0547 BA010000 		.4byte	.LLST22
 2045 054b 19       		.uleb128 0x19
 2046 054c DA010000 		.4byte	.LASF61
 2047 0550 01       		.byte	0x1
 2048 0551 8E03     		.2byte	0x38e
 2049 0553 B1000000 		.4byte	0xb1
 2050 0557 62020000 		.4byte	.LLST23
 2051 055b 19       		.uleb128 0x19
 2052 055c 2B020000 		.4byte	.LASF62
 2053 0560 01       		.byte	0x1
 2054 0561 8E03     		.2byte	0x38e
 2055 0563 B1000000 		.4byte	0xb1
 2056 0567 A9020000 		.4byte	.LLST24
 2057 056b 19       		.uleb128 0x19
 2058 056c 2E010000 		.4byte	.LASF63
 2059 0570 01       		.byte	0x1
 2060 0571 8E03     		.2byte	0x38e
 2061 0573 B1000000 		.4byte	0xb1
 2062 0577 DA020000 		.4byte	.LLST25
 2063 057b 00       		.byte	0
 2064 057c 21       		.uleb128 0x21
 2065 057d 04       		.byte	0x4
 2066 057e 57020000 		.4byte	0x257
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 66


 2067 0582 15       		.uleb128 0x15
 2068 0583 01       		.byte	0x1
 2069 0584 1C050000 		.4byte	.LASF64
 2070 0588 01       		.byte	0x1
 2071 0589 7D03     		.2byte	0x37d
 2072 058b 01       		.byte	0x1
 2073 058c BC010000 		.4byte	.LFB47
 2074 0590 C8010000 		.4byte	.LFE47
 2075 0594 02       		.byte	0x2
 2076 0595 7D       		.byte	0x7d
 2077 0596 00       		.sleb128 0
 2078 0597 01       		.byte	0x1
 2079 0598 AB050000 		.4byte	0x5ab
 2080 059c 16       		.uleb128 0x16
 2081 059d 34010000 		.4byte	.LASF49
 2082 05a1 01       		.byte	0x1
 2083 05a2 7D03     		.2byte	0x37d
 2084 05a4 2A010000 		.4byte	0x12a
 2085 05a8 01       		.byte	0x1
 2086 05a9 50       		.byte	0x50
 2087 05aa 00       		.byte	0
 2088 05ab 15       		.uleb128 0x15
 2089 05ac 01       		.byte	0x1
 2090 05ad 29030000 		.4byte	.LASF65
 2091 05b1 01       		.byte	0x1
 2092 05b2 6F03     		.2byte	0x36f
 2093 05b4 01       		.byte	0x1
 2094 05b5 AC010000 		.4byte	.LFB46
 2095 05b9 BC010000 		.4byte	.LFE46
 2096 05bd 02       		.byte	0x2
 2097 05be 7D       		.byte	0x7d
 2098 05bf 00       		.sleb128 0
 2099 05c0 01       		.byte	0x1
 2100 05c1 D6050000 		.4byte	0x5d6
 2101 05c5 18       		.uleb128 0x18
 2102 05c6 7E010000 		.4byte	.LASF66
 2103 05ca 01       		.byte	0x1
 2104 05cb 6F03     		.2byte	0x36f
 2105 05cd B1000000 		.4byte	0xb1
 2106 05d1 26030000 		.4byte	.LLST20
 2107 05d5 00       		.byte	0
 2108 05d6 15       		.uleb128 0x15
 2109 05d7 01       		.byte	0x1
 2110 05d8 F3010000 		.4byte	.LASF67
 2111 05dc 01       		.byte	0x1
 2112 05dd 5E03     		.2byte	0x35e
 2113 05df 01       		.byte	0x1
 2114 05e0 A0010000 		.4byte	.LFB45
 2115 05e4 AC010000 		.4byte	.LFE45
 2116 05e8 02       		.byte	0x2
 2117 05e9 7D       		.byte	0x7d
 2118 05ea 00       		.sleb128 0
 2119 05eb 01       		.byte	0x1
 2120 05ec FF050000 		.4byte	0x5ff
 2121 05f0 16       		.uleb128 0x16
 2122 05f1 34010000 		.4byte	.LASF49
 2123 05f5 01       		.byte	0x1
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 67


 2124 05f6 5E03     		.2byte	0x35e
 2125 05f8 2A010000 		.4byte	0x12a
 2126 05fc 01       		.byte	0x1
 2127 05fd 50       		.byte	0x50
 2128 05fe 00       		.byte	0
 2129 05ff 15       		.uleb128 0x15
 2130 0600 01       		.byte	0x1
 2131 0601 D1040000 		.4byte	.LASF68
 2132 0605 01       		.byte	0x1
 2133 0606 3D03     		.2byte	0x33d
 2134 0608 01       		.byte	0x1
 2135 0609 80010000 		.4byte	.LFB44
 2136 060d A0010000 		.4byte	.LFE44
 2137 0611 02       		.byte	0x2
 2138 0612 7D       		.byte	0x7d
 2139 0613 00       		.sleb128 0
 2140 0614 01       		.byte	0x1
 2141 0615 28060000 		.4byte	0x628
 2142 0619 16       		.uleb128 0x16
 2143 061a 5C000000 		.4byte	.LASF69
 2144 061e 01       		.byte	0x1
 2145 061f 3D03     		.2byte	0x33d
 2146 0621 91000000 		.4byte	0x91
 2147 0625 01       		.byte	0x1
 2148 0626 50       		.byte	0x50
 2149 0627 00       		.byte	0
 2150 0628 15       		.uleb128 0x15
 2151 0629 01       		.byte	0x1
 2152 062a 1E000000 		.4byte	.LASF70
 2153 062e 01       		.byte	0x1
 2154 062f FE02     		.2byte	0x2fe
 2155 0631 01       		.byte	0x1
 2156 0632 6C010000 		.4byte	.LFB43
 2157 0636 80010000 		.4byte	.LFE43
 2158 063a 02       		.byte	0x2
 2159 063b 7D       		.byte	0x7d
 2160 063c 00       		.sleb128 0
 2161 063d 01       		.byte	0x1
 2162 063e 63060000 		.4byte	0x663
 2163 0642 18       		.uleb128 0x18
 2164 0643 88000000 		.4byte	.LASF71
 2165 0647 01       		.byte	0x1
 2166 0648 FE02     		.2byte	0x2fe
 2167 064a B1000000 		.4byte	0xb1
 2168 064e 47030000 		.4byte	.LLST18
 2169 0652 19       		.uleb128 0x19
 2170 0653 4C020000 		.4byte	.LASF72
 2171 0657 01       		.byte	0x1
 2172 0658 0003     		.2byte	0x300
 2173 065a B1000000 		.4byte	0xb1
 2174 065e 68030000 		.4byte	.LLST19
 2175 0662 00       		.byte	0
 2176 0663 15       		.uleb128 0x15
 2177 0664 01       		.byte	0x1
 2178 0665 E2010000 		.4byte	.LASF73
 2179 0669 01       		.byte	0x1
 2180 066a D802     		.2byte	0x2d8
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 68


 2181 066c 01       		.byte	0x1
 2182 066d 60010000 		.4byte	.LFB42
 2183 0671 6C010000 		.4byte	.LFE42
 2184 0675 02       		.byte	0x2
 2185 0676 7D       		.byte	0x7d
 2186 0677 00       		.sleb128 0
 2187 0678 01       		.byte	0x1
 2188 0679 8C060000 		.4byte	0x68c
 2189 067d 16       		.uleb128 0x16
 2190 067e 3A030000 		.4byte	.LASF74
 2191 0682 01       		.byte	0x1
 2192 0683 D802     		.2byte	0x2d8
 2193 0685 B1000000 		.4byte	0xb1
 2194 0689 01       		.byte	0x1
 2195 068a 50       		.byte	0x50
 2196 068b 00       		.byte	0
 2197 068c 15       		.uleb128 0x15
 2198 068d 01       		.byte	0x1
 2199 068e EC030000 		.4byte	.LASF75
 2200 0692 01       		.byte	0x1
 2201 0693 BC02     		.2byte	0x2bc
 2202 0695 01       		.byte	0x1
 2203 0696 48010000 		.4byte	.LFB41
 2204 069a 60010000 		.4byte	.LFE41
 2205 069e 02       		.byte	0x2
 2206 069f 7D       		.byte	0x7d
 2207 06a0 00       		.sleb128 0
 2208 06a1 01       		.byte	0x1
 2209 06a2 C5060000 		.4byte	0x6c5
 2210 06a6 18       		.uleb128 0x18
 2211 06a7 1A060000 		.4byte	.LASF42
 2212 06ab 01       		.byte	0x1
 2213 06ac BC02     		.2byte	0x2bc
 2214 06ae 91000000 		.4byte	0x91
 2215 06b2 92030000 		.4byte	.LLST17
 2216 06b6 16       		.uleb128 0x16
 2217 06b7 34010000 		.4byte	.LASF49
 2218 06bb 01       		.byte	0x1
 2219 06bc BC02     		.2byte	0x2bc
 2220 06be 2A010000 		.4byte	0x12a
 2221 06c2 01       		.byte	0x1
 2222 06c3 51       		.byte	0x51
 2223 06c4 00       		.byte	0
 2224 06c5 15       		.uleb128 0x15
 2225 06c6 01       		.byte	0x1
 2226 06c7 58060000 		.4byte	.LASF76
 2227 06cb 01       		.byte	0x1
 2228 06cc 9402     		.2byte	0x294
 2229 06ce 01       		.byte	0x1
 2230 06cf 34010000 		.4byte	.LFB40
 2231 06d3 48010000 		.4byte	.LFE40
 2232 06d7 02       		.byte	0x2
 2233 06d8 7D       		.byte	0x7d
 2234 06d9 00       		.sleb128 0
 2235 06da 01       		.byte	0x1
 2236 06db 00070000 		.4byte	0x700
 2237 06df 18       		.uleb128 0x18
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 69


 2238 06e0 15000000 		.4byte	.LASF77
 2239 06e4 01       		.byte	0x1
 2240 06e5 9402     		.2byte	0x294
 2241 06e7 B1000000 		.4byte	0xb1
 2242 06eb CC030000 		.4byte	.LLST15
 2243 06ef 19       		.uleb128 0x19
 2244 06f0 4C020000 		.4byte	.LASF72
 2245 06f4 01       		.byte	0x1
 2246 06f5 9602     		.2byte	0x296
 2247 06f7 B1000000 		.4byte	0xb1
 2248 06fb ED030000 		.4byte	.LLST16
 2249 06ff 00       		.byte	0
 2250 0700 15       		.uleb128 0x15
 2251 0701 01       		.byte	0x1
 2252 0702 3C020000 		.4byte	.LASF78
 2253 0706 01       		.byte	0x1
 2254 0707 7A02     		.2byte	0x27a
 2255 0709 01       		.byte	0x1
 2256 070a 20010000 		.4byte	.LFB39
 2257 070e 34010000 		.4byte	.LFE39
 2258 0712 02       		.byte	0x2
 2259 0713 7D       		.byte	0x7d
 2260 0714 00       		.sleb128 0
 2261 0715 01       		.byte	0x1
 2262 0716 3B070000 		.4byte	0x73b
 2263 071a 18       		.uleb128 0x18
 2264 071b 15000000 		.4byte	.LASF77
 2265 071f 01       		.byte	0x1
 2266 0720 7A02     		.2byte	0x27a
 2267 0722 B1000000 		.4byte	0xb1
 2268 0726 17040000 		.4byte	.LLST13
 2269 072a 19       		.uleb128 0x19
 2270 072b 4C020000 		.4byte	.LASF72
 2271 072f 01       		.byte	0x1
 2272 0730 7C02     		.2byte	0x27c
 2273 0732 B1000000 		.4byte	0xb1
 2274 0736 38040000 		.4byte	.LLST14
 2275 073a 00       		.byte	0
 2276 073b 15       		.uleb128 0x15
 2277 073c 01       		.byte	0x1
 2278 073d EB050000 		.4byte	.LASF79
 2279 0741 01       		.byte	0x1
 2280 0742 6002     		.2byte	0x260
 2281 0744 01       		.byte	0x1
 2282 0745 0C010000 		.4byte	.LFB38
 2283 0749 20010000 		.4byte	.LFE38
 2284 074d 02       		.byte	0x2
 2285 074e 7D       		.byte	0x7d
 2286 074f 00       		.sleb128 0
 2287 0750 01       		.byte	0x1
 2288 0751 76070000 		.4byte	0x776
 2289 0755 18       		.uleb128 0x18
 2290 0756 73030000 		.4byte	.LASF80
 2291 075a 01       		.byte	0x1
 2292 075b 6002     		.2byte	0x260
 2293 075d B1000000 		.4byte	0xb1
 2294 0761 62040000 		.4byte	.LLST11
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 70


 2295 0765 19       		.uleb128 0x19
 2296 0766 4C020000 		.4byte	.LASF72
 2297 076a 01       		.byte	0x1
 2298 076b 6202     		.2byte	0x262
 2299 076d B1000000 		.4byte	0xb1
 2300 0771 83040000 		.4byte	.LLST12
 2301 0775 00       		.byte	0
 2302 0776 22       		.uleb128 0x22
 2303 0777 01       		.byte	0x1
 2304 0778 FE010000 		.4byte	.LASF104
 2305 077c 01       		.byte	0x1
 2306 077d 4B02     		.2byte	0x24b
 2307 077f 01       		.byte	0x1
 2308 0780 91000000 		.4byte	0x91
 2309 0784 FC000000 		.4byte	.LFB37
 2310 0788 0C010000 		.4byte	.LFE37
 2311 078c 02       		.byte	0x2
 2312 078d 7D       		.byte	0x7d
 2313 078e 00       		.sleb128 0
 2314 078f 01       		.byte	0x1
 2315 0790 15       		.uleb128 0x15
 2316 0791 01       		.byte	0x1
 2317 0792 06030000 		.4byte	.LASF81
 2318 0796 01       		.byte	0x1
 2319 0797 3402     		.2byte	0x234
 2320 0799 01       		.byte	0x1
 2321 079a E8000000 		.4byte	.LFB36
 2322 079e FC000000 		.4byte	.LFE36
 2323 07a2 02       		.byte	0x2
 2324 07a3 7D       		.byte	0x7d
 2325 07a4 00       		.sleb128 0
 2326 07a5 01       		.byte	0x1
 2327 07a6 CB070000 		.4byte	0x7cb
 2328 07aa 18       		.uleb128 0x18
 2329 07ab 2A040000 		.4byte	.LASF82
 2330 07af 01       		.byte	0x1
 2331 07b0 3402     		.2byte	0x234
 2332 07b2 B1000000 		.4byte	0xb1
 2333 07b6 AD040000 		.4byte	.LLST9
 2334 07ba 19       		.uleb128 0x19
 2335 07bb 4C020000 		.4byte	.LASF72
 2336 07bf 01       		.byte	0x1
 2337 07c0 3602     		.2byte	0x236
 2338 07c2 B1000000 		.4byte	0xb1
 2339 07c6 CE040000 		.4byte	.LLST10
 2340 07ca 00       		.byte	0
 2341 07cb 15       		.uleb128 0x15
 2342 07cc 01       		.byte	0x1
 2343 07cd B6000000 		.4byte	.LASF83
 2344 07d1 01       		.byte	0x1
 2345 07d2 9101     		.2byte	0x191
 2346 07d4 01       		.byte	0x1
 2347 07d5 DC000000 		.4byte	.LFB35
 2348 07d9 E8000000 		.4byte	.LFE35
 2349 07dd 02       		.byte	0x2
 2350 07de 7D       		.byte	0x7d
 2351 07df 00       		.sleb128 0
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 71


 2352 07e0 01       		.byte	0x1
 2353 07e1 F4070000 		.4byte	0x7f4
 2354 07e5 16       		.uleb128 0x16
 2355 07e6 34010000 		.4byte	.LASF49
 2356 07ea 01       		.byte	0x1
 2357 07eb 9101     		.2byte	0x191
 2358 07ed 2A010000 		.4byte	0x12a
 2359 07f1 01       		.byte	0x1
 2360 07f2 50       		.byte	0x50
 2361 07f3 00       		.byte	0
 2362 07f4 15       		.uleb128 0x15
 2363 07f5 01       		.byte	0x1
 2364 07f6 AE010000 		.4byte	.LASF84
 2365 07fa 01       		.byte	0x1
 2366 07fb 7A01     		.2byte	0x17a
 2367 07fd 01       		.byte	0x1
 2368 07fe C8000000 		.4byte	.LFB34
 2369 0802 DC000000 		.4byte	.LFE34
 2370 0806 02       		.byte	0x2
 2371 0807 7D       		.byte	0x7d
 2372 0808 00       		.sleb128 0
 2373 0809 01       		.byte	0x1
 2374 080a 3D080000 		.4byte	0x83d
 2375 080e 16       		.uleb128 0x16
 2376 080f F8020000 		.4byte	.LASF85
 2377 0813 01       		.byte	0x1
 2378 0814 7A01     		.2byte	0x17a
 2379 0816 B1000000 		.4byte	0xb1
 2380 081a 01       		.byte	0x1
 2381 081b 50       		.byte	0x50
 2382 081c 18       		.uleb128 0x18
 2383 081d D3000000 		.4byte	.LASF86
 2384 0821 01       		.byte	0x1
 2385 0822 7A01     		.2byte	0x17a
 2386 0824 B1000000 		.4byte	0xb1
 2387 0828 F8040000 		.4byte	.LLST7
 2388 082c 19       		.uleb128 0x19
 2389 082d 4C020000 		.4byte	.LASF72
 2390 0831 01       		.byte	0x1
 2391 0832 7C01     		.2byte	0x17c
 2392 0834 B1000000 		.4byte	0xb1
 2393 0838 19050000 		.4byte	.LLST8
 2394 083c 00       		.byte	0
 2395 083d 15       		.uleb128 0x15
 2396 083e 01       		.byte	0x1
 2397 083f FA050000 		.4byte	.LASF87
 2398 0843 01       		.byte	0x1
 2399 0844 6201     		.2byte	0x162
 2400 0846 01       		.byte	0x1
 2401 0847 BC000000 		.4byte	.LFB33
 2402 084b C8000000 		.4byte	.LFE33
 2403 084f 02       		.byte	0x2
 2404 0850 7D       		.byte	0x7d
 2405 0851 00       		.sleb128 0
 2406 0852 01       		.byte	0x1
 2407 0853 66080000 		.4byte	0x866
 2408 0857 16       		.uleb128 0x16
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 72


 2409 0858 34010000 		.4byte	.LASF49
 2410 085c 01       		.byte	0x1
 2411 085d 6201     		.2byte	0x162
 2412 085f 2A010000 		.4byte	0x12a
 2413 0863 01       		.byte	0x1
 2414 0864 50       		.byte	0x50
 2415 0865 00       		.byte	0
 2416 0866 15       		.uleb128 0x15
 2417 0867 01       		.byte	0x1
 2418 0868 2C060000 		.4byte	.LASF88
 2419 086c 01       		.byte	0x1
 2420 086d 4E01     		.2byte	0x14e
 2421 086f 01       		.byte	0x1
 2422 0870 A8000000 		.4byte	.LFB32
 2423 0874 BC000000 		.4byte	.LFE32
 2424 0878 02       		.byte	0x2
 2425 0879 7D       		.byte	0x7d
 2426 087a 00       		.sleb128 0
 2427 087b 01       		.byte	0x1
 2428 087c A1080000 		.4byte	0x8a1
 2429 0880 18       		.uleb128 0x18
 2430 0881 F0040000 		.4byte	.LASF89
 2431 0885 01       		.byte	0x1
 2432 0886 4E01     		.2byte	0x14e
 2433 0888 91000000 		.4byte	0x91
 2434 088c 56050000 		.4byte	.LLST5
 2435 0890 19       		.uleb128 0x19
 2436 0891 4C020000 		.4byte	.LASF72
 2437 0895 01       		.byte	0x1
 2438 0896 5001     		.2byte	0x150
 2439 0898 B1000000 		.4byte	0xb1
 2440 089c 77050000 		.4byte	.LLST6
 2441 08a0 00       		.byte	0
 2442 08a1 23       		.uleb128 0x23
 2443 08a2 01       		.byte	0x1
 2444 08a3 56010000 		.4byte	.LASF91
 2445 08a7 01       		.byte	0x1
 2446 08a8 3001     		.2byte	0x130
 2447 08aa 01       		.byte	0x1
 2448 08ab 51010000 		.4byte	0x151
 2449 08af 78000000 		.4byte	.LFB31
 2450 08b3 A8000000 		.4byte	.LFE31
 2451 08b7 A1050000 		.4byte	.LLST0
 2452 08bb 01       		.byte	0x1
 2453 08bc 59090000 		.4byte	0x959
 2454 08c0 24       		.uleb128 0x24
 2455 08c1 94020000 		.4byte	.LASF92
 2456 08c5 01       		.byte	0x1
 2457 08c6 3201     		.2byte	0x132
 2458 08c8 BC000000 		.4byte	0xbc
 2459 08cc 02       		.byte	0x2
 2460 08cd 91       		.byte	0x91
 2461 08ce 7C       		.sleb128 -4
 2462 08cf 19       		.uleb128 0x19
 2463 08d0 6C030000 		.4byte	.LASF93
 2464 08d4 01       		.byte	0x1
 2465 08d5 3301     		.2byte	0x133
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 73


 2466 08d7 51010000 		.4byte	0x151
 2467 08db CD050000 		.4byte	.LLST1
 2468 08df 1E       		.uleb128 0x1e
 2469 08e0 7E030000 		.4byte	.LASF94
 2470 08e4 01       		.byte	0x1
 2471 08e5 3401     		.2byte	0x134
 2472 08e7 F7000000 		.4byte	0xf7
 2473 08eb 25       		.uleb128 0x25
 2474 08ec 36030000 		.4byte	0x336
 2475 08f0 7C000000 		.4byte	.LBB6
 2476 08f4 00000000 		.4byte	.Ldebug_ranges0+0
 2477 08f8 01       		.byte	0x1
 2478 08f9 3901     		.2byte	0x139
 2479 08fb 1F090000 		.4byte	0x91f
 2480 08ff 26       		.uleb128 0x26
 2481 0900 49030000 		.4byte	0x349
 2482 0904 27       		.uleb128 0x27
 2483 0905 00000000 		.4byte	.Ldebug_ranges0+0
 2484 0909 28       		.uleb128 0x28
 2485 090a 55030000 		.4byte	0x355
 2486 090e 11       		.byte	0x11
 2487 090f 29       		.uleb128 0x29
 2488 0910 61030000 		.4byte	0x361
 2489 0914 F0050000 		.4byte	.LLST2
 2490 0918 2A       		.uleb128 0x2a
 2491 0919 6D030000 		.4byte	0x36d
 2492 091d 00       		.byte	0
 2493 091e 00       		.byte	0
 2494 091f 2B       		.uleb128 0x2b
 2495 0920 36030000 		.4byte	0x336
 2496 0924 98000000 		.4byte	.LBB12
 2497 0928 9C000000 		.4byte	.LBE12
 2498 092c 01       		.byte	0x1
 2499 092d 3D01     		.2byte	0x13d
 2500 092f 2C       		.uleb128 0x2c
 2501 0930 49030000 		.4byte	0x349
 2502 0934 31       		.byte	0x31
 2503 0935 2D       		.uleb128 0x2d
 2504 0936 98000000 		.4byte	.LBB13
 2505 093a 9C000000 		.4byte	.LBE13
 2506 093e 29       		.uleb128 0x29
 2507 093f 55030000 		.4byte	0x355
 2508 0943 03060000 		.4byte	.LLST3
 2509 0947 29       		.uleb128 0x29
 2510 0948 61030000 		.4byte	0x361
 2511 094c 23060000 		.4byte	.LLST4
 2512 0950 28       		.uleb128 0x28
 2513 0951 6D030000 		.4byte	0x36d
 2514 0955 00       		.byte	0
 2515 0956 00       		.byte	0
 2516 0957 00       		.byte	0
 2517 0958 00       		.byte	0
 2518 0959 15       		.uleb128 0x15
 2519 095a 01       		.byte	0x1
 2520 095b A2030000 		.4byte	.LASF95
 2521 095f 01       		.byte	0x1
 2522 0960 0E01     		.2byte	0x10e
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 74


 2523 0962 01       		.byte	0x1
 2524 0963 40000000 		.4byte	.LFB30
 2525 0967 78000000 		.4byte	.LFE30
 2526 096b 02       		.byte	0x2
 2527 096c 7D       		.byte	0x7d
 2528 096d 00       		.sleb128 0
 2529 096e 01       		.byte	0x1
 2530 096f 82090000 		.4byte	0x982
 2531 0973 16       		.uleb128 0x16
 2532 0974 22040000 		.4byte	.LASF96
 2533 0978 01       		.byte	0x1
 2534 0979 0E01     		.2byte	0x10e
 2535 097b B1000000 		.4byte	0xb1
 2536 097f 01       		.byte	0x1
 2537 0980 50       		.byte	0x50
 2538 0981 00       		.byte	0
 2539 0982 2E       		.uleb128 0x2e
 2540 0983 01       		.byte	0x1
 2541 0984 4B010000 		.4byte	.LASF98
 2542 0988 01       		.byte	0x1
 2543 0989 D9       		.byte	0xd9
 2544 098a 01       		.byte	0x1
 2545 098b 00000000 		.4byte	.LFB29
 2546 098f 40000000 		.4byte	.LFE29
 2547 0993 02       		.byte	0x2
 2548 0994 7D       		.byte	0x7d
 2549 0995 00       		.sleb128 0
 2550 0996 01       		.byte	0x1
 2551 0997 2F       		.uleb128 0x2f
 2552 0998 36030000 		.4byte	0x336
 2553 099c F0020000 		.4byte	.LFB57
 2554 09a0 24030000 		.4byte	.LFE57
 2555 09a4 02       		.byte	0x2
 2556 09a5 7D       		.byte	0x7d
 2557 09a6 00       		.sleb128 0
 2558 09a7 01       		.byte	0x1
 2559 09a8 30       		.uleb128 0x30
 2560 09a9 49030000 		.4byte	0x349
 2561 09ad 42060000 		.4byte	.LLST31
 2562 09b1 29       		.uleb128 0x29
 2563 09b2 55030000 		.4byte	0x355
 2564 09b6 7C060000 		.4byte	.LLST32
 2565 09ba 29       		.uleb128 0x29
 2566 09bb 61030000 		.4byte	0x361
 2567 09bf D4060000 		.4byte	.LLST33
 2568 09c3 29       		.uleb128 0x29
 2569 09c4 6D030000 		.4byte	0x36d
 2570 09c8 0A070000 		.4byte	.LLST34
 2571 09cc 00       		.byte	0
 2572 09cd 00       		.byte	0
 2573              		.section	.debug_abbrev,"",%progbits
 2574              	.Ldebug_abbrev0:
 2575 0000 01       		.uleb128 0x1
 2576 0001 11       		.uleb128 0x11
 2577 0002 01       		.byte	0x1
 2578 0003 25       		.uleb128 0x25
 2579 0004 0E       		.uleb128 0xe
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 75


 2580 0005 13       		.uleb128 0x13
 2581 0006 0B       		.uleb128 0xb
 2582 0007 03       		.uleb128 0x3
 2583 0008 0E       		.uleb128 0xe
 2584 0009 1B       		.uleb128 0x1b
 2585 000a 0E       		.uleb128 0xe
 2586 000b 11       		.uleb128 0x11
 2587 000c 01       		.uleb128 0x1
 2588 000d 12       		.uleb128 0x12
 2589 000e 01       		.uleb128 0x1
 2590 000f 10       		.uleb128 0x10
 2591 0010 06       		.uleb128 0x6
 2592 0011 00       		.byte	0
 2593 0012 00       		.byte	0
 2594 0013 02       		.uleb128 0x2
 2595 0014 24       		.uleb128 0x24
 2596 0015 00       		.byte	0
 2597 0016 0B       		.uleb128 0xb
 2598 0017 0B       		.uleb128 0xb
 2599 0018 3E       		.uleb128 0x3e
 2600 0019 0B       		.uleb128 0xb
 2601 001a 03       		.uleb128 0x3
 2602 001b 0E       		.uleb128 0xe
 2603 001c 00       		.byte	0
 2604 001d 00       		.byte	0
 2605 001e 03       		.uleb128 0x3
 2606 001f 16       		.uleb128 0x16
 2607 0020 00       		.byte	0
 2608 0021 03       		.uleb128 0x3
 2609 0022 0E       		.uleb128 0xe
 2610 0023 3A       		.uleb128 0x3a
 2611 0024 0B       		.uleb128 0xb
 2612 0025 3B       		.uleb128 0x3b
 2613 0026 0B       		.uleb128 0xb
 2614 0027 49       		.uleb128 0x49
 2615 0028 13       		.uleb128 0x13
 2616 0029 00       		.byte	0
 2617 002a 00       		.byte	0
 2618 002b 04       		.uleb128 0x4
 2619 002c 24       		.uleb128 0x24
 2620 002d 00       		.byte	0
 2621 002e 0B       		.uleb128 0xb
 2622 002f 0B       		.uleb128 0xb
 2623 0030 3E       		.uleb128 0x3e
 2624 0031 0B       		.uleb128 0xb
 2625 0032 03       		.uleb128 0x3
 2626 0033 08       		.uleb128 0x8
 2627 0034 00       		.byte	0
 2628 0035 00       		.byte	0
 2629 0036 05       		.uleb128 0x5
 2630 0037 35       		.uleb128 0x35
 2631 0038 00       		.byte	0
 2632 0039 49       		.uleb128 0x49
 2633 003a 13       		.uleb128 0x13
 2634 003b 00       		.byte	0
 2635 003c 00       		.byte	0
 2636 003d 06       		.uleb128 0x6
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 76


 2637 003e 26       		.uleb128 0x26
 2638 003f 00       		.byte	0
 2639 0040 49       		.uleb128 0x49
 2640 0041 13       		.uleb128 0x13
 2641 0042 00       		.byte	0
 2642 0043 00       		.byte	0
 2643 0044 07       		.uleb128 0x7
 2644 0045 34       		.uleb128 0x34
 2645 0046 00       		.byte	0
 2646 0047 03       		.uleb128 0x3
 2647 0048 0E       		.uleb128 0xe
 2648 0049 3A       		.uleb128 0x3a
 2649 004a 0B       		.uleb128 0xb
 2650 004b 3B       		.uleb128 0x3b
 2651 004c 05       		.uleb128 0x5
 2652 004d 49       		.uleb128 0x49
 2653 004e 13       		.uleb128 0x13
 2654 004f 3F       		.uleb128 0x3f
 2655 0050 0C       		.uleb128 0xc
 2656 0051 3C       		.uleb128 0x3c
 2657 0052 0C       		.uleb128 0xc
 2658 0053 00       		.byte	0
 2659 0054 00       		.byte	0
 2660 0055 08       		.uleb128 0x8
 2661 0056 34       		.uleb128 0x34
 2662 0057 00       		.byte	0
 2663 0058 03       		.uleb128 0x3
 2664 0059 0E       		.uleb128 0xe
 2665 005a 3A       		.uleb128 0x3a
 2666 005b 0B       		.uleb128 0xb
 2667 005c 3B       		.uleb128 0x3b
 2668 005d 0B       		.uleb128 0xb
 2669 005e 49       		.uleb128 0x49
 2670 005f 13       		.uleb128 0x13
 2671 0060 3F       		.uleb128 0x3f
 2672 0061 0C       		.uleb128 0xc
 2673 0062 3C       		.uleb128 0x3c
 2674 0063 0C       		.uleb128 0xc
 2675 0064 00       		.byte	0
 2676 0065 00       		.byte	0
 2677 0066 09       		.uleb128 0x9
 2678 0067 04       		.uleb128 0x4
 2679 0068 01       		.byte	0x1
 2680 0069 3E       		.uleb128 0x3e
 2681 006a 0B       		.uleb128 0xb
 2682 006b 0B       		.uleb128 0xb
 2683 006c 0B       		.uleb128 0xb
 2684 006d 49       		.uleb128 0x49
 2685 006e 13       		.uleb128 0x13
 2686 006f 3A       		.uleb128 0x3a
 2687 0070 0B       		.uleb128 0xb
 2688 0071 3B       		.uleb128 0x3b
 2689 0072 05       		.uleb128 0x5
 2690 0073 01       		.uleb128 0x1
 2691 0074 13       		.uleb128 0x13
 2692 0075 00       		.byte	0
 2693 0076 00       		.byte	0
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 77


 2694 0077 0A       		.uleb128 0xa
 2695 0078 28       		.uleb128 0x28
 2696 0079 00       		.byte	0
 2697 007a 03       		.uleb128 0x3
 2698 007b 0E       		.uleb128 0xe
 2699 007c 1C       		.uleb128 0x1c
 2700 007d 0B       		.uleb128 0xb
 2701 007e 00       		.byte	0
 2702 007f 00       		.byte	0
 2703 0080 0B       		.uleb128 0xb
 2704 0081 28       		.uleb128 0x28
 2705 0082 00       		.byte	0
 2706 0083 03       		.uleb128 0x3
 2707 0084 08       		.uleb128 0x8
 2708 0085 1C       		.uleb128 0x1c
 2709 0086 0B       		.uleb128 0xb
 2710 0087 00       		.byte	0
 2711 0088 00       		.byte	0
 2712 0089 0C       		.uleb128 0xc
 2713 008a 16       		.uleb128 0x16
 2714 008b 00       		.byte	0
 2715 008c 03       		.uleb128 0x3
 2716 008d 0E       		.uleb128 0xe
 2717 008e 3A       		.uleb128 0x3a
 2718 008f 0B       		.uleb128 0xb
 2719 0090 3B       		.uleb128 0x3b
 2720 0091 05       		.uleb128 0x5
 2721 0092 49       		.uleb128 0x49
 2722 0093 13       		.uleb128 0x13
 2723 0094 00       		.byte	0
 2724 0095 00       		.byte	0
 2725 0096 0D       		.uleb128 0xd
 2726 0097 13       		.uleb128 0x13
 2727 0098 01       		.byte	0x1
 2728 0099 0B       		.uleb128 0xb
 2729 009a 0B       		.uleb128 0xb
 2730 009b 3A       		.uleb128 0x3a
 2731 009c 0B       		.uleb128 0xb
 2732 009d 3B       		.uleb128 0x3b
 2733 009e 05       		.uleb128 0x5
 2734 009f 01       		.uleb128 0x1
 2735 00a0 13       		.uleb128 0x13
 2736 00a1 00       		.byte	0
 2737 00a2 00       		.byte	0
 2738 00a3 0E       		.uleb128 0xe
 2739 00a4 0D       		.uleb128 0xd
 2740 00a5 00       		.byte	0
 2741 00a6 03       		.uleb128 0x3
 2742 00a7 08       		.uleb128 0x8
 2743 00a8 3A       		.uleb128 0x3a
 2744 00a9 0B       		.uleb128 0xb
 2745 00aa 3B       		.uleb128 0x3b
 2746 00ab 05       		.uleb128 0x5
 2747 00ac 49       		.uleb128 0x49
 2748 00ad 13       		.uleb128 0x13
 2749 00ae 38       		.uleb128 0x38
 2750 00af 0A       		.uleb128 0xa
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 78


 2751 00b0 00       		.byte	0
 2752 00b1 00       		.byte	0
 2753 00b2 0F       		.uleb128 0xf
 2754 00b3 0D       		.uleb128 0xd
 2755 00b4 00       		.byte	0
 2756 00b5 03       		.uleb128 0x3
 2757 00b6 0E       		.uleb128 0xe
 2758 00b7 3A       		.uleb128 0x3a
 2759 00b8 0B       		.uleb128 0xb
 2760 00b9 3B       		.uleb128 0x3b
 2761 00ba 05       		.uleb128 0x5
 2762 00bb 49       		.uleb128 0x49
 2763 00bc 13       		.uleb128 0x13
 2764 00bd 38       		.uleb128 0x38
 2765 00be 0A       		.uleb128 0xa
 2766 00bf 00       		.byte	0
 2767 00c0 00       		.byte	0
 2768 00c1 10       		.uleb128 0x10
 2769 00c2 13       		.uleb128 0x13
 2770 00c3 01       		.byte	0x1
 2771 00c4 0B       		.uleb128 0xb
 2772 00c5 0B       		.uleb128 0xb
 2773 00c6 3A       		.uleb128 0x3a
 2774 00c7 0B       		.uleb128 0xb
 2775 00c8 3B       		.uleb128 0x3b
 2776 00c9 0B       		.uleb128 0xb
 2777 00ca 01       		.uleb128 0x1
 2778 00cb 13       		.uleb128 0x13
 2779 00cc 00       		.byte	0
 2780 00cd 00       		.byte	0
 2781 00ce 11       		.uleb128 0x11
 2782 00cf 0D       		.uleb128 0xd
 2783 00d0 00       		.byte	0
 2784 00d1 03       		.uleb128 0x3
 2785 00d2 0E       		.uleb128 0xe
 2786 00d3 3A       		.uleb128 0x3a
 2787 00d4 0B       		.uleb128 0xb
 2788 00d5 3B       		.uleb128 0x3b
 2789 00d6 0B       		.uleb128 0xb
 2790 00d7 49       		.uleb128 0x49
 2791 00d8 13       		.uleb128 0x13
 2792 00d9 38       		.uleb128 0x38
 2793 00da 0A       		.uleb128 0xa
 2794 00db 00       		.byte	0
 2795 00dc 00       		.byte	0
 2796 00dd 12       		.uleb128 0x12
 2797 00de 01       		.uleb128 0x1
 2798 00df 01       		.byte	0x1
 2799 00e0 49       		.uleb128 0x49
 2800 00e1 13       		.uleb128 0x13
 2801 00e2 01       		.uleb128 0x1
 2802 00e3 13       		.uleb128 0x13
 2803 00e4 00       		.byte	0
 2804 00e5 00       		.byte	0
 2805 00e6 13       		.uleb128 0x13
 2806 00e7 21       		.uleb128 0x21
 2807 00e8 00       		.byte	0
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 79


 2808 00e9 49       		.uleb128 0x49
 2809 00ea 13       		.uleb128 0x13
 2810 00eb 2F       		.uleb128 0x2f
 2811 00ec 0B       		.uleb128 0xb
 2812 00ed 00       		.byte	0
 2813 00ee 00       		.byte	0
 2814 00ef 14       		.uleb128 0x14
 2815 00f0 34       		.uleb128 0x34
 2816 00f1 00       		.byte	0
 2817 00f2 03       		.uleb128 0x3
 2818 00f3 0E       		.uleb128 0xe
 2819 00f4 3A       		.uleb128 0x3a
 2820 00f5 0B       		.uleb128 0xb
 2821 00f6 3B       		.uleb128 0x3b
 2822 00f7 0B       		.uleb128 0xb
 2823 00f8 49       		.uleb128 0x49
 2824 00f9 13       		.uleb128 0x13
 2825 00fa 02       		.uleb128 0x2
 2826 00fb 0A       		.uleb128 0xa
 2827 00fc 00       		.byte	0
 2828 00fd 00       		.byte	0
 2829 00fe 15       		.uleb128 0x15
 2830 00ff 2E       		.uleb128 0x2e
 2831 0100 01       		.byte	0x1
 2832 0101 3F       		.uleb128 0x3f
 2833 0102 0C       		.uleb128 0xc
 2834 0103 03       		.uleb128 0x3
 2835 0104 0E       		.uleb128 0xe
 2836 0105 3A       		.uleb128 0x3a
 2837 0106 0B       		.uleb128 0xb
 2838 0107 3B       		.uleb128 0x3b
 2839 0108 05       		.uleb128 0x5
 2840 0109 27       		.uleb128 0x27
 2841 010a 0C       		.uleb128 0xc
 2842 010b 11       		.uleb128 0x11
 2843 010c 01       		.uleb128 0x1
 2844 010d 12       		.uleb128 0x12
 2845 010e 01       		.uleb128 0x1
 2846 010f 40       		.uleb128 0x40
 2847 0110 0A       		.uleb128 0xa
 2848 0111 9742     		.uleb128 0x2117
 2849 0113 0C       		.uleb128 0xc
 2850 0114 01       		.uleb128 0x1
 2851 0115 13       		.uleb128 0x13
 2852 0116 00       		.byte	0
 2853 0117 00       		.byte	0
 2854 0118 16       		.uleb128 0x16
 2855 0119 05       		.uleb128 0x5
 2856 011a 00       		.byte	0
 2857 011b 03       		.uleb128 0x3
 2858 011c 0E       		.uleb128 0xe
 2859 011d 3A       		.uleb128 0x3a
 2860 011e 0B       		.uleb128 0xb
 2861 011f 3B       		.uleb128 0x3b
 2862 0120 05       		.uleb128 0x5
 2863 0121 49       		.uleb128 0x49
 2864 0122 13       		.uleb128 0x13
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 80


 2865 0123 02       		.uleb128 0x2
 2866 0124 0A       		.uleb128 0xa
 2867 0125 00       		.byte	0
 2868 0126 00       		.byte	0
 2869 0127 17       		.uleb128 0x17
 2870 0128 2E       		.uleb128 0x2e
 2871 0129 01       		.byte	0x1
 2872 012a 3F       		.uleb128 0x3f
 2873 012b 0C       		.uleb128 0xc
 2874 012c 03       		.uleb128 0x3
 2875 012d 0E       		.uleb128 0xe
 2876 012e 3A       		.uleb128 0x3a
 2877 012f 0B       		.uleb128 0xb
 2878 0130 3B       		.uleb128 0x3b
 2879 0131 05       		.uleb128 0x5
 2880 0132 27       		.uleb128 0x27
 2881 0133 0C       		.uleb128 0xc
 2882 0134 49       		.uleb128 0x49
 2883 0135 13       		.uleb128 0x13
 2884 0136 11       		.uleb128 0x11
 2885 0137 01       		.uleb128 0x1
 2886 0138 12       		.uleb128 0x12
 2887 0139 01       		.uleb128 0x1
 2888 013a 40       		.uleb128 0x40
 2889 013b 0A       		.uleb128 0xa
 2890 013c 9742     		.uleb128 0x2117
 2891 013e 0C       		.uleb128 0xc
 2892 013f 01       		.uleb128 0x1
 2893 0140 13       		.uleb128 0x13
 2894 0141 00       		.byte	0
 2895 0142 00       		.byte	0
 2896 0143 18       		.uleb128 0x18
 2897 0144 05       		.uleb128 0x5
 2898 0145 00       		.byte	0
 2899 0146 03       		.uleb128 0x3
 2900 0147 0E       		.uleb128 0xe
 2901 0148 3A       		.uleb128 0x3a
 2902 0149 0B       		.uleb128 0xb
 2903 014a 3B       		.uleb128 0x3b
 2904 014b 05       		.uleb128 0x5
 2905 014c 49       		.uleb128 0x49
 2906 014d 13       		.uleb128 0x13
 2907 014e 02       		.uleb128 0x2
 2908 014f 06       		.uleb128 0x6
 2909 0150 00       		.byte	0
 2910 0151 00       		.byte	0
 2911 0152 19       		.uleb128 0x19
 2912 0153 34       		.uleb128 0x34
 2913 0154 00       		.byte	0
 2914 0155 03       		.uleb128 0x3
 2915 0156 0E       		.uleb128 0xe
 2916 0157 3A       		.uleb128 0x3a
 2917 0158 0B       		.uleb128 0xb
 2918 0159 3B       		.uleb128 0x3b
 2919 015a 05       		.uleb128 0x5
 2920 015b 49       		.uleb128 0x49
 2921 015c 13       		.uleb128 0x13
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 81


 2922 015d 02       		.uleb128 0x2
 2923 015e 06       		.uleb128 0x6
 2924 015f 00       		.byte	0
 2925 0160 00       		.byte	0
 2926 0161 1A       		.uleb128 0x1a
 2927 0162 2E       		.uleb128 0x2e
 2928 0163 00       		.byte	0
 2929 0164 3F       		.uleb128 0x3f
 2930 0165 0C       		.uleb128 0xc
 2931 0166 03       		.uleb128 0x3
 2932 0167 0E       		.uleb128 0xe
 2933 0168 3A       		.uleb128 0x3a
 2934 0169 0B       		.uleb128 0xb
 2935 016a 3B       		.uleb128 0x3b
 2936 016b 05       		.uleb128 0x5
 2937 016c 27       		.uleb128 0x27
 2938 016d 0C       		.uleb128 0xc
 2939 016e 11       		.uleb128 0x11
 2940 016f 01       		.uleb128 0x1
 2941 0170 12       		.uleb128 0x12
 2942 0171 01       		.uleb128 0x1
 2943 0172 40       		.uleb128 0x40
 2944 0173 0A       		.uleb128 0xa
 2945 0174 9742     		.uleb128 0x2117
 2946 0176 0C       		.uleb128 0xc
 2947 0177 00       		.byte	0
 2948 0178 00       		.byte	0
 2949 0179 1B       		.uleb128 0x1b
 2950 017a 2E       		.uleb128 0x2e
 2951 017b 01       		.byte	0x1
 2952 017c 3F       		.uleb128 0x3f
 2953 017d 0C       		.uleb128 0xc
 2954 017e 03       		.uleb128 0x3
 2955 017f 0E       		.uleb128 0xe
 2956 0180 3A       		.uleb128 0x3a
 2957 0181 0B       		.uleb128 0xb
 2958 0182 3B       		.uleb128 0x3b
 2959 0183 05       		.uleb128 0x5
 2960 0184 27       		.uleb128 0x27
 2961 0185 0C       		.uleb128 0xc
 2962 0186 49       		.uleb128 0x49
 2963 0187 13       		.uleb128 0x13
 2964 0188 20       		.uleb128 0x20
 2965 0189 0B       		.uleb128 0xb
 2966 018a 01       		.uleb128 0x1
 2967 018b 13       		.uleb128 0x13
 2968 018c 00       		.byte	0
 2969 018d 00       		.byte	0
 2970 018e 1C       		.uleb128 0x1c
 2971 018f 05       		.uleb128 0x5
 2972 0190 00       		.byte	0
 2973 0191 03       		.uleb128 0x3
 2974 0192 0E       		.uleb128 0xe
 2975 0193 3A       		.uleb128 0x3a
 2976 0194 0B       		.uleb128 0xb
 2977 0195 3B       		.uleb128 0x3b
 2978 0196 05       		.uleb128 0x5
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 82


 2979 0197 49       		.uleb128 0x49
 2980 0198 13       		.uleb128 0x13
 2981 0199 00       		.byte	0
 2982 019a 00       		.byte	0
 2983 019b 1D       		.uleb128 0x1d
 2984 019c 34       		.uleb128 0x34
 2985 019d 00       		.byte	0
 2986 019e 03       		.uleb128 0x3
 2987 019f 08       		.uleb128 0x8
 2988 01a0 3A       		.uleb128 0x3a
 2989 01a1 0B       		.uleb128 0xb
 2990 01a2 3B       		.uleb128 0x3b
 2991 01a3 05       		.uleb128 0x5
 2992 01a4 49       		.uleb128 0x49
 2993 01a5 13       		.uleb128 0x13
 2994 01a6 00       		.byte	0
 2995 01a7 00       		.byte	0
 2996 01a8 1E       		.uleb128 0x1e
 2997 01a9 34       		.uleb128 0x34
 2998 01aa 00       		.byte	0
 2999 01ab 03       		.uleb128 0x3
 3000 01ac 0E       		.uleb128 0xe
 3001 01ad 3A       		.uleb128 0x3a
 3002 01ae 0B       		.uleb128 0xb
 3003 01af 3B       		.uleb128 0x3b
 3004 01b0 05       		.uleb128 0x5
 3005 01b1 49       		.uleb128 0x49
 3006 01b2 13       		.uleb128 0x13
 3007 01b3 00       		.byte	0
 3008 01b4 00       		.byte	0
 3009 01b5 1F       		.uleb128 0x1f
 3010 01b6 2E       		.uleb128 0x2e
 3011 01b7 01       		.byte	0x1
 3012 01b8 3F       		.uleb128 0x3f
 3013 01b9 0C       		.uleb128 0xc
 3014 01ba 03       		.uleb128 0x3
 3015 01bb 0E       		.uleb128 0xe
 3016 01bc 3A       		.uleb128 0x3a
 3017 01bd 0B       		.uleb128 0xb
 3018 01be 3B       		.uleb128 0x3b
 3019 01bf 05       		.uleb128 0x5
 3020 01c0 27       		.uleb128 0x27
 3021 01c1 0C       		.uleb128 0xc
 3022 01c2 11       		.uleb128 0x11
 3023 01c3 01       		.uleb128 0x1
 3024 01c4 12       		.uleb128 0x12
 3025 01c5 01       		.uleb128 0x1
 3026 01c6 40       		.uleb128 0x40
 3027 01c7 06       		.uleb128 0x6
 3028 01c8 9742     		.uleb128 0x2117
 3029 01ca 0C       		.uleb128 0xc
 3030 01cb 01       		.uleb128 0x1
 3031 01cc 13       		.uleb128 0x13
 3032 01cd 00       		.byte	0
 3033 01ce 00       		.byte	0
 3034 01cf 20       		.uleb128 0x20
 3035 01d0 34       		.uleb128 0x34
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 83


 3036 01d1 00       		.byte	0
 3037 01d2 03       		.uleb128 0x3
 3038 01d3 08       		.uleb128 0x8
 3039 01d4 3A       		.uleb128 0x3a
 3040 01d5 0B       		.uleb128 0xb
 3041 01d6 3B       		.uleb128 0x3b
 3042 01d7 05       		.uleb128 0x5
 3043 01d8 49       		.uleb128 0x49
 3044 01d9 13       		.uleb128 0x13
 3045 01da 02       		.uleb128 0x2
 3046 01db 06       		.uleb128 0x6
 3047 01dc 00       		.byte	0
 3048 01dd 00       		.byte	0
 3049 01de 21       		.uleb128 0x21
 3050 01df 0F       		.uleb128 0xf
 3051 01e0 00       		.byte	0
 3052 01e1 0B       		.uleb128 0xb
 3053 01e2 0B       		.uleb128 0xb
 3054 01e3 49       		.uleb128 0x49
 3055 01e4 13       		.uleb128 0x13
 3056 01e5 00       		.byte	0
 3057 01e6 00       		.byte	0
 3058 01e7 22       		.uleb128 0x22
 3059 01e8 2E       		.uleb128 0x2e
 3060 01e9 00       		.byte	0
 3061 01ea 3F       		.uleb128 0x3f
 3062 01eb 0C       		.uleb128 0xc
 3063 01ec 03       		.uleb128 0x3
 3064 01ed 0E       		.uleb128 0xe
 3065 01ee 3A       		.uleb128 0x3a
 3066 01ef 0B       		.uleb128 0xb
 3067 01f0 3B       		.uleb128 0x3b
 3068 01f1 05       		.uleb128 0x5
 3069 01f2 27       		.uleb128 0x27
 3070 01f3 0C       		.uleb128 0xc
 3071 01f4 49       		.uleb128 0x49
 3072 01f5 13       		.uleb128 0x13
 3073 01f6 11       		.uleb128 0x11
 3074 01f7 01       		.uleb128 0x1
 3075 01f8 12       		.uleb128 0x12
 3076 01f9 01       		.uleb128 0x1
 3077 01fa 40       		.uleb128 0x40
 3078 01fb 0A       		.uleb128 0xa
 3079 01fc 9742     		.uleb128 0x2117
 3080 01fe 0C       		.uleb128 0xc
 3081 01ff 00       		.byte	0
 3082 0200 00       		.byte	0
 3083 0201 23       		.uleb128 0x23
 3084 0202 2E       		.uleb128 0x2e
 3085 0203 01       		.byte	0x1
 3086 0204 3F       		.uleb128 0x3f
 3087 0205 0C       		.uleb128 0xc
 3088 0206 03       		.uleb128 0x3
 3089 0207 0E       		.uleb128 0xe
 3090 0208 3A       		.uleb128 0x3a
 3091 0209 0B       		.uleb128 0xb
 3092 020a 3B       		.uleb128 0x3b
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 84


 3093 020b 05       		.uleb128 0x5
 3094 020c 27       		.uleb128 0x27
 3095 020d 0C       		.uleb128 0xc
 3096 020e 49       		.uleb128 0x49
 3097 020f 13       		.uleb128 0x13
 3098 0210 11       		.uleb128 0x11
 3099 0211 01       		.uleb128 0x1
 3100 0212 12       		.uleb128 0x12
 3101 0213 01       		.uleb128 0x1
 3102 0214 40       		.uleb128 0x40
 3103 0215 06       		.uleb128 0x6
 3104 0216 9742     		.uleb128 0x2117
 3105 0218 0C       		.uleb128 0xc
 3106 0219 01       		.uleb128 0x1
 3107 021a 13       		.uleb128 0x13
 3108 021b 00       		.byte	0
 3109 021c 00       		.byte	0
 3110 021d 24       		.uleb128 0x24
 3111 021e 34       		.uleb128 0x34
 3112 021f 00       		.byte	0
 3113 0220 03       		.uleb128 0x3
 3114 0221 0E       		.uleb128 0xe
 3115 0222 3A       		.uleb128 0x3a
 3116 0223 0B       		.uleb128 0xb
 3117 0224 3B       		.uleb128 0x3b
 3118 0225 05       		.uleb128 0x5
 3119 0226 49       		.uleb128 0x49
 3120 0227 13       		.uleb128 0x13
 3121 0228 02       		.uleb128 0x2
 3122 0229 0A       		.uleb128 0xa
 3123 022a 00       		.byte	0
 3124 022b 00       		.byte	0
 3125 022c 25       		.uleb128 0x25
 3126 022d 1D       		.uleb128 0x1d
 3127 022e 01       		.byte	0x1
 3128 022f 31       		.uleb128 0x31
 3129 0230 13       		.uleb128 0x13
 3130 0231 52       		.uleb128 0x52
 3131 0232 01       		.uleb128 0x1
 3132 0233 55       		.uleb128 0x55
 3133 0234 06       		.uleb128 0x6
 3134 0235 58       		.uleb128 0x58
 3135 0236 0B       		.uleb128 0xb
 3136 0237 59       		.uleb128 0x59
 3137 0238 05       		.uleb128 0x5
 3138 0239 01       		.uleb128 0x1
 3139 023a 13       		.uleb128 0x13
 3140 023b 00       		.byte	0
 3141 023c 00       		.byte	0
 3142 023d 26       		.uleb128 0x26
 3143 023e 05       		.uleb128 0x5
 3144 023f 00       		.byte	0
 3145 0240 31       		.uleb128 0x31
 3146 0241 13       		.uleb128 0x13
 3147 0242 00       		.byte	0
 3148 0243 00       		.byte	0
 3149 0244 27       		.uleb128 0x27
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 85


 3150 0245 0B       		.uleb128 0xb
 3151 0246 01       		.byte	0x1
 3152 0247 55       		.uleb128 0x55
 3153 0248 06       		.uleb128 0x6
 3154 0249 00       		.byte	0
 3155 024a 00       		.byte	0
 3156 024b 28       		.uleb128 0x28
 3157 024c 34       		.uleb128 0x34
 3158 024d 00       		.byte	0
 3159 024e 31       		.uleb128 0x31
 3160 024f 13       		.uleb128 0x13
 3161 0250 1C       		.uleb128 0x1c
 3162 0251 0B       		.uleb128 0xb
 3163 0252 00       		.byte	0
 3164 0253 00       		.byte	0
 3165 0254 29       		.uleb128 0x29
 3166 0255 34       		.uleb128 0x34
 3167 0256 00       		.byte	0
 3168 0257 31       		.uleb128 0x31
 3169 0258 13       		.uleb128 0x13
 3170 0259 02       		.uleb128 0x2
 3171 025a 06       		.uleb128 0x6
 3172 025b 00       		.byte	0
 3173 025c 00       		.byte	0
 3174 025d 2A       		.uleb128 0x2a
 3175 025e 34       		.uleb128 0x34
 3176 025f 00       		.byte	0
 3177 0260 31       		.uleb128 0x31
 3178 0261 13       		.uleb128 0x13
 3179 0262 00       		.byte	0
 3180 0263 00       		.byte	0
 3181 0264 2B       		.uleb128 0x2b
 3182 0265 1D       		.uleb128 0x1d
 3183 0266 01       		.byte	0x1
 3184 0267 31       		.uleb128 0x31
 3185 0268 13       		.uleb128 0x13
 3186 0269 11       		.uleb128 0x11
 3187 026a 01       		.uleb128 0x1
 3188 026b 12       		.uleb128 0x12
 3189 026c 01       		.uleb128 0x1
 3190 026d 58       		.uleb128 0x58
 3191 026e 0B       		.uleb128 0xb
 3192 026f 59       		.uleb128 0x59
 3193 0270 05       		.uleb128 0x5
 3194 0271 00       		.byte	0
 3195 0272 00       		.byte	0
 3196 0273 2C       		.uleb128 0x2c
 3197 0274 05       		.uleb128 0x5
 3198 0275 00       		.byte	0
 3199 0276 31       		.uleb128 0x31
 3200 0277 13       		.uleb128 0x13
 3201 0278 1C       		.uleb128 0x1c
 3202 0279 0B       		.uleb128 0xb
 3203 027a 00       		.byte	0
 3204 027b 00       		.byte	0
 3205 027c 2D       		.uleb128 0x2d
 3206 027d 0B       		.uleb128 0xb
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 86


 3207 027e 01       		.byte	0x1
 3208 027f 11       		.uleb128 0x11
 3209 0280 01       		.uleb128 0x1
 3210 0281 12       		.uleb128 0x12
 3211 0282 01       		.uleb128 0x1
 3212 0283 00       		.byte	0
 3213 0284 00       		.byte	0
 3214 0285 2E       		.uleb128 0x2e
 3215 0286 2E       		.uleb128 0x2e
 3216 0287 00       		.byte	0
 3217 0288 3F       		.uleb128 0x3f
 3218 0289 0C       		.uleb128 0xc
 3219 028a 03       		.uleb128 0x3
 3220 028b 0E       		.uleb128 0xe
 3221 028c 3A       		.uleb128 0x3a
 3222 028d 0B       		.uleb128 0xb
 3223 028e 3B       		.uleb128 0x3b
 3224 028f 0B       		.uleb128 0xb
 3225 0290 27       		.uleb128 0x27
 3226 0291 0C       		.uleb128 0xc
 3227 0292 11       		.uleb128 0x11
 3228 0293 01       		.uleb128 0x1
 3229 0294 12       		.uleb128 0x12
 3230 0295 01       		.uleb128 0x1
 3231 0296 40       		.uleb128 0x40
 3232 0297 0A       		.uleb128 0xa
 3233 0298 9742     		.uleb128 0x2117
 3234 029a 0C       		.uleb128 0xc
 3235 029b 00       		.byte	0
 3236 029c 00       		.byte	0
 3237 029d 2F       		.uleb128 0x2f
 3238 029e 2E       		.uleb128 0x2e
 3239 029f 01       		.byte	0x1
 3240 02a0 31       		.uleb128 0x31
 3241 02a1 13       		.uleb128 0x13
 3242 02a2 11       		.uleb128 0x11
 3243 02a3 01       		.uleb128 0x1
 3244 02a4 12       		.uleb128 0x12
 3245 02a5 01       		.uleb128 0x1
 3246 02a6 40       		.uleb128 0x40
 3247 02a7 0A       		.uleb128 0xa
 3248 02a8 9742     		.uleb128 0x2117
 3249 02aa 0C       		.uleb128 0xc
 3250 02ab 00       		.byte	0
 3251 02ac 00       		.byte	0
 3252 02ad 30       		.uleb128 0x30
 3253 02ae 05       		.uleb128 0x5
 3254 02af 00       		.byte	0
 3255 02b0 31       		.uleb128 0x31
 3256 02b1 13       		.uleb128 0x13
 3257 02b2 02       		.uleb128 0x2
 3258 02b3 06       		.uleb128 0x6
 3259 02b4 00       		.byte	0
 3260 02b5 00       		.byte	0
 3261 02b6 00       		.byte	0
 3262              		.section	.debug_loc,"",%progbits
 3263              	.Ldebug_loc0:
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 87


 3264              	.LLST35:
 3265 0000 34030000 		.4byte	.LVL109-.Ltext0
 3266 0004 3E030000 		.4byte	.LVL111-.Ltext0
 3267 0008 0100     		.2byte	0x1
 3268 000a 50       		.byte	0x50
 3269 000b 3E030000 		.4byte	.LVL111-.Ltext0
 3270 000f 48030000 		.4byte	.LFE59-.Ltext0
 3271 0013 0400     		.2byte	0x4
 3272 0015 F3       		.byte	0xf3
 3273 0016 01       		.uleb128 0x1
 3274 0017 50       		.byte	0x50
 3275 0018 9F       		.byte	0x9f
 3276 0019 00000000 		.4byte	0
 3277 001d 00000000 		.4byte	0
 3278              	.LLST36:
 3279 0021 34030000 		.4byte	.LVL109-.Ltext0
 3280 0025 38030000 		.4byte	.LVL110-.Ltext0
 3281 0029 0200     		.2byte	0x2
 3282 002b 30       		.byte	0x30
 3283 002c 9F       		.byte	0x9f
 3284 002d 38030000 		.4byte	.LVL110-.Ltext0
 3285 0031 3E030000 		.4byte	.LVL111-.Ltext0
 3286 0035 0B00     		.2byte	0xb
 3287 0037 70       		.byte	0x70
 3288 0038 00       		.sleb128 0
 3289 0039 08       		.byte	0x8
 3290 003a FF       		.byte	0xff
 3291 003b 1A       		.byte	0x1a
 3292 003c 73       		.byte	0x73
 3293 003d 00       		.sleb128 0
 3294 003e 1A       		.byte	0x1a
 3295 003f 30       		.byte	0x30
 3296 0040 2E       		.byte	0x2e
 3297 0041 9F       		.byte	0x9f
 3298 0042 3E030000 		.4byte	.LVL111-.Ltext0
 3299 0046 48030000 		.4byte	.LFE59-.Ltext0
 3300 004a 0C00     		.2byte	0xc
 3301 004c F3       		.byte	0xf3
 3302 004d 01       		.uleb128 0x1
 3303 004e 50       		.byte	0x50
 3304 004f 08       		.byte	0x8
 3305 0050 FF       		.byte	0xff
 3306 0051 1A       		.byte	0x1a
 3307 0052 73       		.byte	0x73
 3308 0053 00       		.sleb128 0
 3309 0054 1A       		.byte	0x1a
 3310 0055 30       		.byte	0x30
 3311 0056 2E       		.byte	0x2e
 3312 0057 9F       		.byte	0x9f
 3313 0058 00000000 		.4byte	0
 3314 005c 00000000 		.4byte	0
 3315              	.LLST30:
 3316 0060 B4020000 		.4byte	.LVL92-.Ltext0
 3317 0064 BE020000 		.4byte	.LVL93-.Ltext0
 3318 0068 0100     		.2byte	0x1
 3319 006a 50       		.byte	0x50
 3320 006b BE020000 		.4byte	.LVL93-.Ltext0
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 88


 3321 006f C2020000 		.4byte	.LVL94-.Ltext0
 3322 0073 0400     		.2byte	0x4
 3323 0075 F3       		.byte	0xf3
 3324 0076 01       		.uleb128 0x1
 3325 0077 50       		.byte	0x50
 3326 0078 9F       		.byte	0x9f
 3327 0079 C2020000 		.4byte	.LVL94-.Ltext0
 3328 007d C4020000 		.4byte	.LVL95-.Ltext0
 3329 0081 0100     		.2byte	0x1
 3330 0083 50       		.byte	0x50
 3331 0084 C4020000 		.4byte	.LVL95-.Ltext0
 3332 0088 CC020000 		.4byte	.LFE53-.Ltext0
 3333 008c 0400     		.2byte	0x4
 3334 008e F3       		.byte	0xf3
 3335 008f 01       		.uleb128 0x1
 3336 0090 50       		.byte	0x50
 3337 0091 9F       		.byte	0x9f
 3338 0092 00000000 		.4byte	0
 3339 0096 00000000 		.4byte	0
 3340              	.LLST29:
 3341 009a 9C020000 		.4byte	.LVL88-.Ltext0
 3342 009e A6020000 		.4byte	.LVL89-.Ltext0
 3343 00a2 0100     		.2byte	0x1
 3344 00a4 50       		.byte	0x50
 3345 00a5 A6020000 		.4byte	.LVL89-.Ltext0
 3346 00a9 AA020000 		.4byte	.LVL90-.Ltext0
 3347 00ad 0400     		.2byte	0x4
 3348 00af F3       		.byte	0xf3
 3349 00b0 01       		.uleb128 0x1
 3350 00b1 50       		.byte	0x50
 3351 00b2 9F       		.byte	0x9f
 3352 00b3 AA020000 		.4byte	.LVL90-.Ltext0
 3353 00b7 AC020000 		.4byte	.LVL91-.Ltext0
 3354 00bb 0100     		.2byte	0x1
 3355 00bd 50       		.byte	0x50
 3356 00be AC020000 		.4byte	.LVL91-.Ltext0
 3357 00c2 B4020000 		.4byte	.LFE52-.Ltext0
 3358 00c6 0400     		.2byte	0x4
 3359 00c8 F3       		.byte	0xf3
 3360 00c9 01       		.uleb128 0x1
 3361 00ca 50       		.byte	0x50
 3362 00cb 9F       		.byte	0x9f
 3363 00cc 00000000 		.4byte	0
 3364 00d0 00000000 		.4byte	0
 3365              	.LLST28:
 3366 00d4 84020000 		.4byte	.LVL84-.Ltext0
 3367 00d8 8E020000 		.4byte	.LVL85-.Ltext0
 3368 00dc 0100     		.2byte	0x1
 3369 00de 50       		.byte	0x50
 3370 00df 8E020000 		.4byte	.LVL85-.Ltext0
 3371 00e3 92020000 		.4byte	.LVL86-.Ltext0
 3372 00e7 0400     		.2byte	0x4
 3373 00e9 F3       		.byte	0xf3
 3374 00ea 01       		.uleb128 0x1
 3375 00eb 50       		.byte	0x50
 3376 00ec 9F       		.byte	0x9f
 3377 00ed 92020000 		.4byte	.LVL86-.Ltext0
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 89


 3378 00f1 94020000 		.4byte	.LVL87-.Ltext0
 3379 00f5 0100     		.2byte	0x1
 3380 00f7 50       		.byte	0x50
 3381 00f8 94020000 		.4byte	.LVL87-.Ltext0
 3382 00fc 9C020000 		.4byte	.LFE51-.Ltext0
 3383 0100 0400     		.2byte	0x4
 3384 0102 F3       		.byte	0xf3
 3385 0103 01       		.uleb128 0x1
 3386 0104 50       		.byte	0x50
 3387 0105 9F       		.byte	0x9f
 3388 0106 00000000 		.4byte	0
 3389 010a 00000000 		.4byte	0
 3390              	.LLST27:
 3391 010e 6C020000 		.4byte	.LVL80-.Ltext0
 3392 0112 76020000 		.4byte	.LVL81-.Ltext0
 3393 0116 0100     		.2byte	0x1
 3394 0118 50       		.byte	0x50
 3395 0119 76020000 		.4byte	.LVL81-.Ltext0
 3396 011d 7A020000 		.4byte	.LVL82-.Ltext0
 3397 0121 0400     		.2byte	0x4
 3398 0123 F3       		.byte	0xf3
 3399 0124 01       		.uleb128 0x1
 3400 0125 50       		.byte	0x50
 3401 0126 9F       		.byte	0x9f
 3402 0127 7A020000 		.4byte	.LVL82-.Ltext0
 3403 012b 7C020000 		.4byte	.LVL83-.Ltext0
 3404 012f 0100     		.2byte	0x1
 3405 0131 50       		.byte	0x50
 3406 0132 7C020000 		.4byte	.LVL83-.Ltext0
 3407 0136 84020000 		.4byte	.LFE50-.Ltext0
 3408 013a 0400     		.2byte	0x4
 3409 013c F3       		.byte	0xf3
 3410 013d 01       		.uleb128 0x1
 3411 013e 50       		.byte	0x50
 3412 013f 9F       		.byte	0x9f
 3413 0140 00000000 		.4byte	0
 3414 0144 00000000 		.4byte	0
 3415              	.LLST26:
 3416 0148 54020000 		.4byte	.LVL76-.Ltext0
 3417 014c 5E020000 		.4byte	.LVL77-.Ltext0
 3418 0150 0100     		.2byte	0x1
 3419 0152 50       		.byte	0x50
 3420 0153 5E020000 		.4byte	.LVL77-.Ltext0
 3421 0157 62020000 		.4byte	.LVL78-.Ltext0
 3422 015b 0400     		.2byte	0x4
 3423 015d F3       		.byte	0xf3
 3424 015e 01       		.uleb128 0x1
 3425 015f 50       		.byte	0x50
 3426 0160 9F       		.byte	0x9f
 3427 0161 62020000 		.4byte	.LVL78-.Ltext0
 3428 0165 64020000 		.4byte	.LVL79-.Ltext0
 3429 0169 0100     		.2byte	0x1
 3430 016b 50       		.byte	0x50
 3431 016c 64020000 		.4byte	.LVL79-.Ltext0
 3432 0170 6C020000 		.4byte	.LFE49-.Ltext0
 3433 0174 0400     		.2byte	0x4
 3434 0176 F3       		.byte	0xf3
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 90


 3435 0177 01       		.uleb128 0x1
 3436 0178 50       		.byte	0x50
 3437 0179 9F       		.byte	0x9f
 3438 017a 00000000 		.4byte	0
 3439 017e 00000000 		.4byte	0
 3440              	.LLST21:
 3441 0182 C8010000 		.4byte	.LFB48-.Ltext0
 3442 0186 CC010000 		.4byte	.LCFI2-.Ltext0
 3443 018a 0200     		.2byte	0x2
 3444 018c 7D       		.byte	0x7d
 3445 018d 00       		.sleb128 0
 3446 018e CC010000 		.4byte	.LCFI2-.Ltext0
 3447 0192 28020000 		.4byte	.LCFI3-.Ltext0
 3448 0196 0200     		.2byte	0x2
 3449 0198 7D       		.byte	0x7d
 3450 0199 04       		.sleb128 4
 3451 019a 28020000 		.4byte	.LCFI3-.Ltext0
 3452 019e 38020000 		.4byte	.LCFI4-.Ltext0
 3453 01a2 0200     		.2byte	0x2
 3454 01a4 7D       		.byte	0x7d
 3455 01a5 00       		.sleb128 0
 3456 01a6 38020000 		.4byte	.LCFI4-.Ltext0
 3457 01aa 54020000 		.4byte	.LFE48-.Ltext0
 3458 01ae 0200     		.2byte	0x2
 3459 01b0 7D       		.byte	0x7d
 3460 01b1 04       		.sleb128 4
 3461 01b2 00000000 		.4byte	0
 3462 01b6 00000000 		.4byte	0
 3463              	.LLST22:
 3464 01ba C8010000 		.4byte	.LVL48-.Ltext0
 3465 01be CE010000 		.4byte	.LVL49-.Ltext0
 3466 01c2 0200     		.2byte	0x2
 3467 01c4 30       		.byte	0x30
 3468 01c5 9F       		.byte	0x9f
 3469 01c6 CE010000 		.4byte	.LVL49-.Ltext0
 3470 01ca D2010000 		.4byte	.LVL50-.Ltext0
 3471 01ce 0500     		.2byte	0x5
 3472 01d0 73       		.byte	0x73
 3473 01d1 00       		.sleb128 0
 3474 01d2 3C       		.byte	0x3c
 3475 01d3 1A       		.byte	0x1a
 3476 01d4 9F       		.byte	0x9f
 3477 01d5 D2010000 		.4byte	.LVL50-.Ltext0
 3478 01d9 D8010000 		.4byte	.LVL51-.Ltext0
 3479 01dd 0100     		.2byte	0x1
 3480 01df 53       		.byte	0x53
 3481 01e0 F6010000 		.4byte	.LVL57-.Ltext0
 3482 01e4 F8010000 		.4byte	.LVL58-.Ltext0
 3483 01e8 0100     		.2byte	0x1
 3484 01ea 53       		.byte	0x53
 3485 01eb 00020000 		.4byte	.LVL60-.Ltext0
 3486 01ef 04020000 		.4byte	.LVL61-.Ltext0
 3487 01f3 0600     		.2byte	0x6
 3488 01f5 74       		.byte	0x74
 3489 01f6 00       		.sleb128 0
 3490 01f7 08       		.byte	0x8
 3491 01f8 F0       		.byte	0xf0
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 91


 3492 01f9 1A       		.byte	0x1a
 3493 01fa 9F       		.byte	0x9f
 3494 01fb 04020000 		.4byte	.LVL61-.Ltext0
 3495 01ff 06020000 		.4byte	.LVL62-.Ltext0
 3496 0203 0100     		.2byte	0x1
 3497 0205 54       		.byte	0x54
 3498 0206 0C020000 		.4byte	.LVL63-.Ltext0
 3499 020a 10020000 		.4byte	.LVL64-.Ltext0
 3500 020e 0700     		.2byte	0x7
 3501 0210 74       		.byte	0x74
 3502 0211 00       		.sleb128 0
 3503 0212 0A       		.byte	0xa
 3504 0213 0007     		.2byte	0x700
 3505 0215 1A       		.byte	0x1a
 3506 0216 9F       		.byte	0x9f
 3507 0217 10020000 		.4byte	.LVL64-.Ltext0
 3508 021b 12020000 		.4byte	.LVL65-.Ltext0
 3509 021f 0100     		.2byte	0x1
 3510 0221 54       		.byte	0x54
 3511 0222 1A020000 		.4byte	.LVL67-.Ltext0
 3512 0226 1E020000 		.4byte	.LVL68-.Ltext0
 3513 022a 0700     		.2byte	0x7
 3514 022c 74       		.byte	0x74
 3515 022d 00       		.sleb128 0
 3516 022e 0A       		.byte	0xa
 3517 022f 0038     		.2byte	0x3800
 3518 0231 1A       		.byte	0x1a
 3519 0232 9F       		.byte	0x9f
 3520 0233 1E020000 		.4byte	.LVL68-.Ltext0
 3521 0237 20020000 		.4byte	.LVL69-.Ltext0
 3522 023b 0100     		.2byte	0x1
 3523 023d 54       		.byte	0x54
 3524 023e 26020000 		.4byte	.LVL70-.Ltext0
 3525 0242 2C020000 		.4byte	.LVL72-.Ltext0
 3526 0246 0700     		.2byte	0x7
 3527 0248 71       		.byte	0x71
 3528 0249 00       		.sleb128 0
 3529 024a 0A       		.byte	0xa
 3530 024b 00C0     		.2byte	0xc000
 3531 024d 1A       		.byte	0x1a
 3532 024e 9F       		.byte	0x9f
 3533 024f 2C020000 		.4byte	.LVL72-.Ltext0
 3534 0253 38020000 		.4byte	.LVL74-.Ltext0
 3535 0257 0100     		.2byte	0x1
 3536 0259 51       		.byte	0x51
 3537 025a 00000000 		.4byte	0
 3538 025e 00000000 		.4byte	0
 3539              	.LLST23:
 3540 0262 C8010000 		.4byte	.LVL48-.Ltext0
 3541 0266 D8010000 		.4byte	.LVL51-.Ltext0
 3542 026a 0200     		.2byte	0x2
 3543 026c 30       		.byte	0x30
 3544 026d 9F       		.byte	0x9f
 3545 026e D8010000 		.4byte	.LVL51-.Ltext0
 3546 0272 DE010000 		.4byte	.LVL53-.Ltext0
 3547 0276 0700     		.2byte	0x7
 3548 0278 73       		.byte	0x73
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 92


 3549 0279 00       		.sleb128 0
 3550 027a 4E       		.byte	0x4e
 3551 027b 41       		.byte	0x41
 3552 027c 24       		.byte	0x24
 3553 027d 1A       		.byte	0x1a
 3554 027e 9F       		.byte	0x9f
 3555 027f E4010000 		.4byte	.LVL55-.Ltext0
 3556 0283 F2010000 		.4byte	.LVL56-.Ltext0
 3557 0287 0100     		.2byte	0x1
 3558 0289 53       		.byte	0x53
 3559 028a F6010000 		.4byte	.LVL57-.Ltext0
 3560 028e FA010000 		.4byte	.LVL59-.Ltext0
 3561 0292 0200     		.2byte	0x2
 3562 0294 30       		.byte	0x30
 3563 0295 9F       		.byte	0x9f
 3564 0296 38020000 		.4byte	.LVL74-.Ltext0
 3565 029a 3E020000 		.4byte	.LVL75-.Ltext0
 3566 029e 0100     		.2byte	0x1
 3567 02a0 53       		.byte	0x53
 3568 02a1 00000000 		.4byte	0
 3569 02a5 00000000 		.4byte	0
 3570              	.LLST24:
 3571 02a9 C8010000 		.4byte	.LVL48-.Ltext0
 3572 02ad DA010000 		.4byte	.LVL52-.Ltext0
 3573 02b1 0200     		.2byte	0x2
 3574 02b3 30       		.byte	0x30
 3575 02b4 9F       		.byte	0x9f
 3576 02b5 DA010000 		.4byte	.LVL52-.Ltext0
 3577 02b9 E0010000 		.4byte	.LVL54-.Ltext0
 3578 02bd 0700     		.2byte	0x7
 3579 02bf 71       		.byte	0x71
 3580 02c0 00       		.sleb128 0
 3581 02c1 40       		.byte	0x40
 3582 02c2 3C       		.byte	0x3c
 3583 02c3 24       		.byte	0x24
 3584 02c4 1A       		.byte	0x1a
 3585 02c5 9F       		.byte	0x9f
 3586 02c6 F6010000 		.4byte	.LVL57-.Ltext0
 3587 02ca FA010000 		.4byte	.LVL59-.Ltext0
 3588 02ce 0200     		.2byte	0x2
 3589 02d0 30       		.byte	0x30
 3590 02d1 9F       		.byte	0x9f
 3591 02d2 00000000 		.4byte	0
 3592 02d6 00000000 		.4byte	0
 3593              	.LLST25:
 3594 02da C8010000 		.4byte	.LVL48-.Ltext0
 3595 02de 06020000 		.4byte	.LVL62-.Ltext0
 3596 02e2 0200     		.2byte	0x2
 3597 02e4 30       		.byte	0x30
 3598 02e5 9F       		.byte	0x9f
 3599 02e6 06020000 		.4byte	.LVL62-.Ltext0
 3600 02ea 0C020000 		.4byte	.LVL63-.Ltext0
 3601 02ee 0100     		.2byte	0x1
 3602 02f0 54       		.byte	0x54
 3603 02f1 12020000 		.4byte	.LVL65-.Ltext0
 3604 02f5 16020000 		.4byte	.LVL66-.Ltext0
 3605 02f9 0100     		.2byte	0x1
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 93


 3606 02fb 54       		.byte	0x54
 3607 02fc 20020000 		.4byte	.LVL69-.Ltext0
 3608 0300 28020000 		.4byte	.LVL71-.Ltext0
 3609 0304 0100     		.2byte	0x1
 3610 0306 54       		.byte	0x54
 3611 0307 30020000 		.4byte	.LVL73-.Ltext0
 3612 030b 38020000 		.4byte	.LVL74-.Ltext0
 3613 030f 0100     		.2byte	0x1
 3614 0311 52       		.byte	0x52
 3615 0312 38020000 		.4byte	.LVL74-.Ltext0
 3616 0316 54020000 		.4byte	.LFE48-.Ltext0
 3617 031a 0200     		.2byte	0x2
 3618 031c 30       		.byte	0x30
 3619 031d 9F       		.byte	0x9f
 3620 031e 00000000 		.4byte	0
 3621 0322 00000000 		.4byte	0
 3622              	.LLST20:
 3623 0326 AC010000 		.4byte	.LVL45-.Ltext0
 3624 032a B2010000 		.4byte	.LVL46-.Ltext0
 3625 032e 0100     		.2byte	0x1
 3626 0330 50       		.byte	0x50
 3627 0331 B2010000 		.4byte	.LVL46-.Ltext0
 3628 0335 BC010000 		.4byte	.LFE46-.Ltext0
 3629 0339 0400     		.2byte	0x4
 3630 033b F3       		.byte	0xf3
 3631 033c 01       		.uleb128 0x1
 3632 033d 50       		.byte	0x50
 3633 033e 9F       		.byte	0x9f
 3634 033f 00000000 		.4byte	0
 3635 0343 00000000 		.4byte	0
 3636              	.LLST18:
 3637 0347 6C010000 		.4byte	.LVL39-.Ltext0
 3638 034b 76010000 		.4byte	.LVL42-.Ltext0
 3639 034f 0100     		.2byte	0x1
 3640 0351 50       		.byte	0x50
 3641 0352 76010000 		.4byte	.LVL42-.Ltext0
 3642 0356 80010000 		.4byte	.LFE43-.Ltext0
 3643 035a 0400     		.2byte	0x4
 3644 035c F3       		.byte	0xf3
 3645 035d 01       		.uleb128 0x1
 3646 035e 50       		.byte	0x50
 3647 035f 9F       		.byte	0x9f
 3648 0360 00000000 		.4byte	0
 3649 0364 00000000 		.4byte	0
 3650              	.LLST19:
 3651 0368 6C010000 		.4byte	.LVL39-.Ltext0
 3652 036c 70010000 		.4byte	.LVL40-.Ltext0
 3653 0370 0200     		.2byte	0x2
 3654 0372 30       		.byte	0x30
 3655 0373 9F       		.byte	0x9f
 3656 0374 70010000 		.4byte	.LVL40-.Ltext0
 3657 0378 76010000 		.4byte	.LVL42-.Ltext0
 3658 037c 0100     		.2byte	0x1
 3659 037e 53       		.byte	0x53
 3660 037f 76010000 		.4byte	.LVL42-.Ltext0
 3661 0383 80010000 		.4byte	.LFE43-.Ltext0
 3662 0387 0100     		.2byte	0x1
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 94


 3663 0389 50       		.byte	0x50
 3664 038a 00000000 		.4byte	0
 3665 038e 00000000 		.4byte	0
 3666              	.LLST17:
 3667 0392 48010000 		.4byte	.LVL34-.Ltext0
 3668 0396 52010000 		.4byte	.LVL35-.Ltext0
 3669 039a 0100     		.2byte	0x1
 3670 039c 50       		.byte	0x50
 3671 039d 52010000 		.4byte	.LVL35-.Ltext0
 3672 03a1 56010000 		.4byte	.LVL36-.Ltext0
 3673 03a5 0400     		.2byte	0x4
 3674 03a7 F3       		.byte	0xf3
 3675 03a8 01       		.uleb128 0x1
 3676 03a9 50       		.byte	0x50
 3677 03aa 9F       		.byte	0x9f
 3678 03ab 56010000 		.4byte	.LVL36-.Ltext0
 3679 03af 58010000 		.4byte	.LVL37-.Ltext0
 3680 03b3 0100     		.2byte	0x1
 3681 03b5 50       		.byte	0x50
 3682 03b6 58010000 		.4byte	.LVL37-.Ltext0
 3683 03ba 60010000 		.4byte	.LFE41-.Ltext0
 3684 03be 0400     		.2byte	0x4
 3685 03c0 F3       		.byte	0xf3
 3686 03c1 01       		.uleb128 0x1
 3687 03c2 50       		.byte	0x50
 3688 03c3 9F       		.byte	0x9f
 3689 03c4 00000000 		.4byte	0
 3690 03c8 00000000 		.4byte	0
 3691              	.LLST15:
 3692 03cc 34010000 		.4byte	.LVL30-.Ltext0
 3693 03d0 40010000 		.4byte	.LVL33-.Ltext0
 3694 03d4 0100     		.2byte	0x1
 3695 03d6 50       		.byte	0x50
 3696 03d7 40010000 		.4byte	.LVL33-.Ltext0
 3697 03db 48010000 		.4byte	.LFE40-.Ltext0
 3698 03df 0400     		.2byte	0x4
 3699 03e1 F3       		.byte	0xf3
 3700 03e2 01       		.uleb128 0x1
 3701 03e3 50       		.byte	0x50
 3702 03e4 9F       		.byte	0x9f
 3703 03e5 00000000 		.4byte	0
 3704 03e9 00000000 		.4byte	0
 3705              	.LLST16:
 3706 03ed 34010000 		.4byte	.LVL30-.Ltext0
 3707 03f1 38010000 		.4byte	.LVL31-.Ltext0
 3708 03f5 0200     		.2byte	0x2
 3709 03f7 30       		.byte	0x30
 3710 03f8 9F       		.byte	0x9f
 3711 03f9 38010000 		.4byte	.LVL31-.Ltext0
 3712 03fd 40010000 		.4byte	.LVL33-.Ltext0
 3713 0401 0100     		.2byte	0x1
 3714 0403 53       		.byte	0x53
 3715 0404 40010000 		.4byte	.LVL33-.Ltext0
 3716 0408 48010000 		.4byte	.LFE40-.Ltext0
 3717 040c 0100     		.2byte	0x1
 3718 040e 50       		.byte	0x50
 3719 040f 00000000 		.4byte	0
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 95


 3720 0413 00000000 		.4byte	0
 3721              	.LLST13:
 3722 0417 20010000 		.4byte	.LVL26-.Ltext0
 3723 041b 2A010000 		.4byte	.LVL29-.Ltext0
 3724 041f 0100     		.2byte	0x1
 3725 0421 50       		.byte	0x50
 3726 0422 2A010000 		.4byte	.LVL29-.Ltext0
 3727 0426 34010000 		.4byte	.LFE39-.Ltext0
 3728 042a 0400     		.2byte	0x4
 3729 042c F3       		.byte	0xf3
 3730 042d 01       		.uleb128 0x1
 3731 042e 50       		.byte	0x50
 3732 042f 9F       		.byte	0x9f
 3733 0430 00000000 		.4byte	0
 3734 0434 00000000 		.4byte	0
 3735              	.LLST14:
 3736 0438 20010000 		.4byte	.LVL26-.Ltext0
 3737 043c 24010000 		.4byte	.LVL27-.Ltext0
 3738 0440 0200     		.2byte	0x2
 3739 0442 30       		.byte	0x30
 3740 0443 9F       		.byte	0x9f
 3741 0444 24010000 		.4byte	.LVL27-.Ltext0
 3742 0448 2A010000 		.4byte	.LVL29-.Ltext0
 3743 044c 0100     		.2byte	0x1
 3744 044e 53       		.byte	0x53
 3745 044f 2A010000 		.4byte	.LVL29-.Ltext0
 3746 0453 34010000 		.4byte	.LFE39-.Ltext0
 3747 0457 0100     		.2byte	0x1
 3748 0459 50       		.byte	0x50
 3749 045a 00000000 		.4byte	0
 3750 045e 00000000 		.4byte	0
 3751              	.LLST11:
 3752 0462 0C010000 		.4byte	.LVL22-.Ltext0
 3753 0466 16010000 		.4byte	.LVL25-.Ltext0
 3754 046a 0100     		.2byte	0x1
 3755 046c 50       		.byte	0x50
 3756 046d 16010000 		.4byte	.LVL25-.Ltext0
 3757 0471 20010000 		.4byte	.LFE38-.Ltext0
 3758 0475 0400     		.2byte	0x4
 3759 0477 F3       		.byte	0xf3
 3760 0478 01       		.uleb128 0x1
 3761 0479 50       		.byte	0x50
 3762 047a 9F       		.byte	0x9f
 3763 047b 00000000 		.4byte	0
 3764 047f 00000000 		.4byte	0
 3765              	.LLST12:
 3766 0483 0C010000 		.4byte	.LVL22-.Ltext0
 3767 0487 10010000 		.4byte	.LVL23-.Ltext0
 3768 048b 0200     		.2byte	0x2
 3769 048d 30       		.byte	0x30
 3770 048e 9F       		.byte	0x9f
 3771 048f 10010000 		.4byte	.LVL23-.Ltext0
 3772 0493 16010000 		.4byte	.LVL25-.Ltext0
 3773 0497 0100     		.2byte	0x1
 3774 0499 53       		.byte	0x53
 3775 049a 16010000 		.4byte	.LVL25-.Ltext0
 3776 049e 20010000 		.4byte	.LFE38-.Ltext0
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 96


 3777 04a2 0100     		.2byte	0x1
 3778 04a4 50       		.byte	0x50
 3779 04a5 00000000 		.4byte	0
 3780 04a9 00000000 		.4byte	0
 3781              	.LLST9:
 3782 04ad E8000000 		.4byte	.LVL18-.Ltext0
 3783 04b1 F2000000 		.4byte	.LVL21-.Ltext0
 3784 04b5 0100     		.2byte	0x1
 3785 04b7 50       		.byte	0x50
 3786 04b8 F2000000 		.4byte	.LVL21-.Ltext0
 3787 04bc FC000000 		.4byte	.LFE36-.Ltext0
 3788 04c0 0400     		.2byte	0x4
 3789 04c2 F3       		.byte	0xf3
 3790 04c3 01       		.uleb128 0x1
 3791 04c4 50       		.byte	0x50
 3792 04c5 9F       		.byte	0x9f
 3793 04c6 00000000 		.4byte	0
 3794 04ca 00000000 		.4byte	0
 3795              	.LLST10:
 3796 04ce E8000000 		.4byte	.LVL18-.Ltext0
 3797 04d2 EC000000 		.4byte	.LVL19-.Ltext0
 3798 04d6 0200     		.2byte	0x2
 3799 04d8 30       		.byte	0x30
 3800 04d9 9F       		.byte	0x9f
 3801 04da EC000000 		.4byte	.LVL19-.Ltext0
 3802 04de F2000000 		.4byte	.LVL21-.Ltext0
 3803 04e2 0100     		.2byte	0x1
 3804 04e4 53       		.byte	0x53
 3805 04e5 F2000000 		.4byte	.LVL21-.Ltext0
 3806 04e9 FC000000 		.4byte	.LFE36-.Ltext0
 3807 04ed 0100     		.2byte	0x1
 3808 04ef 50       		.byte	0x50
 3809 04f0 00000000 		.4byte	0
 3810 04f4 00000000 		.4byte	0
 3811              	.LLST7:
 3812 04f8 C8000000 		.4byte	.LVL12-.Ltext0
 3813 04fc D2000000 		.4byte	.LVL15-.Ltext0
 3814 0500 0100     		.2byte	0x1
 3815 0502 51       		.byte	0x51
 3816 0503 D2000000 		.4byte	.LVL15-.Ltext0
 3817 0507 DC000000 		.4byte	.LFE34-.Ltext0
 3818 050b 0400     		.2byte	0x4
 3819 050d F3       		.byte	0xf3
 3820 050e 01       		.uleb128 0x1
 3821 050f 51       		.byte	0x51
 3822 0510 9F       		.byte	0x9f
 3823 0511 00000000 		.4byte	0
 3824 0515 00000000 		.4byte	0
 3825              	.LLST8:
 3826 0519 C8000000 		.4byte	.LVL12-.Ltext0
 3827 051d CC000000 		.4byte	.LVL13-.Ltext0
 3828 0521 0200     		.2byte	0x2
 3829 0523 30       		.byte	0x30
 3830 0524 9F       		.byte	0x9f
 3831 0525 CC000000 		.4byte	.LVL13-.Ltext0
 3832 0529 D0000000 		.4byte	.LVL14-.Ltext0
 3833 052d 0900     		.2byte	0x9
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 97


 3834 052f 73       		.byte	0x73
 3835 0530 00       		.sleb128 0
 3836 0531 11       		.byte	0x11
 3837 0532 FFFF837E 		.sleb128 -4128769
 3838 0536 1A       		.byte	0x1a
 3839 0537 9F       		.byte	0x9f
 3840 0538 D0000000 		.4byte	.LVL14-.Ltext0
 3841 053c D4000000 		.4byte	.LVL16-.Ltext0
 3842 0540 0100     		.2byte	0x1
 3843 0542 53       		.byte	0x53
 3844 0543 D4000000 		.4byte	.LVL16-.Ltext0
 3845 0547 DC000000 		.4byte	.LFE34-.Ltext0
 3846 054b 0100     		.2byte	0x1
 3847 054d 51       		.byte	0x51
 3848 054e 00000000 		.4byte	0
 3849 0552 00000000 		.4byte	0
 3850              	.LLST5:
 3851 0556 A8000000 		.4byte	.LVL7-.Ltext0
 3852 055a B4000000 		.4byte	.LVL10-.Ltext0
 3853 055e 0100     		.2byte	0x1
 3854 0560 50       		.byte	0x50
 3855 0561 B4000000 		.4byte	.LVL10-.Ltext0
 3856 0565 BC000000 		.4byte	.LFE32-.Ltext0
 3857 0569 0400     		.2byte	0x4
 3858 056b F3       		.byte	0xf3
 3859 056c 01       		.uleb128 0x1
 3860 056d 50       		.byte	0x50
 3861 056e 9F       		.byte	0x9f
 3862 056f 00000000 		.4byte	0
 3863 0573 00000000 		.4byte	0
 3864              	.LLST6:
 3865 0577 A8000000 		.4byte	.LVL7-.Ltext0
 3866 057b AC000000 		.4byte	.LVL8-.Ltext0
 3867 057f 0200     		.2byte	0x2
 3868 0581 30       		.byte	0x30
 3869 0582 9F       		.byte	0x9f
 3870 0583 AC000000 		.4byte	.LVL8-.Ltext0
 3871 0587 B4000000 		.4byte	.LVL10-.Ltext0
 3872 058b 0100     		.2byte	0x1
 3873 058d 53       		.byte	0x53
 3874 058e B4000000 		.4byte	.LVL10-.Ltext0
 3875 0592 BC000000 		.4byte	.LFE32-.Ltext0
 3876 0596 0100     		.2byte	0x1
 3877 0598 50       		.byte	0x50
 3878 0599 00000000 		.4byte	0
 3879 059d 00000000 		.4byte	0
 3880              	.LLST0:
 3881 05a1 78000000 		.4byte	.LFB31-.Ltext0
 3882 05a5 7C000000 		.4byte	.LCFI0-.Ltext0
 3883 05a9 0200     		.2byte	0x2
 3884 05ab 7D       		.byte	0x7d
 3885 05ac 00       		.sleb128 0
 3886 05ad 7C000000 		.4byte	.LCFI0-.Ltext0
 3887 05b1 A2000000 		.4byte	.LCFI1-.Ltext0
 3888 05b5 0200     		.2byte	0x2
 3889 05b7 7D       		.byte	0x7d
 3890 05b8 08       		.sleb128 8
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 98


 3891 05b9 A2000000 		.4byte	.LCFI1-.Ltext0
 3892 05bd A8000000 		.4byte	.LFE31-.Ltext0
 3893 05c1 0200     		.2byte	0x2
 3894 05c3 7D       		.byte	0x7d
 3895 05c4 00       		.sleb128 0
 3896 05c5 00000000 		.4byte	0
 3897 05c9 00000000 		.4byte	0
 3898              	.LLST1:
 3899 05cd 80000000 		.4byte	.LVL1-.Ltext0
 3900 05d1 9C000000 		.4byte	.LVL5-.Ltext0
 3901 05d5 0200     		.2byte	0x2
 3902 05d7 30       		.byte	0x30
 3903 05d8 9F       		.byte	0x9f
 3904 05d9 9C000000 		.4byte	.LVL5-.Ltext0
 3905 05dd A0000000 		.4byte	.LVL6-.Ltext0
 3906 05e1 0500     		.2byte	0x5
 3907 05e3 70       		.byte	0x70
 3908 05e4 00       		.sleb128 0
 3909 05e5 41       		.byte	0x41
 3910 05e6 25       		.byte	0x25
 3911 05e7 9F       		.byte	0x9f
 3912 05e8 00000000 		.4byte	0
 3913 05ec 00000000 		.4byte	0
 3914              	.LLST2:
 3915 05f0 82000000 		.4byte	.LVL2-.Ltext0
 3916 05f4 88000000 		.4byte	.LVL3-.Ltext0
 3917 05f8 0100     		.2byte	0x1
 3918 05fa 53       		.byte	0x53
 3919 05fb 00000000 		.4byte	0
 3920 05ff 00000000 		.4byte	0
 3921              	.LLST3:
 3922 0603 98000000 		.4byte	.LVL4-.Ltext0
 3923 0607 9C000000 		.4byte	.LVL5-.Ltext0
 3924 060b 0200     		.2byte	0x2
 3925 060d 31       		.byte	0x31
 3926 060e 9F       		.byte	0x9f
 3927 060f 9C000000 		.4byte	.LVL5-.Ltext0
 3928 0613 A8000000 		.4byte	.LFE31-.Ltext0
 3929 0617 0200     		.2byte	0x2
 3930 0619 41       		.byte	0x41
 3931 061a 9F       		.byte	0x9f
 3932 061b 00000000 		.4byte	0
 3933 061f 00000000 		.4byte	0
 3934              	.LLST4:
 3935 0623 98000000 		.4byte	.LVL4-.Ltext0
 3936 0627 9C000000 		.4byte	.LVL5-.Ltext0
 3937 062b 0200     		.2byte	0x2
 3938 062d 30       		.byte	0x30
 3939 062e 9F       		.byte	0x9f
 3940 062f 9C000000 		.4byte	.LVL5-.Ltext0
 3941 0633 A0000000 		.4byte	.LVL6-.Ltext0
 3942 0637 0100     		.2byte	0x1
 3943 0639 50       		.byte	0x50
 3944 063a 00000000 		.4byte	0
 3945 063e 00000000 		.4byte	0
 3946              	.LLST31:
 3947 0642 F0020000 		.4byte	.LVL99-.Ltext0
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 99


 3948 0646 FE020000 		.4byte	.LVL102-.Ltext0
 3949 064a 0100     		.2byte	0x1
 3950 064c 50       		.byte	0x50
 3951 064d FE020000 		.4byte	.LVL102-.Ltext0
 3952 0651 0E030000 		.4byte	.LVL105-.Ltext0
 3953 0655 0400     		.2byte	0x4
 3954 0657 F3       		.byte	0xf3
 3955 0658 01       		.uleb128 0x1
 3956 0659 50       		.byte	0x50
 3957 065a 9F       		.byte	0x9f
 3958 065b 0E030000 		.4byte	.LVL105-.Ltext0
 3959 065f 14030000 		.4byte	.LVL107-.Ltext0
 3960 0663 0100     		.2byte	0x1
 3961 0665 50       		.byte	0x50
 3962 0666 14030000 		.4byte	.LVL107-.Ltext0
 3963 066a 24030000 		.4byte	.LFE57-.Ltext0
 3964 066e 0400     		.2byte	0x4
 3965 0670 F3       		.byte	0xf3
 3966 0671 01       		.uleb128 0x1
 3967 0672 50       		.byte	0x50
 3968 0673 9F       		.byte	0x9f
 3969 0674 00000000 		.4byte	0
 3970 0678 00000000 		.4byte	0
 3971              	.LLST32:
 3972 067c F0020000 		.4byte	.LVL99-.Ltext0
 3973 0680 F2020000 		.4byte	.LVL100-.Ltext0
 3974 0684 0200     		.2byte	0x2
 3975 0686 30       		.byte	0x30
 3976 0687 9F       		.byte	0x9f
 3977 0688 F2020000 		.4byte	.LVL100-.Ltext0
 3978 068c FA020000 		.4byte	.LVL101-.Ltext0
 3979 0690 0600     		.2byte	0x6
 3980 0692 73       		.byte	0x73
 3981 0693 00       		.sleb128 0
 3982 0694 08       		.byte	0x8
 3983 0695 FF       		.byte	0xff
 3984 0696 1A       		.byte	0x1a
 3985 0697 9F       		.byte	0x9f
 3986 0698 FA020000 		.4byte	.LVL101-.Ltext0
 3987 069c FE020000 		.4byte	.LVL102-.Ltext0
 3988 06a0 0800     		.2byte	0x8
 3989 06a2 70       		.byte	0x70
 3990 06a3 00       		.sleb128 0
 3991 06a4 35       		.byte	0x35
 3992 06a5 25       		.byte	0x25
 3993 06a6 08       		.byte	0x8
 3994 06a7 FF       		.byte	0xff
 3995 06a8 1A       		.byte	0x1a
 3996 06a9 9F       		.byte	0x9f
 3997 06aa 0E030000 		.4byte	.LVL105-.Ltext0
 3998 06ae 10030000 		.4byte	.LVL106-.Ltext0
 3999 06b2 0600     		.2byte	0x6
 4000 06b4 73       		.byte	0x73
 4001 06b5 00       		.sleb128 0
 4002 06b6 08       		.byte	0x8
 4003 06b7 FF       		.byte	0xff
 4004 06b8 1A       		.byte	0x1a
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 100


 4005 06b9 9F       		.byte	0x9f
 4006 06ba 10030000 		.4byte	.LVL106-.Ltext0
 4007 06be 14030000 		.4byte	.LVL107-.Ltext0
 4008 06c2 0800     		.2byte	0x8
 4009 06c4 70       		.byte	0x70
 4010 06c5 00       		.sleb128 0
 4011 06c6 35       		.byte	0x35
 4012 06c7 25       		.byte	0x25
 4013 06c8 08       		.byte	0x8
 4014 06c9 FF       		.byte	0xff
 4015 06ca 1A       		.byte	0x1a
 4016 06cb 9F       		.byte	0x9f
 4017 06cc 00000000 		.4byte	0
 4018 06d0 00000000 		.4byte	0
 4019              	.LLST33:
 4020 06d4 F0020000 		.4byte	.LVL99-.Ltext0
 4021 06d8 02030000 		.4byte	.LVL103-.Ltext0
 4022 06dc 0200     		.2byte	0x2
 4023 06de 30       		.byte	0x30
 4024 06df 9F       		.byte	0x9f
 4025 06e0 02030000 		.4byte	.LVL103-.Ltext0
 4026 06e4 0E030000 		.4byte	.LVL105-.Ltext0
 4027 06e8 0100     		.2byte	0x1
 4028 06ea 53       		.byte	0x53
 4029 06eb 0E030000 		.4byte	.LVL105-.Ltext0
 4030 06ef 16030000 		.4byte	.LVL108-.Ltext0
 4031 06f3 0200     		.2byte	0x2
 4032 06f5 30       		.byte	0x30
 4033 06f6 9F       		.byte	0x9f
 4034 06f7 16030000 		.4byte	.LVL108-.Ltext0
 4035 06fb 24030000 		.4byte	.LFE57-.Ltext0
 4036 06ff 0100     		.2byte	0x1
 4037 0701 53       		.byte	0x53
 4038 0702 00000000 		.4byte	0
 4039 0706 00000000 		.4byte	0
 4040              	.LLST34:
 4041 070a F0020000 		.4byte	.LVL99-.Ltext0
 4042 070e 04030000 		.4byte	.LVL104-.Ltext0
 4043 0712 0200     		.2byte	0x2
 4044 0714 30       		.byte	0x30
 4045 0715 9F       		.byte	0x9f
 4046 0716 0E030000 		.4byte	.LVL105-.Ltext0
 4047 071a 16030000 		.4byte	.LVL108-.Ltext0
 4048 071e 0200     		.2byte	0x2
 4049 0720 30       		.byte	0x30
 4050 0721 9F       		.byte	0x9f
 4051 0722 00000000 		.4byte	0
 4052 0726 00000000 		.4byte	0
 4053              		.section	.debug_aranges,"",%progbits
 4054 0000 1C000000 		.4byte	0x1c
 4055 0004 0200     		.2byte	0x2
 4056 0006 00000000 		.4byte	.Ldebug_info0
 4057 000a 04       		.byte	0x4
 4058 000b 00       		.byte	0
 4059 000c 0000     		.2byte	0
 4060 000e 0000     		.2byte	0
 4061 0010 00000000 		.4byte	.Ltext0
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 101


 4062 0014 54030000 		.4byte	.Letext0-.Ltext0
 4063 0018 00000000 		.4byte	0
 4064 001c 00000000 		.4byte	0
 4065              		.section	.debug_ranges,"",%progbits
 4066              	.Ldebug_ranges0:
 4067 0000 7C000000 		.4byte	.LBB6-.Ltext0
 4068 0004 7E000000 		.4byte	.LBE6-.Ltext0
 4069 0008 80000000 		.4byte	.LBB10-.Ltext0
 4070 000c 86000000 		.4byte	.LBE10-.Ltext0
 4071 0010 90000000 		.4byte	.LBB11-.Ltext0
 4072 0014 92000000 		.4byte	.LBE11-.Ltext0
 4073 0018 00000000 		.4byte	0
 4074 001c 00000000 		.4byte	0
 4075              		.section	.debug_line,"",%progbits
 4076              	.Ldebug_line0:
 4077 0000 C0020000 		.section	.debug_str,"MS",%progbits,1
 4077      02002E01 
 4077      00000201 
 4077      FB0E0D00 
 4077      01010101 
 4078              	.LASF33:
 4079 0000 5243435F 		.ascii	"RCC_TypeDef\000"
 4079      54797065 
 4079      44656600 
 4080              	.LASF28:
 4081 000c 41504231 		.ascii	"APB1RSTR\000"
 4081      52535452 
 4081      00
 4082              	.LASF77:
 4083 0015 5243435F 		.ascii	"RCC_HCLK\000"
 4083      48434C4B 
 4083      00
 4084              	.LASF70:
 4085 001e 5243435F 		.ascii	"RCC_ADCCLKConfig\000"
 4085      41444343 
 4085      4C4B436F 
 4085      6E666967 
 4085      00
 4086              	.LASF45:
 4087 002f 5243435F 		.ascii	"RCC_ClearITPendingBit\000"
 4087      436C6561 
 4087      72495450 
 4087      656E6469 
 4087      6E674269 
 4088              	.LASF53:
 4089 0045 5243435F 		.ascii	"RCC_APB2PeriphResetCmd\000"
 4089      41504232 
 4089      50657269 
 4089      70685265 
 4089      73657443 
 4090              	.LASF69:
 4091 005c 5243435F 		.ascii	"RCC_LSE\000"
 4091      4C534500 
 4092              	.LASF90:
 4093 0064 5243435F 		.ascii	"RCC_GetITStatus\000"
 4093      47657449 
 4093      54537461 
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 102


 4093      74757300 
 4094              	.LASF32:
 4095 0074 42444352 		.ascii	"BDCR\000"
 4095      00
 4096              	.LASF54:
 4097 0079 5243435F 		.ascii	"RCC_APB2Periph\000"
 4097      41504232 
 4097      50657269 
 4097      706800
 4098              	.LASF71:
 4099 0088 5243435F 		.ascii	"RCC_PCLK2\000"
 4099      50434C4B 
 4099      3200
 4100              	.LASF9:
 4101 0092 6C6F6E67 		.ascii	"long long int\000"
 4101      206C6F6E 
 4101      6720696E 
 4101      7400
 4102              	.LASF7:
 4103 00a0 5F5F7569 		.ascii	"__uint32_t\000"
 4103      6E743332 
 4103      5F7400
 4104              	.LASF4:
 4105 00ab 5F5F7569 		.ascii	"__uint16_t\000"
 4105      6E743136 
 4105      5F7400
 4106              	.LASF83:
 4107 00b6 5243435F 		.ascii	"RCC_PLLCmd\000"
 4107      504C4C43 
 4107      6D6400
 4108              	.LASF39:
 4109 00c1 5243435F 		.ascii	"RCC_ClocksTypeDef\000"
 4109      436C6F63 
 4109      6B735479 
 4109      70654465 
 4109      6600
 4110              	.LASF86:
 4111 00d3 5243435F 		.ascii	"RCC_PLLMul\000"
 4111      504C4C4D 
 4111      756C00
 4112              	.LASF57:
 4113 00de 5243435F 		.ascii	"RCC_AHBPeriphClockCmd\000"
 4113      41484250 
 4113      65726970 
 4113      68436C6F 
 4113      636B436D 
 4114              	.LASF26:
 4115 00f4 43464752 		.ascii	"CFGR\000"
 4115      00
 4116              	.LASF21:
 4117 00f9 454E4142 		.ascii	"ENABLE\000"
 4117      4C4500
 4118              	.LASF35:
 4119 0100 48434C4B 		.ascii	"HCLK_Frequency\000"
 4119      5F467265 
 4119      7175656E 
 4119      637900
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 103


 4120              	.LASF52:
 4121 010f 5243435F 		.ascii	"RCC_APB1Periph\000"
 4121      41504231 
 4121      50657269 
 4121      706800
 4122              	.LASF12:
 4123 011e 75696E74 		.ascii	"uint8_t\000"
 4123      385F7400 
 4124              	.LASF31:
 4125 0126 41504231 		.ascii	"APB1ENR\000"
 4125      454E5200 
 4126              	.LASF63:
 4127 012e 70726573 		.ascii	"presc\000"
 4127      6300
 4128              	.LASF49:
 4129 0134 4E657753 		.ascii	"NewState\000"
 4129      74617465 
 4129      00
 4130              	.LASF46:
 4131 013d 5243435F 		.ascii	"RCC_MCOConfig\000"
 4131      4D434F43 
 4131      6F6E6669 
 4131      6700
 4132              	.LASF98:
 4133 014b 5243435F 		.ascii	"RCC_DeInit\000"
 4133      4465496E 
 4133      697400
 4134              	.LASF91:
 4135 0156 5243435F 		.ascii	"RCC_WaitForHSEStartUp\000"
 4135      57616974 
 4135      466F7248 
 4135      53455374 
 4135      61727455 
 4136              	.LASF20:
 4137 016c 44495341 		.ascii	"DISABLE\000"
 4137      424C4500 
 4138              	.LASF2:
 4139 0174 73686F72 		.ascii	"short int\000"
 4139      7420696E 
 4139      7400
 4140              	.LASF66:
 4141 017e 5243435F 		.ascii	"RCC_RTCCLKSource\000"
 4141      52544343 
 4141      4C4B536F 
 4141      75726365 
 4141      00
 4142              	.LASF24:
 4143 018f 53554343 		.ascii	"SUCCESS\000"
 4143      45535300 
 4144              	.LASF51:
 4145 0197 5243435F 		.ascii	"RCC_APB1PeriphResetCmd\000"
 4145      41504231 
 4145      50657269 
 4145      70685265 
 4145      73657443 
 4146              	.LASF84:
 4147 01ae 5243435F 		.ascii	"RCC_PLLConfig\000"
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 104


 4147      504C4C43 
 4147      6F6E6669 
 4147      6700
 4148              	.LASF19:
 4149 01bc 49545374 		.ascii	"ITStatus\000"
 4149      61747573 
 4149      00
 4150              	.LASF6:
 4151 01c5 6C6F6E67 		.ascii	"long int\000"
 4151      20696E74 
 4151      00
 4152              	.LASF25:
 4153 01ce 4572726F 		.ascii	"ErrorStatus\000"
 4153      72537461 
 4153      74757300 
 4154              	.LASF61:
 4155 01da 706C6C6D 		.ascii	"pllmull\000"
 4155      756C6C00 
 4156              	.LASF73:
 4157 01e2 5243435F 		.ascii	"RCC_USBCLKConfig\000"
 4157      55534243 
 4157      4C4B436F 
 4157      6E666967 
 4157      00
 4158              	.LASF67:
 4159 01f3 5243435F 		.ascii	"RCC_LSICmd\000"
 4159      4C534943 
 4159      6D6400
 4160              	.LASF104:
 4161 01fe 5243435F 		.ascii	"RCC_GetSYSCLKSource\000"
 4161      47657453 
 4161      5953434C 
 4161      4B536F75 
 4161      72636500 
 4162              	.LASF27:
 4163 0212 41504232 		.ascii	"APB2RSTR\000"
 4163      52535452 
 4163      00
 4164              	.LASF3:
 4165 021b 5F5F7569 		.ascii	"__uint8_t\000"
 4165      6E74385F 
 4165      7400
 4166              	.LASF23:
 4167 0225 4552524F 		.ascii	"ERROR\000"
 4167      5200
 4168              	.LASF62:
 4169 022b 706C6C73 		.ascii	"pllsource\000"
 4169      6F757263 
 4169      6500
 4170              	.LASF29:
 4171 0235 41484245 		.ascii	"AHBENR\000"
 4171      4E5200
 4172              	.LASF78:
 4173 023c 5243435F 		.ascii	"RCC_PCLK1Config\000"
 4173      50434C4B 
 4173      31436F6E 
 4173      66696700 
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 105


 4174              	.LASF72:
 4175 024c 746D7072 		.ascii	"tmpreg\000"
 4175      656700
 4176              	.LASF43:
 4177 0253 62697473 		.ascii	"bitstatus\000"
 4177      74617475 
 4177      7300
 4178              	.LASF44:
 4179 025d 73746174 		.ascii	"statusreg\000"
 4179      75737265 
 4179      6700
 4180              	.LASF55:
 4181 0267 5243435F 		.ascii	"RCC_APB1PeriphClockCmd\000"
 4181      41504231 
 4181      50657269 
 4181      7068436C 
 4181      6F636B43 
 4182              	.LASF1:
 4183 027e 756E7369 		.ascii	"unsigned char\000"
 4183      676E6564 
 4183      20636861 
 4183      7200
 4184              	.LASF30:
 4185 028c 41504232 		.ascii	"APB2ENR\000"
 4185      454E5200 
 4186              	.LASF92:
 4187 0294 53746172 		.ascii	"StartUpCounter\000"
 4187      74557043 
 4187      6F756E74 
 4187      657200
 4188              	.LASF0:
 4189 02a3 7369676E 		.ascii	"signed char\000"
 4189      65642063 
 4189      68617200 
 4190              	.LASF50:
 4191 02af 5243435F 		.ascii	"RCC_BackupResetCmd\000"
 4191      4261636B 
 4191      75705265 
 4191      73657443 
 4191      6D6400
 4192              	.LASF10:
 4193 02c2 6C6F6E67 		.ascii	"long long unsigned int\000"
 4193      206C6F6E 
 4193      6720756E 
 4193      7369676E 
 4193      65642069 
 4194              	.LASF14:
 4195 02d9 75696E74 		.ascii	"uint32_t\000"
 4195      33325F74 
 4195      00
 4196              	.LASF103:
 4197 02e2 5243435F 		.ascii	"RCC_FLAG\000"
 4197      464C4147 
 4197      00
 4198              	.LASF11:
 4199 02eb 756E7369 		.ascii	"unsigned int\000"
 4199      676E6564 
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 106


 4199      20696E74 
 4199      00
 4200              	.LASF85:
 4201 02f8 5243435F 		.ascii	"RCC_PLLSource\000"
 4201      504C4C53 
 4201      6F757263 
 4201      6500
 4202              	.LASF81:
 4203 0306 5243435F 		.ascii	"RCC_SYSCLKConfig\000"
 4203      53595343 
 4203      4C4B436F 
 4203      6E666967 
 4203      00
 4204              	.LASF102:
 4205 0317 5243435F 		.ascii	"RCC_GetFlagStatus\000"
 4205      47657446 
 4205      6C616753 
 4205      74617475 
 4205      7300
 4206              	.LASF65:
 4207 0329 5243435F 		.ascii	"RCC_RTCCLKConfig\000"
 4207      52544343 
 4207      4C4B436F 
 4207      6E666967 
 4207      00
 4208              	.LASF74:
 4209 033a 5243435F 		.ascii	"RCC_USBCLKSource\000"
 4209      55534243 
 4209      4C4B536F 
 4209      75726365 
 4209      00
 4210              	.LASF97:
 4211 034b 5243435F 		.ascii	"RCC_ClearFlag\000"
 4211      436C6561 
 4211      72466C61 
 4211      6700
 4212              	.LASF5:
 4213 0359 73686F72 		.ascii	"short unsigned int\000"
 4213      7420756E 
 4213      7369676E 
 4213      65642069 
 4213      6E7400
 4214              	.LASF93:
 4215 036c 73746174 		.ascii	"status\000"
 4215      757300
 4216              	.LASF80:
 4217 0373 5243435F 		.ascii	"RCC_SYSCLK\000"
 4217      53595343 
 4217      4C4B00
 4218              	.LASF94:
 4219 037e 48534553 		.ascii	"HSEStatus\000"
 4219      74617475 
 4219      7300
 4220              	.LASF13:
 4221 0388 75696E74 		.ascii	"uint16_t\000"
 4221      31365F74 
 4221      00
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 107


 4222              	.LASF38:
 4223 0391 41444343 		.ascii	"ADCCLK_Frequency\000"
 4223      4C4B5F46 
 4223      72657175 
 4223      656E6379 
 4223      00
 4224              	.LASF95:
 4225 03a2 5243435F 		.ascii	"RCC_HSEConfig\000"
 4225      48534543 
 4225      6F6E6669 
 4225      6700
 4226              	.LASF34:
 4227 03b0 53595343 		.ascii	"SYSCLK_Frequency\000"
 4227      4C4B5F46 
 4227      72657175 
 4227      656E6379 
 4227      00
 4228              	.LASF60:
 4229 03c1 5243435F 		.ascii	"RCC_Clocks\000"
 4229      436C6F63 
 4229      6B7300
 4230              	.LASF16:
 4231 03cc 53797374 		.ascii	"SystemCoreClock\000"
 4231      656D436F 
 4231      7265436C 
 4231      6F636B00 
 4232              	.LASF37:
 4233 03dc 50434C4B 		.ascii	"PCLK2_Frequency\000"
 4233      325F4672 
 4233      65717565 
 4233      6E637900 
 4234              	.LASF75:
 4235 03ec 5243435F 		.ascii	"RCC_ITConfig\000"
 4235      4954436F 
 4235      6E666967 
 4235      00
 4236              	.LASF56:
 4237 03f9 5243435F 		.ascii	"RCC_APB2PeriphClockCmd\000"
 4237      41504232 
 4237      50657269 
 4237      7068436C 
 4237      6F636B43 
 4238              	.LASF8:
 4239 0410 6C6F6E67 		.ascii	"long unsigned int\000"
 4239      20756E73 
 4239      69676E65 
 4239      6420696E 
 4239      7400
 4240              	.LASF96:
 4241 0422 5243435F 		.ascii	"RCC_HSE\000"
 4241      48534500 
 4242              	.LASF82:
 4243 042a 5243435F 		.ascii	"RCC_SYSCLKSource\000"
 4243      53595343 
 4243      4C4B536F 
 4243      75726365 
 4243      00
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 108


 4244              	.LASF101:
 4245 043b 473A5C55 		.ascii	"G:\\Users\\Jaxb\\Desktop\\KAKAOS-0.07  2019.2.21  f"
 4245      73657273 
 4245      5C4A6178 
 4245      625C4465 
 4245      736B746F 
 4246 046a 6F722067 		.ascii	"or gcc\\Project\\RVMDK\243\250uv5\243\251\000"
 4246      63635C50 
 4246      726F6A65 
 4246      63745C52 
 4246      564D444B 
 4247              	.LASF22:
 4248 0486 46756E63 		.ascii	"FunctionalState\000"
 4248      74696F6E 
 4248      616C5374 
 4248      61746500 
 4249              	.LASF100:
 4250 0496 2E2E2F2E 		.ascii	"../../source/src/FWlib/src/stm32f10x_rcc.c\000"
 4250      2E2F736F 
 4250      75726365 
 4250      2F737263 
 4250      2F46576C 
 4251              	.LASF36:
 4252 04c1 50434C4B 		.ascii	"PCLK1_Frequency\000"
 4252      315F4672 
 4252      65717565 
 4252      6E637900 
 4253              	.LASF68:
 4254 04d1 5243435F 		.ascii	"RCC_LSEConfig\000"
 4254      4C534543 
 4254      6F6E6669 
 4254      6700
 4255              	.LASF40:
 4256 04df 41504241 		.ascii	"APBAHBPrescTable\000"
 4256      48425072 
 4256      65736354 
 4256      61626C65 
 4256      00
 4257              	.LASF89:
 4258 04f0 48534943 		.ascii	"HSICalibrationValue\000"
 4258      616C6962 
 4258      72617469 
 4258      6F6E5661 
 4258      6C756500 
 4259              	.LASF59:
 4260 0504 5243435F 		.ascii	"RCC_GetClocksFreq\000"
 4260      47657443 
 4260      6C6F636B 
 4260      73467265 
 4260      7100
 4261              	.LASF17:
 4262 0516 52455345 		.ascii	"RESET\000"
 4262      5400
 4263              	.LASF64:
 4264 051c 5243435F 		.ascii	"RCC_RTCCLKCmd\000"
 4264      52544343 
 4264      4C4B436D 
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 109


 4264      6400
 4265              	.LASF48:
 4266 052a 5243435F 		.ascii	"RCC_ClockSecuritySystemCmd\000"
 4266      436C6F63 
 4266      6B536563 
 4266      75726974 
 4266      79537973 
 4267              	.LASF99:
 4268 0545 474E5520 		.ascii	"GNU C11 7.3.1 20180622 (release) [ARM/embedded-7-br"
 4268      43313120 
 4268      372E332E 
 4268      31203230 
 4268      31383036 
 4269 0578 616E6368 		.ascii	"anch revision 261907] -mcpu=cortex-m3 -mthumb -mapc"
 4269      20726576 
 4269      6973696F 
 4269      6E203236 
 4269      31393037 
 4270 05ab 732D6672 		.ascii	"s-frame -mthumb-interwork -mcpu=cortex-m3 -mthumb -"
 4270      616D6520 
 4270      2D6D7468 
 4270      756D622D 
 4270      696E7465 
 4271 05de 67647761 		.ascii	"gdwarf-2 -O2\000"
 4271      72662D32 
 4271      202D4F32 
 4271      00
 4272              	.LASF79:
 4273 05eb 5243435F 		.ascii	"RCC_HCLKConfig\000"
 4273      48434C4B 
 4273      436F6E66 
 4273      696700
 4274              	.LASF87:
 4275 05fa 5243435F 		.ascii	"RCC_HSICmd\000"
 4275      48534943 
 4275      6D6400
 4276              	.LASF15:
 4277 0605 49544D5F 		.ascii	"ITM_RxBuffer\000"
 4277      52784275 
 4277      66666572 
 4277      00
 4278              	.LASF47:
 4279 0612 5243435F 		.ascii	"RCC_MCO\000"
 4279      4D434F00 
 4280              	.LASF42:
 4281 061a 5243435F 		.ascii	"RCC_IT\000"
 4281      495400
 4282              	.LASF18:
 4283 0621 466C6167 		.ascii	"FlagStatus\000"
 4283      53746174 
 4283      757300
 4284              	.LASF88:
 4285 062c 5243435F 		.ascii	"RCC_AdjustHSICalibrationValue\000"
 4285      41646A75 
 4285      73744853 
 4285      4943616C 
 4285      69627261 
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 110


 4286              	.LASF58:
 4287 064a 5243435F 		.ascii	"RCC_AHBPeriph\000"
 4287      41484250 
 4287      65726970 
 4287      6800
 4288              	.LASF76:
 4289 0658 5243435F 		.ascii	"RCC_PCLK2Config\000"
 4289      50434C4B 
 4289      32436F6E 
 4289      66696700 
 4290              	.LASF41:
 4291 0668 41444350 		.ascii	"ADCPrescTable\000"
 4291      72657363 
 4291      5461626C 
 4291      6500
 4292              		.ident	"GCC: (GNU Tools for Arm Embedded Processors 7-2018-q2-update) 7.3.1 20180622 (release) [AR
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 111


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_rcc.c
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:15     .text:00000000 $t
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:23     .text:00000000 RCC_DeInit
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:65     .text:00000038 $d
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:70     .text:00000040 $t
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:78     .text:00000040 RCC_HSEConfig
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:120    .text:00000074 $d
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:124    .text:00000078 $t
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:132    .text:00000078 RCC_WaitForHSEStartUp
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:201    .text:000000a4 $d
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:205    .text:000000a8 $t
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:213    .text:000000a8 RCC_AdjustHSICalibrationValue
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:238    .text:000000b8 $d
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:242    .text:000000bc $t
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:250    .text:000000bc RCC_HSICmd
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:266    .text:000000c4 $d
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:270    .text:000000c8 $t
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:278    .text:000000c8 RCC_PLLConfig
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:305    .text:000000d8 $d
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:309    .text:000000dc $t
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:317    .text:000000dc RCC_PLLCmd
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:333    .text:000000e4 $d
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:337    .text:000000e8 $t
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:345    .text:000000e8 RCC_SYSCLKConfig
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:370    .text:000000f8 $d
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:374    .text:000000fc $t
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:382    .text:000000fc RCC_GetSYSCLKSource
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:398    .text:00000108 $d
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:402    .text:0000010c $t
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:410    .text:0000010c RCC_HCLKConfig
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:435    .text:0000011c $d
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:439    .text:00000120 $t
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:447    .text:00000120 RCC_PCLK1Config
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:472    .text:00000130 $d
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:476    .text:00000134 $t
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:484    .text:00000134 RCC_PCLK2Config
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:509    .text:00000144 $d
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:513    .text:00000148 $t
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:521    .text:00000148 RCC_ITConfig
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:550    .text:0000015c $d
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:554    .text:00000160 $t
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:562    .text:00000160 RCC_USBCLKConfig
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:578    .text:00000168 $d
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:582    .text:0000016c $t
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:590    .text:0000016c RCC_ADCCLKConfig
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:615    .text:0000017c $d
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:619    .text:00000180 $t
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:627    .text:00000180 RCC_LSEConfig
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:663    .text:0000019c $d
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:667    .text:000001a0 $t
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:675    .text:000001a0 RCC_LSICmd
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:691    .text:000001a8 $d
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:695    .text:000001ac $t
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:703    .text:000001ac RCC_RTCCLKConfig
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:722    .text:000001b8 $d
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:726    .text:000001bc $t
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s 			page 112


G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:734    .text:000001bc RCC_RTCCLKCmd
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:750    .text:000001c4 $d
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:754    .text:000001c8 $t
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:762    .text:000001c8 RCC_GetClocksFreq
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:896    .text:00000244 $d
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:903    .text:00000254 $t
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:911    .text:00000254 RCC_AHBPeriphClockCmd
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:940    .text:00000268 $d
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:944    .text:0000026c $t
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:952    .text:0000026c RCC_APB2PeriphClockCmd
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:981    .text:00000280 $d
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:985    .text:00000284 $t
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:993    .text:00000284 RCC_APB1PeriphClockCmd
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:1022   .text:00000298 $d
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:1026   .text:0000029c $t
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:1034   .text:0000029c RCC_APB2PeriphResetCmd
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:1063   .text:000002b0 $d
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:1067   .text:000002b4 $t
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:1075   .text:000002b4 RCC_APB1PeriphResetCmd
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:1104   .text:000002c8 $d
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:1108   .text:000002cc $t
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:1116   .text:000002cc RCC_BackupResetCmd
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:1132   .text:000002d4 $d
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:1136   .text:000002d8 $t
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:1144   .text:000002d8 RCC_ClockSecuritySystemCmd
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:1160   .text:000002e0 $d
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:1164   .text:000002e4 $t
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:1172   .text:000002e4 RCC_MCOConfig
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:1188   .text:000002ec $d
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:1192   .text:000002f0 $t
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:1200   .text:000002f0 RCC_GetFlagStatus
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:1253   .text:00000320 $d
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:1257   .text:00000324 $t
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:1265   .text:00000324 RCC_ClearFlag
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:1282   .text:00000330 $d
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:1286   .text:00000334 $t
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:1294   .text:00000334 RCC_GetITStatus
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:1316   .text:00000344 $d
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:1320   .text:00000348 $t
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:1328   .text:00000348 RCC_ClearITPendingBit
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:1344   .text:00000350 $d
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:1349   .data:00000000 $d
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:1353   .data:00000000 APBAHBPrescTable
G:\Users\Jaxb\AppData\Local\Temp\ccqGEEDk.s:1372   .data:00000010 ADCPrescTable

NO UNDEFINED SYMBOLS
