{"children":[{"children":[{"data":[125,107,1,0,1],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Component call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 32 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"32b wide with 0 elements.","type":"brief"}],"name":"Component return","type":"resource"},{"data":[14,51,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 16 due to a loop initiation interval of 16.","type":"text"}],"text":"1 register of width 11 bits and depth 1","type":"text"},{"details":[{"text":" Depth was increased by a factor of 16 due to a loop initiation interval of 16.","type":"text"}],"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 11 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'i' (getTanh.cpp:30)","type":"resource"},{"data":[14,51,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 11 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 11 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'j' (getTanh.cpp:18)","type":"resource"},{"data":[0,0,2,0,0],"details":[{"Additional information":[{"text":"Requested size 4000 bytes, implemented size 4096 bytes, stall-free, 1 read and 3 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"1024 words","Bank width":"32 bits","Implemented size":"4096 bytes","Memory Usage":"2 RAMs","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"4000 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n4000B requested,\n4096B implemented.","type":"brief"}],"name":"getTanh.cpp:15 (A)","type":"resource"},{"data":[0,0,2,0,0],"details":[{"Additional information":"Requested size 4000 bytes, implemented size 4096 bytes, stall-free, 1 read and 1 write. ","Bank depth":"1024 words","Bank width":"32 bits","Implemented size":"4096 bytes","Memory Usage":"2 RAMs","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"4000 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n4000B requested,\n4096B implemented.","type":"brief"}],"name":"getTanh.cpp:16 (addr)","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":"13"}]],"name":"Stream Read","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":13}]],"name":"/home/dirren/IntelHLS/getTanh/getTanh.cpp:13","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[117,633,0,0,13],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[117,633,0,0,13],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":"18"}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1.5,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":"18"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":"18"}]],"name":"11-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":"18"}]],"name":"4-bit Select","type":"resource"}],"data":[10.5,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":18}]],"name":"/home/dirren/IntelHLS/getTanh/getTanh.cpp:18","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[286,206,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":"20"}]],"name":"32-bit Integer to Floating-point Conversion","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":"20"}]],"name":"Store","type":"resource"}],"data":[320,230,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":20}]],"name":"/home/dirren/IntelHLS/getTanh/getTanh.cpp:20","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":"21"}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":21}]],"name":"/home/dirren/IntelHLS/getTanh/getTanh.cpp:21","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":"23"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":"23"}]],"name":"16-bit Integer Compare","type":"resource"},{"count":1,"data":[486,15,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":"23"}]],"name":"16-bit Unsigned Integer Remainder","type":"resource"}],"data":[491.5,15,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":23}]],"name":"/home/dirren/IntelHLS/getTanh/getTanh.cpp:23","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":"25"}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":25}]],"name":"/home/dirren/IntelHLS/getTanh/getTanh.cpp:25","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":"40"}]],"name":"FFwd Destination","type":"resource"},{"count":"1","data":[0,32,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":"40"}]],"name":"State","type":"resource"},{"count":2,"data":[0,0,0,2,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":"40"}]],"name":"32-bit Floating-point Multiply","type":"resource"},{"count":2,"data":[0,0,0,2,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":"40"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":"40"}]],"name":"32-bit Select","type":"resource"}],"data":[28,32,0,4,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":40}]],"name":"/home/dirren/IntelHLS/getTanh/getTanh.cpp:40","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":"45"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":45}]],"name":"/home/dirren/IntelHLS/getTanh/getTanh.cpp:45","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":"30"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":"30"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":"30"}]],"name":"11-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":"30"}]],"name":"4-bit Select","type":"resource"}],"data":[10,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":30}]],"name":"/home/dirren/IntelHLS/getTanh/getTanh.cpp:30","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":"31"}]],"name":"Load","type":"resource"}],"data":[26,41,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":31}]],"name":"/home/dirren/IntelHLS/getTanh/getTanh.cpp:31","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":"32"}]],"name":"Load","type":"resource"}],"data":[9,8,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":32}]],"name":"/home/dirren/IntelHLS/getTanh/getTanh.cpp:32","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[108,5,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":"34"}]],"name":"32-bit Floating-point Compare","type":"resource"}],"data":[108,5,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":34}]],"name":"/home/dirren/IntelHLS/getTanh/getTanh.cpp:34","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":"42"}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/getTanh/getTanh.cpp","line":42}]],"name":"/home/dirren/IntelHLS/getTanh/getTanh.cpp:42","replace_name":"true","type":"resource"}],"compute_units":1,"data":[1380,1249,5,4,14],"debug":[[{"filename":"getTanh.cpp","line":15}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"getTanh","total_kernel_resources":[1380,1249,5,4,14],"total_percent":[0.243992,0.194288,0.0730922,0.184298,0.263505],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[1380,1249,5,4,14],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"System","total":[1380,1249,5,4,14],"total_percent":[0.243992,0.194288,0.0730922,0.184298,0.263505],"type":"module"}