#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon May 14 15:56:34 2018
# Process ID: 328
# Current directory: D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/top.vds
# Journal file: D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Pynq/Pynq_v2.1_SPOT/boards/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Pynq/Xilinx_2017.4/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:28 ; elapsed = 00:00:57 . Memory (MB): peak = 392.055 ; gain = 158.250
Command: synth_design -top top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8764 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 530.742 ; gain = 125.273
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/vivado/top.v:12]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [D:/Pynq/Xilinx_2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [D:/Pynq/Xilinx_2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
INFO: [Synth 8-638] synthesizing module 'system' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:26206]
INFO: [Synth 8-638] synthesizing module 'system_audio_direct_0_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_audio_direct_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_audio_direct_0_0' (2#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_audio_direct_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_audio_path_sel_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_audio_path_sel_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_audio_path_sel_0' (3#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_audio_path_sel_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_axi_interconnect_0_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:28812]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_LCIC31' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:9487]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_0' (4#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_m00_regslice_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m00_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m00_regslice_0' (5#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m00_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_LCIC31' (6#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:9487]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_Y9JEWS' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:24847]
INFO: [Synth 8-638] synthesizing module 'system_s00_regslice_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_s00_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_s00_regslice_0' (7#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_s00_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_Y9JEWS' (8#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:24847]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1N4HKML' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:25057]
INFO: [Synth 8-638] synthesizing module 'system_s01_regslice_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_s01_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_s01_regslice_0' (9#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_s01_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1N4HKML' (10#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:25057]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_1Y5U2QN' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:25674]
INFO: [Synth 8-638] synthesizing module 'system_s02_regslice_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_s02_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_s02_regslice_0' (11#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_s02_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_1Y5U2QN' (12#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:25674]
INFO: [Synth 8-638] synthesizing module 'system_xbar_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_0' (13#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_interconnect_0_0' (14#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:28812]
INFO: [Synth 8-638] synthesizing module 'system_axi_mem_intercon_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:31185]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1TEAG88' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:8561]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_1' (15#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_pc_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_m00_regslice_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m00_regslice_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m00_regslice_1' (16#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m00_regslice_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1TEAG88' (17#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:8561]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1P403ZT' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:23964]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_us_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_0' (18#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_us_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'system_auto_us_0' requires 40 connections, but only 39 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:24134]
INFO: [Synth 8-638] synthesizing module 'system_s00_regslice_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_s00_regslice_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_s00_regslice_1' (19#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_s00_regslice_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1P403ZT' (20#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:23964]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_VQ497S' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:25481]
INFO: [Synth 8-638] synthesizing module 'system_s01_regslice_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_s01_regslice_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_s01_regslice_1' (21#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_s01_regslice_1_stub.v:6]
WARNING: [Synth 8-350] instance 's01_regslice' of module 'system_s01_regslice_1' requires 40 connections, but only 39 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:25632]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_VQ497S' (22#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:25481]
INFO: [Synth 8-638] synthesizing module 'system_xbar_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_xbar_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_1' (23#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_xbar_1_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'system_xbar_1' requires 78 connections, but only 71 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:31735]
INFO: [Synth 8-256] done synthesizing module 'system_axi_mem_intercon_0' (24#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:31185]
INFO: [Synth 8-638] synthesizing module 'system_btns_gpio_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_btns_gpio_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_btns_gpio_0' (25#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_btns_gpio_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_concat_arduino_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_concat_arduino_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_concat_arduino_0' (26#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_concat_arduino_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_concat_interrupts_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_concat_interrupts_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_concat_interrupts_0' (27#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_concat_interrupts_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_concat_pmoda_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_concat_pmoda_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_concat_pmoda_0' (28#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_concat_pmoda_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_constant_10bit_0_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_constant_10bit_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_constant_10bit_0_0' (29#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_constant_10bit_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_constant_8bit_0_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_constant_8bit_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_constant_8bit_0_0' (30#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_constant_8bit_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'iop_arduino_imp_1IUOJZS' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:2703]
INFO: [Synth 8-638] synthesizing module 'system_axi_uartlite_0_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_uartlite_0_0' (31#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'system_axi_uartlite_0_0' requires 22 connections, but only 21 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:3533]
INFO: [Synth 8-638] synthesizing module 'system_dff_en_reset_vector_0_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_dff_en_reset_vector_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_dff_en_reset_vector_0_0' (32#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_dff_en_reset_vector_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'gpio_subsystem_imp_ZABPZ7' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:789]
INFO: [Synth 8-638] synthesizing module 'system_arduino_gpio_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_arduino_gpio_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_arduino_gpio_0' (33#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_arduino_gpio_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_ck_gpio_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_ck_gpio_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_ck_gpio_0' (34#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_ck_gpio_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'gpio_subsystem_imp_ZABPZ7' (35#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:789]
INFO: [Synth 8-638] synthesizing module 'iic_subsystem_imp_1VRBWT8' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:2567]
INFO: [Synth 8-638] synthesizing module 'system_iic_direct_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_iic_direct_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_iic_direct_0' (36#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_iic_direct_0_stub.v:6]
WARNING: [Synth 8-350] instance 'iic_direct' of module 'system_iic_direct_0' requires 27 connections, but only 26 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:2674]
INFO: [Synth 8-256] done synthesizing module 'iic_subsystem_imp_1VRBWT8' (37#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:2567]
INFO: [Synth 8-638] synthesizing module 'system_intc_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_intc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_intc_0' (38#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_intc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_intr_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_intr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_intr_0' (39#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_intr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_intr_concat_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_intr_concat_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_intr_concat_0' (40#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_intr_concat_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_io_switch_0_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_io_switch_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_io_switch_0_0' (41#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_io_switch_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'lmb_imp_1J0DO9M' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:6541]
INFO: [Synth 8-638] synthesizing module 'system_dlmb_v10_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_dlmb_v10_0' (42#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'system_dlmb_v10_0' requires 25 connections, but only 24 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:6685]
INFO: [Synth 8-638] synthesizing module 'system_ilmb_v10_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_ilmb_v10_0' (43#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'system_ilmb_v10_0' requires 25 connections, but only 24 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:6710]
INFO: [Synth 8-638] synthesizing module 'system_lmb_bram_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_lmb_bram_0' (44#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'system_lmb_bram_0' requires 16 connections, but only 14 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:6735]
INFO: [Synth 8-638] synthesizing module 'system_lmb_bram_if_cntlr_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_lmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_lmb_bram_if_cntlr_0' (45#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_lmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'lmb_imp_1J0DO9M' (46#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:6541]
INFO: [Synth 8-638] synthesizing module 'system_logic_1_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_logic_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_logic_1_0' (47#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_logic_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb_0' (48#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb_0_stub.v:6]
WARNING: [Synth 8-350] instance 'mb' of module 'system_mb_0' requires 52 connections, but only 51 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:3762]
INFO: [Synth 8-638] synthesizing module 'system_mb_bram_ctrl_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb_bram_ctrl_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb_bram_ctrl_0' (49#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb_bram_ctrl_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_axi_periph_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:32422]
INFO: [Synth 8-638] synthesizing module 'i00_couplers_imp_GYSBN3' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:2129]
INFO: [Synth 8-256] done synthesizing module 'i00_couplers_imp_GYSBN3' (50#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:2129]
INFO: [Synth 8-638] synthesizing module 'i01_couplers_imp_14VCYV2' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:2275]
INFO: [Synth 8-256] done synthesizing module 'i01_couplers_imp_14VCYV2' (51#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:2275]
INFO: [Synth 8-638] synthesizing module 'i02_couplers_imp_1FR4LU4' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:2421]
INFO: [Synth 8-256] done synthesizing module 'i02_couplers_imp_1FR4LU4' (52#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:2421]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_F4WAG9' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:9287]
INFO: [Synth 8-638] synthesizing module 'system_m00_regslice_2' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m00_regslice_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m00_regslice_2' (53#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m00_regslice_2_stub.v:6]
WARNING: [Synth 8-350] instance 'm00_regslice' of module 'system_m00_regslice_2' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:9446]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_F4WAG9' (54#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:9287]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_16F8Q60' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:10073]
INFO: [Synth 8-638] synthesizing module 'system_m01_regslice_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m01_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m01_regslice_0' (55#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m01_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm01_regslice' of module 'system_m01_regslice_0' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:10232]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_16F8Q60' (56#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:10073]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1D5RNNU' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:11708]
INFO: [Synth 8-638] synthesizing module 'system_m02_regslice_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m02_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m02_regslice_0' (57#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m02_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1D5RNNU' (58#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:11708]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_8OD997' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:13779]
INFO: [Synth 8-638] synthesizing module 'system_m03_regslice_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m03_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m03_regslice_0' (59#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m03_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm03_regslice' of module 'system_m03_regslice_0' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:13938]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_8OD997' (60#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:13779]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1QWSR5A' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:14779]
INFO: [Synth 8-638] synthesizing module 'system_m04_regslice_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m04_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m04_regslice_0' (61#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m04_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm04_regslice' of module 'system_m04_regslice_0' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:14938]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1QWSR5A' (62#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:14779]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_LBFZSV' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:16333]
INFO: [Synth 8-638] synthesizing module 'system_m05_regslice_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m05_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m05_regslice_0' (63#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m05_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm05_regslice' of module 'system_m05_regslice_0' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:16492]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_LBFZSV' (64#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:16333]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_S1YYOD' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:17763]
INFO: [Synth 8-638] synthesizing module 'system_m06_regslice_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m06_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m06_regslice_0' (65#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m06_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm06_regslice' of module 'system_m06_regslice_0' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:17922]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_S1YYOD' (66#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:17763]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1KG9RQ4' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:18173]
INFO: [Synth 8-638] synthesizing module 'system_m07_regslice_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m07_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m07_regslice_0' (67#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m07_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1KG9RQ4' (68#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:18173]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_JBEN52' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:19843]
INFO: [Synth 8-638] synthesizing module 'system_m08_regslice_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m08_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m08_regslice_0' (69#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m08_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm08_regslice' of module 'system_m08_regslice_0' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:20002]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_JBEN52' (70#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:19843]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_1TGY88N' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:20043]
INFO: [Synth 8-638] synthesizing module 'system_m09_regslice_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m09_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m09_regslice_0' (71#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m09_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm09_regslice' of module 'system_m09_regslice_0' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:20202]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_1TGY88N' (72#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:20043]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_1D5PPRE' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:20807]
INFO: [Synth 8-638] synthesizing module 'system_m10_regslice_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m10_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m10_regslice_0' (73#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m10_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm10_regslice' of module 'system_m10_regslice_0' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:20966]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_1D5PPRE' (74#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:20807]
INFO: [Synth 8-638] synthesizing module 'm11_couplers_imp_8O9WSB' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:21007]
INFO: [Synth 8-638] synthesizing module 'system_m11_regslice_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m11_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m11_regslice_0' (75#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m11_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm11_regslice' of module 'system_m11_regslice_0' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:21166]
INFO: [Synth 8-256] done synthesizing module 'm11_couplers_imp_8O9WSB' (76#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:21007]
INFO: [Synth 8-638] synthesizing module 'm12_couplers_imp_F4UNK9' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:21207]
INFO: [Synth 8-638] synthesizing module 'system_m12_regslice_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m12_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m12_regslice_0' (77#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m12_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm12_regslice' of module 'system_m12_regslice_0' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:21366]
INFO: [Synth 8-256] done synthesizing module 'm12_couplers_imp_F4UNK9' (78#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:21207]
INFO: [Synth 8-638] synthesizing module 'm13_couplers_imp_16F5OPK' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:21407]
INFO: [Synth 8-638] synthesizing module 'system_m13_regslice_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m13_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m13_regslice_0' (79#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m13_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm13_regslice' of module 'system_m13_regslice_0' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:21566]
INFO: [Synth 8-256] done synthesizing module 'm13_couplers_imp_16F5OPK' (80#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:21407]
INFO: [Synth 8-638] synthesizing module 'm14_couplers_imp_S1WD2L' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:21607]
INFO: [Synth 8-638] synthesizing module 'system_m14_regslice_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m14_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m14_regslice_0' (81#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m14_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm14_regslice' of module 'system_m14_regslice_0' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:21766]
INFO: [Synth 8-256] done synthesizing module 'm14_couplers_imp_S1WD2L' (82#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:21607]
INFO: [Synth 8-638] synthesizing module 'm15_couplers_imp_1KG5RJW' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:21807]
INFO: [Synth 8-638] synthesizing module 'system_m15_regslice_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m15_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m15_regslice_0' (83#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m15_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm15_regslice' of module 'system_m15_regslice_0' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:21966]
INFO: [Synth 8-256] done synthesizing module 'm15_couplers_imp_1KG5RJW' (84#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:21807]
INFO: [Synth 8-638] synthesizing module 'm16_couplers_imp_1QWQJPQ' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:22007]
INFO: [Synth 8-638] synthesizing module 'system_m16_regslice_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m16_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m16_regslice_0' (85#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m16_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm16_regslice' of module 'system_m16_regslice_0' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:22166]
INFO: [Synth 8-256] done synthesizing module 'm16_couplers_imp_1QWQJPQ' (86#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:22007]
INFO: [Synth 8-638] synthesizing module 'm17_couplers_imp_LBCDSV' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:22207]
INFO: [Synth 8-638] synthesizing module 'system_m17_regslice_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m17_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m17_regslice_0' (87#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m17_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm17_regslice' of module 'system_m17_regslice_0' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:22366]
INFO: [Synth 8-256] done synthesizing module 'm17_couplers_imp_LBCDSV' (88#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:22207]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_A49DK' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:24217]
INFO: [Synth 8-638] synthesizing module 'system_s00_regslice_2' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_s00_regslice_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_s00_regslice_2' (89#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_s00_regslice_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_A49DK' (90#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:24217]
INFO: [Synth 8-638] synthesizing module 'system_tier2_xbar_0_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_tier2_xbar_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_tier2_xbar_0_0' (91#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_tier2_xbar_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_tier2_xbar_1_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_tier2_xbar_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_tier2_xbar_1_0' (92#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_tier2_xbar_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_tier2_xbar_2_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_tier2_xbar_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_tier2_xbar_2_0' (93#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_tier2_xbar_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_xbar_2' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_xbar_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_2' (94#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_xbar_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_axi_periph_0' (95#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:32422]
INFO: [Synth 8-638] synthesizing module 'system_rst_clk_wiz_1_100M_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_rst_clk_wiz_1_100M_0' (96#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'system_rst_clk_wiz_1_100M_0' requires 10 connections, but only 9 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:4231]
INFO: [Synth 8-638] synthesizing module 'spi_subsystem_imp_Z7WCGE' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:25884]
INFO: [Synth 8-638] synthesizing module 'system_spi_direct_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_spi_direct_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_spi_direct_0' (97#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_spi_direct_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_spi_shared_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_spi_shared_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_spi_shared_0' (98#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_spi_shared_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'spi_subsystem_imp_Z7WCGE' (99#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:25884]
INFO: [Synth 8-638] synthesizing module 'timers_subsystem_imp_KI37Z4' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:41420]
INFO: [Synth 8-638] synthesizing module 'system_mb3_timer_capture_0_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb3_timer_capture_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb3_timer_capture_0_0' (100#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb3_timer_capture_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb3_timer_capture_1_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb3_timer_capture_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb3_timer_capture_1_0' (101#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb3_timer_capture_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb3_timer_capture_2_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb3_timer_capture_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb3_timer_capture_2_0' (102#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb3_timer_capture_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb3_timer_capture_3_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb3_timer_capture_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb3_timer_capture_3_0' (103#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb3_timer_capture_3_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb3_timer_capture_4_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb3_timer_capture_4_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb3_timer_capture_4_0' (104#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb3_timer_capture_4_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb3_timer_capture_5_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb3_timer_capture_5_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb3_timer_capture_5_0' (105#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb3_timer_capture_5_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb3_timer_capture_6_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb3_timer_capture_6_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb3_timer_capture_6_0' (106#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb3_timer_capture_6_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb3_timer_capture_7_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb3_timer_capture_7_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb3_timer_capture_7_0' (107#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb3_timer_capture_7_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb3_timer_generate_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb3_timer_generate_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb3_timer_generate_0' (108#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb3_timer_generate_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb3_timer_pwm_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb3_timer_pwm_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb3_timer_pwm_0' (109#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb3_timer_pwm_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb3_timers_interrupt_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb3_timers_interrupt_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb3_timers_interrupt_0' (110#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb3_timers_interrupt_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_timer_0_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_timer_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_timer_0_0' (111#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_timer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'timer_0' of module 'system_timer_0_0' requires 26 connections, but only 25 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:41933]
INFO: [Synth 8-638] synthesizing module 'system_timer_1_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_timer_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_timer_1_0' (112#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_timer_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_timer_2_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_timer_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_timer_2_0' (113#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_timer_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_timer_3_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_timer_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_timer_3_0' (114#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_timer_3_0_stub.v:6]
WARNING: [Synth 8-350] instance 'timer_3' of module 'system_timer_3_0' requires 26 connections, but only 25 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:42013]
INFO: [Synth 8-638] synthesizing module 'system_timer_4_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_timer_4_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_timer_4_0' (115#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_timer_4_0_stub.v:6]
WARNING: [Synth 8-350] instance 'timer_4' of module 'system_timer_4_0' requires 26 connections, but only 25 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:42039]
INFO: [Synth 8-638] synthesizing module 'system_timer_5_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_timer_5_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_timer_5_0' (116#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_timer_5_0_stub.v:6]
WARNING: [Synth 8-350] instance 'timer_5' of module 'system_timer_5_0' requires 26 connections, but only 25 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:42065]
INFO: [Synth 8-256] done synthesizing module 'timers_subsystem_imp_KI37Z4' (117#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:41420]
INFO: [Synth 8-638] synthesizing module 'system_uartlite_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_uartlite_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_uartlite_0' (118#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_uartlite_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_util_vector_logic_0_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_util_vector_logic_0_0' (119#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_xadc_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0' (120#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_xadc_0_stub.v:5]
WARNING: [Synth 8-350] instance 'xadc' of module 'system_xadc_0' requires 45 connections, but only 39 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:4439]
INFO: [Synth 8-256] done synthesizing module 'iop_arduino_imp_1IUOJZS' (121#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:2703]
INFO: [Synth 8-638] synthesizing module 'system_iop_interrupts_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_iop_interrupts_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_iop_interrupts_0' (122#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_iop_interrupts_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'iop_pmoda_imp_FEB2YU' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:4481]
INFO: [Synth 8-638] synthesizing module 'system_dff_en_reset_vector_0_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_dff_en_reset_vector_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_dff_en_reset_vector_0_1' (123#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_dff_en_reset_vector_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_gpio_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_gpio_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_gpio_0' (124#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_gpio_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_iic_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_iic_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_iic_0' (125#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_iic_0_stub.v:6]
WARNING: [Synth 8-350] instance 'iic' of module 'system_iic_0' requires 27 connections, but only 26 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:5004]
INFO: [Synth 8-638] synthesizing module 'system_intc_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_intc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_intc_1' (126#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_intc_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_intr_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_intr_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_intr_1' (127#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_intr_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_intr_concat_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_intr_concat_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_intr_concat_1' (128#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_intr_concat_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_io_switch_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_io_switch_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_io_switch_0' (129#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_io_switch_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'lmb_imp_TJENT6' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:7031]
INFO: [Synth 8-638] synthesizing module 'system_dlmb_v10_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_dlmb_v10_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_dlmb_v10_1' (130#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_dlmb_v10_1_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'system_dlmb_v10_1' requires 25 connections, but only 24 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:7175]
INFO: [Synth 8-638] synthesizing module 'system_ilmb_v10_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_ilmb_v10_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_ilmb_v10_1' (131#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_ilmb_v10_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'system_ilmb_v10_1' requires 25 connections, but only 24 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:7200]
INFO: [Synth 8-638] synthesizing module 'system_lmb_bram_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_lmb_bram_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_lmb_bram_1' (132#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_lmb_bram_1_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'system_lmb_bram_1' requires 16 connections, but only 14 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:7225]
INFO: [Synth 8-638] synthesizing module 'system_lmb_bram_if_cntlr_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_lmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_lmb_bram_if_cntlr_1' (133#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_lmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'lmb_imp_TJENT6' (134#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:7031]
INFO: [Synth 8-638] synthesizing module 'system_logic_1_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_logic_1_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_logic_1_1' (135#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_logic_1_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb_1' (136#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb_1_stub.v:6]
WARNING: [Synth 8-350] instance 'mb' of module 'system_mb_1' requires 52 connections, but only 51 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:5160]
INFO: [Synth 8-638] synthesizing module 'system_mb_bram_ctrl_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb_bram_ctrl_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb_bram_ctrl_1' (137#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb_bram_ctrl_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_axi_periph_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:35456]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_U0I8OB' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:9873]
INFO: [Synth 8-638] synthesizing module 'system_m00_regslice_3' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m00_regslice_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m00_regslice_3' (138#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m00_regslice_3_stub.v:6]
WARNING: [Synth 8-350] instance 'm00_regslice' of module 'system_m00_regslice_3' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:10032]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_U0I8OB' (139#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:9873]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1HWHNNE' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:10473]
INFO: [Synth 8-638] synthesizing module 'system_m01_regslice_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m01_regslice_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m01_regslice_1' (140#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m01_regslice_1_stub.v:6]
WARNING: [Synth 8-350] instance 'm01_regslice' of module 'system_m01_regslice_1' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:10632]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1HWHNNE' (141#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:10473]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1TCTBT4' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:11918]
INFO: [Synth 8-638] synthesizing module 'system_m02_regslice_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m02_regslice_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m02_regslice_1' (142#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m02_regslice_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1TCTBT4' (143#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:11918]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_JE4YAH' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:14179]
INFO: [Synth 8-638] synthesizing module 'system_m03_regslice_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m03_regslice_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m03_regslice_1' (144#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m03_regslice_1_stub.v:6]
WARNING: [Synth 8-350] instance 'm03_regslice' of module 'system_m03_regslice_1' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:14338]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_JE4YAH' (145#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:14179]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1F32ORW' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:14379]
INFO: [Synth 8-638] synthesizing module 'system_m04_regslice_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m04_regslice_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m04_regslice_1' (146#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m04_regslice_1_stub.v:6]
WARNING: [Synth 8-350] instance 'm04_regslice' of module 'system_m04_regslice_1' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:14538]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1F32ORW' (147#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:14379]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_68COZH' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:16133]
INFO: [Synth 8-638] synthesizing module 'system_m05_regslice_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m05_regslice_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m05_regslice_1' (148#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m05_regslice_1_stub.v:6]
WARNING: [Synth 8-350] instance 'm05_regslice' of module 'system_m05_regslice_1' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:16292]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_68COZH' (149#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:16133]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_HOOEXB' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:17363]
INFO: [Synth 8-638] synthesizing module 'system_m06_regslice_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m06_regslice_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m06_regslice_1' (150#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m06_regslice_1_stub.v:6]
WARNING: [Synth 8-350] instance 'm06_regslice' of module 'system_m06_regslice_1' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:17522]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_HOOEXB' (151#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:17363]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_14GPFRY' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:17963]
INFO: [Synth 8-638] synthesizing module 'system_m07_regslice_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m07_regslice_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m07_regslice_1' (152#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m07_regslice_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_14GPFRY' (153#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:17963]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_PFBA4A' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:24637]
INFO: [Synth 8-638] synthesizing module 'system_s00_regslice_3' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_s00_regslice_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_s00_regslice_3' (154#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_s00_regslice_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_PFBA4A' (155#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:24637]
INFO: [Synth 8-638] synthesizing module 'system_xbar_3' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_xbar_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_3' (156#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_xbar_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_axi_periph_1' (157#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:35456]
INFO: [Synth 8-638] synthesizing module 'system_rst_clk_wiz_1_100M_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_rst_clk_wiz_1_100M_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_rst_clk_wiz_1_100M_1' (158#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_rst_clk_wiz_1_100M_1_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'system_rst_clk_wiz_1_100M_1' requires 10 connections, but only 9 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:5439]
INFO: [Synth 8-638] synthesizing module 'system_spi_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_spi_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_spi_0' (159#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_spi_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_timer_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_timer_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_timer_0' (160#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_timer_0_stub.v:6]
WARNING: [Synth 8-350] instance 'timer' of module 'system_timer_0' requires 26 connections, but only 25 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:5483]
INFO: [Synth 8-256] done synthesizing module 'iop_pmoda_imp_FEB2YU' (161#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:4481]
INFO: [Synth 8-638] synthesizing module 'iop_pmodb_imp_1TSQQJ' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:5511]
INFO: [Synth 8-638] synthesizing module 'system_dff_en_reset_vector_0_2' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_dff_en_reset_vector_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_dff_en_reset_vector_0_2' (162#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_dff_en_reset_vector_0_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_gpio_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_gpio_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_gpio_1' (163#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_gpio_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_iic_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_iic_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_iic_1' (164#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_iic_1_stub.v:6]
WARNING: [Synth 8-350] instance 'iic' of module 'system_iic_1' requires 27 connections, but only 26 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:6034]
INFO: [Synth 8-638] synthesizing module 'system_intc_2' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_intc_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_intc_2' (165#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_intc_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_intr_2' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_intr_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_intr_2' (166#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_intr_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_intr_concat_2' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_intr_concat_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_intr_concat_2' (167#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_intr_concat_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_io_switch_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_io_switch_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_io_switch_1' (168#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_io_switch_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'lmb_imp_1VL68EJ' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:6786]
INFO: [Synth 8-638] synthesizing module 'system_dlmb_v10_2' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_dlmb_v10_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_dlmb_v10_2' (169#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_dlmb_v10_2_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'system_dlmb_v10_2' requires 25 connections, but only 24 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:6930]
INFO: [Synth 8-638] synthesizing module 'system_ilmb_v10_2' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_ilmb_v10_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_ilmb_v10_2' (170#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_ilmb_v10_2_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'system_ilmb_v10_2' requires 25 connections, but only 24 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:6955]
INFO: [Synth 8-638] synthesizing module 'system_lmb_bram_2' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_lmb_bram_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_lmb_bram_2' (171#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_lmb_bram_2_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'system_lmb_bram_2' requires 16 connections, but only 14 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:6980]
INFO: [Synth 8-638] synthesizing module 'system_lmb_bram_if_cntlr_2' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_lmb_bram_if_cntlr_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_lmb_bram_if_cntlr_2' (172#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_lmb_bram_if_cntlr_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'lmb_imp_1VL68EJ' (173#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:6786]
INFO: [Synth 8-638] synthesizing module 'system_logic_1_2' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_logic_1_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_logic_1_2' (174#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_logic_1_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb_2' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb_2' (175#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb_2_stub.v:6]
WARNING: [Synth 8-350] instance 'mb' of module 'system_mb_2' requires 52 connections, but only 51 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:6190]
INFO: [Synth 8-638] synthesizing module 'system_mb_bram_ctrl_2' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb_bram_ctrl_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb_bram_ctrl_2' (176#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb_bram_ctrl_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_axi_periph_2' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:36764]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_533D8T' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:9087]
INFO: [Synth 8-638] synthesizing module 'system_m00_regslice_4' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m00_regslice_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m00_regslice_4' (177#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m00_regslice_4_stub.v:6]
WARNING: [Synth 8-350] instance 'm00_regslice' of module 'system_m00_regslice_4' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:9246]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_533D8T' (178#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:9087]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1G898WS' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:10273]
INFO: [Synth 8-638] synthesizing module 'system_m01_regslice_2' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m01_regslice_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m01_regslice_2' (179#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m01_regslice_2_stub.v:6]
WARNING: [Synth 8-350] instance 'm01_regslice' of module 'system_m01_regslice_2' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:10432]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1G898WS' (180#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:10273]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_15LUQB2' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:11498]
INFO: [Synth 8-638] synthesizing module 'system_m02_regslice_2' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m02_regslice_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m02_regslice_2' (181#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m02_regslice_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_15LUQB2' (182#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:11498]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_GJG9Q7' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:13979]
INFO: [Synth 8-638] synthesizing module 'system_m03_regslice_2' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m03_regslice_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m03_regslice_2' (183#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m03_regslice_2_stub.v:6]
WARNING: [Synth 8-350] instance 'm03_regslice' of module 'system_m03_regslice_2' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:14138]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_GJG9Q7' (184#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:13979]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1J1PQOA' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:14579]
INFO: [Synth 8-638] synthesizing module 'system_m04_regslice_2' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m04_regslice_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m04_regslice_2' (185#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m04_regslice_2_stub.v:6]
WARNING: [Synth 8-350] instance 'm04_regslice' of module 'system_m04_regslice_2' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:14738]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1J1PQOA' (186#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:14579]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_SVCX5N' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:16533]
INFO: [Synth 8-638] synthesizing module 'system_m05_regslice_2' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m05_regslice_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m05_regslice_2' (187#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m05_regslice_2_stub.v:6]
WARNING: [Synth 8-350] instance 'm05_regslice' of module 'system_m05_regslice_2' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:16692]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_SVCX5N' (188#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:16533]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_I8YFXL' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:17563]
INFO: [Synth 8-638] synthesizing module 'system_m06_regslice_2' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m06_regslice_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m06_regslice_2' (189#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m06_regslice_2_stub.v:6]
WARNING: [Synth 8-350] instance 'm06_regslice' of module 'system_m06_regslice_2' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:17722]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_I8YFXL' (190#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:17563]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1UI2OXK' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:18383]
INFO: [Synth 8-638] synthesizing module 'system_m07_regslice_2' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m07_regslice_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m07_regslice_2' (191#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m07_regslice_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1UI2OXK' (192#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:18383]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_AI3GWS' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:24427]
INFO: [Synth 8-638] synthesizing module 'system_s00_regslice_4' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_s00_regslice_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_s00_regslice_4' (193#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_s00_regslice_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_AI3GWS' (194#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:24427]
INFO: [Synth 8-638] synthesizing module 'system_xbar_4' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_xbar_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_4' (195#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_xbar_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_axi_periph_2' (196#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:36764]
INFO: [Synth 8-638] synthesizing module 'system_rst_clk_wiz_1_100M_2' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_rst_clk_wiz_1_100M_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_rst_clk_wiz_1_100M_2' (197#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_rst_clk_wiz_1_100M_2_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'system_rst_clk_wiz_1_100M_2' requires 10 connections, but only 9 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:6469]
INFO: [Synth 8-638] synthesizing module 'system_spi_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_spi_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_spi_1' (198#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_spi_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_timer_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_timer_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_timer_1' (199#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_timer_1_stub.v:6]
WARNING: [Synth 8-350] instance 'timer' of module 'system_timer_1' requires 26 connections, but only 25 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:6513]
INFO: [Synth 8-256] done synthesizing module 'iop_pmodb_imp_1TSQQJ' (200#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:5511]
INFO: [Synth 8-638] synthesizing module 'system_leds_gpio_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_leds_gpio_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_leds_gpio_0' (201#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_leds_gpio_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_logic_1_3' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_logic_1_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_logic_1_3' (202#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_logic_1_3_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb_iop_arduino_intr_ack_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb_iop_arduino_intr_ack_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb_iop_arduino_intr_ack_0' (203#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb_iop_arduino_intr_ack_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb_iop_arduino_reset_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb_iop_arduino_reset_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb_iop_arduino_reset_0' (204#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb_iop_arduino_reset_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb_iop_pmoda_intr_ack_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb_iop_pmoda_intr_ack_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb_iop_pmoda_intr_ack_0' (205#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb_iop_pmoda_intr_ack_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb_iop_pmoda_reset_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb_iop_pmoda_reset_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb_iop_pmoda_reset_0' (206#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb_iop_pmoda_reset_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb_iop_pmodb_intr_ack_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb_iop_pmodb_intr_ack_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb_iop_pmodb_intr_ack_0' (207#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb_iop_pmodb_intr_ack_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mb_iop_pmodb_reset_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb_iop_pmodb_reset_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mb_iop_pmodb_reset_0' (208#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mb_iop_pmodb_reset_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mdm_1_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mdm_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mdm_1_0' (209#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_mdm_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_proc_sys_reset_fclk1_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_proc_sys_reset_fclk1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_proc_sys_reset_fclk1_0' (210#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_proc_sys_reset_fclk1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_fclk1' of module 'system_proc_sys_reset_fclk1_0' requires 10 connections, but only 7 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:27844]
INFO: [Synth 8-638] synthesizing module 'system_ps7_0_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_ps7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_ps7_0_0' (211#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_ps7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ps7_0' of module 'system_ps7_0_0' requires 246 connections, but only 233 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:27854]
INFO: [Synth 8-638] synthesizing module 'system_ps7_0_axi_periph_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:38072]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1H7AUOX' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:7997]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_2' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_pc_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_2' (212#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_pc_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_m00_regslice_5' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m00_regslice_5_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m00_regslice_5' (213#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m00_regslice_5_stub.v:6]
WARNING: [Synth 8-350] instance 'm00_regslice' of module 'system_m00_regslice_5' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:8320]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1H7AUOX' (214#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:7997]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_4Y7TYO' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:10673]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_3' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_pc_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_3' (215#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_pc_3_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_m01_regslice_3' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m01_regslice_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m01_regslice_3' (216#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m01_regslice_3_stub.v:6]
WARNING: [Synth 8-350] instance 'm01_regslice' of module 'system_m01_regslice_3' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:10996]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_4Y7TYO' (217#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:10673]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_FKL2TE' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:12394]
INFO: [Synth 8-638] synthesizing module 'system_m02_regslice_3' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m02_regslice_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m02_regslice_3' (218#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m02_regslice_3_stub.v:6]
WARNING: [Synth 8-350] instance 'm02_regslice' of module 'system_m02_regslice_3' requires 80 connections, but only 76 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:12705]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_FKL2TE' (219#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:12394]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_15QZ4LV' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:12984]
INFO: [Synth 8-638] synthesizing module 'system_m03_regslice_3' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m03_regslice_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m03_regslice_3' (220#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m03_regslice_3_stub.v:6]
WARNING: [Synth 8-350] instance 'm03_regslice' of module 'system_m03_regslice_3' requires 80 connections, but only 76 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:13295]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_15QZ4LV' (221#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:12984]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_TUCI1Y' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:15179]
INFO: [Synth 8-638] synthesizing module 'system_m04_regslice_3' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m04_regslice_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m04_regslice_3' (222#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m04_regslice_3_stub.v:6]
WARNING: [Synth 8-350] instance 'm04_regslice' of module 'system_m04_regslice_3' requires 80 connections, but only 76 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:15490]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_TUCI1Y' (223#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:15179]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1IWS6WN' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:15569]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_4' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_pc_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_4' (224#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_pc_4_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_m05_regslice_3' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m05_regslice_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m05_regslice_3' (225#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m05_regslice_3_stub.v:6]
WARNING: [Synth 8-350] instance 'm05_regslice' of module 'system_m05_regslice_3' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:15892]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1IWS6WN' (226#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:15569]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1TJ5H51' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:16999]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_5' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_pc_5_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_5' (227#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_pc_5_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_m06_regslice_3' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m06_regslice_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m06_regslice_3' (228#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m06_regslice_3_stub.v:6]
WARNING: [Synth 8-350] instance 'm06_regslice' of module 'system_m06_regslice_3' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:17322]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1TJ5H51' (229#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:16999]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_IE0TQS' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:18593]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_6' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_pc_6_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_6' (230#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_pc_6_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_m07_regslice_3' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m07_regslice_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m07_regslice_3' (231#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m07_regslice_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_IE0TQS' (232#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:18593]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_1KSFJCE' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:19233]
INFO: [Synth 8-638] synthesizing module 'system_m08_regslice_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m08_regslice_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m08_regslice_1' (233#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m08_regslice_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_1KSFJCE' (234#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:19233]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_REJNZZ' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:20443]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_7' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_pc_7_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_7' (235#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_pc_7_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_m09_regslice_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m09_regslice_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m09_regslice_1' (236#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m09_regslice_1_stub.v:6]
WARNING: [Synth 8-350] instance 'm09_regslice' of module 'system_m09_regslice_1' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:20766]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_REJNZZ' (237#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:20443]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_11SE3QO' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:22600]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_8' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_pc_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_8' (238#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_pc_8_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_8' requires 79 connections, but only 77 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:22953]
INFO: [Synth 8-638] synthesizing module 'system_s00_regslice_5' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_s00_regslice_5_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_s00_regslice_5' (239#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_s00_regslice_5_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_11SE3QO' (240#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:22600]
INFO: [Synth 8-638] synthesizing module 'system_xbar_5' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_xbar_5_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_5' (241#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_xbar_5_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_ps7_0_axi_periph_0' (242#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:38072]
INFO: [Synth 8-638] synthesizing module 'system_ps7_0_axi_periph_1_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:40591]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1RM6CX9' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:8361]
INFO: [Synth 8-638] synthesizing module 'system_m00_regslice_6' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m00_regslice_6_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m00_regslice_6' (243#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m00_regslice_6_stub.v:6]
WARNING: [Synth 8-350] instance 'm00_regslice' of module 'system_m00_regslice_6' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:8520]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1RM6CX9' (244#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:8361]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_KUYE0S' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:11303]
INFO: [Synth 8-638] synthesizing module 'system_m01_regslice_4' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m01_regslice_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m01_regslice_4' (245#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m01_regslice_4_stub.v:6]
WARNING: [Synth 8-350] instance 'm01_regslice' of module 'system_m01_regslice_4' requires 40 connections, but only 37 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:11458]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_KUYE0S' (246#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:11303]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_RFW58U' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:12784]
INFO: [Synth 8-638] synthesizing module 'system_m02_regslice_4' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m02_regslice_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m02_regslice_4' (247#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m02_regslice_4_stub.v:6]
WARNING: [Synth 8-350] instance 'm02_regslice' of module 'system_m02_regslice_4' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:12943]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_RFW58U' (248#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:12784]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1KR8P3Z' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:13584]
INFO: [Synth 8-638] synthesizing module 'system_m03_regslice_4' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m03_regslice_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m03_regslice_4' (249#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m03_regslice_4_stub.v:6]
WARNING: [Synth 8-350] instance 'm03_regslice' of module 'system_m03_regslice_4' requires 40 connections, but only 37 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:13739]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1KR8P3Z' (250#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:13584]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1MHH0N0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:23542]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_9' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_pc_9_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_9' (251#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_pc_9_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_s00_regslice_6' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_s00_regslice_6_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_s00_regslice_6' (252#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_s00_regslice_6_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1MHH0N0' (253#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:23542]
INFO: [Synth 8-638] synthesizing module 'system_xbar_6' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_xbar_6_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_6' (254#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_xbar_6_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_ps7_0_axi_periph_1_0' (255#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:40591]
INFO: [Synth 8-638] synthesizing module 'system_rgbleds_gpio_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_rgbleds_gpio_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_rgbleds_gpio_0' (256#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_rgbleds_gpio_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_rst_ps7_0_fclk0_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_rst_ps7_0_fclk0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_rst_ps7_0_fclk0_0' (257#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_rst_ps7_0_fclk0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_fclk0' of module 'system_rst_ps7_0_fclk0_0' requires 10 connections, but only 7 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:28537]
INFO: [Synth 8-638] synthesizing module 'system_rst_ps7_0_fclk3_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_rst_ps7_0_fclk3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_rst_ps7_0_fclk3_0' (258#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_rst_ps7_0_fclk3_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_fclk3' of module 'system_rst_ps7_0_fclk3_0' requires 10 connections, but only 7 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:28545]
INFO: [Synth 8-638] synthesizing module 'system_switches_gpio_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_switches_gpio_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_switches_gpio_0' (259#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_switches_gpio_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_system_interrupts_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_system_interrupts_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_system_interrupts_0' (260#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_system_interrupts_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'trace_analyzer_arduino_imp_13GEQRJ' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:42093]
INFO: [Synth 8-638] synthesizing module 'system_axi_dma_0_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_dma_0_0' (261#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'system_axi_dma_0_0' requires 43 connections, but only 41 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:42327]
INFO: [Synth 8-638] synthesizing module 'system_axis_data_fifo_0_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axis_data_fifo_0_0' (262#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_axis_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_data_fifo_0' of module 'system_axis_data_fifo_0_0' requires 23 connections, but only 16 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:42369]
INFO: [Synth 8-638] synthesizing module 'system_constant_tkeep_tstrb_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_constant_tkeep_tstrb_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_constant_tkeep_tstrb_0' (263#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_constant_tkeep_tstrb_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_trace_cntrl_64_0_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_trace_cntrl_64_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_trace_cntrl_64_0_0' (264#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_trace_cntrl_64_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'trace_cntrl_64_0' of module 'system_trace_cntrl_64_0_0' requires 38 connections, but only 36 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:42388]
INFO: [Synth 8-256] done synthesizing module 'trace_analyzer_arduino_imp_13GEQRJ' (265#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:42093]
INFO: [Synth 8-638] synthesizing module 'trace_analyzer_pmoda_imp_14216QF' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:42427]
INFO: [Synth 8-638] synthesizing module 'system_axi_dma_0_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_axi_dma_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_dma_0_1' (266#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_axi_dma_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'system_axi_dma_0_1' requires 43 connections, but only 41 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:42661]
INFO: [Synth 8-638] synthesizing module 'system_axis_data_fifo_0_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_axis_data_fifo_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axis_data_fifo_0_1' (267#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_axis_data_fifo_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_data_fifo_0' of module 'system_axis_data_fifo_0_1' requires 23 connections, but only 16 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:42703]
INFO: [Synth 8-638] synthesizing module 'system_constant_tkeep_tstrb_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_constant_tkeep_tstrb_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_constant_tkeep_tstrb_1' (268#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_constant_tkeep_tstrb_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_trace_cntrl_32_0_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_trace_cntrl_32_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_trace_cntrl_32_0_0' (269#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_trace_cntrl_32_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'trace_cntrl_32_0' of module 'system_trace_cntrl_32_0_0' requires 38 connections, but only 36 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:42722]
INFO: [Synth 8-256] done synthesizing module 'trace_analyzer_pmoda_imp_14216QF' (270#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:42427]
INFO: [Synth 8-638] synthesizing module 'video_imp_1EQPUBJ' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:42761]
INFO: [Synth 8-638] synthesizing module 'system_axi_interconnect_0_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:29520]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_17F0U9H' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:7276]
INFO: [Synth 8-638] synthesizing module 'system_m00_regslice_7' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m00_regslice_7_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m00_regslice_7' (271#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m00_regslice_7_stub.v:6]
WARNING: [Synth 8-350] instance 'm00_regslice' of module 'system_m00_regslice_7' requires 40 connections, but only 37 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:7431]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_17F0U9H' (272#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:7276]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_DW50H0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:11037]
INFO: [Synth 8-638] synthesizing module 'system_auto_cc_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_cc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_cc_0' (273#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_cc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_m01_regslice_5' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m01_regslice_5_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m01_regslice_5' (274#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m01_regslice_5_stub.v:6]
WARNING: [Synth 8-350] instance 'm01_regslice' of module 'system_m01_regslice_5' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:11262]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_DW50H0' (275#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:11037]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7Q885Y' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:12128]
INFO: [Synth 8-638] synthesizing module 'system_auto_cc_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_cc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_cc_1' (276#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_cc_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_m02_regslice_5' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m02_regslice_5_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m02_regslice_5' (277#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m02_regslice_5_stub.v:6]
WARNING: [Synth 8-350] instance 'm02_regslice' of module 'system_m02_regslice_5' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:12353]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7Q885Y' (278#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:12128]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1EEWPTZ' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:13374]
INFO: [Synth 8-638] synthesizing module 'system_m03_regslice_5' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m03_regslice_5_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m03_regslice_5' (279#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m03_regslice_5_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1EEWPTZ' (280#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:13374]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_K25AYA' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:14979]
INFO: [Synth 8-638] synthesizing module 'system_m04_regslice_4' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m04_regslice_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m04_regslice_4' (281#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m04_regslice_4_stub.v:6]
WARNING: [Synth 8-350] instance 'm04_regslice' of module 'system_m04_regslice_4' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:15138]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_K25AYA' (282#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:14979]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1RUS6CJ' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:15933]
INFO: [Synth 8-638] synthesizing module 'system_m05_regslice_4' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m05_regslice_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m05_regslice_4' (283#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m05_regslice_4_stub.v:6]
WARNING: [Synth 8-350] instance 'm05_regslice' of module 'system_m05_regslice_4' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:16092]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1RUS6CJ' (284#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:15933]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1LOVFTD' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:16733]
INFO: [Synth 8-638] synthesizing module 'system_auto_cc_2' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_cc_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_cc_2' (285#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_cc_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_m06_regslice_4' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m06_regslice_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m06_regslice_4' (286#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m06_regslice_4_stub.v:6]
WARNING: [Synth 8-350] instance 'm06_regslice' of module 'system_m06_regslice_4' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:16958]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1LOVFTD' (287#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:16733]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_R217WG' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:18967]
INFO: [Synth 8-638] synthesizing module 'system_auto_cc_3' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_cc_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_cc_3' (288#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_cc_3_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_m07_regslice_4' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m07_regslice_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m07_regslice_4' (289#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m07_regslice_4_stub.v:6]
WARNING: [Synth 8-350] instance 'm07_regslice' of module 'system_m07_regslice_4' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:19192]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_R217WG' (290#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:18967]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_1UFEID6' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:19643]
INFO: [Synth 8-638] synthesizing module 'system_m08_regslice_2' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m08_regslice_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m08_regslice_2' (291#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m08_regslice_2_stub.v:6]
WARNING: [Synth 8-350] instance 'm08_regslice' of module 'system_m08_regslice_2' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:19802]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_1UFEID6' (292#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:19643]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_I1BV1N' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:20243]
INFO: [Synth 8-638] synthesizing module 'system_m09_regslice_2' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m09_regslice_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m09_regslice_2' (293#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m09_regslice_2_stub.v:6]
WARNING: [Synth 8-350] instance 'm09_regslice' of module 'system_m09_regslice_2' requires 40 connections, but only 38 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:20402]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_I1BV1N' (294#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:20243]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1BPMI78' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:23112]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_10' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_pc_10_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_10' (295#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_pc_10_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_s00_regslice_7' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_s00_regslice_7_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_s00_regslice_7' (296#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_s00_regslice_7_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1BPMI78' (297#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:23112]
INFO: [Synth 8-638] synthesizing module 'system_xbar_7' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_xbar_7_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_7' (298#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_xbar_7_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_interconnect_0_1' (299#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:29520]
INFO: [Synth 8-638] synthesizing module 'system_axi_mem_intercon_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:31809]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1D9ZDWS' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:7471]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_11' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_pc_11_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_11' (300#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_pc_11_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_m00_regslice_8' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m00_regslice_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m00_regslice_8' (301#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_m00_regslice_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1D9ZDWS' (302#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:7471]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_117EIM5' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:22407]
INFO: [Synth 8-638] synthesizing module 'system_s00_regslice_8' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_s00_regslice_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_s00_regslice_8' (303#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_s00_regslice_8_stub.v:6]
WARNING: [Synth 8-350] instance 's00_regslice' of module 'system_s00_regslice_8' requires 40 connections, but only 39 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:22558]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_117EIM5' (304#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:22407]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_B8JDWS' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:25267]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_us_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_1' (305#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_auto_us_1_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'system_auto_us_1' requires 34 connections, but only 33 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:25410]
INFO: [Synth 8-638] synthesizing module 'system_s01_regslice_2' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_s01_regslice_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_s01_regslice_2' (306#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_s01_regslice_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_B8JDWS' (307#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:25267]
INFO: [Synth 8-638] synthesizing module 'system_xbar_8' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_xbar_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_8' (308#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_xbar_8_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_awready' does not match port width (2) of module 'system_xbar_8' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:32404]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_bresp' does not match port width (4) of module 'system_xbar_8' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:32408]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_bvalid' does not match port width (2) of module 'system_xbar_8' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:32409]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_wready' does not match port width (2) of module 'system_xbar_8' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:32417]
WARNING: [Synth 8-350] instance 'xbar' of module 'system_xbar_8' requires 78 connections, but only 76 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:32343]
INFO: [Synth 8-256] done synthesizing module 'system_axi_mem_intercon_1' (309#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:31809]
INFO: [Synth 8-638] synthesizing module 'system_axi_vdma_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_axi_vdma_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_vdma_0' (310#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_axi_vdma_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_vdma' of module 'system_axi_vdma_0' requires 67 connections, but only 64 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:43703]
INFO: [Synth 8-638] synthesizing module 'hdmi_in_imp_NQ29ND' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:1013]
INFO: [Synth 8-638] synthesizing module 'system_axis_register_slice_0_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_axis_register_slice_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axis_register_slice_0_0' (311#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_axis_register_slice_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_color_convert_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_color_convert_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_color_convert_0' (312#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_color_convert_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'frontend_imp_1IDM840' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_hdmiin_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_axi_gpio_hdmiin_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_hdmiin_0' (313#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_axi_gpio_hdmiin_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_color_swap_0_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_color_swap_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_color_swap_0_0' (314#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_color_swap_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_dvi2rgb_0_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_dvi2rgb_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_dvi2rgb_0_0' (315#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_dvi2rgb_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_v_vid_in_axi4s_0_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_v_vid_in_axi4s_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_v_vid_in_axi4s_0_0' (316#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_v_vid_in_axi4s_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_vid_in_axi4s_0' of module 'system_v_vid_in_axi4s_0_0' requires 28 connections, but only 22 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:318]
INFO: [Synth 8-638] synthesizing module 'system_vtc_in_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_vtc_in_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_vtc_in_0' (317#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_vtc_in_0_stub.v:6]
WARNING: [Synth 8-350] instance 'vtc_in' of module 'system_vtc_in_0' requires 29 connections, but only 28 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:341]
INFO: [Synth 8-256] done synthesizing module 'frontend_imp_1IDM840' (318#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-638] synthesizing module 'system_pixel_pack_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_pixel_pack_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_pixel_pack_0' (319#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_pixel_pack_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'hdmi_in_imp_NQ29ND' (320#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:1013]
INFO: [Synth 8-638] synthesizing module 'hdmi_out_imp_1JATQKJ' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:1551]
INFO: [Synth 8-638] synthesizing module 'system_axis_register_slice_0_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_axis_register_slice_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axis_register_slice_0_1' (321#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_axis_register_slice_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_color_convert_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_color_convert_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_color_convert_1' (322#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_color_convert_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'frontend_imp_58W1JN' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:372]
INFO: [Synth 8-638] synthesizing module 'system_axi_dynclk_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_axi_dynclk_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_dynclk_0' (323#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_axi_dynclk_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_color_swap_0_1' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_color_swap_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_color_swap_0_1' (324#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_color_swap_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_hdmi_out_hpd_video_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_hdmi_out_hpd_video_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_hdmi_out_hpd_video_0' (325#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_hdmi_out_hpd_video_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_rgb2dvi_0_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_rgb2dvi_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_rgb2dvi_0_0' (326#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_rgb2dvi_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_v_axi4s_vid_out_0_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_v_axi4s_vid_out_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_v_axi4s_vid_out_0_0' (327#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_v_axi4s_vid_out_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_axi4s_vid_out_0' of module 'system_v_axi4s_vid_out_0_0' requires 30 connections, but only 22 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:732]
INFO: [Synth 8-638] synthesizing module 'system_vtc_out_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_vtc_out_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_vtc_out_0' (328#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_vtc_out_0_stub.v:6]
WARNING: [Synth 8-350] instance 'vtc_out' of module 'system_vtc_out_0' requires 32 connections, but only 31 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:755]
INFO: [Synth 8-256] done synthesizing module 'frontend_imp_58W1JN' (329#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:372]
INFO: [Synth 8-638] synthesizing module 'system_pixel_unpack_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_pixel_unpack_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_pixel_unpack_0' (330#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_pixel_unpack_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'hdmi_out_imp_1JATQKJ' (331#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:1551]
INFO: [Synth 8-638] synthesizing module 'system_proc_sys_reset_pixelclk_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_proc_sys_reset_pixelclk_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_proc_sys_reset_pixelclk_0' (332#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_proc_sys_reset_pixelclk_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_pixelclk' of module 'system_proc_sys_reset_pixelclk_0' requires 10 connections, but only 7 given [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:43968]
INFO: [Synth 8-638] synthesizing module 'system_xlconcat_0_0' [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xlconcat_0_0' (333#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/realtime/system_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'video_imp_1EQPUBJ' (334#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:42761]
INFO: [Synth 8-256] done synthesizing module 'system' (335#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/synth/system.v:26206]
INFO: [Synth 8-256] done synthesizing module 'top' (336#1) [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/vivado/top.v:12]
WARNING: [Synth 8-3331] design s01_couplers_imp_B8JDWS has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_B8JDWS has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_117EIM5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_117EIM5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1D9ZDWS has unconnected port M_AXI_bid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_1D9ZDWS has unconnected port M_AXI_bid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_1D9ZDWS has unconnected port M_AXI_bid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_1D9ZDWS has unconnected port M_AXI_bid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_1D9ZDWS has unconnected port M_AXI_bid[1]
WARNING: [Synth 8-3331] design m00_couplers_imp_1D9ZDWS has unconnected port M_AXI_rid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_1D9ZDWS has unconnected port M_AXI_rid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_1D9ZDWS has unconnected port M_AXI_rid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_1D9ZDWS has unconnected port M_AXI_rid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_1D9ZDWS has unconnected port M_AXI_rid[1]
WARNING: [Synth 8-3331] design s00_couplers_imp_1BPMI78 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1BPMI78 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[10]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_araddr[9]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[13]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[12]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[11]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[10]
WARNING: [Synth 8-3331] design m09_couplers_imp_I1BV1N has unconnected port S_AXI_awaddr[9]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[10]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_araddr[9]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m08_couplers_imp_1UFEID6 has unconnected port S_AXI_awaddr[21]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 643.410 ; gain = 237.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 643.410 ; gain = 237.941
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp230/system_audio_direct_0_0_in_context.xdc] for cell 'system_i/audio_direct_0'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp230/system_audio_direct_0_0_in_context.xdc] for cell 'system_i/audio_direct_0'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp231/system_audio_path_sel_0_in_context.xdc] for cell 'system_i/audio_path_sel'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp231/system_audio_path_sel_0_in_context.xdc] for cell 'system_i/audio_path_sel'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp232/system_btns_gpio_0_in_context.xdc] for cell 'system_i/btns_gpio'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp232/system_btns_gpio_0_in_context.xdc] for cell 'system_i/btns_gpio'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp233/system_concat_arduino_0_in_context.xdc] for cell 'system_i/concat_arduino'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp233/system_concat_arduino_0_in_context.xdc] for cell 'system_i/concat_arduino'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp234/system_concat_interrupts_0_in_context.xdc] for cell 'system_i/concat_interrupts'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp234/system_concat_interrupts_0_in_context.xdc] for cell 'system_i/concat_interrupts'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp235/system_concat_pmoda_0_in_context.xdc] for cell 'system_i/concat_pmoda'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp235/system_concat_pmoda_0_in_context.xdc] for cell 'system_i/concat_pmoda'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp236/system_constant_10bit_0_0_in_context.xdc] for cell 'system_i/constant_10bit_0'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp236/system_constant_10bit_0_0_in_context.xdc] for cell 'system_i/constant_10bit_0'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp237/system_constant_8bit_0_0_in_context.xdc] for cell 'system_i/constant_8bit_0'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp237/system_constant_8bit_0_0_in_context.xdc] for cell 'system_i/constant_8bit_0'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp238/system_iop_interrupts_0_in_context.xdc] for cell 'system_i/iop_interrupts'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp238/system_iop_interrupts_0_in_context.xdc] for cell 'system_i/iop_interrupts'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp239/system_leds_gpio_0_in_context.xdc] for cell 'system_i/leds_gpio'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp239/system_leds_gpio_0_in_context.xdc] for cell 'system_i/leds_gpio'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp240/system_logic_1_3_in_context.xdc] for cell 'system_i/logic_1'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp240/system_logic_1_3_in_context.xdc] for cell 'system_i/logic_1'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp241/system_mb_iop_arduino_intr_ack_0_in_context.xdc] for cell 'system_i/mb_iop_arduino_intr_ack'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp241/system_mb_iop_arduino_intr_ack_0_in_context.xdc] for cell 'system_i/mb_iop_arduino_intr_ack'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp242/system_mb_iop_arduino_reset_0_in_context.xdc] for cell 'system_i/mb_iop_arduino_reset'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp242/system_mb_iop_arduino_reset_0_in_context.xdc] for cell 'system_i/mb_iop_arduino_reset'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp243/system_mb_iop_pmoda_intr_ack_0_in_context.xdc] for cell 'system_i/mb_iop_pmoda_intr_ack'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp243/system_mb_iop_pmoda_intr_ack_0_in_context.xdc] for cell 'system_i/mb_iop_pmoda_intr_ack'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp244/system_mb_iop_pmoda_reset_0_in_context.xdc] for cell 'system_i/mb_iop_pmoda_reset'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp244/system_mb_iop_pmoda_reset_0_in_context.xdc] for cell 'system_i/mb_iop_pmoda_reset'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp245/system_mb_iop_pmodb_intr_ack_0_in_context.xdc] for cell 'system_i/mb_iop_pmodb_intr_ack'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp245/system_mb_iop_pmodb_intr_ack_0_in_context.xdc] for cell 'system_i/mb_iop_pmodb_intr_ack'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp246/system_mb_iop_pmodb_reset_0_in_context.xdc] for cell 'system_i/mb_iop_pmodb_reset'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp246/system_mb_iop_pmodb_reset_0_in_context.xdc] for cell 'system_i/mb_iop_pmodb_reset'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp247/system_mdm_1_0_in_context.xdc] for cell 'system_i/mdm_1'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp247/system_mdm_1_0_in_context.xdc] for cell 'system_i/mdm_1'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp248/system_proc_sys_reset_fclk1_0_in_context.xdc] for cell 'system_i/proc_sys_reset_fclk1'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp248/system_proc_sys_reset_fclk1_0_in_context.xdc] for cell 'system_i/proc_sys_reset_fclk1'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc] for cell 'system_i/ps7_0'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc] for cell 'system_i/ps7_0'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp250/system_rgbleds_gpio_0_in_context.xdc] for cell 'system_i/rgbleds_gpio'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp250/system_rgbleds_gpio_0_in_context.xdc] for cell 'system_i/rgbleds_gpio'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp251/system_proc_sys_reset_pixelclk_0_in_context.xdc] for cell 'system_i/rst_ps7_0_fclk0'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp251/system_proc_sys_reset_pixelclk_0_in_context.xdc] for cell 'system_i/rst_ps7_0_fclk0'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp252/system_proc_sys_reset_pixelclk_0_in_context.xdc] for cell 'system_i/rst_ps7_0_fclk3'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp252/system_proc_sys_reset_pixelclk_0_in_context.xdc] for cell 'system_i/rst_ps7_0_fclk3'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp253/system_switches_gpio_0_in_context.xdc] for cell 'system_i/switches_gpio'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp253/system_switches_gpio_0_in_context.xdc] for cell 'system_i/switches_gpio'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp254/system_system_interrupts_0_in_context.xdc] for cell 'system_i/system_interrupts'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp254/system_system_interrupts_0_in_context.xdc] for cell 'system_i/system_interrupts'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp255/system_axi_vdma_0_in_context.xdc] for cell 'system_i/video/axi_vdma'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp255/system_axi_vdma_0_in_context.xdc] for cell 'system_i/video/axi_vdma'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp256/system_proc_sys_reset_pixelclk_0_in_context.xdc] for cell 'system_i/video/proc_sys_reset_pixelclk'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp256/system_proc_sys_reset_pixelclk_0_in_context.xdc] for cell 'system_i/video/proc_sys_reset_pixelclk'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp257/system_xlconcat_0_0_in_context.xdc] for cell 'system_i/video/xlconcat_0'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp257/system_xlconcat_0_0_in_context.xdc] for cell 'system_i/video/xlconcat_0'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp258/system_axis_register_slice_0_1_in_context.xdc] for cell 'system_i/video/hdmi_out/axis_register_slice_0'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp258/system_axis_register_slice_0_1_in_context.xdc] for cell 'system_i/video/hdmi_out/axis_register_slice_0'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp259/system_color_convert_0_in_context.xdc] for cell 'system_i/video/hdmi_out/color_convert'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp259/system_color_convert_0_in_context.xdc] for cell 'system_i/video/hdmi_out/color_convert'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp260/system_pixel_unpack_0_in_context.xdc] for cell 'system_i/video/hdmi_out/pixel_unpack'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp260/system_pixel_unpack_0_in_context.xdc] for cell 'system_i/video/hdmi_out/pixel_unpack'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp261/system_axi_dynclk_0_in_context.xdc] for cell 'system_i/video/hdmi_out/frontend/axi_dynclk'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp261/system_axi_dynclk_0_in_context.xdc] for cell 'system_i/video/hdmi_out/frontend/axi_dynclk'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp262/system_color_swap_0_1_in_context.xdc] for cell 'system_i/video/hdmi_out/frontend/color_swap_0'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp262/system_color_swap_0_1_in_context.xdc] for cell 'system_i/video/hdmi_out/frontend/color_swap_0'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp263/system_hdmi_out_hpd_video_0_in_context.xdc] for cell 'system_i/video/hdmi_out/frontend/hdmi_out_hpd_video'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp263/system_hdmi_out_hpd_video_0_in_context.xdc] for cell 'system_i/video/hdmi_out/frontend/hdmi_out_hpd_video'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp264/system_rgb2dvi_0_0_in_context.xdc] for cell 'system_i/video/hdmi_out/frontend/rgb2dvi_0'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp264/system_rgb2dvi_0_0_in_context.xdc] for cell 'system_i/video/hdmi_out/frontend/rgb2dvi_0'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp265/system_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp265/system_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp266/system_vtc_out_0_in_context.xdc] for cell 'system_i/video/hdmi_out/frontend/vtc_out'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp266/system_vtc_out_0_in_context.xdc] for cell 'system_i/video/hdmi_out/frontend/vtc_out'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp267/system_axis_register_slice_0_1_in_context.xdc] for cell 'system_i/video/hdmi_in/axis_register_slice_0'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp267/system_axis_register_slice_0_1_in_context.xdc] for cell 'system_i/video/hdmi_in/axis_register_slice_0'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp268/system_color_convert_0_in_context.xdc] for cell 'system_i/video/hdmi_in/color_convert'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp268/system_color_convert_0_in_context.xdc] for cell 'system_i/video/hdmi_in/color_convert'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp269/system_pixel_pack_0_in_context.xdc] for cell 'system_i/video/hdmi_in/pixel_pack'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp269/system_pixel_pack_0_in_context.xdc] for cell 'system_i/video/hdmi_in/pixel_pack'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp270/system_axi_gpio_hdmiin_0_in_context.xdc] for cell 'system_i/video/hdmi_in/frontend/axi_gpio_hdmiin'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp270/system_axi_gpio_hdmiin_0_in_context.xdc] for cell 'system_i/video/hdmi_in/frontend/axi_gpio_hdmiin'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp271/system_color_swap_0_0_in_context.xdc] for cell 'system_i/video/hdmi_in/frontend/color_swap_0'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp271/system_color_swap_0_0_in_context.xdc] for cell 'system_i/video/hdmi_in/frontend/color_swap_0'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp272/system_dvi2rgb_0_0_in_context.xdc] for cell 'system_i/video/hdmi_in/frontend/dvi2rgb_0'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp272/system_dvi2rgb_0_0_in_context.xdc] for cell 'system_i/video/hdmi_in/frontend/dvi2rgb_0'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp273/system_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp273/system_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp274/system_vtc_in_0_in_context.xdc] for cell 'system_i/video/hdmi_in/frontend/vtc_in'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp274/system_vtc_in_0_in_context.xdc] for cell 'system_i/video/hdmi_in/frontend/vtc_in'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp275/system_xbar_8_in_context.xdc] for cell 'system_i/video/axi_mem_intercon/xbar'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp275/system_xbar_8_in_context.xdc] for cell 'system_i/video/axi_mem_intercon/xbar'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp276/system_xbar_7_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/xbar'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp276/system_xbar_7_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/xbar'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp277/system_axi_dma_0_1_in_context.xdc] for cell 'system_i/trace_analyzer_pmoda/axi_dma_0'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp277/system_axi_dma_0_1_in_context.xdc] for cell 'system_i/trace_analyzer_pmoda/axi_dma_0'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp278/system_axis_data_fifo_0_1_in_context.xdc] for cell 'system_i/trace_analyzer_pmoda/axis_data_fifo_0'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp278/system_axis_data_fifo_0_1_in_context.xdc] for cell 'system_i/trace_analyzer_pmoda/axis_data_fifo_0'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp279/system_constant_tkeep_tstrb_1_in_context.xdc] for cell 'system_i/trace_analyzer_pmoda/constant_tkeep_tstrb'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp279/system_constant_tkeep_tstrb_1_in_context.xdc] for cell 'system_i/trace_analyzer_pmoda/constant_tkeep_tstrb'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp280/system_trace_cntrl_32_0_0_in_context.xdc] for cell 'system_i/trace_analyzer_pmoda/trace_cntrl_32_0'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp280/system_trace_cntrl_32_0_0_in_context.xdc] for cell 'system_i/trace_analyzer_pmoda/trace_cntrl_32_0'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp281/system_axi_dma_0_0_in_context.xdc] for cell 'system_i/trace_analyzer_arduino/axi_dma_0'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp281/system_axi_dma_0_0_in_context.xdc] for cell 'system_i/trace_analyzer_arduino/axi_dma_0'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp282/system_axis_data_fifo_0_0_in_context.xdc] for cell 'system_i/trace_analyzer_arduino/axis_data_fifo_0'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp282/system_axis_data_fifo_0_0_in_context.xdc] for cell 'system_i/trace_analyzer_arduino/axis_data_fifo_0'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp283/system_constant_tkeep_tstrb_0_in_context.xdc] for cell 'system_i/trace_analyzer_arduino/constant_tkeep_tstrb'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp283/system_constant_tkeep_tstrb_0_in_context.xdc] for cell 'system_i/trace_analyzer_arduino/constant_tkeep_tstrb'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp284/system_trace_cntrl_64_0_0_in_context.xdc] for cell 'system_i/trace_analyzer_arduino/trace_cntrl_64_0'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp284/system_trace_cntrl_64_0_0_in_context.xdc] for cell 'system_i/trace_analyzer_arduino/trace_cntrl_64_0'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp285/system_xbar_6_in_context.xdc] for cell 'system_i/ps7_0_axi_periph_1/xbar'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp285/system_xbar_6_in_context.xdc] for cell 'system_i/ps7_0_axi_periph_1/xbar'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp286/system_xbar_5_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp286/system_xbar_5_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/xbar'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp287/system_dff_en_reset_vector_0_2_in_context.xdc] for cell 'system_i/iop_pmodb/dff_en_reset_vector_0'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp287/system_dff_en_reset_vector_0_2_in_context.xdc] for cell 'system_i/iop_pmodb/dff_en_reset_vector_0'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp288/system_gpio_1_in_context.xdc] for cell 'system_i/iop_pmodb/gpio'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp288/system_gpio_1_in_context.xdc] for cell 'system_i/iop_pmodb/gpio'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp289/system_iic_1_in_context.xdc] for cell 'system_i/iop_pmodb/iic'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp289/system_iic_1_in_context.xdc] for cell 'system_i/iop_pmodb/iic'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp290/system_intc_2_in_context.xdc] for cell 'system_i/iop_pmodb/intc'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp290/system_intc_2_in_context.xdc] for cell 'system_i/iop_pmodb/intc'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp291/system_intr_2_in_context.xdc] for cell 'system_i/iop_pmodb/intr'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp291/system_intr_2_in_context.xdc] for cell 'system_i/iop_pmodb/intr'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp292/system_iop_interrupts_0_in_context.xdc] for cell 'system_i/iop_pmodb/intr_concat'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp292/system_iop_interrupts_0_in_context.xdc] for cell 'system_i/iop_pmodb/intr_concat'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp293/system_io_switch_1_in_context.xdc] for cell 'system_i/iop_pmodb/io_switch'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp293/system_io_switch_1_in_context.xdc] for cell 'system_i/iop_pmodb/io_switch'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp294/system_logic_1_3_in_context.xdc] for cell 'system_i/iop_pmodb/logic_1'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp294/system_logic_1_3_in_context.xdc] for cell 'system_i/iop_pmodb/logic_1'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp295/system_mb_2_in_context.xdc] for cell 'system_i/iop_pmodb/mb'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp295/system_mb_2_in_context.xdc] for cell 'system_i/iop_pmodb/mb'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp296/system_mb_bram_ctrl_2_in_context.xdc] for cell 'system_i/iop_pmodb/mb_bram_ctrl'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp296/system_mb_bram_ctrl_2_in_context.xdc] for cell 'system_i/iop_pmodb/mb_bram_ctrl'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp297/system_rst_clk_wiz_1_100M_2_in_context.xdc] for cell 'system_i/iop_pmodb/rst_clk_wiz_1_100M'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp297/system_rst_clk_wiz_1_100M_2_in_context.xdc] for cell 'system_i/iop_pmodb/rst_clk_wiz_1_100M'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp298/system_spi_1_in_context.xdc] for cell 'system_i/iop_pmodb/spi'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp298/system_spi_1_in_context.xdc] for cell 'system_i/iop_pmodb/spi'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp299/system_timer_1_in_context.xdc] for cell 'system_i/iop_pmodb/timer'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp299/system_timer_1_in_context.xdc] for cell 'system_i/iop_pmodb/timer'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp300/system_xbar_4_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp300/system_xbar_4_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/xbar'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp301/system_ilmb_v10_2_in_context.xdc] for cell 'system_i/iop_pmodb/lmb/dlmb_v10'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp301/system_ilmb_v10_2_in_context.xdc] for cell 'system_i/iop_pmodb/lmb/dlmb_v10'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp302/system_ilmb_v10_2_in_context.xdc] for cell 'system_i/iop_pmodb/lmb/ilmb_v10'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp302/system_ilmb_v10_2_in_context.xdc] for cell 'system_i/iop_pmodb/lmb/ilmb_v10'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp303/system_lmb_bram_2_in_context.xdc] for cell 'system_i/iop_pmodb/lmb/lmb_bram'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp303/system_lmb_bram_2_in_context.xdc] for cell 'system_i/iop_pmodb/lmb/lmb_bram'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp304/system_lmb_bram_if_cntlr_2_in_context.xdc] for cell 'system_i/iop_pmodb/lmb/lmb_bram_if_cntlr'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp304/system_lmb_bram_if_cntlr_2_in_context.xdc] for cell 'system_i/iop_pmodb/lmb/lmb_bram_if_cntlr'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp305/system_dff_en_reset_vector_0_2_in_context.xdc] for cell 'system_i/iop_pmoda/dff_en_reset_vector_0'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp305/system_dff_en_reset_vector_0_2_in_context.xdc] for cell 'system_i/iop_pmoda/dff_en_reset_vector_0'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp306/system_gpio_1_in_context.xdc] for cell 'system_i/iop_pmoda/gpio'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp306/system_gpio_1_in_context.xdc] for cell 'system_i/iop_pmoda/gpio'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp307/system_iic_1_in_context.xdc] for cell 'system_i/iop_pmoda/iic'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp307/system_iic_1_in_context.xdc] for cell 'system_i/iop_pmoda/iic'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp308/system_intc_2_in_context.xdc] for cell 'system_i/iop_pmoda/intc'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp308/system_intc_2_in_context.xdc] for cell 'system_i/iop_pmoda/intc'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp309/system_intr_2_in_context.xdc] for cell 'system_i/iop_pmoda/intr'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp309/system_intr_2_in_context.xdc] for cell 'system_i/iop_pmoda/intr'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp310/system_iop_interrupts_0_in_context.xdc] for cell 'system_i/iop_pmoda/intr_concat'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp310/system_iop_interrupts_0_in_context.xdc] for cell 'system_i/iop_pmoda/intr_concat'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp311/system_io_switch_1_in_context.xdc] for cell 'system_i/iop_pmoda/io_switch'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp311/system_io_switch_1_in_context.xdc] for cell 'system_i/iop_pmoda/io_switch'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp312/system_logic_1_3_in_context.xdc] for cell 'system_i/iop_pmoda/logic_1'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp312/system_logic_1_3_in_context.xdc] for cell 'system_i/iop_pmoda/logic_1'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp313/system_mb_2_in_context.xdc] for cell 'system_i/iop_pmoda/mb'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp313/system_mb_2_in_context.xdc] for cell 'system_i/iop_pmoda/mb'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp314/system_mb_bram_ctrl_2_in_context.xdc] for cell 'system_i/iop_pmoda/mb_bram_ctrl'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp314/system_mb_bram_ctrl_2_in_context.xdc] for cell 'system_i/iop_pmoda/mb_bram_ctrl'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp315/system_rst_clk_wiz_1_100M_2_in_context.xdc] for cell 'system_i/iop_pmoda/rst_clk_wiz_1_100M'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp315/system_rst_clk_wiz_1_100M_2_in_context.xdc] for cell 'system_i/iop_pmoda/rst_clk_wiz_1_100M'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp316/system_spi_1_in_context.xdc] for cell 'system_i/iop_pmoda/spi'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp316/system_spi_1_in_context.xdc] for cell 'system_i/iop_pmoda/spi'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp317/system_timer_1_in_context.xdc] for cell 'system_i/iop_pmoda/timer'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp317/system_timer_1_in_context.xdc] for cell 'system_i/iop_pmoda/timer'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp318/system_xbar_4_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp318/system_xbar_4_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/xbar'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp319/system_ilmb_v10_2_in_context.xdc] for cell 'system_i/iop_pmoda/lmb/dlmb_v10'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp319/system_ilmb_v10_2_in_context.xdc] for cell 'system_i/iop_pmoda/lmb/dlmb_v10'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp320/system_ilmb_v10_2_in_context.xdc] for cell 'system_i/iop_pmoda/lmb/ilmb_v10'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp320/system_ilmb_v10_2_in_context.xdc] for cell 'system_i/iop_pmoda/lmb/ilmb_v10'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp321/system_lmb_bram_2_in_context.xdc] for cell 'system_i/iop_pmoda/lmb/lmb_bram'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp321/system_lmb_bram_2_in_context.xdc] for cell 'system_i/iop_pmoda/lmb/lmb_bram'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp322/system_lmb_bram_if_cntlr_2_in_context.xdc] for cell 'system_i/iop_pmoda/lmb/lmb_bram_if_cntlr'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp322/system_lmb_bram_if_cntlr_2_in_context.xdc] for cell 'system_i/iop_pmoda/lmb/lmb_bram_if_cntlr'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp323/system_dff_en_reset_vector_0_2_in_context.xdc] for cell 'system_i/iop_arduino/dff_en_reset_vector_0'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp323/system_dff_en_reset_vector_0_2_in_context.xdc] for cell 'system_i/iop_arduino/dff_en_reset_vector_0'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp324/system_intc_0_in_context.xdc] for cell 'system_i/iop_arduino/intc'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp324/system_intc_0_in_context.xdc] for cell 'system_i/iop_arduino/intc'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp325/system_intr_2_in_context.xdc] for cell 'system_i/iop_arduino/intr'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp325/system_intr_2_in_context.xdc] for cell 'system_i/iop_arduino/intr'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp326/system_intr_concat_0_in_context.xdc] for cell 'system_i/iop_arduino/intr_concat'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp326/system_intr_concat_0_in_context.xdc] for cell 'system_i/iop_arduino/intr_concat'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp327/system_io_switch_0_0_in_context.xdc] for cell 'system_i/iop_arduino/io_switch_0'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp327/system_io_switch_0_0_in_context.xdc] for cell 'system_i/iop_arduino/io_switch_0'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp328/system_logic_1_3_in_context.xdc] for cell 'system_i/iop_arduino/logic_1'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp328/system_logic_1_3_in_context.xdc] for cell 'system_i/iop_arduino/logic_1'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp329/system_mb_2_in_context.xdc] for cell 'system_i/iop_arduino/mb'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp329/system_mb_2_in_context.xdc] for cell 'system_i/iop_arduino/mb'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp330/system_mb_bram_ctrl_2_in_context.xdc] for cell 'system_i/iop_arduino/mb_bram_ctrl'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp330/system_mb_bram_ctrl_2_in_context.xdc] for cell 'system_i/iop_arduino/mb_bram_ctrl'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp331/system_rst_clk_wiz_1_100M_2_in_context.xdc] for cell 'system_i/iop_arduino/rst_clk_wiz_1_100M'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp331/system_rst_clk_wiz_1_100M_2_in_context.xdc] for cell 'system_i/iop_arduino/rst_clk_wiz_1_100M'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp332/system_uartlite_0_in_context.xdc] for cell 'system_i/iop_arduino/uartlite'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp332/system_uartlite_0_in_context.xdc] for cell 'system_i/iop_arduino/uartlite'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp333/system_xadc_0_in_context.xdc] for cell 'system_i/iop_arduino/xadc'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp333/system_xadc_0_in_context.xdc] for cell 'system_i/iop_arduino/xadc'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp334/system_mb3_timer_capture_0_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_capture_0'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp334/system_mb3_timer_capture_0_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_capture_0'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp335/system_mb3_timer_capture_1_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_capture_1'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp335/system_mb3_timer_capture_1_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_capture_1'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp336/system_mb3_timer_capture_2_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_capture_2'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp336/system_mb3_timer_capture_2_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_capture_2'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp337/system_mb3_timer_capture_3_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_capture_3'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp337/system_mb3_timer_capture_3_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_capture_3'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp338/system_mb3_timer_capture_4_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_capture_4'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp338/system_mb3_timer_capture_4_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_capture_4'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp339/system_mb3_timer_capture_5_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_capture_5'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp339/system_mb3_timer_capture_5_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_capture_5'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp340/system_mb3_timer_capture_6_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_capture_6'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp340/system_mb3_timer_capture_6_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_capture_6'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp341/system_mb3_timer_capture_7_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_capture_7'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp341/system_mb3_timer_capture_7_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_capture_7'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp342/system_mb3_timer_generate_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_generate'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp342/system_mb3_timer_generate_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_generate'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp343/system_xlconcat_0_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_pwm'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp343/system_xlconcat_0_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timer_pwm'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp344/system_xlconcat_0_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timers_interrupt'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp344/system_xlconcat_0_0_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/mb3_timers_interrupt'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp345/system_timer_1_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/timer_0'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp345/system_timer_1_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/timer_0'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp346/system_timer_1_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/timer_1'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp346/system_timer_1_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/timer_1'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp347/system_timer_1_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/timer_2'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp347/system_timer_1_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/timer_2'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp348/system_timer_1_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/timer_3'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp348/system_timer_1_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/timer_3'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp349/system_timer_1_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/timer_4'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp349/system_timer_1_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/timer_4'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp350/system_timer_1_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/timer_5'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp350/system_timer_1_in_context.xdc] for cell 'system_i/iop_arduino/timers_subsystem/timer_5'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp351/system_spi_1_in_context.xdc] for cell 'system_i/iop_arduino/spi_subsystem/spi_direct'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp351/system_spi_1_in_context.xdc] for cell 'system_i/iop_arduino/spi_subsystem/spi_direct'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp352/system_spi_shared_0_in_context.xdc] for cell 'system_i/iop_arduino/spi_subsystem/spi_shared'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp352/system_spi_shared_0_in_context.xdc] for cell 'system_i/iop_arduino/spi_subsystem/spi_shared'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp353/system_xbar_2_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp353/system_xbar_2_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/xbar'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp354/system_ilmb_v10_2_in_context.xdc] for cell 'system_i/iop_arduino/lmb/dlmb_v10'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp354/system_ilmb_v10_2_in_context.xdc] for cell 'system_i/iop_arduino/lmb/dlmb_v10'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp355/system_ilmb_v10_2_in_context.xdc] for cell 'system_i/iop_arduino/lmb/ilmb_v10'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp355/system_ilmb_v10_2_in_context.xdc] for cell 'system_i/iop_arduino/lmb/ilmb_v10'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp356/system_lmb_bram_2_in_context.xdc] for cell 'system_i/iop_arduino/lmb/lmb_bram'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp356/system_lmb_bram_2_in_context.xdc] for cell 'system_i/iop_arduino/lmb/lmb_bram'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp357/system_lmb_bram_if_cntlr_2_in_context.xdc] for cell 'system_i/iop_arduino/lmb/lmb_bram_if_cntlr'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp357/system_lmb_bram_if_cntlr_2_in_context.xdc] for cell 'system_i/iop_arduino/lmb/lmb_bram_if_cntlr'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp358/system_iic_1_in_context.xdc] for cell 'system_i/iop_arduino/iic_subsystem/iic_direct'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp358/system_iic_1_in_context.xdc] for cell 'system_i/iop_arduino/iic_subsystem/iic_direct'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp359/system_arduino_gpio_0_in_context.xdc] for cell 'system_i/iop_arduino/gpio_subsystem/arduino_gpio'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp359/system_arduino_gpio_0_in_context.xdc] for cell 'system_i/iop_arduino/gpio_subsystem/arduino_gpio'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp360/system_ck_gpio_0_in_context.xdc] for cell 'system_i/iop_arduino/gpio_subsystem/ck_gpio'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp360/system_ck_gpio_0_in_context.xdc] for cell 'system_i/iop_arduino/gpio_subsystem/ck_gpio'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp361/system_xbar_1_in_context.xdc] for cell 'system_i/axi_mem_intercon/xbar'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp361/system_xbar_1_in_context.xdc] for cell 'system_i/axi_mem_intercon/xbar'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp362/system_xbar_0_in_context.xdc] for cell 'system_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp362/system_xbar_0_in_context.xdc] for cell 'system_i/axi_interconnect_0/xbar'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp363/system_util_vector_logic_0_2_in_context.xdc] for cell 'system_i/iop_arduino/util_vector_logic_0'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp363/system_util_vector_logic_0_2_in_context.xdc] for cell 'system_i/iop_arduino/util_vector_logic_0'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp364/system_uartlite_0_in_context.xdc] for cell 'system_i/iop_arduino/axi_uartlite_0'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp364/system_uartlite_0_in_context.xdc] for cell 'system_i/iop_arduino/axi_uartlite_0'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp365/system_m00_regslice_8_in_context.xdc] for cell 'system_i/video/axi_mem_intercon/m00_couplers/m00_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp365/system_m00_regslice_8_in_context.xdc] for cell 'system_i/video/axi_mem_intercon/m00_couplers/m00_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp366/system_auto_pc_11_in_context.xdc] for cell 'system_i/video/axi_mem_intercon/m00_couplers/auto_pc'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp366/system_auto_pc_11_in_context.xdc] for cell 'system_i/video/axi_mem_intercon/m00_couplers/auto_pc'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp367/system_s01_regslice_2_in_context.xdc] for cell 'system_i/video/axi_mem_intercon/s01_couplers/s01_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp367/system_s01_regslice_2_in_context.xdc] for cell 'system_i/video/axi_mem_intercon/s01_couplers/s01_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp368/system_auto_us_1_in_context.xdc] for cell 'system_i/video/axi_mem_intercon/s01_couplers/auto_us'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp368/system_auto_us_1_in_context.xdc] for cell 'system_i/video/axi_mem_intercon/s01_couplers/auto_us'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp369/system_s00_regslice_8_in_context.xdc] for cell 'system_i/video/axi_mem_intercon/s00_couplers/s00_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp369/system_s00_regslice_8_in_context.xdc] for cell 'system_i/video/axi_mem_intercon/s00_couplers/s00_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp370/system_m09_regslice_1_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m09_couplers/m09_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp370/system_m09_regslice_1_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m09_couplers/m09_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp371/system_m09_regslice_1_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m08_couplers/m08_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp371/system_m09_regslice_1_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m08_couplers/m08_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp372/system_m07_regslice_4_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m07_couplers/m07_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp372/system_m07_regslice_4_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m07_couplers/m07_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp373/system_auto_cc_3_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m07_couplers/auto_cc'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp373/system_auto_cc_3_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m07_couplers/auto_cc'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp374/system_m02_regslice_5_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m06_couplers/m06_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp374/system_m02_regslice_5_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m06_couplers/m06_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp375/system_auto_cc_1_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m06_couplers/auto_cc'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp375/system_auto_cc_1_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m06_couplers/auto_cc'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp376/system_m09_regslice_1_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m05_couplers/m05_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp376/system_m09_regslice_1_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m05_couplers/m05_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp377/system_m09_regslice_1_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m04_couplers/m04_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp377/system_m09_regslice_1_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m04_couplers/m04_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp378/system_m00_regslice_6_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m03_couplers/m03_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp378/system_m00_regslice_6_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m03_couplers/m03_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp379/system_m02_regslice_5_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m02_couplers/m02_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp379/system_m02_regslice_5_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m02_couplers/m02_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp380/system_auto_cc_1_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m02_couplers/auto_cc'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp380/system_auto_cc_1_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m02_couplers/auto_cc'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp381/system_m07_regslice_4_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m01_couplers/m01_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp381/system_m07_regslice_4_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m01_couplers/m01_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp382/system_auto_cc_3_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m01_couplers/auto_cc'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp382/system_auto_cc_3_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m01_couplers/auto_cc'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp383/system_m09_regslice_1_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m00_couplers/m00_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp383/system_m09_regslice_1_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/m00_couplers/m00_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp384/system_m08_regslice_1_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/s00_couplers/s00_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp384/system_m08_regslice_1_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/s00_couplers/s00_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp385/system_auto_pc_4_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp385/system_auto_pc_4_in_context.xdc] for cell 'system_i/video/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp386/system_m01_regslice_4_in_context.xdc] for cell 'system_i/ps7_0_axi_periph_1/m03_couplers/m03_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp386/system_m01_regslice_4_in_context.xdc] for cell 'system_i/ps7_0_axi_periph_1/m03_couplers/m03_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp387/system_m02_regslice_4_in_context.xdc] for cell 'system_i/ps7_0_axi_periph_1/m02_couplers/m02_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp387/system_m02_regslice_4_in_context.xdc] for cell 'system_i/ps7_0_axi_periph_1/m02_couplers/m02_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp388/system_m01_regslice_4_in_context.xdc] for cell 'system_i/ps7_0_axi_periph_1/m01_couplers/m01_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp388/system_m01_regslice_4_in_context.xdc] for cell 'system_i/ps7_0_axi_periph_1/m01_couplers/m01_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp389/system_m00_regslice_6_in_context.xdc] for cell 'system_i/ps7_0_axi_periph_1/m00_couplers/m00_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp389/system_m00_regslice_6_in_context.xdc] for cell 'system_i/ps7_0_axi_periph_1/m00_couplers/m00_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp390/system_s00_regslice_6_in_context.xdc] for cell 'system_i/ps7_0_axi_periph_1/s00_couplers/s00_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp390/system_s00_regslice_6_in_context.xdc] for cell 'system_i/ps7_0_axi_periph_1/s00_couplers/s00_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp391/system_auto_pc_9_in_context.xdc] for cell 'system_i/ps7_0_axi_periph_1/s00_couplers/auto_pc'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp391/system_auto_pc_9_in_context.xdc] for cell 'system_i/ps7_0_axi_periph_1/s00_couplers/auto_pc'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp392/system_m09_regslice_1_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m09_couplers/m09_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp392/system_m09_regslice_1_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m09_couplers/m09_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp393/system_auto_pc_4_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m09_couplers/auto_pc'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp393/system_auto_pc_4_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m09_couplers/auto_pc'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp394/system_m08_regslice_1_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m08_couplers/m08_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp394/system_m08_regslice_1_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m08_couplers/m08_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp395/system_m00_regslice_6_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp395/system_m00_regslice_6_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp396/system_auto_pc_4_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m07_couplers/auto_pc'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp396/system_auto_pc_4_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m07_couplers/auto_pc'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp397/system_m09_regslice_1_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp397/system_m09_regslice_1_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp398/system_auto_pc_4_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m06_couplers/auto_pc'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp398/system_auto_pc_4_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m06_couplers/auto_pc'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp399/system_m09_regslice_1_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp399/system_m09_regslice_1_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp400/system_auto_pc_4_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m05_couplers/auto_pc'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp400/system_auto_pc_4_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m05_couplers/auto_pc'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp401/system_m04_regslice_3_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp401/system_m04_regslice_3_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp402/system_m04_regslice_3_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp402/system_m04_regslice_3_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp403/system_m04_regslice_3_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp403/system_m04_regslice_3_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp404/system_m09_regslice_1_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp404/system_m09_regslice_1_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp405/system_auto_pc_4_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m01_couplers/auto_pc'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp405/system_auto_pc_4_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m01_couplers/auto_pc'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp406/system_m09_regslice_1_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp406/system_m09_regslice_1_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp407/system_auto_pc_4_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp407/system_auto_pc_4_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp408/system_s00_regslice_6_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp408/system_s00_regslice_6_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp409/system_auto_pc_8_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp409/system_auto_pc_8_in_context.xdc] for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp410/system_m07_regslice_1_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp410/system_m07_regslice_1_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp411/system_m09_regslice_1_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp411/system_m09_regslice_1_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp412/system_m09_regslice_1_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp412/system_m09_regslice_1_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp413/system_m00_regslice_6_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp413/system_m00_regslice_6_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp414/system_m09_regslice_1_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp414/system_m09_regslice_1_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp415/system_m02_regslice_4_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp415/system_m02_regslice_4_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp416/system_m09_regslice_1_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp416/system_m09_regslice_1_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp417/system_m00_regslice_4_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp417/system_m00_regslice_4_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp418/system_m07_regslice_1_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp418/system_m07_regslice_1_in_context.xdc] for cell 'system_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp419/system_m07_regslice_1_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp419/system_m07_regslice_1_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp420/system_m09_regslice_1_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp420/system_m09_regslice_1_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp421/system_m09_regslice_1_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp421/system_m09_regslice_1_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp422/system_m00_regslice_6_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp422/system_m00_regslice_6_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp423/system_m09_regslice_1_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp423/system_m09_regslice_1_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp424/system_m02_regslice_4_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp424/system_m02_regslice_4_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp425/system_m09_regslice_1_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp425/system_m09_regslice_1_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp426/system_m00_regslice_4_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp426/system_m00_regslice_4_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp427/system_m07_regslice_1_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp427/system_m07_regslice_1_in_context.xdc] for cell 'system_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp428/system_tier2_xbar_0_0_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_0'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp428/system_tier2_xbar_0_0_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_0'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp429/system_tier2_xbar_1_0_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_1'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp429/system_tier2_xbar_1_0_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_1'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp430/system_tier2_xbar_2_0_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_2'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp430/system_tier2_xbar_2_0_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_2'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp431/system_m08_regslice_0_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m17_couplers/m17_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp431/system_m08_regslice_0_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m17_couplers/m17_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp432/system_m00_regslice_6_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m16_couplers/m16_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp432/system_m00_regslice_6_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m16_couplers/m16_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp433/system_m15_regslice_0_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp433/system_m15_regslice_0_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp434/system_m09_regslice_1_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp434/system_m09_regslice_1_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp435/system_m00_regslice_6_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp435/system_m00_regslice_6_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp436/system_m00_regslice_6_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp436/system_m00_regslice_6_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp437/system_m00_regslice_6_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp437/system_m00_regslice_6_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp438/system_m00_regslice_6_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp438/system_m00_regslice_6_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp439/system_m00_regslice_6_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp439/system_m00_regslice_6_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp440/system_m08_regslice_0_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp440/system_m08_regslice_0_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp441/system_m07_regslice_1_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp441/system_m07_regslice_1_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp442/system_m00_regslice_4_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp442/system_m00_regslice_4_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp443/system_m09_regslice_1_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp443/system_m09_regslice_1_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp444/system_m09_regslice_1_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp444/system_m09_regslice_1_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp445/system_m09_regslice_1_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp445/system_m09_regslice_1_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp446/system_m02_regslice_4_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp446/system_m02_regslice_4_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp447/system_m09_regslice_1_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp447/system_m09_regslice_1_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp448/system_m00_regslice_4_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp448/system_m00_regslice_4_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp449/system_m07_regslice_1_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp449/system_m07_regslice_1_in_context.xdc] for cell 'system_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp450/system_m00_regslice_1_in_context.xdc] for cell 'system_i/axi_mem_intercon/m00_couplers/m00_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp450/system_m00_regslice_1_in_context.xdc] for cell 'system_i/axi_mem_intercon/m00_couplers/m00_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp451/system_auto_pc_1_in_context.xdc] for cell 'system_i/axi_mem_intercon/m00_couplers/auto_pc'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp451/system_auto_pc_1_in_context.xdc] for cell 'system_i/axi_mem_intercon/m00_couplers/auto_pc'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp452/system_s01_regslice_1_in_context.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/s01_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp452/system_s01_regslice_1_in_context.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/s01_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp453/system_s00_regslice_1_in_context.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/s00_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp453/system_s00_regslice_1_in_context.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/s00_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp454/system_auto_us_0_in_context.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp454/system_auto_us_0_in_context.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp455/system_m00_regslice_0_in_context.xdc] for cell 'system_i/axi_interconnect_0/m00_couplers/m00_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp455/system_m00_regslice_0_in_context.xdc] for cell 'system_i/axi_interconnect_0/m00_couplers/m00_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp456/system_auto_pc_0_in_context.xdc] for cell 'system_i/axi_interconnect_0/m00_couplers/auto_pc'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp456/system_auto_pc_0_in_context.xdc] for cell 'system_i/axi_interconnect_0/m00_couplers/auto_pc'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp457/system_m07_regslice_1_in_context.xdc] for cell 'system_i/axi_interconnect_0/s02_couplers/s02_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp457/system_m07_regslice_1_in_context.xdc] for cell 'system_i/axi_interconnect_0/s02_couplers/s02_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp458/system_m07_regslice_1_in_context.xdc] for cell 'system_i/axi_interconnect_0/s01_couplers/s01_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp458/system_m07_regslice_1_in_context.xdc] for cell 'system_i/axi_interconnect_0/s01_couplers/s01_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp459/system_m07_regslice_1_in_context.xdc] for cell 'system_i/axi_interconnect_0/s00_couplers/s00_regslice'
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp459/system_m07_regslice_1_in_context.xdc] for cell 'system_i/axi_interconnect_0/s00_couplers/s00_regslice'
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/vivado/constraints/top.xdc]
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/vivado/constraints/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/vivado/constraints/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 62 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 62 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1034.676 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/iop_arduino/lmb/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/iop_arduino/spi_subsystem/spi_direct' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/iop_arduino/spi_subsystem/spi_shared' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/iop_pmoda/spi' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/iop_pmoda/lmb/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/iop_pmodb/spi' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/iop_pmodb/lmb/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'system_i/trace_analyzer_arduino/axis_data_fifo_0' at clock pin 's_axis_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'system_i/trace_analyzer_pmoda/axis_data_fifo_0' at clock pin 's_axis_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'system_i/video/axi_vdma' at clock pin 'm_axi_mm2s_aclk' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'system_i/video/proc_sys_reset_pixelclk' at clock pin 'slowest_sync_clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0' at clock pin 'vid_io_in_clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'system_i/video/hdmi_in/frontend/vtc_in' at clock pin 'clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:01:03 . Memory (MB): peak = 1034.676 ; gain = 629.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:01:03 . Memory (MB): peak = 1034.676 ; gain = 629.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 262).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 263).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp249/system_ps7_0_0_in_context.xdc, line 264).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_clk_n. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp264/system_rgb2dvi_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_clk_n. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp264/system_rgb2dvi_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_clk_p. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp264/system_rgb2dvi_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_clk_p. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp264/system_rgb2dvi_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[0]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp264/system_rgb2dvi_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[0]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp264/system_rgb2dvi_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[1]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp264/system_rgb2dvi_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[1]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp264/system_rgb2dvi_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[2]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp264/system_rgb2dvi_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[2]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp264/system_rgb2dvi_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[0]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp264/system_rgb2dvi_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[0]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp264/system_rgb2dvi_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[1]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp264/system_rgb2dvi_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[1]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp264/system_rgb2dvi_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[2]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp264/system_rgb2dvi_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[2]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp264/system_rgb2dvi_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_clk_n. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp272/system_dvi2rgb_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_clk_n. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp272/system_dvi2rgb_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_clk_p. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp272/system_dvi2rgb_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_clk_p. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp272/system_dvi2rgb_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[0]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp272/system_dvi2rgb_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[0]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp272/system_dvi2rgb_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[1]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp272/system_dvi2rgb_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[1]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp272/system_dvi2rgb_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[2]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp272/system_dvi2rgb_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[2]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp272/system_dvi2rgb_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[0]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp272/system_dvi2rgb_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[0]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp272/system_dvi2rgb_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[1]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp272/system_dvi2rgb_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[1]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp272/system_dvi2rgb_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[2]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp272/system_dvi2rgb_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[2]. (constraint file  D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/.Xil/Vivado-328-DESKTOP-PIC5S0G/dcp272/system_dvi2rgb_0_0_in_context.xdc, line 17).
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/audio_direct_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/audio_path_sel. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_0/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_0/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_0/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_0/s01_couplers/s01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_0/s02_couplers/s02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_mem_intercon/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_mem_intercon/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_mem_intercon/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_mem_intercon/s01_couplers/s01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/btns_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/concat_arduino. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/concat_interrupts. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/concat_pmoda. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/constant_10bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/constant_8bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/dff_en_reset_vector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/gpio_subsystem/arduino_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/gpio_subsystem/ck_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/iic_subsystem/iic_direct. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/intr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/intr_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/io_switch_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/lmb/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/lmb/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/lmb/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/lmb/lmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/mb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/mb_bram_ctrl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m16_couplers/m16_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/m17_couplers/m17_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/spi_subsystem/spi_direct. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/spi_subsystem/spi_shared. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/timers_subsystem/mb3_timer_capture_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/timers_subsystem/mb3_timer_capture_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/timers_subsystem/mb3_timer_capture_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/timers_subsystem/mb3_timer_capture_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/timers_subsystem/mb3_timer_capture_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/timers_subsystem/mb3_timer_capture_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/timers_subsystem/mb3_timer_capture_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/timers_subsystem/mb3_timer_capture_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/timers_subsystem/mb3_timer_generate. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/timers_subsystem/mb3_timer_pwm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/timers_subsystem/mb3_timers_interrupt. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/timers_subsystem/timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/timers_subsystem/timer_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/timers_subsystem/timer_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/timers_subsystem/timer_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/timers_subsystem/timer_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/timers_subsystem/timer_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/uartlite. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_arduino/xadc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_interrupts. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/dff_en_reset_vector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/iic. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/intr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/intr_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/io_switch. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/lmb/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/lmb/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/lmb/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/lmb/lmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/mb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/mb_bram_ctrl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/spi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmoda/timer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/dff_en_reset_vector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/iic. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/intr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/intr_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/io_switch. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/lmb/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/lmb/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/lmb/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/lmb/lmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/mb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/mb_bram_ctrl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/spi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/iop_pmodb/timer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/leds_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mb_iop_arduino_intr_ack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mb_iop_arduino_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mb_iop_pmoda_intr_ack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mb_iop_pmoda_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mb_iop_pmodb_intr_ack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mb_iop_pmodb_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/proc_sys_reset_fclk1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m06_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m07_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m08_couplers/m08_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m09_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/m09_couplers/m09_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph_1/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph_1/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph_1/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph_1/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph_1/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph_1/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps7_0_axi_periph_1/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rgbleds_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rst_ps7_0_fclk0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rst_ps7_0_fclk3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/switches_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_interrupts. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/trace_analyzer_arduino/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/trace_analyzer_arduino/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/trace_analyzer_arduino/constant_tkeep_tstrb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/trace_analyzer_arduino/trace_cntrl_64_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/trace_analyzer_pmoda/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/trace_analyzer_pmoda/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/trace_analyzer_pmoda/constant_tkeep_tstrb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/trace_analyzer_pmoda/trace_cntrl_32_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0/m01_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0/m02_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0/m06_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0/m07_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0/m08_couplers/m08_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0/m09_couplers/m09_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_mem_intercon/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_mem_intercon/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_mem_intercon/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_mem_intercon/s01_couplers/s01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/axi_vdma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/hdmi_in/axis_register_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/hdmi_in/color_convert. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/hdmi_in/frontend/axi_gpio_hdmiin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/hdmi_in/frontend/color_swap_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/hdmi_in/frontend/dvi2rgb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/hdmi_in/frontend/vtc_in. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/hdmi_in/pixel_pack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/hdmi_out/axis_register_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/hdmi_out/color_convert. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/hdmi_out/frontend/axi_dynclk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/hdmi_out/frontend/color_swap_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/hdmi_out/frontend/hdmi_out_hpd_video. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/hdmi_out/frontend/rgb2dvi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/hdmi_out/frontend/vtc_out. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/hdmi_out/pixel_unpack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/proc_sys_reset_pixelclk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/video/xlconcat_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:05 . Memory (MB): peak = 1034.676 ; gain = 629.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:01:07 . Memory (MB): peak = 1034.676 ; gain = 629.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:10 . Memory (MB): peak = 1034.676 ; gain = 629.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mdm_1/Dbg_Clk_0' to pin 'system_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mdm_1/Dbg_Clk_1' to pin 'system_i/mdm_1/bbstub_Dbg_Clk_1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mdm_1/Dbg_Clk_2' to pin 'system_i/mdm_1/bbstub_Dbg_Clk_2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mdm_1/Dbg_Update_0' to pin 'system_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mdm_1/Dbg_Update_1' to pin 'system_i/mdm_1/bbstub_Dbg_Update_1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mdm_1/Dbg_Update_2' to pin 'system_i/mdm_1/bbstub_Dbg_Update_2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/ps7_0/FCLK_CLK0' to pin 'system_i/ps7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/ps7_0/FCLK_CLK1' to pin 'system_i/ps7_0/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/ps7_0/FCLK_CLK2' to pin 'system_i/ps7_0/bbstub_FCLK_CLK2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/ps7_0/FCLK_CLK3' to pin 'system_i/ps7_0/bbstub_FCLK_CLK3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/video/hdmi_out/frontend/rgb2dvi_0/SerialClk' to pin 'system_i/video/hdmi_out/frontend/axi_dynclk/bbstub_PXL_CLK_5X_O/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'system_i/video/hdmi_out/frontend/rgb2dvi_0/PixelClk' to 'system_i/video/hdmi_out/frontend/axi_dynclk/bbstub_PXL_CLK_O/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/video/hdmi_in/frontend/dvi2rgb_0/PixelClk' to pin 'system_i/video/hdmi_in/frontend/dvi2rgb_0/bbstub_PixelClk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/iop_pmodb/mb_bram_ctrl/bram_clk_a' to pin 'system_i/iop_pmodb/mb_bram_ctrl/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/iop_pmodb/lmb/lmb_bram_if_cntlr/BRAM_Clk_A' to pin 'system_i/iop_pmodb/lmb/lmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/iop_pmoda/mb_bram_ctrl/bram_clk_a' to pin 'system_i/iop_pmoda/mb_bram_ctrl/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/iop_pmoda/lmb/lmb_bram_if_cntlr/BRAM_Clk_A' to pin 'system_i/iop_pmoda/lmb/lmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/iop_arduino/mb_bram_ctrl/bram_clk_a' to pin 'system_i/iop_arduino/mb_bram_ctrl/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/iop_arduino/lmb/lmb_bram_if_cntlr/BRAM_Clk_A' to pin 'system_i/iop_arduino/lmb/lmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 19 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:25 . Memory (MB): peak = 1034.676 ; gain = 629.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:25 . Memory (MB): peak = 1034.676 ; gain = 629.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:27 . Memory (MB): peak = 1034.676 ; gain = 629.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:28 . Memory (MB): peak = 1034.676 ; gain = 629.207
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:28 . Memory (MB): peak = 1034.676 ; gain = 629.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:29 . Memory (MB): peak = 1034.676 ; gain = 629.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:29 . Memory (MB): peak = 1034.676 ; gain = 629.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:29 . Memory (MB): peak = 1034.676 ; gain = 629.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:01:29 . Memory (MB): peak = 1034.676 ; gain = 629.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |system_xbar_0                    |         1|
|2     |system_auto_pc_0                 |         1|
|3     |system_m00_regslice_0            |         1|
|4     |system_s00_regslice_0            |         1|
|5     |system_s01_regslice_0            |         1|
|6     |system_s02_regslice_0            |         1|
|7     |system_xbar_1                    |         1|
|8     |system_auto_pc_1                 |         1|
|9     |system_m00_regslice_1            |         1|
|10    |system_auto_us_0                 |         1|
|11    |system_s00_regslice_1            |         1|
|12    |system_s01_regslice_1            |         1|
|13    |system_xbar_5                    |         1|
|14    |system_auto_pc_2                 |         1|
|15    |system_m00_regslice_5            |         1|
|16    |system_auto_pc_3                 |         1|
|17    |system_m01_regslice_3            |         1|
|18    |system_m02_regslice_3            |         1|
|19    |system_m03_regslice_3            |         1|
|20    |system_m04_regslice_3            |         1|
|21    |system_auto_pc_4                 |         1|
|22    |system_m05_regslice_3            |         1|
|23    |system_auto_pc_5                 |         1|
|24    |system_m06_regslice_3            |         1|
|25    |system_auto_pc_6                 |         1|
|26    |system_m07_regslice_3            |         1|
|27    |system_m08_regslice_1            |         1|
|28    |system_auto_pc_7                 |         1|
|29    |system_m09_regslice_1            |         1|
|30    |system_auto_pc_8                 |         1|
|31    |system_s00_regslice_5            |         1|
|32    |system_xbar_6                    |         1|
|33    |system_m00_regslice_6            |         1|
|34    |system_m01_regslice_4            |         1|
|35    |system_m02_regslice_4            |         1|
|36    |system_m03_regslice_4            |         1|
|37    |system_auto_pc_9                 |         1|
|38    |system_s00_regslice_6            |         1|
|39    |system_audio_direct_0_0          |         1|
|40    |system_audio_path_sel_0          |         1|
|41    |system_btns_gpio_0               |         1|
|42    |system_concat_arduino_0          |         1|
|43    |system_concat_interrupts_0       |         1|
|44    |system_concat_pmoda_0            |         1|
|45    |system_constant_10bit_0_0        |         1|
|46    |system_constant_8bit_0_0         |         1|
|47    |system_iop_interrupts_0          |         1|
|48    |system_leds_gpio_0               |         1|
|49    |system_logic_1_3                 |         1|
|50    |system_mb_iop_arduino_intr_ack_0 |         1|
|51    |system_mb_iop_arduino_reset_0    |         1|
|52    |system_mb_iop_pmoda_intr_ack_0   |         1|
|53    |system_mb_iop_pmoda_reset_0      |         1|
|54    |system_mb_iop_pmodb_intr_ack_0   |         1|
|55    |system_mb_iop_pmodb_reset_0      |         1|
|56    |system_mdm_1_0                   |         1|
|57    |system_proc_sys_reset_fclk1_0    |         1|
|58    |system_ps7_0_0                   |         1|
|59    |system_rgbleds_gpio_0            |         1|
|60    |system_rst_ps7_0_fclk0_0         |         1|
|61    |system_rst_ps7_0_fclk3_0         |         1|
|62    |system_switches_gpio_0           |         1|
|63    |system_system_interrupts_0       |         1|
|64    |system_tier2_xbar_0_0            |         1|
|65    |system_tier2_xbar_1_0            |         1|
|66    |system_tier2_xbar_2_0            |         1|
|67    |system_xbar_2                    |         1|
|68    |system_m00_regslice_2            |         1|
|69    |system_m01_regslice_0            |         1|
|70    |system_m02_regslice_0            |         1|
|71    |system_m03_regslice_0            |         1|
|72    |system_m04_regslice_0            |         1|
|73    |system_m05_regslice_0            |         1|
|74    |system_m06_regslice_0            |         1|
|75    |system_m07_regslice_0            |         1|
|76    |system_m08_regslice_0            |         1|
|77    |system_m09_regslice_0            |         1|
|78    |system_m10_regslice_0            |         1|
|79    |system_m11_regslice_0            |         1|
|80    |system_m12_regslice_0            |         1|
|81    |system_m13_regslice_0            |         1|
|82    |system_m14_regslice_0            |         1|
|83    |system_m15_regslice_0            |         1|
|84    |system_m16_regslice_0            |         1|
|85    |system_m17_regslice_0            |         1|
|86    |system_s00_regslice_2            |         1|
|87    |system_axi_uartlite_0_0          |         1|
|88    |system_dff_en_reset_vector_0_0   |         1|
|89    |system_intc_0                    |         1|
|90    |system_intr_0                    |         1|
|91    |system_intr_concat_0             |         1|
|92    |system_io_switch_0_0             |         1|
|93    |system_logic_1_0                 |         1|
|94    |system_mb_0                      |         1|
|95    |system_mb_bram_ctrl_0            |         1|
|96    |system_rst_clk_wiz_1_100M_0      |         1|
|97    |system_uartlite_0                |         1|
|98    |system_util_vector_logic_0_0     |         1|
|99    |system_xadc_0                    |         1|
|100   |system_arduino_gpio_0            |         1|
|101   |system_ck_gpio_0                 |         1|
|102   |system_iic_direct_0              |         1|
|103   |system_dlmb_v10_0                |         1|
|104   |system_ilmb_v10_0                |         1|
|105   |system_lmb_bram_0                |         1|
|106   |system_lmb_bram_if_cntlr_0       |         1|
|107   |system_spi_direct_0              |         1|
|108   |system_spi_shared_0              |         1|
|109   |system_mb3_timer_capture_0_0     |         1|
|110   |system_mb3_timer_capture_1_0     |         1|
|111   |system_mb3_timer_capture_2_0     |         1|
|112   |system_mb3_timer_capture_3_0     |         1|
|113   |system_mb3_timer_capture_4_0     |         1|
|114   |system_mb3_timer_capture_5_0     |         1|
|115   |system_mb3_timer_capture_6_0     |         1|
|116   |system_mb3_timer_capture_7_0     |         1|
|117   |system_mb3_timer_generate_0      |         1|
|118   |system_mb3_timer_pwm_0           |         1|
|119   |system_mb3_timers_interrupt_0    |         1|
|120   |system_timer_0_0                 |         1|
|121   |system_timer_1_0                 |         1|
|122   |system_timer_2_0                 |         1|
|123   |system_timer_3_0                 |         1|
|124   |system_timer_4_0                 |         1|
|125   |system_timer_5_0                 |         1|
|126   |system_xbar_3                    |         1|
|127   |system_m00_regslice_3            |         1|
|128   |system_m01_regslice_1            |         1|
|129   |system_m02_regslice_1            |         1|
|130   |system_m03_regslice_1            |         1|
|131   |system_m04_regslice_1            |         1|
|132   |system_m05_regslice_1            |         1|
|133   |system_m06_regslice_1            |         1|
|134   |system_m07_regslice_1            |         1|
|135   |system_s00_regslice_3            |         1|
|136   |system_dff_en_reset_vector_0_1   |         1|
|137   |system_gpio_0                    |         1|
|138   |system_iic_0                     |         1|
|139   |system_intc_1                    |         1|
|140   |system_intr_1                    |         1|
|141   |system_intr_concat_1             |         1|
|142   |system_io_switch_0               |         1|
|143   |system_logic_1_1                 |         1|
|144   |system_mb_1                      |         1|
|145   |system_mb_bram_ctrl_1            |         1|
|146   |system_rst_clk_wiz_1_100M_1      |         1|
|147   |system_spi_0                     |         1|
|148   |system_timer_0                   |         1|
|149   |system_dlmb_v10_1                |         1|
|150   |system_ilmb_v10_1                |         1|
|151   |system_lmb_bram_1                |         1|
|152   |system_lmb_bram_if_cntlr_1       |         1|
|153   |system_xbar_4                    |         1|
|154   |system_m00_regslice_4            |         1|
|155   |system_m01_regslice_2            |         1|
|156   |system_m02_regslice_2            |         1|
|157   |system_m03_regslice_2            |         1|
|158   |system_m04_regslice_2            |         1|
|159   |system_m05_regslice_2            |         1|
|160   |system_m06_regslice_2            |         1|
|161   |system_m07_regslice_2            |         1|
|162   |system_s00_regslice_4            |         1|
|163   |system_dff_en_reset_vector_0_2   |         1|
|164   |system_gpio_1                    |         1|
|165   |system_iic_1                     |         1|
|166   |system_intc_2                    |         1|
|167   |system_intr_2                    |         1|
|168   |system_intr_concat_2             |         1|
|169   |system_io_switch_1               |         1|
|170   |system_logic_1_2                 |         1|
|171   |system_mb_2                      |         1|
|172   |system_mb_bram_ctrl_2            |         1|
|173   |system_rst_clk_wiz_1_100M_2      |         1|
|174   |system_spi_1                     |         1|
|175   |system_timer_1                   |         1|
|176   |system_dlmb_v10_2                |         1|
|177   |system_ilmb_v10_2                |         1|
|178   |system_lmb_bram_2                |         1|
|179   |system_lmb_bram_if_cntlr_2       |         1|
|180   |system_axi_dma_0_0               |         1|
|181   |system_axis_data_fifo_0_0        |         1|
|182   |system_constant_tkeep_tstrb_0    |         1|
|183   |system_trace_cntrl_64_0_0        |         1|
|184   |system_axi_dma_0_1               |         1|
|185   |system_axis_data_fifo_0_1        |         1|
|186   |system_constant_tkeep_tstrb_1    |         1|
|187   |system_trace_cntrl_32_0_0        |         1|
|188   |system_xbar_7                    |         1|
|189   |system_m00_regslice_7            |         1|
|190   |system_auto_cc_0                 |         1|
|191   |system_m01_regslice_5            |         1|
|192   |system_auto_cc_1                 |         1|
|193   |system_m02_regslice_5            |         1|
|194   |system_m03_regslice_5            |         1|
|195   |system_m04_regslice_4            |         1|
|196   |system_m05_regslice_4            |         1|
|197   |system_auto_cc_2                 |         1|
|198   |system_m06_regslice_4            |         1|
|199   |system_auto_cc_3                 |         1|
|200   |system_m07_regslice_4            |         1|
|201   |system_m08_regslice_2            |         1|
|202   |system_m09_regslice_2            |         1|
|203   |system_auto_pc_10                |         1|
|204   |system_s00_regslice_7            |         1|
|205   |system_xbar_8                    |         1|
|206   |system_auto_pc_11                |         1|
|207   |system_m00_regslice_8            |         1|
|208   |system_s00_regslice_8            |         1|
|209   |system_auto_us_1                 |         1|
|210   |system_s01_regslice_2            |         1|
|211   |system_axi_vdma_0                |         1|
|212   |system_proc_sys_reset_pixelclk_0 |         1|
|213   |system_xlconcat_0_0              |         1|
|214   |system_axis_register_slice_0_0   |         1|
|215   |system_color_convert_0           |         1|
|216   |system_pixel_pack_0              |         1|
|217   |system_axi_gpio_hdmiin_0         |         1|
|218   |system_color_swap_0_0            |         1|
|219   |system_dvi2rgb_0_0               |         1|
|220   |system_v_vid_in_axi4s_0_0        |         1|
|221   |system_vtc_in_0                  |         1|
|222   |system_axis_register_slice_0_1   |         1|
|223   |system_color_convert_1           |         1|
|224   |system_pixel_unpack_0            |         1|
|225   |system_axi_dynclk_0              |         1|
|226   |system_color_swap_0_1            |         1|
|227   |system_hdmi_out_hpd_video_0      |         1|
|228   |system_rgb2dvi_0_0               |         1|
|229   |system_v_axi4s_vid_out_0_0       |         1|
|230   |system_vtc_out_0                 |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |system_arduino_gpio_0            |     1|
|2     |system_audio_direct_0_0          |     1|
|3     |system_audio_path_sel_0          |     1|
|4     |system_auto_cc_0                 |     1|
|5     |system_auto_cc_1                 |     1|
|6     |system_auto_cc_2                 |     1|
|7     |system_auto_cc_3                 |     1|
|8     |system_auto_pc_0                 |     1|
|9     |system_auto_pc_1                 |     1|
|10    |system_auto_pc_10                |     1|
|11    |system_auto_pc_11                |     1|
|12    |system_auto_pc_2                 |     1|
|13    |system_auto_pc_3                 |     1|
|14    |system_auto_pc_4                 |     1|
|15    |system_auto_pc_5                 |     1|
|16    |system_auto_pc_6                 |     1|
|17    |system_auto_pc_7                 |     1|
|18    |system_auto_pc_8                 |     1|
|19    |system_auto_pc_9                 |     1|
|20    |system_auto_us_0                 |     1|
|21    |system_auto_us_1                 |     1|
|22    |system_axi_dma_0_0               |     1|
|23    |system_axi_dma_0_1               |     1|
|24    |system_axi_dynclk_0              |     1|
|25    |system_axi_gpio_hdmiin_0         |     1|
|26    |system_axi_uartlite_0_0          |     1|
|27    |system_axi_vdma_0                |     1|
|28    |system_axis_data_fifo_0_0        |     1|
|29    |system_axis_data_fifo_0_1        |     1|
|30    |system_axis_register_slice_0_0   |     1|
|31    |system_axis_register_slice_0_1   |     1|
|32    |system_btns_gpio_0               |     1|
|33    |system_ck_gpio_0                 |     1|
|34    |system_color_convert_0           |     1|
|35    |system_color_convert_1           |     1|
|36    |system_color_swap_0_0            |     1|
|37    |system_color_swap_0_1            |     1|
|38    |system_concat_arduino_0          |     1|
|39    |system_concat_interrupts_0       |     1|
|40    |system_concat_pmoda_0            |     1|
|41    |system_constant_10bit_0_0        |     1|
|42    |system_constant_8bit_0_0         |     1|
|43    |system_constant_tkeep_tstrb_0    |     1|
|44    |system_constant_tkeep_tstrb_1    |     1|
|45    |system_dff_en_reset_vector_0_0   |     1|
|46    |system_dff_en_reset_vector_0_1   |     1|
|47    |system_dff_en_reset_vector_0_2   |     1|
|48    |system_dlmb_v10_0                |     1|
|49    |system_dlmb_v10_1                |     1|
|50    |system_dlmb_v10_2                |     1|
|51    |system_dvi2rgb_0_0               |     1|
|52    |system_gpio_0                    |     1|
|53    |system_gpio_1                    |     1|
|54    |system_hdmi_out_hpd_video_0      |     1|
|55    |system_iic_0                     |     1|
|56    |system_iic_1                     |     1|
|57    |system_iic_direct_0              |     1|
|58    |system_ilmb_v10_0                |     1|
|59    |system_ilmb_v10_1                |     1|
|60    |system_ilmb_v10_2                |     1|
|61    |system_intc_0                    |     1|
|62    |system_intc_1                    |     1|
|63    |system_intc_2                    |     1|
|64    |system_intr_0                    |     1|
|65    |system_intr_1                    |     1|
|66    |system_intr_2                    |     1|
|67    |system_intr_concat_0             |     1|
|68    |system_intr_concat_1             |     1|
|69    |system_intr_concat_2             |     1|
|70    |system_io_switch_0               |     1|
|71    |system_io_switch_0_0             |     1|
|72    |system_io_switch_1               |     1|
|73    |system_iop_interrupts_0          |     1|
|74    |system_leds_gpio_0               |     1|
|75    |system_lmb_bram_0                |     1|
|76    |system_lmb_bram_1                |     1|
|77    |system_lmb_bram_2                |     1|
|78    |system_lmb_bram_if_cntlr_0       |     1|
|79    |system_lmb_bram_if_cntlr_1       |     1|
|80    |system_lmb_bram_if_cntlr_2       |     1|
|81    |system_logic_1_0                 |     1|
|82    |system_logic_1_1                 |     1|
|83    |system_logic_1_2                 |     1|
|84    |system_logic_1_3                 |     1|
|85    |system_m00_regslice_0            |     1|
|86    |system_m00_regslice_1            |     1|
|87    |system_m00_regslice_2            |     1|
|88    |system_m00_regslice_3            |     1|
|89    |system_m00_regslice_4            |     1|
|90    |system_m00_regslice_5            |     1|
|91    |system_m00_regslice_6            |     1|
|92    |system_m00_regslice_7            |     1|
|93    |system_m00_regslice_8            |     1|
|94    |system_m01_regslice_0            |     1|
|95    |system_m01_regslice_1            |     1|
|96    |system_m01_regslice_2            |     1|
|97    |system_m01_regslice_3            |     1|
|98    |system_m01_regslice_4            |     1|
|99    |system_m01_regslice_5            |     1|
|100   |system_m02_regslice_0            |     1|
|101   |system_m02_regslice_1            |     1|
|102   |system_m02_regslice_2            |     1|
|103   |system_m02_regslice_3            |     1|
|104   |system_m02_regslice_4            |     1|
|105   |system_m02_regslice_5            |     1|
|106   |system_m03_regslice_0            |     1|
|107   |system_m03_regslice_1            |     1|
|108   |system_m03_regslice_2            |     1|
|109   |system_m03_regslice_3            |     1|
|110   |system_m03_regslice_4            |     1|
|111   |system_m03_regslice_5            |     1|
|112   |system_m04_regslice_0            |     1|
|113   |system_m04_regslice_1            |     1|
|114   |system_m04_regslice_2            |     1|
|115   |system_m04_regslice_3            |     1|
|116   |system_m04_regslice_4            |     1|
|117   |system_m05_regslice_0            |     1|
|118   |system_m05_regslice_1            |     1|
|119   |system_m05_regslice_2            |     1|
|120   |system_m05_regslice_3            |     1|
|121   |system_m05_regslice_4            |     1|
|122   |system_m06_regslice_0            |     1|
|123   |system_m06_regslice_1            |     1|
|124   |system_m06_regslice_2            |     1|
|125   |system_m06_regslice_3            |     1|
|126   |system_m06_regslice_4            |     1|
|127   |system_m07_regslice_0            |     1|
|128   |system_m07_regslice_1            |     1|
|129   |system_m07_regslice_2            |     1|
|130   |system_m07_regslice_3            |     1|
|131   |system_m07_regslice_4            |     1|
|132   |system_m08_regslice_0            |     1|
|133   |system_m08_regslice_1            |     1|
|134   |system_m08_regslice_2            |     1|
|135   |system_m09_regslice_0            |     1|
|136   |system_m09_regslice_1            |     1|
|137   |system_m09_regslice_2            |     1|
|138   |system_m10_regslice_0            |     1|
|139   |system_m11_regslice_0            |     1|
|140   |system_m12_regslice_0            |     1|
|141   |system_m13_regslice_0            |     1|
|142   |system_m14_regslice_0            |     1|
|143   |system_m15_regslice_0            |     1|
|144   |system_m16_regslice_0            |     1|
|145   |system_m17_regslice_0            |     1|
|146   |system_mb3_timer_capture_0_0     |     1|
|147   |system_mb3_timer_capture_1_0     |     1|
|148   |system_mb3_timer_capture_2_0     |     1|
|149   |system_mb3_timer_capture_3_0     |     1|
|150   |system_mb3_timer_capture_4_0     |     1|
|151   |system_mb3_timer_capture_5_0     |     1|
|152   |system_mb3_timer_capture_6_0     |     1|
|153   |system_mb3_timer_capture_7_0     |     1|
|154   |system_mb3_timer_generate_0      |     1|
|155   |system_mb3_timer_pwm_0           |     1|
|156   |system_mb3_timers_interrupt_0    |     1|
|157   |system_mb_0                      |     1|
|158   |system_mb_1                      |     1|
|159   |system_mb_2                      |     1|
|160   |system_mb_bram_ctrl_0            |     1|
|161   |system_mb_bram_ctrl_1            |     1|
|162   |system_mb_bram_ctrl_2            |     1|
|163   |system_mb_iop_arduino_intr_ack_0 |     1|
|164   |system_mb_iop_arduino_reset_0    |     1|
|165   |system_mb_iop_pmoda_intr_ack_0   |     1|
|166   |system_mb_iop_pmoda_reset_0      |     1|
|167   |system_mb_iop_pmodb_intr_ack_0   |     1|
|168   |system_mb_iop_pmodb_reset_0      |     1|
|169   |system_mdm_1_0                   |     1|
|170   |system_pixel_pack_0              |     1|
|171   |system_pixel_unpack_0            |     1|
|172   |system_proc_sys_reset_fclk1_0    |     1|
|173   |system_proc_sys_reset_pixelclk_0 |     1|
|174   |system_ps7_0_0                   |     1|
|175   |system_rgb2dvi_0_0               |     1|
|176   |system_rgbleds_gpio_0            |     1|
|177   |system_rst_clk_wiz_1_100M_0      |     1|
|178   |system_rst_clk_wiz_1_100M_1      |     1|
|179   |system_rst_clk_wiz_1_100M_2      |     1|
|180   |system_rst_ps7_0_fclk0_0         |     1|
|181   |system_rst_ps7_0_fclk3_0         |     1|
|182   |system_s00_regslice_0            |     1|
|183   |system_s00_regslice_1            |     1|
|184   |system_s00_regslice_2            |     1|
|185   |system_s00_regslice_3            |     1|
|186   |system_s00_regslice_4            |     1|
|187   |system_s00_regslice_5            |     1|
|188   |system_s00_regslice_6            |     1|
|189   |system_s00_regslice_7            |     1|
|190   |system_s00_regslice_8            |     1|
|191   |system_s01_regslice_0            |     1|
|192   |system_s01_regslice_1            |     1|
|193   |system_s01_regslice_2            |     1|
|194   |system_s02_regslice_0            |     1|
|195   |system_spi_0                     |     1|
|196   |system_spi_1                     |     1|
|197   |system_spi_direct_0              |     1|
|198   |system_spi_shared_0              |     1|
|199   |system_switches_gpio_0           |     1|
|200   |system_system_interrupts_0       |     1|
|201   |system_tier2_xbar_0_0            |     1|
|202   |system_tier2_xbar_1_0            |     1|
|203   |system_tier2_xbar_2_0            |     1|
|204   |system_timer_0                   |     1|
|205   |system_timer_0_0                 |     1|
|206   |system_timer_1                   |     1|
|207   |system_timer_1_0                 |     1|
|208   |system_timer_2_0                 |     1|
|209   |system_timer_3_0                 |     1|
|210   |system_timer_4_0                 |     1|
|211   |system_timer_5_0                 |     1|
|212   |system_trace_cntrl_32_0_0        |     1|
|213   |system_trace_cntrl_64_0_0        |     1|
|214   |system_uartlite_0                |     1|
|215   |system_util_vector_logic_0_0     |     1|
|216   |system_v_axi4s_vid_out_0_0       |     1|
|217   |system_v_vid_in_axi4s_0_0        |     1|
|218   |system_vtc_in_0                  |     1|
|219   |system_vtc_out_0                 |     1|
|220   |system_xadc_0                    |     1|
|221   |system_xbar_0                    |     1|
|222   |system_xbar_1                    |     1|
|223   |system_xbar_2                    |     1|
|224   |system_xbar_3                    |     1|
|225   |system_xbar_4                    |     1|
|226   |system_xbar_5                    |     1|
|227   |system_xbar_6                    |     1|
|228   |system_xbar_7                    |     1|
|229   |system_xbar_8                    |     1|
|230   |system_xlconcat_0_0              |     1|
|231   |IBUF                             |    27|
|232   |IOBUF                            |    62|
|233   |OBUF                             |    15|
+------+---------------------------------+------+

Report Instance Areas: 
+------+------------------------------+-----------------------------------+------+
|      |Instance                      |Module                             |Cells |
+------+------------------------------+-----------------------------------+------+
|1     |top                           |                                   | 28628|
|2     |  system_i                    |system                             | 28524|
|3     |    axi_interconnect_0        |system_axi_interconnect_0_0        |  1073|
|4     |      m00_couplers            |m00_couplers_imp_LCIC31            |   383|
|5     |      s00_couplers            |s00_couplers_imp_Y9JEWS            |   152|
|6     |      s01_couplers            |s01_couplers_imp_1N4HKML           |   152|
|7     |      s02_couplers            |s02_couplers_imp_1Y5U2QN           |   152|
|8     |    axi_mem_intercon          |system_axi_mem_intercon_0          |  1274|
|9     |      m00_couplers            |m00_couplers_imp_1TEAG88           |   530|
|10    |      s00_couplers            |s00_couplers_imp_1P403ZT           |   248|
|11    |      s01_couplers            |s01_couplers_imp_VQ497S            |   142|
|12    |    ps7_0_axi_periph          |system_ps7_0_axi_periph_0          |  5062|
|13    |      m00_couplers            |m00_couplers_imp_1H7AUOX           |   283|
|14    |      m01_couplers            |m01_couplers_imp_4Y7TYO            |   283|
|15    |      m02_couplers            |m02_couplers_imp_FKL2TE            |   222|
|16    |      m03_couplers            |m03_couplers_imp_15QZ4LV           |   222|
|17    |      m04_couplers            |m04_couplers_imp_TUCI1Y            |   222|
|18    |      m05_couplers            |m05_couplers_imp_1IWS6WN           |   283|
|19    |      m06_couplers            |m06_couplers_imp_1TJ5H51           |   283|
|20    |      m07_couplers            |m07_couplers_imp_IE0TQS            |   275|
|21    |      m08_couplers            |m08_couplers_imp_1KSFJCE           |   254|
|22    |      m09_couplers            |m09_couplers_imp_REJNZZ            |   283|
|23    |      s00_couplers            |s00_couplers_imp_11SE3QO           |   506|
|24    |    ps7_0_axi_periph_1        |system_ps7_0_axi_periph_1_0        |  1328|
|25    |      m00_couplers            |m00_couplers_imp_1RM6CX9           |    98|
|26    |      m01_couplers            |m01_couplers_imp_KUYE0S            |   108|
|27    |      m02_couplers            |m02_couplers_imp_RFW58U            |   100|
|28    |      m03_couplers            |m03_couplers_imp_1KR8P3Z           |   108|
|29    |      s00_couplers            |s00_couplers_imp_1MHH0N0           |   429|
|30    |    iop_arduino               |iop_arduino_imp_1IUOJZS            |  6242|
|31    |      microblaze_0_axi_periph |system_microblaze_0_axi_periph_0   |  4523|
|32    |        m00_couplers          |m00_couplers_imp_F4WAG9            |   102|
|33    |        m01_couplers          |m01_couplers_imp_16F8Q60           |   106|
|34    |        m02_couplers          |m02_couplers_imp_1D5RNNU           |   100|
|35    |        m03_couplers          |m03_couplers_imp_8OD997            |   106|
|36    |        m04_couplers          |m04_couplers_imp_1QWSR5A           |   106|
|37    |        m05_couplers          |m05_couplers_imp_LBFZSV            |   106|
|38    |        m06_couplers          |m06_couplers_imp_S1YYOD            |   102|
|39    |        m07_couplers          |m07_couplers_imp_1KG9RQ4           |   152|
|40    |        m08_couplers          |m08_couplers_imp_JBEN52            |    96|
|41    |        m09_couplers          |m09_couplers_imp_1TGY88N           |    98|
|42    |        m10_couplers          |m10_couplers_imp_1D5PPRE           |    98|
|43    |        m11_couplers          |m11_couplers_imp_8O9WSB            |    98|
|44    |        m12_couplers          |m12_couplers_imp_F4UNK9            |    98|
|45    |        m13_couplers          |m13_couplers_imp_16F5OPK           |    98|
|46    |        m14_couplers          |m14_couplers_imp_S1WD2L            |   106|
|47    |        m15_couplers          |m15_couplers_imp_1KG5RJW           |   110|
|48    |        m16_couplers          |m16_couplers_imp_1QWQJPQ           |    98|
|49    |        m17_couplers          |m17_couplers_imp_LBCDSV            |    96|
|50    |        s00_couplers          |s00_couplers_imp_A49DK             |   152|
|51    |      gpio_subsystem          |gpio_subsystem_imp_ZABPZ7          |   155|
|52    |      iic_subsystem           |iic_subsystem_imp_1VRBWT8          |    47|
|53    |      lmb                     |lmb_imp_1J0DO9M                    |   425|
|54    |      spi_subsystem           |spi_subsystem_imp_Z7WCGE           |   100|
|55    |      timers_subsystem        |timers_subsystem_imp_KI37Z4        |   298|
|56    |    iop_pmoda                 |iop_pmoda_imp_FEB2YU               |  3086|
|57    |      microblaze_0_axi_periph |system_microblaze_0_axi_periph_1   |  1957|
|58    |        m00_couplers          |m00_couplers_imp_U0I8OB            |   102|
|59    |        m01_couplers          |m01_couplers_imp_1HWHNNE           |   106|
|60    |        m02_couplers          |m02_couplers_imp_1TCTBT4           |   100|
|61    |        m03_couplers          |m03_couplers_imp_JE4YAH            |   106|
|62    |        m04_couplers          |m04_couplers_imp_1F32ORW           |    98|
|63    |        m05_couplers          |m05_couplers_imp_68COZH            |   106|
|64    |        m06_couplers          |m06_couplers_imp_HOOEXB            |   106|
|65    |        m07_couplers          |m07_couplers_imp_14GPFRY           |   152|
|66    |        s00_couplers          |s00_couplers_imp_PFBA4A            |   152|
|67    |      lmb                     |lmb_imp_TJENT6                     |   425|
|68    |    iop_pmodb                 |iop_pmodb_imp_1TSQQJ               |  3086|
|69    |      microblaze_0_axi_periph |system_microblaze_0_axi_periph_2   |  1957|
|70    |        m00_couplers          |m00_couplers_imp_533D8T            |   102|
|71    |        m01_couplers          |m01_couplers_imp_1G898WS           |   106|
|72    |        m02_couplers          |m02_couplers_imp_15LUQB2           |   100|
|73    |        m03_couplers          |m03_couplers_imp_GJG9Q7            |   106|
|74    |        m04_couplers          |m04_couplers_imp_1J1PQOA           |    98|
|75    |        m05_couplers          |m05_couplers_imp_SVCX5N            |   106|
|76    |        m06_couplers          |m06_couplers_imp_I8YFXL            |   106|
|77    |        m07_couplers          |m07_couplers_imp_1UI2OXK           |   152|
|78    |        s00_couplers          |s00_couplers_imp_AI3GWS            |   152|
|79    |      lmb                     |lmb_imp_1VL68EJ                    |   425|
|80    |    trace_analyzer_arduino    |trace_analyzer_arduino_imp_13GEQRJ |   522|
|81    |    trace_analyzer_pmoda      |trace_analyzer_pmoda_imp_14216QF   |   402|
|82    |    video                     |video_imp_1EQPUBJ                  |  5314|
|83    |      axi_interconnect_0      |system_axi_interconnect_0_1        |  3010|
|84    |        m00_couplers          |m00_couplers_imp_17F0U9H           |   106|
|85    |        m01_couplers          |m01_couplers_imp_DW50H0            |   196|
|86    |        m02_couplers          |m02_couplers_imp_7Q885Y            |   204|
|87    |        m03_couplers          |m03_couplers_imp_1EEWPTZ           |    98|
|88    |        m04_couplers          |m04_couplers_imp_K25AYA            |   106|
|89    |        m05_couplers          |m05_couplers_imp_1RUS6CJ           |   106|
|90    |        m06_couplers          |m06_couplers_imp_1LOVFTD           |   204|
|91    |        m07_couplers          |m07_couplers_imp_R217WG            |   196|
|92    |        m08_couplers          |m08_couplers_imp_1UFEID6           |   106|
|93    |        m09_couplers          |m09_couplers_imp_I1BV1N            |   106|
|94    |        s00_couplers          |s00_couplers_imp_1BPMI78           |   431|
|95    |      axi_mem_intercon        |system_axi_mem_intercon_1          |  1226|
|96    |        m00_couplers          |m00_couplers_imp_1D9ZDWS           |   530|
|97    |        s00_couplers          |s00_couplers_imp_117EIM5           |   142|
|98    |        s01_couplers          |s01_couplers_imp_B8JDWS            |   200|
|99    |      hdmi_in                 |hdmi_in_imp_NQ29ND                 |   387|
|100   |        frontend              |frontend_imp_1IDM840               |   213|
|101   |      hdmi_out                |hdmi_out_imp_1JATQKJ               |   403|
|102   |        frontend              |frontend_imp_58W1JN                |   237|
+------+------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:29 . Memory (MB): peak = 1034.676 ; gain = 629.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1034.676 ; gain = 237.941
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:30 . Memory (MB): peak = 1034.676 ; gain = 629.207
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 62 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 62 instances

INFO: [Common 17-83] Releasing license: Synthesis
710 Infos, 215 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:52 . Memory (MB): peak = 1034.676 ; gain = 642.242
INFO: [Common 17-1381] The checkpoint 'D:/Pynq/Pynq_v2.1_SPOT/boards/Pynq-Z1/base/base/base.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1034.676 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 14 15:59:34 2018...
