[*]
[*] GTKWave Analyzer v3.3.66 (w)1999-2015 BSI
[*] Mon Oct  8 21:14:59 2018
[*]
[dumpfile] "/home/anthony/Research/IntelFPGALabs/Lab6/Part4/testbenches/mult_n_test/mult_n.vcd"
[dumpfile_mtime] "Mon Oct  8 20:48:00 2018"
[dumpfile_size] 14591
[savefile] "/home/anthony/Research/IntelFPGALabs/Lab6/Part4/testbenches/mult_n_test/waveform.gtkw"
[timestart] 0
[size] 2515 1416
[pos] -1259 -10
*-4.000000 33 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] mult_n_bit_tb.
[treeopen] mult_n_bit_tb.dut.
[treeopen] mult_n_bit_tb.dut.generated_adder[0].
[treeopen] mult_n_bit_tb.dut.generated_adder[1].
[treeopen] mult_n_bit_tb.dut.generated_adder[2].
[treeopen] mult_n_bit_tb.dut.generated_adder[3].
[treeopen] mult_n_bit_tb.dut.generated_adder[4].
[treeopen] mult_n_bit_tb.dut.generated_adder[5].
[sst_width] 225
[signals_width] 269
[sst_expanded] 1
[sst_vpaned_height] 447
@200
-tb ins/outs
@24
mult_n_bit_tb.a[7:0]
mult_n_bit_tb.b[7:0]
mult_n_bit_tb.p[15:0]
@200
-dut ins/out
@800024
mult_n_bit_tb.dut.a[7:0]
@29
(0)mult_n_bit_tb.dut.a[7:0]
@28
(1)mult_n_bit_tb.dut.a[7:0]
(2)mult_n_bit_tb.dut.a[7:0]
(3)mult_n_bit_tb.dut.a[7:0]
(4)mult_n_bit_tb.dut.a[7:0]
(5)mult_n_bit_tb.dut.a[7:0]
(6)mult_n_bit_tb.dut.a[7:0]
(7)mult_n_bit_tb.dut.a[7:0]
@1001204
-group_end
@24
mult_n_bit_tb.dut.a_and_b0[7:0]
mult_n_bit_tb.dut.a_and_b1[7:0]
@c00024
mult_n_bit_tb.dut.b[7:0]
@28
(0)mult_n_bit_tb.dut.b[7:0]
(1)mult_n_bit_tb.dut.b[7:0]
(2)mult_n_bit_tb.dut.b[7:0]
(3)mult_n_bit_tb.dut.b[7:0]
(4)mult_n_bit_tb.dut.b[7:0]
(5)mult_n_bit_tb.dut.b[7:0]
(6)mult_n_bit_tb.dut.b[7:0]
(7)mult_n_bit_tb.dut.b[7:0]
@1401200
-group_end
@24
mult_n_bit_tb.dut.c_out_vec[6:0]
mult_n_bit_tb.dut.p[15:0]
mult_n_bit_tb.dut.sums[55:0]
@200
-first_adder
@22
mult_n_bit_tb.dut.first_adder.a[7:0]
mult_n_bit_tb.dut.first_adder.b[7:0]
@28
mult_n_bit_tb.dut.first_adder.c_in
mult_n_bit_tb.dut.first_adder.c_out
@22
mult_n_bit_tb.dut.first_adder.sum[7:0]
@200
-gen_add_0
@22
mult_n_bit_tb.dut.generated_adder[0].device.a[7:0]
mult_n_bit_tb.dut.generated_adder[0].device.b[7:0]
mult_n_bit_tb.dut.generated_adder[0].a_and_b[7:0]
@28
mult_n_bit_tb.dut.generated_adder[0].device.c_in
mult_n_bit_tb.dut.generated_adder[0].device.c_out
@22
mult_n_bit_tb.dut.generated_adder[0].device.sum[7:0]
@200
-gen_add_1
@22
mult_n_bit_tb.dut.generated_adder[1].device.a[7:0]
mult_n_bit_tb.dut.generated_adder[1].device.b[7:0]
mult_n_bit_tb.dut.generated_adder[1].a_and_b[7:0]
@28
mult_n_bit_tb.dut.generated_adder[1].device.c_in
mult_n_bit_tb.dut.generated_adder[1].device.c_out
@22
mult_n_bit_tb.dut.generated_adder[1].device.sum[7:0]
@200
-gen_add_2
@22
mult_n_bit_tb.dut.generated_adder[2].device.a[7:0]
mult_n_bit_tb.dut.generated_adder[2].device.b[7:0]
mult_n_bit_tb.dut.generated_adder[2].a_and_b[7:0]
@28
mult_n_bit_tb.dut.generated_adder[2].device.c_in
mult_n_bit_tb.dut.generated_adder[2].device.c_out
@22
mult_n_bit_tb.dut.generated_adder[2].device.sum[7:0]
@200
-gen_add_3
@22
mult_n_bit_tb.dut.generated_adder[3].device.a[7:0]
mult_n_bit_tb.dut.generated_adder[3].device.b[7:0]
mult_n_bit_tb.dut.generated_adder[3].a_and_b[7:0]
@28
mult_n_bit_tb.dut.generated_adder[3].device.c_in
mult_n_bit_tb.dut.generated_adder[3].device.c_out
@22
mult_n_bit_tb.dut.generated_adder[3].device.sum[7:0]
@200
-gen_add_4
@22
mult_n_bit_tb.dut.generated_adder[4].device.a[7:0]
mult_n_bit_tb.dut.generated_adder[4].device.b[7:0]
mult_n_bit_tb.dut.generated_adder[4].a_and_b[7:0]
@28
mult_n_bit_tb.dut.generated_adder[4].device.c_in
mult_n_bit_tb.dut.generated_adder[4].device.c_out
@22
mult_n_bit_tb.dut.generated_adder[4].device.sum[7:0]
@200
-gen_add_5
@22
mult_n_bit_tb.dut.generated_adder[5].device.a[7:0]
mult_n_bit_tb.dut.generated_adder[5].device.b[7:0]
mult_n_bit_tb.dut.generated_adder[5].a_and_b[7:0]
@28
mult_n_bit_tb.dut.generated_adder[5].device.c_in
mult_n_bit_tb.dut.generated_adder[5].device.c_out
@22
mult_n_bit_tb.dut.generated_adder[5].device.sum[7:0]
[pattern_trace] 1
[pattern_trace] 0
