// Seed: 915212145
module module_0 (
    output supply0 id_0,
    id_5,
    output supply0 id_1,
    input wor id_2,
    input tri id_3
);
  assign module_1.id_1 = 0;
  parameter id_6 = 1;
  assign id_0 = -1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input tri id_2,
    input tri0 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output wor id_6
);
  always id_6 = 1;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_5,
      id_2
  );
endmodule
module module_2 ();
  assign id_1 = 1;
  always
    if ((id_1)) begin : LABEL_0
      id_2 = -1;
      begin : LABEL_0
        id_1 <= id_2;
      end
    end
endmodule
