--------------------------------------------------------------------------------
Release 13.2 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 391 paths analyzed, 71 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Paths for end point CockDivider25Mhz/COUNT1_13 (SLICE_X2Y36.SR), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CockDivider25Mhz/COUNT1_10 (FF)
  Destination:          CockDivider25Mhz/COUNT1_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.078ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.149 - 0.160)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CockDivider25Mhz/COUNT1_10 to CockDivider25Mhz/COUNT1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.CQ       Tcko                  0.447   CockDivider25Mhz/COUNT1<11>
                                                       CockDivider25Mhz/COUNT1_10
    SLICE_X3Y34.C1       net (fanout=3)        0.595   CockDivider25Mhz/COUNT1<10>
    SLICE_X3Y34.C        Tilo                  0.259   N132
                                                       CockDivider25Mhz/n0006_inv_SW0
    SLICE_X3Y34.A2       net (fanout=1)        0.437   N132
    SLICE_X3Y34.A        Tilo                  0.259   N132
                                                       CockDivider25Mhz/n0006_inv
    SLICE_X2Y36.SR       net (fanout=4)        0.639   CockDivider25Mhz/n0006_inv
    SLICE_X2Y36.CLK      Tsrck                 0.442   CockDivider25Mhz/COUNT1<15>
                                                       CockDivider25Mhz/COUNT1_13
    -------------------------------------------------  ---------------------------
    Total                                      3.078ns (1.407ns logic, 1.671ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CockDivider25Mhz/COUNT1_7 (FF)
  Destination:          CockDivider25Mhz/COUNT1_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.952ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.149 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CockDivider25Mhz/COUNT1_7 to CockDivider25Mhz/COUNT1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y34.DQ       Tcko                  0.447   CockDivider25Mhz/COUNT1<7>
                                                       CockDivider25Mhz/COUNT1_7
    SLICE_X3Y34.C4       net (fanout=3)        0.469   CockDivider25Mhz/COUNT1<7>
    SLICE_X3Y34.C        Tilo                  0.259   N132
                                                       CockDivider25Mhz/n0006_inv_SW0
    SLICE_X3Y34.A2       net (fanout=1)        0.437   N132
    SLICE_X3Y34.A        Tilo                  0.259   N132
                                                       CockDivider25Mhz/n0006_inv
    SLICE_X2Y36.SR       net (fanout=4)        0.639   CockDivider25Mhz/n0006_inv
    SLICE_X2Y36.CLK      Tsrck                 0.442   CockDivider25Mhz/COUNT1<15>
                                                       CockDivider25Mhz/COUNT1_13
    -------------------------------------------------  ---------------------------
    Total                                      2.952ns (1.407ns logic, 1.545ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CockDivider25Mhz/COUNT1_8 (FF)
  Destination:          CockDivider25Mhz/COUNT1_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.949ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.149 - 0.160)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CockDivider25Mhz/COUNT1_8 to CockDivider25Mhz/COUNT1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.AQ       Tcko                  0.447   CockDivider25Mhz/COUNT1<11>
                                                       CockDivider25Mhz/COUNT1_8
    SLICE_X3Y34.C3       net (fanout=3)        0.466   CockDivider25Mhz/COUNT1<8>
    SLICE_X3Y34.C        Tilo                  0.259   N132
                                                       CockDivider25Mhz/n0006_inv_SW0
    SLICE_X3Y34.A2       net (fanout=1)        0.437   N132
    SLICE_X3Y34.A        Tilo                  0.259   N132
                                                       CockDivider25Mhz/n0006_inv
    SLICE_X2Y36.SR       net (fanout=4)        0.639   CockDivider25Mhz/n0006_inv
    SLICE_X2Y36.CLK      Tsrck                 0.442   CockDivider25Mhz/COUNT1<15>
                                                       CockDivider25Mhz/COUNT1_13
    -------------------------------------------------  ---------------------------
    Total                                      2.949ns (1.407ns logic, 1.542ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point CockDivider25Mhz/COUNT1_15 (SLICE_X2Y36.SR), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CockDivider25Mhz/COUNT1_10 (FF)
  Destination:          CockDivider25Mhz/COUNT1_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.075ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.149 - 0.160)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CockDivider25Mhz/COUNT1_10 to CockDivider25Mhz/COUNT1_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.CQ       Tcko                  0.447   CockDivider25Mhz/COUNT1<11>
                                                       CockDivider25Mhz/COUNT1_10
    SLICE_X3Y34.C1       net (fanout=3)        0.595   CockDivider25Mhz/COUNT1<10>
    SLICE_X3Y34.C        Tilo                  0.259   N132
                                                       CockDivider25Mhz/n0006_inv_SW0
    SLICE_X3Y34.A2       net (fanout=1)        0.437   N132
    SLICE_X3Y34.A        Tilo                  0.259   N132
                                                       CockDivider25Mhz/n0006_inv
    SLICE_X2Y36.SR       net (fanout=4)        0.639   CockDivider25Mhz/n0006_inv
    SLICE_X2Y36.CLK      Tsrck                 0.439   CockDivider25Mhz/COUNT1<15>
                                                       CockDivider25Mhz/COUNT1_15
    -------------------------------------------------  ---------------------------
    Total                                      3.075ns (1.404ns logic, 1.671ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CockDivider25Mhz/COUNT1_7 (FF)
  Destination:          CockDivider25Mhz/COUNT1_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.949ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.149 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CockDivider25Mhz/COUNT1_7 to CockDivider25Mhz/COUNT1_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y34.DQ       Tcko                  0.447   CockDivider25Mhz/COUNT1<7>
                                                       CockDivider25Mhz/COUNT1_7
    SLICE_X3Y34.C4       net (fanout=3)        0.469   CockDivider25Mhz/COUNT1<7>
    SLICE_X3Y34.C        Tilo                  0.259   N132
                                                       CockDivider25Mhz/n0006_inv_SW0
    SLICE_X3Y34.A2       net (fanout=1)        0.437   N132
    SLICE_X3Y34.A        Tilo                  0.259   N132
                                                       CockDivider25Mhz/n0006_inv
    SLICE_X2Y36.SR       net (fanout=4)        0.639   CockDivider25Mhz/n0006_inv
    SLICE_X2Y36.CLK      Tsrck                 0.439   CockDivider25Mhz/COUNT1<15>
                                                       CockDivider25Mhz/COUNT1_15
    -------------------------------------------------  ---------------------------
    Total                                      2.949ns (1.404ns logic, 1.545ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CockDivider25Mhz/COUNT1_8 (FF)
  Destination:          CockDivider25Mhz/COUNT1_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.946ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.149 - 0.160)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CockDivider25Mhz/COUNT1_8 to CockDivider25Mhz/COUNT1_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.AQ       Tcko                  0.447   CockDivider25Mhz/COUNT1<11>
                                                       CockDivider25Mhz/COUNT1_8
    SLICE_X3Y34.C3       net (fanout=3)        0.466   CockDivider25Mhz/COUNT1<8>
    SLICE_X3Y34.C        Tilo                  0.259   N132
                                                       CockDivider25Mhz/n0006_inv_SW0
    SLICE_X3Y34.A2       net (fanout=1)        0.437   N132
    SLICE_X3Y34.A        Tilo                  0.259   N132
                                                       CockDivider25Mhz/n0006_inv
    SLICE_X2Y36.SR       net (fanout=4)        0.639   CockDivider25Mhz/n0006_inv
    SLICE_X2Y36.CLK      Tsrck                 0.439   CockDivider25Mhz/COUNT1<15>
                                                       CockDivider25Mhz/COUNT1_15
    -------------------------------------------------  ---------------------------
    Total                                      2.946ns (1.404ns logic, 1.542ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point CockDivider25Mhz/COUNT1_14 (SLICE_X2Y36.SR), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CockDivider25Mhz/COUNT1_10 (FF)
  Destination:          CockDivider25Mhz/COUNT1_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.067ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.149 - 0.160)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CockDivider25Mhz/COUNT1_10 to CockDivider25Mhz/COUNT1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.CQ       Tcko                  0.447   CockDivider25Mhz/COUNT1<11>
                                                       CockDivider25Mhz/COUNT1_10
    SLICE_X3Y34.C1       net (fanout=3)        0.595   CockDivider25Mhz/COUNT1<10>
    SLICE_X3Y34.C        Tilo                  0.259   N132
                                                       CockDivider25Mhz/n0006_inv_SW0
    SLICE_X3Y34.A2       net (fanout=1)        0.437   N132
    SLICE_X3Y34.A        Tilo                  0.259   N132
                                                       CockDivider25Mhz/n0006_inv
    SLICE_X2Y36.SR       net (fanout=4)        0.639   CockDivider25Mhz/n0006_inv
    SLICE_X2Y36.CLK      Tsrck                 0.431   CockDivider25Mhz/COUNT1<15>
                                                       CockDivider25Mhz/COUNT1_14
    -------------------------------------------------  ---------------------------
    Total                                      3.067ns (1.396ns logic, 1.671ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CockDivider25Mhz/COUNT1_7 (FF)
  Destination:          CockDivider25Mhz/COUNT1_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.941ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.149 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CockDivider25Mhz/COUNT1_7 to CockDivider25Mhz/COUNT1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y34.DQ       Tcko                  0.447   CockDivider25Mhz/COUNT1<7>
                                                       CockDivider25Mhz/COUNT1_7
    SLICE_X3Y34.C4       net (fanout=3)        0.469   CockDivider25Mhz/COUNT1<7>
    SLICE_X3Y34.C        Tilo                  0.259   N132
                                                       CockDivider25Mhz/n0006_inv_SW0
    SLICE_X3Y34.A2       net (fanout=1)        0.437   N132
    SLICE_X3Y34.A        Tilo                  0.259   N132
                                                       CockDivider25Mhz/n0006_inv
    SLICE_X2Y36.SR       net (fanout=4)        0.639   CockDivider25Mhz/n0006_inv
    SLICE_X2Y36.CLK      Tsrck                 0.431   CockDivider25Mhz/COUNT1<15>
                                                       CockDivider25Mhz/COUNT1_14
    -------------------------------------------------  ---------------------------
    Total                                      2.941ns (1.396ns logic, 1.545ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CockDivider25Mhz/COUNT1_8 (FF)
  Destination:          CockDivider25Mhz/COUNT1_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.938ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.149 - 0.160)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CockDivider25Mhz/COUNT1_8 to CockDivider25Mhz/COUNT1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.AQ       Tcko                  0.447   CockDivider25Mhz/COUNT1<11>
                                                       CockDivider25Mhz/COUNT1_8
    SLICE_X3Y34.C3       net (fanout=3)        0.466   CockDivider25Mhz/COUNT1<8>
    SLICE_X3Y34.C        Tilo                  0.259   N132
                                                       CockDivider25Mhz/n0006_inv_SW0
    SLICE_X3Y34.A2       net (fanout=1)        0.437   N132
    SLICE_X3Y34.A        Tilo                  0.259   N132
                                                       CockDivider25Mhz/n0006_inv
    SLICE_X2Y36.SR       net (fanout=4)        0.639   CockDivider25Mhz/n0006_inv
    SLICE_X2Y36.CLK      Tsrck                 0.431   CockDivider25Mhz/COUNT1<15>
                                                       CockDivider25Mhz/COUNT1_14
    -------------------------------------------------  ---------------------------
    Total                                      2.938ns (1.396ns logic, 1.542ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CockDivider25Mhz/clk_out (SLICE_X1Y34.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CockDivider25Mhz/clk_out (FF)
  Destination:          CockDivider25Mhz/clk_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CockDivider25Mhz/clk_out to CockDivider25Mhz/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y34.AQ       Tcko                  0.198   CockDivider25Mhz/clk_out
                                                       CockDivider25Mhz/clk_out
    SLICE_X1Y34.A6       net (fanout=2)        0.027   CockDivider25Mhz/clk_out
    SLICE_X1Y34.CLK      Tah         (-Th)    -0.215   CockDivider25Mhz/clk_out
                                                       CockDivider25Mhz/clk_out_glue_set
                                                       CockDivider25Mhz/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point CockDivider25Mhz/COUNT1_15 (SLICE_X2Y36.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CockDivider25Mhz/COUNT1_15 (FF)
  Destination:          CockDivider25Mhz/COUNT1_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.524ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CockDivider25Mhz/COUNT1_15 to CockDivider25Mhz/COUNT1_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.DQ       Tcko                  0.234   CockDivider25Mhz/COUNT1<15>
                                                       CockDivider25Mhz/COUNT1_15
    SLICE_X2Y36.D6       net (fanout=3)        0.026   CockDivider25Mhz/COUNT1<15>
    SLICE_X2Y36.CLK      Tah         (-Th)    -0.264   CockDivider25Mhz/COUNT1<15>
                                                       CockDivider25Mhz/COUNT1<15>_rt
                                                       CockDivider25Mhz/Mcount_COUNT1_xor<15>
                                                       CockDivider25Mhz/COUNT1_15
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (0.498ns logic, 0.026ns route)
                                                       (95.0% logic, 5.0% route)

--------------------------------------------------------------------------------

Paths for end point CockDivider25Mhz/COUNT1_1 (SLICE_X2Y33.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CockDivider25Mhz/COUNT1_1 (FF)
  Destination:          CockDivider25Mhz/COUNT1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.534ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CockDivider25Mhz/COUNT1_1 to CockDivider25Mhz/COUNT1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y33.BQ       Tcko                  0.234   CockDivider25Mhz/COUNT1<3>
                                                       CockDivider25Mhz/COUNT1_1
    SLICE_X2Y33.B5       net (fanout=2)        0.063   CockDivider25Mhz/COUNT1<1>
    SLICE_X2Y33.CLK      Tah         (-Th)    -0.237   CockDivider25Mhz/COUNT1<3>
                                                       CockDivider25Mhz/COUNT1<1>_rt
                                                       CockDivider25Mhz/Mcount_COUNT1_cy<3>
                                                       CockDivider25Mhz/COUNT1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.534ns (0.471ns logic, 0.063ns route)
                                                       (88.2% logic, 11.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: CockDivider25Mhz/COUNT1<3>/CLK
  Logical resource: CockDivider25Mhz/COUNT1_0/CK
  Location pin: SLICE_X2Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: CockDivider25Mhz/COUNT1<3>/CLK
  Logical resource: CockDivider25Mhz/COUNT1_1/CK
  Location pin: SLICE_X2Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.124|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 391 paths, 0 nets, and 60 connections

Design statistics:
   Minimum period:   3.124ns{1}   (Maximum frequency: 320.102MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Sep 28 04:07:55 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 155 MB



