{
  "module_name": "ipc4-fw-reg.h",
  "hash_id": "886a305e915013b4d3184c352ba44efdc08663067826042478af184db4f1c98e",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/sof/ipc4-fw-reg.h",
  "human_readable_source": " \n \n\n#ifndef __IPC4_FW_REG_H__\n#define __IPC4_FW_REG_H__\n\n#define SOF_IPC4_INVALID_STREAM_POSITION\tULLONG_MAX\n\n \nstruct sof_ipc4_pipeline_registers {\n\tu64 stream_start_offset;\n\tu64 stream_end_offset;\n} __packed __aligned(4);\n\n#define SOF_IPC4_PV_MAX_SUPPORTED_CHANNELS 8\n\n \nstruct sof_ipc4_peak_volume_regs {\n\tu32 peak_meter[SOF_IPC4_PV_MAX_SUPPORTED_CHANNELS];\n\tu32 current_volume[SOF_IPC4_PV_MAX_SUPPORTED_CHANNELS];\n\tu32 target_volume[SOF_IPC4_PV_MAX_SUPPORTED_CHANNELS];\n} __packed __aligned(4);\n\n \nstruct sof_ipc4_llp_reading {\n\tu32 llp_l;\n\tu32 llp_u;\n\tu32 wclk_l;\n\tu32 wclk_u;\n} __packed __aligned(4);\n\n \nstruct sof_ipc4_llp_reading_extended {\n\tstruct sof_ipc4_llp_reading llp_reading;\n\tu32 tpd_low;\n\tu32 tpd_high;\n} __packed __aligned(4);\n\n \nstruct sof_ipc4_llp_reading_slot {\n\tu32 node_id;\n\tstruct sof_ipc4_llp_reading reading;\n} __packed __aligned(4);\n\n \n#define SOF_IPC4_FW_FUSE_VALUE_MASK\t\tGENMASK(7, 0)\n#define SOF_IPC4_FW_LOAD_METHOD_MASK\t\tBIT(8)\n#define SOF_IPC4_FW_DOWNLINK_IPC_USE_DMA_MASK\tBIT(9)\n#define SOF_IPC4_FW_LOAD_METHOD_REV_MASK\tGENMASK(11, 10)\n#define SOF_IPC4_FW_REVISION_MIN_MASK\t\tGENMASK(15, 12)\n#define SOF_IPC4_FW_REVISION_MAJ_MASK\t\tGENMASK(19, 16)\n#define SOF_IPC4_FW_VERSION_MIN_MASK\t\tGENMASK(23, 20)\n#define SOF_IPC4_FW_VERSION_MAJ_MASK\t\tGENMASK(27, 24)\n\n \n#define SOF_IPC4_MAX_SUPPORTED_ADSP_CORES\t8\n\n \n#define SOF_IPC4_MAX_PIPELINE_REG_SLOTS\t\t16\n\n \n#define SOF_IPC4_MAX_PEAK_VOL_REG_SLOTS\t\t16\n\n \n#define SOF_IPC4_MAX_LLP_GPDMA_READING_SLOTS\t24\n\n \n#define SOF_IPC4_MAX_LLP_SNDW_READING_SLOTS\t15\n\n \n#define SOF_IPC4_FW_REGS_ABI_VER\t\t1\n\n \nstruct sof_ipc4_fw_registers {\n\tu32 fw_status;\n\tu32 lec;\n\tu32 fps;\n\tu32 lnec;\n\tu32 ltr;\n\tu32 rsvd0;\n\tu32 rom_info;\n\tu32 abi_ver;\n\tu8 slave_core_sts[SOF_IPC4_MAX_SUPPORTED_ADSP_CORES];\n\tu32 rsvd2[6];\n\n\tstruct sof_ipc4_pipeline_registers\n\t\tpipeline_regs[SOF_IPC4_MAX_PIPELINE_REG_SLOTS];\n\n\tstruct sof_ipc4_peak_volume_regs\n\t\tpeak_vol_regs[SOF_IPC4_MAX_PEAK_VOL_REG_SLOTS];\n\n\tstruct sof_ipc4_llp_reading_slot\n\t\tllp_gpdma_reading_slots[SOF_IPC4_MAX_LLP_GPDMA_READING_SLOTS];\n\n\tstruct sof_ipc4_llp_reading_slot\n\t\tllp_sndw_reading_slots[SOF_IPC4_MAX_LLP_SNDW_READING_SLOTS];\n\n\tstruct sof_ipc4_llp_reading_slot llp_evad_reading_slot;\n} __packed __aligned(4);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}