

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Thu Sep 21 12:39:07 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.954|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  29202889|  42584521|  29202889|  42584521|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+----------+----------+-------------------+-----------+-----------+------+----------+
        |                         |       Latency       |     Iteration     |  Initiation Interval  | Trip |          |
        |        Loop Name        |    min   |    max   |      Latency      |  achieved |   target  | Count| Pipelined|
        +-------------------------+----------+----------+-------------------+-----------+-----------+------+----------+
        |- Row_Loop               |  29202888|  42584520| 2654808 ~ 3871320 |          -|          -|    11|    no    |
        | + Col_Loop              |   2654806|   3871318|  241346 ~ 351938  |          -|          -|    11|    no    |
        |  ++ Filter2_Loop        |    241344|    351936|    3771 ~ 5499    |          -|          -|    64|    no    |
        |   +++ W_Row_Loop        |      3768|      5496|    1256 ~ 1832    |          -|          -|     3|    no    |
        |    ++++ W_Col_Loop      |      1254|      1830|     418 ~ 610     |          -|          -|     3|    no    |
        |     +++++ Filter1_Loop  |       416|       608|      13 ~ 19      |          -|          -|    32|    no    |
        +-------------------------+----------+----------+-------------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    466|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     414|    950|    -|
|Memory           |       65|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    231|    -|
|Register         |        -|      -|     373|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       65|      5|     787|   1647|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       23|      2|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32ncud_U14  |cnn_fadd_32ns_32ncud  |        0|      2|  205|  390|    0|
    |cnn_fcmp_32ns_32neOg_U16  |cnn_fcmp_32ns_32neOg  |        0|      0|   66|  239|    0|
    |cnn_fmul_32ns_32ndEe_U15  |cnn_fmul_32ns_32ndEe  |        0|      3|  143|  321|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  414|  950|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |conv_2_bias_U     |conv_2_conv_2_bias    |        1|  0|   0|    0|     64|   32|     1|         2048|
    |conv_2_weights_U  |conv_2_conv_2_weifYi  |       64|  0|   0|    0|  18432|   32|     1|       589824|
    +------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total             |                      |       65|  0|   0|    0|  18496|   64|     2|       591872|
    +------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln31_fu_410_p2     |     *    |      0|  0|  13|           4|           4|
    |add_ln31_1_fu_459_p2   |     +    |      0|  0|  13|           4|           4|
    |add_ln31_2_fu_442_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln31_3_fu_469_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln31_4_fu_552_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln31_5_fu_565_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln31_6_fu_575_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln31_fu_400_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln39_5_fu_344_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln39_fu_305_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln9_fu_271_p2      |     +    |      0|  0|  15|           7|           4|
    |c_fu_295_p2            |     +    |      0|  0|  13|           4|           1|
    |ch_fu_498_p2           |     +    |      0|  0|  15|           6|           1|
    |f_fu_329_p2            |     +    |      0|  0|  15|           7|           1|
    |r_fu_283_p2            |     +    |      0|  0|  13|           4|           1|
    |wc_fu_432_p2           |     +    |      0|  0|  10|           2|           1|
    |wr_fu_368_p2           |     +    |      0|  0|  10|           2|           1|
    |sub_ln31_fu_390_p2     |     -    |      0|  0|  15|           5|           5|
    |and_ln33_1_fu_596_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln33_fu_591_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln38_fu_648_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln12_fu_289_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln15_fu_323_p2    |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln19_fu_362_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln22_fu_426_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln25_fu_492_p2    |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln27_fu_538_p2    |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln33_1_fu_486_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln33_2_fu_585_p2  |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln33_fu_416_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln38_1_fu_636_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln38_fu_630_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln9_fu_277_p2     |   icmp   |      0|  0|   9|           4|           4|
    |or_ln27_2_fu_524_p2    |    or    |      0|  0|   2|           2|           2|
    |or_ln27_fu_508_p2      |    or    |      0|  0|   2|           2|           2|
    |or_ln38_fu_642_p2      |    or    |      0|  0|   2|           1|           1|
    |select_ln27_fu_604_p3  |  select  |      0|  0|  32|           1|           1|
    |w_sum_4_fu_654_p3      |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 466|         205|         185|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm        |  129|         28|    1|         28|
    |c_0_reg_183      |    9|          2|    4|          8|
    |ch_0_reg_231     |    9|          2|    6|         12|
    |f_0_reg_195      |    9|          2|    7|         14|
    |grp_fu_242_p0    |   15|          3|   32|         96|
    |grp_fu_242_p1    |   15|          3|   32|         96|
    |phi_mul_reg_171  |    9|          2|    7|         14|
    |r_0_reg_159      |    9|          2|    4|          8|
    |w_sum_2_fu_104   |    9|          2|   32|         64|
    |wc_0_reg_219     |    9|          2|    2|          4|
    |wr_0_reg_207     |    9|          2|    2|          4|
    +-----------------+-----+-----------+-----+-----------+
    |Total            |  231|         50|  129|        348|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln9_reg_669              |   7|   0|    7|          0|
    |and_ln33_1_reg_792           |   1|   0|    1|          0|
    |ap_CS_fsm                    |  27|   0|   27|          0|
    |c_0_reg_183                  |   4|   0|    4|          0|
    |c_reg_685                    |   4|   0|    4|          0|
    |ch_0_reg_231                 |   6|   0|    6|          0|
    |ch_reg_772                   |   6|   0|    6|          0|
    |conv_2_bias_load_reg_718     |  32|   0|   32|          0|
    |conv_2_weights_load_reg_796  |  32|   0|   32|          0|
    |conv_out_addr_reg_703        |  13|   0|   13|          0|
    |f_0_reg_195                  |   7|   0|    7|          0|
    |f_reg_698                    |   7|   0|    7|          0|
    |icmp_ln27_reg_777            |   1|   0|    1|          0|
    |icmp_ln33_1_reg_764          |   1|   0|    1|          0|
    |icmp_ln33_reg_741            |   1|   0|    1|          0|
    |input_load_reg_801           |  32|   0|   32|          0|
    |mul_ln31_reg_736             |   8|   0|    8|          0|
    |phi_mul_reg_171              |   7|   0|    7|          0|
    |r_0_reg_159                  |   4|   0|    4|          0|
    |r_reg_677                    |   4|   0|    4|          0|
    |reg_255                      |  32|   0|   32|          0|
    |sext_ln31_reg_731            |   6|   0|    6|          0|
    |tmp_10_reg_754               |   5|   0|   10|          5|
    |tmp_reg_806                  |  32|   0|   32|          0|
    |w_sum_2_fu_104               |  32|   0|   32|          0|
    |w_sum_4_reg_816              |  32|   0|   32|          0|
    |wc_0_reg_219                 |   2|   0|    2|          0|
    |wc_reg_749                   |   2|   0|    2|          0|
    |wr_0_reg_207                 |   2|   0|    2|          0|
    |wr_reg_726                   |   2|   0|    2|          0|
    |zext_ln15_reg_690            |   7|   0|   14|          7|
    |zext_ln33_reg_759            |   8|   0|   14|          6|
    |zext_ln39_9_reg_713          |   7|   0|   16|          9|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 373|   0|  400|         27|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv_2    | return value |
|input_r_address0   | out |   13|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|conv_out_address0  | out |   13|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 4 
7 --> 8 6 
8 --> 9 7 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 20 
19 --> 27 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.81>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%w_sum_2 = alloca float"   --->   Operation 28 'alloca' 'w_sum_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.81ns)   --->   "store float 0.000000e+00, float* %w_sum_2" [cnn/conv_2.cpp:9]   --->   Operation 29 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "br label %1" [cnn/conv_2.cpp:9]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 31 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%phi_mul = phi i7 [ 0, %0 ], [ %add_ln9, %Row_Loop_end ]" [cnn/conv_2.cpp:9]   --->   Operation 32 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.87ns)   --->   "%add_ln9 = add i7 %phi_mul, 11" [cnn/conv_2.cpp:9]   --->   Operation 33 'add' 'add_ln9' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.30ns)   --->   "%icmp_ln9 = icmp eq i4 %r_0, -5" [cnn/conv_2.cpp:9]   --->   Operation 34 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [cnn/conv_2.cpp:9]   --->   Operation 36 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %8, label %Row_Loop_begin" [cnn/conv_2.cpp:9]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str17) nounwind" [cnn/conv_2.cpp:10]   --->   Operation 38 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str17)" [cnn/conv_2.cpp:10]   --->   Operation 39 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.76ns)   --->   "br label %2" [cnn/conv_2.cpp:12]   --->   Operation 40 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "ret void" [cnn/conv_2.cpp:50]   --->   Operation 41 'ret' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 42 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.30ns)   --->   "%icmp_ln12 = icmp eq i4 %c_0, -5" [cnn/conv_2.cpp:12]   --->   Operation 43 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 44 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [cnn/conv_2.cpp:12]   --->   Operation 45 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %Row_Loop_end, label %Col_Loop_begin" [cnn/conv_2.cpp:12]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str118) nounwind" [cnn/conv_2.cpp:13]   --->   Operation 47 'specloopname' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str118)" [cnn/conv_2.cpp:13]   --->   Operation 48 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i4 %c_0 to i7" [cnn/conv_2.cpp:39]   --->   Operation 49 'zext' 'zext_ln39' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.87ns)   --->   "%add_ln39 = add i7 %phi_mul, %zext_ln39" [cnn/conv_2.cpp:39]   --->   Operation 50 'add' 'add_ln39' <Predicate = (!icmp_ln12)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_8 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %add_ln39, i6 0)" [cnn/conv_2.cpp:15]   --->   Operation 51 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i13 %tmp_8 to i14" [cnn/conv_2.cpp:15]   --->   Operation 52 'zext' 'zext_ln15' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.76ns)   --->   "br label %3" [cnn/conv_2.cpp:15]   --->   Operation 53 'br' <Predicate = (!icmp_ln12)> <Delay = 1.76>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str17, i32 %tmp_s)" [cnn/conv_2.cpp:49]   --->   Operation 54 'specregionend' 'empty_39' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br label %1" [cnn/conv_2.cpp:9]   --->   Operation 55 'br' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%f_0 = phi i7 [ 0, %Col_Loop_begin ], [ %f, %Filter2_Loop_end ]"   --->   Operation 56 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.48ns)   --->   "%icmp_ln15 = icmp eq i7 %f_0, -64" [cnn/conv_2.cpp:15]   --->   Operation 57 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 58 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.87ns)   --->   "%f = add i7 %f_0, 1" [cnn/conv_2.cpp:15]   --->   Operation 59 'add' 'f' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %Col_Loop_end, label %Filter2_Loop_begin" [cnn/conv_2.cpp:15]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i7 %f_0 to i64" [cnn/conv_2.cpp:31]   --->   Operation 61 'zext' 'zext_ln31' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln39_10 = zext i7 %f_0 to i14" [cnn/conv_2.cpp:39]   --->   Operation 62 'zext' 'zext_ln39_10' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.67ns)   --->   "%add_ln39_5 = add i14 %zext_ln15, %zext_ln39_10" [cnn/conv_2.cpp:39]   --->   Operation 63 'add' 'add_ln39_5' <Predicate = (!icmp_ln15)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln39_11 = zext i14 %add_ln39_5 to i64" [cnn/conv_2.cpp:39]   --->   Operation 64 'zext' 'zext_ln39_11' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [7744 x float]* %conv_out, i64 0, i64 %zext_ln39_11" [cnn/conv_2.cpp:39]   --->   Operation 65 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%conv_2_bias_addr = getelementptr inbounds [64 x float]* @conv_2_bias, i64 0, i64 %zext_ln31" [cnn/conv_2.cpp:35]   --->   Operation 66 'getelementptr' 'conv_2_bias_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (3.25ns)   --->   "%conv_2_bias_load = load float* %conv_2_bias_addr, align 4" [cnn/conv_2.cpp:35]   --->   Operation 67 'load' 'conv_2_bias_load' <Predicate = (!icmp_ln15)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18432> <ROM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str118, i32 %tmp_1)" [cnn/conv_2.cpp:48]   --->   Operation 68 'specregionend' 'empty_38' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "br label %2" [cnn/conv_2.cpp:12]   --->   Operation 69 'br' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str219) nounwind" [cnn/conv_2.cpp:16]   --->   Operation 70 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str219)" [cnn/conv_2.cpp:16]   --->   Operation 71 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln39_9 = zext i7 %f_0 to i16" [cnn/conv_2.cpp:39]   --->   Operation 72 'zext' 'zext_ln39_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/2] (3.25ns)   --->   "%conv_2_bias_load = load float* %conv_2_bias_addr, align 4" [cnn/conv_2.cpp:35]   --->   Operation 73 'load' 'conv_2_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18432> <ROM>
ST_5 : Operation 74 [1/1] (1.76ns)   --->   "br label %4" [cnn/conv_2.cpp:19]   --->   Operation 74 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 5.22>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %wr, %W_Row_Loop_end ]"   --->   Operation 75 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i2 %wr_0 to i4" [cnn/conv_2.cpp:19]   --->   Operation 76 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.95ns)   --->   "%icmp_ln19 = icmp eq i2 %wr_0, -1" [cnn/conv_2.cpp:19]   --->   Operation 77 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 78 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [cnn/conv_2.cpp:19]   --->   Operation 79 'add' 'wr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %Filter2_Loop_end, label %W_Row_Loop_begin" [cnn/conv_2.cpp:19]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str320) nounwind" [cnn/conv_2.cpp:20]   --->   Operation 81 'specloopname' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str320)" [cnn/conv_2.cpp:20]   --->   Operation 82 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i2 %wr_0 to i5" [cnn/conv_2.cpp:31]   --->   Operation 83 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [cnn/conv_2.cpp:31]   --->   Operation 84 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i4 %tmp_9 to i5" [cnn/conv_2.cpp:31]   --->   Operation 85 'zext' 'zext_ln31_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (1.73ns)   --->   "%sub_ln31 = sub i5 %zext_ln31_2, %zext_ln31_1" [cnn/conv_2.cpp:31]   --->   Operation 86 'sub' 'sub_ln31' <Predicate = (!icmp_ln19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i5 %sub_ln31 to i6" [cnn/conv_2.cpp:31]   --->   Operation 87 'sext' 'sext_ln31' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (1.73ns)   --->   "%add_ln31 = add i4 %zext_ln19, %r_0" [cnn/conv_2.cpp:31]   --->   Operation 88 'add' 'add_ln31' <Predicate = (!icmp_ln19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln31_3 = zext i4 %add_ln31 to i8" [cnn/conv_2.cpp:31]   --->   Operation 89 'zext' 'zext_ln31_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (3.49ns)   --->   "%mul_ln31 = mul i8 %zext_ln31_3, 13" [cnn/conv_2.cpp:31]   --->   Operation 90 'mul' 'mul_ln31' <Predicate = (!icmp_ln19)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.95ns)   --->   "%icmp_ln33 = icmp eq i2 %wr_0, -2" [cnn/conv_2.cpp:33]   --->   Operation 91 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln19)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (1.76ns)   --->   "br label %5" [cnn/conv_2.cpp:22]   --->   Operation 92 'br' <Predicate = (!icmp_ln19)> <Delay = 1.76>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str219, i32 %tmp_2)" [cnn/conv_2.cpp:47]   --->   Operation 93 'specregionend' 'empty_37' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "br label %3" [cnn/conv_2.cpp:15]   --->   Operation 94 'br' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %wc, %W_Col_Loop_end ]"   --->   Operation 95 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i2 %wc_0 to i4" [cnn/conv_2.cpp:22]   --->   Operation 96 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.95ns)   --->   "%icmp_ln22 = icmp eq i2 %wc_0, -1" [cnn/conv_2.cpp:22]   --->   Operation 97 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 98 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (1.56ns)   --->   "%wc = add i2 %wc_0, 1" [cnn/conv_2.cpp:22]   --->   Operation 99 'add' 'wc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %W_Row_Loop_end, label %W_Col_Loop_begin" [cnn/conv_2.cpp:22]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str421) nounwind" [cnn/conv_2.cpp:23]   --->   Operation 101 'specloopname' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str421)" [cnn/conv_2.cpp:23]   --->   Operation 102 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln31_4 = zext i2 %wc_0 to i6" [cnn/conv_2.cpp:31]   --->   Operation 103 'zext' 'zext_ln31_4' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (1.78ns)   --->   "%add_ln31_2 = add i6 %sext_ln31, %zext_ln31_4" [cnn/conv_2.cpp:31]   --->   Operation 104 'add' 'add_ln31_2' <Predicate = (!icmp_ln22)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i6 %add_ln31_2 to i5" [cnn/conv_2.cpp:31]   --->   Operation 105 'trunc' 'trunc_ln31' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_10 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %trunc_ln31, i5 0)" [cnn/conv_2.cpp:31]   --->   Operation 106 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (1.73ns)   --->   "%add_ln31_1 = add i4 %zext_ln22, %c_0" [cnn/conv_2.cpp:31]   --->   Operation 107 'add' 'add_ln31_1' <Predicate = (!icmp_ln22)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln31_6 = zext i4 %add_ln31_1 to i8" [cnn/conv_2.cpp:31]   --->   Operation 108 'zext' 'zext_ln31_6' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (1.91ns)   --->   "%add_ln31_3 = add i8 %mul_ln31, %zext_ln31_6" [cnn/conv_2.cpp:31]   --->   Operation 109 'add' 'add_ln31_3' <Predicate = (!icmp_ln22)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_11 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln31_3, i5 0)" [cnn/conv_2.cpp:33]   --->   Operation 110 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i13 %tmp_11 to i14" [cnn/conv_2.cpp:33]   --->   Operation 111 'zext' 'zext_ln33' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.95ns)   --->   "%icmp_ln33_1 = icmp eq i2 %wc_0, -2" [cnn/conv_2.cpp:33]   --->   Operation 112 'icmp' 'icmp_ln33_1' <Predicate = (!icmp_ln22)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (1.76ns)   --->   "br label %._crit_edge" [cnn/conv_2.cpp:25]   --->   Operation 113 'br' <Predicate = (!icmp_ln22)> <Delay = 1.76>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str320, i32 %tmp_3)" [cnn/conv_2.cpp:46]   --->   Operation 114 'specregionend' 'empty_36' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "br label %4" [cnn/conv_2.cpp:19]   --->   Operation 115 'br' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.06>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%ch_0 = phi i6 [ 0, %W_Col_Loop_begin ], [ %ch, %._crit_edge.backedge ]"   --->   Operation 116 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (1.42ns)   --->   "%icmp_ln25 = icmp eq i6 %ch_0, -32" [cnn/conv_2.cpp:25]   --->   Operation 117 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 118 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (1.82ns)   --->   "%ch = add i6 %ch_0, 1" [cnn/conv_2.cpp:25]   --->   Operation 119 'add' 'ch' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %W_Col_Loop_end, label %6" [cnn/conv_2.cpp:25]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln27)   --->   "%trunc_ln27 = trunc i6 %ch_0 to i2" [cnn/conv_2.cpp:27]   --->   Operation 121 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln27)   --->   "%or_ln27 = or i2 %trunc_ln27, %wr_0" [cnn/conv_2.cpp:27]   --->   Operation 122 'or' 'or_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln27)   --->   "%tmp_5 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %ch_0, i32 2, i32 4)" [cnn/conv_2.cpp:27]   --->   Operation 123 'partselect' 'tmp_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln27)   --->   "%or_ln27_2 = or i2 %or_ln27, %wc_0" [cnn/conv_2.cpp:27]   --->   Operation 124 'or' 'or_ln27_2' <Predicate = (!icmp_ln25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln27)   --->   "%or_ln27_1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_5, i2 %or_ln27_2)" [cnn/conv_2.cpp:27]   --->   Operation 125 'bitconcatenate' 'or_ln27_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (1.36ns) (out node of the LUT)   --->   "%icmp_ln27 = icmp eq i5 %or_ln27_1, 0" [cnn/conv_2.cpp:27]   --->   Operation 126 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln25)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln31_5 = zext i6 %ch_0 to i10" [cnn/conv_2.cpp:31]   --->   Operation 127 'zext' 'zext_ln31_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln31_7 = zext i6 %ch_0 to i14" [cnn/conv_2.cpp:31]   --->   Operation 128 'zext' 'zext_ln31_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (1.73ns)   --->   "%add_ln31_4 = add i10 %tmp_10, %zext_ln31_5" [cnn/conv_2.cpp:31]   --->   Operation 129 'add' 'add_ln31_4' <Predicate = (!icmp_ln25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_29_cast = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %add_ln31_4, i6 0)" [cnn/conv_2.cpp:31]   --->   Operation 130 'bitconcatenate' 'tmp_29_cast' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (2.07ns)   --->   "%add_ln31_5 = add i16 %tmp_29_cast, %zext_ln39_9" [cnn/conv_2.cpp:31]   --->   Operation 131 'add' 'add_ln31_5' <Predicate = (!icmp_ln25)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln31_8 = zext i16 %add_ln31_5 to i64" [cnn/conv_2.cpp:31]   --->   Operation 132 'zext' 'zext_ln31_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%conv_2_weights_addr = getelementptr [18432 x float]* @conv_2_weights, i64 0, i64 %zext_ln31_8" [cnn/conv_2.cpp:31]   --->   Operation 133 'getelementptr' 'conv_2_weights_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (1.67ns)   --->   "%add_ln31_6 = add i14 %zext_ln33, %zext_ln31_7" [cnn/conv_2.cpp:31]   --->   Operation 134 'add' 'add_ln31_6' <Predicate = (!icmp_ln25)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln31_9 = zext i14 %add_ln31_6 to i64" [cnn/conv_2.cpp:31]   --->   Operation 135 'zext' 'zext_ln31_9' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [5408 x float]* %input_r, i64 0, i64 %zext_ln31_9" [cnn/conv_2.cpp:31]   --->   Operation 136 'getelementptr' 'input_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 137 [2/2] (3.25ns)   --->   "%conv_2_weights_load = load float* %conv_2_weights_addr, align 4" [cnn/conv_2.cpp:31]   --->   Operation 137 'load' 'conv_2_weights_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18432> <ROM>
ST_8 : Operation 138 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [cnn/conv_2.cpp:31]   --->   Operation 138 'load' 'input_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_8 : Operation 139 [1/1] (1.42ns)   --->   "%icmp_ln33_2 = icmp eq i6 %ch_0, 31" [cnn/conv_2.cpp:33]   --->   Operation 139 'icmp' 'icmp_ln33_2' <Predicate = (!icmp_ln25)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln33_1)   --->   "%and_ln33 = and i1 %icmp_ln33_1, %icmp_ln33_2" [cnn/conv_2.cpp:33]   --->   Operation 140 'and' 'and_ln33' <Predicate = (!icmp_ln25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln33_1 = and i1 %and_ln33, %icmp_ln33" [cnn/conv_2.cpp:33]   --->   Operation 141 'and' 'and_ln33_1' <Predicate = (!icmp_ln25)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str421, i32 %tmp_4)" [cnn/conv_2.cpp:45]   --->   Operation 142 'specregionend' 'empty_35' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "br label %5" [cnn/conv_2.cpp:22]   --->   Operation 143 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 144 [1/2] (3.25ns)   --->   "%conv_2_weights_load = load float* %conv_2_weights_addr, align 4" [cnn/conv_2.cpp:31]   --->   Operation 144 'load' 'conv_2_weights_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18432> <ROM>
ST_9 : Operation 145 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [cnn/conv_2.cpp:31]   --->   Operation 145 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 146 [4/4] (5.70ns)   --->   "%tmp = fmul float %conv_2_weights_load, %input_load" [cnn/conv_2.cpp:31]   --->   Operation 146 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 147 [3/4] (5.70ns)   --->   "%tmp = fmul float %conv_2_weights_load, %input_load" [cnn/conv_2.cpp:31]   --->   Operation 147 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 148 [2/4] (5.70ns)   --->   "%tmp = fmul float %conv_2_weights_load, %input_load" [cnn/conv_2.cpp:31]   --->   Operation 148 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.70>
ST_13 : Operation 149 [1/4] (5.70ns)   --->   "%tmp = fmul float %conv_2_weights_load, %input_load" [cnn/conv_2.cpp:31]   --->   Operation 149 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.95>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%w_sum_2_load = load float* %w_sum_2" [cnn/conv_2.cpp:27]   --->   Operation 150 'load' 'w_sum_2_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.69ns)   --->   "%select_ln27 = select i1 %icmp_ln27, float 0.000000e+00, float %w_sum_2_load" [cnn/conv_2.cpp:27]   --->   Operation 151 'select' 'select_ln27' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 152 [5/5] (7.25ns)   --->   "%w_sum = fadd float %select_ln27, %tmp" [cnn/conv_2.cpp:31]   --->   Operation 152 'fadd' 'w_sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 153 [4/5] (7.25ns)   --->   "%w_sum = fadd float %select_ln27, %tmp" [cnn/conv_2.cpp:31]   --->   Operation 153 'fadd' 'w_sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 154 [3/5] (7.25ns)   --->   "%w_sum = fadd float %select_ln27, %tmp" [cnn/conv_2.cpp:31]   --->   Operation 154 'fadd' 'w_sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 155 [2/5] (7.25ns)   --->   "%w_sum = fadd float %select_ln27, %tmp" [cnn/conv_2.cpp:31]   --->   Operation 155 'fadd' 'w_sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str522) nounwind" [cnn/conv_2.cpp:26]   --->   Operation 156 'specloopname' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 157 [1/5] (7.25ns)   --->   "%w_sum = fadd float %select_ln27, %tmp" [cnn/conv_2.cpp:31]   --->   Operation 157 'fadd' 'w_sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 158 [1/1] (0.00ns)   --->   "br i1 %and_ln33_1, label %7, label %.._crit_edge.backedge_crit_edge" [cnn/conv_2.cpp:33]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 1.81>
ST_19 : Operation 159 [1/1] (1.81ns)   --->   "store float %w_sum, float* %w_sum_2" [cnn/conv_2.cpp:33]   --->   Operation 159 'store' <Predicate = true> <Delay = 1.81>
ST_19 : Operation 160 [1/1] (0.00ns)   --->   "br label %._crit_edge.backedge" [cnn/conv_2.cpp:33]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 18> <Delay = 7.25>
ST_20 : Operation 161 [5/5] (7.25ns)   --->   "%w_sum_3 = fadd float %w_sum, %conv_2_bias_load" [cnn/conv_2.cpp:35]   --->   Operation 161 'fadd' 'w_sum_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 7.25>
ST_21 : Operation 162 [4/5] (7.25ns)   --->   "%w_sum_3 = fadd float %w_sum, %conv_2_bias_load" [cnn/conv_2.cpp:35]   --->   Operation 162 'fadd' 'w_sum_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 7.25>
ST_22 : Operation 163 [3/5] (7.25ns)   --->   "%w_sum_3 = fadd float %w_sum, %conv_2_bias_load" [cnn/conv_2.cpp:35]   --->   Operation 163 'fadd' 'w_sum_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 7.25>
ST_23 : Operation 164 [2/5] (7.25ns)   --->   "%w_sum_3 = fadd float %w_sum, %conv_2_bias_load" [cnn/conv_2.cpp:35]   --->   Operation 164 'fadd' 'w_sum_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 7.25>
ST_24 : Operation 165 [1/5] (7.25ns)   --->   "%w_sum_3 = fadd float %w_sum, %conv_2_bias_load" [cnn/conv_2.cpp:35]   --->   Operation 165 'fadd' 'w_sum_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 5.43>
ST_25 : Operation 166 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %w_sum_3, 0.000000e+00" [cnn/conv_2.cpp:38]   --->   Operation 166 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 167 [1/1] (1.81ns)   --->   "store float %w_sum_3, float* %w_sum_2" [cnn/conv_2.cpp:43]   --->   Operation 167 'store' <Predicate = true> <Delay = 1.81>

State 26 <SV = 24> <Delay = 6.40>
ST_26 : Operation 168 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast float %w_sum_3 to i32" [cnn/conv_2.cpp:38]   --->   Operation 168 'bitcast' 'bitcast_ln38' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln38, i32 23, i32 30)" [cnn/conv_2.cpp:38]   --->   Operation 169 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i32 %bitcast_ln38 to i23" [cnn/conv_2.cpp:38]   --->   Operation 170 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 171 [1/1] (1.55ns)   --->   "%icmp_ln38 = icmp ne i8 %tmp_6, -1" [cnn/conv_2.cpp:38]   --->   Operation 171 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 172 [1/1] (2.44ns)   --->   "%icmp_ln38_1 = icmp eq i23 %trunc_ln38, 0" [cnn/conv_2.cpp:38]   --->   Operation 172 'icmp' 'icmp_ln38_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node w_sum_4)   --->   "%or_ln38 = or i1 %icmp_ln38_1, %icmp_ln38" [cnn/conv_2.cpp:38]   --->   Operation 173 'or' 'or_ln38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 174 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %w_sum_3, 0.000000e+00" [cnn/conv_2.cpp:38]   --->   Operation 174 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node w_sum_4)   --->   "%and_ln38 = and i1 %or_ln38, %tmp_7" [cnn/conv_2.cpp:38]   --->   Operation 175 'and' 'and_ln38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 176 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_4 = select i1 %and_ln38, float %w_sum_3, float 0.000000e+00" [cnn/conv_2.cpp:38]   --->   Operation 176 'select' 'w_sum_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 27 <SV = 25> <Delay = 3.25>
ST_27 : Operation 177 [1/1] (3.25ns)   --->   "store float %w_sum_4, float* %conv_out_addr, align 4" [cnn/conv_2.cpp:39]   --->   Operation 177 'store' <Predicate = (and_ln33_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_27 : Operation 178 [1/1] (0.00ns)   --->   "br label %._crit_edge.backedge" [cnn/conv_2.cpp:43]   --->   Operation 178 'br' <Predicate = (and_ln33_1)> <Delay = 0.00>
ST_27 : Operation 179 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 179 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_2_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w_sum_2             (alloca           ) [ 0111111111111111111111111111]
store_ln9           (store            ) [ 0000000000000000000000000000]
br_ln9              (br               ) [ 0111111111111111111111111111]
r_0                 (phi              ) [ 0010111111111111111111111111]
phi_mul             (phi              ) [ 0011111111111111111111111111]
add_ln9             (add              ) [ 0111111111111111111111111111]
icmp_ln9            (icmp             ) [ 0011111111111111111111111111]
empty               (speclooptripcount) [ 0000000000000000000000000000]
r                   (add              ) [ 0111111111111111111111111111]
br_ln9              (br               ) [ 0000000000000000000000000000]
specloopname_ln10   (specloopname     ) [ 0000000000000000000000000000]
tmp_s               (specregionbegin  ) [ 0001111111111111111111111111]
br_ln12             (br               ) [ 0011111111111111111111111111]
ret_ln50            (ret              ) [ 0000000000000000000000000000]
c_0                 (phi              ) [ 0001011111111111111111111111]
icmp_ln12           (icmp             ) [ 0011111111111111111111111111]
empty_30            (speclooptripcount) [ 0000000000000000000000000000]
c                   (add              ) [ 0011111111111111111111111111]
br_ln12             (br               ) [ 0000000000000000000000000000]
specloopname_ln13   (specloopname     ) [ 0000000000000000000000000000]
tmp_1               (specregionbegin  ) [ 0000111111111111111111111111]
zext_ln39           (zext             ) [ 0000000000000000000000000000]
add_ln39            (add              ) [ 0000000000000000000000000000]
tmp_8               (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln15           (zext             ) [ 0000111111111111111111111111]
br_ln15             (br               ) [ 0011111111111111111111111111]
empty_39            (specregionend    ) [ 0000000000000000000000000000]
br_ln9              (br               ) [ 0111111111111111111111111111]
f_0                 (phi              ) [ 0000110000000000000000000000]
icmp_ln15           (icmp             ) [ 0011111111111111111111111111]
empty_31            (speclooptripcount) [ 0000000000000000000000000000]
f                   (add              ) [ 0011111111111111111111111111]
br_ln15             (br               ) [ 0000000000000000000000000000]
zext_ln31           (zext             ) [ 0000000000000000000000000000]
zext_ln39_10        (zext             ) [ 0000000000000000000000000000]
add_ln39_5          (add              ) [ 0000000000000000000000000000]
zext_ln39_11        (zext             ) [ 0000000000000000000000000000]
conv_out_addr       (getelementptr    ) [ 0000011111111111111111111111]
conv_2_bias_addr    (getelementptr    ) [ 0000010000000000000000000000]
empty_38            (specregionend    ) [ 0000000000000000000000000000]
br_ln12             (br               ) [ 0011111111111111111111111111]
specloopname_ln16   (specloopname     ) [ 0000000000000000000000000000]
tmp_2               (specregionbegin  ) [ 0000001111111111111111111111]
zext_ln39_9         (zext             ) [ 0000001111111111111111111111]
conv_2_bias_load    (load             ) [ 0000001111111111111111111111]
br_ln19             (br               ) [ 0011111111111111111111111111]
wr_0                (phi              ) [ 0000001011111111111111111111]
zext_ln19           (zext             ) [ 0000000000000000000000000000]
icmp_ln19           (icmp             ) [ 0011111111111111111111111111]
empty_32            (speclooptripcount) [ 0000000000000000000000000000]
wr                  (add              ) [ 0011111111111111111111111111]
br_ln19             (br               ) [ 0000000000000000000000000000]
specloopname_ln20   (specloopname     ) [ 0000000000000000000000000000]
tmp_3               (specregionbegin  ) [ 0000000111111111111111111111]
zext_ln31_1         (zext             ) [ 0000000000000000000000000000]
tmp_9               (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln31_2         (zext             ) [ 0000000000000000000000000000]
sub_ln31            (sub              ) [ 0000000000000000000000000000]
sext_ln31           (sext             ) [ 0000000111111111111111111111]
add_ln31            (add              ) [ 0000000000000000000000000000]
zext_ln31_3         (zext             ) [ 0000000000000000000000000000]
mul_ln31            (mul              ) [ 0000000111111111111111111111]
icmp_ln33           (icmp             ) [ 0000000111111111111111111111]
br_ln22             (br               ) [ 0011111111111111111111111111]
empty_37            (specregionend    ) [ 0000000000000000000000000000]
br_ln15             (br               ) [ 0011111111111111111111111111]
wc_0                (phi              ) [ 0000000111111111111111111111]
zext_ln22           (zext             ) [ 0000000000000000000000000000]
icmp_ln22           (icmp             ) [ 0011111111111111111111111111]
empty_33            (speclooptripcount) [ 0000000000000000000000000000]
wc                  (add              ) [ 0011111111111111111111111111]
br_ln22             (br               ) [ 0000000000000000000000000000]
specloopname_ln23   (specloopname     ) [ 0000000000000000000000000000]
tmp_4               (specregionbegin  ) [ 0000000011111111111111111111]
zext_ln31_4         (zext             ) [ 0000000000000000000000000000]
add_ln31_2          (add              ) [ 0000000000000000000000000000]
trunc_ln31          (trunc            ) [ 0000000000000000000000000000]
tmp_10              (bitconcatenate   ) [ 0000000011111111111111111111]
add_ln31_1          (add              ) [ 0000000000000000000000000000]
zext_ln31_6         (zext             ) [ 0000000000000000000000000000]
add_ln31_3          (add              ) [ 0000000000000000000000000000]
tmp_11              (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln33           (zext             ) [ 0000000011111111111111111111]
icmp_ln33_1         (icmp             ) [ 0000000011111111111111111111]
br_ln25             (br               ) [ 0011111111111111111111111111]
empty_36            (specregionend    ) [ 0000000000000000000000000000]
br_ln19             (br               ) [ 0011111111111111111111111111]
ch_0                (phi              ) [ 0000000010000000000000000000]
icmp_ln25           (icmp             ) [ 0011111111111111111111111111]
empty_34            (speclooptripcount) [ 0000000000000000000000000000]
ch                  (add              ) [ 0011111111111111111111111111]
br_ln25             (br               ) [ 0000000000000000000000000000]
trunc_ln27          (trunc            ) [ 0000000000000000000000000000]
or_ln27             (or               ) [ 0000000000000000000000000000]
tmp_5               (partselect       ) [ 0000000000000000000000000000]
or_ln27_2           (or               ) [ 0000000000000000000000000000]
or_ln27_1           (bitconcatenate   ) [ 0000000000000000000000000000]
icmp_ln27           (icmp             ) [ 0000000001111110000000000000]
zext_ln31_5         (zext             ) [ 0000000000000000000000000000]
zext_ln31_7         (zext             ) [ 0000000000000000000000000000]
add_ln31_4          (add              ) [ 0000000000000000000000000000]
tmp_29_cast         (bitconcatenate   ) [ 0000000000000000000000000000]
add_ln31_5          (add              ) [ 0000000000000000000000000000]
zext_ln31_8         (zext             ) [ 0000000000000000000000000000]
conv_2_weights_addr (getelementptr    ) [ 0000000001000000000000000000]
add_ln31_6          (add              ) [ 0000000000000000000000000000]
zext_ln31_9         (zext             ) [ 0000000000000000000000000000]
input_addr          (getelementptr    ) [ 0000000001000000000000000000]
icmp_ln33_2         (icmp             ) [ 0000000000000000000000000000]
and_ln33            (and              ) [ 0000000000000000000000000000]
and_ln33_1          (and              ) [ 0000000001111111111111111111]
empty_35            (specregionend    ) [ 0000000000000000000000000000]
br_ln22             (br               ) [ 0011111111111111111111111111]
conv_2_weights_load (load             ) [ 0000000000111100000000000000]
input_load          (load             ) [ 0000000000111100000000000000]
tmp                 (fmul             ) [ 0000000000000011111000000000]
w_sum_2_load        (load             ) [ 0000000000000000000000000000]
select_ln27         (select           ) [ 0000000000000001111000000000]
specloopname_ln26   (specloopname     ) [ 0000000000000000000000000000]
w_sum               (fadd             ) [ 0000000000000000000111111000]
br_ln33             (br               ) [ 0000000000000000000000000000]
store_ln33          (store            ) [ 0000000000000000000000000000]
br_ln33             (br               ) [ 0000000000000000000000000000]
w_sum_3             (fadd             ) [ 0000000000000000000000000110]
store_ln43          (store            ) [ 0000000000000000000000000000]
bitcast_ln38        (bitcast          ) [ 0000000000000000000000000000]
tmp_6               (partselect       ) [ 0000000000000000000000000000]
trunc_ln38          (trunc            ) [ 0000000000000000000000000000]
icmp_ln38           (icmp             ) [ 0000000000000000000000000000]
icmp_ln38_1         (icmp             ) [ 0000000000000000000000000000]
or_ln38             (or               ) [ 0000000000000000000000000000]
tmp_7               (fcmp             ) [ 0000000000000000000000000000]
and_ln38            (and              ) [ 0000000000000000000000000000]
w_sum_4             (select           ) [ 0011111111111111111100000001]
store_ln39          (store            ) [ 0000000000000000000000000000]
br_ln43             (br               ) [ 0000000000000000000000000000]
br_ln0              (br               ) [ 0011111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_2_bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_2_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str118"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str219"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str320"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str421"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i10.i6"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str522"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="w_sum_2_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_sum_2/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="conv_out_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="14" slack="0"/>
<pin id="112" dir="1" index="3" bw="13" slack="22"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="conv_2_bias_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="7" slack="0"/>
<pin id="119" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_bias_addr/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="6" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_2_bias_load/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="conv_2_weights_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="16" slack="0"/>
<pin id="132" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_weights_addr/8 "/>
</bind>
</comp>

<comp id="135" class="1004" name="input_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="14" slack="0"/>
<pin id="139" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/8 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="15" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_2_weights_load/8 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="13" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/8 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln39_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="13" slack="22"/>
<pin id="156" dir="0" index="1" bw="32" slack="1"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/27 "/>
</bind>
</comp>

<comp id="159" class="1005" name="r_0_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="1"/>
<pin id="161" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="r_0_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="4" slack="0"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="171" class="1005" name="phi_mul_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="7" slack="1"/>
<pin id="173" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="phi_mul_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="7" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="183" class="1005" name="c_0_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="1"/>
<pin id="185" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="c_0_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="4" slack="0"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="195" class="1005" name="f_0_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="7" slack="1"/>
<pin id="197" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="f_0_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="7" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="207" class="1005" name="wr_0_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="2" slack="1"/>
<pin id="209" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="wr_0_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="2" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/6 "/>
</bind>
</comp>

<comp id="219" class="1005" name="wc_0_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="1"/>
<pin id="221" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="wc_0_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="2" slack="0"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/7 "/>
</bind>
</comp>

<comp id="231" class="1005" name="ch_0_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="1"/>
<pin id="233" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ch_0 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="ch_0_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="6" slack="0"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0/8 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="1"/>
<pin id="245" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum/14 w_sum_3/20 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="0" index="1" bw="32" slack="1"/>
<pin id="249" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/25 "/>
</bind>
</comp>

<comp id="255" class="1005" name="reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum w_sum_3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="0" index="1" bw="32" slack="18"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/19 store_ln43/25 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln9_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln9_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="7" slack="0"/>
<pin id="273" dir="0" index="1" bw="5" slack="0"/>
<pin id="274" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln9_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="0" index="1" bw="4" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="r_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln12_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="0" index="1" bw="4" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="c_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln39_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln39_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="7" slack="1"/>
<pin id="307" dir="0" index="1" bw="4" slack="0"/>
<pin id="308" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_8_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="13" slack="0"/>
<pin id="313" dir="0" index="1" bw="7" slack="0"/>
<pin id="314" dir="0" index="2" bw="1" slack="0"/>
<pin id="315" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln15_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="13" slack="0"/>
<pin id="321" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="icmp_ln15_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="7" slack="0"/>
<pin id="325" dir="0" index="1" bw="7" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="f_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="7" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln31_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="7" slack="0"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln39_10_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="0"/>
<pin id="342" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_10/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln39_5_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="13" slack="1"/>
<pin id="346" dir="0" index="1" bw="7" slack="0"/>
<pin id="347" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_5/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln39_11_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="14" slack="0"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_11/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln39_9_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="7" slack="1"/>
<pin id="356" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_9/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln19_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="2" slack="0"/>
<pin id="360" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/6 "/>
</bind>
</comp>

<comp id="362" class="1004" name="icmp_ln19_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="2" slack="0"/>
<pin id="364" dir="0" index="1" bw="2" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="wr_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="2" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln31_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="2" slack="0"/>
<pin id="376" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/6 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_9_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="0"/>
<pin id="380" dir="0" index="1" bw="2" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln31_2_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_2/6 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sub_ln31_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="0"/>
<pin id="392" dir="0" index="1" bw="2" slack="0"/>
<pin id="393" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln31/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sext_ln31_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="5" slack="0"/>
<pin id="398" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/6 "/>
</bind>
</comp>

<comp id="400" class="1004" name="add_ln31_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="2" slack="0"/>
<pin id="402" dir="0" index="1" bw="4" slack="4"/>
<pin id="403" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln31_3_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="0"/>
<pin id="408" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_3/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="mul_ln31_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="4" slack="0"/>
<pin id="412" dir="0" index="1" bw="5" slack="0"/>
<pin id="413" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln31/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="icmp_ln33_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="2" slack="0"/>
<pin id="418" dir="0" index="1" bw="2" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln22_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="2" slack="0"/>
<pin id="424" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/7 "/>
</bind>
</comp>

<comp id="426" class="1004" name="icmp_ln22_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="2" slack="0"/>
<pin id="428" dir="0" index="1" bw="2" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/7 "/>
</bind>
</comp>

<comp id="432" class="1004" name="wc_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="2" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/7 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln31_4_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="2" slack="0"/>
<pin id="440" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_4/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="add_ln31_2_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="5" slack="1"/>
<pin id="444" dir="0" index="1" bw="2" slack="0"/>
<pin id="445" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_2/7 "/>
</bind>
</comp>

<comp id="447" class="1004" name="trunc_ln31_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="6" slack="0"/>
<pin id="449" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/7 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_10_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="10" slack="0"/>
<pin id="453" dir="0" index="1" bw="5" slack="0"/>
<pin id="454" dir="0" index="2" bw="1" slack="0"/>
<pin id="455" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln31_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="2" slack="0"/>
<pin id="461" dir="0" index="1" bw="4" slack="4"/>
<pin id="462" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_1/7 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln31_6_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="0"/>
<pin id="467" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_6/7 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln31_3_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="1"/>
<pin id="471" dir="0" index="1" bw="4" slack="0"/>
<pin id="472" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_3/7 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_11_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="13" slack="0"/>
<pin id="476" dir="0" index="1" bw="8" slack="0"/>
<pin id="477" dir="0" index="2" bw="1" slack="0"/>
<pin id="478" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln33_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="13" slack="0"/>
<pin id="484" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/7 "/>
</bind>
</comp>

<comp id="486" class="1004" name="icmp_ln33_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="2" slack="0"/>
<pin id="488" dir="0" index="1" bw="2" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_1/7 "/>
</bind>
</comp>

<comp id="492" class="1004" name="icmp_ln25_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="6" slack="0"/>
<pin id="494" dir="0" index="1" bw="6" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/8 "/>
</bind>
</comp>

<comp id="498" class="1004" name="ch_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="6" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch/8 "/>
</bind>
</comp>

<comp id="504" class="1004" name="trunc_ln27_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="6" slack="0"/>
<pin id="506" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/8 "/>
</bind>
</comp>

<comp id="508" class="1004" name="or_ln27_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="2" slack="0"/>
<pin id="510" dir="0" index="1" bw="2" slack="2"/>
<pin id="511" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/8 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_5_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="3" slack="0"/>
<pin id="516" dir="0" index="1" bw="6" slack="0"/>
<pin id="517" dir="0" index="2" bw="3" slack="0"/>
<pin id="518" dir="0" index="3" bw="4" slack="0"/>
<pin id="519" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="524" class="1004" name="or_ln27_2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="2" slack="0"/>
<pin id="526" dir="0" index="1" bw="2" slack="1"/>
<pin id="527" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_2/8 "/>
</bind>
</comp>

<comp id="530" class="1004" name="or_ln27_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="5" slack="0"/>
<pin id="532" dir="0" index="1" bw="3" slack="0"/>
<pin id="533" dir="0" index="2" bw="2" slack="0"/>
<pin id="534" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln27_1/8 "/>
</bind>
</comp>

<comp id="538" class="1004" name="icmp_ln27_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="5" slack="0"/>
<pin id="540" dir="0" index="1" bw="5" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/8 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln31_5_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="6" slack="0"/>
<pin id="546" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_5/8 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln31_7_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="6" slack="0"/>
<pin id="550" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_7/8 "/>
</bind>
</comp>

<comp id="552" class="1004" name="add_ln31_4_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="10" slack="1"/>
<pin id="554" dir="0" index="1" bw="6" slack="0"/>
<pin id="555" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_4/8 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_29_cast_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="16" slack="0"/>
<pin id="559" dir="0" index="1" bw="10" slack="0"/>
<pin id="560" dir="0" index="2" bw="1" slack="0"/>
<pin id="561" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29_cast/8 "/>
</bind>
</comp>

<comp id="565" class="1004" name="add_ln31_5_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="16" slack="0"/>
<pin id="567" dir="0" index="1" bw="7" slack="3"/>
<pin id="568" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_5/8 "/>
</bind>
</comp>

<comp id="570" class="1004" name="zext_ln31_8_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="16" slack="0"/>
<pin id="572" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_8/8 "/>
</bind>
</comp>

<comp id="575" class="1004" name="add_ln31_6_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="13" slack="1"/>
<pin id="577" dir="0" index="1" bw="6" slack="0"/>
<pin id="578" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_6/8 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln31_9_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="14" slack="0"/>
<pin id="582" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_9/8 "/>
</bind>
</comp>

<comp id="585" class="1004" name="icmp_ln33_2_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="6" slack="0"/>
<pin id="587" dir="0" index="1" bw="6" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_2/8 "/>
</bind>
</comp>

<comp id="591" class="1004" name="and_ln33_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="1"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33/8 "/>
</bind>
</comp>

<comp id="596" class="1004" name="and_ln33_1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="2"/>
<pin id="599" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33_1/8 "/>
</bind>
</comp>

<comp id="601" class="1004" name="w_sum_2_load_load_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="13"/>
<pin id="603" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_sum_2_load/14 "/>
</bind>
</comp>

<comp id="604" class="1004" name="select_ln27_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="6"/>
<pin id="606" dir="0" index="1" bw="32" slack="0"/>
<pin id="607" dir="0" index="2" bw="32" slack="0"/>
<pin id="608" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/14 "/>
</bind>
</comp>

<comp id="612" class="1004" name="bitcast_ln38_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="2"/>
<pin id="614" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln38/26 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_6_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="0"/>
<pin id="618" dir="0" index="1" bw="32" slack="0"/>
<pin id="619" dir="0" index="2" bw="6" slack="0"/>
<pin id="620" dir="0" index="3" bw="6" slack="0"/>
<pin id="621" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/26 "/>
</bind>
</comp>

<comp id="626" class="1004" name="trunc_ln38_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="0"/>
<pin id="628" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/26 "/>
</bind>
</comp>

<comp id="630" class="1004" name="icmp_ln38_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="0"/>
<pin id="632" dir="0" index="1" bw="8" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/26 "/>
</bind>
</comp>

<comp id="636" class="1004" name="icmp_ln38_1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="23" slack="0"/>
<pin id="638" dir="0" index="1" bw="23" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38_1/26 "/>
</bind>
</comp>

<comp id="642" class="1004" name="or_ln38_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln38/26 "/>
</bind>
</comp>

<comp id="648" class="1004" name="and_ln38_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln38/26 "/>
</bind>
</comp>

<comp id="654" class="1004" name="w_sum_4_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="2"/>
<pin id="657" dir="0" index="2" bw="32" slack="0"/>
<pin id="658" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_4/26 "/>
</bind>
</comp>

<comp id="662" class="1005" name="w_sum_2_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="0"/>
<pin id="664" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="w_sum_2 "/>
</bind>
</comp>

<comp id="669" class="1005" name="add_ln9_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="7" slack="0"/>
<pin id="671" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="677" class="1005" name="r_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="4" slack="0"/>
<pin id="679" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="685" class="1005" name="c_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="4" slack="0"/>
<pin id="687" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="690" class="1005" name="zext_ln15_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="14" slack="1"/>
<pin id="692" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15 "/>
</bind>
</comp>

<comp id="698" class="1005" name="f_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="7" slack="0"/>
<pin id="700" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="703" class="1005" name="conv_out_addr_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="13" slack="22"/>
<pin id="705" dir="1" index="1" bw="13" slack="22"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="708" class="1005" name="conv_2_bias_addr_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="6" slack="1"/>
<pin id="710" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_bias_addr "/>
</bind>
</comp>

<comp id="713" class="1005" name="zext_ln39_9_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="16" slack="3"/>
<pin id="715" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln39_9 "/>
</bind>
</comp>

<comp id="718" class="1005" name="conv_2_bias_load_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="14"/>
<pin id="720" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="conv_2_bias_load "/>
</bind>
</comp>

<comp id="726" class="1005" name="wr_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="2" slack="0"/>
<pin id="728" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="731" class="1005" name="sext_ln31_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="6" slack="1"/>
<pin id="733" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln31 "/>
</bind>
</comp>

<comp id="736" class="1005" name="mul_ln31_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="1"/>
<pin id="738" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln31 "/>
</bind>
</comp>

<comp id="741" class="1005" name="icmp_ln33_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="2"/>
<pin id="743" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="749" class="1005" name="wc_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="2" slack="0"/>
<pin id="751" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wc "/>
</bind>
</comp>

<comp id="754" class="1005" name="tmp_10_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="10" slack="1"/>
<pin id="756" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="759" class="1005" name="zext_ln33_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="14" slack="1"/>
<pin id="761" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln33 "/>
</bind>
</comp>

<comp id="764" class="1005" name="icmp_ln33_1_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="1"/>
<pin id="766" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln33_1 "/>
</bind>
</comp>

<comp id="772" class="1005" name="ch_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="6" slack="0"/>
<pin id="774" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="777" class="1005" name="icmp_ln27_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="6"/>
<pin id="779" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="782" class="1005" name="conv_2_weights_addr_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="15" slack="1"/>
<pin id="784" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_weights_addr "/>
</bind>
</comp>

<comp id="787" class="1005" name="input_addr_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="13" slack="1"/>
<pin id="789" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="792" class="1005" name="and_ln33_1_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="10"/>
<pin id="794" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln33_1 "/>
</bind>
</comp>

<comp id="796" class="1005" name="conv_2_weights_load_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="1"/>
<pin id="798" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_weights_load "/>
</bind>
</comp>

<comp id="801" class="1005" name="input_load_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="1"/>
<pin id="803" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="806" class="1005" name="tmp_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="1"/>
<pin id="808" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="811" class="1005" name="select_ln27_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="1"/>
<pin id="813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln27 "/>
</bind>
</comp>

<comp id="816" class="1005" name="w_sum_4_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="1"/>
<pin id="818" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="46" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="46" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="46" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="46" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="128" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="135" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="162"><net_src comp="12" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="163" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="175" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="186"><net_src comp="12" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="187" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="198"><net_src comp="14" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="210"><net_src comp="50" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="211" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="222"><net_src comp="50" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="223" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="254"><net_src comp="10" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="242" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="10" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="175" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="16" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="163" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="18" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="163" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="24" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="187" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="18" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="187" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="24" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="187" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="171" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="301" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="34" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="305" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="36" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="322"><net_src comp="311" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="199" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="40" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="199" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="44" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="199" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="343"><net_src comp="199" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="340" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="344" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="357"><net_src comp="195" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="211" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="211" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="52" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="211" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="56" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="211" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="60" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="211" pin="4"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="50" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="378" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="386" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="374" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="358" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="159" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="406" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="62" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="211" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="64" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="223" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="223" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="52" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="223" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="56" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="223" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="438" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="442" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="456"><net_src comp="68" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="447" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="70" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="463"><net_src comp="422" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="183" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="465" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="72" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="469" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="70" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="485"><net_src comp="474" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="223" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="64" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="235" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="74" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="235" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="78" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="235" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="504" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="207" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="520"><net_src comp="80" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="235" pin="4"/><net_sink comp="514" pin=1"/></net>

<net id="522"><net_src comp="82" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="523"><net_src comp="84" pin="0"/><net_sink comp="514" pin=3"/></net>

<net id="528"><net_src comp="508" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="219" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="535"><net_src comp="86" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="514" pin="4"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="524" pin="2"/><net_sink comp="530" pin=2"/></net>

<net id="542"><net_src comp="530" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="70" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="547"><net_src comp="235" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="235" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="544" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="88" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="552" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="36" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="569"><net_src comp="557" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="565" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="579"><net_src comp="548" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="583"><net_src comp="575" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="589"><net_src comp="235" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="90" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="585" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="591" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="609"><net_src comp="10" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="610"><net_src comp="601" pin="1"/><net_sink comp="604" pin=2"/></net>

<net id="611"><net_src comp="604" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="615"><net_src comp="255" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="622"><net_src comp="94" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="612" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="624"><net_src comp="96" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="625"><net_src comp="98" pin="0"/><net_sink comp="616" pin=3"/></net>

<net id="629"><net_src comp="612" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="634"><net_src comp="616" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="100" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="626" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="102" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="636" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="630" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="642" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="250" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="659"><net_src comp="648" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="255" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="661"><net_src comp="10" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="665"><net_src comp="104" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="668"><net_src comp="662" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="672"><net_src comp="271" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="680"><net_src comp="283" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="688"><net_src comp="295" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="693"><net_src comp="319" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="701"><net_src comp="329" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="706"><net_src comp="108" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="711"><net_src comp="115" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="716"><net_src comp="354" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="721"><net_src comp="122" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="729"><net_src comp="368" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="734"><net_src comp="396" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="739"><net_src comp="410" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="744"><net_src comp="416" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="752"><net_src comp="432" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="757"><net_src comp="451" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="762"><net_src comp="482" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="767"><net_src comp="486" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="775"><net_src comp="498" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="780"><net_src comp="538" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="785"><net_src comp="128" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="790"><net_src comp="135" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="795"><net_src comp="596" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="142" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="804"><net_src comp="148" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="809"><net_src comp="246" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="814"><net_src comp="604" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="819"><net_src comp="654" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="154" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {27 }
	Port: conv_2_bias | {}
	Port: conv_2_weights | {}
 - Input state : 
	Port: conv_2 : input_r | {8 9 }
	Port: conv_2 : conv_2_bias | {4 5 }
	Port: conv_2 : conv_2_weights | {8 9 }
  - Chain level:
	State 1
		store_ln9 : 1
	State 2
		add_ln9 : 1
		icmp_ln9 : 1
		r : 1
		br_ln9 : 2
	State 3
		icmp_ln12 : 1
		c : 1
		br_ln12 : 2
		zext_ln39 : 1
		add_ln39 : 2
		tmp_8 : 3
		zext_ln15 : 4
	State 4
		icmp_ln15 : 1
		f : 1
		br_ln15 : 2
		zext_ln31 : 1
		zext_ln39_10 : 1
		add_ln39_5 : 2
		zext_ln39_11 : 3
		conv_out_addr : 4
		conv_2_bias_addr : 2
		conv_2_bias_load : 3
	State 5
	State 6
		zext_ln19 : 1
		icmp_ln19 : 1
		wr : 1
		br_ln19 : 2
		zext_ln31_1 : 1
		tmp_9 : 1
		zext_ln31_2 : 2
		sub_ln31 : 3
		sext_ln31 : 4
		add_ln31 : 2
		zext_ln31_3 : 3
		mul_ln31 : 4
		icmp_ln33 : 1
	State 7
		zext_ln22 : 1
		icmp_ln22 : 1
		wc : 1
		br_ln22 : 2
		zext_ln31_4 : 1
		add_ln31_2 : 2
		trunc_ln31 : 3
		tmp_10 : 4
		add_ln31_1 : 2
		zext_ln31_6 : 3
		add_ln31_3 : 4
		tmp_11 : 5
		zext_ln33 : 6
		icmp_ln33_1 : 1
	State 8
		icmp_ln25 : 1
		ch : 1
		br_ln25 : 2
		trunc_ln27 : 1
		or_ln27 : 2
		tmp_5 : 1
		or_ln27_2 : 2
		or_ln27_1 : 2
		icmp_ln27 : 3
		zext_ln31_5 : 1
		zext_ln31_7 : 1
		add_ln31_4 : 2
		tmp_29_cast : 3
		add_ln31_5 : 4
		zext_ln31_8 : 5
		conv_2_weights_addr : 6
		add_ln31_6 : 2
		zext_ln31_9 : 3
		input_addr : 4
		conv_2_weights_load : 7
		input_load : 5
		icmp_ln33_2 : 1
		and_ln33 : 2
		and_ln33_1 : 2
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		select_ln27 : 1
		w_sum : 2
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		tmp_6 : 1
		trunc_ln38 : 1
		icmp_ln38 : 2
		icmp_ln38_1 : 2
		or_ln38 : 3
		and_ln38 : 3
		w_sum_4 : 3
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_242     |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_246     |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |      grp_fu_250     |    0    |    66   |   239   |
|----------|---------------------|---------|---------|---------|
|          |    add_ln9_fu_271   |    0    |    0    |    15   |
|          |       r_fu_283      |    0    |    0    |    13   |
|          |       c_fu_295      |    0    |    0    |    13   |
|          |   add_ln39_fu_305   |    0    |    0    |    15   |
|          |       f_fu_329      |    0    |    0    |    15   |
|          |  add_ln39_5_fu_344  |    0    |    0    |    17   |
|          |      wr_fu_368      |    0    |    0    |    10   |
|    add   |   add_ln31_fu_400   |    0    |    0    |    13   |
|          |      wc_fu_432      |    0    |    0    |    10   |
|          |  add_ln31_2_fu_442  |    0    |    0    |    15   |
|          |  add_ln31_1_fu_459  |    0    |    0    |    13   |
|          |  add_ln31_3_fu_469  |    0    |    0    |    15   |
|          |      ch_fu_498      |    0    |    0    |    15   |
|          |  add_ln31_4_fu_552  |    0    |    0    |    14   |
|          |  add_ln31_5_fu_565  |    0    |    0    |    23   |
|          |  add_ln31_6_fu_575  |    0    |    0    |    17   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln9_fu_277   |    0    |    0    |    9    |
|          |   icmp_ln12_fu_289  |    0    |    0    |    9    |
|          |   icmp_ln15_fu_323  |    0    |    0    |    11   |
|          |   icmp_ln19_fu_362  |    0    |    0    |    8    |
|          |   icmp_ln33_fu_416  |    0    |    0    |    8    |
|   icmp   |   icmp_ln22_fu_426  |    0    |    0    |    8    |
|          |  icmp_ln33_1_fu_486 |    0    |    0    |    8    |
|          |   icmp_ln25_fu_492  |    0    |    0    |    11   |
|          |   icmp_ln27_fu_538  |    0    |    0    |    11   |
|          |  icmp_ln33_2_fu_585 |    0    |    0    |    11   |
|          |   icmp_ln38_fu_630  |    0    |    0    |    11   |
|          |  icmp_ln38_1_fu_636 |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|  select  |  select_ln27_fu_604 |    0    |    0    |    32   |
|          |    w_sum_4_fu_654   |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|    mul   |   mul_ln31_fu_410   |    0    |    0    |    17   |
|----------|---------------------|---------|---------|---------|
|    sub   |   sub_ln31_fu_390   |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|          |    or_ln27_fu_508   |    0    |    0    |    2    |
|    or    |   or_ln27_2_fu_524  |    0    |    0    |    2    |
|          |    or_ln38_fu_642   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |   and_ln33_fu_591   |    0    |    0    |    2    |
|    and   |  and_ln33_1_fu_596  |    0    |    0    |    2    |
|          |   and_ln38_fu_648   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln39_fu_301  |    0    |    0    |    0    |
|          |   zext_ln15_fu_319  |    0    |    0    |    0    |
|          |   zext_ln31_fu_335  |    0    |    0    |    0    |
|          | zext_ln39_10_fu_340 |    0    |    0    |    0    |
|          | zext_ln39_11_fu_349 |    0    |    0    |    0    |
|          |  zext_ln39_9_fu_354 |    0    |    0    |    0    |
|          |   zext_ln19_fu_358  |    0    |    0    |    0    |
|          |  zext_ln31_1_fu_374 |    0    |    0    |    0    |
|   zext   |  zext_ln31_2_fu_386 |    0    |    0    |    0    |
|          |  zext_ln31_3_fu_406 |    0    |    0    |    0    |
|          |   zext_ln22_fu_422  |    0    |    0    |    0    |
|          |  zext_ln31_4_fu_438 |    0    |    0    |    0    |
|          |  zext_ln31_6_fu_465 |    0    |    0    |    0    |
|          |   zext_ln33_fu_482  |    0    |    0    |    0    |
|          |  zext_ln31_5_fu_544 |    0    |    0    |    0    |
|          |  zext_ln31_7_fu_548 |    0    |    0    |    0    |
|          |  zext_ln31_8_fu_570 |    0    |    0    |    0    |
|          |  zext_ln31_9_fu_580 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_8_fu_311    |    0    |    0    |    0    |
|          |     tmp_9_fu_378    |    0    |    0    |    0    |
|bitconcatenate|    tmp_10_fu_451    |    0    |    0    |    0    |
|          |    tmp_11_fu_474    |    0    |    0    |    0    |
|          |   or_ln27_1_fu_530  |    0    |    0    |    0    |
|          |  tmp_29_cast_fu_557 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |   sext_ln31_fu_396  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  trunc_ln31_fu_447  |    0    |    0    |    0    |
|   trunc  |  trunc_ln27_fu_504  |    0    |    0    |    0    |
|          |  trunc_ln38_fu_626  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|     tmp_5_fu_514    |    0    |    0    |    0    |
|          |     tmp_6_fu_616    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   414   |   1412  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln9_reg_669      |    7   |
|     and_ln33_1_reg_792    |    1   |
|        c_0_reg_183        |    4   |
|         c_reg_685         |    4   |
|        ch_0_reg_231       |    6   |
|         ch_reg_772        |    6   |
|  conv_2_bias_addr_reg_708 |    6   |
|  conv_2_bias_load_reg_718 |   32   |
|conv_2_weights_addr_reg_782|   15   |
|conv_2_weights_load_reg_796|   32   |
|   conv_out_addr_reg_703   |   13   |
|        f_0_reg_195        |    7   |
|         f_reg_698         |    7   |
|     icmp_ln27_reg_777     |    1   |
|    icmp_ln33_1_reg_764    |    1   |
|     icmp_ln33_reg_741     |    1   |
|     input_addr_reg_787    |   13   |
|     input_load_reg_801    |   32   |
|      mul_ln31_reg_736     |    8   |
|      phi_mul_reg_171      |    7   |
|        r_0_reg_159        |    4   |
|         r_reg_677         |    4   |
|          reg_255          |   32   |
|    select_ln27_reg_811    |   32   |
|     sext_ln31_reg_731     |    6   |
|       tmp_10_reg_754      |   10   |
|        tmp_reg_806        |   32   |
|      w_sum_2_reg_662      |   32   |
|      w_sum_4_reg_816      |   32   |
|        wc_0_reg_219       |    2   |
|         wc_reg_749        |    2   |
|        wr_0_reg_207       |    2   |
|         wr_reg_726        |    2   |
|     zext_ln15_reg_690     |   14   |
|     zext_ln33_reg_759     |   14   |
|    zext_ln39_9_reg_713    |   16   |
+---------------------------+--------+
|           Total           |   439  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_122 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_142 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_148 |  p0  |   2  |  13  |   26   ||    9    |
|    r_0_reg_159    |  p0  |   2  |   4  |    8   ||    9    |
|  phi_mul_reg_171  |  p0  |   2  |   7  |   14   ||    9    |
|    c_0_reg_183    |  p0  |   2  |   4  |    8   ||    9    |
|    f_0_reg_195    |  p0  |   2  |   7  |   14   ||    9    |
|    wr_0_reg_207   |  p0  |   2  |   2  |    4   ||    9    |
|    wc_0_reg_219   |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_242    |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_242    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   280  || 19.5047 ||   105   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   414  |  1412  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |   105  |
|  Register |    -   |    -   |   439  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   19   |   853  |  1517  |
+-----------+--------+--------+--------+--------+
