<!DOCTYPE html>
<html>
<head>
	<title>answers</title>
	<style>
		span{
			border: 2px solid ;
			border-color: rgb(172, 255, 0);
		}
	</style>
</head>
<body>
	1. Can we reduce delay to zero? <br>
Yes<br>
<span>No</span>
Yes in most of the cases<br>
Yes in very few cases<br><br>

2.What you mean by delay?<br>
time to correctly access the input<br>
time to correctly access the output<br>
average rise time and fall time<br>
<span>time taken for the output to come after the input has been captured</span><br><br>

3.The optimum size of each inverter is ________ of its neighbours<br>
<span>geometric mean</span><br>
arithmetic mean<br>
geometric or arithmetic mean<br>
none of the above<br><br>

4.What does Cg1 corresponds to in the following formula?<br>

input gate capacitance of the last inverter driving capacitative load<br>
sum of input capacitances of all the inverter in series<br>
<span>input gate capacitance of first inverter in series</span><br>
None of the above<br><br>

5.If the gate size is increased by n then what will be the effect on its resistance?<br><br>
increases by n<br>
<span>decreases by n</span><br>
decreases by n2<br>
remains constant<br><br>

6.If the gate size is increased by n then what will be the effect on its capacitance?<br>
increases by n2<br>
increases by n<br>
<span>increases by n</span><br>
decreases by n<br>
remains constant<br><br>

7.Choose the correct statement from the following.<br>
 All the inveters in series are kept to be of same size for minimum delay<br>
The inverter size does not matter as long as the inverter driving the load has very big size<br>
The inverter size does not matter as long as the inverter driving the load has very small size<br>
<span>The size of the inverter driving the load is maximum of all and is some multiple of size of the previous inverters</span><br><br>


8. For minimm delay, what is the no of inverters in the chain connected in series?<br>
4<br>
5<br>
6<br>
<span>need to calculate according to the situation given, it is not fixed.</span><br><br>


9. Let a be the stage ratio of an inverter chain. What is its optimum value to drive a load capacitor with minimum delay?<br>
4<br>
1/e<br>
2<br>
<span>e</span><br><br>

10. In the above question, if parasitic capacitances are taken into consideration then what is the optimum value of a? <br>
<span>4</span><br>
e<br>
1/e<br>
2<br><br>

 11. Rise time and fall time is _____ to load capacitance CL<br>
<span> directly proportional </span><br>
 inversely proportonal<br>
 exponentially equal<br>
 not related<br>

12. Which quantity is slower?<br>
<span> rise time</span><br>
fall time<br>
 all of the mentioned<br>
  none of the mentioned<br><br>

13. The inverter pair delay for inverters having 4:1 ratio is<br>
 4트<br>
 트<br>
<span> 5트 </span><br>
 2트<br><br>

14. Effective fanout(f) in the figure below is <br>
 2<br>
 4<br>
<span> 8 </span><br>
1<br><br>

14. Effective fanout(f) at each stage in the figure below is<br> 
<span>2</span><br>
 4<br>
 8 <br>
 1<br>

</body>
</html>