
transmitter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006a2c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000390  08006c00  08006c00  00007c00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006f90  08006f90  000081dc  2**0
                  CONTENTS
  4 .ARM          00000008  08006f90  08006f90  00007f90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006f98  08006f98  000081dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006f98  08006f98  00007f98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006f9c  08006f9c  00007f9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  08006fa0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000248  200001dc  0800717c  000081dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000424  0800717c  00008424  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000081dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009918  00000000  00000000  0000820c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019d8  00000000  00000000  00011b24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000890  00000000  00000000  00013500  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000687  00000000  00000000  00013d90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000232c5  00000000  00000000  00014417  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ae82  00000000  00000000  000376dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d7481  00000000  00000000  0004255e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001199df  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003458  00000000  00000000  00119a24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  0011ce7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006be4 	.word	0x08006be4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	08006be4 	.word	0x08006be4

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c9c:	f000 b96a 	b.w	8000f74 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	460c      	mov	r4, r1
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d14e      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc4:	4694      	mov	ip, r2
 8000cc6:	458c      	cmp	ip, r1
 8000cc8:	4686      	mov	lr, r0
 8000cca:	fab2 f282 	clz	r2, r2
 8000cce:	d962      	bls.n	8000d96 <__udivmoddi4+0xde>
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0320 	rsb	r3, r2, #32
 8000cd6:	4091      	lsls	r1, r2
 8000cd8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cdc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce0:	4319      	orrs	r1, r3
 8000ce2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ce6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cea:	fa1f f68c 	uxth.w	r6, ip
 8000cee:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cf2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cf6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfe:	fb04 f106 	mul.w	r1, r4, r6
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000d0e:	f080 8112 	bcs.w	8000f36 <__udivmoddi4+0x27e>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 810f 	bls.w	8000f36 <__udivmoddi4+0x27e>
 8000d18:	3c02      	subs	r4, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a59      	subs	r1, r3, r1
 8000d1e:	fa1f f38e 	uxth.w	r3, lr
 8000d22:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d26:	fb07 1110 	mls	r1, r7, r0, r1
 8000d2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d2e:	fb00 f606 	mul.w	r6, r0, r6
 8000d32:	429e      	cmp	r6, r3
 8000d34:	d90a      	bls.n	8000d4c <__udivmoddi4+0x94>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000d3e:	f080 80fc 	bcs.w	8000f3a <__udivmoddi4+0x282>
 8000d42:	429e      	cmp	r6, r3
 8000d44:	f240 80f9 	bls.w	8000f3a <__udivmoddi4+0x282>
 8000d48:	4463      	add	r3, ip
 8000d4a:	3802      	subs	r0, #2
 8000d4c:	1b9b      	subs	r3, r3, r6
 8000d4e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d52:	2100      	movs	r1, #0
 8000d54:	b11d      	cbz	r5, 8000d5e <__udivmoddi4+0xa6>
 8000d56:	40d3      	lsrs	r3, r2
 8000d58:	2200      	movs	r2, #0
 8000d5a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d905      	bls.n	8000d72 <__udivmoddi4+0xba>
 8000d66:	b10d      	cbz	r5, 8000d6c <__udivmoddi4+0xb4>
 8000d68:	e9c5 0100 	strd	r0, r1, [r5]
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e7f5      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d72:	fab3 f183 	clz	r1, r3
 8000d76:	2900      	cmp	r1, #0
 8000d78:	d146      	bne.n	8000e08 <__udivmoddi4+0x150>
 8000d7a:	42a3      	cmp	r3, r4
 8000d7c:	d302      	bcc.n	8000d84 <__udivmoddi4+0xcc>
 8000d7e:	4290      	cmp	r0, r2
 8000d80:	f0c0 80f0 	bcc.w	8000f64 <__udivmoddi4+0x2ac>
 8000d84:	1a86      	subs	r6, r0, r2
 8000d86:	eb64 0303 	sbc.w	r3, r4, r3
 8000d8a:	2001      	movs	r0, #1
 8000d8c:	2d00      	cmp	r5, #0
 8000d8e:	d0e6      	beq.n	8000d5e <__udivmoddi4+0xa6>
 8000d90:	e9c5 6300 	strd	r6, r3, [r5]
 8000d94:	e7e3      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d96:	2a00      	cmp	r2, #0
 8000d98:	f040 8090 	bne.w	8000ebc <__udivmoddi4+0x204>
 8000d9c:	eba1 040c 	sub.w	r4, r1, ip
 8000da0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da4:	fa1f f78c 	uxth.w	r7, ip
 8000da8:	2101      	movs	r1, #1
 8000daa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb08 4416 	mls	r4, r8, r6, r4
 8000db6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dba:	fb07 f006 	mul.w	r0, r7, r6
 8000dbe:	4298      	cmp	r0, r3
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x11c>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x11a>
 8000dcc:	4298      	cmp	r0, r3
 8000dce:	f200 80cd 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000dd2:	4626      	mov	r6, r4
 8000dd4:	1a1c      	subs	r4, r3, r0
 8000dd6:	fa1f f38e 	uxth.w	r3, lr
 8000dda:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dde:	fb08 4410 	mls	r4, r8, r0, r4
 8000de2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000de6:	fb00 f707 	mul.w	r7, r0, r7
 8000dea:	429f      	cmp	r7, r3
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0x148>
 8000dee:	eb1c 0303 	adds.w	r3, ip, r3
 8000df2:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000df6:	d202      	bcs.n	8000dfe <__udivmoddi4+0x146>
 8000df8:	429f      	cmp	r7, r3
 8000dfa:	f200 80b0 	bhi.w	8000f5e <__udivmoddi4+0x2a6>
 8000dfe:	4620      	mov	r0, r4
 8000e00:	1bdb      	subs	r3, r3, r7
 8000e02:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e06:	e7a5      	b.n	8000d54 <__udivmoddi4+0x9c>
 8000e08:	f1c1 0620 	rsb	r6, r1, #32
 8000e0c:	408b      	lsls	r3, r1
 8000e0e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e12:	431f      	orrs	r7, r3
 8000e14:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e18:	fa04 f301 	lsl.w	r3, r4, r1
 8000e1c:	ea43 030c 	orr.w	r3, r3, ip
 8000e20:	40f4      	lsrs	r4, r6
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	0c38      	lsrs	r0, r7, #16
 8000e28:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e2c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e30:	fa1f fc87 	uxth.w	ip, r7
 8000e34:	fb00 441e 	mls	r4, r0, lr, r4
 8000e38:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e3c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e40:	45a1      	cmp	r9, r4
 8000e42:	fa02 f201 	lsl.w	r2, r2, r1
 8000e46:	d90a      	bls.n	8000e5e <__udivmoddi4+0x1a6>
 8000e48:	193c      	adds	r4, r7, r4
 8000e4a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000e4e:	f080 8084 	bcs.w	8000f5a <__udivmoddi4+0x2a2>
 8000e52:	45a1      	cmp	r9, r4
 8000e54:	f240 8081 	bls.w	8000f5a <__udivmoddi4+0x2a2>
 8000e58:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e5c:	443c      	add	r4, r7
 8000e5e:	eba4 0409 	sub.w	r4, r4, r9
 8000e62:	fa1f f983 	uxth.w	r9, r3
 8000e66:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e6a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e6e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e72:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e76:	45a4      	cmp	ip, r4
 8000e78:	d907      	bls.n	8000e8a <__udivmoddi4+0x1d2>
 8000e7a:	193c      	adds	r4, r7, r4
 8000e7c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000e80:	d267      	bcs.n	8000f52 <__udivmoddi4+0x29a>
 8000e82:	45a4      	cmp	ip, r4
 8000e84:	d965      	bls.n	8000f52 <__udivmoddi4+0x29a>
 8000e86:	3b02      	subs	r3, #2
 8000e88:	443c      	add	r4, r7
 8000e8a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e8e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e92:	eba4 040c 	sub.w	r4, r4, ip
 8000e96:	429c      	cmp	r4, r3
 8000e98:	46ce      	mov	lr, r9
 8000e9a:	469c      	mov	ip, r3
 8000e9c:	d351      	bcc.n	8000f42 <__udivmoddi4+0x28a>
 8000e9e:	d04e      	beq.n	8000f3e <__udivmoddi4+0x286>
 8000ea0:	b155      	cbz	r5, 8000eb8 <__udivmoddi4+0x200>
 8000ea2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ea6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eaa:	fa04 f606 	lsl.w	r6, r4, r6
 8000eae:	40cb      	lsrs	r3, r1
 8000eb0:	431e      	orrs	r6, r3
 8000eb2:	40cc      	lsrs	r4, r1
 8000eb4:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb8:	2100      	movs	r1, #0
 8000eba:	e750      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000ebc:	f1c2 0320 	rsb	r3, r2, #32
 8000ec0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ec4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ec8:	fa24 f303 	lsr.w	r3, r4, r3
 8000ecc:	4094      	lsls	r4, r2
 8000ece:	430c      	orrs	r4, r1
 8000ed0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ed4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ed8:	fa1f f78c 	uxth.w	r7, ip
 8000edc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ee0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ee4:	0c23      	lsrs	r3, r4, #16
 8000ee6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eea:	fb00 f107 	mul.w	r1, r0, r7
 8000eee:	4299      	cmp	r1, r3
 8000ef0:	d908      	bls.n	8000f04 <__udivmoddi4+0x24c>
 8000ef2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ef6:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000efa:	d22c      	bcs.n	8000f56 <__udivmoddi4+0x29e>
 8000efc:	4299      	cmp	r1, r3
 8000efe:	d92a      	bls.n	8000f56 <__udivmoddi4+0x29e>
 8000f00:	3802      	subs	r0, #2
 8000f02:	4463      	add	r3, ip
 8000f04:	1a5b      	subs	r3, r3, r1
 8000f06:	b2a4      	uxth	r4, r4
 8000f08:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f0c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f14:	fb01 f307 	mul.w	r3, r1, r7
 8000f18:	42a3      	cmp	r3, r4
 8000f1a:	d908      	bls.n	8000f2e <__udivmoddi4+0x276>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000f24:	d213      	bcs.n	8000f4e <__udivmoddi4+0x296>
 8000f26:	42a3      	cmp	r3, r4
 8000f28:	d911      	bls.n	8000f4e <__udivmoddi4+0x296>
 8000f2a:	3902      	subs	r1, #2
 8000f2c:	4464      	add	r4, ip
 8000f2e:	1ae4      	subs	r4, r4, r3
 8000f30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f34:	e739      	b.n	8000daa <__udivmoddi4+0xf2>
 8000f36:	4604      	mov	r4, r0
 8000f38:	e6f0      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f3a:	4608      	mov	r0, r1
 8000f3c:	e706      	b.n	8000d4c <__udivmoddi4+0x94>
 8000f3e:	45c8      	cmp	r8, r9
 8000f40:	d2ae      	bcs.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f42:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f46:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f4a:	3801      	subs	r0, #1
 8000f4c:	e7a8      	b.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f4e:	4631      	mov	r1, r6
 8000f50:	e7ed      	b.n	8000f2e <__udivmoddi4+0x276>
 8000f52:	4603      	mov	r3, r0
 8000f54:	e799      	b.n	8000e8a <__udivmoddi4+0x1d2>
 8000f56:	4630      	mov	r0, r6
 8000f58:	e7d4      	b.n	8000f04 <__udivmoddi4+0x24c>
 8000f5a:	46d6      	mov	lr, sl
 8000f5c:	e77f      	b.n	8000e5e <__udivmoddi4+0x1a6>
 8000f5e:	4463      	add	r3, ip
 8000f60:	3802      	subs	r0, #2
 8000f62:	e74d      	b.n	8000e00 <__udivmoddi4+0x148>
 8000f64:	4606      	mov	r6, r0
 8000f66:	4623      	mov	r3, r4
 8000f68:	4608      	mov	r0, r1
 8000f6a:	e70f      	b.n	8000d8c <__udivmoddi4+0xd4>
 8000f6c:	3e02      	subs	r6, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	e730      	b.n	8000dd4 <__udivmoddi4+0x11c>
 8000f72:	bf00      	nop

08000f74 <__aeabi_idiv0>:
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop

08000f78 <getVoltage>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
float getVoltage(ADC_HandleTypeDef *adc) {
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b084      	sub	sp, #16
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start(adc);
 8000f80:	6878      	ldr	r0, [r7, #4]
 8000f82:	f000 fdc7 	bl	8001b14 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(adc, HAL_MAX_DELAY);
 8000f86:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000f8a:	6878      	ldr	r0, [r7, #4]
 8000f8c:	f000 fe94 	bl	8001cb8 <HAL_ADC_PollForConversion>
    uint16_t reading = HAL_ADC_GetValue(adc);
 8000f90:	6878      	ldr	r0, [r7, #4]
 8000f92:	f000 ff1c 	bl	8001dce <HAL_ADC_GetValue>
 8000f96:	4603      	mov	r3, r0
 8000f98:	81fb      	strh	r3, [r7, #14]
    return ((float)reading / 4095) * 3.3;
 8000f9a:	89fb      	ldrh	r3, [r7, #14]
 8000f9c:	ee07 3a90 	vmov	s15, r3
 8000fa0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fa4:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8000fe8 <getVoltage+0x70>
 8000fa8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000fac:	ee16 0a90 	vmov	r0, s13
 8000fb0:	f7ff faea 	bl	8000588 <__aeabi_f2d>
 8000fb4:	a30a      	add	r3, pc, #40	@ (adr r3, 8000fe0 <getVoltage+0x68>)
 8000fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fba:	f7ff fb3d 	bl	8000638 <__aeabi_dmul>
 8000fbe:	4602      	mov	r2, r0
 8000fc0:	460b      	mov	r3, r1
 8000fc2:	4610      	mov	r0, r2
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	f7ff fe0f 	bl	8000be8 <__aeabi_d2f>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	ee07 3a90 	vmov	s15, r3
}
 8000fd0:	eeb0 0a67 	vmov.f32	s0, s15
 8000fd4:	3710      	adds	r7, #16
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	f3af 8000 	nop.w
 8000fe0:	66666666 	.word	0x66666666
 8000fe4:	400a6666 	.word	0x400a6666
 8000fe8:	457ff000 	.word	0x457ff000
 8000fec:	00000000 	.word	0x00000000

08000ff0 <getTemp>:

float getTemp(ADC_HandleTypeDef *adc) {
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b086      	sub	sp, #24
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
     * - Vin = 5V
     * - R1 = 10kOhm
     *
     * R2 mapped to a curve of best fit of to get temperature: T = 79.8 - 23.5ln(R2)
     */
    float v_out = getVoltage(adc);
 8000ff8:	6878      	ldr	r0, [r7, #4]
 8000ffa:	f7ff ffbd 	bl	8000f78 <getVoltage>
 8000ffe:	ed87 0a05 	vstr	s0, [r7, #20]
    float resistance = v_out * THERMISTOR_RESISTANCE / (SENSOR_INPUT_VOLTAGE - v_out);
 8001002:	edd7 7a05 	vldr	s15, [r7, #20]
 8001006:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800100a:	ee67 6a87 	vmul.f32	s13, s15, s14
 800100e:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001012:	edd7 7a05 	vldr	s15, [r7, #20]
 8001016:	ee37 7a67 	vsub.f32	s14, s14, s15
 800101a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800101e:	edc7 7a04 	vstr	s15, [r7, #16]
    float temp = 78.8 - 23.5 * log(resistance);
 8001022:	6938      	ldr	r0, [r7, #16]
 8001024:	f7ff fab0 	bl	8000588 <__aeabi_f2d>
 8001028:	4602      	mov	r2, r0
 800102a:	460b      	mov	r3, r1
 800102c:	ec43 2b10 	vmov	d0, r2, r3
 8001030:	f002 fd92 	bl	8003b58 <log>
 8001034:	ec51 0b10 	vmov	r0, r1, d0
 8001038:	f04f 0200 	mov.w	r2, #0
 800103c:	4b0e      	ldr	r3, [pc, #56]	@ (8001078 <getTemp+0x88>)
 800103e:	f7ff fafb 	bl	8000638 <__aeabi_dmul>
 8001042:	4602      	mov	r2, r0
 8001044:	460b      	mov	r3, r1
 8001046:	a10a      	add	r1, pc, #40	@ (adr r1, 8001070 <getTemp+0x80>)
 8001048:	e9d1 0100 	ldrd	r0, r1, [r1]
 800104c:	f7ff f93c 	bl	80002c8 <__aeabi_dsub>
 8001050:	4602      	mov	r2, r0
 8001052:	460b      	mov	r3, r1
 8001054:	4610      	mov	r0, r2
 8001056:	4619      	mov	r1, r3
 8001058:	f7ff fdc6 	bl	8000be8 <__aeabi_d2f>
 800105c:	4603      	mov	r3, r0
 800105e:	60fb      	str	r3, [r7, #12]
    return temp;
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	ee07 3a90 	vmov	s15, r3
}
 8001066:	eeb0 0a67 	vmov.f32	s0, s15
 800106a:	3718      	adds	r7, #24
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	33333333 	.word	0x33333333
 8001074:	4053b333 	.word	0x4053b333
 8001078:	40378000 	.word	0x40378000
 800107c:	00000000 	.word	0x00000000

08001080 <getMoisture>:

float getMoisture(ADC_HandleTypeDef *adc) {
 8001080:	b580      	push	{r7, lr}
 8001082:	b084      	sub	sp, #16
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
    /*
     * calibration curve: VWC = 1.954/V - 0.907
     */
    float v_out = getVoltage(adc);
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f7ff ff75 	bl	8000f78 <getVoltage>
 800108e:	ed87 0a02 	vstr	s0, [r7, #8]
    float VWC = 1.954/v_out - 0.907;
 8001092:	68b8      	ldr	r0, [r7, #8]
 8001094:	f7ff fa78 	bl	8000588 <__aeabi_f2d>
 8001098:	4602      	mov	r2, r0
 800109a:	460b      	mov	r3, r1
 800109c:	a119      	add	r1, pc, #100	@ (adr r1, 8001104 <getMoisture+0x84>)
 800109e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80010a2:	f7ff fbf3 	bl	800088c <__aeabi_ddiv>
 80010a6:	4602      	mov	r2, r0
 80010a8:	460b      	mov	r3, r1
 80010aa:	4610      	mov	r0, r2
 80010ac:	4619      	mov	r1, r3
 80010ae:	a317      	add	r3, pc, #92	@ (adr r3, 800110c <getMoisture+0x8c>)
 80010b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010b4:	f7ff f908 	bl	80002c8 <__aeabi_dsub>
 80010b8:	4602      	mov	r2, r0
 80010ba:	460b      	mov	r3, r1
 80010bc:	4610      	mov	r0, r2
 80010be:	4619      	mov	r1, r3
 80010c0:	f7ff fd92 	bl	8000be8 <__aeabi_d2f>
 80010c4:	4603      	mov	r3, r0
 80010c6:	60fb      	str	r3, [r7, #12]
    VWC *= 100;
 80010c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80010cc:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8001100 <getMoisture+0x80>
 80010d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010d4:	edc7 7a03 	vstr	s15, [r7, #12]
    if (VWC < 2) {
 80010d8:	edd7 7a03 	vldr	s15, [r7, #12]
 80010dc:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80010e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010e8:	d502      	bpl.n	80010f0 <getMoisture+0x70>
        VWC = 2;
 80010ea:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80010ee:	60fb      	str	r3, [r7, #12]
    }
	return VWC;
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	ee07 3a90 	vmov	s15, r3
}
 80010f6:	eeb0 0a67 	vmov.f32	s0, s15
 80010fa:	3710      	adds	r7, #16
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	42c80000 	.word	0x42c80000
 8001104:	810624dd 	.word	0x810624dd
 8001108:	3fff4395 	.word	0x3fff4395
 800110c:	dd2f1aa0 	.word	0xdd2f1aa0
 8001110:	3fed0624 	.word	0x3fed0624

08001114 <sendVal>:

void sendVal(float val) {
 8001114:	b580      	push	{r7, lr}
 8001116:	b090      	sub	sp, #64	@ 0x40
 8001118:	af00      	add	r7, sp, #0
 800111a:	ed87 0a01 	vstr	s0, [r7, #4]
    char buffer[50];
    sprintf(buffer, "%.2f\r\n", val);
 800111e:	6878      	ldr	r0, [r7, #4]
 8001120:	f7ff fa32 	bl	8000588 <__aeabi_f2d>
 8001124:	4602      	mov	r2, r0
 8001126:	460b      	mov	r3, r1
 8001128:	f107 000c 	add.w	r0, r7, #12
 800112c:	490a      	ldr	r1, [pc, #40]	@ (8001158 <sendVal+0x44>)
 800112e:	f003 fb69 	bl	8004804 <siprintf>

    HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001132:	f107 030c 	add.w	r3, r7, #12
 8001136:	4618      	mov	r0, r3
 8001138:	f7ff f8ba 	bl	80002b0 <strlen>
 800113c:	4603      	mov	r3, r0
 800113e:	b29a      	uxth	r2, r3
 8001140:	f107 010c 	add.w	r1, r7, #12
 8001144:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001148:	4804      	ldr	r0, [pc, #16]	@ (800115c <sendVal+0x48>)
 800114a:	f002 f947 	bl	80033dc <HAL_UART_Transmit>
}
 800114e:	bf00      	nop
 8001150:	3740      	adds	r7, #64	@ 0x40
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	08006c00 	.word	0x08006c00
 800115c:	20000288 	.word	0x20000288

08001160 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001166:	f000 fbfb 	bl	8001960 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800116a:	f000 f833 	bl	80011d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800116e:	f000 f96d 	bl	800144c <MX_GPIO_Init>
  MX_ADC1_Init();
 8001172:	f000 f89d 	bl	80012b0 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8001176:	f000 f93f 	bl	80013f8 <MX_USART2_UART_Init>
  MX_ADC2_Init();
 800117a:	f000 f8eb 	bl	8001354 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start(&hadc1);
 800117e:	4811      	ldr	r0, [pc, #68]	@ (80011c4 <main+0x64>)
 8001180:	f000 fcc8 	bl	8001b14 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2);
 8001184:	4810      	ldr	r0, [pc, #64]	@ (80011c8 <main+0x68>)
 8001186:	f000 fcc5 	bl	8001b14 <HAL_ADC_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  float moisture_val = getMoisture(moistureADC);
 800118a:	4b10      	ldr	r3, [pc, #64]	@ (80011cc <main+0x6c>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	4618      	mov	r0, r3
 8001190:	f7ff ff76 	bl	8001080 <getMoisture>
 8001194:	ed87 0a01 	vstr	s0, [r7, #4]
	  sendVal(moisture_val);
 8001198:	ed97 0a01 	vldr	s0, [r7, #4]
 800119c:	f7ff ffba 	bl	8001114 <sendVal>

      float thermistor_val = getTemp(thermistorADC);
 80011a0:	4b0b      	ldr	r3, [pc, #44]	@ (80011d0 <main+0x70>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4618      	mov	r0, r3
 80011a6:	f7ff ff23 	bl	8000ff0 <getTemp>
 80011aa:	ed87 0a00 	vstr	s0, [r7]
      sendVal(thermistor_val);
 80011ae:	ed97 0a00 	vldr	s0, [r7]
 80011b2:	f7ff ffaf 	bl	8001114 <sendVal>
      HAL_Delay(2000);
 80011b6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80011ba:	f000 fc43 	bl	8001a44 <HAL_Delay>
  {
 80011be:	bf00      	nop
 80011c0:	e7e3      	b.n	800118a <main+0x2a>
 80011c2:	bf00      	nop
 80011c4:	200001f8 	.word	0x200001f8
 80011c8:	20000240 	.word	0x20000240
 80011cc:	20000000 	.word	0x20000000
 80011d0:	20000004 	.word	0x20000004

080011d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b094      	sub	sp, #80	@ 0x50
 80011d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011da:	f107 031c 	add.w	r3, r7, #28
 80011de:	2234      	movs	r2, #52	@ 0x34
 80011e0:	2100      	movs	r1, #0
 80011e2:	4618      	mov	r0, r3
 80011e4:	f003 fbf0 	bl	80049c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011e8:	f107 0308 	add.w	r3, r7, #8
 80011ec:	2200      	movs	r2, #0
 80011ee:	601a      	str	r2, [r3, #0]
 80011f0:	605a      	str	r2, [r3, #4]
 80011f2:	609a      	str	r2, [r3, #8]
 80011f4:	60da      	str	r2, [r3, #12]
 80011f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011f8:	2300      	movs	r3, #0
 80011fa:	607b      	str	r3, [r7, #4]
 80011fc:	4b2a      	ldr	r3, [pc, #168]	@ (80012a8 <SystemClock_Config+0xd4>)
 80011fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001200:	4a29      	ldr	r2, [pc, #164]	@ (80012a8 <SystemClock_Config+0xd4>)
 8001202:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001206:	6413      	str	r3, [r2, #64]	@ 0x40
 8001208:	4b27      	ldr	r3, [pc, #156]	@ (80012a8 <SystemClock_Config+0xd4>)
 800120a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800120c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001210:	607b      	str	r3, [r7, #4]
 8001212:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001214:	2300      	movs	r3, #0
 8001216:	603b      	str	r3, [r7, #0]
 8001218:	4b24      	ldr	r3, [pc, #144]	@ (80012ac <SystemClock_Config+0xd8>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001220:	4a22      	ldr	r2, [pc, #136]	@ (80012ac <SystemClock_Config+0xd8>)
 8001222:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001226:	6013      	str	r3, [r2, #0]
 8001228:	4b20      	ldr	r3, [pc, #128]	@ (80012ac <SystemClock_Config+0xd8>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001230:	603b      	str	r3, [r7, #0]
 8001232:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001234:	2302      	movs	r3, #2
 8001236:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001238:	2301      	movs	r3, #1
 800123a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800123c:	2310      	movs	r3, #16
 800123e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001240:	2302      	movs	r3, #2
 8001242:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001244:	2300      	movs	r3, #0
 8001246:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001248:	2310      	movs	r3, #16
 800124a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 800124c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001250:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001252:	2304      	movs	r3, #4
 8001254:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001256:	2302      	movs	r3, #2
 8001258:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800125a:	2302      	movs	r3, #2
 800125c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800125e:	f107 031c 	add.w	r3, r7, #28
 8001262:	4618      	mov	r0, r3
 8001264:	f001 fdcc 	bl	8002e00 <HAL_RCC_OscConfig>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800126e:	f000 f95b 	bl	8001528 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001272:	230f      	movs	r3, #15
 8001274:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001276:	2302      	movs	r3, #2
 8001278:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800127a:	2300      	movs	r3, #0
 800127c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800127e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001282:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001284:	2300      	movs	r3, #0
 8001286:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001288:	f107 0308 	add.w	r3, r7, #8
 800128c:	2102      	movs	r1, #2
 800128e:	4618      	mov	r0, r3
 8001290:	f001 fa6c 	bl	800276c <HAL_RCC_ClockConfig>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d001      	beq.n	800129e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800129a:	f000 f945 	bl	8001528 <Error_Handler>
  }
}
 800129e:	bf00      	nop
 80012a0:	3750      	adds	r7, #80	@ 0x50
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	40023800 	.word	0x40023800
 80012ac:	40007000 	.word	0x40007000

080012b0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012b6:	463b      	mov	r3, r7
 80012b8:	2200      	movs	r2, #0
 80012ba:	601a      	str	r2, [r3, #0]
 80012bc:	605a      	str	r2, [r3, #4]
 80012be:	609a      	str	r2, [r3, #8]
 80012c0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80012c2:	4b21      	ldr	r3, [pc, #132]	@ (8001348 <MX_ADC1_Init+0x98>)
 80012c4:	4a21      	ldr	r2, [pc, #132]	@ (800134c <MX_ADC1_Init+0x9c>)
 80012c6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80012c8:	4b1f      	ldr	r3, [pc, #124]	@ (8001348 <MX_ADC1_Init+0x98>)
 80012ca:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80012ce:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012d0:	4b1d      	ldr	r3, [pc, #116]	@ (8001348 <MX_ADC1_Init+0x98>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80012d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001348 <MX_ADC1_Init+0x98>)
 80012d8:	2200      	movs	r2, #0
 80012da:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012dc:	4b1a      	ldr	r3, [pc, #104]	@ (8001348 <MX_ADC1_Init+0x98>)
 80012de:	2200      	movs	r2, #0
 80012e0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012e2:	4b19      	ldr	r3, [pc, #100]	@ (8001348 <MX_ADC1_Init+0x98>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012ea:	4b17      	ldr	r3, [pc, #92]	@ (8001348 <MX_ADC1_Init+0x98>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012f0:	4b15      	ldr	r3, [pc, #84]	@ (8001348 <MX_ADC1_Init+0x98>)
 80012f2:	4a17      	ldr	r2, [pc, #92]	@ (8001350 <MX_ADC1_Init+0xa0>)
 80012f4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012f6:	4b14      	ldr	r3, [pc, #80]	@ (8001348 <MX_ADC1_Init+0x98>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80012fc:	4b12      	ldr	r3, [pc, #72]	@ (8001348 <MX_ADC1_Init+0x98>)
 80012fe:	2201      	movs	r2, #1
 8001300:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001302:	4b11      	ldr	r3, [pc, #68]	@ (8001348 <MX_ADC1_Init+0x98>)
 8001304:	2200      	movs	r2, #0
 8001306:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800130a:	4b0f      	ldr	r3, [pc, #60]	@ (8001348 <MX_ADC1_Init+0x98>)
 800130c:	2201      	movs	r2, #1
 800130e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001310:	480d      	ldr	r0, [pc, #52]	@ (8001348 <MX_ADC1_Init+0x98>)
 8001312:	f000 fbbb 	bl	8001a8c <HAL_ADC_Init>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800131c:	f000 f904 	bl	8001528 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001320:	2300      	movs	r3, #0
 8001322:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001324:	2301      	movs	r3, #1
 8001326:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001328:	2300      	movs	r3, #0
 800132a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800132c:	463b      	mov	r3, r7
 800132e:	4619      	mov	r1, r3
 8001330:	4805      	ldr	r0, [pc, #20]	@ (8001348 <MX_ADC1_Init+0x98>)
 8001332:	f000 fd59 	bl	8001de8 <HAL_ADC_ConfigChannel>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800133c:	f000 f8f4 	bl	8001528 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  /* USER CODE END ADC1_Init 2 */

}
 8001340:	bf00      	nop
 8001342:	3710      	adds	r7, #16
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	200001f8 	.word	0x200001f8
 800134c:	40012000 	.word	0x40012000
 8001350:	0f000001 	.word	0x0f000001

08001354 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b084      	sub	sp, #16
 8001358:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800135a:	463b      	mov	r3, r7
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]
 8001360:	605a      	str	r2, [r3, #4]
 8001362:	609a      	str	r2, [r3, #8]
 8001364:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001366:	4b21      	ldr	r3, [pc, #132]	@ (80013ec <MX_ADC2_Init+0x98>)
 8001368:	4a21      	ldr	r2, [pc, #132]	@ (80013f0 <MX_ADC2_Init+0x9c>)
 800136a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800136c:	4b1f      	ldr	r3, [pc, #124]	@ (80013ec <MX_ADC2_Init+0x98>)
 800136e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001372:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001374:	4b1d      	ldr	r3, [pc, #116]	@ (80013ec <MX_ADC2_Init+0x98>)
 8001376:	2200      	movs	r2, #0
 8001378:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 800137a:	4b1c      	ldr	r3, [pc, #112]	@ (80013ec <MX_ADC2_Init+0x98>)
 800137c:	2200      	movs	r2, #0
 800137e:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001380:	4b1a      	ldr	r3, [pc, #104]	@ (80013ec <MX_ADC2_Init+0x98>)
 8001382:	2200      	movs	r2, #0
 8001384:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001386:	4b19      	ldr	r3, [pc, #100]	@ (80013ec <MX_ADC2_Init+0x98>)
 8001388:	2200      	movs	r2, #0
 800138a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800138e:	4b17      	ldr	r3, [pc, #92]	@ (80013ec <MX_ADC2_Init+0x98>)
 8001390:	2200      	movs	r2, #0
 8001392:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001394:	4b15      	ldr	r3, [pc, #84]	@ (80013ec <MX_ADC2_Init+0x98>)
 8001396:	4a17      	ldr	r2, [pc, #92]	@ (80013f4 <MX_ADC2_Init+0xa0>)
 8001398:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800139a:	4b14      	ldr	r3, [pc, #80]	@ (80013ec <MX_ADC2_Init+0x98>)
 800139c:	2200      	movs	r2, #0
 800139e:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 80013a0:	4b12      	ldr	r3, [pc, #72]	@ (80013ec <MX_ADC2_Init+0x98>)
 80013a2:	2201      	movs	r2, #1
 80013a4:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80013a6:	4b11      	ldr	r3, [pc, #68]	@ (80013ec <MX_ADC2_Init+0x98>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013ae:	4b0f      	ldr	r3, [pc, #60]	@ (80013ec <MX_ADC2_Init+0x98>)
 80013b0:	2201      	movs	r2, #1
 80013b2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80013b4:	480d      	ldr	r0, [pc, #52]	@ (80013ec <MX_ADC2_Init+0x98>)
 80013b6:	f000 fb69 	bl	8001a8c <HAL_ADC_Init>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d001      	beq.n	80013c4 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 80013c0:	f000 f8b2 	bl	8001528 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80013c4:	2301      	movs	r3, #1
 80013c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80013c8:	2301      	movs	r3, #1
 80013ca:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80013cc:	2300      	movs	r3, #0
 80013ce:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80013d0:	463b      	mov	r3, r7
 80013d2:	4619      	mov	r1, r3
 80013d4:	4805      	ldr	r0, [pc, #20]	@ (80013ec <MX_ADC2_Init+0x98>)
 80013d6:	f000 fd07 	bl	8001de8 <HAL_ADC_ConfigChannel>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d001      	beq.n	80013e4 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 80013e0:	f000 f8a2 	bl	8001528 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80013e4:	bf00      	nop
 80013e6:	3710      	adds	r7, #16
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	20000240 	.word	0x20000240
 80013f0:	40012100 	.word	0x40012100
 80013f4:	0f000001 	.word	0x0f000001

080013f8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80013fc:	4b11      	ldr	r3, [pc, #68]	@ (8001444 <MX_USART2_UART_Init+0x4c>)
 80013fe:	4a12      	ldr	r2, [pc, #72]	@ (8001448 <MX_USART2_UART_Init+0x50>)
 8001400:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001402:	4b10      	ldr	r3, [pc, #64]	@ (8001444 <MX_USART2_UART_Init+0x4c>)
 8001404:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001408:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800140a:	4b0e      	ldr	r3, [pc, #56]	@ (8001444 <MX_USART2_UART_Init+0x4c>)
 800140c:	2200      	movs	r2, #0
 800140e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001410:	4b0c      	ldr	r3, [pc, #48]	@ (8001444 <MX_USART2_UART_Init+0x4c>)
 8001412:	2200      	movs	r2, #0
 8001414:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001416:	4b0b      	ldr	r3, [pc, #44]	@ (8001444 <MX_USART2_UART_Init+0x4c>)
 8001418:	2200      	movs	r2, #0
 800141a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800141c:	4b09      	ldr	r3, [pc, #36]	@ (8001444 <MX_USART2_UART_Init+0x4c>)
 800141e:	220c      	movs	r2, #12
 8001420:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001422:	4b08      	ldr	r3, [pc, #32]	@ (8001444 <MX_USART2_UART_Init+0x4c>)
 8001424:	2200      	movs	r2, #0
 8001426:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001428:	4b06      	ldr	r3, [pc, #24]	@ (8001444 <MX_USART2_UART_Init+0x4c>)
 800142a:	2200      	movs	r2, #0
 800142c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800142e:	4805      	ldr	r0, [pc, #20]	@ (8001444 <MX_USART2_UART_Init+0x4c>)
 8001430:	f001 ff84 	bl	800333c <HAL_UART_Init>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d001      	beq.n	800143e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800143a:	f000 f875 	bl	8001528 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800143e:	bf00      	nop
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	20000288 	.word	0x20000288
 8001448:	40004400 	.word	0x40004400

0800144c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b08a      	sub	sp, #40	@ 0x28
 8001450:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001452:	f107 0314 	add.w	r3, r7, #20
 8001456:	2200      	movs	r2, #0
 8001458:	601a      	str	r2, [r3, #0]
 800145a:	605a      	str	r2, [r3, #4]
 800145c:	609a      	str	r2, [r3, #8]
 800145e:	60da      	str	r2, [r3, #12]
 8001460:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001462:	2300      	movs	r3, #0
 8001464:	613b      	str	r3, [r7, #16]
 8001466:	4b2d      	ldr	r3, [pc, #180]	@ (800151c <MX_GPIO_Init+0xd0>)
 8001468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800146a:	4a2c      	ldr	r2, [pc, #176]	@ (800151c <MX_GPIO_Init+0xd0>)
 800146c:	f043 0304 	orr.w	r3, r3, #4
 8001470:	6313      	str	r3, [r2, #48]	@ 0x30
 8001472:	4b2a      	ldr	r3, [pc, #168]	@ (800151c <MX_GPIO_Init+0xd0>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001476:	f003 0304 	and.w	r3, r3, #4
 800147a:	613b      	str	r3, [r7, #16]
 800147c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800147e:	2300      	movs	r3, #0
 8001480:	60fb      	str	r3, [r7, #12]
 8001482:	4b26      	ldr	r3, [pc, #152]	@ (800151c <MX_GPIO_Init+0xd0>)
 8001484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001486:	4a25      	ldr	r2, [pc, #148]	@ (800151c <MX_GPIO_Init+0xd0>)
 8001488:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800148c:	6313      	str	r3, [r2, #48]	@ 0x30
 800148e:	4b23      	ldr	r3, [pc, #140]	@ (800151c <MX_GPIO_Init+0xd0>)
 8001490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001492:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001496:	60fb      	str	r3, [r7, #12]
 8001498:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800149a:	2300      	movs	r3, #0
 800149c:	60bb      	str	r3, [r7, #8]
 800149e:	4b1f      	ldr	r3, [pc, #124]	@ (800151c <MX_GPIO_Init+0xd0>)
 80014a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014a2:	4a1e      	ldr	r2, [pc, #120]	@ (800151c <MX_GPIO_Init+0xd0>)
 80014a4:	f043 0301 	orr.w	r3, r3, #1
 80014a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014aa:	4b1c      	ldr	r3, [pc, #112]	@ (800151c <MX_GPIO_Init+0xd0>)
 80014ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ae:	f003 0301 	and.w	r3, r3, #1
 80014b2:	60bb      	str	r3, [r7, #8]
 80014b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014b6:	2300      	movs	r3, #0
 80014b8:	607b      	str	r3, [r7, #4]
 80014ba:	4b18      	ldr	r3, [pc, #96]	@ (800151c <MX_GPIO_Init+0xd0>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014be:	4a17      	ldr	r2, [pc, #92]	@ (800151c <MX_GPIO_Init+0xd0>)
 80014c0:	f043 0302 	orr.w	r3, r3, #2
 80014c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014c6:	4b15      	ldr	r3, [pc, #84]	@ (800151c <MX_GPIO_Init+0xd0>)
 80014c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ca:	f003 0302 	and.w	r3, r3, #2
 80014ce:	607b      	str	r3, [r7, #4]
 80014d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80014d2:	2200      	movs	r2, #0
 80014d4:	2120      	movs	r1, #32
 80014d6:	4812      	ldr	r0, [pc, #72]	@ (8001520 <MX_GPIO_Init+0xd4>)
 80014d8:	f001 f92e 	bl	8002738 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80014dc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80014e2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80014e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e8:	2300      	movs	r3, #0
 80014ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80014ec:	f107 0314 	add.w	r3, r7, #20
 80014f0:	4619      	mov	r1, r3
 80014f2:	480c      	ldr	r0, [pc, #48]	@ (8001524 <MX_GPIO_Init+0xd8>)
 80014f4:	f000 ff8c 	bl	8002410 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80014f8:	2320      	movs	r3, #32
 80014fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014fc:	2301      	movs	r3, #1
 80014fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001500:	2300      	movs	r3, #0
 8001502:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001504:	2300      	movs	r3, #0
 8001506:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001508:	f107 0314 	add.w	r3, r7, #20
 800150c:	4619      	mov	r1, r3
 800150e:	4804      	ldr	r0, [pc, #16]	@ (8001520 <MX_GPIO_Init+0xd4>)
 8001510:	f000 ff7e 	bl	8002410 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001514:	bf00      	nop
 8001516:	3728      	adds	r7, #40	@ 0x28
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	40023800 	.word	0x40023800
 8001520:	40020000 	.word	0x40020000
 8001524:	40020800 	.word	0x40020800

08001528 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800152c:	b672      	cpsid	i
}
 800152e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001530:	bf00      	nop
 8001532:	e7fd      	b.n	8001530 <Error_Handler+0x8>

08001534 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800153a:	2300      	movs	r3, #0
 800153c:	607b      	str	r3, [r7, #4]
 800153e:	4b10      	ldr	r3, [pc, #64]	@ (8001580 <HAL_MspInit+0x4c>)
 8001540:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001542:	4a0f      	ldr	r2, [pc, #60]	@ (8001580 <HAL_MspInit+0x4c>)
 8001544:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001548:	6453      	str	r3, [r2, #68]	@ 0x44
 800154a:	4b0d      	ldr	r3, [pc, #52]	@ (8001580 <HAL_MspInit+0x4c>)
 800154c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800154e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001552:	607b      	str	r3, [r7, #4]
 8001554:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001556:	2300      	movs	r3, #0
 8001558:	603b      	str	r3, [r7, #0]
 800155a:	4b09      	ldr	r3, [pc, #36]	@ (8001580 <HAL_MspInit+0x4c>)
 800155c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800155e:	4a08      	ldr	r2, [pc, #32]	@ (8001580 <HAL_MspInit+0x4c>)
 8001560:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001564:	6413      	str	r3, [r2, #64]	@ 0x40
 8001566:	4b06      	ldr	r3, [pc, #24]	@ (8001580 <HAL_MspInit+0x4c>)
 8001568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800156a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800156e:	603b      	str	r3, [r7, #0]
 8001570:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001572:	2007      	movs	r0, #7
 8001574:	f000 ff18 	bl	80023a8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001578:	bf00      	nop
 800157a:	3708      	adds	r7, #8
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	40023800 	.word	0x40023800

08001584 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b08c      	sub	sp, #48	@ 0x30
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800158c:	f107 031c 	add.w	r3, r7, #28
 8001590:	2200      	movs	r2, #0
 8001592:	601a      	str	r2, [r3, #0]
 8001594:	605a      	str	r2, [r3, #4]
 8001596:	609a      	str	r2, [r3, #8]
 8001598:	60da      	str	r2, [r3, #12]
 800159a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a2e      	ldr	r2, [pc, #184]	@ (800165c <HAL_ADC_MspInit+0xd8>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d128      	bne.n	80015f8 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80015a6:	2300      	movs	r3, #0
 80015a8:	61bb      	str	r3, [r7, #24]
 80015aa:	4b2d      	ldr	r3, [pc, #180]	@ (8001660 <HAL_ADC_MspInit+0xdc>)
 80015ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015ae:	4a2c      	ldr	r2, [pc, #176]	@ (8001660 <HAL_ADC_MspInit+0xdc>)
 80015b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80015b6:	4b2a      	ldr	r3, [pc, #168]	@ (8001660 <HAL_ADC_MspInit+0xdc>)
 80015b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015be:	61bb      	str	r3, [r7, #24]
 80015c0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015c2:	2300      	movs	r3, #0
 80015c4:	617b      	str	r3, [r7, #20]
 80015c6:	4b26      	ldr	r3, [pc, #152]	@ (8001660 <HAL_ADC_MspInit+0xdc>)
 80015c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ca:	4a25      	ldr	r2, [pc, #148]	@ (8001660 <HAL_ADC_MspInit+0xdc>)
 80015cc:	f043 0301 	orr.w	r3, r3, #1
 80015d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015d2:	4b23      	ldr	r3, [pc, #140]	@ (8001660 <HAL_ADC_MspInit+0xdc>)
 80015d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d6:	f003 0301 	and.w	r3, r3, #1
 80015da:	617b      	str	r3, [r7, #20]
 80015dc:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = MOISTURE_Pin;
 80015de:	2301      	movs	r3, #1
 80015e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015e2:	2303      	movs	r3, #3
 80015e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e6:	2300      	movs	r3, #0
 80015e8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(MOISTURE_GPIO_Port, &GPIO_InitStruct);
 80015ea:	f107 031c 	add.w	r3, r7, #28
 80015ee:	4619      	mov	r1, r3
 80015f0:	481c      	ldr	r0, [pc, #112]	@ (8001664 <HAL_ADC_MspInit+0xe0>)
 80015f2:	f000 ff0d 	bl	8002410 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80015f6:	e02c      	b.n	8001652 <HAL_ADC_MspInit+0xce>
  else if(hadc->Instance==ADC2)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a1a      	ldr	r2, [pc, #104]	@ (8001668 <HAL_ADC_MspInit+0xe4>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d127      	bne.n	8001652 <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001602:	2300      	movs	r3, #0
 8001604:	613b      	str	r3, [r7, #16]
 8001606:	4b16      	ldr	r3, [pc, #88]	@ (8001660 <HAL_ADC_MspInit+0xdc>)
 8001608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800160a:	4a15      	ldr	r2, [pc, #84]	@ (8001660 <HAL_ADC_MspInit+0xdc>)
 800160c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001610:	6453      	str	r3, [r2, #68]	@ 0x44
 8001612:	4b13      	ldr	r3, [pc, #76]	@ (8001660 <HAL_ADC_MspInit+0xdc>)
 8001614:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001616:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800161a:	613b      	str	r3, [r7, #16]
 800161c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800161e:	2300      	movs	r3, #0
 8001620:	60fb      	str	r3, [r7, #12]
 8001622:	4b0f      	ldr	r3, [pc, #60]	@ (8001660 <HAL_ADC_MspInit+0xdc>)
 8001624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001626:	4a0e      	ldr	r2, [pc, #56]	@ (8001660 <HAL_ADC_MspInit+0xdc>)
 8001628:	f043 0301 	orr.w	r3, r3, #1
 800162c:	6313      	str	r3, [r2, #48]	@ 0x30
 800162e:	4b0c      	ldr	r3, [pc, #48]	@ (8001660 <HAL_ADC_MspInit+0xdc>)
 8001630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001632:	f003 0301 	and.w	r3, r3, #1
 8001636:	60fb      	str	r3, [r7, #12]
 8001638:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = THERMISTOR_Pin;
 800163a:	2302      	movs	r3, #2
 800163c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800163e:	2303      	movs	r3, #3
 8001640:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001642:	2300      	movs	r3, #0
 8001644:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(THERMISTOR_GPIO_Port, &GPIO_InitStruct);
 8001646:	f107 031c 	add.w	r3, r7, #28
 800164a:	4619      	mov	r1, r3
 800164c:	4805      	ldr	r0, [pc, #20]	@ (8001664 <HAL_ADC_MspInit+0xe0>)
 800164e:	f000 fedf 	bl	8002410 <HAL_GPIO_Init>
}
 8001652:	bf00      	nop
 8001654:	3730      	adds	r7, #48	@ 0x30
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	40012000 	.word	0x40012000
 8001660:	40023800 	.word	0x40023800
 8001664:	40020000 	.word	0x40020000
 8001668:	40012100 	.word	0x40012100

0800166c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b08a      	sub	sp, #40	@ 0x28
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001674:	f107 0314 	add.w	r3, r7, #20
 8001678:	2200      	movs	r2, #0
 800167a:	601a      	str	r2, [r3, #0]
 800167c:	605a      	str	r2, [r3, #4]
 800167e:	609a      	str	r2, [r3, #8]
 8001680:	60da      	str	r2, [r3, #12]
 8001682:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a19      	ldr	r2, [pc, #100]	@ (80016f0 <HAL_UART_MspInit+0x84>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d12b      	bne.n	80016e6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800168e:	2300      	movs	r3, #0
 8001690:	613b      	str	r3, [r7, #16]
 8001692:	4b18      	ldr	r3, [pc, #96]	@ (80016f4 <HAL_UART_MspInit+0x88>)
 8001694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001696:	4a17      	ldr	r2, [pc, #92]	@ (80016f4 <HAL_UART_MspInit+0x88>)
 8001698:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800169c:	6413      	str	r3, [r2, #64]	@ 0x40
 800169e:	4b15      	ldr	r3, [pc, #84]	@ (80016f4 <HAL_UART_MspInit+0x88>)
 80016a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016a6:	613b      	str	r3, [r7, #16]
 80016a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016aa:	2300      	movs	r3, #0
 80016ac:	60fb      	str	r3, [r7, #12]
 80016ae:	4b11      	ldr	r3, [pc, #68]	@ (80016f4 <HAL_UART_MspInit+0x88>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b2:	4a10      	ldr	r2, [pc, #64]	@ (80016f4 <HAL_UART_MspInit+0x88>)
 80016b4:	f043 0301 	orr.w	r3, r3, #1
 80016b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ba:	4b0e      	ldr	r3, [pc, #56]	@ (80016f4 <HAL_UART_MspInit+0x88>)
 80016bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016be:	f003 0301 	and.w	r3, r3, #1
 80016c2:	60fb      	str	r3, [r7, #12]
 80016c4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80016c6:	230c      	movs	r3, #12
 80016c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ca:	2302      	movs	r3, #2
 80016cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ce:	2300      	movs	r3, #0
 80016d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016d2:	2303      	movs	r3, #3
 80016d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80016d6:	2307      	movs	r3, #7
 80016d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016da:	f107 0314 	add.w	r3, r7, #20
 80016de:	4619      	mov	r1, r3
 80016e0:	4805      	ldr	r0, [pc, #20]	@ (80016f8 <HAL_UART_MspInit+0x8c>)
 80016e2:	f000 fe95 	bl	8002410 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80016e6:	bf00      	nop
 80016e8:	3728      	adds	r7, #40	@ 0x28
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	40004400 	.word	0x40004400
 80016f4:	40023800 	.word	0x40023800
 80016f8:	40020000 	.word	0x40020000

080016fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001700:	bf00      	nop
 8001702:	e7fd      	b.n	8001700 <NMI_Handler+0x4>

08001704 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001708:	bf00      	nop
 800170a:	e7fd      	b.n	8001708 <HardFault_Handler+0x4>

0800170c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001710:	bf00      	nop
 8001712:	e7fd      	b.n	8001710 <MemManage_Handler+0x4>

08001714 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001718:	bf00      	nop
 800171a:	e7fd      	b.n	8001718 <BusFault_Handler+0x4>

0800171c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001720:	bf00      	nop
 8001722:	e7fd      	b.n	8001720 <UsageFault_Handler+0x4>

08001724 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001728:	bf00      	nop
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr

08001732 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001732:	b480      	push	{r7}
 8001734:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001736:	bf00      	nop
 8001738:	46bd      	mov	sp, r7
 800173a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173e:	4770      	bx	lr

08001740 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001744:	bf00      	nop
 8001746:	46bd      	mov	sp, r7
 8001748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174c:	4770      	bx	lr

0800174e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800174e:	b580      	push	{r7, lr}
 8001750:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001752:	f000 f957 	bl	8001a04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001756:	bf00      	nop
 8001758:	bd80      	pop	{r7, pc}

0800175a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800175a:	b480      	push	{r7}
 800175c:	af00      	add	r7, sp, #0
  return 1;
 800175e:	2301      	movs	r3, #1
}
 8001760:	4618      	mov	r0, r3
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr

0800176a <_kill>:

int _kill(int pid, int sig)
{
 800176a:	b580      	push	{r7, lr}
 800176c:	b082      	sub	sp, #8
 800176e:	af00      	add	r7, sp, #0
 8001770:	6078      	str	r0, [r7, #4]
 8001772:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001774:	f003 f934 	bl	80049e0 <__errno>
 8001778:	4603      	mov	r3, r0
 800177a:	2216      	movs	r2, #22
 800177c:	601a      	str	r2, [r3, #0]
  return -1;
 800177e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001782:	4618      	mov	r0, r3
 8001784:	3708      	adds	r7, #8
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}

0800178a <_exit>:

void _exit (int status)
{
 800178a:	b580      	push	{r7, lr}
 800178c:	b082      	sub	sp, #8
 800178e:	af00      	add	r7, sp, #0
 8001790:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001792:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	f7ff ffe7 	bl	800176a <_kill>
  while (1) {}    /* Make sure we hang here */
 800179c:	bf00      	nop
 800179e:	e7fd      	b.n	800179c <_exit+0x12>

080017a0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b086      	sub	sp, #24
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	60f8      	str	r0, [r7, #12]
 80017a8:	60b9      	str	r1, [r7, #8]
 80017aa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ac:	2300      	movs	r3, #0
 80017ae:	617b      	str	r3, [r7, #20]
 80017b0:	e00a      	b.n	80017c8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017b2:	f3af 8000 	nop.w
 80017b6:	4601      	mov	r1, r0
 80017b8:	68bb      	ldr	r3, [r7, #8]
 80017ba:	1c5a      	adds	r2, r3, #1
 80017bc:	60ba      	str	r2, [r7, #8]
 80017be:	b2ca      	uxtb	r2, r1
 80017c0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017c2:	697b      	ldr	r3, [r7, #20]
 80017c4:	3301      	adds	r3, #1
 80017c6:	617b      	str	r3, [r7, #20]
 80017c8:	697a      	ldr	r2, [r7, #20]
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	429a      	cmp	r2, r3
 80017ce:	dbf0      	blt.n	80017b2 <_read+0x12>
  }

  return len;
 80017d0:	687b      	ldr	r3, [r7, #4]
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	3718      	adds	r7, #24
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}

080017da <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017da:	b580      	push	{r7, lr}
 80017dc:	b086      	sub	sp, #24
 80017de:	af00      	add	r7, sp, #0
 80017e0:	60f8      	str	r0, [r7, #12]
 80017e2:	60b9      	str	r1, [r7, #8]
 80017e4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017e6:	2300      	movs	r3, #0
 80017e8:	617b      	str	r3, [r7, #20]
 80017ea:	e009      	b.n	8001800 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	1c5a      	adds	r2, r3, #1
 80017f0:	60ba      	str	r2, [r7, #8]
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	4618      	mov	r0, r3
 80017f6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017fa:	697b      	ldr	r3, [r7, #20]
 80017fc:	3301      	adds	r3, #1
 80017fe:	617b      	str	r3, [r7, #20]
 8001800:	697a      	ldr	r2, [r7, #20]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	429a      	cmp	r2, r3
 8001806:	dbf1      	blt.n	80017ec <_write+0x12>
  }
  return len;
 8001808:	687b      	ldr	r3, [r7, #4]
}
 800180a:	4618      	mov	r0, r3
 800180c:	3718      	adds	r7, #24
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}

08001812 <_close>:

int _close(int file)
{
 8001812:	b480      	push	{r7}
 8001814:	b083      	sub	sp, #12
 8001816:	af00      	add	r7, sp, #0
 8001818:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800181a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800181e:	4618      	mov	r0, r3
 8001820:	370c      	adds	r7, #12
 8001822:	46bd      	mov	sp, r7
 8001824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001828:	4770      	bx	lr

0800182a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800182a:	b480      	push	{r7}
 800182c:	b083      	sub	sp, #12
 800182e:	af00      	add	r7, sp, #0
 8001830:	6078      	str	r0, [r7, #4]
 8001832:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800183a:	605a      	str	r2, [r3, #4]
  return 0;
 800183c:	2300      	movs	r3, #0
}
 800183e:	4618      	mov	r0, r3
 8001840:	370c      	adds	r7, #12
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr

0800184a <_isatty>:

int _isatty(int file)
{
 800184a:	b480      	push	{r7}
 800184c:	b083      	sub	sp, #12
 800184e:	af00      	add	r7, sp, #0
 8001850:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001852:	2301      	movs	r3, #1
}
 8001854:	4618      	mov	r0, r3
 8001856:	370c      	adds	r7, #12
 8001858:	46bd      	mov	sp, r7
 800185a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185e:	4770      	bx	lr

08001860 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001860:	b480      	push	{r7}
 8001862:	b085      	sub	sp, #20
 8001864:	af00      	add	r7, sp, #0
 8001866:	60f8      	str	r0, [r7, #12]
 8001868:	60b9      	str	r1, [r7, #8]
 800186a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800186c:	2300      	movs	r3, #0
}
 800186e:	4618      	mov	r0, r3
 8001870:	3714      	adds	r7, #20
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
	...

0800187c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b086      	sub	sp, #24
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001884:	4a14      	ldr	r2, [pc, #80]	@ (80018d8 <_sbrk+0x5c>)
 8001886:	4b15      	ldr	r3, [pc, #84]	@ (80018dc <_sbrk+0x60>)
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800188c:	697b      	ldr	r3, [r7, #20]
 800188e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001890:	4b13      	ldr	r3, [pc, #76]	@ (80018e0 <_sbrk+0x64>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d102      	bne.n	800189e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001898:	4b11      	ldr	r3, [pc, #68]	@ (80018e0 <_sbrk+0x64>)
 800189a:	4a12      	ldr	r2, [pc, #72]	@ (80018e4 <_sbrk+0x68>)
 800189c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800189e:	4b10      	ldr	r3, [pc, #64]	@ (80018e0 <_sbrk+0x64>)
 80018a0:	681a      	ldr	r2, [r3, #0]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	4413      	add	r3, r2
 80018a6:	693a      	ldr	r2, [r7, #16]
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d207      	bcs.n	80018bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018ac:	f003 f898 	bl	80049e0 <__errno>
 80018b0:	4603      	mov	r3, r0
 80018b2:	220c      	movs	r2, #12
 80018b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80018ba:	e009      	b.n	80018d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018bc:	4b08      	ldr	r3, [pc, #32]	@ (80018e0 <_sbrk+0x64>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018c2:	4b07      	ldr	r3, [pc, #28]	@ (80018e0 <_sbrk+0x64>)
 80018c4:	681a      	ldr	r2, [r3, #0]
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4413      	add	r3, r2
 80018ca:	4a05      	ldr	r2, [pc, #20]	@ (80018e0 <_sbrk+0x64>)
 80018cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018ce:	68fb      	ldr	r3, [r7, #12]
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	3718      	adds	r7, #24
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	20020000 	.word	0x20020000
 80018dc:	00000400 	.word	0x00000400
 80018e0:	200002d0 	.word	0x200002d0
 80018e4:	20000428 	.word	0x20000428

080018e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018ec:	4b06      	ldr	r3, [pc, #24]	@ (8001908 <SystemInit+0x20>)
 80018ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018f2:	4a05      	ldr	r2, [pc, #20]	@ (8001908 <SystemInit+0x20>)
 80018f4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018fc:	bf00      	nop
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr
 8001906:	bf00      	nop
 8001908:	e000ed00 	.word	0xe000ed00

0800190c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800190c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001944 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001910:	f7ff ffea 	bl	80018e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001914:	480c      	ldr	r0, [pc, #48]	@ (8001948 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001916:	490d      	ldr	r1, [pc, #52]	@ (800194c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001918:	4a0d      	ldr	r2, [pc, #52]	@ (8001950 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800191a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800191c:	e002      	b.n	8001924 <LoopCopyDataInit>

0800191e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800191e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001920:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001922:	3304      	adds	r3, #4

08001924 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001924:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001926:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001928:	d3f9      	bcc.n	800191e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800192a:	4a0a      	ldr	r2, [pc, #40]	@ (8001954 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800192c:	4c0a      	ldr	r4, [pc, #40]	@ (8001958 <LoopFillZerobss+0x22>)
  movs r3, #0
 800192e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001930:	e001      	b.n	8001936 <LoopFillZerobss>

08001932 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001932:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001934:	3204      	adds	r2, #4

08001936 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001936:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001938:	d3fb      	bcc.n	8001932 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800193a:	f003 f857 	bl	80049ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800193e:	f7ff fc0f 	bl	8001160 <main>
  bx  lr    
 8001942:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001944:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001948:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800194c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001950:	08006fa0 	.word	0x08006fa0
  ldr r2, =_sbss
 8001954:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001958:	20000424 	.word	0x20000424

0800195c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800195c:	e7fe      	b.n	800195c <ADC_IRQHandler>
	...

08001960 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001964:	4b0e      	ldr	r3, [pc, #56]	@ (80019a0 <HAL_Init+0x40>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a0d      	ldr	r2, [pc, #52]	@ (80019a0 <HAL_Init+0x40>)
 800196a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800196e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001970:	4b0b      	ldr	r3, [pc, #44]	@ (80019a0 <HAL_Init+0x40>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a0a      	ldr	r2, [pc, #40]	@ (80019a0 <HAL_Init+0x40>)
 8001976:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800197a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800197c:	4b08      	ldr	r3, [pc, #32]	@ (80019a0 <HAL_Init+0x40>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a07      	ldr	r2, [pc, #28]	@ (80019a0 <HAL_Init+0x40>)
 8001982:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001986:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001988:	2003      	movs	r0, #3
 800198a:	f000 fd0d 	bl	80023a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800198e:	2000      	movs	r0, #0
 8001990:	f000 f808 	bl	80019a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001994:	f7ff fdce 	bl	8001534 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001998:	2300      	movs	r3, #0
}
 800199a:	4618      	mov	r0, r3
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	40023c00 	.word	0x40023c00

080019a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019ac:	4b12      	ldr	r3, [pc, #72]	@ (80019f8 <HAL_InitTick+0x54>)
 80019ae:	681a      	ldr	r2, [r3, #0]
 80019b0:	4b12      	ldr	r3, [pc, #72]	@ (80019fc <HAL_InitTick+0x58>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	4619      	mov	r1, r3
 80019b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80019be:	fbb2 f3f3 	udiv	r3, r2, r3
 80019c2:	4618      	mov	r0, r3
 80019c4:	f000 fd17 	bl	80023f6 <HAL_SYSTICK_Config>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d001      	beq.n	80019d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019ce:	2301      	movs	r3, #1
 80019d0:	e00e      	b.n	80019f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2b0f      	cmp	r3, #15
 80019d6:	d80a      	bhi.n	80019ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019d8:	2200      	movs	r2, #0
 80019da:	6879      	ldr	r1, [r7, #4]
 80019dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80019e0:	f000 fced 	bl	80023be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019e4:	4a06      	ldr	r2, [pc, #24]	@ (8001a00 <HAL_InitTick+0x5c>)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019ea:	2300      	movs	r3, #0
 80019ec:	e000      	b.n	80019f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019ee:	2301      	movs	r3, #1
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	3708      	adds	r7, #8
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	20000008 	.word	0x20000008
 80019fc:	20000010 	.word	0x20000010
 8001a00:	2000000c 	.word	0x2000000c

08001a04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a08:	4b06      	ldr	r3, [pc, #24]	@ (8001a24 <HAL_IncTick+0x20>)
 8001a0a:	781b      	ldrb	r3, [r3, #0]
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	4b06      	ldr	r3, [pc, #24]	@ (8001a28 <HAL_IncTick+0x24>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4413      	add	r3, r2
 8001a14:	4a04      	ldr	r2, [pc, #16]	@ (8001a28 <HAL_IncTick+0x24>)
 8001a16:	6013      	str	r3, [r2, #0]
}
 8001a18:	bf00      	nop
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr
 8001a22:	bf00      	nop
 8001a24:	20000010 	.word	0x20000010
 8001a28:	200002d4 	.word	0x200002d4

08001a2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a30:	4b03      	ldr	r3, [pc, #12]	@ (8001a40 <HAL_GetTick+0x14>)
 8001a32:	681b      	ldr	r3, [r3, #0]
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr
 8001a3e:	bf00      	nop
 8001a40:	200002d4 	.word	0x200002d4

08001a44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b084      	sub	sp, #16
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a4c:	f7ff ffee 	bl	8001a2c <HAL_GetTick>
 8001a50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001a5c:	d005      	beq.n	8001a6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a5e:	4b0a      	ldr	r3, [pc, #40]	@ (8001a88 <HAL_Delay+0x44>)
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	461a      	mov	r2, r3
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	4413      	add	r3, r2
 8001a68:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001a6a:	bf00      	nop
 8001a6c:	f7ff ffde 	bl	8001a2c <HAL_GetTick>
 8001a70:	4602      	mov	r2, r0
 8001a72:	68bb      	ldr	r3, [r7, #8]
 8001a74:	1ad3      	subs	r3, r2, r3
 8001a76:	68fa      	ldr	r2, [r7, #12]
 8001a78:	429a      	cmp	r2, r3
 8001a7a:	d8f7      	bhi.n	8001a6c <HAL_Delay+0x28>
  {
  }
}
 8001a7c:	bf00      	nop
 8001a7e:	bf00      	nop
 8001a80:	3710      	adds	r7, #16
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	20000010 	.word	0x20000010

08001a8c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b084      	sub	sp, #16
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a94:	2300      	movs	r3, #0
 8001a96:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d101      	bne.n	8001aa2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e033      	b.n	8001b0a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d109      	bne.n	8001abe <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001aaa:	6878      	ldr	r0, [r7, #4]
 8001aac:	f7ff fd6a 	bl	8001584 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	2200      	movs	r2, #0
 8001aba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ac2:	f003 0310 	and.w	r3, r3, #16
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d118      	bne.n	8001afc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ace:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001ad2:	f023 0302 	bic.w	r3, r3, #2
 8001ad6:	f043 0202 	orr.w	r2, r3, #2
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001ade:	6878      	ldr	r0, [r7, #4]
 8001ae0:	f000 fab4 	bl	800204c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aee:	f023 0303 	bic.w	r3, r3, #3
 8001af2:	f043 0201 	orr.w	r2, r3, #1
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	641a      	str	r2, [r3, #64]	@ 0x40
 8001afa:	e001      	b.n	8001b00 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001afc:	2301      	movs	r3, #1
 8001afe:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2200      	movs	r2, #0
 8001b04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001b08:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3710      	adds	r7, #16
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
	...

08001b14 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b085      	sub	sp, #20
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001b26:	2b01      	cmp	r3, #1
 8001b28:	d101      	bne.n	8001b2e <HAL_ADC_Start+0x1a>
 8001b2a:	2302      	movs	r3, #2
 8001b2c:	e0b2      	b.n	8001c94 <HAL_ADC_Start+0x180>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2201      	movs	r2, #1
 8001b32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	f003 0301 	and.w	r3, r3, #1
 8001b40:	2b01      	cmp	r3, #1
 8001b42:	d018      	beq.n	8001b76 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	689a      	ldr	r2, [r3, #8]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f042 0201 	orr.w	r2, r2, #1
 8001b52:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001b54:	4b52      	ldr	r3, [pc, #328]	@ (8001ca0 <HAL_ADC_Start+0x18c>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a52      	ldr	r2, [pc, #328]	@ (8001ca4 <HAL_ADC_Start+0x190>)
 8001b5a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b5e:	0c9a      	lsrs	r2, r3, #18
 8001b60:	4613      	mov	r3, r2
 8001b62:	005b      	lsls	r3, r3, #1
 8001b64:	4413      	add	r3, r2
 8001b66:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001b68:	e002      	b.n	8001b70 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001b6a:	68bb      	ldr	r3, [r7, #8]
 8001b6c:	3b01      	subs	r3, #1
 8001b6e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001b70:	68bb      	ldr	r3, [r7, #8]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d1f9      	bne.n	8001b6a <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	689b      	ldr	r3, [r3, #8]
 8001b7c:	f003 0301 	and.w	r3, r3, #1
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d17a      	bne.n	8001c7a <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b88:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001b8c:	f023 0301 	bic.w	r3, r3, #1
 8001b90:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d007      	beq.n	8001bb6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001baa:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001bae:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001bbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001bc2:	d106      	bne.n	8001bd2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bc8:	f023 0206 	bic.w	r2, r3, #6
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	645a      	str	r2, [r3, #68]	@ 0x44
 8001bd0:	e002      	b.n	8001bd8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2200      	movs	r2, #0
 8001bdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001be0:	4b31      	ldr	r3, [pc, #196]	@ (8001ca8 <HAL_ADC_Start+0x194>)
 8001be2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001bec:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	f003 031f 	and.w	r3, r3, #31
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d12a      	bne.n	8001c50 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a2b      	ldr	r2, [pc, #172]	@ (8001cac <HAL_ADC_Start+0x198>)
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d015      	beq.n	8001c30 <HAL_ADC_Start+0x11c>
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a29      	ldr	r2, [pc, #164]	@ (8001cb0 <HAL_ADC_Start+0x19c>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d105      	bne.n	8001c1a <HAL_ADC_Start+0x106>
 8001c0e:	4b26      	ldr	r3, [pc, #152]	@ (8001ca8 <HAL_ADC_Start+0x194>)
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	f003 031f 	and.w	r3, r3, #31
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d00a      	beq.n	8001c30 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4a25      	ldr	r2, [pc, #148]	@ (8001cb4 <HAL_ADC_Start+0x1a0>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d136      	bne.n	8001c92 <HAL_ADC_Start+0x17e>
 8001c24:	4b20      	ldr	r3, [pc, #128]	@ (8001ca8 <HAL_ADC_Start+0x194>)
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f003 0310 	and.w	r3, r3, #16
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d130      	bne.n	8001c92 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d129      	bne.n	8001c92 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	689a      	ldr	r2, [r3, #8]
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001c4c:	609a      	str	r2, [r3, #8]
 8001c4e:	e020      	b.n	8001c92 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a15      	ldr	r2, [pc, #84]	@ (8001cac <HAL_ADC_Start+0x198>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d11b      	bne.n	8001c92 <HAL_ADC_Start+0x17e>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	689b      	ldr	r3, [r3, #8]
 8001c60:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d114      	bne.n	8001c92 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	689a      	ldr	r2, [r3, #8]
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001c76:	609a      	str	r2, [r3, #8]
 8001c78:	e00b      	b.n	8001c92 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c7e:	f043 0210 	orr.w	r2, r3, #16
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c8a:	f043 0201 	orr.w	r2, r3, #1
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001c92:	2300      	movs	r3, #0
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	3714      	adds	r7, #20
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr
 8001ca0:	20000008 	.word	0x20000008
 8001ca4:	431bde83 	.word	0x431bde83
 8001ca8:	40012300 	.word	0x40012300
 8001cac:	40012000 	.word	0x40012000
 8001cb0:	40012100 	.word	0x40012100
 8001cb4:	40012200 	.word	0x40012200

08001cb8 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b084      	sub	sp, #16
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
 8001cc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cd0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001cd4:	d113      	bne.n	8001cfe <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	689b      	ldr	r3, [r3, #8]
 8001cdc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001ce0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001ce4:	d10b      	bne.n	8001cfe <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cea:	f043 0220 	orr.w	r2, r3, #32
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e063      	b.n	8001dc6 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001cfe:	f7ff fe95 	bl	8001a2c <HAL_GetTick>
 8001d02:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001d04:	e021      	b.n	8001d4a <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001d0c:	d01d      	beq.n	8001d4a <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d007      	beq.n	8001d24 <HAL_ADC_PollForConversion+0x6c>
 8001d14:	f7ff fe8a 	bl	8001a2c <HAL_GetTick>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	1ad3      	subs	r3, r2, r3
 8001d1e:	683a      	ldr	r2, [r7, #0]
 8001d20:	429a      	cmp	r2, r3
 8001d22:	d212      	bcs.n	8001d4a <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f003 0302 	and.w	r3, r3, #2
 8001d2e:	2b02      	cmp	r3, #2
 8001d30:	d00b      	beq.n	8001d4a <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d36:	f043 0204 	orr.w	r2, r3, #4
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2200      	movs	r2, #0
 8001d42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001d46:	2303      	movs	r3, #3
 8001d48:	e03d      	b.n	8001dc6 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f003 0302 	and.w	r3, r3, #2
 8001d54:	2b02      	cmp	r3, #2
 8001d56:	d1d6      	bne.n	8001d06 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f06f 0212 	mvn.w	r2, #18
 8001d60:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d66:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	689b      	ldr	r3, [r3, #8]
 8001d74:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d123      	bne.n	8001dc4 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d11f      	bne.n	8001dc4 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d8a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d006      	beq.n	8001da0 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	689b      	ldr	r3, [r3, #8]
 8001d98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d111      	bne.n	8001dc4 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d105      	bne.n	8001dc4 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dbc:	f043 0201 	orr.w	r2, r3, #1
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001dc4:	2300      	movs	r3, #0
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	3710      	adds	r7, #16
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}

08001dce <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001dce:	b480      	push	{r7}
 8001dd0:	b083      	sub	sp, #12
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	370c      	adds	r7, #12
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr

08001de8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b085      	sub	sp, #20
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
 8001df0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001df2:	2300      	movs	r3, #0
 8001df4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	d101      	bne.n	8001e04 <HAL_ADC_ConfigChannel+0x1c>
 8001e00:	2302      	movs	r3, #2
 8001e02:	e113      	b.n	800202c <HAL_ADC_ConfigChannel+0x244>
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2201      	movs	r2, #1
 8001e08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	2b09      	cmp	r3, #9
 8001e12:	d925      	bls.n	8001e60 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	68d9      	ldr	r1, [r3, #12]
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	b29b      	uxth	r3, r3
 8001e20:	461a      	mov	r2, r3
 8001e22:	4613      	mov	r3, r2
 8001e24:	005b      	lsls	r3, r3, #1
 8001e26:	4413      	add	r3, r2
 8001e28:	3b1e      	subs	r3, #30
 8001e2a:	2207      	movs	r2, #7
 8001e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e30:	43da      	mvns	r2, r3
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	400a      	ands	r2, r1
 8001e38:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	68d9      	ldr	r1, [r3, #12]
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	689a      	ldr	r2, [r3, #8]
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	b29b      	uxth	r3, r3
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	005b      	lsls	r3, r3, #1
 8001e50:	4403      	add	r3, r0
 8001e52:	3b1e      	subs	r3, #30
 8001e54:	409a      	lsls	r2, r3
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	430a      	orrs	r2, r1
 8001e5c:	60da      	str	r2, [r3, #12]
 8001e5e:	e022      	b.n	8001ea6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	6919      	ldr	r1, [r3, #16]
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	b29b      	uxth	r3, r3
 8001e6c:	461a      	mov	r2, r3
 8001e6e:	4613      	mov	r3, r2
 8001e70:	005b      	lsls	r3, r3, #1
 8001e72:	4413      	add	r3, r2
 8001e74:	2207      	movs	r2, #7
 8001e76:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7a:	43da      	mvns	r2, r3
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	400a      	ands	r2, r1
 8001e82:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	6919      	ldr	r1, [r3, #16]
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	689a      	ldr	r2, [r3, #8]
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	b29b      	uxth	r3, r3
 8001e94:	4618      	mov	r0, r3
 8001e96:	4603      	mov	r3, r0
 8001e98:	005b      	lsls	r3, r3, #1
 8001e9a:	4403      	add	r3, r0
 8001e9c:	409a      	lsls	r2, r3
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	430a      	orrs	r2, r1
 8001ea4:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	2b06      	cmp	r3, #6
 8001eac:	d824      	bhi.n	8001ef8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	685a      	ldr	r2, [r3, #4]
 8001eb8:	4613      	mov	r3, r2
 8001eba:	009b      	lsls	r3, r3, #2
 8001ebc:	4413      	add	r3, r2
 8001ebe:	3b05      	subs	r3, #5
 8001ec0:	221f      	movs	r2, #31
 8001ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec6:	43da      	mvns	r2, r3
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	400a      	ands	r2, r1
 8001ece:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	b29b      	uxth	r3, r3
 8001edc:	4618      	mov	r0, r3
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	685a      	ldr	r2, [r3, #4]
 8001ee2:	4613      	mov	r3, r2
 8001ee4:	009b      	lsls	r3, r3, #2
 8001ee6:	4413      	add	r3, r2
 8001ee8:	3b05      	subs	r3, #5
 8001eea:	fa00 f203 	lsl.w	r2, r0, r3
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	430a      	orrs	r2, r1
 8001ef4:	635a      	str	r2, [r3, #52]	@ 0x34
 8001ef6:	e04c      	b.n	8001f92 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	2b0c      	cmp	r3, #12
 8001efe:	d824      	bhi.n	8001f4a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	685a      	ldr	r2, [r3, #4]
 8001f0a:	4613      	mov	r3, r2
 8001f0c:	009b      	lsls	r3, r3, #2
 8001f0e:	4413      	add	r3, r2
 8001f10:	3b23      	subs	r3, #35	@ 0x23
 8001f12:	221f      	movs	r2, #31
 8001f14:	fa02 f303 	lsl.w	r3, r2, r3
 8001f18:	43da      	mvns	r2, r3
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	400a      	ands	r2, r1
 8001f20:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	b29b      	uxth	r3, r3
 8001f2e:	4618      	mov	r0, r3
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	685a      	ldr	r2, [r3, #4]
 8001f34:	4613      	mov	r3, r2
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	4413      	add	r3, r2
 8001f3a:	3b23      	subs	r3, #35	@ 0x23
 8001f3c:	fa00 f203 	lsl.w	r2, r0, r3
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	430a      	orrs	r2, r1
 8001f46:	631a      	str	r2, [r3, #48]	@ 0x30
 8001f48:	e023      	b.n	8001f92 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	685a      	ldr	r2, [r3, #4]
 8001f54:	4613      	mov	r3, r2
 8001f56:	009b      	lsls	r3, r3, #2
 8001f58:	4413      	add	r3, r2
 8001f5a:	3b41      	subs	r3, #65	@ 0x41
 8001f5c:	221f      	movs	r2, #31
 8001f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f62:	43da      	mvns	r2, r3
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	400a      	ands	r2, r1
 8001f6a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	b29b      	uxth	r3, r3
 8001f78:	4618      	mov	r0, r3
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	685a      	ldr	r2, [r3, #4]
 8001f7e:	4613      	mov	r3, r2
 8001f80:	009b      	lsls	r3, r3, #2
 8001f82:	4413      	add	r3, r2
 8001f84:	3b41      	subs	r3, #65	@ 0x41
 8001f86:	fa00 f203 	lsl.w	r2, r0, r3
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	430a      	orrs	r2, r1
 8001f90:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f92:	4b29      	ldr	r3, [pc, #164]	@ (8002038 <HAL_ADC_ConfigChannel+0x250>)
 8001f94:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a28      	ldr	r2, [pc, #160]	@ (800203c <HAL_ADC_ConfigChannel+0x254>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d10f      	bne.n	8001fc0 <HAL_ADC_ConfigChannel+0x1d8>
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	2b12      	cmp	r3, #18
 8001fa6:	d10b      	bne.n	8001fc0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a1d      	ldr	r2, [pc, #116]	@ (800203c <HAL_ADC_ConfigChannel+0x254>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d12b      	bne.n	8002022 <HAL_ADC_ConfigChannel+0x23a>
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4a1c      	ldr	r2, [pc, #112]	@ (8002040 <HAL_ADC_ConfigChannel+0x258>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d003      	beq.n	8001fdc <HAL_ADC_ConfigChannel+0x1f4>
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	2b11      	cmp	r3, #17
 8001fda:	d122      	bne.n	8002022 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a11      	ldr	r2, [pc, #68]	@ (8002040 <HAL_ADC_ConfigChannel+0x258>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d111      	bne.n	8002022 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001ffe:	4b11      	ldr	r3, [pc, #68]	@ (8002044 <HAL_ADC_ConfigChannel+0x25c>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a11      	ldr	r2, [pc, #68]	@ (8002048 <HAL_ADC_ConfigChannel+0x260>)
 8002004:	fba2 2303 	umull	r2, r3, r2, r3
 8002008:	0c9a      	lsrs	r2, r3, #18
 800200a:	4613      	mov	r3, r2
 800200c:	009b      	lsls	r3, r3, #2
 800200e:	4413      	add	r3, r2
 8002010:	005b      	lsls	r3, r3, #1
 8002012:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002014:	e002      	b.n	800201c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002016:	68bb      	ldr	r3, [r7, #8]
 8002018:	3b01      	subs	r3, #1
 800201a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800201c:	68bb      	ldr	r3, [r7, #8]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d1f9      	bne.n	8002016 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2200      	movs	r2, #0
 8002026:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800202a:	2300      	movs	r3, #0
}
 800202c:	4618      	mov	r0, r3
 800202e:	3714      	adds	r7, #20
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr
 8002038:	40012300 	.word	0x40012300
 800203c:	40012000 	.word	0x40012000
 8002040:	10000012 	.word	0x10000012
 8002044:	20000008 	.word	0x20000008
 8002048:	431bde83 	.word	0x431bde83

0800204c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800204c:	b480      	push	{r7}
 800204e:	b085      	sub	sp, #20
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002054:	4b79      	ldr	r3, [pc, #484]	@ (800223c <ADC_Init+0x1f0>)
 8002056:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	685a      	ldr	r2, [r3, #4]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	431a      	orrs	r2, r3
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	685a      	ldr	r2, [r3, #4]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002080:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	6859      	ldr	r1, [r3, #4]
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	691b      	ldr	r3, [r3, #16]
 800208c:	021a      	lsls	r2, r3, #8
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	430a      	orrs	r2, r1
 8002094:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	685a      	ldr	r2, [r3, #4]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80020a4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	6859      	ldr	r1, [r3, #4]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	689a      	ldr	r2, [r3, #8]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	430a      	orrs	r2, r1
 80020b6:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	689a      	ldr	r2, [r3, #8]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80020c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	6899      	ldr	r1, [r3, #8]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	68da      	ldr	r2, [r3, #12]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	430a      	orrs	r2, r1
 80020d8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020de:	4a58      	ldr	r2, [pc, #352]	@ (8002240 <ADC_Init+0x1f4>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d022      	beq.n	800212a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	689a      	ldr	r2, [r3, #8]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80020f2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	6899      	ldr	r1, [r3, #8]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	430a      	orrs	r2, r1
 8002104:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	689a      	ldr	r2, [r3, #8]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002114:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	6899      	ldr	r1, [r3, #8]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	430a      	orrs	r2, r1
 8002126:	609a      	str	r2, [r3, #8]
 8002128:	e00f      	b.n	800214a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	689a      	ldr	r2, [r3, #8]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002138:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	689a      	ldr	r2, [r3, #8]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002148:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	689a      	ldr	r2, [r3, #8]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f022 0202 	bic.w	r2, r2, #2
 8002158:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	6899      	ldr	r1, [r3, #8]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	7e1b      	ldrb	r3, [r3, #24]
 8002164:	005a      	lsls	r2, r3, #1
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	430a      	orrs	r2, r1
 800216c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d01b      	beq.n	80021b0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	685a      	ldr	r2, [r3, #4]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002186:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	685a      	ldr	r2, [r3, #4]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002196:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	6859      	ldr	r1, [r3, #4]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021a2:	3b01      	subs	r3, #1
 80021a4:	035a      	lsls	r2, r3, #13
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	430a      	orrs	r2, r1
 80021ac:	605a      	str	r2, [r3, #4]
 80021ae:	e007      	b.n	80021c0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	685a      	ldr	r2, [r3, #4]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80021be:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80021ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	69db      	ldr	r3, [r3, #28]
 80021da:	3b01      	subs	r3, #1
 80021dc:	051a      	lsls	r2, r3, #20
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	430a      	orrs	r2, r1
 80021e4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	689a      	ldr	r2, [r3, #8]
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80021f4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	6899      	ldr	r1, [r3, #8]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002202:	025a      	lsls	r2, r3, #9
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	430a      	orrs	r2, r1
 800220a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	689a      	ldr	r2, [r3, #8]
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800221a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	6899      	ldr	r1, [r3, #8]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	695b      	ldr	r3, [r3, #20]
 8002226:	029a      	lsls	r2, r3, #10
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	430a      	orrs	r2, r1
 800222e:	609a      	str	r2, [r3, #8]
}
 8002230:	bf00      	nop
 8002232:	3714      	adds	r7, #20
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr
 800223c:	40012300 	.word	0x40012300
 8002240:	0f000001 	.word	0x0f000001

08002244 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002244:	b480      	push	{r7}
 8002246:	b085      	sub	sp, #20
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	f003 0307 	and.w	r3, r3, #7
 8002252:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002254:	4b0c      	ldr	r3, [pc, #48]	@ (8002288 <__NVIC_SetPriorityGrouping+0x44>)
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800225a:	68ba      	ldr	r2, [r7, #8]
 800225c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002260:	4013      	ands	r3, r2
 8002262:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800226c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002270:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002274:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002276:	4a04      	ldr	r2, [pc, #16]	@ (8002288 <__NVIC_SetPriorityGrouping+0x44>)
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	60d3      	str	r3, [r2, #12]
}
 800227c:	bf00      	nop
 800227e:	3714      	adds	r7, #20
 8002280:	46bd      	mov	sp, r7
 8002282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002286:	4770      	bx	lr
 8002288:	e000ed00 	.word	0xe000ed00

0800228c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002290:	4b04      	ldr	r3, [pc, #16]	@ (80022a4 <__NVIC_GetPriorityGrouping+0x18>)
 8002292:	68db      	ldr	r3, [r3, #12]
 8002294:	0a1b      	lsrs	r3, r3, #8
 8002296:	f003 0307 	and.w	r3, r3, #7
}
 800229a:	4618      	mov	r0, r3
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr
 80022a4:	e000ed00 	.word	0xe000ed00

080022a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b083      	sub	sp, #12
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	4603      	mov	r3, r0
 80022b0:	6039      	str	r1, [r7, #0]
 80022b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	db0a      	blt.n	80022d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	b2da      	uxtb	r2, r3
 80022c0:	490c      	ldr	r1, [pc, #48]	@ (80022f4 <__NVIC_SetPriority+0x4c>)
 80022c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022c6:	0112      	lsls	r2, r2, #4
 80022c8:	b2d2      	uxtb	r2, r2
 80022ca:	440b      	add	r3, r1
 80022cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022d0:	e00a      	b.n	80022e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	b2da      	uxtb	r2, r3
 80022d6:	4908      	ldr	r1, [pc, #32]	@ (80022f8 <__NVIC_SetPriority+0x50>)
 80022d8:	79fb      	ldrb	r3, [r7, #7]
 80022da:	f003 030f 	and.w	r3, r3, #15
 80022de:	3b04      	subs	r3, #4
 80022e0:	0112      	lsls	r2, r2, #4
 80022e2:	b2d2      	uxtb	r2, r2
 80022e4:	440b      	add	r3, r1
 80022e6:	761a      	strb	r2, [r3, #24]
}
 80022e8:	bf00      	nop
 80022ea:	370c      	adds	r7, #12
 80022ec:	46bd      	mov	sp, r7
 80022ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f2:	4770      	bx	lr
 80022f4:	e000e100 	.word	0xe000e100
 80022f8:	e000ed00 	.word	0xe000ed00

080022fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b089      	sub	sp, #36	@ 0x24
 8002300:	af00      	add	r7, sp, #0
 8002302:	60f8      	str	r0, [r7, #12]
 8002304:	60b9      	str	r1, [r7, #8]
 8002306:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	f003 0307 	and.w	r3, r3, #7
 800230e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002310:	69fb      	ldr	r3, [r7, #28]
 8002312:	f1c3 0307 	rsb	r3, r3, #7
 8002316:	2b04      	cmp	r3, #4
 8002318:	bf28      	it	cs
 800231a:	2304      	movcs	r3, #4
 800231c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800231e:	69fb      	ldr	r3, [r7, #28]
 8002320:	3304      	adds	r3, #4
 8002322:	2b06      	cmp	r3, #6
 8002324:	d902      	bls.n	800232c <NVIC_EncodePriority+0x30>
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	3b03      	subs	r3, #3
 800232a:	e000      	b.n	800232e <NVIC_EncodePriority+0x32>
 800232c:	2300      	movs	r3, #0
 800232e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002330:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002334:	69bb      	ldr	r3, [r7, #24]
 8002336:	fa02 f303 	lsl.w	r3, r2, r3
 800233a:	43da      	mvns	r2, r3
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	401a      	ands	r2, r3
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002344:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	fa01 f303 	lsl.w	r3, r1, r3
 800234e:	43d9      	mvns	r1, r3
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002354:	4313      	orrs	r3, r2
         );
}
 8002356:	4618      	mov	r0, r3
 8002358:	3724      	adds	r7, #36	@ 0x24
 800235a:	46bd      	mov	sp, r7
 800235c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002360:	4770      	bx	lr
	...

08002364 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	3b01      	subs	r3, #1
 8002370:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002374:	d301      	bcc.n	800237a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002376:	2301      	movs	r3, #1
 8002378:	e00f      	b.n	800239a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800237a:	4a0a      	ldr	r2, [pc, #40]	@ (80023a4 <SysTick_Config+0x40>)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	3b01      	subs	r3, #1
 8002380:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002382:	210f      	movs	r1, #15
 8002384:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002388:	f7ff ff8e 	bl	80022a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800238c:	4b05      	ldr	r3, [pc, #20]	@ (80023a4 <SysTick_Config+0x40>)
 800238e:	2200      	movs	r2, #0
 8002390:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002392:	4b04      	ldr	r3, [pc, #16]	@ (80023a4 <SysTick_Config+0x40>)
 8002394:	2207      	movs	r2, #7
 8002396:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002398:	2300      	movs	r3, #0
}
 800239a:	4618      	mov	r0, r3
 800239c:	3708      	adds	r7, #8
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	e000e010 	.word	0xe000e010

080023a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b082      	sub	sp, #8
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023b0:	6878      	ldr	r0, [r7, #4]
 80023b2:	f7ff ff47 	bl	8002244 <__NVIC_SetPriorityGrouping>
}
 80023b6:	bf00      	nop
 80023b8:	3708      	adds	r7, #8
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}

080023be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023be:	b580      	push	{r7, lr}
 80023c0:	b086      	sub	sp, #24
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	4603      	mov	r3, r0
 80023c6:	60b9      	str	r1, [r7, #8]
 80023c8:	607a      	str	r2, [r7, #4]
 80023ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023cc:	2300      	movs	r3, #0
 80023ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023d0:	f7ff ff5c 	bl	800228c <__NVIC_GetPriorityGrouping>
 80023d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023d6:	687a      	ldr	r2, [r7, #4]
 80023d8:	68b9      	ldr	r1, [r7, #8]
 80023da:	6978      	ldr	r0, [r7, #20]
 80023dc:	f7ff ff8e 	bl	80022fc <NVIC_EncodePriority>
 80023e0:	4602      	mov	r2, r0
 80023e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023e6:	4611      	mov	r1, r2
 80023e8:	4618      	mov	r0, r3
 80023ea:	f7ff ff5d 	bl	80022a8 <__NVIC_SetPriority>
}
 80023ee:	bf00      	nop
 80023f0:	3718      	adds	r7, #24
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}

080023f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023f6:	b580      	push	{r7, lr}
 80023f8:	b082      	sub	sp, #8
 80023fa:	af00      	add	r7, sp, #0
 80023fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023fe:	6878      	ldr	r0, [r7, #4]
 8002400:	f7ff ffb0 	bl	8002364 <SysTick_Config>
 8002404:	4603      	mov	r3, r0
}
 8002406:	4618      	mov	r0, r3
 8002408:	3708      	adds	r7, #8
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
	...

08002410 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002410:	b480      	push	{r7}
 8002412:	b089      	sub	sp, #36	@ 0x24
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
 8002418:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800241a:	2300      	movs	r3, #0
 800241c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800241e:	2300      	movs	r3, #0
 8002420:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002422:	2300      	movs	r3, #0
 8002424:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002426:	2300      	movs	r3, #0
 8002428:	61fb      	str	r3, [r7, #28]
 800242a:	e165      	b.n	80026f8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800242c:	2201      	movs	r2, #1
 800242e:	69fb      	ldr	r3, [r7, #28]
 8002430:	fa02 f303 	lsl.w	r3, r2, r3
 8002434:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	697a      	ldr	r2, [r7, #20]
 800243c:	4013      	ands	r3, r2
 800243e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002440:	693a      	ldr	r2, [r7, #16]
 8002442:	697b      	ldr	r3, [r7, #20]
 8002444:	429a      	cmp	r2, r3
 8002446:	f040 8154 	bne.w	80026f2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	f003 0303 	and.w	r3, r3, #3
 8002452:	2b01      	cmp	r3, #1
 8002454:	d005      	beq.n	8002462 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800245e:	2b02      	cmp	r3, #2
 8002460:	d130      	bne.n	80024c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002468:	69fb      	ldr	r3, [r7, #28]
 800246a:	005b      	lsls	r3, r3, #1
 800246c:	2203      	movs	r2, #3
 800246e:	fa02 f303 	lsl.w	r3, r2, r3
 8002472:	43db      	mvns	r3, r3
 8002474:	69ba      	ldr	r2, [r7, #24]
 8002476:	4013      	ands	r3, r2
 8002478:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	68da      	ldr	r2, [r3, #12]
 800247e:	69fb      	ldr	r3, [r7, #28]
 8002480:	005b      	lsls	r3, r3, #1
 8002482:	fa02 f303 	lsl.w	r3, r2, r3
 8002486:	69ba      	ldr	r2, [r7, #24]
 8002488:	4313      	orrs	r3, r2
 800248a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	69ba      	ldr	r2, [r7, #24]
 8002490:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002498:	2201      	movs	r2, #1
 800249a:	69fb      	ldr	r3, [r7, #28]
 800249c:	fa02 f303 	lsl.w	r3, r2, r3
 80024a0:	43db      	mvns	r3, r3
 80024a2:	69ba      	ldr	r2, [r7, #24]
 80024a4:	4013      	ands	r3, r2
 80024a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	091b      	lsrs	r3, r3, #4
 80024ae:	f003 0201 	and.w	r2, r3, #1
 80024b2:	69fb      	ldr	r3, [r7, #28]
 80024b4:	fa02 f303 	lsl.w	r3, r2, r3
 80024b8:	69ba      	ldr	r2, [r7, #24]
 80024ba:	4313      	orrs	r3, r2
 80024bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	69ba      	ldr	r2, [r7, #24]
 80024c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	f003 0303 	and.w	r3, r3, #3
 80024cc:	2b03      	cmp	r3, #3
 80024ce:	d017      	beq.n	8002500 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	68db      	ldr	r3, [r3, #12]
 80024d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80024d6:	69fb      	ldr	r3, [r7, #28]
 80024d8:	005b      	lsls	r3, r3, #1
 80024da:	2203      	movs	r2, #3
 80024dc:	fa02 f303 	lsl.w	r3, r2, r3
 80024e0:	43db      	mvns	r3, r3
 80024e2:	69ba      	ldr	r2, [r7, #24]
 80024e4:	4013      	ands	r3, r2
 80024e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	689a      	ldr	r2, [r3, #8]
 80024ec:	69fb      	ldr	r3, [r7, #28]
 80024ee:	005b      	lsls	r3, r3, #1
 80024f0:	fa02 f303 	lsl.w	r3, r2, r3
 80024f4:	69ba      	ldr	r2, [r7, #24]
 80024f6:	4313      	orrs	r3, r2
 80024f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	69ba      	ldr	r2, [r7, #24]
 80024fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	f003 0303 	and.w	r3, r3, #3
 8002508:	2b02      	cmp	r3, #2
 800250a:	d123      	bne.n	8002554 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800250c:	69fb      	ldr	r3, [r7, #28]
 800250e:	08da      	lsrs	r2, r3, #3
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	3208      	adds	r2, #8
 8002514:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002518:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800251a:	69fb      	ldr	r3, [r7, #28]
 800251c:	f003 0307 	and.w	r3, r3, #7
 8002520:	009b      	lsls	r3, r3, #2
 8002522:	220f      	movs	r2, #15
 8002524:	fa02 f303 	lsl.w	r3, r2, r3
 8002528:	43db      	mvns	r3, r3
 800252a:	69ba      	ldr	r2, [r7, #24]
 800252c:	4013      	ands	r3, r2
 800252e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	691a      	ldr	r2, [r3, #16]
 8002534:	69fb      	ldr	r3, [r7, #28]
 8002536:	f003 0307 	and.w	r3, r3, #7
 800253a:	009b      	lsls	r3, r3, #2
 800253c:	fa02 f303 	lsl.w	r3, r2, r3
 8002540:	69ba      	ldr	r2, [r7, #24]
 8002542:	4313      	orrs	r3, r2
 8002544:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002546:	69fb      	ldr	r3, [r7, #28]
 8002548:	08da      	lsrs	r2, r3, #3
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	3208      	adds	r2, #8
 800254e:	69b9      	ldr	r1, [r7, #24]
 8002550:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800255a:	69fb      	ldr	r3, [r7, #28]
 800255c:	005b      	lsls	r3, r3, #1
 800255e:	2203      	movs	r2, #3
 8002560:	fa02 f303 	lsl.w	r3, r2, r3
 8002564:	43db      	mvns	r3, r3
 8002566:	69ba      	ldr	r2, [r7, #24]
 8002568:	4013      	ands	r3, r2
 800256a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	f003 0203 	and.w	r2, r3, #3
 8002574:	69fb      	ldr	r3, [r7, #28]
 8002576:	005b      	lsls	r3, r3, #1
 8002578:	fa02 f303 	lsl.w	r3, r2, r3
 800257c:	69ba      	ldr	r2, [r7, #24]
 800257e:	4313      	orrs	r3, r2
 8002580:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	69ba      	ldr	r2, [r7, #24]
 8002586:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002590:	2b00      	cmp	r3, #0
 8002592:	f000 80ae 	beq.w	80026f2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002596:	2300      	movs	r3, #0
 8002598:	60fb      	str	r3, [r7, #12]
 800259a:	4b5d      	ldr	r3, [pc, #372]	@ (8002710 <HAL_GPIO_Init+0x300>)
 800259c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800259e:	4a5c      	ldr	r2, [pc, #368]	@ (8002710 <HAL_GPIO_Init+0x300>)
 80025a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80025a6:	4b5a      	ldr	r3, [pc, #360]	@ (8002710 <HAL_GPIO_Init+0x300>)
 80025a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025ae:	60fb      	str	r3, [r7, #12]
 80025b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80025b2:	4a58      	ldr	r2, [pc, #352]	@ (8002714 <HAL_GPIO_Init+0x304>)
 80025b4:	69fb      	ldr	r3, [r7, #28]
 80025b6:	089b      	lsrs	r3, r3, #2
 80025b8:	3302      	adds	r3, #2
 80025ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80025c0:	69fb      	ldr	r3, [r7, #28]
 80025c2:	f003 0303 	and.w	r3, r3, #3
 80025c6:	009b      	lsls	r3, r3, #2
 80025c8:	220f      	movs	r2, #15
 80025ca:	fa02 f303 	lsl.w	r3, r2, r3
 80025ce:	43db      	mvns	r3, r3
 80025d0:	69ba      	ldr	r2, [r7, #24]
 80025d2:	4013      	ands	r3, r2
 80025d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	4a4f      	ldr	r2, [pc, #316]	@ (8002718 <HAL_GPIO_Init+0x308>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d025      	beq.n	800262a <HAL_GPIO_Init+0x21a>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	4a4e      	ldr	r2, [pc, #312]	@ (800271c <HAL_GPIO_Init+0x30c>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d01f      	beq.n	8002626 <HAL_GPIO_Init+0x216>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	4a4d      	ldr	r2, [pc, #308]	@ (8002720 <HAL_GPIO_Init+0x310>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d019      	beq.n	8002622 <HAL_GPIO_Init+0x212>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	4a4c      	ldr	r2, [pc, #304]	@ (8002724 <HAL_GPIO_Init+0x314>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d013      	beq.n	800261e <HAL_GPIO_Init+0x20e>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	4a4b      	ldr	r2, [pc, #300]	@ (8002728 <HAL_GPIO_Init+0x318>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d00d      	beq.n	800261a <HAL_GPIO_Init+0x20a>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	4a4a      	ldr	r2, [pc, #296]	@ (800272c <HAL_GPIO_Init+0x31c>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d007      	beq.n	8002616 <HAL_GPIO_Init+0x206>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	4a49      	ldr	r2, [pc, #292]	@ (8002730 <HAL_GPIO_Init+0x320>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d101      	bne.n	8002612 <HAL_GPIO_Init+0x202>
 800260e:	2306      	movs	r3, #6
 8002610:	e00c      	b.n	800262c <HAL_GPIO_Init+0x21c>
 8002612:	2307      	movs	r3, #7
 8002614:	e00a      	b.n	800262c <HAL_GPIO_Init+0x21c>
 8002616:	2305      	movs	r3, #5
 8002618:	e008      	b.n	800262c <HAL_GPIO_Init+0x21c>
 800261a:	2304      	movs	r3, #4
 800261c:	e006      	b.n	800262c <HAL_GPIO_Init+0x21c>
 800261e:	2303      	movs	r3, #3
 8002620:	e004      	b.n	800262c <HAL_GPIO_Init+0x21c>
 8002622:	2302      	movs	r3, #2
 8002624:	e002      	b.n	800262c <HAL_GPIO_Init+0x21c>
 8002626:	2301      	movs	r3, #1
 8002628:	e000      	b.n	800262c <HAL_GPIO_Init+0x21c>
 800262a:	2300      	movs	r3, #0
 800262c:	69fa      	ldr	r2, [r7, #28]
 800262e:	f002 0203 	and.w	r2, r2, #3
 8002632:	0092      	lsls	r2, r2, #2
 8002634:	4093      	lsls	r3, r2
 8002636:	69ba      	ldr	r2, [r7, #24]
 8002638:	4313      	orrs	r3, r2
 800263a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800263c:	4935      	ldr	r1, [pc, #212]	@ (8002714 <HAL_GPIO_Init+0x304>)
 800263e:	69fb      	ldr	r3, [r7, #28]
 8002640:	089b      	lsrs	r3, r3, #2
 8002642:	3302      	adds	r3, #2
 8002644:	69ba      	ldr	r2, [r7, #24]
 8002646:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800264a:	4b3a      	ldr	r3, [pc, #232]	@ (8002734 <HAL_GPIO_Init+0x324>)
 800264c:	689b      	ldr	r3, [r3, #8]
 800264e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	43db      	mvns	r3, r3
 8002654:	69ba      	ldr	r2, [r7, #24]
 8002656:	4013      	ands	r3, r2
 8002658:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002662:	2b00      	cmp	r3, #0
 8002664:	d003      	beq.n	800266e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002666:	69ba      	ldr	r2, [r7, #24]
 8002668:	693b      	ldr	r3, [r7, #16]
 800266a:	4313      	orrs	r3, r2
 800266c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800266e:	4a31      	ldr	r2, [pc, #196]	@ (8002734 <HAL_GPIO_Init+0x324>)
 8002670:	69bb      	ldr	r3, [r7, #24]
 8002672:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002674:	4b2f      	ldr	r3, [pc, #188]	@ (8002734 <HAL_GPIO_Init+0x324>)
 8002676:	68db      	ldr	r3, [r3, #12]
 8002678:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800267a:	693b      	ldr	r3, [r7, #16]
 800267c:	43db      	mvns	r3, r3
 800267e:	69ba      	ldr	r2, [r7, #24]
 8002680:	4013      	ands	r3, r2
 8002682:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800268c:	2b00      	cmp	r3, #0
 800268e:	d003      	beq.n	8002698 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002690:	69ba      	ldr	r2, [r7, #24]
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	4313      	orrs	r3, r2
 8002696:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002698:	4a26      	ldr	r2, [pc, #152]	@ (8002734 <HAL_GPIO_Init+0x324>)
 800269a:	69bb      	ldr	r3, [r7, #24]
 800269c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800269e:	4b25      	ldr	r3, [pc, #148]	@ (8002734 <HAL_GPIO_Init+0x324>)
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026a4:	693b      	ldr	r3, [r7, #16]
 80026a6:	43db      	mvns	r3, r3
 80026a8:	69ba      	ldr	r2, [r7, #24]
 80026aa:	4013      	ands	r3, r2
 80026ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d003      	beq.n	80026c2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80026ba:	69ba      	ldr	r2, [r7, #24]
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	4313      	orrs	r3, r2
 80026c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80026c2:	4a1c      	ldr	r2, [pc, #112]	@ (8002734 <HAL_GPIO_Init+0x324>)
 80026c4:	69bb      	ldr	r3, [r7, #24]
 80026c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80026c8:	4b1a      	ldr	r3, [pc, #104]	@ (8002734 <HAL_GPIO_Init+0x324>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026ce:	693b      	ldr	r3, [r7, #16]
 80026d0:	43db      	mvns	r3, r3
 80026d2:	69ba      	ldr	r2, [r7, #24]
 80026d4:	4013      	ands	r3, r2
 80026d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d003      	beq.n	80026ec <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80026e4:	69ba      	ldr	r2, [r7, #24]
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	4313      	orrs	r3, r2
 80026ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80026ec:	4a11      	ldr	r2, [pc, #68]	@ (8002734 <HAL_GPIO_Init+0x324>)
 80026ee:	69bb      	ldr	r3, [r7, #24]
 80026f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	3301      	adds	r3, #1
 80026f6:	61fb      	str	r3, [r7, #28]
 80026f8:	69fb      	ldr	r3, [r7, #28]
 80026fa:	2b0f      	cmp	r3, #15
 80026fc:	f67f ae96 	bls.w	800242c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002700:	bf00      	nop
 8002702:	bf00      	nop
 8002704:	3724      	adds	r7, #36	@ 0x24
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr
 800270e:	bf00      	nop
 8002710:	40023800 	.word	0x40023800
 8002714:	40013800 	.word	0x40013800
 8002718:	40020000 	.word	0x40020000
 800271c:	40020400 	.word	0x40020400
 8002720:	40020800 	.word	0x40020800
 8002724:	40020c00 	.word	0x40020c00
 8002728:	40021000 	.word	0x40021000
 800272c:	40021400 	.word	0x40021400
 8002730:	40021800 	.word	0x40021800
 8002734:	40013c00 	.word	0x40013c00

08002738 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002738:	b480      	push	{r7}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
 8002740:	460b      	mov	r3, r1
 8002742:	807b      	strh	r3, [r7, #2]
 8002744:	4613      	mov	r3, r2
 8002746:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002748:	787b      	ldrb	r3, [r7, #1]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d003      	beq.n	8002756 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800274e:	887a      	ldrh	r2, [r7, #2]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002754:	e003      	b.n	800275e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002756:	887b      	ldrh	r3, [r7, #2]
 8002758:	041a      	lsls	r2, r3, #16
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	619a      	str	r2, [r3, #24]
}
 800275e:	bf00      	nop
 8002760:	370c      	adds	r7, #12
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr
	...

0800276c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b084      	sub	sp, #16
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
 8002774:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d101      	bne.n	8002780 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800277c:	2301      	movs	r3, #1
 800277e:	e0cc      	b.n	800291a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002780:	4b68      	ldr	r3, [pc, #416]	@ (8002924 <HAL_RCC_ClockConfig+0x1b8>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f003 030f 	and.w	r3, r3, #15
 8002788:	683a      	ldr	r2, [r7, #0]
 800278a:	429a      	cmp	r2, r3
 800278c:	d90c      	bls.n	80027a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800278e:	4b65      	ldr	r3, [pc, #404]	@ (8002924 <HAL_RCC_ClockConfig+0x1b8>)
 8002790:	683a      	ldr	r2, [r7, #0]
 8002792:	b2d2      	uxtb	r2, r2
 8002794:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002796:	4b63      	ldr	r3, [pc, #396]	@ (8002924 <HAL_RCC_ClockConfig+0x1b8>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f003 030f 	and.w	r3, r3, #15
 800279e:	683a      	ldr	r2, [r7, #0]
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d001      	beq.n	80027a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e0b8      	b.n	800291a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 0302 	and.w	r3, r3, #2
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d020      	beq.n	80027f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f003 0304 	and.w	r3, r3, #4
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d005      	beq.n	80027cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80027c0:	4b59      	ldr	r3, [pc, #356]	@ (8002928 <HAL_RCC_ClockConfig+0x1bc>)
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	4a58      	ldr	r2, [pc, #352]	@ (8002928 <HAL_RCC_ClockConfig+0x1bc>)
 80027c6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80027ca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f003 0308 	and.w	r3, r3, #8
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d005      	beq.n	80027e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027d8:	4b53      	ldr	r3, [pc, #332]	@ (8002928 <HAL_RCC_ClockConfig+0x1bc>)
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	4a52      	ldr	r2, [pc, #328]	@ (8002928 <HAL_RCC_ClockConfig+0x1bc>)
 80027de:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80027e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027e4:	4b50      	ldr	r3, [pc, #320]	@ (8002928 <HAL_RCC_ClockConfig+0x1bc>)
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	494d      	ldr	r1, [pc, #308]	@ (8002928 <HAL_RCC_ClockConfig+0x1bc>)
 80027f2:	4313      	orrs	r3, r2
 80027f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f003 0301 	and.w	r3, r3, #1
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d044      	beq.n	800288c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	2b01      	cmp	r3, #1
 8002808:	d107      	bne.n	800281a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800280a:	4b47      	ldr	r3, [pc, #284]	@ (8002928 <HAL_RCC_ClockConfig+0x1bc>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002812:	2b00      	cmp	r3, #0
 8002814:	d119      	bne.n	800284a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	e07f      	b.n	800291a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	2b02      	cmp	r3, #2
 8002820:	d003      	beq.n	800282a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002826:	2b03      	cmp	r3, #3
 8002828:	d107      	bne.n	800283a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800282a:	4b3f      	ldr	r3, [pc, #252]	@ (8002928 <HAL_RCC_ClockConfig+0x1bc>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002832:	2b00      	cmp	r3, #0
 8002834:	d109      	bne.n	800284a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e06f      	b.n	800291a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800283a:	4b3b      	ldr	r3, [pc, #236]	@ (8002928 <HAL_RCC_ClockConfig+0x1bc>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f003 0302 	and.w	r3, r3, #2
 8002842:	2b00      	cmp	r3, #0
 8002844:	d101      	bne.n	800284a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	e067      	b.n	800291a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800284a:	4b37      	ldr	r3, [pc, #220]	@ (8002928 <HAL_RCC_ClockConfig+0x1bc>)
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	f023 0203 	bic.w	r2, r3, #3
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	4934      	ldr	r1, [pc, #208]	@ (8002928 <HAL_RCC_ClockConfig+0x1bc>)
 8002858:	4313      	orrs	r3, r2
 800285a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800285c:	f7ff f8e6 	bl	8001a2c <HAL_GetTick>
 8002860:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002862:	e00a      	b.n	800287a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002864:	f7ff f8e2 	bl	8001a2c <HAL_GetTick>
 8002868:	4602      	mov	r2, r0
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002872:	4293      	cmp	r3, r2
 8002874:	d901      	bls.n	800287a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002876:	2303      	movs	r3, #3
 8002878:	e04f      	b.n	800291a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800287a:	4b2b      	ldr	r3, [pc, #172]	@ (8002928 <HAL_RCC_ClockConfig+0x1bc>)
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	f003 020c 	and.w	r2, r3, #12
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	009b      	lsls	r3, r3, #2
 8002888:	429a      	cmp	r2, r3
 800288a:	d1eb      	bne.n	8002864 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800288c:	4b25      	ldr	r3, [pc, #148]	@ (8002924 <HAL_RCC_ClockConfig+0x1b8>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 030f 	and.w	r3, r3, #15
 8002894:	683a      	ldr	r2, [r7, #0]
 8002896:	429a      	cmp	r2, r3
 8002898:	d20c      	bcs.n	80028b4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800289a:	4b22      	ldr	r3, [pc, #136]	@ (8002924 <HAL_RCC_ClockConfig+0x1b8>)
 800289c:	683a      	ldr	r2, [r7, #0]
 800289e:	b2d2      	uxtb	r2, r2
 80028a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028a2:	4b20      	ldr	r3, [pc, #128]	@ (8002924 <HAL_RCC_ClockConfig+0x1b8>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f003 030f 	and.w	r3, r3, #15
 80028aa:	683a      	ldr	r2, [r7, #0]
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d001      	beq.n	80028b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	e032      	b.n	800291a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f003 0304 	and.w	r3, r3, #4
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d008      	beq.n	80028d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028c0:	4b19      	ldr	r3, [pc, #100]	@ (8002928 <HAL_RCC_ClockConfig+0x1bc>)
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	68db      	ldr	r3, [r3, #12]
 80028cc:	4916      	ldr	r1, [pc, #88]	@ (8002928 <HAL_RCC_ClockConfig+0x1bc>)
 80028ce:	4313      	orrs	r3, r2
 80028d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 0308 	and.w	r3, r3, #8
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d009      	beq.n	80028f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80028de:	4b12      	ldr	r3, [pc, #72]	@ (8002928 <HAL_RCC_ClockConfig+0x1bc>)
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	691b      	ldr	r3, [r3, #16]
 80028ea:	00db      	lsls	r3, r3, #3
 80028ec:	490e      	ldr	r1, [pc, #56]	@ (8002928 <HAL_RCC_ClockConfig+0x1bc>)
 80028ee:	4313      	orrs	r3, r2
 80028f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80028f2:	f000 f855 	bl	80029a0 <HAL_RCC_GetSysClockFreq>
 80028f6:	4602      	mov	r2, r0
 80028f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002928 <HAL_RCC_ClockConfig+0x1bc>)
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	091b      	lsrs	r3, r3, #4
 80028fe:	f003 030f 	and.w	r3, r3, #15
 8002902:	490a      	ldr	r1, [pc, #40]	@ (800292c <HAL_RCC_ClockConfig+0x1c0>)
 8002904:	5ccb      	ldrb	r3, [r1, r3]
 8002906:	fa22 f303 	lsr.w	r3, r2, r3
 800290a:	4a09      	ldr	r2, [pc, #36]	@ (8002930 <HAL_RCC_ClockConfig+0x1c4>)
 800290c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800290e:	4b09      	ldr	r3, [pc, #36]	@ (8002934 <HAL_RCC_ClockConfig+0x1c8>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4618      	mov	r0, r3
 8002914:	f7ff f846 	bl	80019a4 <HAL_InitTick>

  return HAL_OK;
 8002918:	2300      	movs	r3, #0
}
 800291a:	4618      	mov	r0, r3
 800291c:	3710      	adds	r7, #16
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	40023c00 	.word	0x40023c00
 8002928:	40023800 	.word	0x40023800
 800292c:	08006c08 	.word	0x08006c08
 8002930:	20000008 	.word	0x20000008
 8002934:	2000000c 	.word	0x2000000c

08002938 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002938:	b480      	push	{r7}
 800293a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800293c:	4b03      	ldr	r3, [pc, #12]	@ (800294c <HAL_RCC_GetHCLKFreq+0x14>)
 800293e:	681b      	ldr	r3, [r3, #0]
}
 8002940:	4618      	mov	r0, r3
 8002942:	46bd      	mov	sp, r7
 8002944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002948:	4770      	bx	lr
 800294a:	bf00      	nop
 800294c:	20000008 	.word	0x20000008

08002950 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002954:	f7ff fff0 	bl	8002938 <HAL_RCC_GetHCLKFreq>
 8002958:	4602      	mov	r2, r0
 800295a:	4b05      	ldr	r3, [pc, #20]	@ (8002970 <HAL_RCC_GetPCLK1Freq+0x20>)
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	0a9b      	lsrs	r3, r3, #10
 8002960:	f003 0307 	and.w	r3, r3, #7
 8002964:	4903      	ldr	r1, [pc, #12]	@ (8002974 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002966:	5ccb      	ldrb	r3, [r1, r3]
 8002968:	fa22 f303 	lsr.w	r3, r2, r3
}
 800296c:	4618      	mov	r0, r3
 800296e:	bd80      	pop	{r7, pc}
 8002970:	40023800 	.word	0x40023800
 8002974:	08006c18 	.word	0x08006c18

08002978 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800297c:	f7ff ffdc 	bl	8002938 <HAL_RCC_GetHCLKFreq>
 8002980:	4602      	mov	r2, r0
 8002982:	4b05      	ldr	r3, [pc, #20]	@ (8002998 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	0b5b      	lsrs	r3, r3, #13
 8002988:	f003 0307 	and.w	r3, r3, #7
 800298c:	4903      	ldr	r1, [pc, #12]	@ (800299c <HAL_RCC_GetPCLK2Freq+0x24>)
 800298e:	5ccb      	ldrb	r3, [r1, r3]
 8002990:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002994:	4618      	mov	r0, r3
 8002996:	bd80      	pop	{r7, pc}
 8002998:	40023800 	.word	0x40023800
 800299c:	08006c18 	.word	0x08006c18

080029a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80029a4:	b0ae      	sub	sp, #184	@ 0xb8
 80029a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80029a8:	2300      	movs	r3, #0
 80029aa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80029ae:	2300      	movs	r3, #0
 80029b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80029b4:	2300      	movs	r3, #0
 80029b6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80029ba:	2300      	movs	r3, #0
 80029bc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80029c0:	2300      	movs	r3, #0
 80029c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80029c6:	4bcb      	ldr	r3, [pc, #812]	@ (8002cf4 <HAL_RCC_GetSysClockFreq+0x354>)
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	f003 030c 	and.w	r3, r3, #12
 80029ce:	2b0c      	cmp	r3, #12
 80029d0:	f200 8206 	bhi.w	8002de0 <HAL_RCC_GetSysClockFreq+0x440>
 80029d4:	a201      	add	r2, pc, #4	@ (adr r2, 80029dc <HAL_RCC_GetSysClockFreq+0x3c>)
 80029d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029da:	bf00      	nop
 80029dc:	08002a11 	.word	0x08002a11
 80029e0:	08002de1 	.word	0x08002de1
 80029e4:	08002de1 	.word	0x08002de1
 80029e8:	08002de1 	.word	0x08002de1
 80029ec:	08002a19 	.word	0x08002a19
 80029f0:	08002de1 	.word	0x08002de1
 80029f4:	08002de1 	.word	0x08002de1
 80029f8:	08002de1 	.word	0x08002de1
 80029fc:	08002a21 	.word	0x08002a21
 8002a00:	08002de1 	.word	0x08002de1
 8002a04:	08002de1 	.word	0x08002de1
 8002a08:	08002de1 	.word	0x08002de1
 8002a0c:	08002c11 	.word	0x08002c11
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002a10:	4bb9      	ldr	r3, [pc, #740]	@ (8002cf8 <HAL_RCC_GetSysClockFreq+0x358>)
 8002a12:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002a16:	e1e7      	b.n	8002de8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002a18:	4bb8      	ldr	r3, [pc, #736]	@ (8002cfc <HAL_RCC_GetSysClockFreq+0x35c>)
 8002a1a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002a1e:	e1e3      	b.n	8002de8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002a20:	4bb4      	ldr	r3, [pc, #720]	@ (8002cf4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002a28:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002a2c:	4bb1      	ldr	r3, [pc, #708]	@ (8002cf4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d071      	beq.n	8002b1c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a38:	4bae      	ldr	r3, [pc, #696]	@ (8002cf4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	099b      	lsrs	r3, r3, #6
 8002a3e:	2200      	movs	r2, #0
 8002a40:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002a44:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002a48:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002a4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a50:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002a54:	2300      	movs	r3, #0
 8002a56:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002a5a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002a5e:	4622      	mov	r2, r4
 8002a60:	462b      	mov	r3, r5
 8002a62:	f04f 0000 	mov.w	r0, #0
 8002a66:	f04f 0100 	mov.w	r1, #0
 8002a6a:	0159      	lsls	r1, r3, #5
 8002a6c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a70:	0150      	lsls	r0, r2, #5
 8002a72:	4602      	mov	r2, r0
 8002a74:	460b      	mov	r3, r1
 8002a76:	4621      	mov	r1, r4
 8002a78:	1a51      	subs	r1, r2, r1
 8002a7a:	6439      	str	r1, [r7, #64]	@ 0x40
 8002a7c:	4629      	mov	r1, r5
 8002a7e:	eb63 0301 	sbc.w	r3, r3, r1
 8002a82:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a84:	f04f 0200 	mov.w	r2, #0
 8002a88:	f04f 0300 	mov.w	r3, #0
 8002a8c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002a90:	4649      	mov	r1, r9
 8002a92:	018b      	lsls	r3, r1, #6
 8002a94:	4641      	mov	r1, r8
 8002a96:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002a9a:	4641      	mov	r1, r8
 8002a9c:	018a      	lsls	r2, r1, #6
 8002a9e:	4641      	mov	r1, r8
 8002aa0:	1a51      	subs	r1, r2, r1
 8002aa2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002aa4:	4649      	mov	r1, r9
 8002aa6:	eb63 0301 	sbc.w	r3, r3, r1
 8002aaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002aac:	f04f 0200 	mov.w	r2, #0
 8002ab0:	f04f 0300 	mov.w	r3, #0
 8002ab4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002ab8:	4649      	mov	r1, r9
 8002aba:	00cb      	lsls	r3, r1, #3
 8002abc:	4641      	mov	r1, r8
 8002abe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002ac2:	4641      	mov	r1, r8
 8002ac4:	00ca      	lsls	r2, r1, #3
 8002ac6:	4610      	mov	r0, r2
 8002ac8:	4619      	mov	r1, r3
 8002aca:	4603      	mov	r3, r0
 8002acc:	4622      	mov	r2, r4
 8002ace:	189b      	adds	r3, r3, r2
 8002ad0:	633b      	str	r3, [r7, #48]	@ 0x30
 8002ad2:	462b      	mov	r3, r5
 8002ad4:	460a      	mov	r2, r1
 8002ad6:	eb42 0303 	adc.w	r3, r2, r3
 8002ada:	637b      	str	r3, [r7, #52]	@ 0x34
 8002adc:	f04f 0200 	mov.w	r2, #0
 8002ae0:	f04f 0300 	mov.w	r3, #0
 8002ae4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002ae8:	4629      	mov	r1, r5
 8002aea:	024b      	lsls	r3, r1, #9
 8002aec:	4621      	mov	r1, r4
 8002aee:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002af2:	4621      	mov	r1, r4
 8002af4:	024a      	lsls	r2, r1, #9
 8002af6:	4610      	mov	r0, r2
 8002af8:	4619      	mov	r1, r3
 8002afa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002afe:	2200      	movs	r2, #0
 8002b00:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002b04:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002b08:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002b0c:	f7fe f8bc 	bl	8000c88 <__aeabi_uldivmod>
 8002b10:	4602      	mov	r2, r0
 8002b12:	460b      	mov	r3, r1
 8002b14:	4613      	mov	r3, r2
 8002b16:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002b1a:	e067      	b.n	8002bec <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b1c:	4b75      	ldr	r3, [pc, #468]	@ (8002cf4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	099b      	lsrs	r3, r3, #6
 8002b22:	2200      	movs	r2, #0
 8002b24:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002b28:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002b2c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002b30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b34:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002b36:	2300      	movs	r3, #0
 8002b38:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002b3a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002b3e:	4622      	mov	r2, r4
 8002b40:	462b      	mov	r3, r5
 8002b42:	f04f 0000 	mov.w	r0, #0
 8002b46:	f04f 0100 	mov.w	r1, #0
 8002b4a:	0159      	lsls	r1, r3, #5
 8002b4c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b50:	0150      	lsls	r0, r2, #5
 8002b52:	4602      	mov	r2, r0
 8002b54:	460b      	mov	r3, r1
 8002b56:	4621      	mov	r1, r4
 8002b58:	1a51      	subs	r1, r2, r1
 8002b5a:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002b5c:	4629      	mov	r1, r5
 8002b5e:	eb63 0301 	sbc.w	r3, r3, r1
 8002b62:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b64:	f04f 0200 	mov.w	r2, #0
 8002b68:	f04f 0300 	mov.w	r3, #0
 8002b6c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002b70:	4649      	mov	r1, r9
 8002b72:	018b      	lsls	r3, r1, #6
 8002b74:	4641      	mov	r1, r8
 8002b76:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002b7a:	4641      	mov	r1, r8
 8002b7c:	018a      	lsls	r2, r1, #6
 8002b7e:	4641      	mov	r1, r8
 8002b80:	ebb2 0a01 	subs.w	sl, r2, r1
 8002b84:	4649      	mov	r1, r9
 8002b86:	eb63 0b01 	sbc.w	fp, r3, r1
 8002b8a:	f04f 0200 	mov.w	r2, #0
 8002b8e:	f04f 0300 	mov.w	r3, #0
 8002b92:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002b96:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002b9a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002b9e:	4692      	mov	sl, r2
 8002ba0:	469b      	mov	fp, r3
 8002ba2:	4623      	mov	r3, r4
 8002ba4:	eb1a 0303 	adds.w	r3, sl, r3
 8002ba8:	623b      	str	r3, [r7, #32]
 8002baa:	462b      	mov	r3, r5
 8002bac:	eb4b 0303 	adc.w	r3, fp, r3
 8002bb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bb2:	f04f 0200 	mov.w	r2, #0
 8002bb6:	f04f 0300 	mov.w	r3, #0
 8002bba:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002bbe:	4629      	mov	r1, r5
 8002bc0:	028b      	lsls	r3, r1, #10
 8002bc2:	4621      	mov	r1, r4
 8002bc4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002bc8:	4621      	mov	r1, r4
 8002bca:	028a      	lsls	r2, r1, #10
 8002bcc:	4610      	mov	r0, r2
 8002bce:	4619      	mov	r1, r3
 8002bd0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	673b      	str	r3, [r7, #112]	@ 0x70
 8002bd8:	677a      	str	r2, [r7, #116]	@ 0x74
 8002bda:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002bde:	f7fe f853 	bl	8000c88 <__aeabi_uldivmod>
 8002be2:	4602      	mov	r2, r0
 8002be4:	460b      	mov	r3, r1
 8002be6:	4613      	mov	r3, r2
 8002be8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002bec:	4b41      	ldr	r3, [pc, #260]	@ (8002cf4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	0c1b      	lsrs	r3, r3, #16
 8002bf2:	f003 0303 	and.w	r3, r3, #3
 8002bf6:	3301      	adds	r3, #1
 8002bf8:	005b      	lsls	r3, r3, #1
 8002bfa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002bfe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002c02:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002c06:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c0a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002c0e:	e0eb      	b.n	8002de8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c10:	4b38      	ldr	r3, [pc, #224]	@ (8002cf4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002c18:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c1c:	4b35      	ldr	r3, [pc, #212]	@ (8002cf4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d06b      	beq.n	8002d00 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c28:	4b32      	ldr	r3, [pc, #200]	@ (8002cf4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	099b      	lsrs	r3, r3, #6
 8002c2e:	2200      	movs	r2, #0
 8002c30:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002c32:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002c34:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002c36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c3a:	663b      	str	r3, [r7, #96]	@ 0x60
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	667b      	str	r3, [r7, #100]	@ 0x64
 8002c40:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002c44:	4622      	mov	r2, r4
 8002c46:	462b      	mov	r3, r5
 8002c48:	f04f 0000 	mov.w	r0, #0
 8002c4c:	f04f 0100 	mov.w	r1, #0
 8002c50:	0159      	lsls	r1, r3, #5
 8002c52:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c56:	0150      	lsls	r0, r2, #5
 8002c58:	4602      	mov	r2, r0
 8002c5a:	460b      	mov	r3, r1
 8002c5c:	4621      	mov	r1, r4
 8002c5e:	1a51      	subs	r1, r2, r1
 8002c60:	61b9      	str	r1, [r7, #24]
 8002c62:	4629      	mov	r1, r5
 8002c64:	eb63 0301 	sbc.w	r3, r3, r1
 8002c68:	61fb      	str	r3, [r7, #28]
 8002c6a:	f04f 0200 	mov.w	r2, #0
 8002c6e:	f04f 0300 	mov.w	r3, #0
 8002c72:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002c76:	4659      	mov	r1, fp
 8002c78:	018b      	lsls	r3, r1, #6
 8002c7a:	4651      	mov	r1, sl
 8002c7c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002c80:	4651      	mov	r1, sl
 8002c82:	018a      	lsls	r2, r1, #6
 8002c84:	4651      	mov	r1, sl
 8002c86:	ebb2 0801 	subs.w	r8, r2, r1
 8002c8a:	4659      	mov	r1, fp
 8002c8c:	eb63 0901 	sbc.w	r9, r3, r1
 8002c90:	f04f 0200 	mov.w	r2, #0
 8002c94:	f04f 0300 	mov.w	r3, #0
 8002c98:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002c9c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002ca0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002ca4:	4690      	mov	r8, r2
 8002ca6:	4699      	mov	r9, r3
 8002ca8:	4623      	mov	r3, r4
 8002caa:	eb18 0303 	adds.w	r3, r8, r3
 8002cae:	613b      	str	r3, [r7, #16]
 8002cb0:	462b      	mov	r3, r5
 8002cb2:	eb49 0303 	adc.w	r3, r9, r3
 8002cb6:	617b      	str	r3, [r7, #20]
 8002cb8:	f04f 0200 	mov.w	r2, #0
 8002cbc:	f04f 0300 	mov.w	r3, #0
 8002cc0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002cc4:	4629      	mov	r1, r5
 8002cc6:	024b      	lsls	r3, r1, #9
 8002cc8:	4621      	mov	r1, r4
 8002cca:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002cce:	4621      	mov	r1, r4
 8002cd0:	024a      	lsls	r2, r1, #9
 8002cd2:	4610      	mov	r0, r2
 8002cd4:	4619      	mov	r1, r3
 8002cd6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002cda:	2200      	movs	r2, #0
 8002cdc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002cde:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002ce0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002ce4:	f7fd ffd0 	bl	8000c88 <__aeabi_uldivmod>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	460b      	mov	r3, r1
 8002cec:	4613      	mov	r3, r2
 8002cee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002cf2:	e065      	b.n	8002dc0 <HAL_RCC_GetSysClockFreq+0x420>
 8002cf4:	40023800 	.word	0x40023800
 8002cf8:	00f42400 	.word	0x00f42400
 8002cfc:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d00:	4b3d      	ldr	r3, [pc, #244]	@ (8002df8 <HAL_RCC_GetSysClockFreq+0x458>)
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	099b      	lsrs	r3, r3, #6
 8002d06:	2200      	movs	r2, #0
 8002d08:	4618      	mov	r0, r3
 8002d0a:	4611      	mov	r1, r2
 8002d0c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002d10:	653b      	str	r3, [r7, #80]	@ 0x50
 8002d12:	2300      	movs	r3, #0
 8002d14:	657b      	str	r3, [r7, #84]	@ 0x54
 8002d16:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002d1a:	4642      	mov	r2, r8
 8002d1c:	464b      	mov	r3, r9
 8002d1e:	f04f 0000 	mov.w	r0, #0
 8002d22:	f04f 0100 	mov.w	r1, #0
 8002d26:	0159      	lsls	r1, r3, #5
 8002d28:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d2c:	0150      	lsls	r0, r2, #5
 8002d2e:	4602      	mov	r2, r0
 8002d30:	460b      	mov	r3, r1
 8002d32:	4641      	mov	r1, r8
 8002d34:	1a51      	subs	r1, r2, r1
 8002d36:	60b9      	str	r1, [r7, #8]
 8002d38:	4649      	mov	r1, r9
 8002d3a:	eb63 0301 	sbc.w	r3, r3, r1
 8002d3e:	60fb      	str	r3, [r7, #12]
 8002d40:	f04f 0200 	mov.w	r2, #0
 8002d44:	f04f 0300 	mov.w	r3, #0
 8002d48:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002d4c:	4659      	mov	r1, fp
 8002d4e:	018b      	lsls	r3, r1, #6
 8002d50:	4651      	mov	r1, sl
 8002d52:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002d56:	4651      	mov	r1, sl
 8002d58:	018a      	lsls	r2, r1, #6
 8002d5a:	4651      	mov	r1, sl
 8002d5c:	1a54      	subs	r4, r2, r1
 8002d5e:	4659      	mov	r1, fp
 8002d60:	eb63 0501 	sbc.w	r5, r3, r1
 8002d64:	f04f 0200 	mov.w	r2, #0
 8002d68:	f04f 0300 	mov.w	r3, #0
 8002d6c:	00eb      	lsls	r3, r5, #3
 8002d6e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d72:	00e2      	lsls	r2, r4, #3
 8002d74:	4614      	mov	r4, r2
 8002d76:	461d      	mov	r5, r3
 8002d78:	4643      	mov	r3, r8
 8002d7a:	18e3      	adds	r3, r4, r3
 8002d7c:	603b      	str	r3, [r7, #0]
 8002d7e:	464b      	mov	r3, r9
 8002d80:	eb45 0303 	adc.w	r3, r5, r3
 8002d84:	607b      	str	r3, [r7, #4]
 8002d86:	f04f 0200 	mov.w	r2, #0
 8002d8a:	f04f 0300 	mov.w	r3, #0
 8002d8e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002d92:	4629      	mov	r1, r5
 8002d94:	028b      	lsls	r3, r1, #10
 8002d96:	4621      	mov	r1, r4
 8002d98:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002d9c:	4621      	mov	r1, r4
 8002d9e:	028a      	lsls	r2, r1, #10
 8002da0:	4610      	mov	r0, r2
 8002da2:	4619      	mov	r1, r3
 8002da4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002da8:	2200      	movs	r2, #0
 8002daa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002dac:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002dae:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002db2:	f7fd ff69 	bl	8000c88 <__aeabi_uldivmod>
 8002db6:	4602      	mov	r2, r0
 8002db8:	460b      	mov	r3, r1
 8002dba:	4613      	mov	r3, r2
 8002dbc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002dc0:	4b0d      	ldr	r3, [pc, #52]	@ (8002df8 <HAL_RCC_GetSysClockFreq+0x458>)
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	0f1b      	lsrs	r3, r3, #28
 8002dc6:	f003 0307 	and.w	r3, r3, #7
 8002dca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8002dce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002dd2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002dd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dda:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002dde:	e003      	b.n	8002de8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002de0:	4b06      	ldr	r3, [pc, #24]	@ (8002dfc <HAL_RCC_GetSysClockFreq+0x45c>)
 8002de2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002de6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002de8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	37b8      	adds	r7, #184	@ 0xb8
 8002df0:	46bd      	mov	sp, r7
 8002df2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002df6:	bf00      	nop
 8002df8:	40023800 	.word	0x40023800
 8002dfc:	00f42400 	.word	0x00f42400

08002e00 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b086      	sub	sp, #24
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d101      	bne.n	8002e12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e28d      	b.n	800332e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 0301 	and.w	r3, r3, #1
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	f000 8083 	beq.w	8002f26 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002e20:	4b94      	ldr	r3, [pc, #592]	@ (8003074 <HAL_RCC_OscConfig+0x274>)
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	f003 030c 	and.w	r3, r3, #12
 8002e28:	2b04      	cmp	r3, #4
 8002e2a:	d019      	beq.n	8002e60 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002e2c:	4b91      	ldr	r3, [pc, #580]	@ (8003074 <HAL_RCC_OscConfig+0x274>)
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	f003 030c 	and.w	r3, r3, #12
        || \
 8002e34:	2b08      	cmp	r3, #8
 8002e36:	d106      	bne.n	8002e46 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002e38:	4b8e      	ldr	r3, [pc, #568]	@ (8003074 <HAL_RCC_OscConfig+0x274>)
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e40:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e44:	d00c      	beq.n	8002e60 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e46:	4b8b      	ldr	r3, [pc, #556]	@ (8003074 <HAL_RCC_OscConfig+0x274>)
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002e4e:	2b0c      	cmp	r3, #12
 8002e50:	d112      	bne.n	8002e78 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e52:	4b88      	ldr	r3, [pc, #544]	@ (8003074 <HAL_RCC_OscConfig+0x274>)
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e5a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e5e:	d10b      	bne.n	8002e78 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e60:	4b84      	ldr	r3, [pc, #528]	@ (8003074 <HAL_RCC_OscConfig+0x274>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d05b      	beq.n	8002f24 <HAL_RCC_OscConfig+0x124>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d157      	bne.n	8002f24 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	e25a      	b.n	800332e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e80:	d106      	bne.n	8002e90 <HAL_RCC_OscConfig+0x90>
 8002e82:	4b7c      	ldr	r3, [pc, #496]	@ (8003074 <HAL_RCC_OscConfig+0x274>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4a7b      	ldr	r2, [pc, #492]	@ (8003074 <HAL_RCC_OscConfig+0x274>)
 8002e88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e8c:	6013      	str	r3, [r2, #0]
 8002e8e:	e01d      	b.n	8002ecc <HAL_RCC_OscConfig+0xcc>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e98:	d10c      	bne.n	8002eb4 <HAL_RCC_OscConfig+0xb4>
 8002e9a:	4b76      	ldr	r3, [pc, #472]	@ (8003074 <HAL_RCC_OscConfig+0x274>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a75      	ldr	r2, [pc, #468]	@ (8003074 <HAL_RCC_OscConfig+0x274>)
 8002ea0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ea4:	6013      	str	r3, [r2, #0]
 8002ea6:	4b73      	ldr	r3, [pc, #460]	@ (8003074 <HAL_RCC_OscConfig+0x274>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a72      	ldr	r2, [pc, #456]	@ (8003074 <HAL_RCC_OscConfig+0x274>)
 8002eac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002eb0:	6013      	str	r3, [r2, #0]
 8002eb2:	e00b      	b.n	8002ecc <HAL_RCC_OscConfig+0xcc>
 8002eb4:	4b6f      	ldr	r3, [pc, #444]	@ (8003074 <HAL_RCC_OscConfig+0x274>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a6e      	ldr	r2, [pc, #440]	@ (8003074 <HAL_RCC_OscConfig+0x274>)
 8002eba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ebe:	6013      	str	r3, [r2, #0]
 8002ec0:	4b6c      	ldr	r3, [pc, #432]	@ (8003074 <HAL_RCC_OscConfig+0x274>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a6b      	ldr	r2, [pc, #428]	@ (8003074 <HAL_RCC_OscConfig+0x274>)
 8002ec6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002eca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d013      	beq.n	8002efc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ed4:	f7fe fdaa 	bl	8001a2c <HAL_GetTick>
 8002ed8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002eda:	e008      	b.n	8002eee <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002edc:	f7fe fda6 	bl	8001a2c <HAL_GetTick>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	693b      	ldr	r3, [r7, #16]
 8002ee4:	1ad3      	subs	r3, r2, r3
 8002ee6:	2b64      	cmp	r3, #100	@ 0x64
 8002ee8:	d901      	bls.n	8002eee <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002eea:	2303      	movs	r3, #3
 8002eec:	e21f      	b.n	800332e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002eee:	4b61      	ldr	r3, [pc, #388]	@ (8003074 <HAL_RCC_OscConfig+0x274>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d0f0      	beq.n	8002edc <HAL_RCC_OscConfig+0xdc>
 8002efa:	e014      	b.n	8002f26 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002efc:	f7fe fd96 	bl	8001a2c <HAL_GetTick>
 8002f00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f02:	e008      	b.n	8002f16 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f04:	f7fe fd92 	bl	8001a2c <HAL_GetTick>
 8002f08:	4602      	mov	r2, r0
 8002f0a:	693b      	ldr	r3, [r7, #16]
 8002f0c:	1ad3      	subs	r3, r2, r3
 8002f0e:	2b64      	cmp	r3, #100	@ 0x64
 8002f10:	d901      	bls.n	8002f16 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002f12:	2303      	movs	r3, #3
 8002f14:	e20b      	b.n	800332e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f16:	4b57      	ldr	r3, [pc, #348]	@ (8003074 <HAL_RCC_OscConfig+0x274>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d1f0      	bne.n	8002f04 <HAL_RCC_OscConfig+0x104>
 8002f22:	e000      	b.n	8002f26 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 0302 	and.w	r3, r3, #2
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d06f      	beq.n	8003012 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002f32:	4b50      	ldr	r3, [pc, #320]	@ (8003074 <HAL_RCC_OscConfig+0x274>)
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	f003 030c 	and.w	r3, r3, #12
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d017      	beq.n	8002f6e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002f3e:	4b4d      	ldr	r3, [pc, #308]	@ (8003074 <HAL_RCC_OscConfig+0x274>)
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	f003 030c 	and.w	r3, r3, #12
        || \
 8002f46:	2b08      	cmp	r3, #8
 8002f48:	d105      	bne.n	8002f56 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002f4a:	4b4a      	ldr	r3, [pc, #296]	@ (8003074 <HAL_RCC_OscConfig+0x274>)
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d00b      	beq.n	8002f6e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f56:	4b47      	ldr	r3, [pc, #284]	@ (8003074 <HAL_RCC_OscConfig+0x274>)
 8002f58:	689b      	ldr	r3, [r3, #8]
 8002f5a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002f5e:	2b0c      	cmp	r3, #12
 8002f60:	d11c      	bne.n	8002f9c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f62:	4b44      	ldr	r3, [pc, #272]	@ (8003074 <HAL_RCC_OscConfig+0x274>)
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d116      	bne.n	8002f9c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f6e:	4b41      	ldr	r3, [pc, #260]	@ (8003074 <HAL_RCC_OscConfig+0x274>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f003 0302 	and.w	r3, r3, #2
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d005      	beq.n	8002f86 <HAL_RCC_OscConfig+0x186>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	68db      	ldr	r3, [r3, #12]
 8002f7e:	2b01      	cmp	r3, #1
 8002f80:	d001      	beq.n	8002f86 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002f82:	2301      	movs	r3, #1
 8002f84:	e1d3      	b.n	800332e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f86:	4b3b      	ldr	r3, [pc, #236]	@ (8003074 <HAL_RCC_OscConfig+0x274>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	691b      	ldr	r3, [r3, #16]
 8002f92:	00db      	lsls	r3, r3, #3
 8002f94:	4937      	ldr	r1, [pc, #220]	@ (8003074 <HAL_RCC_OscConfig+0x274>)
 8002f96:	4313      	orrs	r3, r2
 8002f98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f9a:	e03a      	b.n	8003012 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	68db      	ldr	r3, [r3, #12]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d020      	beq.n	8002fe6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fa4:	4b34      	ldr	r3, [pc, #208]	@ (8003078 <HAL_RCC_OscConfig+0x278>)
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002faa:	f7fe fd3f 	bl	8001a2c <HAL_GetTick>
 8002fae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fb0:	e008      	b.n	8002fc4 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fb2:	f7fe fd3b 	bl	8001a2c <HAL_GetTick>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	1ad3      	subs	r3, r2, r3
 8002fbc:	2b02      	cmp	r3, #2
 8002fbe:	d901      	bls.n	8002fc4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002fc0:	2303      	movs	r3, #3
 8002fc2:	e1b4      	b.n	800332e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fc4:	4b2b      	ldr	r3, [pc, #172]	@ (8003074 <HAL_RCC_OscConfig+0x274>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f003 0302 	and.w	r3, r3, #2
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d0f0      	beq.n	8002fb2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fd0:	4b28      	ldr	r3, [pc, #160]	@ (8003074 <HAL_RCC_OscConfig+0x274>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	691b      	ldr	r3, [r3, #16]
 8002fdc:	00db      	lsls	r3, r3, #3
 8002fde:	4925      	ldr	r1, [pc, #148]	@ (8003074 <HAL_RCC_OscConfig+0x274>)
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	600b      	str	r3, [r1, #0]
 8002fe4:	e015      	b.n	8003012 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fe6:	4b24      	ldr	r3, [pc, #144]	@ (8003078 <HAL_RCC_OscConfig+0x278>)
 8002fe8:	2200      	movs	r2, #0
 8002fea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fec:	f7fe fd1e 	bl	8001a2c <HAL_GetTick>
 8002ff0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ff2:	e008      	b.n	8003006 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ff4:	f7fe fd1a 	bl	8001a2c <HAL_GetTick>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	2b02      	cmp	r3, #2
 8003000:	d901      	bls.n	8003006 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003002:	2303      	movs	r3, #3
 8003004:	e193      	b.n	800332e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003006:	4b1b      	ldr	r3, [pc, #108]	@ (8003074 <HAL_RCC_OscConfig+0x274>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f003 0302 	and.w	r3, r3, #2
 800300e:	2b00      	cmp	r3, #0
 8003010:	d1f0      	bne.n	8002ff4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f003 0308 	and.w	r3, r3, #8
 800301a:	2b00      	cmp	r3, #0
 800301c:	d036      	beq.n	800308c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	695b      	ldr	r3, [r3, #20]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d016      	beq.n	8003054 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003026:	4b15      	ldr	r3, [pc, #84]	@ (800307c <HAL_RCC_OscConfig+0x27c>)
 8003028:	2201      	movs	r2, #1
 800302a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800302c:	f7fe fcfe 	bl	8001a2c <HAL_GetTick>
 8003030:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003032:	e008      	b.n	8003046 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003034:	f7fe fcfa 	bl	8001a2c <HAL_GetTick>
 8003038:	4602      	mov	r2, r0
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	1ad3      	subs	r3, r2, r3
 800303e:	2b02      	cmp	r3, #2
 8003040:	d901      	bls.n	8003046 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	e173      	b.n	800332e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003046:	4b0b      	ldr	r3, [pc, #44]	@ (8003074 <HAL_RCC_OscConfig+0x274>)
 8003048:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800304a:	f003 0302 	and.w	r3, r3, #2
 800304e:	2b00      	cmp	r3, #0
 8003050:	d0f0      	beq.n	8003034 <HAL_RCC_OscConfig+0x234>
 8003052:	e01b      	b.n	800308c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003054:	4b09      	ldr	r3, [pc, #36]	@ (800307c <HAL_RCC_OscConfig+0x27c>)
 8003056:	2200      	movs	r2, #0
 8003058:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800305a:	f7fe fce7 	bl	8001a2c <HAL_GetTick>
 800305e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003060:	e00e      	b.n	8003080 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003062:	f7fe fce3 	bl	8001a2c <HAL_GetTick>
 8003066:	4602      	mov	r2, r0
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	1ad3      	subs	r3, r2, r3
 800306c:	2b02      	cmp	r3, #2
 800306e:	d907      	bls.n	8003080 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003070:	2303      	movs	r3, #3
 8003072:	e15c      	b.n	800332e <HAL_RCC_OscConfig+0x52e>
 8003074:	40023800 	.word	0x40023800
 8003078:	42470000 	.word	0x42470000
 800307c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003080:	4b8a      	ldr	r3, [pc, #552]	@ (80032ac <HAL_RCC_OscConfig+0x4ac>)
 8003082:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003084:	f003 0302 	and.w	r3, r3, #2
 8003088:	2b00      	cmp	r3, #0
 800308a:	d1ea      	bne.n	8003062 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f003 0304 	and.w	r3, r3, #4
 8003094:	2b00      	cmp	r3, #0
 8003096:	f000 8097 	beq.w	80031c8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800309a:	2300      	movs	r3, #0
 800309c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800309e:	4b83      	ldr	r3, [pc, #524]	@ (80032ac <HAL_RCC_OscConfig+0x4ac>)
 80030a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d10f      	bne.n	80030ca <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030aa:	2300      	movs	r3, #0
 80030ac:	60bb      	str	r3, [r7, #8]
 80030ae:	4b7f      	ldr	r3, [pc, #508]	@ (80032ac <HAL_RCC_OscConfig+0x4ac>)
 80030b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030b2:	4a7e      	ldr	r2, [pc, #504]	@ (80032ac <HAL_RCC_OscConfig+0x4ac>)
 80030b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80030ba:	4b7c      	ldr	r3, [pc, #496]	@ (80032ac <HAL_RCC_OscConfig+0x4ac>)
 80030bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030c2:	60bb      	str	r3, [r7, #8]
 80030c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030c6:	2301      	movs	r3, #1
 80030c8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030ca:	4b79      	ldr	r3, [pc, #484]	@ (80032b0 <HAL_RCC_OscConfig+0x4b0>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d118      	bne.n	8003108 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030d6:	4b76      	ldr	r3, [pc, #472]	@ (80032b0 <HAL_RCC_OscConfig+0x4b0>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a75      	ldr	r2, [pc, #468]	@ (80032b0 <HAL_RCC_OscConfig+0x4b0>)
 80030dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030e2:	f7fe fca3 	bl	8001a2c <HAL_GetTick>
 80030e6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030e8:	e008      	b.n	80030fc <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030ea:	f7fe fc9f 	bl	8001a2c <HAL_GetTick>
 80030ee:	4602      	mov	r2, r0
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	1ad3      	subs	r3, r2, r3
 80030f4:	2b02      	cmp	r3, #2
 80030f6:	d901      	bls.n	80030fc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80030f8:	2303      	movs	r3, #3
 80030fa:	e118      	b.n	800332e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030fc:	4b6c      	ldr	r3, [pc, #432]	@ (80032b0 <HAL_RCC_OscConfig+0x4b0>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003104:	2b00      	cmp	r3, #0
 8003106:	d0f0      	beq.n	80030ea <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	2b01      	cmp	r3, #1
 800310e:	d106      	bne.n	800311e <HAL_RCC_OscConfig+0x31e>
 8003110:	4b66      	ldr	r3, [pc, #408]	@ (80032ac <HAL_RCC_OscConfig+0x4ac>)
 8003112:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003114:	4a65      	ldr	r2, [pc, #404]	@ (80032ac <HAL_RCC_OscConfig+0x4ac>)
 8003116:	f043 0301 	orr.w	r3, r3, #1
 800311a:	6713      	str	r3, [r2, #112]	@ 0x70
 800311c:	e01c      	b.n	8003158 <HAL_RCC_OscConfig+0x358>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	2b05      	cmp	r3, #5
 8003124:	d10c      	bne.n	8003140 <HAL_RCC_OscConfig+0x340>
 8003126:	4b61      	ldr	r3, [pc, #388]	@ (80032ac <HAL_RCC_OscConfig+0x4ac>)
 8003128:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800312a:	4a60      	ldr	r2, [pc, #384]	@ (80032ac <HAL_RCC_OscConfig+0x4ac>)
 800312c:	f043 0304 	orr.w	r3, r3, #4
 8003130:	6713      	str	r3, [r2, #112]	@ 0x70
 8003132:	4b5e      	ldr	r3, [pc, #376]	@ (80032ac <HAL_RCC_OscConfig+0x4ac>)
 8003134:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003136:	4a5d      	ldr	r2, [pc, #372]	@ (80032ac <HAL_RCC_OscConfig+0x4ac>)
 8003138:	f043 0301 	orr.w	r3, r3, #1
 800313c:	6713      	str	r3, [r2, #112]	@ 0x70
 800313e:	e00b      	b.n	8003158 <HAL_RCC_OscConfig+0x358>
 8003140:	4b5a      	ldr	r3, [pc, #360]	@ (80032ac <HAL_RCC_OscConfig+0x4ac>)
 8003142:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003144:	4a59      	ldr	r2, [pc, #356]	@ (80032ac <HAL_RCC_OscConfig+0x4ac>)
 8003146:	f023 0301 	bic.w	r3, r3, #1
 800314a:	6713      	str	r3, [r2, #112]	@ 0x70
 800314c:	4b57      	ldr	r3, [pc, #348]	@ (80032ac <HAL_RCC_OscConfig+0x4ac>)
 800314e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003150:	4a56      	ldr	r2, [pc, #344]	@ (80032ac <HAL_RCC_OscConfig+0x4ac>)
 8003152:	f023 0304 	bic.w	r3, r3, #4
 8003156:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d015      	beq.n	800318c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003160:	f7fe fc64 	bl	8001a2c <HAL_GetTick>
 8003164:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003166:	e00a      	b.n	800317e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003168:	f7fe fc60 	bl	8001a2c <HAL_GetTick>
 800316c:	4602      	mov	r2, r0
 800316e:	693b      	ldr	r3, [r7, #16]
 8003170:	1ad3      	subs	r3, r2, r3
 8003172:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003176:	4293      	cmp	r3, r2
 8003178:	d901      	bls.n	800317e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800317a:	2303      	movs	r3, #3
 800317c:	e0d7      	b.n	800332e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800317e:	4b4b      	ldr	r3, [pc, #300]	@ (80032ac <HAL_RCC_OscConfig+0x4ac>)
 8003180:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003182:	f003 0302 	and.w	r3, r3, #2
 8003186:	2b00      	cmp	r3, #0
 8003188:	d0ee      	beq.n	8003168 <HAL_RCC_OscConfig+0x368>
 800318a:	e014      	b.n	80031b6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800318c:	f7fe fc4e 	bl	8001a2c <HAL_GetTick>
 8003190:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003192:	e00a      	b.n	80031aa <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003194:	f7fe fc4a 	bl	8001a2c <HAL_GetTick>
 8003198:	4602      	mov	r2, r0
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	1ad3      	subs	r3, r2, r3
 800319e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d901      	bls.n	80031aa <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80031a6:	2303      	movs	r3, #3
 80031a8:	e0c1      	b.n	800332e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031aa:	4b40      	ldr	r3, [pc, #256]	@ (80032ac <HAL_RCC_OscConfig+0x4ac>)
 80031ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031ae:	f003 0302 	and.w	r3, r3, #2
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d1ee      	bne.n	8003194 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80031b6:	7dfb      	ldrb	r3, [r7, #23]
 80031b8:	2b01      	cmp	r3, #1
 80031ba:	d105      	bne.n	80031c8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031bc:	4b3b      	ldr	r3, [pc, #236]	@ (80032ac <HAL_RCC_OscConfig+0x4ac>)
 80031be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031c0:	4a3a      	ldr	r2, [pc, #232]	@ (80032ac <HAL_RCC_OscConfig+0x4ac>)
 80031c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031c6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	699b      	ldr	r3, [r3, #24]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	f000 80ad 	beq.w	800332c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80031d2:	4b36      	ldr	r3, [pc, #216]	@ (80032ac <HAL_RCC_OscConfig+0x4ac>)
 80031d4:	689b      	ldr	r3, [r3, #8]
 80031d6:	f003 030c 	and.w	r3, r3, #12
 80031da:	2b08      	cmp	r3, #8
 80031dc:	d060      	beq.n	80032a0 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	699b      	ldr	r3, [r3, #24]
 80031e2:	2b02      	cmp	r3, #2
 80031e4:	d145      	bne.n	8003272 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031e6:	4b33      	ldr	r3, [pc, #204]	@ (80032b4 <HAL_RCC_OscConfig+0x4b4>)
 80031e8:	2200      	movs	r2, #0
 80031ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031ec:	f7fe fc1e 	bl	8001a2c <HAL_GetTick>
 80031f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031f2:	e008      	b.n	8003206 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031f4:	f7fe fc1a 	bl	8001a2c <HAL_GetTick>
 80031f8:	4602      	mov	r2, r0
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	1ad3      	subs	r3, r2, r3
 80031fe:	2b02      	cmp	r3, #2
 8003200:	d901      	bls.n	8003206 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003202:	2303      	movs	r3, #3
 8003204:	e093      	b.n	800332e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003206:	4b29      	ldr	r3, [pc, #164]	@ (80032ac <HAL_RCC_OscConfig+0x4ac>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800320e:	2b00      	cmp	r3, #0
 8003210:	d1f0      	bne.n	80031f4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	69da      	ldr	r2, [r3, #28]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6a1b      	ldr	r3, [r3, #32]
 800321a:	431a      	orrs	r2, r3
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003220:	019b      	lsls	r3, r3, #6
 8003222:	431a      	orrs	r2, r3
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003228:	085b      	lsrs	r3, r3, #1
 800322a:	3b01      	subs	r3, #1
 800322c:	041b      	lsls	r3, r3, #16
 800322e:	431a      	orrs	r2, r3
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003234:	061b      	lsls	r3, r3, #24
 8003236:	431a      	orrs	r2, r3
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800323c:	071b      	lsls	r3, r3, #28
 800323e:	491b      	ldr	r1, [pc, #108]	@ (80032ac <HAL_RCC_OscConfig+0x4ac>)
 8003240:	4313      	orrs	r3, r2
 8003242:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003244:	4b1b      	ldr	r3, [pc, #108]	@ (80032b4 <HAL_RCC_OscConfig+0x4b4>)
 8003246:	2201      	movs	r2, #1
 8003248:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800324a:	f7fe fbef 	bl	8001a2c <HAL_GetTick>
 800324e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003250:	e008      	b.n	8003264 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003252:	f7fe fbeb 	bl	8001a2c <HAL_GetTick>
 8003256:	4602      	mov	r2, r0
 8003258:	693b      	ldr	r3, [r7, #16]
 800325a:	1ad3      	subs	r3, r2, r3
 800325c:	2b02      	cmp	r3, #2
 800325e:	d901      	bls.n	8003264 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003260:	2303      	movs	r3, #3
 8003262:	e064      	b.n	800332e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003264:	4b11      	ldr	r3, [pc, #68]	@ (80032ac <HAL_RCC_OscConfig+0x4ac>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800326c:	2b00      	cmp	r3, #0
 800326e:	d0f0      	beq.n	8003252 <HAL_RCC_OscConfig+0x452>
 8003270:	e05c      	b.n	800332c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003272:	4b10      	ldr	r3, [pc, #64]	@ (80032b4 <HAL_RCC_OscConfig+0x4b4>)
 8003274:	2200      	movs	r2, #0
 8003276:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003278:	f7fe fbd8 	bl	8001a2c <HAL_GetTick>
 800327c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800327e:	e008      	b.n	8003292 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003280:	f7fe fbd4 	bl	8001a2c <HAL_GetTick>
 8003284:	4602      	mov	r2, r0
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	1ad3      	subs	r3, r2, r3
 800328a:	2b02      	cmp	r3, #2
 800328c:	d901      	bls.n	8003292 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800328e:	2303      	movs	r3, #3
 8003290:	e04d      	b.n	800332e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003292:	4b06      	ldr	r3, [pc, #24]	@ (80032ac <HAL_RCC_OscConfig+0x4ac>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800329a:	2b00      	cmp	r3, #0
 800329c:	d1f0      	bne.n	8003280 <HAL_RCC_OscConfig+0x480>
 800329e:	e045      	b.n	800332c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	699b      	ldr	r3, [r3, #24]
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	d107      	bne.n	80032b8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80032a8:	2301      	movs	r3, #1
 80032aa:	e040      	b.n	800332e <HAL_RCC_OscConfig+0x52e>
 80032ac:	40023800 	.word	0x40023800
 80032b0:	40007000 	.word	0x40007000
 80032b4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80032b8:	4b1f      	ldr	r3, [pc, #124]	@ (8003338 <HAL_RCC_OscConfig+0x538>)
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	699b      	ldr	r3, [r3, #24]
 80032c2:	2b01      	cmp	r3, #1
 80032c4:	d030      	beq.n	8003328 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032d0:	429a      	cmp	r2, r3
 80032d2:	d129      	bne.n	8003328 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032de:	429a      	cmp	r2, r3
 80032e0:	d122      	bne.n	8003328 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80032e2:	68fa      	ldr	r2, [r7, #12]
 80032e4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80032e8:	4013      	ands	r3, r2
 80032ea:	687a      	ldr	r2, [r7, #4]
 80032ec:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80032ee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d119      	bne.n	8003328 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032fe:	085b      	lsrs	r3, r3, #1
 8003300:	3b01      	subs	r3, #1
 8003302:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003304:	429a      	cmp	r2, r3
 8003306:	d10f      	bne.n	8003328 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003312:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003314:	429a      	cmp	r2, r3
 8003316:	d107      	bne.n	8003328 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003322:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003324:	429a      	cmp	r2, r3
 8003326:	d001      	beq.n	800332c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003328:	2301      	movs	r3, #1
 800332a:	e000      	b.n	800332e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800332c:	2300      	movs	r3, #0
}
 800332e:	4618      	mov	r0, r3
 8003330:	3718      	adds	r7, #24
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	40023800 	.word	0x40023800

0800333c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b082      	sub	sp, #8
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d101      	bne.n	800334e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	e042      	b.n	80033d4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003354:	b2db      	uxtb	r3, r3
 8003356:	2b00      	cmp	r3, #0
 8003358:	d106      	bne.n	8003368 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2200      	movs	r2, #0
 800335e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003362:	6878      	ldr	r0, [r7, #4]
 8003364:	f7fe f982 	bl	800166c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2224      	movs	r2, #36	@ 0x24
 800336c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	68da      	ldr	r2, [r3, #12]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800337e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	f000 f973 	bl	800366c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	691a      	ldr	r2, [r3, #16]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003394:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	695a      	ldr	r2, [r3, #20]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80033a4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	68da      	ldr	r2, [r3, #12]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80033b4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2200      	movs	r2, #0
 80033ba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2220      	movs	r2, #32
 80033c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2220      	movs	r2, #32
 80033c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2200      	movs	r2, #0
 80033d0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80033d2:	2300      	movs	r3, #0
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	3708      	adds	r7, #8
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}

080033dc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b08a      	sub	sp, #40	@ 0x28
 80033e0:	af02      	add	r7, sp, #8
 80033e2:	60f8      	str	r0, [r7, #12]
 80033e4:	60b9      	str	r1, [r7, #8]
 80033e6:	603b      	str	r3, [r7, #0]
 80033e8:	4613      	mov	r3, r2
 80033ea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80033ec:	2300      	movs	r3, #0
 80033ee:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	2b20      	cmp	r3, #32
 80033fa:	d175      	bne.n	80034e8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d002      	beq.n	8003408 <HAL_UART_Transmit+0x2c>
 8003402:	88fb      	ldrh	r3, [r7, #6]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d101      	bne.n	800340c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	e06e      	b.n	80034ea <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	2200      	movs	r2, #0
 8003410:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	2221      	movs	r2, #33	@ 0x21
 8003416:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800341a:	f7fe fb07 	bl	8001a2c <HAL_GetTick>
 800341e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	88fa      	ldrh	r2, [r7, #6]
 8003424:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	88fa      	ldrh	r2, [r7, #6]
 800342a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003434:	d108      	bne.n	8003448 <HAL_UART_Transmit+0x6c>
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	691b      	ldr	r3, [r3, #16]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d104      	bne.n	8003448 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800343e:	2300      	movs	r3, #0
 8003440:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003442:	68bb      	ldr	r3, [r7, #8]
 8003444:	61bb      	str	r3, [r7, #24]
 8003446:	e003      	b.n	8003450 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800344c:	2300      	movs	r3, #0
 800344e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003450:	e02e      	b.n	80034b0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	9300      	str	r3, [sp, #0]
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	2200      	movs	r2, #0
 800345a:	2180      	movs	r1, #128	@ 0x80
 800345c:	68f8      	ldr	r0, [r7, #12]
 800345e:	f000 f848 	bl	80034f2 <UART_WaitOnFlagUntilTimeout>
 8003462:	4603      	mov	r3, r0
 8003464:	2b00      	cmp	r3, #0
 8003466:	d005      	beq.n	8003474 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2220      	movs	r2, #32
 800346c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003470:	2303      	movs	r3, #3
 8003472:	e03a      	b.n	80034ea <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003474:	69fb      	ldr	r3, [r7, #28]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d10b      	bne.n	8003492 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800347a:	69bb      	ldr	r3, [r7, #24]
 800347c:	881b      	ldrh	r3, [r3, #0]
 800347e:	461a      	mov	r2, r3
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003488:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800348a:	69bb      	ldr	r3, [r7, #24]
 800348c:	3302      	adds	r3, #2
 800348e:	61bb      	str	r3, [r7, #24]
 8003490:	e007      	b.n	80034a2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003492:	69fb      	ldr	r3, [r7, #28]
 8003494:	781a      	ldrb	r2, [r3, #0]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800349c:	69fb      	ldr	r3, [r7, #28]
 800349e:	3301      	adds	r3, #1
 80034a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80034a6:	b29b      	uxth	r3, r3
 80034a8:	3b01      	subs	r3, #1
 80034aa:	b29a      	uxth	r2, r3
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80034b4:	b29b      	uxth	r3, r3
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d1cb      	bne.n	8003452 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	9300      	str	r3, [sp, #0]
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	2200      	movs	r2, #0
 80034c2:	2140      	movs	r1, #64	@ 0x40
 80034c4:	68f8      	ldr	r0, [r7, #12]
 80034c6:	f000 f814 	bl	80034f2 <UART_WaitOnFlagUntilTimeout>
 80034ca:	4603      	mov	r3, r0
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d005      	beq.n	80034dc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2220      	movs	r2, #32
 80034d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80034d8:	2303      	movs	r3, #3
 80034da:	e006      	b.n	80034ea <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2220      	movs	r2, #32
 80034e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80034e4:	2300      	movs	r3, #0
 80034e6:	e000      	b.n	80034ea <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80034e8:	2302      	movs	r3, #2
  }
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	3720      	adds	r7, #32
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}

080034f2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80034f2:	b580      	push	{r7, lr}
 80034f4:	b086      	sub	sp, #24
 80034f6:	af00      	add	r7, sp, #0
 80034f8:	60f8      	str	r0, [r7, #12]
 80034fa:	60b9      	str	r1, [r7, #8]
 80034fc:	603b      	str	r3, [r7, #0]
 80034fe:	4613      	mov	r3, r2
 8003500:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003502:	e03b      	b.n	800357c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003504:	6a3b      	ldr	r3, [r7, #32]
 8003506:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800350a:	d037      	beq.n	800357c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800350c:	f7fe fa8e 	bl	8001a2c <HAL_GetTick>
 8003510:	4602      	mov	r2, r0
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	1ad3      	subs	r3, r2, r3
 8003516:	6a3a      	ldr	r2, [r7, #32]
 8003518:	429a      	cmp	r2, r3
 800351a:	d302      	bcc.n	8003522 <UART_WaitOnFlagUntilTimeout+0x30>
 800351c:	6a3b      	ldr	r3, [r7, #32]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d101      	bne.n	8003526 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003522:	2303      	movs	r3, #3
 8003524:	e03a      	b.n	800359c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	68db      	ldr	r3, [r3, #12]
 800352c:	f003 0304 	and.w	r3, r3, #4
 8003530:	2b00      	cmp	r3, #0
 8003532:	d023      	beq.n	800357c <UART_WaitOnFlagUntilTimeout+0x8a>
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	2b80      	cmp	r3, #128	@ 0x80
 8003538:	d020      	beq.n	800357c <UART_WaitOnFlagUntilTimeout+0x8a>
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	2b40      	cmp	r3, #64	@ 0x40
 800353e:	d01d      	beq.n	800357c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f003 0308 	and.w	r3, r3, #8
 800354a:	2b08      	cmp	r3, #8
 800354c:	d116      	bne.n	800357c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800354e:	2300      	movs	r3, #0
 8003550:	617b      	str	r3, [r7, #20]
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	617b      	str	r3, [r7, #20]
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	617b      	str	r3, [r7, #20]
 8003562:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003564:	68f8      	ldr	r0, [r7, #12]
 8003566:	f000 f81d 	bl	80035a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	2208      	movs	r2, #8
 800356e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	2200      	movs	r2, #0
 8003574:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003578:	2301      	movs	r3, #1
 800357a:	e00f      	b.n	800359c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	681a      	ldr	r2, [r3, #0]
 8003582:	68bb      	ldr	r3, [r7, #8]
 8003584:	4013      	ands	r3, r2
 8003586:	68ba      	ldr	r2, [r7, #8]
 8003588:	429a      	cmp	r2, r3
 800358a:	bf0c      	ite	eq
 800358c:	2301      	moveq	r3, #1
 800358e:	2300      	movne	r3, #0
 8003590:	b2db      	uxtb	r3, r3
 8003592:	461a      	mov	r2, r3
 8003594:	79fb      	ldrb	r3, [r7, #7]
 8003596:	429a      	cmp	r2, r3
 8003598:	d0b4      	beq.n	8003504 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800359a:	2300      	movs	r3, #0
}
 800359c:	4618      	mov	r0, r3
 800359e:	3718      	adds	r7, #24
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bd80      	pop	{r7, pc}

080035a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b095      	sub	sp, #84	@ 0x54
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	330c      	adds	r3, #12
 80035b2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035b6:	e853 3f00 	ldrex	r3, [r3]
 80035ba:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80035bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035be:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80035c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	330c      	adds	r3, #12
 80035ca:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80035cc:	643a      	str	r2, [r7, #64]	@ 0x40
 80035ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035d0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80035d2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80035d4:	e841 2300 	strex	r3, r2, [r1]
 80035d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80035da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d1e5      	bne.n	80035ac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	3314      	adds	r3, #20
 80035e6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035e8:	6a3b      	ldr	r3, [r7, #32]
 80035ea:	e853 3f00 	ldrex	r3, [r3]
 80035ee:	61fb      	str	r3, [r7, #28]
   return(result);
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	f023 0301 	bic.w	r3, r3, #1
 80035f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	3314      	adds	r3, #20
 80035fe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003600:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003602:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003604:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003606:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003608:	e841 2300 	strex	r3, r2, [r1]
 800360c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800360e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003610:	2b00      	cmp	r3, #0
 8003612:	d1e5      	bne.n	80035e0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003618:	2b01      	cmp	r3, #1
 800361a:	d119      	bne.n	8003650 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	330c      	adds	r3, #12
 8003622:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	e853 3f00 	ldrex	r3, [r3]
 800362a:	60bb      	str	r3, [r7, #8]
   return(result);
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	f023 0310 	bic.w	r3, r3, #16
 8003632:	647b      	str	r3, [r7, #68]	@ 0x44
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	330c      	adds	r3, #12
 800363a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800363c:	61ba      	str	r2, [r7, #24]
 800363e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003640:	6979      	ldr	r1, [r7, #20]
 8003642:	69ba      	ldr	r2, [r7, #24]
 8003644:	e841 2300 	strex	r3, r2, [r1]
 8003648:	613b      	str	r3, [r7, #16]
   return(result);
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d1e5      	bne.n	800361c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2220      	movs	r2, #32
 8003654:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2200      	movs	r2, #0
 800365c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800365e:	bf00      	nop
 8003660:	3754      	adds	r7, #84	@ 0x54
 8003662:	46bd      	mov	sp, r7
 8003664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003668:	4770      	bx	lr
	...

0800366c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800366c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003670:	b0c0      	sub	sp, #256	@ 0x100
 8003672:	af00      	add	r7, sp, #0
 8003674:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003678:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	691b      	ldr	r3, [r3, #16]
 8003680:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003684:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003688:	68d9      	ldr	r1, [r3, #12]
 800368a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	ea40 0301 	orr.w	r3, r0, r1
 8003694:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003696:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800369a:	689a      	ldr	r2, [r3, #8]
 800369c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036a0:	691b      	ldr	r3, [r3, #16]
 80036a2:	431a      	orrs	r2, r3
 80036a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036a8:	695b      	ldr	r3, [r3, #20]
 80036aa:	431a      	orrs	r2, r3
 80036ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036b0:	69db      	ldr	r3, [r3, #28]
 80036b2:	4313      	orrs	r3, r2
 80036b4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80036b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	68db      	ldr	r3, [r3, #12]
 80036c0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80036c4:	f021 010c 	bic.w	r1, r1, #12
 80036c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80036d2:	430b      	orrs	r3, r1
 80036d4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80036d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	695b      	ldr	r3, [r3, #20]
 80036de:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80036e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036e6:	6999      	ldr	r1, [r3, #24]
 80036e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	ea40 0301 	orr.w	r3, r0, r1
 80036f2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80036f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	4b8f      	ldr	r3, [pc, #572]	@ (8003938 <UART_SetConfig+0x2cc>)
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d005      	beq.n	800370c <UART_SetConfig+0xa0>
 8003700:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	4b8d      	ldr	r3, [pc, #564]	@ (800393c <UART_SetConfig+0x2d0>)
 8003708:	429a      	cmp	r2, r3
 800370a:	d104      	bne.n	8003716 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800370c:	f7ff f934 	bl	8002978 <HAL_RCC_GetPCLK2Freq>
 8003710:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003714:	e003      	b.n	800371e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003716:	f7ff f91b 	bl	8002950 <HAL_RCC_GetPCLK1Freq>
 800371a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800371e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003722:	69db      	ldr	r3, [r3, #28]
 8003724:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003728:	f040 810c 	bne.w	8003944 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800372c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003730:	2200      	movs	r2, #0
 8003732:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003736:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800373a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800373e:	4622      	mov	r2, r4
 8003740:	462b      	mov	r3, r5
 8003742:	1891      	adds	r1, r2, r2
 8003744:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003746:	415b      	adcs	r3, r3
 8003748:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800374a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800374e:	4621      	mov	r1, r4
 8003750:	eb12 0801 	adds.w	r8, r2, r1
 8003754:	4629      	mov	r1, r5
 8003756:	eb43 0901 	adc.w	r9, r3, r1
 800375a:	f04f 0200 	mov.w	r2, #0
 800375e:	f04f 0300 	mov.w	r3, #0
 8003762:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003766:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800376a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800376e:	4690      	mov	r8, r2
 8003770:	4699      	mov	r9, r3
 8003772:	4623      	mov	r3, r4
 8003774:	eb18 0303 	adds.w	r3, r8, r3
 8003778:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800377c:	462b      	mov	r3, r5
 800377e:	eb49 0303 	adc.w	r3, r9, r3
 8003782:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003786:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	2200      	movs	r2, #0
 800378e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003792:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003796:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800379a:	460b      	mov	r3, r1
 800379c:	18db      	adds	r3, r3, r3
 800379e:	653b      	str	r3, [r7, #80]	@ 0x50
 80037a0:	4613      	mov	r3, r2
 80037a2:	eb42 0303 	adc.w	r3, r2, r3
 80037a6:	657b      	str	r3, [r7, #84]	@ 0x54
 80037a8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80037ac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80037b0:	f7fd fa6a 	bl	8000c88 <__aeabi_uldivmod>
 80037b4:	4602      	mov	r2, r0
 80037b6:	460b      	mov	r3, r1
 80037b8:	4b61      	ldr	r3, [pc, #388]	@ (8003940 <UART_SetConfig+0x2d4>)
 80037ba:	fba3 2302 	umull	r2, r3, r3, r2
 80037be:	095b      	lsrs	r3, r3, #5
 80037c0:	011c      	lsls	r4, r3, #4
 80037c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80037c6:	2200      	movs	r2, #0
 80037c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80037cc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80037d0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80037d4:	4642      	mov	r2, r8
 80037d6:	464b      	mov	r3, r9
 80037d8:	1891      	adds	r1, r2, r2
 80037da:	64b9      	str	r1, [r7, #72]	@ 0x48
 80037dc:	415b      	adcs	r3, r3
 80037de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80037e0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80037e4:	4641      	mov	r1, r8
 80037e6:	eb12 0a01 	adds.w	sl, r2, r1
 80037ea:	4649      	mov	r1, r9
 80037ec:	eb43 0b01 	adc.w	fp, r3, r1
 80037f0:	f04f 0200 	mov.w	r2, #0
 80037f4:	f04f 0300 	mov.w	r3, #0
 80037f8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80037fc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003800:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003804:	4692      	mov	sl, r2
 8003806:	469b      	mov	fp, r3
 8003808:	4643      	mov	r3, r8
 800380a:	eb1a 0303 	adds.w	r3, sl, r3
 800380e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003812:	464b      	mov	r3, r9
 8003814:	eb4b 0303 	adc.w	r3, fp, r3
 8003818:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800381c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	2200      	movs	r2, #0
 8003824:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003828:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800382c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003830:	460b      	mov	r3, r1
 8003832:	18db      	adds	r3, r3, r3
 8003834:	643b      	str	r3, [r7, #64]	@ 0x40
 8003836:	4613      	mov	r3, r2
 8003838:	eb42 0303 	adc.w	r3, r2, r3
 800383c:	647b      	str	r3, [r7, #68]	@ 0x44
 800383e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003842:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003846:	f7fd fa1f 	bl	8000c88 <__aeabi_uldivmod>
 800384a:	4602      	mov	r2, r0
 800384c:	460b      	mov	r3, r1
 800384e:	4611      	mov	r1, r2
 8003850:	4b3b      	ldr	r3, [pc, #236]	@ (8003940 <UART_SetConfig+0x2d4>)
 8003852:	fba3 2301 	umull	r2, r3, r3, r1
 8003856:	095b      	lsrs	r3, r3, #5
 8003858:	2264      	movs	r2, #100	@ 0x64
 800385a:	fb02 f303 	mul.w	r3, r2, r3
 800385e:	1acb      	subs	r3, r1, r3
 8003860:	00db      	lsls	r3, r3, #3
 8003862:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003866:	4b36      	ldr	r3, [pc, #216]	@ (8003940 <UART_SetConfig+0x2d4>)
 8003868:	fba3 2302 	umull	r2, r3, r3, r2
 800386c:	095b      	lsrs	r3, r3, #5
 800386e:	005b      	lsls	r3, r3, #1
 8003870:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003874:	441c      	add	r4, r3
 8003876:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800387a:	2200      	movs	r2, #0
 800387c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003880:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003884:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003888:	4642      	mov	r2, r8
 800388a:	464b      	mov	r3, r9
 800388c:	1891      	adds	r1, r2, r2
 800388e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003890:	415b      	adcs	r3, r3
 8003892:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003894:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003898:	4641      	mov	r1, r8
 800389a:	1851      	adds	r1, r2, r1
 800389c:	6339      	str	r1, [r7, #48]	@ 0x30
 800389e:	4649      	mov	r1, r9
 80038a0:	414b      	adcs	r3, r1
 80038a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80038a4:	f04f 0200 	mov.w	r2, #0
 80038a8:	f04f 0300 	mov.w	r3, #0
 80038ac:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80038b0:	4659      	mov	r1, fp
 80038b2:	00cb      	lsls	r3, r1, #3
 80038b4:	4651      	mov	r1, sl
 80038b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80038ba:	4651      	mov	r1, sl
 80038bc:	00ca      	lsls	r2, r1, #3
 80038be:	4610      	mov	r0, r2
 80038c0:	4619      	mov	r1, r3
 80038c2:	4603      	mov	r3, r0
 80038c4:	4642      	mov	r2, r8
 80038c6:	189b      	adds	r3, r3, r2
 80038c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80038cc:	464b      	mov	r3, r9
 80038ce:	460a      	mov	r2, r1
 80038d0:	eb42 0303 	adc.w	r3, r2, r3
 80038d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80038d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	2200      	movs	r2, #0
 80038e0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80038e4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80038e8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80038ec:	460b      	mov	r3, r1
 80038ee:	18db      	adds	r3, r3, r3
 80038f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80038f2:	4613      	mov	r3, r2
 80038f4:	eb42 0303 	adc.w	r3, r2, r3
 80038f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80038fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80038fe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003902:	f7fd f9c1 	bl	8000c88 <__aeabi_uldivmod>
 8003906:	4602      	mov	r2, r0
 8003908:	460b      	mov	r3, r1
 800390a:	4b0d      	ldr	r3, [pc, #52]	@ (8003940 <UART_SetConfig+0x2d4>)
 800390c:	fba3 1302 	umull	r1, r3, r3, r2
 8003910:	095b      	lsrs	r3, r3, #5
 8003912:	2164      	movs	r1, #100	@ 0x64
 8003914:	fb01 f303 	mul.w	r3, r1, r3
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	00db      	lsls	r3, r3, #3
 800391c:	3332      	adds	r3, #50	@ 0x32
 800391e:	4a08      	ldr	r2, [pc, #32]	@ (8003940 <UART_SetConfig+0x2d4>)
 8003920:	fba2 2303 	umull	r2, r3, r2, r3
 8003924:	095b      	lsrs	r3, r3, #5
 8003926:	f003 0207 	and.w	r2, r3, #7
 800392a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4422      	add	r2, r4
 8003932:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003934:	e106      	b.n	8003b44 <UART_SetConfig+0x4d8>
 8003936:	bf00      	nop
 8003938:	40011000 	.word	0x40011000
 800393c:	40011400 	.word	0x40011400
 8003940:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003944:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003948:	2200      	movs	r2, #0
 800394a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800394e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003952:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003956:	4642      	mov	r2, r8
 8003958:	464b      	mov	r3, r9
 800395a:	1891      	adds	r1, r2, r2
 800395c:	6239      	str	r1, [r7, #32]
 800395e:	415b      	adcs	r3, r3
 8003960:	627b      	str	r3, [r7, #36]	@ 0x24
 8003962:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003966:	4641      	mov	r1, r8
 8003968:	1854      	adds	r4, r2, r1
 800396a:	4649      	mov	r1, r9
 800396c:	eb43 0501 	adc.w	r5, r3, r1
 8003970:	f04f 0200 	mov.w	r2, #0
 8003974:	f04f 0300 	mov.w	r3, #0
 8003978:	00eb      	lsls	r3, r5, #3
 800397a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800397e:	00e2      	lsls	r2, r4, #3
 8003980:	4614      	mov	r4, r2
 8003982:	461d      	mov	r5, r3
 8003984:	4643      	mov	r3, r8
 8003986:	18e3      	adds	r3, r4, r3
 8003988:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800398c:	464b      	mov	r3, r9
 800398e:	eb45 0303 	adc.w	r3, r5, r3
 8003992:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003996:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	2200      	movs	r2, #0
 800399e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80039a2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80039a6:	f04f 0200 	mov.w	r2, #0
 80039aa:	f04f 0300 	mov.w	r3, #0
 80039ae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80039b2:	4629      	mov	r1, r5
 80039b4:	008b      	lsls	r3, r1, #2
 80039b6:	4621      	mov	r1, r4
 80039b8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80039bc:	4621      	mov	r1, r4
 80039be:	008a      	lsls	r2, r1, #2
 80039c0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80039c4:	f7fd f960 	bl	8000c88 <__aeabi_uldivmod>
 80039c8:	4602      	mov	r2, r0
 80039ca:	460b      	mov	r3, r1
 80039cc:	4b60      	ldr	r3, [pc, #384]	@ (8003b50 <UART_SetConfig+0x4e4>)
 80039ce:	fba3 2302 	umull	r2, r3, r3, r2
 80039d2:	095b      	lsrs	r3, r3, #5
 80039d4:	011c      	lsls	r4, r3, #4
 80039d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80039da:	2200      	movs	r2, #0
 80039dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80039e0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80039e4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80039e8:	4642      	mov	r2, r8
 80039ea:	464b      	mov	r3, r9
 80039ec:	1891      	adds	r1, r2, r2
 80039ee:	61b9      	str	r1, [r7, #24]
 80039f0:	415b      	adcs	r3, r3
 80039f2:	61fb      	str	r3, [r7, #28]
 80039f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80039f8:	4641      	mov	r1, r8
 80039fa:	1851      	adds	r1, r2, r1
 80039fc:	6139      	str	r1, [r7, #16]
 80039fe:	4649      	mov	r1, r9
 8003a00:	414b      	adcs	r3, r1
 8003a02:	617b      	str	r3, [r7, #20]
 8003a04:	f04f 0200 	mov.w	r2, #0
 8003a08:	f04f 0300 	mov.w	r3, #0
 8003a0c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003a10:	4659      	mov	r1, fp
 8003a12:	00cb      	lsls	r3, r1, #3
 8003a14:	4651      	mov	r1, sl
 8003a16:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a1a:	4651      	mov	r1, sl
 8003a1c:	00ca      	lsls	r2, r1, #3
 8003a1e:	4610      	mov	r0, r2
 8003a20:	4619      	mov	r1, r3
 8003a22:	4603      	mov	r3, r0
 8003a24:	4642      	mov	r2, r8
 8003a26:	189b      	adds	r3, r3, r2
 8003a28:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003a2c:	464b      	mov	r3, r9
 8003a2e:	460a      	mov	r2, r1
 8003a30:	eb42 0303 	adc.w	r3, r2, r3
 8003a34:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003a38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	2200      	movs	r2, #0
 8003a40:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003a42:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003a44:	f04f 0200 	mov.w	r2, #0
 8003a48:	f04f 0300 	mov.w	r3, #0
 8003a4c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003a50:	4649      	mov	r1, r9
 8003a52:	008b      	lsls	r3, r1, #2
 8003a54:	4641      	mov	r1, r8
 8003a56:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a5a:	4641      	mov	r1, r8
 8003a5c:	008a      	lsls	r2, r1, #2
 8003a5e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003a62:	f7fd f911 	bl	8000c88 <__aeabi_uldivmod>
 8003a66:	4602      	mov	r2, r0
 8003a68:	460b      	mov	r3, r1
 8003a6a:	4611      	mov	r1, r2
 8003a6c:	4b38      	ldr	r3, [pc, #224]	@ (8003b50 <UART_SetConfig+0x4e4>)
 8003a6e:	fba3 2301 	umull	r2, r3, r3, r1
 8003a72:	095b      	lsrs	r3, r3, #5
 8003a74:	2264      	movs	r2, #100	@ 0x64
 8003a76:	fb02 f303 	mul.w	r3, r2, r3
 8003a7a:	1acb      	subs	r3, r1, r3
 8003a7c:	011b      	lsls	r3, r3, #4
 8003a7e:	3332      	adds	r3, #50	@ 0x32
 8003a80:	4a33      	ldr	r2, [pc, #204]	@ (8003b50 <UART_SetConfig+0x4e4>)
 8003a82:	fba2 2303 	umull	r2, r3, r2, r3
 8003a86:	095b      	lsrs	r3, r3, #5
 8003a88:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a8c:	441c      	add	r4, r3
 8003a8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a92:	2200      	movs	r2, #0
 8003a94:	673b      	str	r3, [r7, #112]	@ 0x70
 8003a96:	677a      	str	r2, [r7, #116]	@ 0x74
 8003a98:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003a9c:	4642      	mov	r2, r8
 8003a9e:	464b      	mov	r3, r9
 8003aa0:	1891      	adds	r1, r2, r2
 8003aa2:	60b9      	str	r1, [r7, #8]
 8003aa4:	415b      	adcs	r3, r3
 8003aa6:	60fb      	str	r3, [r7, #12]
 8003aa8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003aac:	4641      	mov	r1, r8
 8003aae:	1851      	adds	r1, r2, r1
 8003ab0:	6039      	str	r1, [r7, #0]
 8003ab2:	4649      	mov	r1, r9
 8003ab4:	414b      	adcs	r3, r1
 8003ab6:	607b      	str	r3, [r7, #4]
 8003ab8:	f04f 0200 	mov.w	r2, #0
 8003abc:	f04f 0300 	mov.w	r3, #0
 8003ac0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003ac4:	4659      	mov	r1, fp
 8003ac6:	00cb      	lsls	r3, r1, #3
 8003ac8:	4651      	mov	r1, sl
 8003aca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ace:	4651      	mov	r1, sl
 8003ad0:	00ca      	lsls	r2, r1, #3
 8003ad2:	4610      	mov	r0, r2
 8003ad4:	4619      	mov	r1, r3
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	4642      	mov	r2, r8
 8003ada:	189b      	adds	r3, r3, r2
 8003adc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003ade:	464b      	mov	r3, r9
 8003ae0:	460a      	mov	r2, r1
 8003ae2:	eb42 0303 	adc.w	r3, r2, r3
 8003ae6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003ae8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	2200      	movs	r2, #0
 8003af0:	663b      	str	r3, [r7, #96]	@ 0x60
 8003af2:	667a      	str	r2, [r7, #100]	@ 0x64
 8003af4:	f04f 0200 	mov.w	r2, #0
 8003af8:	f04f 0300 	mov.w	r3, #0
 8003afc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003b00:	4649      	mov	r1, r9
 8003b02:	008b      	lsls	r3, r1, #2
 8003b04:	4641      	mov	r1, r8
 8003b06:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b0a:	4641      	mov	r1, r8
 8003b0c:	008a      	lsls	r2, r1, #2
 8003b0e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003b12:	f7fd f8b9 	bl	8000c88 <__aeabi_uldivmod>
 8003b16:	4602      	mov	r2, r0
 8003b18:	460b      	mov	r3, r1
 8003b1a:	4b0d      	ldr	r3, [pc, #52]	@ (8003b50 <UART_SetConfig+0x4e4>)
 8003b1c:	fba3 1302 	umull	r1, r3, r3, r2
 8003b20:	095b      	lsrs	r3, r3, #5
 8003b22:	2164      	movs	r1, #100	@ 0x64
 8003b24:	fb01 f303 	mul.w	r3, r1, r3
 8003b28:	1ad3      	subs	r3, r2, r3
 8003b2a:	011b      	lsls	r3, r3, #4
 8003b2c:	3332      	adds	r3, #50	@ 0x32
 8003b2e:	4a08      	ldr	r2, [pc, #32]	@ (8003b50 <UART_SetConfig+0x4e4>)
 8003b30:	fba2 2303 	umull	r2, r3, r2, r3
 8003b34:	095b      	lsrs	r3, r3, #5
 8003b36:	f003 020f 	and.w	r2, r3, #15
 8003b3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4422      	add	r2, r4
 8003b42:	609a      	str	r2, [r3, #8]
}
 8003b44:	bf00      	nop
 8003b46:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b50:	51eb851f 	.word	0x51eb851f
 8003b54:	00000000 	.word	0x00000000

08003b58 <log>:
 8003b58:	b538      	push	{r3, r4, r5, lr}
 8003b5a:	ed2d 8b02 	vpush	{d8}
 8003b5e:	ec55 4b10 	vmov	r4, r5, d0
 8003b62:	f000 f841 	bl	8003be8 <__ieee754_log>
 8003b66:	4622      	mov	r2, r4
 8003b68:	462b      	mov	r3, r5
 8003b6a:	4620      	mov	r0, r4
 8003b6c:	4629      	mov	r1, r5
 8003b6e:	eeb0 8a40 	vmov.f32	s16, s0
 8003b72:	eef0 8a60 	vmov.f32	s17, s1
 8003b76:	f7fc fff9 	bl	8000b6c <__aeabi_dcmpun>
 8003b7a:	b998      	cbnz	r0, 8003ba4 <log+0x4c>
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	2300      	movs	r3, #0
 8003b80:	4620      	mov	r0, r4
 8003b82:	4629      	mov	r1, r5
 8003b84:	f7fc ffe8 	bl	8000b58 <__aeabi_dcmpgt>
 8003b88:	b960      	cbnz	r0, 8003ba4 <log+0x4c>
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	4620      	mov	r0, r4
 8003b90:	4629      	mov	r1, r5
 8003b92:	f7fc ffb9 	bl	8000b08 <__aeabi_dcmpeq>
 8003b96:	b160      	cbz	r0, 8003bb2 <log+0x5a>
 8003b98:	f000 ff22 	bl	80049e0 <__errno>
 8003b9c:	ed9f 8b0a 	vldr	d8, [pc, #40]	@ 8003bc8 <log+0x70>
 8003ba0:	2322      	movs	r3, #34	@ 0x22
 8003ba2:	6003      	str	r3, [r0, #0]
 8003ba4:	eeb0 0a48 	vmov.f32	s0, s16
 8003ba8:	eef0 0a68 	vmov.f32	s1, s17
 8003bac:	ecbd 8b02 	vpop	{d8}
 8003bb0:	bd38      	pop	{r3, r4, r5, pc}
 8003bb2:	f000 ff15 	bl	80049e0 <__errno>
 8003bb6:	ecbd 8b02 	vpop	{d8}
 8003bba:	2321      	movs	r3, #33	@ 0x21
 8003bbc:	6003      	str	r3, [r0, #0]
 8003bbe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003bc2:	4803      	ldr	r0, [pc, #12]	@ (8003bd0 <log+0x78>)
 8003bc4:	f000 b808 	b.w	8003bd8 <nan>
 8003bc8:	00000000 	.word	0x00000000
 8003bcc:	fff00000 	.word	0xfff00000
 8003bd0:	08006f8e 	.word	0x08006f8e
 8003bd4:	00000000 	.word	0x00000000

08003bd8 <nan>:
 8003bd8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8003be0 <nan+0x8>
 8003bdc:	4770      	bx	lr
 8003bde:	bf00      	nop
 8003be0:	00000000 	.word	0x00000000
 8003be4:	7ff80000 	.word	0x7ff80000

08003be8 <__ieee754_log>:
 8003be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003bec:	ec51 0b10 	vmov	r0, r1, d0
 8003bf0:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8003bf4:	b087      	sub	sp, #28
 8003bf6:	460d      	mov	r5, r1
 8003bf8:	da26      	bge.n	8003c48 <__ieee754_log+0x60>
 8003bfa:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8003bfe:	4303      	orrs	r3, r0
 8003c00:	4602      	mov	r2, r0
 8003c02:	d10a      	bne.n	8003c1a <__ieee754_log+0x32>
 8003c04:	49ce      	ldr	r1, [pc, #824]	@ (8003f40 <__ieee754_log+0x358>)
 8003c06:	2200      	movs	r2, #0
 8003c08:	2300      	movs	r3, #0
 8003c0a:	2000      	movs	r0, #0
 8003c0c:	f7fc fe3e 	bl	800088c <__aeabi_ddiv>
 8003c10:	ec41 0b10 	vmov	d0, r0, r1
 8003c14:	b007      	add	sp, #28
 8003c16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c1a:	2900      	cmp	r1, #0
 8003c1c:	da05      	bge.n	8003c2a <__ieee754_log+0x42>
 8003c1e:	460b      	mov	r3, r1
 8003c20:	f7fc fb52 	bl	80002c8 <__aeabi_dsub>
 8003c24:	2200      	movs	r2, #0
 8003c26:	2300      	movs	r3, #0
 8003c28:	e7f0      	b.n	8003c0c <__ieee754_log+0x24>
 8003c2a:	4bc6      	ldr	r3, [pc, #792]	@ (8003f44 <__ieee754_log+0x35c>)
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	f7fc fd03 	bl	8000638 <__aeabi_dmul>
 8003c32:	f06f 0335 	mvn.w	r3, #53	@ 0x35
 8003c36:	460d      	mov	r5, r1
 8003c38:	4ac3      	ldr	r2, [pc, #780]	@ (8003f48 <__ieee754_log+0x360>)
 8003c3a:	4295      	cmp	r5, r2
 8003c3c:	dd06      	ble.n	8003c4c <__ieee754_log+0x64>
 8003c3e:	4602      	mov	r2, r0
 8003c40:	460b      	mov	r3, r1
 8003c42:	f7fc fb43 	bl	80002cc <__adddf3>
 8003c46:	e7e3      	b.n	8003c10 <__ieee754_log+0x28>
 8003c48:	2300      	movs	r3, #0
 8003c4a:	e7f5      	b.n	8003c38 <__ieee754_log+0x50>
 8003c4c:	152c      	asrs	r4, r5, #20
 8003c4e:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 8003c52:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8003c56:	441c      	add	r4, r3
 8003c58:	f505 2315 	add.w	r3, r5, #610304	@ 0x95000
 8003c5c:	f603 7364 	addw	r3, r3, #3940	@ 0xf64
 8003c60:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c64:	f083 527f 	eor.w	r2, r3, #1069547520	@ 0x3fc00000
 8003c68:	f482 1240 	eor.w	r2, r2, #3145728	@ 0x300000
 8003c6c:	ea42 0105 	orr.w	r1, r2, r5
 8003c70:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 8003c74:	2200      	movs	r2, #0
 8003c76:	4bb5      	ldr	r3, [pc, #724]	@ (8003f4c <__ieee754_log+0x364>)
 8003c78:	f7fc fb26 	bl	80002c8 <__aeabi_dsub>
 8003c7c:	1cab      	adds	r3, r5, #2
 8003c7e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003c82:	2b02      	cmp	r3, #2
 8003c84:	4682      	mov	sl, r0
 8003c86:	468b      	mov	fp, r1
 8003c88:	f04f 0200 	mov.w	r2, #0
 8003c8c:	dc53      	bgt.n	8003d36 <__ieee754_log+0x14e>
 8003c8e:	2300      	movs	r3, #0
 8003c90:	f7fc ff3a 	bl	8000b08 <__aeabi_dcmpeq>
 8003c94:	b1d0      	cbz	r0, 8003ccc <__ieee754_log+0xe4>
 8003c96:	2c00      	cmp	r4, #0
 8003c98:	f000 8120 	beq.w	8003edc <__ieee754_log+0x2f4>
 8003c9c:	4620      	mov	r0, r4
 8003c9e:	f7fc fc61 	bl	8000564 <__aeabi_i2d>
 8003ca2:	a391      	add	r3, pc, #580	@ (adr r3, 8003ee8 <__ieee754_log+0x300>)
 8003ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ca8:	4606      	mov	r6, r0
 8003caa:	460f      	mov	r7, r1
 8003cac:	f7fc fcc4 	bl	8000638 <__aeabi_dmul>
 8003cb0:	a38f      	add	r3, pc, #572	@ (adr r3, 8003ef0 <__ieee754_log+0x308>)
 8003cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cb6:	4604      	mov	r4, r0
 8003cb8:	460d      	mov	r5, r1
 8003cba:	4630      	mov	r0, r6
 8003cbc:	4639      	mov	r1, r7
 8003cbe:	f7fc fcbb 	bl	8000638 <__aeabi_dmul>
 8003cc2:	4602      	mov	r2, r0
 8003cc4:	460b      	mov	r3, r1
 8003cc6:	4620      	mov	r0, r4
 8003cc8:	4629      	mov	r1, r5
 8003cca:	e7ba      	b.n	8003c42 <__ieee754_log+0x5a>
 8003ccc:	a38a      	add	r3, pc, #552	@ (adr r3, 8003ef8 <__ieee754_log+0x310>)
 8003cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cd2:	4650      	mov	r0, sl
 8003cd4:	4659      	mov	r1, fp
 8003cd6:	f7fc fcaf 	bl	8000638 <__aeabi_dmul>
 8003cda:	4602      	mov	r2, r0
 8003cdc:	460b      	mov	r3, r1
 8003cde:	2000      	movs	r0, #0
 8003ce0:	499b      	ldr	r1, [pc, #620]	@ (8003f50 <__ieee754_log+0x368>)
 8003ce2:	f7fc faf1 	bl	80002c8 <__aeabi_dsub>
 8003ce6:	4652      	mov	r2, sl
 8003ce8:	4606      	mov	r6, r0
 8003cea:	460f      	mov	r7, r1
 8003cec:	465b      	mov	r3, fp
 8003cee:	4650      	mov	r0, sl
 8003cf0:	4659      	mov	r1, fp
 8003cf2:	f7fc fca1 	bl	8000638 <__aeabi_dmul>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	460b      	mov	r3, r1
 8003cfa:	4630      	mov	r0, r6
 8003cfc:	4639      	mov	r1, r7
 8003cfe:	f7fc fc9b 	bl	8000638 <__aeabi_dmul>
 8003d02:	4606      	mov	r6, r0
 8003d04:	460f      	mov	r7, r1
 8003d06:	b914      	cbnz	r4, 8003d0e <__ieee754_log+0x126>
 8003d08:	4632      	mov	r2, r6
 8003d0a:	463b      	mov	r3, r7
 8003d0c:	e0a0      	b.n	8003e50 <__ieee754_log+0x268>
 8003d0e:	4620      	mov	r0, r4
 8003d10:	f7fc fc28 	bl	8000564 <__aeabi_i2d>
 8003d14:	a374      	add	r3, pc, #464	@ (adr r3, 8003ee8 <__ieee754_log+0x300>)
 8003d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d1a:	4680      	mov	r8, r0
 8003d1c:	4689      	mov	r9, r1
 8003d1e:	f7fc fc8b 	bl	8000638 <__aeabi_dmul>
 8003d22:	a373      	add	r3, pc, #460	@ (adr r3, 8003ef0 <__ieee754_log+0x308>)
 8003d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d28:	4604      	mov	r4, r0
 8003d2a:	460d      	mov	r5, r1
 8003d2c:	4640      	mov	r0, r8
 8003d2e:	4649      	mov	r1, r9
 8003d30:	f7fc fc82 	bl	8000638 <__aeabi_dmul>
 8003d34:	e0a5      	b.n	8003e82 <__ieee754_log+0x29a>
 8003d36:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003d3a:	f7fc fac7 	bl	80002cc <__adddf3>
 8003d3e:	4602      	mov	r2, r0
 8003d40:	460b      	mov	r3, r1
 8003d42:	4650      	mov	r0, sl
 8003d44:	4659      	mov	r1, fp
 8003d46:	f7fc fda1 	bl	800088c <__aeabi_ddiv>
 8003d4a:	e9cd 0100 	strd	r0, r1, [sp]
 8003d4e:	4620      	mov	r0, r4
 8003d50:	f7fc fc08 	bl	8000564 <__aeabi_i2d>
 8003d54:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003d58:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003d5c:	4610      	mov	r0, r2
 8003d5e:	4619      	mov	r1, r3
 8003d60:	f7fc fc6a 	bl	8000638 <__aeabi_dmul>
 8003d64:	4602      	mov	r2, r0
 8003d66:	460b      	mov	r3, r1
 8003d68:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003d6c:	f7fc fc64 	bl	8000638 <__aeabi_dmul>
 8003d70:	a363      	add	r3, pc, #396	@ (adr r3, 8003f00 <__ieee754_log+0x318>)
 8003d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d76:	4680      	mov	r8, r0
 8003d78:	4689      	mov	r9, r1
 8003d7a:	f7fc fc5d 	bl	8000638 <__aeabi_dmul>
 8003d7e:	a362      	add	r3, pc, #392	@ (adr r3, 8003f08 <__ieee754_log+0x320>)
 8003d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d84:	f7fc faa2 	bl	80002cc <__adddf3>
 8003d88:	4642      	mov	r2, r8
 8003d8a:	464b      	mov	r3, r9
 8003d8c:	f7fc fc54 	bl	8000638 <__aeabi_dmul>
 8003d90:	a35f      	add	r3, pc, #380	@ (adr r3, 8003f10 <__ieee754_log+0x328>)
 8003d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d96:	f7fc fa99 	bl	80002cc <__adddf3>
 8003d9a:	4642      	mov	r2, r8
 8003d9c:	464b      	mov	r3, r9
 8003d9e:	f7fc fc4b 	bl	8000638 <__aeabi_dmul>
 8003da2:	a35d      	add	r3, pc, #372	@ (adr r3, 8003f18 <__ieee754_log+0x330>)
 8003da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003da8:	f7fc fa90 	bl	80002cc <__adddf3>
 8003dac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003db0:	f7fc fc42 	bl	8000638 <__aeabi_dmul>
 8003db4:	a35a      	add	r3, pc, #360	@ (adr r3, 8003f20 <__ieee754_log+0x338>)
 8003db6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003dbe:	4640      	mov	r0, r8
 8003dc0:	4649      	mov	r1, r9
 8003dc2:	f7fc fc39 	bl	8000638 <__aeabi_dmul>
 8003dc6:	a358      	add	r3, pc, #352	@ (adr r3, 8003f28 <__ieee754_log+0x340>)
 8003dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dcc:	f7fc fa7e 	bl	80002cc <__adddf3>
 8003dd0:	4642      	mov	r2, r8
 8003dd2:	464b      	mov	r3, r9
 8003dd4:	f7fc fc30 	bl	8000638 <__aeabi_dmul>
 8003dd8:	a355      	add	r3, pc, #340	@ (adr r3, 8003f30 <__ieee754_log+0x348>)
 8003dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dde:	f7fc fa75 	bl	80002cc <__adddf3>
 8003de2:	4642      	mov	r2, r8
 8003de4:	464b      	mov	r3, r9
 8003de6:	f7fc fc27 	bl	8000638 <__aeabi_dmul>
 8003dea:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 8003dee:	4602      	mov	r2, r0
 8003df0:	460b      	mov	r3, r1
 8003df2:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 8003df6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003dfa:	f7fc fa67 	bl	80002cc <__adddf3>
 8003dfe:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 8003e02:	3551      	adds	r5, #81	@ 0x51
 8003e04:	4335      	orrs	r5, r6
 8003e06:	2d00      	cmp	r5, #0
 8003e08:	4680      	mov	r8, r0
 8003e0a:	4689      	mov	r9, r1
 8003e0c:	dd48      	ble.n	8003ea0 <__ieee754_log+0x2b8>
 8003e0e:	4b50      	ldr	r3, [pc, #320]	@ (8003f50 <__ieee754_log+0x368>)
 8003e10:	2200      	movs	r2, #0
 8003e12:	4650      	mov	r0, sl
 8003e14:	4659      	mov	r1, fp
 8003e16:	f7fc fc0f 	bl	8000638 <__aeabi_dmul>
 8003e1a:	4652      	mov	r2, sl
 8003e1c:	465b      	mov	r3, fp
 8003e1e:	f7fc fc0b 	bl	8000638 <__aeabi_dmul>
 8003e22:	4602      	mov	r2, r0
 8003e24:	460b      	mov	r3, r1
 8003e26:	4606      	mov	r6, r0
 8003e28:	460f      	mov	r7, r1
 8003e2a:	4640      	mov	r0, r8
 8003e2c:	4649      	mov	r1, r9
 8003e2e:	f7fc fa4d 	bl	80002cc <__adddf3>
 8003e32:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003e36:	f7fc fbff 	bl	8000638 <__aeabi_dmul>
 8003e3a:	4680      	mov	r8, r0
 8003e3c:	4689      	mov	r9, r1
 8003e3e:	b964      	cbnz	r4, 8003e5a <__ieee754_log+0x272>
 8003e40:	4602      	mov	r2, r0
 8003e42:	460b      	mov	r3, r1
 8003e44:	4630      	mov	r0, r6
 8003e46:	4639      	mov	r1, r7
 8003e48:	f7fc fa3e 	bl	80002c8 <__aeabi_dsub>
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	460b      	mov	r3, r1
 8003e50:	4650      	mov	r0, sl
 8003e52:	4659      	mov	r1, fp
 8003e54:	f7fc fa38 	bl	80002c8 <__aeabi_dsub>
 8003e58:	e6da      	b.n	8003c10 <__ieee754_log+0x28>
 8003e5a:	a323      	add	r3, pc, #140	@ (adr r3, 8003ee8 <__ieee754_log+0x300>)
 8003e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e60:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003e64:	f7fc fbe8 	bl	8000638 <__aeabi_dmul>
 8003e68:	a321      	add	r3, pc, #132	@ (adr r3, 8003ef0 <__ieee754_log+0x308>)
 8003e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e6e:	4604      	mov	r4, r0
 8003e70:	460d      	mov	r5, r1
 8003e72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003e76:	f7fc fbdf 	bl	8000638 <__aeabi_dmul>
 8003e7a:	4642      	mov	r2, r8
 8003e7c:	464b      	mov	r3, r9
 8003e7e:	f7fc fa25 	bl	80002cc <__adddf3>
 8003e82:	4602      	mov	r2, r0
 8003e84:	460b      	mov	r3, r1
 8003e86:	4630      	mov	r0, r6
 8003e88:	4639      	mov	r1, r7
 8003e8a:	f7fc fa1d 	bl	80002c8 <__aeabi_dsub>
 8003e8e:	4652      	mov	r2, sl
 8003e90:	465b      	mov	r3, fp
 8003e92:	f7fc fa19 	bl	80002c8 <__aeabi_dsub>
 8003e96:	4602      	mov	r2, r0
 8003e98:	460b      	mov	r3, r1
 8003e9a:	4620      	mov	r0, r4
 8003e9c:	4629      	mov	r1, r5
 8003e9e:	e7d9      	b.n	8003e54 <__ieee754_log+0x26c>
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	460b      	mov	r3, r1
 8003ea4:	4650      	mov	r0, sl
 8003ea6:	4659      	mov	r1, fp
 8003ea8:	f7fc fa0e 	bl	80002c8 <__aeabi_dsub>
 8003eac:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003eb0:	f7fc fbc2 	bl	8000638 <__aeabi_dmul>
 8003eb4:	4606      	mov	r6, r0
 8003eb6:	460f      	mov	r7, r1
 8003eb8:	2c00      	cmp	r4, #0
 8003eba:	f43f af25 	beq.w	8003d08 <__ieee754_log+0x120>
 8003ebe:	a30a      	add	r3, pc, #40	@ (adr r3, 8003ee8 <__ieee754_log+0x300>)
 8003ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ec4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003ec8:	f7fc fbb6 	bl	8000638 <__aeabi_dmul>
 8003ecc:	a308      	add	r3, pc, #32	@ (adr r3, 8003ef0 <__ieee754_log+0x308>)
 8003ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ed2:	4604      	mov	r4, r0
 8003ed4:	460d      	mov	r5, r1
 8003ed6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003eda:	e729      	b.n	8003d30 <__ieee754_log+0x148>
 8003edc:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 8003f38 <__ieee754_log+0x350>
 8003ee0:	e698      	b.n	8003c14 <__ieee754_log+0x2c>
 8003ee2:	bf00      	nop
 8003ee4:	f3af 8000 	nop.w
 8003ee8:	fee00000 	.word	0xfee00000
 8003eec:	3fe62e42 	.word	0x3fe62e42
 8003ef0:	35793c76 	.word	0x35793c76
 8003ef4:	3dea39ef 	.word	0x3dea39ef
 8003ef8:	55555555 	.word	0x55555555
 8003efc:	3fd55555 	.word	0x3fd55555
 8003f00:	df3e5244 	.word	0xdf3e5244
 8003f04:	3fc2f112 	.word	0x3fc2f112
 8003f08:	96cb03de 	.word	0x96cb03de
 8003f0c:	3fc74664 	.word	0x3fc74664
 8003f10:	94229359 	.word	0x94229359
 8003f14:	3fd24924 	.word	0x3fd24924
 8003f18:	55555593 	.word	0x55555593
 8003f1c:	3fe55555 	.word	0x3fe55555
 8003f20:	d078c69f 	.word	0xd078c69f
 8003f24:	3fc39a09 	.word	0x3fc39a09
 8003f28:	1d8e78af 	.word	0x1d8e78af
 8003f2c:	3fcc71c5 	.word	0x3fcc71c5
 8003f30:	9997fa04 	.word	0x9997fa04
 8003f34:	3fd99999 	.word	0x3fd99999
	...
 8003f40:	c3500000 	.word	0xc3500000
 8003f44:	43500000 	.word	0x43500000
 8003f48:	7fefffff 	.word	0x7fefffff
 8003f4c:	3ff00000 	.word	0x3ff00000
 8003f50:	3fe00000 	.word	0x3fe00000

08003f54 <__cvt>:
 8003f54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003f58:	ec57 6b10 	vmov	r6, r7, d0
 8003f5c:	2f00      	cmp	r7, #0
 8003f5e:	460c      	mov	r4, r1
 8003f60:	4619      	mov	r1, r3
 8003f62:	463b      	mov	r3, r7
 8003f64:	bfbb      	ittet	lt
 8003f66:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8003f6a:	461f      	movlt	r7, r3
 8003f6c:	2300      	movge	r3, #0
 8003f6e:	232d      	movlt	r3, #45	@ 0x2d
 8003f70:	700b      	strb	r3, [r1, #0]
 8003f72:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003f74:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8003f78:	4691      	mov	r9, r2
 8003f7a:	f023 0820 	bic.w	r8, r3, #32
 8003f7e:	bfbc      	itt	lt
 8003f80:	4632      	movlt	r2, r6
 8003f82:	4616      	movlt	r6, r2
 8003f84:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003f88:	d005      	beq.n	8003f96 <__cvt+0x42>
 8003f8a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003f8e:	d100      	bne.n	8003f92 <__cvt+0x3e>
 8003f90:	3401      	adds	r4, #1
 8003f92:	2102      	movs	r1, #2
 8003f94:	e000      	b.n	8003f98 <__cvt+0x44>
 8003f96:	2103      	movs	r1, #3
 8003f98:	ab03      	add	r3, sp, #12
 8003f9a:	9301      	str	r3, [sp, #4]
 8003f9c:	ab02      	add	r3, sp, #8
 8003f9e:	9300      	str	r3, [sp, #0]
 8003fa0:	ec47 6b10 	vmov	d0, r6, r7
 8003fa4:	4653      	mov	r3, sl
 8003fa6:	4622      	mov	r2, r4
 8003fa8:	f000 fdd2 	bl	8004b50 <_dtoa_r>
 8003fac:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003fb0:	4605      	mov	r5, r0
 8003fb2:	d119      	bne.n	8003fe8 <__cvt+0x94>
 8003fb4:	f019 0f01 	tst.w	r9, #1
 8003fb8:	d00e      	beq.n	8003fd8 <__cvt+0x84>
 8003fba:	eb00 0904 	add.w	r9, r0, r4
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	4630      	mov	r0, r6
 8003fc4:	4639      	mov	r1, r7
 8003fc6:	f7fc fd9f 	bl	8000b08 <__aeabi_dcmpeq>
 8003fca:	b108      	cbz	r0, 8003fd0 <__cvt+0x7c>
 8003fcc:	f8cd 900c 	str.w	r9, [sp, #12]
 8003fd0:	2230      	movs	r2, #48	@ 0x30
 8003fd2:	9b03      	ldr	r3, [sp, #12]
 8003fd4:	454b      	cmp	r3, r9
 8003fd6:	d31e      	bcc.n	8004016 <__cvt+0xc2>
 8003fd8:	9b03      	ldr	r3, [sp, #12]
 8003fda:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003fdc:	1b5b      	subs	r3, r3, r5
 8003fde:	4628      	mov	r0, r5
 8003fe0:	6013      	str	r3, [r2, #0]
 8003fe2:	b004      	add	sp, #16
 8003fe4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fe8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003fec:	eb00 0904 	add.w	r9, r0, r4
 8003ff0:	d1e5      	bne.n	8003fbe <__cvt+0x6a>
 8003ff2:	7803      	ldrb	r3, [r0, #0]
 8003ff4:	2b30      	cmp	r3, #48	@ 0x30
 8003ff6:	d10a      	bne.n	800400e <__cvt+0xba>
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	4630      	mov	r0, r6
 8003ffe:	4639      	mov	r1, r7
 8004000:	f7fc fd82 	bl	8000b08 <__aeabi_dcmpeq>
 8004004:	b918      	cbnz	r0, 800400e <__cvt+0xba>
 8004006:	f1c4 0401 	rsb	r4, r4, #1
 800400a:	f8ca 4000 	str.w	r4, [sl]
 800400e:	f8da 3000 	ldr.w	r3, [sl]
 8004012:	4499      	add	r9, r3
 8004014:	e7d3      	b.n	8003fbe <__cvt+0x6a>
 8004016:	1c59      	adds	r1, r3, #1
 8004018:	9103      	str	r1, [sp, #12]
 800401a:	701a      	strb	r2, [r3, #0]
 800401c:	e7d9      	b.n	8003fd2 <__cvt+0x7e>

0800401e <__exponent>:
 800401e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004020:	2900      	cmp	r1, #0
 8004022:	bfba      	itte	lt
 8004024:	4249      	neglt	r1, r1
 8004026:	232d      	movlt	r3, #45	@ 0x2d
 8004028:	232b      	movge	r3, #43	@ 0x2b
 800402a:	2909      	cmp	r1, #9
 800402c:	7002      	strb	r2, [r0, #0]
 800402e:	7043      	strb	r3, [r0, #1]
 8004030:	dd29      	ble.n	8004086 <__exponent+0x68>
 8004032:	f10d 0307 	add.w	r3, sp, #7
 8004036:	461d      	mov	r5, r3
 8004038:	270a      	movs	r7, #10
 800403a:	461a      	mov	r2, r3
 800403c:	fbb1 f6f7 	udiv	r6, r1, r7
 8004040:	fb07 1416 	mls	r4, r7, r6, r1
 8004044:	3430      	adds	r4, #48	@ 0x30
 8004046:	f802 4c01 	strb.w	r4, [r2, #-1]
 800404a:	460c      	mov	r4, r1
 800404c:	2c63      	cmp	r4, #99	@ 0x63
 800404e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8004052:	4631      	mov	r1, r6
 8004054:	dcf1      	bgt.n	800403a <__exponent+0x1c>
 8004056:	3130      	adds	r1, #48	@ 0x30
 8004058:	1e94      	subs	r4, r2, #2
 800405a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800405e:	1c41      	adds	r1, r0, #1
 8004060:	4623      	mov	r3, r4
 8004062:	42ab      	cmp	r3, r5
 8004064:	d30a      	bcc.n	800407c <__exponent+0x5e>
 8004066:	f10d 0309 	add.w	r3, sp, #9
 800406a:	1a9b      	subs	r3, r3, r2
 800406c:	42ac      	cmp	r4, r5
 800406e:	bf88      	it	hi
 8004070:	2300      	movhi	r3, #0
 8004072:	3302      	adds	r3, #2
 8004074:	4403      	add	r3, r0
 8004076:	1a18      	subs	r0, r3, r0
 8004078:	b003      	add	sp, #12
 800407a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800407c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004080:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004084:	e7ed      	b.n	8004062 <__exponent+0x44>
 8004086:	2330      	movs	r3, #48	@ 0x30
 8004088:	3130      	adds	r1, #48	@ 0x30
 800408a:	7083      	strb	r3, [r0, #2]
 800408c:	70c1      	strb	r1, [r0, #3]
 800408e:	1d03      	adds	r3, r0, #4
 8004090:	e7f1      	b.n	8004076 <__exponent+0x58>
	...

08004094 <_printf_float>:
 8004094:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004098:	b08d      	sub	sp, #52	@ 0x34
 800409a:	460c      	mov	r4, r1
 800409c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80040a0:	4616      	mov	r6, r2
 80040a2:	461f      	mov	r7, r3
 80040a4:	4605      	mov	r5, r0
 80040a6:	f000 fc97 	bl	80049d8 <_localeconv_r>
 80040aa:	6803      	ldr	r3, [r0, #0]
 80040ac:	9304      	str	r3, [sp, #16]
 80040ae:	4618      	mov	r0, r3
 80040b0:	f7fc f8fe 	bl	80002b0 <strlen>
 80040b4:	2300      	movs	r3, #0
 80040b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80040b8:	f8d8 3000 	ldr.w	r3, [r8]
 80040bc:	9005      	str	r0, [sp, #20]
 80040be:	3307      	adds	r3, #7
 80040c0:	f023 0307 	bic.w	r3, r3, #7
 80040c4:	f103 0208 	add.w	r2, r3, #8
 80040c8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80040cc:	f8d4 b000 	ldr.w	fp, [r4]
 80040d0:	f8c8 2000 	str.w	r2, [r8]
 80040d4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80040d8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80040dc:	9307      	str	r3, [sp, #28]
 80040de:	f8cd 8018 	str.w	r8, [sp, #24]
 80040e2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80040e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80040ea:	4b9c      	ldr	r3, [pc, #624]	@ (800435c <_printf_float+0x2c8>)
 80040ec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80040f0:	f7fc fd3c 	bl	8000b6c <__aeabi_dcmpun>
 80040f4:	bb70      	cbnz	r0, 8004154 <_printf_float+0xc0>
 80040f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80040fa:	4b98      	ldr	r3, [pc, #608]	@ (800435c <_printf_float+0x2c8>)
 80040fc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004100:	f7fc fd16 	bl	8000b30 <__aeabi_dcmple>
 8004104:	bb30      	cbnz	r0, 8004154 <_printf_float+0xc0>
 8004106:	2200      	movs	r2, #0
 8004108:	2300      	movs	r3, #0
 800410a:	4640      	mov	r0, r8
 800410c:	4649      	mov	r1, r9
 800410e:	f7fc fd05 	bl	8000b1c <__aeabi_dcmplt>
 8004112:	b110      	cbz	r0, 800411a <_printf_float+0x86>
 8004114:	232d      	movs	r3, #45	@ 0x2d
 8004116:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800411a:	4a91      	ldr	r2, [pc, #580]	@ (8004360 <_printf_float+0x2cc>)
 800411c:	4b91      	ldr	r3, [pc, #580]	@ (8004364 <_printf_float+0x2d0>)
 800411e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004122:	bf94      	ite	ls
 8004124:	4690      	movls	r8, r2
 8004126:	4698      	movhi	r8, r3
 8004128:	2303      	movs	r3, #3
 800412a:	6123      	str	r3, [r4, #16]
 800412c:	f02b 0304 	bic.w	r3, fp, #4
 8004130:	6023      	str	r3, [r4, #0]
 8004132:	f04f 0900 	mov.w	r9, #0
 8004136:	9700      	str	r7, [sp, #0]
 8004138:	4633      	mov	r3, r6
 800413a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800413c:	4621      	mov	r1, r4
 800413e:	4628      	mov	r0, r5
 8004140:	f000 f9d2 	bl	80044e8 <_printf_common>
 8004144:	3001      	adds	r0, #1
 8004146:	f040 808d 	bne.w	8004264 <_printf_float+0x1d0>
 800414a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800414e:	b00d      	add	sp, #52	@ 0x34
 8004150:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004154:	4642      	mov	r2, r8
 8004156:	464b      	mov	r3, r9
 8004158:	4640      	mov	r0, r8
 800415a:	4649      	mov	r1, r9
 800415c:	f7fc fd06 	bl	8000b6c <__aeabi_dcmpun>
 8004160:	b140      	cbz	r0, 8004174 <_printf_float+0xe0>
 8004162:	464b      	mov	r3, r9
 8004164:	2b00      	cmp	r3, #0
 8004166:	bfbc      	itt	lt
 8004168:	232d      	movlt	r3, #45	@ 0x2d
 800416a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800416e:	4a7e      	ldr	r2, [pc, #504]	@ (8004368 <_printf_float+0x2d4>)
 8004170:	4b7e      	ldr	r3, [pc, #504]	@ (800436c <_printf_float+0x2d8>)
 8004172:	e7d4      	b.n	800411e <_printf_float+0x8a>
 8004174:	6863      	ldr	r3, [r4, #4]
 8004176:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800417a:	9206      	str	r2, [sp, #24]
 800417c:	1c5a      	adds	r2, r3, #1
 800417e:	d13b      	bne.n	80041f8 <_printf_float+0x164>
 8004180:	2306      	movs	r3, #6
 8004182:	6063      	str	r3, [r4, #4]
 8004184:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004188:	2300      	movs	r3, #0
 800418a:	6022      	str	r2, [r4, #0]
 800418c:	9303      	str	r3, [sp, #12]
 800418e:	ab0a      	add	r3, sp, #40	@ 0x28
 8004190:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004194:	ab09      	add	r3, sp, #36	@ 0x24
 8004196:	9300      	str	r3, [sp, #0]
 8004198:	6861      	ldr	r1, [r4, #4]
 800419a:	ec49 8b10 	vmov	d0, r8, r9
 800419e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80041a2:	4628      	mov	r0, r5
 80041a4:	f7ff fed6 	bl	8003f54 <__cvt>
 80041a8:	9b06      	ldr	r3, [sp, #24]
 80041aa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80041ac:	2b47      	cmp	r3, #71	@ 0x47
 80041ae:	4680      	mov	r8, r0
 80041b0:	d129      	bne.n	8004206 <_printf_float+0x172>
 80041b2:	1cc8      	adds	r0, r1, #3
 80041b4:	db02      	blt.n	80041bc <_printf_float+0x128>
 80041b6:	6863      	ldr	r3, [r4, #4]
 80041b8:	4299      	cmp	r1, r3
 80041ba:	dd41      	ble.n	8004240 <_printf_float+0x1ac>
 80041bc:	f1aa 0a02 	sub.w	sl, sl, #2
 80041c0:	fa5f fa8a 	uxtb.w	sl, sl
 80041c4:	3901      	subs	r1, #1
 80041c6:	4652      	mov	r2, sl
 80041c8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80041cc:	9109      	str	r1, [sp, #36]	@ 0x24
 80041ce:	f7ff ff26 	bl	800401e <__exponent>
 80041d2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80041d4:	1813      	adds	r3, r2, r0
 80041d6:	2a01      	cmp	r2, #1
 80041d8:	4681      	mov	r9, r0
 80041da:	6123      	str	r3, [r4, #16]
 80041dc:	dc02      	bgt.n	80041e4 <_printf_float+0x150>
 80041de:	6822      	ldr	r2, [r4, #0]
 80041e0:	07d2      	lsls	r2, r2, #31
 80041e2:	d501      	bpl.n	80041e8 <_printf_float+0x154>
 80041e4:	3301      	adds	r3, #1
 80041e6:	6123      	str	r3, [r4, #16]
 80041e8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d0a2      	beq.n	8004136 <_printf_float+0xa2>
 80041f0:	232d      	movs	r3, #45	@ 0x2d
 80041f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80041f6:	e79e      	b.n	8004136 <_printf_float+0xa2>
 80041f8:	9a06      	ldr	r2, [sp, #24]
 80041fa:	2a47      	cmp	r2, #71	@ 0x47
 80041fc:	d1c2      	bne.n	8004184 <_printf_float+0xf0>
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d1c0      	bne.n	8004184 <_printf_float+0xf0>
 8004202:	2301      	movs	r3, #1
 8004204:	e7bd      	b.n	8004182 <_printf_float+0xee>
 8004206:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800420a:	d9db      	bls.n	80041c4 <_printf_float+0x130>
 800420c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004210:	d118      	bne.n	8004244 <_printf_float+0x1b0>
 8004212:	2900      	cmp	r1, #0
 8004214:	6863      	ldr	r3, [r4, #4]
 8004216:	dd0b      	ble.n	8004230 <_printf_float+0x19c>
 8004218:	6121      	str	r1, [r4, #16]
 800421a:	b913      	cbnz	r3, 8004222 <_printf_float+0x18e>
 800421c:	6822      	ldr	r2, [r4, #0]
 800421e:	07d0      	lsls	r0, r2, #31
 8004220:	d502      	bpl.n	8004228 <_printf_float+0x194>
 8004222:	3301      	adds	r3, #1
 8004224:	440b      	add	r3, r1
 8004226:	6123      	str	r3, [r4, #16]
 8004228:	65a1      	str	r1, [r4, #88]	@ 0x58
 800422a:	f04f 0900 	mov.w	r9, #0
 800422e:	e7db      	b.n	80041e8 <_printf_float+0x154>
 8004230:	b913      	cbnz	r3, 8004238 <_printf_float+0x1a4>
 8004232:	6822      	ldr	r2, [r4, #0]
 8004234:	07d2      	lsls	r2, r2, #31
 8004236:	d501      	bpl.n	800423c <_printf_float+0x1a8>
 8004238:	3302      	adds	r3, #2
 800423a:	e7f4      	b.n	8004226 <_printf_float+0x192>
 800423c:	2301      	movs	r3, #1
 800423e:	e7f2      	b.n	8004226 <_printf_float+0x192>
 8004240:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004244:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004246:	4299      	cmp	r1, r3
 8004248:	db05      	blt.n	8004256 <_printf_float+0x1c2>
 800424a:	6823      	ldr	r3, [r4, #0]
 800424c:	6121      	str	r1, [r4, #16]
 800424e:	07d8      	lsls	r0, r3, #31
 8004250:	d5ea      	bpl.n	8004228 <_printf_float+0x194>
 8004252:	1c4b      	adds	r3, r1, #1
 8004254:	e7e7      	b.n	8004226 <_printf_float+0x192>
 8004256:	2900      	cmp	r1, #0
 8004258:	bfd4      	ite	le
 800425a:	f1c1 0202 	rsble	r2, r1, #2
 800425e:	2201      	movgt	r2, #1
 8004260:	4413      	add	r3, r2
 8004262:	e7e0      	b.n	8004226 <_printf_float+0x192>
 8004264:	6823      	ldr	r3, [r4, #0]
 8004266:	055a      	lsls	r2, r3, #21
 8004268:	d407      	bmi.n	800427a <_printf_float+0x1e6>
 800426a:	6923      	ldr	r3, [r4, #16]
 800426c:	4642      	mov	r2, r8
 800426e:	4631      	mov	r1, r6
 8004270:	4628      	mov	r0, r5
 8004272:	47b8      	blx	r7
 8004274:	3001      	adds	r0, #1
 8004276:	d12b      	bne.n	80042d0 <_printf_float+0x23c>
 8004278:	e767      	b.n	800414a <_printf_float+0xb6>
 800427a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800427e:	f240 80dd 	bls.w	800443c <_printf_float+0x3a8>
 8004282:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004286:	2200      	movs	r2, #0
 8004288:	2300      	movs	r3, #0
 800428a:	f7fc fc3d 	bl	8000b08 <__aeabi_dcmpeq>
 800428e:	2800      	cmp	r0, #0
 8004290:	d033      	beq.n	80042fa <_printf_float+0x266>
 8004292:	4a37      	ldr	r2, [pc, #220]	@ (8004370 <_printf_float+0x2dc>)
 8004294:	2301      	movs	r3, #1
 8004296:	4631      	mov	r1, r6
 8004298:	4628      	mov	r0, r5
 800429a:	47b8      	blx	r7
 800429c:	3001      	adds	r0, #1
 800429e:	f43f af54 	beq.w	800414a <_printf_float+0xb6>
 80042a2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80042a6:	4543      	cmp	r3, r8
 80042a8:	db02      	blt.n	80042b0 <_printf_float+0x21c>
 80042aa:	6823      	ldr	r3, [r4, #0]
 80042ac:	07d8      	lsls	r0, r3, #31
 80042ae:	d50f      	bpl.n	80042d0 <_printf_float+0x23c>
 80042b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80042b4:	4631      	mov	r1, r6
 80042b6:	4628      	mov	r0, r5
 80042b8:	47b8      	blx	r7
 80042ba:	3001      	adds	r0, #1
 80042bc:	f43f af45 	beq.w	800414a <_printf_float+0xb6>
 80042c0:	f04f 0900 	mov.w	r9, #0
 80042c4:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80042c8:	f104 0a1a 	add.w	sl, r4, #26
 80042cc:	45c8      	cmp	r8, r9
 80042ce:	dc09      	bgt.n	80042e4 <_printf_float+0x250>
 80042d0:	6823      	ldr	r3, [r4, #0]
 80042d2:	079b      	lsls	r3, r3, #30
 80042d4:	f100 8103 	bmi.w	80044de <_printf_float+0x44a>
 80042d8:	68e0      	ldr	r0, [r4, #12]
 80042da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80042dc:	4298      	cmp	r0, r3
 80042de:	bfb8      	it	lt
 80042e0:	4618      	movlt	r0, r3
 80042e2:	e734      	b.n	800414e <_printf_float+0xba>
 80042e4:	2301      	movs	r3, #1
 80042e6:	4652      	mov	r2, sl
 80042e8:	4631      	mov	r1, r6
 80042ea:	4628      	mov	r0, r5
 80042ec:	47b8      	blx	r7
 80042ee:	3001      	adds	r0, #1
 80042f0:	f43f af2b 	beq.w	800414a <_printf_float+0xb6>
 80042f4:	f109 0901 	add.w	r9, r9, #1
 80042f8:	e7e8      	b.n	80042cc <_printf_float+0x238>
 80042fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	dc39      	bgt.n	8004374 <_printf_float+0x2e0>
 8004300:	4a1b      	ldr	r2, [pc, #108]	@ (8004370 <_printf_float+0x2dc>)
 8004302:	2301      	movs	r3, #1
 8004304:	4631      	mov	r1, r6
 8004306:	4628      	mov	r0, r5
 8004308:	47b8      	blx	r7
 800430a:	3001      	adds	r0, #1
 800430c:	f43f af1d 	beq.w	800414a <_printf_float+0xb6>
 8004310:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004314:	ea59 0303 	orrs.w	r3, r9, r3
 8004318:	d102      	bne.n	8004320 <_printf_float+0x28c>
 800431a:	6823      	ldr	r3, [r4, #0]
 800431c:	07d9      	lsls	r1, r3, #31
 800431e:	d5d7      	bpl.n	80042d0 <_printf_float+0x23c>
 8004320:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004324:	4631      	mov	r1, r6
 8004326:	4628      	mov	r0, r5
 8004328:	47b8      	blx	r7
 800432a:	3001      	adds	r0, #1
 800432c:	f43f af0d 	beq.w	800414a <_printf_float+0xb6>
 8004330:	f04f 0a00 	mov.w	sl, #0
 8004334:	f104 0b1a 	add.w	fp, r4, #26
 8004338:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800433a:	425b      	negs	r3, r3
 800433c:	4553      	cmp	r3, sl
 800433e:	dc01      	bgt.n	8004344 <_printf_float+0x2b0>
 8004340:	464b      	mov	r3, r9
 8004342:	e793      	b.n	800426c <_printf_float+0x1d8>
 8004344:	2301      	movs	r3, #1
 8004346:	465a      	mov	r2, fp
 8004348:	4631      	mov	r1, r6
 800434a:	4628      	mov	r0, r5
 800434c:	47b8      	blx	r7
 800434e:	3001      	adds	r0, #1
 8004350:	f43f aefb 	beq.w	800414a <_printf_float+0xb6>
 8004354:	f10a 0a01 	add.w	sl, sl, #1
 8004358:	e7ee      	b.n	8004338 <_printf_float+0x2a4>
 800435a:	bf00      	nop
 800435c:	7fefffff 	.word	0x7fefffff
 8004360:	08006c20 	.word	0x08006c20
 8004364:	08006c24 	.word	0x08006c24
 8004368:	08006c28 	.word	0x08006c28
 800436c:	08006c2c 	.word	0x08006c2c
 8004370:	08006c30 	.word	0x08006c30
 8004374:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004376:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800437a:	4553      	cmp	r3, sl
 800437c:	bfa8      	it	ge
 800437e:	4653      	movge	r3, sl
 8004380:	2b00      	cmp	r3, #0
 8004382:	4699      	mov	r9, r3
 8004384:	dc36      	bgt.n	80043f4 <_printf_float+0x360>
 8004386:	f04f 0b00 	mov.w	fp, #0
 800438a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800438e:	f104 021a 	add.w	r2, r4, #26
 8004392:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004394:	9306      	str	r3, [sp, #24]
 8004396:	eba3 0309 	sub.w	r3, r3, r9
 800439a:	455b      	cmp	r3, fp
 800439c:	dc31      	bgt.n	8004402 <_printf_float+0x36e>
 800439e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80043a0:	459a      	cmp	sl, r3
 80043a2:	dc3a      	bgt.n	800441a <_printf_float+0x386>
 80043a4:	6823      	ldr	r3, [r4, #0]
 80043a6:	07da      	lsls	r2, r3, #31
 80043a8:	d437      	bmi.n	800441a <_printf_float+0x386>
 80043aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80043ac:	ebaa 0903 	sub.w	r9, sl, r3
 80043b0:	9b06      	ldr	r3, [sp, #24]
 80043b2:	ebaa 0303 	sub.w	r3, sl, r3
 80043b6:	4599      	cmp	r9, r3
 80043b8:	bfa8      	it	ge
 80043ba:	4699      	movge	r9, r3
 80043bc:	f1b9 0f00 	cmp.w	r9, #0
 80043c0:	dc33      	bgt.n	800442a <_printf_float+0x396>
 80043c2:	f04f 0800 	mov.w	r8, #0
 80043c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80043ca:	f104 0b1a 	add.w	fp, r4, #26
 80043ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80043d0:	ebaa 0303 	sub.w	r3, sl, r3
 80043d4:	eba3 0309 	sub.w	r3, r3, r9
 80043d8:	4543      	cmp	r3, r8
 80043da:	f77f af79 	ble.w	80042d0 <_printf_float+0x23c>
 80043de:	2301      	movs	r3, #1
 80043e0:	465a      	mov	r2, fp
 80043e2:	4631      	mov	r1, r6
 80043e4:	4628      	mov	r0, r5
 80043e6:	47b8      	blx	r7
 80043e8:	3001      	adds	r0, #1
 80043ea:	f43f aeae 	beq.w	800414a <_printf_float+0xb6>
 80043ee:	f108 0801 	add.w	r8, r8, #1
 80043f2:	e7ec      	b.n	80043ce <_printf_float+0x33a>
 80043f4:	4642      	mov	r2, r8
 80043f6:	4631      	mov	r1, r6
 80043f8:	4628      	mov	r0, r5
 80043fa:	47b8      	blx	r7
 80043fc:	3001      	adds	r0, #1
 80043fe:	d1c2      	bne.n	8004386 <_printf_float+0x2f2>
 8004400:	e6a3      	b.n	800414a <_printf_float+0xb6>
 8004402:	2301      	movs	r3, #1
 8004404:	4631      	mov	r1, r6
 8004406:	4628      	mov	r0, r5
 8004408:	9206      	str	r2, [sp, #24]
 800440a:	47b8      	blx	r7
 800440c:	3001      	adds	r0, #1
 800440e:	f43f ae9c 	beq.w	800414a <_printf_float+0xb6>
 8004412:	9a06      	ldr	r2, [sp, #24]
 8004414:	f10b 0b01 	add.w	fp, fp, #1
 8004418:	e7bb      	b.n	8004392 <_printf_float+0x2fe>
 800441a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800441e:	4631      	mov	r1, r6
 8004420:	4628      	mov	r0, r5
 8004422:	47b8      	blx	r7
 8004424:	3001      	adds	r0, #1
 8004426:	d1c0      	bne.n	80043aa <_printf_float+0x316>
 8004428:	e68f      	b.n	800414a <_printf_float+0xb6>
 800442a:	9a06      	ldr	r2, [sp, #24]
 800442c:	464b      	mov	r3, r9
 800442e:	4442      	add	r2, r8
 8004430:	4631      	mov	r1, r6
 8004432:	4628      	mov	r0, r5
 8004434:	47b8      	blx	r7
 8004436:	3001      	adds	r0, #1
 8004438:	d1c3      	bne.n	80043c2 <_printf_float+0x32e>
 800443a:	e686      	b.n	800414a <_printf_float+0xb6>
 800443c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004440:	f1ba 0f01 	cmp.w	sl, #1
 8004444:	dc01      	bgt.n	800444a <_printf_float+0x3b6>
 8004446:	07db      	lsls	r3, r3, #31
 8004448:	d536      	bpl.n	80044b8 <_printf_float+0x424>
 800444a:	2301      	movs	r3, #1
 800444c:	4642      	mov	r2, r8
 800444e:	4631      	mov	r1, r6
 8004450:	4628      	mov	r0, r5
 8004452:	47b8      	blx	r7
 8004454:	3001      	adds	r0, #1
 8004456:	f43f ae78 	beq.w	800414a <_printf_float+0xb6>
 800445a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800445e:	4631      	mov	r1, r6
 8004460:	4628      	mov	r0, r5
 8004462:	47b8      	blx	r7
 8004464:	3001      	adds	r0, #1
 8004466:	f43f ae70 	beq.w	800414a <_printf_float+0xb6>
 800446a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800446e:	2200      	movs	r2, #0
 8004470:	2300      	movs	r3, #0
 8004472:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8004476:	f7fc fb47 	bl	8000b08 <__aeabi_dcmpeq>
 800447a:	b9c0      	cbnz	r0, 80044ae <_printf_float+0x41a>
 800447c:	4653      	mov	r3, sl
 800447e:	f108 0201 	add.w	r2, r8, #1
 8004482:	4631      	mov	r1, r6
 8004484:	4628      	mov	r0, r5
 8004486:	47b8      	blx	r7
 8004488:	3001      	adds	r0, #1
 800448a:	d10c      	bne.n	80044a6 <_printf_float+0x412>
 800448c:	e65d      	b.n	800414a <_printf_float+0xb6>
 800448e:	2301      	movs	r3, #1
 8004490:	465a      	mov	r2, fp
 8004492:	4631      	mov	r1, r6
 8004494:	4628      	mov	r0, r5
 8004496:	47b8      	blx	r7
 8004498:	3001      	adds	r0, #1
 800449a:	f43f ae56 	beq.w	800414a <_printf_float+0xb6>
 800449e:	f108 0801 	add.w	r8, r8, #1
 80044a2:	45d0      	cmp	r8, sl
 80044a4:	dbf3      	blt.n	800448e <_printf_float+0x3fa>
 80044a6:	464b      	mov	r3, r9
 80044a8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80044ac:	e6df      	b.n	800426e <_printf_float+0x1da>
 80044ae:	f04f 0800 	mov.w	r8, #0
 80044b2:	f104 0b1a 	add.w	fp, r4, #26
 80044b6:	e7f4      	b.n	80044a2 <_printf_float+0x40e>
 80044b8:	2301      	movs	r3, #1
 80044ba:	4642      	mov	r2, r8
 80044bc:	e7e1      	b.n	8004482 <_printf_float+0x3ee>
 80044be:	2301      	movs	r3, #1
 80044c0:	464a      	mov	r2, r9
 80044c2:	4631      	mov	r1, r6
 80044c4:	4628      	mov	r0, r5
 80044c6:	47b8      	blx	r7
 80044c8:	3001      	adds	r0, #1
 80044ca:	f43f ae3e 	beq.w	800414a <_printf_float+0xb6>
 80044ce:	f108 0801 	add.w	r8, r8, #1
 80044d2:	68e3      	ldr	r3, [r4, #12]
 80044d4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80044d6:	1a5b      	subs	r3, r3, r1
 80044d8:	4543      	cmp	r3, r8
 80044da:	dcf0      	bgt.n	80044be <_printf_float+0x42a>
 80044dc:	e6fc      	b.n	80042d8 <_printf_float+0x244>
 80044de:	f04f 0800 	mov.w	r8, #0
 80044e2:	f104 0919 	add.w	r9, r4, #25
 80044e6:	e7f4      	b.n	80044d2 <_printf_float+0x43e>

080044e8 <_printf_common>:
 80044e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80044ec:	4616      	mov	r6, r2
 80044ee:	4698      	mov	r8, r3
 80044f0:	688a      	ldr	r2, [r1, #8]
 80044f2:	690b      	ldr	r3, [r1, #16]
 80044f4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80044f8:	4293      	cmp	r3, r2
 80044fa:	bfb8      	it	lt
 80044fc:	4613      	movlt	r3, r2
 80044fe:	6033      	str	r3, [r6, #0]
 8004500:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004504:	4607      	mov	r7, r0
 8004506:	460c      	mov	r4, r1
 8004508:	b10a      	cbz	r2, 800450e <_printf_common+0x26>
 800450a:	3301      	adds	r3, #1
 800450c:	6033      	str	r3, [r6, #0]
 800450e:	6823      	ldr	r3, [r4, #0]
 8004510:	0699      	lsls	r1, r3, #26
 8004512:	bf42      	ittt	mi
 8004514:	6833      	ldrmi	r3, [r6, #0]
 8004516:	3302      	addmi	r3, #2
 8004518:	6033      	strmi	r3, [r6, #0]
 800451a:	6825      	ldr	r5, [r4, #0]
 800451c:	f015 0506 	ands.w	r5, r5, #6
 8004520:	d106      	bne.n	8004530 <_printf_common+0x48>
 8004522:	f104 0a19 	add.w	sl, r4, #25
 8004526:	68e3      	ldr	r3, [r4, #12]
 8004528:	6832      	ldr	r2, [r6, #0]
 800452a:	1a9b      	subs	r3, r3, r2
 800452c:	42ab      	cmp	r3, r5
 800452e:	dc26      	bgt.n	800457e <_printf_common+0x96>
 8004530:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004534:	6822      	ldr	r2, [r4, #0]
 8004536:	3b00      	subs	r3, #0
 8004538:	bf18      	it	ne
 800453a:	2301      	movne	r3, #1
 800453c:	0692      	lsls	r2, r2, #26
 800453e:	d42b      	bmi.n	8004598 <_printf_common+0xb0>
 8004540:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004544:	4641      	mov	r1, r8
 8004546:	4638      	mov	r0, r7
 8004548:	47c8      	blx	r9
 800454a:	3001      	adds	r0, #1
 800454c:	d01e      	beq.n	800458c <_printf_common+0xa4>
 800454e:	6823      	ldr	r3, [r4, #0]
 8004550:	6922      	ldr	r2, [r4, #16]
 8004552:	f003 0306 	and.w	r3, r3, #6
 8004556:	2b04      	cmp	r3, #4
 8004558:	bf02      	ittt	eq
 800455a:	68e5      	ldreq	r5, [r4, #12]
 800455c:	6833      	ldreq	r3, [r6, #0]
 800455e:	1aed      	subeq	r5, r5, r3
 8004560:	68a3      	ldr	r3, [r4, #8]
 8004562:	bf0c      	ite	eq
 8004564:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004568:	2500      	movne	r5, #0
 800456a:	4293      	cmp	r3, r2
 800456c:	bfc4      	itt	gt
 800456e:	1a9b      	subgt	r3, r3, r2
 8004570:	18ed      	addgt	r5, r5, r3
 8004572:	2600      	movs	r6, #0
 8004574:	341a      	adds	r4, #26
 8004576:	42b5      	cmp	r5, r6
 8004578:	d11a      	bne.n	80045b0 <_printf_common+0xc8>
 800457a:	2000      	movs	r0, #0
 800457c:	e008      	b.n	8004590 <_printf_common+0xa8>
 800457e:	2301      	movs	r3, #1
 8004580:	4652      	mov	r2, sl
 8004582:	4641      	mov	r1, r8
 8004584:	4638      	mov	r0, r7
 8004586:	47c8      	blx	r9
 8004588:	3001      	adds	r0, #1
 800458a:	d103      	bne.n	8004594 <_printf_common+0xac>
 800458c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004590:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004594:	3501      	adds	r5, #1
 8004596:	e7c6      	b.n	8004526 <_printf_common+0x3e>
 8004598:	18e1      	adds	r1, r4, r3
 800459a:	1c5a      	adds	r2, r3, #1
 800459c:	2030      	movs	r0, #48	@ 0x30
 800459e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80045a2:	4422      	add	r2, r4
 80045a4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80045a8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80045ac:	3302      	adds	r3, #2
 80045ae:	e7c7      	b.n	8004540 <_printf_common+0x58>
 80045b0:	2301      	movs	r3, #1
 80045b2:	4622      	mov	r2, r4
 80045b4:	4641      	mov	r1, r8
 80045b6:	4638      	mov	r0, r7
 80045b8:	47c8      	blx	r9
 80045ba:	3001      	adds	r0, #1
 80045bc:	d0e6      	beq.n	800458c <_printf_common+0xa4>
 80045be:	3601      	adds	r6, #1
 80045c0:	e7d9      	b.n	8004576 <_printf_common+0x8e>
	...

080045c4 <_printf_i>:
 80045c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80045c8:	7e0f      	ldrb	r7, [r1, #24]
 80045ca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80045cc:	2f78      	cmp	r7, #120	@ 0x78
 80045ce:	4691      	mov	r9, r2
 80045d0:	4680      	mov	r8, r0
 80045d2:	460c      	mov	r4, r1
 80045d4:	469a      	mov	sl, r3
 80045d6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80045da:	d807      	bhi.n	80045ec <_printf_i+0x28>
 80045dc:	2f62      	cmp	r7, #98	@ 0x62
 80045de:	d80a      	bhi.n	80045f6 <_printf_i+0x32>
 80045e0:	2f00      	cmp	r7, #0
 80045e2:	f000 80d2 	beq.w	800478a <_printf_i+0x1c6>
 80045e6:	2f58      	cmp	r7, #88	@ 0x58
 80045e8:	f000 80b9 	beq.w	800475e <_printf_i+0x19a>
 80045ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80045f0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80045f4:	e03a      	b.n	800466c <_printf_i+0xa8>
 80045f6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80045fa:	2b15      	cmp	r3, #21
 80045fc:	d8f6      	bhi.n	80045ec <_printf_i+0x28>
 80045fe:	a101      	add	r1, pc, #4	@ (adr r1, 8004604 <_printf_i+0x40>)
 8004600:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004604:	0800465d 	.word	0x0800465d
 8004608:	08004671 	.word	0x08004671
 800460c:	080045ed 	.word	0x080045ed
 8004610:	080045ed 	.word	0x080045ed
 8004614:	080045ed 	.word	0x080045ed
 8004618:	080045ed 	.word	0x080045ed
 800461c:	08004671 	.word	0x08004671
 8004620:	080045ed 	.word	0x080045ed
 8004624:	080045ed 	.word	0x080045ed
 8004628:	080045ed 	.word	0x080045ed
 800462c:	080045ed 	.word	0x080045ed
 8004630:	08004771 	.word	0x08004771
 8004634:	0800469b 	.word	0x0800469b
 8004638:	0800472b 	.word	0x0800472b
 800463c:	080045ed 	.word	0x080045ed
 8004640:	080045ed 	.word	0x080045ed
 8004644:	08004793 	.word	0x08004793
 8004648:	080045ed 	.word	0x080045ed
 800464c:	0800469b 	.word	0x0800469b
 8004650:	080045ed 	.word	0x080045ed
 8004654:	080045ed 	.word	0x080045ed
 8004658:	08004733 	.word	0x08004733
 800465c:	6833      	ldr	r3, [r6, #0]
 800465e:	1d1a      	adds	r2, r3, #4
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	6032      	str	r2, [r6, #0]
 8004664:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004668:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800466c:	2301      	movs	r3, #1
 800466e:	e09d      	b.n	80047ac <_printf_i+0x1e8>
 8004670:	6833      	ldr	r3, [r6, #0]
 8004672:	6820      	ldr	r0, [r4, #0]
 8004674:	1d19      	adds	r1, r3, #4
 8004676:	6031      	str	r1, [r6, #0]
 8004678:	0606      	lsls	r6, r0, #24
 800467a:	d501      	bpl.n	8004680 <_printf_i+0xbc>
 800467c:	681d      	ldr	r5, [r3, #0]
 800467e:	e003      	b.n	8004688 <_printf_i+0xc4>
 8004680:	0645      	lsls	r5, r0, #25
 8004682:	d5fb      	bpl.n	800467c <_printf_i+0xb8>
 8004684:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004688:	2d00      	cmp	r5, #0
 800468a:	da03      	bge.n	8004694 <_printf_i+0xd0>
 800468c:	232d      	movs	r3, #45	@ 0x2d
 800468e:	426d      	negs	r5, r5
 8004690:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004694:	4859      	ldr	r0, [pc, #356]	@ (80047fc <_printf_i+0x238>)
 8004696:	230a      	movs	r3, #10
 8004698:	e011      	b.n	80046be <_printf_i+0xfa>
 800469a:	6821      	ldr	r1, [r4, #0]
 800469c:	6833      	ldr	r3, [r6, #0]
 800469e:	0608      	lsls	r0, r1, #24
 80046a0:	f853 5b04 	ldr.w	r5, [r3], #4
 80046a4:	d402      	bmi.n	80046ac <_printf_i+0xe8>
 80046a6:	0649      	lsls	r1, r1, #25
 80046a8:	bf48      	it	mi
 80046aa:	b2ad      	uxthmi	r5, r5
 80046ac:	2f6f      	cmp	r7, #111	@ 0x6f
 80046ae:	4853      	ldr	r0, [pc, #332]	@ (80047fc <_printf_i+0x238>)
 80046b0:	6033      	str	r3, [r6, #0]
 80046b2:	bf14      	ite	ne
 80046b4:	230a      	movne	r3, #10
 80046b6:	2308      	moveq	r3, #8
 80046b8:	2100      	movs	r1, #0
 80046ba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80046be:	6866      	ldr	r6, [r4, #4]
 80046c0:	60a6      	str	r6, [r4, #8]
 80046c2:	2e00      	cmp	r6, #0
 80046c4:	bfa2      	ittt	ge
 80046c6:	6821      	ldrge	r1, [r4, #0]
 80046c8:	f021 0104 	bicge.w	r1, r1, #4
 80046cc:	6021      	strge	r1, [r4, #0]
 80046ce:	b90d      	cbnz	r5, 80046d4 <_printf_i+0x110>
 80046d0:	2e00      	cmp	r6, #0
 80046d2:	d04b      	beq.n	800476c <_printf_i+0x1a8>
 80046d4:	4616      	mov	r6, r2
 80046d6:	fbb5 f1f3 	udiv	r1, r5, r3
 80046da:	fb03 5711 	mls	r7, r3, r1, r5
 80046de:	5dc7      	ldrb	r7, [r0, r7]
 80046e0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80046e4:	462f      	mov	r7, r5
 80046e6:	42bb      	cmp	r3, r7
 80046e8:	460d      	mov	r5, r1
 80046ea:	d9f4      	bls.n	80046d6 <_printf_i+0x112>
 80046ec:	2b08      	cmp	r3, #8
 80046ee:	d10b      	bne.n	8004708 <_printf_i+0x144>
 80046f0:	6823      	ldr	r3, [r4, #0]
 80046f2:	07df      	lsls	r7, r3, #31
 80046f4:	d508      	bpl.n	8004708 <_printf_i+0x144>
 80046f6:	6923      	ldr	r3, [r4, #16]
 80046f8:	6861      	ldr	r1, [r4, #4]
 80046fa:	4299      	cmp	r1, r3
 80046fc:	bfde      	ittt	le
 80046fe:	2330      	movle	r3, #48	@ 0x30
 8004700:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004704:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8004708:	1b92      	subs	r2, r2, r6
 800470a:	6122      	str	r2, [r4, #16]
 800470c:	f8cd a000 	str.w	sl, [sp]
 8004710:	464b      	mov	r3, r9
 8004712:	aa03      	add	r2, sp, #12
 8004714:	4621      	mov	r1, r4
 8004716:	4640      	mov	r0, r8
 8004718:	f7ff fee6 	bl	80044e8 <_printf_common>
 800471c:	3001      	adds	r0, #1
 800471e:	d14a      	bne.n	80047b6 <_printf_i+0x1f2>
 8004720:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004724:	b004      	add	sp, #16
 8004726:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800472a:	6823      	ldr	r3, [r4, #0]
 800472c:	f043 0320 	orr.w	r3, r3, #32
 8004730:	6023      	str	r3, [r4, #0]
 8004732:	4833      	ldr	r0, [pc, #204]	@ (8004800 <_printf_i+0x23c>)
 8004734:	2778      	movs	r7, #120	@ 0x78
 8004736:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800473a:	6823      	ldr	r3, [r4, #0]
 800473c:	6831      	ldr	r1, [r6, #0]
 800473e:	061f      	lsls	r7, r3, #24
 8004740:	f851 5b04 	ldr.w	r5, [r1], #4
 8004744:	d402      	bmi.n	800474c <_printf_i+0x188>
 8004746:	065f      	lsls	r7, r3, #25
 8004748:	bf48      	it	mi
 800474a:	b2ad      	uxthmi	r5, r5
 800474c:	6031      	str	r1, [r6, #0]
 800474e:	07d9      	lsls	r1, r3, #31
 8004750:	bf44      	itt	mi
 8004752:	f043 0320 	orrmi.w	r3, r3, #32
 8004756:	6023      	strmi	r3, [r4, #0]
 8004758:	b11d      	cbz	r5, 8004762 <_printf_i+0x19e>
 800475a:	2310      	movs	r3, #16
 800475c:	e7ac      	b.n	80046b8 <_printf_i+0xf4>
 800475e:	4827      	ldr	r0, [pc, #156]	@ (80047fc <_printf_i+0x238>)
 8004760:	e7e9      	b.n	8004736 <_printf_i+0x172>
 8004762:	6823      	ldr	r3, [r4, #0]
 8004764:	f023 0320 	bic.w	r3, r3, #32
 8004768:	6023      	str	r3, [r4, #0]
 800476a:	e7f6      	b.n	800475a <_printf_i+0x196>
 800476c:	4616      	mov	r6, r2
 800476e:	e7bd      	b.n	80046ec <_printf_i+0x128>
 8004770:	6833      	ldr	r3, [r6, #0]
 8004772:	6825      	ldr	r5, [r4, #0]
 8004774:	6961      	ldr	r1, [r4, #20]
 8004776:	1d18      	adds	r0, r3, #4
 8004778:	6030      	str	r0, [r6, #0]
 800477a:	062e      	lsls	r6, r5, #24
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	d501      	bpl.n	8004784 <_printf_i+0x1c0>
 8004780:	6019      	str	r1, [r3, #0]
 8004782:	e002      	b.n	800478a <_printf_i+0x1c6>
 8004784:	0668      	lsls	r0, r5, #25
 8004786:	d5fb      	bpl.n	8004780 <_printf_i+0x1bc>
 8004788:	8019      	strh	r1, [r3, #0]
 800478a:	2300      	movs	r3, #0
 800478c:	6123      	str	r3, [r4, #16]
 800478e:	4616      	mov	r6, r2
 8004790:	e7bc      	b.n	800470c <_printf_i+0x148>
 8004792:	6833      	ldr	r3, [r6, #0]
 8004794:	1d1a      	adds	r2, r3, #4
 8004796:	6032      	str	r2, [r6, #0]
 8004798:	681e      	ldr	r6, [r3, #0]
 800479a:	6862      	ldr	r2, [r4, #4]
 800479c:	2100      	movs	r1, #0
 800479e:	4630      	mov	r0, r6
 80047a0:	f7fb fd36 	bl	8000210 <memchr>
 80047a4:	b108      	cbz	r0, 80047aa <_printf_i+0x1e6>
 80047a6:	1b80      	subs	r0, r0, r6
 80047a8:	6060      	str	r0, [r4, #4]
 80047aa:	6863      	ldr	r3, [r4, #4]
 80047ac:	6123      	str	r3, [r4, #16]
 80047ae:	2300      	movs	r3, #0
 80047b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80047b4:	e7aa      	b.n	800470c <_printf_i+0x148>
 80047b6:	6923      	ldr	r3, [r4, #16]
 80047b8:	4632      	mov	r2, r6
 80047ba:	4649      	mov	r1, r9
 80047bc:	4640      	mov	r0, r8
 80047be:	47d0      	blx	sl
 80047c0:	3001      	adds	r0, #1
 80047c2:	d0ad      	beq.n	8004720 <_printf_i+0x15c>
 80047c4:	6823      	ldr	r3, [r4, #0]
 80047c6:	079b      	lsls	r3, r3, #30
 80047c8:	d413      	bmi.n	80047f2 <_printf_i+0x22e>
 80047ca:	68e0      	ldr	r0, [r4, #12]
 80047cc:	9b03      	ldr	r3, [sp, #12]
 80047ce:	4298      	cmp	r0, r3
 80047d0:	bfb8      	it	lt
 80047d2:	4618      	movlt	r0, r3
 80047d4:	e7a6      	b.n	8004724 <_printf_i+0x160>
 80047d6:	2301      	movs	r3, #1
 80047d8:	4632      	mov	r2, r6
 80047da:	4649      	mov	r1, r9
 80047dc:	4640      	mov	r0, r8
 80047de:	47d0      	blx	sl
 80047e0:	3001      	adds	r0, #1
 80047e2:	d09d      	beq.n	8004720 <_printf_i+0x15c>
 80047e4:	3501      	adds	r5, #1
 80047e6:	68e3      	ldr	r3, [r4, #12]
 80047e8:	9903      	ldr	r1, [sp, #12]
 80047ea:	1a5b      	subs	r3, r3, r1
 80047ec:	42ab      	cmp	r3, r5
 80047ee:	dcf2      	bgt.n	80047d6 <_printf_i+0x212>
 80047f0:	e7eb      	b.n	80047ca <_printf_i+0x206>
 80047f2:	2500      	movs	r5, #0
 80047f4:	f104 0619 	add.w	r6, r4, #25
 80047f8:	e7f5      	b.n	80047e6 <_printf_i+0x222>
 80047fa:	bf00      	nop
 80047fc:	08006c32 	.word	0x08006c32
 8004800:	08006c43 	.word	0x08006c43

08004804 <siprintf>:
 8004804:	b40e      	push	{r1, r2, r3}
 8004806:	b500      	push	{lr}
 8004808:	b09c      	sub	sp, #112	@ 0x70
 800480a:	ab1d      	add	r3, sp, #116	@ 0x74
 800480c:	9002      	str	r0, [sp, #8]
 800480e:	9006      	str	r0, [sp, #24]
 8004810:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004814:	4809      	ldr	r0, [pc, #36]	@ (800483c <siprintf+0x38>)
 8004816:	9107      	str	r1, [sp, #28]
 8004818:	9104      	str	r1, [sp, #16]
 800481a:	4909      	ldr	r1, [pc, #36]	@ (8004840 <siprintf+0x3c>)
 800481c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004820:	9105      	str	r1, [sp, #20]
 8004822:	6800      	ldr	r0, [r0, #0]
 8004824:	9301      	str	r3, [sp, #4]
 8004826:	a902      	add	r1, sp, #8
 8004828:	f000 ffb2 	bl	8005790 <_svfiprintf_r>
 800482c:	9b02      	ldr	r3, [sp, #8]
 800482e:	2200      	movs	r2, #0
 8004830:	701a      	strb	r2, [r3, #0]
 8004832:	b01c      	add	sp, #112	@ 0x70
 8004834:	f85d eb04 	ldr.w	lr, [sp], #4
 8004838:	b003      	add	sp, #12
 800483a:	4770      	bx	lr
 800483c:	20000020 	.word	0x20000020
 8004840:	ffff0208 	.word	0xffff0208

08004844 <std>:
 8004844:	2300      	movs	r3, #0
 8004846:	b510      	push	{r4, lr}
 8004848:	4604      	mov	r4, r0
 800484a:	e9c0 3300 	strd	r3, r3, [r0]
 800484e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004852:	6083      	str	r3, [r0, #8]
 8004854:	8181      	strh	r1, [r0, #12]
 8004856:	6643      	str	r3, [r0, #100]	@ 0x64
 8004858:	81c2      	strh	r2, [r0, #14]
 800485a:	6183      	str	r3, [r0, #24]
 800485c:	4619      	mov	r1, r3
 800485e:	2208      	movs	r2, #8
 8004860:	305c      	adds	r0, #92	@ 0x5c
 8004862:	f000 f8b1 	bl	80049c8 <memset>
 8004866:	4b0d      	ldr	r3, [pc, #52]	@ (800489c <std+0x58>)
 8004868:	6263      	str	r3, [r4, #36]	@ 0x24
 800486a:	4b0d      	ldr	r3, [pc, #52]	@ (80048a0 <std+0x5c>)
 800486c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800486e:	4b0d      	ldr	r3, [pc, #52]	@ (80048a4 <std+0x60>)
 8004870:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004872:	4b0d      	ldr	r3, [pc, #52]	@ (80048a8 <std+0x64>)
 8004874:	6323      	str	r3, [r4, #48]	@ 0x30
 8004876:	4b0d      	ldr	r3, [pc, #52]	@ (80048ac <std+0x68>)
 8004878:	6224      	str	r4, [r4, #32]
 800487a:	429c      	cmp	r4, r3
 800487c:	d006      	beq.n	800488c <std+0x48>
 800487e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004882:	4294      	cmp	r4, r2
 8004884:	d002      	beq.n	800488c <std+0x48>
 8004886:	33d0      	adds	r3, #208	@ 0xd0
 8004888:	429c      	cmp	r4, r3
 800488a:	d105      	bne.n	8004898 <std+0x54>
 800488c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004890:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004894:	f000 b8ce 	b.w	8004a34 <__retarget_lock_init_recursive>
 8004898:	bd10      	pop	{r4, pc}
 800489a:	bf00      	nop
 800489c:	08006351 	.word	0x08006351
 80048a0:	08006373 	.word	0x08006373
 80048a4:	080063ab 	.word	0x080063ab
 80048a8:	080063cf 	.word	0x080063cf
 80048ac:	200002d8 	.word	0x200002d8

080048b0 <stdio_exit_handler>:
 80048b0:	4a02      	ldr	r2, [pc, #8]	@ (80048bc <stdio_exit_handler+0xc>)
 80048b2:	4903      	ldr	r1, [pc, #12]	@ (80048c0 <stdio_exit_handler+0x10>)
 80048b4:	4803      	ldr	r0, [pc, #12]	@ (80048c4 <stdio_exit_handler+0x14>)
 80048b6:	f000 b869 	b.w	800498c <_fwalk_sglue>
 80048ba:	bf00      	nop
 80048bc:	20000014 	.word	0x20000014
 80048c0:	08005be5 	.word	0x08005be5
 80048c4:	20000024 	.word	0x20000024

080048c8 <cleanup_stdio>:
 80048c8:	6841      	ldr	r1, [r0, #4]
 80048ca:	4b0c      	ldr	r3, [pc, #48]	@ (80048fc <cleanup_stdio+0x34>)
 80048cc:	4299      	cmp	r1, r3
 80048ce:	b510      	push	{r4, lr}
 80048d0:	4604      	mov	r4, r0
 80048d2:	d001      	beq.n	80048d8 <cleanup_stdio+0x10>
 80048d4:	f001 f986 	bl	8005be4 <_fflush_r>
 80048d8:	68a1      	ldr	r1, [r4, #8]
 80048da:	4b09      	ldr	r3, [pc, #36]	@ (8004900 <cleanup_stdio+0x38>)
 80048dc:	4299      	cmp	r1, r3
 80048de:	d002      	beq.n	80048e6 <cleanup_stdio+0x1e>
 80048e0:	4620      	mov	r0, r4
 80048e2:	f001 f97f 	bl	8005be4 <_fflush_r>
 80048e6:	68e1      	ldr	r1, [r4, #12]
 80048e8:	4b06      	ldr	r3, [pc, #24]	@ (8004904 <cleanup_stdio+0x3c>)
 80048ea:	4299      	cmp	r1, r3
 80048ec:	d004      	beq.n	80048f8 <cleanup_stdio+0x30>
 80048ee:	4620      	mov	r0, r4
 80048f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80048f4:	f001 b976 	b.w	8005be4 <_fflush_r>
 80048f8:	bd10      	pop	{r4, pc}
 80048fa:	bf00      	nop
 80048fc:	200002d8 	.word	0x200002d8
 8004900:	20000340 	.word	0x20000340
 8004904:	200003a8 	.word	0x200003a8

08004908 <global_stdio_init.part.0>:
 8004908:	b510      	push	{r4, lr}
 800490a:	4b0b      	ldr	r3, [pc, #44]	@ (8004938 <global_stdio_init.part.0+0x30>)
 800490c:	4c0b      	ldr	r4, [pc, #44]	@ (800493c <global_stdio_init.part.0+0x34>)
 800490e:	4a0c      	ldr	r2, [pc, #48]	@ (8004940 <global_stdio_init.part.0+0x38>)
 8004910:	601a      	str	r2, [r3, #0]
 8004912:	4620      	mov	r0, r4
 8004914:	2200      	movs	r2, #0
 8004916:	2104      	movs	r1, #4
 8004918:	f7ff ff94 	bl	8004844 <std>
 800491c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004920:	2201      	movs	r2, #1
 8004922:	2109      	movs	r1, #9
 8004924:	f7ff ff8e 	bl	8004844 <std>
 8004928:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800492c:	2202      	movs	r2, #2
 800492e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004932:	2112      	movs	r1, #18
 8004934:	f7ff bf86 	b.w	8004844 <std>
 8004938:	20000410 	.word	0x20000410
 800493c:	200002d8 	.word	0x200002d8
 8004940:	080048b1 	.word	0x080048b1

08004944 <__sfp_lock_acquire>:
 8004944:	4801      	ldr	r0, [pc, #4]	@ (800494c <__sfp_lock_acquire+0x8>)
 8004946:	f000 b876 	b.w	8004a36 <__retarget_lock_acquire_recursive>
 800494a:	bf00      	nop
 800494c:	20000415 	.word	0x20000415

08004950 <__sfp_lock_release>:
 8004950:	4801      	ldr	r0, [pc, #4]	@ (8004958 <__sfp_lock_release+0x8>)
 8004952:	f000 b871 	b.w	8004a38 <__retarget_lock_release_recursive>
 8004956:	bf00      	nop
 8004958:	20000415 	.word	0x20000415

0800495c <__sinit>:
 800495c:	b510      	push	{r4, lr}
 800495e:	4604      	mov	r4, r0
 8004960:	f7ff fff0 	bl	8004944 <__sfp_lock_acquire>
 8004964:	6a23      	ldr	r3, [r4, #32]
 8004966:	b11b      	cbz	r3, 8004970 <__sinit+0x14>
 8004968:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800496c:	f7ff bff0 	b.w	8004950 <__sfp_lock_release>
 8004970:	4b04      	ldr	r3, [pc, #16]	@ (8004984 <__sinit+0x28>)
 8004972:	6223      	str	r3, [r4, #32]
 8004974:	4b04      	ldr	r3, [pc, #16]	@ (8004988 <__sinit+0x2c>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d1f5      	bne.n	8004968 <__sinit+0xc>
 800497c:	f7ff ffc4 	bl	8004908 <global_stdio_init.part.0>
 8004980:	e7f2      	b.n	8004968 <__sinit+0xc>
 8004982:	bf00      	nop
 8004984:	080048c9 	.word	0x080048c9
 8004988:	20000410 	.word	0x20000410

0800498c <_fwalk_sglue>:
 800498c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004990:	4607      	mov	r7, r0
 8004992:	4688      	mov	r8, r1
 8004994:	4614      	mov	r4, r2
 8004996:	2600      	movs	r6, #0
 8004998:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800499c:	f1b9 0901 	subs.w	r9, r9, #1
 80049a0:	d505      	bpl.n	80049ae <_fwalk_sglue+0x22>
 80049a2:	6824      	ldr	r4, [r4, #0]
 80049a4:	2c00      	cmp	r4, #0
 80049a6:	d1f7      	bne.n	8004998 <_fwalk_sglue+0xc>
 80049a8:	4630      	mov	r0, r6
 80049aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80049ae:	89ab      	ldrh	r3, [r5, #12]
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d907      	bls.n	80049c4 <_fwalk_sglue+0x38>
 80049b4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80049b8:	3301      	adds	r3, #1
 80049ba:	d003      	beq.n	80049c4 <_fwalk_sglue+0x38>
 80049bc:	4629      	mov	r1, r5
 80049be:	4638      	mov	r0, r7
 80049c0:	47c0      	blx	r8
 80049c2:	4306      	orrs	r6, r0
 80049c4:	3568      	adds	r5, #104	@ 0x68
 80049c6:	e7e9      	b.n	800499c <_fwalk_sglue+0x10>

080049c8 <memset>:
 80049c8:	4402      	add	r2, r0
 80049ca:	4603      	mov	r3, r0
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d100      	bne.n	80049d2 <memset+0xa>
 80049d0:	4770      	bx	lr
 80049d2:	f803 1b01 	strb.w	r1, [r3], #1
 80049d6:	e7f9      	b.n	80049cc <memset+0x4>

080049d8 <_localeconv_r>:
 80049d8:	4800      	ldr	r0, [pc, #0]	@ (80049dc <_localeconv_r+0x4>)
 80049da:	4770      	bx	lr
 80049dc:	20000160 	.word	0x20000160

080049e0 <__errno>:
 80049e0:	4b01      	ldr	r3, [pc, #4]	@ (80049e8 <__errno+0x8>)
 80049e2:	6818      	ldr	r0, [r3, #0]
 80049e4:	4770      	bx	lr
 80049e6:	bf00      	nop
 80049e8:	20000020 	.word	0x20000020

080049ec <__libc_init_array>:
 80049ec:	b570      	push	{r4, r5, r6, lr}
 80049ee:	4d0d      	ldr	r5, [pc, #52]	@ (8004a24 <__libc_init_array+0x38>)
 80049f0:	4c0d      	ldr	r4, [pc, #52]	@ (8004a28 <__libc_init_array+0x3c>)
 80049f2:	1b64      	subs	r4, r4, r5
 80049f4:	10a4      	asrs	r4, r4, #2
 80049f6:	2600      	movs	r6, #0
 80049f8:	42a6      	cmp	r6, r4
 80049fa:	d109      	bne.n	8004a10 <__libc_init_array+0x24>
 80049fc:	4d0b      	ldr	r5, [pc, #44]	@ (8004a2c <__libc_init_array+0x40>)
 80049fe:	4c0c      	ldr	r4, [pc, #48]	@ (8004a30 <__libc_init_array+0x44>)
 8004a00:	f002 f8f0 	bl	8006be4 <_init>
 8004a04:	1b64      	subs	r4, r4, r5
 8004a06:	10a4      	asrs	r4, r4, #2
 8004a08:	2600      	movs	r6, #0
 8004a0a:	42a6      	cmp	r6, r4
 8004a0c:	d105      	bne.n	8004a1a <__libc_init_array+0x2e>
 8004a0e:	bd70      	pop	{r4, r5, r6, pc}
 8004a10:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a14:	4798      	blx	r3
 8004a16:	3601      	adds	r6, #1
 8004a18:	e7ee      	b.n	80049f8 <__libc_init_array+0xc>
 8004a1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a1e:	4798      	blx	r3
 8004a20:	3601      	adds	r6, #1
 8004a22:	e7f2      	b.n	8004a0a <__libc_init_array+0x1e>
 8004a24:	08006f98 	.word	0x08006f98
 8004a28:	08006f98 	.word	0x08006f98
 8004a2c:	08006f98 	.word	0x08006f98
 8004a30:	08006f9c 	.word	0x08006f9c

08004a34 <__retarget_lock_init_recursive>:
 8004a34:	4770      	bx	lr

08004a36 <__retarget_lock_acquire_recursive>:
 8004a36:	4770      	bx	lr

08004a38 <__retarget_lock_release_recursive>:
 8004a38:	4770      	bx	lr

08004a3a <quorem>:
 8004a3a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a3e:	6903      	ldr	r3, [r0, #16]
 8004a40:	690c      	ldr	r4, [r1, #16]
 8004a42:	42a3      	cmp	r3, r4
 8004a44:	4607      	mov	r7, r0
 8004a46:	db7e      	blt.n	8004b46 <quorem+0x10c>
 8004a48:	3c01      	subs	r4, #1
 8004a4a:	f101 0814 	add.w	r8, r1, #20
 8004a4e:	00a3      	lsls	r3, r4, #2
 8004a50:	f100 0514 	add.w	r5, r0, #20
 8004a54:	9300      	str	r3, [sp, #0]
 8004a56:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004a5a:	9301      	str	r3, [sp, #4]
 8004a5c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004a60:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004a64:	3301      	adds	r3, #1
 8004a66:	429a      	cmp	r2, r3
 8004a68:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004a6c:	fbb2 f6f3 	udiv	r6, r2, r3
 8004a70:	d32e      	bcc.n	8004ad0 <quorem+0x96>
 8004a72:	f04f 0a00 	mov.w	sl, #0
 8004a76:	46c4      	mov	ip, r8
 8004a78:	46ae      	mov	lr, r5
 8004a7a:	46d3      	mov	fp, sl
 8004a7c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004a80:	b298      	uxth	r0, r3
 8004a82:	fb06 a000 	mla	r0, r6, r0, sl
 8004a86:	0c02      	lsrs	r2, r0, #16
 8004a88:	0c1b      	lsrs	r3, r3, #16
 8004a8a:	fb06 2303 	mla	r3, r6, r3, r2
 8004a8e:	f8de 2000 	ldr.w	r2, [lr]
 8004a92:	b280      	uxth	r0, r0
 8004a94:	b292      	uxth	r2, r2
 8004a96:	1a12      	subs	r2, r2, r0
 8004a98:	445a      	add	r2, fp
 8004a9a:	f8de 0000 	ldr.w	r0, [lr]
 8004a9e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004aa2:	b29b      	uxth	r3, r3
 8004aa4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004aa8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004aac:	b292      	uxth	r2, r2
 8004aae:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004ab2:	45e1      	cmp	r9, ip
 8004ab4:	f84e 2b04 	str.w	r2, [lr], #4
 8004ab8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004abc:	d2de      	bcs.n	8004a7c <quorem+0x42>
 8004abe:	9b00      	ldr	r3, [sp, #0]
 8004ac0:	58eb      	ldr	r3, [r5, r3]
 8004ac2:	b92b      	cbnz	r3, 8004ad0 <quorem+0x96>
 8004ac4:	9b01      	ldr	r3, [sp, #4]
 8004ac6:	3b04      	subs	r3, #4
 8004ac8:	429d      	cmp	r5, r3
 8004aca:	461a      	mov	r2, r3
 8004acc:	d32f      	bcc.n	8004b2e <quorem+0xf4>
 8004ace:	613c      	str	r4, [r7, #16]
 8004ad0:	4638      	mov	r0, r7
 8004ad2:	f001 fb35 	bl	8006140 <__mcmp>
 8004ad6:	2800      	cmp	r0, #0
 8004ad8:	db25      	blt.n	8004b26 <quorem+0xec>
 8004ada:	4629      	mov	r1, r5
 8004adc:	2000      	movs	r0, #0
 8004ade:	f858 2b04 	ldr.w	r2, [r8], #4
 8004ae2:	f8d1 c000 	ldr.w	ip, [r1]
 8004ae6:	fa1f fe82 	uxth.w	lr, r2
 8004aea:	fa1f f38c 	uxth.w	r3, ip
 8004aee:	eba3 030e 	sub.w	r3, r3, lr
 8004af2:	4403      	add	r3, r0
 8004af4:	0c12      	lsrs	r2, r2, #16
 8004af6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004afa:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004afe:	b29b      	uxth	r3, r3
 8004b00:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004b04:	45c1      	cmp	r9, r8
 8004b06:	f841 3b04 	str.w	r3, [r1], #4
 8004b0a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004b0e:	d2e6      	bcs.n	8004ade <quorem+0xa4>
 8004b10:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004b14:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004b18:	b922      	cbnz	r2, 8004b24 <quorem+0xea>
 8004b1a:	3b04      	subs	r3, #4
 8004b1c:	429d      	cmp	r5, r3
 8004b1e:	461a      	mov	r2, r3
 8004b20:	d30b      	bcc.n	8004b3a <quorem+0x100>
 8004b22:	613c      	str	r4, [r7, #16]
 8004b24:	3601      	adds	r6, #1
 8004b26:	4630      	mov	r0, r6
 8004b28:	b003      	add	sp, #12
 8004b2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b2e:	6812      	ldr	r2, [r2, #0]
 8004b30:	3b04      	subs	r3, #4
 8004b32:	2a00      	cmp	r2, #0
 8004b34:	d1cb      	bne.n	8004ace <quorem+0x94>
 8004b36:	3c01      	subs	r4, #1
 8004b38:	e7c6      	b.n	8004ac8 <quorem+0x8e>
 8004b3a:	6812      	ldr	r2, [r2, #0]
 8004b3c:	3b04      	subs	r3, #4
 8004b3e:	2a00      	cmp	r2, #0
 8004b40:	d1ef      	bne.n	8004b22 <quorem+0xe8>
 8004b42:	3c01      	subs	r4, #1
 8004b44:	e7ea      	b.n	8004b1c <quorem+0xe2>
 8004b46:	2000      	movs	r0, #0
 8004b48:	e7ee      	b.n	8004b28 <quorem+0xee>
 8004b4a:	0000      	movs	r0, r0
 8004b4c:	0000      	movs	r0, r0
	...

08004b50 <_dtoa_r>:
 8004b50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b54:	69c7      	ldr	r7, [r0, #28]
 8004b56:	b099      	sub	sp, #100	@ 0x64
 8004b58:	ed8d 0b02 	vstr	d0, [sp, #8]
 8004b5c:	ec55 4b10 	vmov	r4, r5, d0
 8004b60:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8004b62:	9109      	str	r1, [sp, #36]	@ 0x24
 8004b64:	4683      	mov	fp, r0
 8004b66:	920e      	str	r2, [sp, #56]	@ 0x38
 8004b68:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004b6a:	b97f      	cbnz	r7, 8004b8c <_dtoa_r+0x3c>
 8004b6c:	2010      	movs	r0, #16
 8004b6e:	f000 ff0b 	bl	8005988 <malloc>
 8004b72:	4602      	mov	r2, r0
 8004b74:	f8cb 001c 	str.w	r0, [fp, #28]
 8004b78:	b920      	cbnz	r0, 8004b84 <_dtoa_r+0x34>
 8004b7a:	4ba7      	ldr	r3, [pc, #668]	@ (8004e18 <_dtoa_r+0x2c8>)
 8004b7c:	21ef      	movs	r1, #239	@ 0xef
 8004b7e:	48a7      	ldr	r0, [pc, #668]	@ (8004e1c <_dtoa_r+0x2cc>)
 8004b80:	f001 fcd6 	bl	8006530 <__assert_func>
 8004b84:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004b88:	6007      	str	r7, [r0, #0]
 8004b8a:	60c7      	str	r7, [r0, #12]
 8004b8c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004b90:	6819      	ldr	r1, [r3, #0]
 8004b92:	b159      	cbz	r1, 8004bac <_dtoa_r+0x5c>
 8004b94:	685a      	ldr	r2, [r3, #4]
 8004b96:	604a      	str	r2, [r1, #4]
 8004b98:	2301      	movs	r3, #1
 8004b9a:	4093      	lsls	r3, r2
 8004b9c:	608b      	str	r3, [r1, #8]
 8004b9e:	4658      	mov	r0, fp
 8004ba0:	f001 f894 	bl	8005ccc <_Bfree>
 8004ba4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	601a      	str	r2, [r3, #0]
 8004bac:	1e2b      	subs	r3, r5, #0
 8004bae:	bfb9      	ittee	lt
 8004bb0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004bb4:	9303      	strlt	r3, [sp, #12]
 8004bb6:	2300      	movge	r3, #0
 8004bb8:	6033      	strge	r3, [r6, #0]
 8004bba:	9f03      	ldr	r7, [sp, #12]
 8004bbc:	4b98      	ldr	r3, [pc, #608]	@ (8004e20 <_dtoa_r+0x2d0>)
 8004bbe:	bfbc      	itt	lt
 8004bc0:	2201      	movlt	r2, #1
 8004bc2:	6032      	strlt	r2, [r6, #0]
 8004bc4:	43bb      	bics	r3, r7
 8004bc6:	d112      	bne.n	8004bee <_dtoa_r+0x9e>
 8004bc8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8004bca:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004bce:	6013      	str	r3, [r2, #0]
 8004bd0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004bd4:	4323      	orrs	r3, r4
 8004bd6:	f000 854d 	beq.w	8005674 <_dtoa_r+0xb24>
 8004bda:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8004bdc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8004e34 <_dtoa_r+0x2e4>
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	f000 854f 	beq.w	8005684 <_dtoa_r+0xb34>
 8004be6:	f10a 0303 	add.w	r3, sl, #3
 8004bea:	f000 bd49 	b.w	8005680 <_dtoa_r+0xb30>
 8004bee:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	ec51 0b17 	vmov	r0, r1, d7
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8004bfe:	f7fb ff83 	bl	8000b08 <__aeabi_dcmpeq>
 8004c02:	4680      	mov	r8, r0
 8004c04:	b158      	cbz	r0, 8004c1e <_dtoa_r+0xce>
 8004c06:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8004c08:	2301      	movs	r3, #1
 8004c0a:	6013      	str	r3, [r2, #0]
 8004c0c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8004c0e:	b113      	cbz	r3, 8004c16 <_dtoa_r+0xc6>
 8004c10:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8004c12:	4b84      	ldr	r3, [pc, #528]	@ (8004e24 <_dtoa_r+0x2d4>)
 8004c14:	6013      	str	r3, [r2, #0]
 8004c16:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8004e38 <_dtoa_r+0x2e8>
 8004c1a:	f000 bd33 	b.w	8005684 <_dtoa_r+0xb34>
 8004c1e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8004c22:	aa16      	add	r2, sp, #88	@ 0x58
 8004c24:	a917      	add	r1, sp, #92	@ 0x5c
 8004c26:	4658      	mov	r0, fp
 8004c28:	f001 fb3a 	bl	80062a0 <__d2b>
 8004c2c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8004c30:	4681      	mov	r9, r0
 8004c32:	2e00      	cmp	r6, #0
 8004c34:	d077      	beq.n	8004d26 <_dtoa_r+0x1d6>
 8004c36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004c38:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8004c3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004c40:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004c44:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004c48:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004c4c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004c50:	4619      	mov	r1, r3
 8004c52:	2200      	movs	r2, #0
 8004c54:	4b74      	ldr	r3, [pc, #464]	@ (8004e28 <_dtoa_r+0x2d8>)
 8004c56:	f7fb fb37 	bl	80002c8 <__aeabi_dsub>
 8004c5a:	a369      	add	r3, pc, #420	@ (adr r3, 8004e00 <_dtoa_r+0x2b0>)
 8004c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c60:	f7fb fcea 	bl	8000638 <__aeabi_dmul>
 8004c64:	a368      	add	r3, pc, #416	@ (adr r3, 8004e08 <_dtoa_r+0x2b8>)
 8004c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c6a:	f7fb fb2f 	bl	80002cc <__adddf3>
 8004c6e:	4604      	mov	r4, r0
 8004c70:	4630      	mov	r0, r6
 8004c72:	460d      	mov	r5, r1
 8004c74:	f7fb fc76 	bl	8000564 <__aeabi_i2d>
 8004c78:	a365      	add	r3, pc, #404	@ (adr r3, 8004e10 <_dtoa_r+0x2c0>)
 8004c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c7e:	f7fb fcdb 	bl	8000638 <__aeabi_dmul>
 8004c82:	4602      	mov	r2, r0
 8004c84:	460b      	mov	r3, r1
 8004c86:	4620      	mov	r0, r4
 8004c88:	4629      	mov	r1, r5
 8004c8a:	f7fb fb1f 	bl	80002cc <__adddf3>
 8004c8e:	4604      	mov	r4, r0
 8004c90:	460d      	mov	r5, r1
 8004c92:	f7fb ff81 	bl	8000b98 <__aeabi_d2iz>
 8004c96:	2200      	movs	r2, #0
 8004c98:	4607      	mov	r7, r0
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	4620      	mov	r0, r4
 8004c9e:	4629      	mov	r1, r5
 8004ca0:	f7fb ff3c 	bl	8000b1c <__aeabi_dcmplt>
 8004ca4:	b140      	cbz	r0, 8004cb8 <_dtoa_r+0x168>
 8004ca6:	4638      	mov	r0, r7
 8004ca8:	f7fb fc5c 	bl	8000564 <__aeabi_i2d>
 8004cac:	4622      	mov	r2, r4
 8004cae:	462b      	mov	r3, r5
 8004cb0:	f7fb ff2a 	bl	8000b08 <__aeabi_dcmpeq>
 8004cb4:	b900      	cbnz	r0, 8004cb8 <_dtoa_r+0x168>
 8004cb6:	3f01      	subs	r7, #1
 8004cb8:	2f16      	cmp	r7, #22
 8004cba:	d851      	bhi.n	8004d60 <_dtoa_r+0x210>
 8004cbc:	4b5b      	ldr	r3, [pc, #364]	@ (8004e2c <_dtoa_r+0x2dc>)
 8004cbe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cc6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004cca:	f7fb ff27 	bl	8000b1c <__aeabi_dcmplt>
 8004cce:	2800      	cmp	r0, #0
 8004cd0:	d048      	beq.n	8004d64 <_dtoa_r+0x214>
 8004cd2:	3f01      	subs	r7, #1
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	9312      	str	r3, [sp, #72]	@ 0x48
 8004cd8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8004cda:	1b9b      	subs	r3, r3, r6
 8004cdc:	1e5a      	subs	r2, r3, #1
 8004cde:	bf44      	itt	mi
 8004ce0:	f1c3 0801 	rsbmi	r8, r3, #1
 8004ce4:	2300      	movmi	r3, #0
 8004ce6:	9208      	str	r2, [sp, #32]
 8004ce8:	bf54      	ite	pl
 8004cea:	f04f 0800 	movpl.w	r8, #0
 8004cee:	9308      	strmi	r3, [sp, #32]
 8004cf0:	2f00      	cmp	r7, #0
 8004cf2:	db39      	blt.n	8004d68 <_dtoa_r+0x218>
 8004cf4:	9b08      	ldr	r3, [sp, #32]
 8004cf6:	970f      	str	r7, [sp, #60]	@ 0x3c
 8004cf8:	443b      	add	r3, r7
 8004cfa:	9308      	str	r3, [sp, #32]
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	930a      	str	r3, [sp, #40]	@ 0x28
 8004d00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d02:	2b09      	cmp	r3, #9
 8004d04:	d864      	bhi.n	8004dd0 <_dtoa_r+0x280>
 8004d06:	2b05      	cmp	r3, #5
 8004d08:	bfc4      	itt	gt
 8004d0a:	3b04      	subgt	r3, #4
 8004d0c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8004d0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d10:	f1a3 0302 	sub.w	r3, r3, #2
 8004d14:	bfcc      	ite	gt
 8004d16:	2400      	movgt	r4, #0
 8004d18:	2401      	movle	r4, #1
 8004d1a:	2b03      	cmp	r3, #3
 8004d1c:	d863      	bhi.n	8004de6 <_dtoa_r+0x296>
 8004d1e:	e8df f003 	tbb	[pc, r3]
 8004d22:	372a      	.short	0x372a
 8004d24:	5535      	.short	0x5535
 8004d26:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8004d2a:	441e      	add	r6, r3
 8004d2c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004d30:	2b20      	cmp	r3, #32
 8004d32:	bfc1      	itttt	gt
 8004d34:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004d38:	409f      	lslgt	r7, r3
 8004d3a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004d3e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004d42:	bfd6      	itet	le
 8004d44:	f1c3 0320 	rsble	r3, r3, #32
 8004d48:	ea47 0003 	orrgt.w	r0, r7, r3
 8004d4c:	fa04 f003 	lslle.w	r0, r4, r3
 8004d50:	f7fb fbf8 	bl	8000544 <__aeabi_ui2d>
 8004d54:	2201      	movs	r2, #1
 8004d56:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004d5a:	3e01      	subs	r6, #1
 8004d5c:	9214      	str	r2, [sp, #80]	@ 0x50
 8004d5e:	e777      	b.n	8004c50 <_dtoa_r+0x100>
 8004d60:	2301      	movs	r3, #1
 8004d62:	e7b8      	b.n	8004cd6 <_dtoa_r+0x186>
 8004d64:	9012      	str	r0, [sp, #72]	@ 0x48
 8004d66:	e7b7      	b.n	8004cd8 <_dtoa_r+0x188>
 8004d68:	427b      	negs	r3, r7
 8004d6a:	930a      	str	r3, [sp, #40]	@ 0x28
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	eba8 0807 	sub.w	r8, r8, r7
 8004d72:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004d74:	e7c4      	b.n	8004d00 <_dtoa_r+0x1b0>
 8004d76:	2300      	movs	r3, #0
 8004d78:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004d7a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	dc35      	bgt.n	8004dec <_dtoa_r+0x29c>
 8004d80:	2301      	movs	r3, #1
 8004d82:	9300      	str	r3, [sp, #0]
 8004d84:	9307      	str	r3, [sp, #28]
 8004d86:	461a      	mov	r2, r3
 8004d88:	920e      	str	r2, [sp, #56]	@ 0x38
 8004d8a:	e00b      	b.n	8004da4 <_dtoa_r+0x254>
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	e7f3      	b.n	8004d78 <_dtoa_r+0x228>
 8004d90:	2300      	movs	r3, #0
 8004d92:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004d94:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004d96:	18fb      	adds	r3, r7, r3
 8004d98:	9300      	str	r3, [sp, #0]
 8004d9a:	3301      	adds	r3, #1
 8004d9c:	2b01      	cmp	r3, #1
 8004d9e:	9307      	str	r3, [sp, #28]
 8004da0:	bfb8      	it	lt
 8004da2:	2301      	movlt	r3, #1
 8004da4:	f8db 001c 	ldr.w	r0, [fp, #28]
 8004da8:	2100      	movs	r1, #0
 8004daa:	2204      	movs	r2, #4
 8004dac:	f102 0514 	add.w	r5, r2, #20
 8004db0:	429d      	cmp	r5, r3
 8004db2:	d91f      	bls.n	8004df4 <_dtoa_r+0x2a4>
 8004db4:	6041      	str	r1, [r0, #4]
 8004db6:	4658      	mov	r0, fp
 8004db8:	f000 ff48 	bl	8005c4c <_Balloc>
 8004dbc:	4682      	mov	sl, r0
 8004dbe:	2800      	cmp	r0, #0
 8004dc0:	d13c      	bne.n	8004e3c <_dtoa_r+0x2ec>
 8004dc2:	4b1b      	ldr	r3, [pc, #108]	@ (8004e30 <_dtoa_r+0x2e0>)
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	f240 11af 	movw	r1, #431	@ 0x1af
 8004dca:	e6d8      	b.n	8004b7e <_dtoa_r+0x2e>
 8004dcc:	2301      	movs	r3, #1
 8004dce:	e7e0      	b.n	8004d92 <_dtoa_r+0x242>
 8004dd0:	2401      	movs	r4, #1
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8004dd6:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004dd8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004ddc:	9300      	str	r3, [sp, #0]
 8004dde:	9307      	str	r3, [sp, #28]
 8004de0:	2200      	movs	r2, #0
 8004de2:	2312      	movs	r3, #18
 8004de4:	e7d0      	b.n	8004d88 <_dtoa_r+0x238>
 8004de6:	2301      	movs	r3, #1
 8004de8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004dea:	e7f5      	b.n	8004dd8 <_dtoa_r+0x288>
 8004dec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004dee:	9300      	str	r3, [sp, #0]
 8004df0:	9307      	str	r3, [sp, #28]
 8004df2:	e7d7      	b.n	8004da4 <_dtoa_r+0x254>
 8004df4:	3101      	adds	r1, #1
 8004df6:	0052      	lsls	r2, r2, #1
 8004df8:	e7d8      	b.n	8004dac <_dtoa_r+0x25c>
 8004dfa:	bf00      	nop
 8004dfc:	f3af 8000 	nop.w
 8004e00:	636f4361 	.word	0x636f4361
 8004e04:	3fd287a7 	.word	0x3fd287a7
 8004e08:	8b60c8b3 	.word	0x8b60c8b3
 8004e0c:	3fc68a28 	.word	0x3fc68a28
 8004e10:	509f79fb 	.word	0x509f79fb
 8004e14:	3fd34413 	.word	0x3fd34413
 8004e18:	08006c61 	.word	0x08006c61
 8004e1c:	08006c78 	.word	0x08006c78
 8004e20:	7ff00000 	.word	0x7ff00000
 8004e24:	08006c31 	.word	0x08006c31
 8004e28:	3ff80000 	.word	0x3ff80000
 8004e2c:	08006d80 	.word	0x08006d80
 8004e30:	08006cd0 	.word	0x08006cd0
 8004e34:	08006c5d 	.word	0x08006c5d
 8004e38:	08006c30 	.word	0x08006c30
 8004e3c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004e40:	6018      	str	r0, [r3, #0]
 8004e42:	9b07      	ldr	r3, [sp, #28]
 8004e44:	2b0e      	cmp	r3, #14
 8004e46:	f200 80a4 	bhi.w	8004f92 <_dtoa_r+0x442>
 8004e4a:	2c00      	cmp	r4, #0
 8004e4c:	f000 80a1 	beq.w	8004f92 <_dtoa_r+0x442>
 8004e50:	2f00      	cmp	r7, #0
 8004e52:	dd33      	ble.n	8004ebc <_dtoa_r+0x36c>
 8004e54:	4bad      	ldr	r3, [pc, #692]	@ (800510c <_dtoa_r+0x5bc>)
 8004e56:	f007 020f 	and.w	r2, r7, #15
 8004e5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004e5e:	ed93 7b00 	vldr	d7, [r3]
 8004e62:	05f8      	lsls	r0, r7, #23
 8004e64:	ed8d 7b04 	vstr	d7, [sp, #16]
 8004e68:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004e6c:	d516      	bpl.n	8004e9c <_dtoa_r+0x34c>
 8004e6e:	4ba8      	ldr	r3, [pc, #672]	@ (8005110 <_dtoa_r+0x5c0>)
 8004e70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004e74:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004e78:	f7fb fd08 	bl	800088c <__aeabi_ddiv>
 8004e7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004e80:	f004 040f 	and.w	r4, r4, #15
 8004e84:	2603      	movs	r6, #3
 8004e86:	4da2      	ldr	r5, [pc, #648]	@ (8005110 <_dtoa_r+0x5c0>)
 8004e88:	b954      	cbnz	r4, 8004ea0 <_dtoa_r+0x350>
 8004e8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004e92:	f7fb fcfb 	bl	800088c <__aeabi_ddiv>
 8004e96:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004e9a:	e028      	b.n	8004eee <_dtoa_r+0x39e>
 8004e9c:	2602      	movs	r6, #2
 8004e9e:	e7f2      	b.n	8004e86 <_dtoa_r+0x336>
 8004ea0:	07e1      	lsls	r1, r4, #31
 8004ea2:	d508      	bpl.n	8004eb6 <_dtoa_r+0x366>
 8004ea4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004ea8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004eac:	f7fb fbc4 	bl	8000638 <__aeabi_dmul>
 8004eb0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004eb4:	3601      	adds	r6, #1
 8004eb6:	1064      	asrs	r4, r4, #1
 8004eb8:	3508      	adds	r5, #8
 8004eba:	e7e5      	b.n	8004e88 <_dtoa_r+0x338>
 8004ebc:	f000 80d2 	beq.w	8005064 <_dtoa_r+0x514>
 8004ec0:	427c      	negs	r4, r7
 8004ec2:	4b92      	ldr	r3, [pc, #584]	@ (800510c <_dtoa_r+0x5bc>)
 8004ec4:	4d92      	ldr	r5, [pc, #584]	@ (8005110 <_dtoa_r+0x5c0>)
 8004ec6:	f004 020f 	and.w	r2, r4, #15
 8004eca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ed2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004ed6:	f7fb fbaf 	bl	8000638 <__aeabi_dmul>
 8004eda:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004ede:	1124      	asrs	r4, r4, #4
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	2602      	movs	r6, #2
 8004ee4:	2c00      	cmp	r4, #0
 8004ee6:	f040 80b2 	bne.w	800504e <_dtoa_r+0x4fe>
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d1d3      	bne.n	8004e96 <_dtoa_r+0x346>
 8004eee:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8004ef0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	f000 80b7 	beq.w	8005068 <_dtoa_r+0x518>
 8004efa:	4b86      	ldr	r3, [pc, #536]	@ (8005114 <_dtoa_r+0x5c4>)
 8004efc:	2200      	movs	r2, #0
 8004efe:	4620      	mov	r0, r4
 8004f00:	4629      	mov	r1, r5
 8004f02:	f7fb fe0b 	bl	8000b1c <__aeabi_dcmplt>
 8004f06:	2800      	cmp	r0, #0
 8004f08:	f000 80ae 	beq.w	8005068 <_dtoa_r+0x518>
 8004f0c:	9b07      	ldr	r3, [sp, #28]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	f000 80aa 	beq.w	8005068 <_dtoa_r+0x518>
 8004f14:	9b00      	ldr	r3, [sp, #0]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	dd37      	ble.n	8004f8a <_dtoa_r+0x43a>
 8004f1a:	1e7b      	subs	r3, r7, #1
 8004f1c:	9304      	str	r3, [sp, #16]
 8004f1e:	4620      	mov	r0, r4
 8004f20:	4b7d      	ldr	r3, [pc, #500]	@ (8005118 <_dtoa_r+0x5c8>)
 8004f22:	2200      	movs	r2, #0
 8004f24:	4629      	mov	r1, r5
 8004f26:	f7fb fb87 	bl	8000638 <__aeabi_dmul>
 8004f2a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004f2e:	9c00      	ldr	r4, [sp, #0]
 8004f30:	3601      	adds	r6, #1
 8004f32:	4630      	mov	r0, r6
 8004f34:	f7fb fb16 	bl	8000564 <__aeabi_i2d>
 8004f38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004f3c:	f7fb fb7c 	bl	8000638 <__aeabi_dmul>
 8004f40:	4b76      	ldr	r3, [pc, #472]	@ (800511c <_dtoa_r+0x5cc>)
 8004f42:	2200      	movs	r2, #0
 8004f44:	f7fb f9c2 	bl	80002cc <__adddf3>
 8004f48:	4605      	mov	r5, r0
 8004f4a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8004f4e:	2c00      	cmp	r4, #0
 8004f50:	f040 808d 	bne.w	800506e <_dtoa_r+0x51e>
 8004f54:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004f58:	4b71      	ldr	r3, [pc, #452]	@ (8005120 <_dtoa_r+0x5d0>)
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	f7fb f9b4 	bl	80002c8 <__aeabi_dsub>
 8004f60:	4602      	mov	r2, r0
 8004f62:	460b      	mov	r3, r1
 8004f64:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004f68:	462a      	mov	r2, r5
 8004f6a:	4633      	mov	r3, r6
 8004f6c:	f7fb fdf4 	bl	8000b58 <__aeabi_dcmpgt>
 8004f70:	2800      	cmp	r0, #0
 8004f72:	f040 828b 	bne.w	800548c <_dtoa_r+0x93c>
 8004f76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004f7a:	462a      	mov	r2, r5
 8004f7c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004f80:	f7fb fdcc 	bl	8000b1c <__aeabi_dcmplt>
 8004f84:	2800      	cmp	r0, #0
 8004f86:	f040 8128 	bne.w	80051da <_dtoa_r+0x68a>
 8004f8a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8004f8e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8004f92:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	f2c0 815a 	blt.w	800524e <_dtoa_r+0x6fe>
 8004f9a:	2f0e      	cmp	r7, #14
 8004f9c:	f300 8157 	bgt.w	800524e <_dtoa_r+0x6fe>
 8004fa0:	4b5a      	ldr	r3, [pc, #360]	@ (800510c <_dtoa_r+0x5bc>)
 8004fa2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004fa6:	ed93 7b00 	vldr	d7, [r3]
 8004faa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	ed8d 7b00 	vstr	d7, [sp]
 8004fb2:	da03      	bge.n	8004fbc <_dtoa_r+0x46c>
 8004fb4:	9b07      	ldr	r3, [sp, #28]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	f340 8101 	ble.w	80051be <_dtoa_r+0x66e>
 8004fbc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004fc0:	4656      	mov	r6, sl
 8004fc2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004fc6:	4620      	mov	r0, r4
 8004fc8:	4629      	mov	r1, r5
 8004fca:	f7fb fc5f 	bl	800088c <__aeabi_ddiv>
 8004fce:	f7fb fde3 	bl	8000b98 <__aeabi_d2iz>
 8004fd2:	4680      	mov	r8, r0
 8004fd4:	f7fb fac6 	bl	8000564 <__aeabi_i2d>
 8004fd8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004fdc:	f7fb fb2c 	bl	8000638 <__aeabi_dmul>
 8004fe0:	4602      	mov	r2, r0
 8004fe2:	460b      	mov	r3, r1
 8004fe4:	4620      	mov	r0, r4
 8004fe6:	4629      	mov	r1, r5
 8004fe8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8004fec:	f7fb f96c 	bl	80002c8 <__aeabi_dsub>
 8004ff0:	f806 4b01 	strb.w	r4, [r6], #1
 8004ff4:	9d07      	ldr	r5, [sp, #28]
 8004ff6:	eba6 040a 	sub.w	r4, r6, sl
 8004ffa:	42a5      	cmp	r5, r4
 8004ffc:	4602      	mov	r2, r0
 8004ffe:	460b      	mov	r3, r1
 8005000:	f040 8117 	bne.w	8005232 <_dtoa_r+0x6e2>
 8005004:	f7fb f962 	bl	80002cc <__adddf3>
 8005008:	e9dd 2300 	ldrd	r2, r3, [sp]
 800500c:	4604      	mov	r4, r0
 800500e:	460d      	mov	r5, r1
 8005010:	f7fb fda2 	bl	8000b58 <__aeabi_dcmpgt>
 8005014:	2800      	cmp	r0, #0
 8005016:	f040 80f9 	bne.w	800520c <_dtoa_r+0x6bc>
 800501a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800501e:	4620      	mov	r0, r4
 8005020:	4629      	mov	r1, r5
 8005022:	f7fb fd71 	bl	8000b08 <__aeabi_dcmpeq>
 8005026:	b118      	cbz	r0, 8005030 <_dtoa_r+0x4e0>
 8005028:	f018 0f01 	tst.w	r8, #1
 800502c:	f040 80ee 	bne.w	800520c <_dtoa_r+0x6bc>
 8005030:	4649      	mov	r1, r9
 8005032:	4658      	mov	r0, fp
 8005034:	f000 fe4a 	bl	8005ccc <_Bfree>
 8005038:	2300      	movs	r3, #0
 800503a:	7033      	strb	r3, [r6, #0]
 800503c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800503e:	3701      	adds	r7, #1
 8005040:	601f      	str	r7, [r3, #0]
 8005042:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005044:	2b00      	cmp	r3, #0
 8005046:	f000 831d 	beq.w	8005684 <_dtoa_r+0xb34>
 800504a:	601e      	str	r6, [r3, #0]
 800504c:	e31a      	b.n	8005684 <_dtoa_r+0xb34>
 800504e:	07e2      	lsls	r2, r4, #31
 8005050:	d505      	bpl.n	800505e <_dtoa_r+0x50e>
 8005052:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005056:	f7fb faef 	bl	8000638 <__aeabi_dmul>
 800505a:	3601      	adds	r6, #1
 800505c:	2301      	movs	r3, #1
 800505e:	1064      	asrs	r4, r4, #1
 8005060:	3508      	adds	r5, #8
 8005062:	e73f      	b.n	8004ee4 <_dtoa_r+0x394>
 8005064:	2602      	movs	r6, #2
 8005066:	e742      	b.n	8004eee <_dtoa_r+0x39e>
 8005068:	9c07      	ldr	r4, [sp, #28]
 800506a:	9704      	str	r7, [sp, #16]
 800506c:	e761      	b.n	8004f32 <_dtoa_r+0x3e2>
 800506e:	4b27      	ldr	r3, [pc, #156]	@ (800510c <_dtoa_r+0x5bc>)
 8005070:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005072:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005076:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800507a:	4454      	add	r4, sl
 800507c:	2900      	cmp	r1, #0
 800507e:	d053      	beq.n	8005128 <_dtoa_r+0x5d8>
 8005080:	4928      	ldr	r1, [pc, #160]	@ (8005124 <_dtoa_r+0x5d4>)
 8005082:	2000      	movs	r0, #0
 8005084:	f7fb fc02 	bl	800088c <__aeabi_ddiv>
 8005088:	4633      	mov	r3, r6
 800508a:	462a      	mov	r2, r5
 800508c:	f7fb f91c 	bl	80002c8 <__aeabi_dsub>
 8005090:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005094:	4656      	mov	r6, sl
 8005096:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800509a:	f7fb fd7d 	bl	8000b98 <__aeabi_d2iz>
 800509e:	4605      	mov	r5, r0
 80050a0:	f7fb fa60 	bl	8000564 <__aeabi_i2d>
 80050a4:	4602      	mov	r2, r0
 80050a6:	460b      	mov	r3, r1
 80050a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80050ac:	f7fb f90c 	bl	80002c8 <__aeabi_dsub>
 80050b0:	3530      	adds	r5, #48	@ 0x30
 80050b2:	4602      	mov	r2, r0
 80050b4:	460b      	mov	r3, r1
 80050b6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80050ba:	f806 5b01 	strb.w	r5, [r6], #1
 80050be:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80050c2:	f7fb fd2b 	bl	8000b1c <__aeabi_dcmplt>
 80050c6:	2800      	cmp	r0, #0
 80050c8:	d171      	bne.n	80051ae <_dtoa_r+0x65e>
 80050ca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80050ce:	4911      	ldr	r1, [pc, #68]	@ (8005114 <_dtoa_r+0x5c4>)
 80050d0:	2000      	movs	r0, #0
 80050d2:	f7fb f8f9 	bl	80002c8 <__aeabi_dsub>
 80050d6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80050da:	f7fb fd1f 	bl	8000b1c <__aeabi_dcmplt>
 80050de:	2800      	cmp	r0, #0
 80050e0:	f040 8095 	bne.w	800520e <_dtoa_r+0x6be>
 80050e4:	42a6      	cmp	r6, r4
 80050e6:	f43f af50 	beq.w	8004f8a <_dtoa_r+0x43a>
 80050ea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80050ee:	4b0a      	ldr	r3, [pc, #40]	@ (8005118 <_dtoa_r+0x5c8>)
 80050f0:	2200      	movs	r2, #0
 80050f2:	f7fb faa1 	bl	8000638 <__aeabi_dmul>
 80050f6:	4b08      	ldr	r3, [pc, #32]	@ (8005118 <_dtoa_r+0x5c8>)
 80050f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80050fc:	2200      	movs	r2, #0
 80050fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005102:	f7fb fa99 	bl	8000638 <__aeabi_dmul>
 8005106:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800510a:	e7c4      	b.n	8005096 <_dtoa_r+0x546>
 800510c:	08006d80 	.word	0x08006d80
 8005110:	08006d58 	.word	0x08006d58
 8005114:	3ff00000 	.word	0x3ff00000
 8005118:	40240000 	.word	0x40240000
 800511c:	401c0000 	.word	0x401c0000
 8005120:	40140000 	.word	0x40140000
 8005124:	3fe00000 	.word	0x3fe00000
 8005128:	4631      	mov	r1, r6
 800512a:	4628      	mov	r0, r5
 800512c:	f7fb fa84 	bl	8000638 <__aeabi_dmul>
 8005130:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005134:	9415      	str	r4, [sp, #84]	@ 0x54
 8005136:	4656      	mov	r6, sl
 8005138:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800513c:	f7fb fd2c 	bl	8000b98 <__aeabi_d2iz>
 8005140:	4605      	mov	r5, r0
 8005142:	f7fb fa0f 	bl	8000564 <__aeabi_i2d>
 8005146:	4602      	mov	r2, r0
 8005148:	460b      	mov	r3, r1
 800514a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800514e:	f7fb f8bb 	bl	80002c8 <__aeabi_dsub>
 8005152:	3530      	adds	r5, #48	@ 0x30
 8005154:	f806 5b01 	strb.w	r5, [r6], #1
 8005158:	4602      	mov	r2, r0
 800515a:	460b      	mov	r3, r1
 800515c:	42a6      	cmp	r6, r4
 800515e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005162:	f04f 0200 	mov.w	r2, #0
 8005166:	d124      	bne.n	80051b2 <_dtoa_r+0x662>
 8005168:	4bac      	ldr	r3, [pc, #688]	@ (800541c <_dtoa_r+0x8cc>)
 800516a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800516e:	f7fb f8ad 	bl	80002cc <__adddf3>
 8005172:	4602      	mov	r2, r0
 8005174:	460b      	mov	r3, r1
 8005176:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800517a:	f7fb fced 	bl	8000b58 <__aeabi_dcmpgt>
 800517e:	2800      	cmp	r0, #0
 8005180:	d145      	bne.n	800520e <_dtoa_r+0x6be>
 8005182:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005186:	49a5      	ldr	r1, [pc, #660]	@ (800541c <_dtoa_r+0x8cc>)
 8005188:	2000      	movs	r0, #0
 800518a:	f7fb f89d 	bl	80002c8 <__aeabi_dsub>
 800518e:	4602      	mov	r2, r0
 8005190:	460b      	mov	r3, r1
 8005192:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005196:	f7fb fcc1 	bl	8000b1c <__aeabi_dcmplt>
 800519a:	2800      	cmp	r0, #0
 800519c:	f43f aef5 	beq.w	8004f8a <_dtoa_r+0x43a>
 80051a0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80051a2:	1e73      	subs	r3, r6, #1
 80051a4:	9315      	str	r3, [sp, #84]	@ 0x54
 80051a6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80051aa:	2b30      	cmp	r3, #48	@ 0x30
 80051ac:	d0f8      	beq.n	80051a0 <_dtoa_r+0x650>
 80051ae:	9f04      	ldr	r7, [sp, #16]
 80051b0:	e73e      	b.n	8005030 <_dtoa_r+0x4e0>
 80051b2:	4b9b      	ldr	r3, [pc, #620]	@ (8005420 <_dtoa_r+0x8d0>)
 80051b4:	f7fb fa40 	bl	8000638 <__aeabi_dmul>
 80051b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80051bc:	e7bc      	b.n	8005138 <_dtoa_r+0x5e8>
 80051be:	d10c      	bne.n	80051da <_dtoa_r+0x68a>
 80051c0:	4b98      	ldr	r3, [pc, #608]	@ (8005424 <_dtoa_r+0x8d4>)
 80051c2:	2200      	movs	r2, #0
 80051c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80051c8:	f7fb fa36 	bl	8000638 <__aeabi_dmul>
 80051cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80051d0:	f7fb fcb8 	bl	8000b44 <__aeabi_dcmpge>
 80051d4:	2800      	cmp	r0, #0
 80051d6:	f000 8157 	beq.w	8005488 <_dtoa_r+0x938>
 80051da:	2400      	movs	r4, #0
 80051dc:	4625      	mov	r5, r4
 80051de:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80051e0:	43db      	mvns	r3, r3
 80051e2:	9304      	str	r3, [sp, #16]
 80051e4:	4656      	mov	r6, sl
 80051e6:	2700      	movs	r7, #0
 80051e8:	4621      	mov	r1, r4
 80051ea:	4658      	mov	r0, fp
 80051ec:	f000 fd6e 	bl	8005ccc <_Bfree>
 80051f0:	2d00      	cmp	r5, #0
 80051f2:	d0dc      	beq.n	80051ae <_dtoa_r+0x65e>
 80051f4:	b12f      	cbz	r7, 8005202 <_dtoa_r+0x6b2>
 80051f6:	42af      	cmp	r7, r5
 80051f8:	d003      	beq.n	8005202 <_dtoa_r+0x6b2>
 80051fa:	4639      	mov	r1, r7
 80051fc:	4658      	mov	r0, fp
 80051fe:	f000 fd65 	bl	8005ccc <_Bfree>
 8005202:	4629      	mov	r1, r5
 8005204:	4658      	mov	r0, fp
 8005206:	f000 fd61 	bl	8005ccc <_Bfree>
 800520a:	e7d0      	b.n	80051ae <_dtoa_r+0x65e>
 800520c:	9704      	str	r7, [sp, #16]
 800520e:	4633      	mov	r3, r6
 8005210:	461e      	mov	r6, r3
 8005212:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005216:	2a39      	cmp	r2, #57	@ 0x39
 8005218:	d107      	bne.n	800522a <_dtoa_r+0x6da>
 800521a:	459a      	cmp	sl, r3
 800521c:	d1f8      	bne.n	8005210 <_dtoa_r+0x6c0>
 800521e:	9a04      	ldr	r2, [sp, #16]
 8005220:	3201      	adds	r2, #1
 8005222:	9204      	str	r2, [sp, #16]
 8005224:	2230      	movs	r2, #48	@ 0x30
 8005226:	f88a 2000 	strb.w	r2, [sl]
 800522a:	781a      	ldrb	r2, [r3, #0]
 800522c:	3201      	adds	r2, #1
 800522e:	701a      	strb	r2, [r3, #0]
 8005230:	e7bd      	b.n	80051ae <_dtoa_r+0x65e>
 8005232:	4b7b      	ldr	r3, [pc, #492]	@ (8005420 <_dtoa_r+0x8d0>)
 8005234:	2200      	movs	r2, #0
 8005236:	f7fb f9ff 	bl	8000638 <__aeabi_dmul>
 800523a:	2200      	movs	r2, #0
 800523c:	2300      	movs	r3, #0
 800523e:	4604      	mov	r4, r0
 8005240:	460d      	mov	r5, r1
 8005242:	f7fb fc61 	bl	8000b08 <__aeabi_dcmpeq>
 8005246:	2800      	cmp	r0, #0
 8005248:	f43f aebb 	beq.w	8004fc2 <_dtoa_r+0x472>
 800524c:	e6f0      	b.n	8005030 <_dtoa_r+0x4e0>
 800524e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005250:	2a00      	cmp	r2, #0
 8005252:	f000 80db 	beq.w	800540c <_dtoa_r+0x8bc>
 8005256:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005258:	2a01      	cmp	r2, #1
 800525a:	f300 80bf 	bgt.w	80053dc <_dtoa_r+0x88c>
 800525e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005260:	2a00      	cmp	r2, #0
 8005262:	f000 80b7 	beq.w	80053d4 <_dtoa_r+0x884>
 8005266:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800526a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800526c:	4646      	mov	r6, r8
 800526e:	9a08      	ldr	r2, [sp, #32]
 8005270:	2101      	movs	r1, #1
 8005272:	441a      	add	r2, r3
 8005274:	4658      	mov	r0, fp
 8005276:	4498      	add	r8, r3
 8005278:	9208      	str	r2, [sp, #32]
 800527a:	f000 fddb 	bl	8005e34 <__i2b>
 800527e:	4605      	mov	r5, r0
 8005280:	b15e      	cbz	r6, 800529a <_dtoa_r+0x74a>
 8005282:	9b08      	ldr	r3, [sp, #32]
 8005284:	2b00      	cmp	r3, #0
 8005286:	dd08      	ble.n	800529a <_dtoa_r+0x74a>
 8005288:	42b3      	cmp	r3, r6
 800528a:	9a08      	ldr	r2, [sp, #32]
 800528c:	bfa8      	it	ge
 800528e:	4633      	movge	r3, r6
 8005290:	eba8 0803 	sub.w	r8, r8, r3
 8005294:	1af6      	subs	r6, r6, r3
 8005296:	1ad3      	subs	r3, r2, r3
 8005298:	9308      	str	r3, [sp, #32]
 800529a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800529c:	b1f3      	cbz	r3, 80052dc <_dtoa_r+0x78c>
 800529e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	f000 80b7 	beq.w	8005414 <_dtoa_r+0x8c4>
 80052a6:	b18c      	cbz	r4, 80052cc <_dtoa_r+0x77c>
 80052a8:	4629      	mov	r1, r5
 80052aa:	4622      	mov	r2, r4
 80052ac:	4658      	mov	r0, fp
 80052ae:	f000 fe81 	bl	8005fb4 <__pow5mult>
 80052b2:	464a      	mov	r2, r9
 80052b4:	4601      	mov	r1, r0
 80052b6:	4605      	mov	r5, r0
 80052b8:	4658      	mov	r0, fp
 80052ba:	f000 fdd1 	bl	8005e60 <__multiply>
 80052be:	4649      	mov	r1, r9
 80052c0:	9004      	str	r0, [sp, #16]
 80052c2:	4658      	mov	r0, fp
 80052c4:	f000 fd02 	bl	8005ccc <_Bfree>
 80052c8:	9b04      	ldr	r3, [sp, #16]
 80052ca:	4699      	mov	r9, r3
 80052cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80052ce:	1b1a      	subs	r2, r3, r4
 80052d0:	d004      	beq.n	80052dc <_dtoa_r+0x78c>
 80052d2:	4649      	mov	r1, r9
 80052d4:	4658      	mov	r0, fp
 80052d6:	f000 fe6d 	bl	8005fb4 <__pow5mult>
 80052da:	4681      	mov	r9, r0
 80052dc:	2101      	movs	r1, #1
 80052de:	4658      	mov	r0, fp
 80052e0:	f000 fda8 	bl	8005e34 <__i2b>
 80052e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80052e6:	4604      	mov	r4, r0
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	f000 81cf 	beq.w	800568c <_dtoa_r+0xb3c>
 80052ee:	461a      	mov	r2, r3
 80052f0:	4601      	mov	r1, r0
 80052f2:	4658      	mov	r0, fp
 80052f4:	f000 fe5e 	bl	8005fb4 <__pow5mult>
 80052f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80052fa:	2b01      	cmp	r3, #1
 80052fc:	4604      	mov	r4, r0
 80052fe:	f300 8095 	bgt.w	800542c <_dtoa_r+0x8dc>
 8005302:	9b02      	ldr	r3, [sp, #8]
 8005304:	2b00      	cmp	r3, #0
 8005306:	f040 8087 	bne.w	8005418 <_dtoa_r+0x8c8>
 800530a:	9b03      	ldr	r3, [sp, #12]
 800530c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005310:	2b00      	cmp	r3, #0
 8005312:	f040 8089 	bne.w	8005428 <_dtoa_r+0x8d8>
 8005316:	9b03      	ldr	r3, [sp, #12]
 8005318:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800531c:	0d1b      	lsrs	r3, r3, #20
 800531e:	051b      	lsls	r3, r3, #20
 8005320:	b12b      	cbz	r3, 800532e <_dtoa_r+0x7de>
 8005322:	9b08      	ldr	r3, [sp, #32]
 8005324:	3301      	adds	r3, #1
 8005326:	9308      	str	r3, [sp, #32]
 8005328:	f108 0801 	add.w	r8, r8, #1
 800532c:	2301      	movs	r3, #1
 800532e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005330:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005332:	2b00      	cmp	r3, #0
 8005334:	f000 81b0 	beq.w	8005698 <_dtoa_r+0xb48>
 8005338:	6923      	ldr	r3, [r4, #16]
 800533a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800533e:	6918      	ldr	r0, [r3, #16]
 8005340:	f000 fd2c 	bl	8005d9c <__hi0bits>
 8005344:	f1c0 0020 	rsb	r0, r0, #32
 8005348:	9b08      	ldr	r3, [sp, #32]
 800534a:	4418      	add	r0, r3
 800534c:	f010 001f 	ands.w	r0, r0, #31
 8005350:	d077      	beq.n	8005442 <_dtoa_r+0x8f2>
 8005352:	f1c0 0320 	rsb	r3, r0, #32
 8005356:	2b04      	cmp	r3, #4
 8005358:	dd6b      	ble.n	8005432 <_dtoa_r+0x8e2>
 800535a:	9b08      	ldr	r3, [sp, #32]
 800535c:	f1c0 001c 	rsb	r0, r0, #28
 8005360:	4403      	add	r3, r0
 8005362:	4480      	add	r8, r0
 8005364:	4406      	add	r6, r0
 8005366:	9308      	str	r3, [sp, #32]
 8005368:	f1b8 0f00 	cmp.w	r8, #0
 800536c:	dd05      	ble.n	800537a <_dtoa_r+0x82a>
 800536e:	4649      	mov	r1, r9
 8005370:	4642      	mov	r2, r8
 8005372:	4658      	mov	r0, fp
 8005374:	f000 fe78 	bl	8006068 <__lshift>
 8005378:	4681      	mov	r9, r0
 800537a:	9b08      	ldr	r3, [sp, #32]
 800537c:	2b00      	cmp	r3, #0
 800537e:	dd05      	ble.n	800538c <_dtoa_r+0x83c>
 8005380:	4621      	mov	r1, r4
 8005382:	461a      	mov	r2, r3
 8005384:	4658      	mov	r0, fp
 8005386:	f000 fe6f 	bl	8006068 <__lshift>
 800538a:	4604      	mov	r4, r0
 800538c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800538e:	2b00      	cmp	r3, #0
 8005390:	d059      	beq.n	8005446 <_dtoa_r+0x8f6>
 8005392:	4621      	mov	r1, r4
 8005394:	4648      	mov	r0, r9
 8005396:	f000 fed3 	bl	8006140 <__mcmp>
 800539a:	2800      	cmp	r0, #0
 800539c:	da53      	bge.n	8005446 <_dtoa_r+0x8f6>
 800539e:	1e7b      	subs	r3, r7, #1
 80053a0:	9304      	str	r3, [sp, #16]
 80053a2:	4649      	mov	r1, r9
 80053a4:	2300      	movs	r3, #0
 80053a6:	220a      	movs	r2, #10
 80053a8:	4658      	mov	r0, fp
 80053aa:	f000 fcb1 	bl	8005d10 <__multadd>
 80053ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80053b0:	4681      	mov	r9, r0
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	f000 8172 	beq.w	800569c <_dtoa_r+0xb4c>
 80053b8:	2300      	movs	r3, #0
 80053ba:	4629      	mov	r1, r5
 80053bc:	220a      	movs	r2, #10
 80053be:	4658      	mov	r0, fp
 80053c0:	f000 fca6 	bl	8005d10 <__multadd>
 80053c4:	9b00      	ldr	r3, [sp, #0]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	4605      	mov	r5, r0
 80053ca:	dc67      	bgt.n	800549c <_dtoa_r+0x94c>
 80053cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80053ce:	2b02      	cmp	r3, #2
 80053d0:	dc41      	bgt.n	8005456 <_dtoa_r+0x906>
 80053d2:	e063      	b.n	800549c <_dtoa_r+0x94c>
 80053d4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80053d6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80053da:	e746      	b.n	800526a <_dtoa_r+0x71a>
 80053dc:	9b07      	ldr	r3, [sp, #28]
 80053de:	1e5c      	subs	r4, r3, #1
 80053e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80053e2:	42a3      	cmp	r3, r4
 80053e4:	bfbf      	itttt	lt
 80053e6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80053e8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80053ea:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80053ec:	1ae3      	sublt	r3, r4, r3
 80053ee:	bfb4      	ite	lt
 80053f0:	18d2      	addlt	r2, r2, r3
 80053f2:	1b1c      	subge	r4, r3, r4
 80053f4:	9b07      	ldr	r3, [sp, #28]
 80053f6:	bfbc      	itt	lt
 80053f8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80053fa:	2400      	movlt	r4, #0
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	bfb5      	itete	lt
 8005400:	eba8 0603 	sublt.w	r6, r8, r3
 8005404:	9b07      	ldrge	r3, [sp, #28]
 8005406:	2300      	movlt	r3, #0
 8005408:	4646      	movge	r6, r8
 800540a:	e730      	b.n	800526e <_dtoa_r+0x71e>
 800540c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800540e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005410:	4646      	mov	r6, r8
 8005412:	e735      	b.n	8005280 <_dtoa_r+0x730>
 8005414:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005416:	e75c      	b.n	80052d2 <_dtoa_r+0x782>
 8005418:	2300      	movs	r3, #0
 800541a:	e788      	b.n	800532e <_dtoa_r+0x7de>
 800541c:	3fe00000 	.word	0x3fe00000
 8005420:	40240000 	.word	0x40240000
 8005424:	40140000 	.word	0x40140000
 8005428:	9b02      	ldr	r3, [sp, #8]
 800542a:	e780      	b.n	800532e <_dtoa_r+0x7de>
 800542c:	2300      	movs	r3, #0
 800542e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005430:	e782      	b.n	8005338 <_dtoa_r+0x7e8>
 8005432:	d099      	beq.n	8005368 <_dtoa_r+0x818>
 8005434:	9a08      	ldr	r2, [sp, #32]
 8005436:	331c      	adds	r3, #28
 8005438:	441a      	add	r2, r3
 800543a:	4498      	add	r8, r3
 800543c:	441e      	add	r6, r3
 800543e:	9208      	str	r2, [sp, #32]
 8005440:	e792      	b.n	8005368 <_dtoa_r+0x818>
 8005442:	4603      	mov	r3, r0
 8005444:	e7f6      	b.n	8005434 <_dtoa_r+0x8e4>
 8005446:	9b07      	ldr	r3, [sp, #28]
 8005448:	9704      	str	r7, [sp, #16]
 800544a:	2b00      	cmp	r3, #0
 800544c:	dc20      	bgt.n	8005490 <_dtoa_r+0x940>
 800544e:	9300      	str	r3, [sp, #0]
 8005450:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005452:	2b02      	cmp	r3, #2
 8005454:	dd1e      	ble.n	8005494 <_dtoa_r+0x944>
 8005456:	9b00      	ldr	r3, [sp, #0]
 8005458:	2b00      	cmp	r3, #0
 800545a:	f47f aec0 	bne.w	80051de <_dtoa_r+0x68e>
 800545e:	4621      	mov	r1, r4
 8005460:	2205      	movs	r2, #5
 8005462:	4658      	mov	r0, fp
 8005464:	f000 fc54 	bl	8005d10 <__multadd>
 8005468:	4601      	mov	r1, r0
 800546a:	4604      	mov	r4, r0
 800546c:	4648      	mov	r0, r9
 800546e:	f000 fe67 	bl	8006140 <__mcmp>
 8005472:	2800      	cmp	r0, #0
 8005474:	f77f aeb3 	ble.w	80051de <_dtoa_r+0x68e>
 8005478:	4656      	mov	r6, sl
 800547a:	2331      	movs	r3, #49	@ 0x31
 800547c:	f806 3b01 	strb.w	r3, [r6], #1
 8005480:	9b04      	ldr	r3, [sp, #16]
 8005482:	3301      	adds	r3, #1
 8005484:	9304      	str	r3, [sp, #16]
 8005486:	e6ae      	b.n	80051e6 <_dtoa_r+0x696>
 8005488:	9c07      	ldr	r4, [sp, #28]
 800548a:	9704      	str	r7, [sp, #16]
 800548c:	4625      	mov	r5, r4
 800548e:	e7f3      	b.n	8005478 <_dtoa_r+0x928>
 8005490:	9b07      	ldr	r3, [sp, #28]
 8005492:	9300      	str	r3, [sp, #0]
 8005494:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005496:	2b00      	cmp	r3, #0
 8005498:	f000 8104 	beq.w	80056a4 <_dtoa_r+0xb54>
 800549c:	2e00      	cmp	r6, #0
 800549e:	dd05      	ble.n	80054ac <_dtoa_r+0x95c>
 80054a0:	4629      	mov	r1, r5
 80054a2:	4632      	mov	r2, r6
 80054a4:	4658      	mov	r0, fp
 80054a6:	f000 fddf 	bl	8006068 <__lshift>
 80054aa:	4605      	mov	r5, r0
 80054ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d05a      	beq.n	8005568 <_dtoa_r+0xa18>
 80054b2:	6869      	ldr	r1, [r5, #4]
 80054b4:	4658      	mov	r0, fp
 80054b6:	f000 fbc9 	bl	8005c4c <_Balloc>
 80054ba:	4606      	mov	r6, r0
 80054bc:	b928      	cbnz	r0, 80054ca <_dtoa_r+0x97a>
 80054be:	4b84      	ldr	r3, [pc, #528]	@ (80056d0 <_dtoa_r+0xb80>)
 80054c0:	4602      	mov	r2, r0
 80054c2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80054c6:	f7ff bb5a 	b.w	8004b7e <_dtoa_r+0x2e>
 80054ca:	692a      	ldr	r2, [r5, #16]
 80054cc:	3202      	adds	r2, #2
 80054ce:	0092      	lsls	r2, r2, #2
 80054d0:	f105 010c 	add.w	r1, r5, #12
 80054d4:	300c      	adds	r0, #12
 80054d6:	f001 f81d 	bl	8006514 <memcpy>
 80054da:	2201      	movs	r2, #1
 80054dc:	4631      	mov	r1, r6
 80054de:	4658      	mov	r0, fp
 80054e0:	f000 fdc2 	bl	8006068 <__lshift>
 80054e4:	f10a 0301 	add.w	r3, sl, #1
 80054e8:	9307      	str	r3, [sp, #28]
 80054ea:	9b00      	ldr	r3, [sp, #0]
 80054ec:	4453      	add	r3, sl
 80054ee:	930b      	str	r3, [sp, #44]	@ 0x2c
 80054f0:	9b02      	ldr	r3, [sp, #8]
 80054f2:	f003 0301 	and.w	r3, r3, #1
 80054f6:	462f      	mov	r7, r5
 80054f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80054fa:	4605      	mov	r5, r0
 80054fc:	9b07      	ldr	r3, [sp, #28]
 80054fe:	4621      	mov	r1, r4
 8005500:	3b01      	subs	r3, #1
 8005502:	4648      	mov	r0, r9
 8005504:	9300      	str	r3, [sp, #0]
 8005506:	f7ff fa98 	bl	8004a3a <quorem>
 800550a:	4639      	mov	r1, r7
 800550c:	9002      	str	r0, [sp, #8]
 800550e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005512:	4648      	mov	r0, r9
 8005514:	f000 fe14 	bl	8006140 <__mcmp>
 8005518:	462a      	mov	r2, r5
 800551a:	9008      	str	r0, [sp, #32]
 800551c:	4621      	mov	r1, r4
 800551e:	4658      	mov	r0, fp
 8005520:	f000 fe2a 	bl	8006178 <__mdiff>
 8005524:	68c2      	ldr	r2, [r0, #12]
 8005526:	4606      	mov	r6, r0
 8005528:	bb02      	cbnz	r2, 800556c <_dtoa_r+0xa1c>
 800552a:	4601      	mov	r1, r0
 800552c:	4648      	mov	r0, r9
 800552e:	f000 fe07 	bl	8006140 <__mcmp>
 8005532:	4602      	mov	r2, r0
 8005534:	4631      	mov	r1, r6
 8005536:	4658      	mov	r0, fp
 8005538:	920e      	str	r2, [sp, #56]	@ 0x38
 800553a:	f000 fbc7 	bl	8005ccc <_Bfree>
 800553e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005540:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005542:	9e07      	ldr	r6, [sp, #28]
 8005544:	ea43 0102 	orr.w	r1, r3, r2
 8005548:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800554a:	4319      	orrs	r1, r3
 800554c:	d110      	bne.n	8005570 <_dtoa_r+0xa20>
 800554e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005552:	d029      	beq.n	80055a8 <_dtoa_r+0xa58>
 8005554:	9b08      	ldr	r3, [sp, #32]
 8005556:	2b00      	cmp	r3, #0
 8005558:	dd02      	ble.n	8005560 <_dtoa_r+0xa10>
 800555a:	9b02      	ldr	r3, [sp, #8]
 800555c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8005560:	9b00      	ldr	r3, [sp, #0]
 8005562:	f883 8000 	strb.w	r8, [r3]
 8005566:	e63f      	b.n	80051e8 <_dtoa_r+0x698>
 8005568:	4628      	mov	r0, r5
 800556a:	e7bb      	b.n	80054e4 <_dtoa_r+0x994>
 800556c:	2201      	movs	r2, #1
 800556e:	e7e1      	b.n	8005534 <_dtoa_r+0x9e4>
 8005570:	9b08      	ldr	r3, [sp, #32]
 8005572:	2b00      	cmp	r3, #0
 8005574:	db04      	blt.n	8005580 <_dtoa_r+0xa30>
 8005576:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005578:	430b      	orrs	r3, r1
 800557a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800557c:	430b      	orrs	r3, r1
 800557e:	d120      	bne.n	80055c2 <_dtoa_r+0xa72>
 8005580:	2a00      	cmp	r2, #0
 8005582:	dded      	ble.n	8005560 <_dtoa_r+0xa10>
 8005584:	4649      	mov	r1, r9
 8005586:	2201      	movs	r2, #1
 8005588:	4658      	mov	r0, fp
 800558a:	f000 fd6d 	bl	8006068 <__lshift>
 800558e:	4621      	mov	r1, r4
 8005590:	4681      	mov	r9, r0
 8005592:	f000 fdd5 	bl	8006140 <__mcmp>
 8005596:	2800      	cmp	r0, #0
 8005598:	dc03      	bgt.n	80055a2 <_dtoa_r+0xa52>
 800559a:	d1e1      	bne.n	8005560 <_dtoa_r+0xa10>
 800559c:	f018 0f01 	tst.w	r8, #1
 80055a0:	d0de      	beq.n	8005560 <_dtoa_r+0xa10>
 80055a2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80055a6:	d1d8      	bne.n	800555a <_dtoa_r+0xa0a>
 80055a8:	9a00      	ldr	r2, [sp, #0]
 80055aa:	2339      	movs	r3, #57	@ 0x39
 80055ac:	7013      	strb	r3, [r2, #0]
 80055ae:	4633      	mov	r3, r6
 80055b0:	461e      	mov	r6, r3
 80055b2:	3b01      	subs	r3, #1
 80055b4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80055b8:	2a39      	cmp	r2, #57	@ 0x39
 80055ba:	d052      	beq.n	8005662 <_dtoa_r+0xb12>
 80055bc:	3201      	adds	r2, #1
 80055be:	701a      	strb	r2, [r3, #0]
 80055c0:	e612      	b.n	80051e8 <_dtoa_r+0x698>
 80055c2:	2a00      	cmp	r2, #0
 80055c4:	dd07      	ble.n	80055d6 <_dtoa_r+0xa86>
 80055c6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80055ca:	d0ed      	beq.n	80055a8 <_dtoa_r+0xa58>
 80055cc:	9a00      	ldr	r2, [sp, #0]
 80055ce:	f108 0301 	add.w	r3, r8, #1
 80055d2:	7013      	strb	r3, [r2, #0]
 80055d4:	e608      	b.n	80051e8 <_dtoa_r+0x698>
 80055d6:	9b07      	ldr	r3, [sp, #28]
 80055d8:	9a07      	ldr	r2, [sp, #28]
 80055da:	f803 8c01 	strb.w	r8, [r3, #-1]
 80055de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d028      	beq.n	8005636 <_dtoa_r+0xae6>
 80055e4:	4649      	mov	r1, r9
 80055e6:	2300      	movs	r3, #0
 80055e8:	220a      	movs	r2, #10
 80055ea:	4658      	mov	r0, fp
 80055ec:	f000 fb90 	bl	8005d10 <__multadd>
 80055f0:	42af      	cmp	r7, r5
 80055f2:	4681      	mov	r9, r0
 80055f4:	f04f 0300 	mov.w	r3, #0
 80055f8:	f04f 020a 	mov.w	r2, #10
 80055fc:	4639      	mov	r1, r7
 80055fe:	4658      	mov	r0, fp
 8005600:	d107      	bne.n	8005612 <_dtoa_r+0xac2>
 8005602:	f000 fb85 	bl	8005d10 <__multadd>
 8005606:	4607      	mov	r7, r0
 8005608:	4605      	mov	r5, r0
 800560a:	9b07      	ldr	r3, [sp, #28]
 800560c:	3301      	adds	r3, #1
 800560e:	9307      	str	r3, [sp, #28]
 8005610:	e774      	b.n	80054fc <_dtoa_r+0x9ac>
 8005612:	f000 fb7d 	bl	8005d10 <__multadd>
 8005616:	4629      	mov	r1, r5
 8005618:	4607      	mov	r7, r0
 800561a:	2300      	movs	r3, #0
 800561c:	220a      	movs	r2, #10
 800561e:	4658      	mov	r0, fp
 8005620:	f000 fb76 	bl	8005d10 <__multadd>
 8005624:	4605      	mov	r5, r0
 8005626:	e7f0      	b.n	800560a <_dtoa_r+0xaba>
 8005628:	9b00      	ldr	r3, [sp, #0]
 800562a:	2b00      	cmp	r3, #0
 800562c:	bfcc      	ite	gt
 800562e:	461e      	movgt	r6, r3
 8005630:	2601      	movle	r6, #1
 8005632:	4456      	add	r6, sl
 8005634:	2700      	movs	r7, #0
 8005636:	4649      	mov	r1, r9
 8005638:	2201      	movs	r2, #1
 800563a:	4658      	mov	r0, fp
 800563c:	f000 fd14 	bl	8006068 <__lshift>
 8005640:	4621      	mov	r1, r4
 8005642:	4681      	mov	r9, r0
 8005644:	f000 fd7c 	bl	8006140 <__mcmp>
 8005648:	2800      	cmp	r0, #0
 800564a:	dcb0      	bgt.n	80055ae <_dtoa_r+0xa5e>
 800564c:	d102      	bne.n	8005654 <_dtoa_r+0xb04>
 800564e:	f018 0f01 	tst.w	r8, #1
 8005652:	d1ac      	bne.n	80055ae <_dtoa_r+0xa5e>
 8005654:	4633      	mov	r3, r6
 8005656:	461e      	mov	r6, r3
 8005658:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800565c:	2a30      	cmp	r2, #48	@ 0x30
 800565e:	d0fa      	beq.n	8005656 <_dtoa_r+0xb06>
 8005660:	e5c2      	b.n	80051e8 <_dtoa_r+0x698>
 8005662:	459a      	cmp	sl, r3
 8005664:	d1a4      	bne.n	80055b0 <_dtoa_r+0xa60>
 8005666:	9b04      	ldr	r3, [sp, #16]
 8005668:	3301      	adds	r3, #1
 800566a:	9304      	str	r3, [sp, #16]
 800566c:	2331      	movs	r3, #49	@ 0x31
 800566e:	f88a 3000 	strb.w	r3, [sl]
 8005672:	e5b9      	b.n	80051e8 <_dtoa_r+0x698>
 8005674:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005676:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80056d4 <_dtoa_r+0xb84>
 800567a:	b11b      	cbz	r3, 8005684 <_dtoa_r+0xb34>
 800567c:	f10a 0308 	add.w	r3, sl, #8
 8005680:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005682:	6013      	str	r3, [r2, #0]
 8005684:	4650      	mov	r0, sl
 8005686:	b019      	add	sp, #100	@ 0x64
 8005688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800568c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800568e:	2b01      	cmp	r3, #1
 8005690:	f77f ae37 	ble.w	8005302 <_dtoa_r+0x7b2>
 8005694:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005696:	930a      	str	r3, [sp, #40]	@ 0x28
 8005698:	2001      	movs	r0, #1
 800569a:	e655      	b.n	8005348 <_dtoa_r+0x7f8>
 800569c:	9b00      	ldr	r3, [sp, #0]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	f77f aed6 	ble.w	8005450 <_dtoa_r+0x900>
 80056a4:	4656      	mov	r6, sl
 80056a6:	4621      	mov	r1, r4
 80056a8:	4648      	mov	r0, r9
 80056aa:	f7ff f9c6 	bl	8004a3a <quorem>
 80056ae:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80056b2:	f806 8b01 	strb.w	r8, [r6], #1
 80056b6:	9b00      	ldr	r3, [sp, #0]
 80056b8:	eba6 020a 	sub.w	r2, r6, sl
 80056bc:	4293      	cmp	r3, r2
 80056be:	ddb3      	ble.n	8005628 <_dtoa_r+0xad8>
 80056c0:	4649      	mov	r1, r9
 80056c2:	2300      	movs	r3, #0
 80056c4:	220a      	movs	r2, #10
 80056c6:	4658      	mov	r0, fp
 80056c8:	f000 fb22 	bl	8005d10 <__multadd>
 80056cc:	4681      	mov	r9, r0
 80056ce:	e7ea      	b.n	80056a6 <_dtoa_r+0xb56>
 80056d0:	08006cd0 	.word	0x08006cd0
 80056d4:	08006c54 	.word	0x08006c54

080056d8 <__ssputs_r>:
 80056d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056dc:	688e      	ldr	r6, [r1, #8]
 80056de:	461f      	mov	r7, r3
 80056e0:	42be      	cmp	r6, r7
 80056e2:	680b      	ldr	r3, [r1, #0]
 80056e4:	4682      	mov	sl, r0
 80056e6:	460c      	mov	r4, r1
 80056e8:	4690      	mov	r8, r2
 80056ea:	d82d      	bhi.n	8005748 <__ssputs_r+0x70>
 80056ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80056f0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80056f4:	d026      	beq.n	8005744 <__ssputs_r+0x6c>
 80056f6:	6965      	ldr	r5, [r4, #20]
 80056f8:	6909      	ldr	r1, [r1, #16]
 80056fa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80056fe:	eba3 0901 	sub.w	r9, r3, r1
 8005702:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005706:	1c7b      	adds	r3, r7, #1
 8005708:	444b      	add	r3, r9
 800570a:	106d      	asrs	r5, r5, #1
 800570c:	429d      	cmp	r5, r3
 800570e:	bf38      	it	cc
 8005710:	461d      	movcc	r5, r3
 8005712:	0553      	lsls	r3, r2, #21
 8005714:	d527      	bpl.n	8005766 <__ssputs_r+0x8e>
 8005716:	4629      	mov	r1, r5
 8005718:	f000 f960 	bl	80059dc <_malloc_r>
 800571c:	4606      	mov	r6, r0
 800571e:	b360      	cbz	r0, 800577a <__ssputs_r+0xa2>
 8005720:	6921      	ldr	r1, [r4, #16]
 8005722:	464a      	mov	r2, r9
 8005724:	f000 fef6 	bl	8006514 <memcpy>
 8005728:	89a3      	ldrh	r3, [r4, #12]
 800572a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800572e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005732:	81a3      	strh	r3, [r4, #12]
 8005734:	6126      	str	r6, [r4, #16]
 8005736:	6165      	str	r5, [r4, #20]
 8005738:	444e      	add	r6, r9
 800573a:	eba5 0509 	sub.w	r5, r5, r9
 800573e:	6026      	str	r6, [r4, #0]
 8005740:	60a5      	str	r5, [r4, #8]
 8005742:	463e      	mov	r6, r7
 8005744:	42be      	cmp	r6, r7
 8005746:	d900      	bls.n	800574a <__ssputs_r+0x72>
 8005748:	463e      	mov	r6, r7
 800574a:	6820      	ldr	r0, [r4, #0]
 800574c:	4632      	mov	r2, r6
 800574e:	4641      	mov	r1, r8
 8005750:	f000 fe6f 	bl	8006432 <memmove>
 8005754:	68a3      	ldr	r3, [r4, #8]
 8005756:	1b9b      	subs	r3, r3, r6
 8005758:	60a3      	str	r3, [r4, #8]
 800575a:	6823      	ldr	r3, [r4, #0]
 800575c:	4433      	add	r3, r6
 800575e:	6023      	str	r3, [r4, #0]
 8005760:	2000      	movs	r0, #0
 8005762:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005766:	462a      	mov	r2, r5
 8005768:	f000 fe35 	bl	80063d6 <_realloc_r>
 800576c:	4606      	mov	r6, r0
 800576e:	2800      	cmp	r0, #0
 8005770:	d1e0      	bne.n	8005734 <__ssputs_r+0x5c>
 8005772:	6921      	ldr	r1, [r4, #16]
 8005774:	4650      	mov	r0, sl
 8005776:	f000 ff0d 	bl	8006594 <_free_r>
 800577a:	230c      	movs	r3, #12
 800577c:	f8ca 3000 	str.w	r3, [sl]
 8005780:	89a3      	ldrh	r3, [r4, #12]
 8005782:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005786:	81a3      	strh	r3, [r4, #12]
 8005788:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800578c:	e7e9      	b.n	8005762 <__ssputs_r+0x8a>
	...

08005790 <_svfiprintf_r>:
 8005790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005794:	4698      	mov	r8, r3
 8005796:	898b      	ldrh	r3, [r1, #12]
 8005798:	061b      	lsls	r3, r3, #24
 800579a:	b09d      	sub	sp, #116	@ 0x74
 800579c:	4607      	mov	r7, r0
 800579e:	460d      	mov	r5, r1
 80057a0:	4614      	mov	r4, r2
 80057a2:	d510      	bpl.n	80057c6 <_svfiprintf_r+0x36>
 80057a4:	690b      	ldr	r3, [r1, #16]
 80057a6:	b973      	cbnz	r3, 80057c6 <_svfiprintf_r+0x36>
 80057a8:	2140      	movs	r1, #64	@ 0x40
 80057aa:	f000 f917 	bl	80059dc <_malloc_r>
 80057ae:	6028      	str	r0, [r5, #0]
 80057b0:	6128      	str	r0, [r5, #16]
 80057b2:	b930      	cbnz	r0, 80057c2 <_svfiprintf_r+0x32>
 80057b4:	230c      	movs	r3, #12
 80057b6:	603b      	str	r3, [r7, #0]
 80057b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80057bc:	b01d      	add	sp, #116	@ 0x74
 80057be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057c2:	2340      	movs	r3, #64	@ 0x40
 80057c4:	616b      	str	r3, [r5, #20]
 80057c6:	2300      	movs	r3, #0
 80057c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80057ca:	2320      	movs	r3, #32
 80057cc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80057d0:	f8cd 800c 	str.w	r8, [sp, #12]
 80057d4:	2330      	movs	r3, #48	@ 0x30
 80057d6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005974 <_svfiprintf_r+0x1e4>
 80057da:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80057de:	f04f 0901 	mov.w	r9, #1
 80057e2:	4623      	mov	r3, r4
 80057e4:	469a      	mov	sl, r3
 80057e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80057ea:	b10a      	cbz	r2, 80057f0 <_svfiprintf_r+0x60>
 80057ec:	2a25      	cmp	r2, #37	@ 0x25
 80057ee:	d1f9      	bne.n	80057e4 <_svfiprintf_r+0x54>
 80057f0:	ebba 0b04 	subs.w	fp, sl, r4
 80057f4:	d00b      	beq.n	800580e <_svfiprintf_r+0x7e>
 80057f6:	465b      	mov	r3, fp
 80057f8:	4622      	mov	r2, r4
 80057fa:	4629      	mov	r1, r5
 80057fc:	4638      	mov	r0, r7
 80057fe:	f7ff ff6b 	bl	80056d8 <__ssputs_r>
 8005802:	3001      	adds	r0, #1
 8005804:	f000 80a7 	beq.w	8005956 <_svfiprintf_r+0x1c6>
 8005808:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800580a:	445a      	add	r2, fp
 800580c:	9209      	str	r2, [sp, #36]	@ 0x24
 800580e:	f89a 3000 	ldrb.w	r3, [sl]
 8005812:	2b00      	cmp	r3, #0
 8005814:	f000 809f 	beq.w	8005956 <_svfiprintf_r+0x1c6>
 8005818:	2300      	movs	r3, #0
 800581a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800581e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005822:	f10a 0a01 	add.w	sl, sl, #1
 8005826:	9304      	str	r3, [sp, #16]
 8005828:	9307      	str	r3, [sp, #28]
 800582a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800582e:	931a      	str	r3, [sp, #104]	@ 0x68
 8005830:	4654      	mov	r4, sl
 8005832:	2205      	movs	r2, #5
 8005834:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005838:	484e      	ldr	r0, [pc, #312]	@ (8005974 <_svfiprintf_r+0x1e4>)
 800583a:	f7fa fce9 	bl	8000210 <memchr>
 800583e:	9a04      	ldr	r2, [sp, #16]
 8005840:	b9d8      	cbnz	r0, 800587a <_svfiprintf_r+0xea>
 8005842:	06d0      	lsls	r0, r2, #27
 8005844:	bf44      	itt	mi
 8005846:	2320      	movmi	r3, #32
 8005848:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800584c:	0711      	lsls	r1, r2, #28
 800584e:	bf44      	itt	mi
 8005850:	232b      	movmi	r3, #43	@ 0x2b
 8005852:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005856:	f89a 3000 	ldrb.w	r3, [sl]
 800585a:	2b2a      	cmp	r3, #42	@ 0x2a
 800585c:	d015      	beq.n	800588a <_svfiprintf_r+0xfa>
 800585e:	9a07      	ldr	r2, [sp, #28]
 8005860:	4654      	mov	r4, sl
 8005862:	2000      	movs	r0, #0
 8005864:	f04f 0c0a 	mov.w	ip, #10
 8005868:	4621      	mov	r1, r4
 800586a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800586e:	3b30      	subs	r3, #48	@ 0x30
 8005870:	2b09      	cmp	r3, #9
 8005872:	d94b      	bls.n	800590c <_svfiprintf_r+0x17c>
 8005874:	b1b0      	cbz	r0, 80058a4 <_svfiprintf_r+0x114>
 8005876:	9207      	str	r2, [sp, #28]
 8005878:	e014      	b.n	80058a4 <_svfiprintf_r+0x114>
 800587a:	eba0 0308 	sub.w	r3, r0, r8
 800587e:	fa09 f303 	lsl.w	r3, r9, r3
 8005882:	4313      	orrs	r3, r2
 8005884:	9304      	str	r3, [sp, #16]
 8005886:	46a2      	mov	sl, r4
 8005888:	e7d2      	b.n	8005830 <_svfiprintf_r+0xa0>
 800588a:	9b03      	ldr	r3, [sp, #12]
 800588c:	1d19      	adds	r1, r3, #4
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	9103      	str	r1, [sp, #12]
 8005892:	2b00      	cmp	r3, #0
 8005894:	bfbb      	ittet	lt
 8005896:	425b      	neglt	r3, r3
 8005898:	f042 0202 	orrlt.w	r2, r2, #2
 800589c:	9307      	strge	r3, [sp, #28]
 800589e:	9307      	strlt	r3, [sp, #28]
 80058a0:	bfb8      	it	lt
 80058a2:	9204      	strlt	r2, [sp, #16]
 80058a4:	7823      	ldrb	r3, [r4, #0]
 80058a6:	2b2e      	cmp	r3, #46	@ 0x2e
 80058a8:	d10a      	bne.n	80058c0 <_svfiprintf_r+0x130>
 80058aa:	7863      	ldrb	r3, [r4, #1]
 80058ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80058ae:	d132      	bne.n	8005916 <_svfiprintf_r+0x186>
 80058b0:	9b03      	ldr	r3, [sp, #12]
 80058b2:	1d1a      	adds	r2, r3, #4
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	9203      	str	r2, [sp, #12]
 80058b8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80058bc:	3402      	adds	r4, #2
 80058be:	9305      	str	r3, [sp, #20]
 80058c0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005984 <_svfiprintf_r+0x1f4>
 80058c4:	7821      	ldrb	r1, [r4, #0]
 80058c6:	2203      	movs	r2, #3
 80058c8:	4650      	mov	r0, sl
 80058ca:	f7fa fca1 	bl	8000210 <memchr>
 80058ce:	b138      	cbz	r0, 80058e0 <_svfiprintf_r+0x150>
 80058d0:	9b04      	ldr	r3, [sp, #16]
 80058d2:	eba0 000a 	sub.w	r0, r0, sl
 80058d6:	2240      	movs	r2, #64	@ 0x40
 80058d8:	4082      	lsls	r2, r0
 80058da:	4313      	orrs	r3, r2
 80058dc:	3401      	adds	r4, #1
 80058de:	9304      	str	r3, [sp, #16]
 80058e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058e4:	4824      	ldr	r0, [pc, #144]	@ (8005978 <_svfiprintf_r+0x1e8>)
 80058e6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80058ea:	2206      	movs	r2, #6
 80058ec:	f7fa fc90 	bl	8000210 <memchr>
 80058f0:	2800      	cmp	r0, #0
 80058f2:	d036      	beq.n	8005962 <_svfiprintf_r+0x1d2>
 80058f4:	4b21      	ldr	r3, [pc, #132]	@ (800597c <_svfiprintf_r+0x1ec>)
 80058f6:	bb1b      	cbnz	r3, 8005940 <_svfiprintf_r+0x1b0>
 80058f8:	9b03      	ldr	r3, [sp, #12]
 80058fa:	3307      	adds	r3, #7
 80058fc:	f023 0307 	bic.w	r3, r3, #7
 8005900:	3308      	adds	r3, #8
 8005902:	9303      	str	r3, [sp, #12]
 8005904:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005906:	4433      	add	r3, r6
 8005908:	9309      	str	r3, [sp, #36]	@ 0x24
 800590a:	e76a      	b.n	80057e2 <_svfiprintf_r+0x52>
 800590c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005910:	460c      	mov	r4, r1
 8005912:	2001      	movs	r0, #1
 8005914:	e7a8      	b.n	8005868 <_svfiprintf_r+0xd8>
 8005916:	2300      	movs	r3, #0
 8005918:	3401      	adds	r4, #1
 800591a:	9305      	str	r3, [sp, #20]
 800591c:	4619      	mov	r1, r3
 800591e:	f04f 0c0a 	mov.w	ip, #10
 8005922:	4620      	mov	r0, r4
 8005924:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005928:	3a30      	subs	r2, #48	@ 0x30
 800592a:	2a09      	cmp	r2, #9
 800592c:	d903      	bls.n	8005936 <_svfiprintf_r+0x1a6>
 800592e:	2b00      	cmp	r3, #0
 8005930:	d0c6      	beq.n	80058c0 <_svfiprintf_r+0x130>
 8005932:	9105      	str	r1, [sp, #20]
 8005934:	e7c4      	b.n	80058c0 <_svfiprintf_r+0x130>
 8005936:	fb0c 2101 	mla	r1, ip, r1, r2
 800593a:	4604      	mov	r4, r0
 800593c:	2301      	movs	r3, #1
 800593e:	e7f0      	b.n	8005922 <_svfiprintf_r+0x192>
 8005940:	ab03      	add	r3, sp, #12
 8005942:	9300      	str	r3, [sp, #0]
 8005944:	462a      	mov	r2, r5
 8005946:	4b0e      	ldr	r3, [pc, #56]	@ (8005980 <_svfiprintf_r+0x1f0>)
 8005948:	a904      	add	r1, sp, #16
 800594a:	4638      	mov	r0, r7
 800594c:	f7fe fba2 	bl	8004094 <_printf_float>
 8005950:	1c42      	adds	r2, r0, #1
 8005952:	4606      	mov	r6, r0
 8005954:	d1d6      	bne.n	8005904 <_svfiprintf_r+0x174>
 8005956:	89ab      	ldrh	r3, [r5, #12]
 8005958:	065b      	lsls	r3, r3, #25
 800595a:	f53f af2d 	bmi.w	80057b8 <_svfiprintf_r+0x28>
 800595e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005960:	e72c      	b.n	80057bc <_svfiprintf_r+0x2c>
 8005962:	ab03      	add	r3, sp, #12
 8005964:	9300      	str	r3, [sp, #0]
 8005966:	462a      	mov	r2, r5
 8005968:	4b05      	ldr	r3, [pc, #20]	@ (8005980 <_svfiprintf_r+0x1f0>)
 800596a:	a904      	add	r1, sp, #16
 800596c:	4638      	mov	r0, r7
 800596e:	f7fe fe29 	bl	80045c4 <_printf_i>
 8005972:	e7ed      	b.n	8005950 <_svfiprintf_r+0x1c0>
 8005974:	08006ce1 	.word	0x08006ce1
 8005978:	08006ceb 	.word	0x08006ceb
 800597c:	08004095 	.word	0x08004095
 8005980:	080056d9 	.word	0x080056d9
 8005984:	08006ce7 	.word	0x08006ce7

08005988 <malloc>:
 8005988:	4b02      	ldr	r3, [pc, #8]	@ (8005994 <malloc+0xc>)
 800598a:	4601      	mov	r1, r0
 800598c:	6818      	ldr	r0, [r3, #0]
 800598e:	f000 b825 	b.w	80059dc <_malloc_r>
 8005992:	bf00      	nop
 8005994:	20000020 	.word	0x20000020

08005998 <sbrk_aligned>:
 8005998:	b570      	push	{r4, r5, r6, lr}
 800599a:	4e0f      	ldr	r6, [pc, #60]	@ (80059d8 <sbrk_aligned+0x40>)
 800599c:	460c      	mov	r4, r1
 800599e:	6831      	ldr	r1, [r6, #0]
 80059a0:	4605      	mov	r5, r0
 80059a2:	b911      	cbnz	r1, 80059aa <sbrk_aligned+0x12>
 80059a4:	f000 fd94 	bl	80064d0 <_sbrk_r>
 80059a8:	6030      	str	r0, [r6, #0]
 80059aa:	4621      	mov	r1, r4
 80059ac:	4628      	mov	r0, r5
 80059ae:	f000 fd8f 	bl	80064d0 <_sbrk_r>
 80059b2:	1c43      	adds	r3, r0, #1
 80059b4:	d103      	bne.n	80059be <sbrk_aligned+0x26>
 80059b6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80059ba:	4620      	mov	r0, r4
 80059bc:	bd70      	pop	{r4, r5, r6, pc}
 80059be:	1cc4      	adds	r4, r0, #3
 80059c0:	f024 0403 	bic.w	r4, r4, #3
 80059c4:	42a0      	cmp	r0, r4
 80059c6:	d0f8      	beq.n	80059ba <sbrk_aligned+0x22>
 80059c8:	1a21      	subs	r1, r4, r0
 80059ca:	4628      	mov	r0, r5
 80059cc:	f000 fd80 	bl	80064d0 <_sbrk_r>
 80059d0:	3001      	adds	r0, #1
 80059d2:	d1f2      	bne.n	80059ba <sbrk_aligned+0x22>
 80059d4:	e7ef      	b.n	80059b6 <sbrk_aligned+0x1e>
 80059d6:	bf00      	nop
 80059d8:	20000418 	.word	0x20000418

080059dc <_malloc_r>:
 80059dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059e0:	1ccd      	adds	r5, r1, #3
 80059e2:	f025 0503 	bic.w	r5, r5, #3
 80059e6:	3508      	adds	r5, #8
 80059e8:	2d0c      	cmp	r5, #12
 80059ea:	bf38      	it	cc
 80059ec:	250c      	movcc	r5, #12
 80059ee:	2d00      	cmp	r5, #0
 80059f0:	4606      	mov	r6, r0
 80059f2:	db01      	blt.n	80059f8 <_malloc_r+0x1c>
 80059f4:	42a9      	cmp	r1, r5
 80059f6:	d904      	bls.n	8005a02 <_malloc_r+0x26>
 80059f8:	230c      	movs	r3, #12
 80059fa:	6033      	str	r3, [r6, #0]
 80059fc:	2000      	movs	r0, #0
 80059fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a02:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005ad8 <_malloc_r+0xfc>
 8005a06:	f000 f915 	bl	8005c34 <__malloc_lock>
 8005a0a:	f8d8 3000 	ldr.w	r3, [r8]
 8005a0e:	461c      	mov	r4, r3
 8005a10:	bb44      	cbnz	r4, 8005a64 <_malloc_r+0x88>
 8005a12:	4629      	mov	r1, r5
 8005a14:	4630      	mov	r0, r6
 8005a16:	f7ff ffbf 	bl	8005998 <sbrk_aligned>
 8005a1a:	1c43      	adds	r3, r0, #1
 8005a1c:	4604      	mov	r4, r0
 8005a1e:	d158      	bne.n	8005ad2 <_malloc_r+0xf6>
 8005a20:	f8d8 4000 	ldr.w	r4, [r8]
 8005a24:	4627      	mov	r7, r4
 8005a26:	2f00      	cmp	r7, #0
 8005a28:	d143      	bne.n	8005ab2 <_malloc_r+0xd6>
 8005a2a:	2c00      	cmp	r4, #0
 8005a2c:	d04b      	beq.n	8005ac6 <_malloc_r+0xea>
 8005a2e:	6823      	ldr	r3, [r4, #0]
 8005a30:	4639      	mov	r1, r7
 8005a32:	4630      	mov	r0, r6
 8005a34:	eb04 0903 	add.w	r9, r4, r3
 8005a38:	f000 fd4a 	bl	80064d0 <_sbrk_r>
 8005a3c:	4581      	cmp	r9, r0
 8005a3e:	d142      	bne.n	8005ac6 <_malloc_r+0xea>
 8005a40:	6821      	ldr	r1, [r4, #0]
 8005a42:	1a6d      	subs	r5, r5, r1
 8005a44:	4629      	mov	r1, r5
 8005a46:	4630      	mov	r0, r6
 8005a48:	f7ff ffa6 	bl	8005998 <sbrk_aligned>
 8005a4c:	3001      	adds	r0, #1
 8005a4e:	d03a      	beq.n	8005ac6 <_malloc_r+0xea>
 8005a50:	6823      	ldr	r3, [r4, #0]
 8005a52:	442b      	add	r3, r5
 8005a54:	6023      	str	r3, [r4, #0]
 8005a56:	f8d8 3000 	ldr.w	r3, [r8]
 8005a5a:	685a      	ldr	r2, [r3, #4]
 8005a5c:	bb62      	cbnz	r2, 8005ab8 <_malloc_r+0xdc>
 8005a5e:	f8c8 7000 	str.w	r7, [r8]
 8005a62:	e00f      	b.n	8005a84 <_malloc_r+0xa8>
 8005a64:	6822      	ldr	r2, [r4, #0]
 8005a66:	1b52      	subs	r2, r2, r5
 8005a68:	d420      	bmi.n	8005aac <_malloc_r+0xd0>
 8005a6a:	2a0b      	cmp	r2, #11
 8005a6c:	d917      	bls.n	8005a9e <_malloc_r+0xc2>
 8005a6e:	1961      	adds	r1, r4, r5
 8005a70:	42a3      	cmp	r3, r4
 8005a72:	6025      	str	r5, [r4, #0]
 8005a74:	bf18      	it	ne
 8005a76:	6059      	strne	r1, [r3, #4]
 8005a78:	6863      	ldr	r3, [r4, #4]
 8005a7a:	bf08      	it	eq
 8005a7c:	f8c8 1000 	streq.w	r1, [r8]
 8005a80:	5162      	str	r2, [r4, r5]
 8005a82:	604b      	str	r3, [r1, #4]
 8005a84:	4630      	mov	r0, r6
 8005a86:	f000 f8db 	bl	8005c40 <__malloc_unlock>
 8005a8a:	f104 000b 	add.w	r0, r4, #11
 8005a8e:	1d23      	adds	r3, r4, #4
 8005a90:	f020 0007 	bic.w	r0, r0, #7
 8005a94:	1ac2      	subs	r2, r0, r3
 8005a96:	bf1c      	itt	ne
 8005a98:	1a1b      	subne	r3, r3, r0
 8005a9a:	50a3      	strne	r3, [r4, r2]
 8005a9c:	e7af      	b.n	80059fe <_malloc_r+0x22>
 8005a9e:	6862      	ldr	r2, [r4, #4]
 8005aa0:	42a3      	cmp	r3, r4
 8005aa2:	bf0c      	ite	eq
 8005aa4:	f8c8 2000 	streq.w	r2, [r8]
 8005aa8:	605a      	strne	r2, [r3, #4]
 8005aaa:	e7eb      	b.n	8005a84 <_malloc_r+0xa8>
 8005aac:	4623      	mov	r3, r4
 8005aae:	6864      	ldr	r4, [r4, #4]
 8005ab0:	e7ae      	b.n	8005a10 <_malloc_r+0x34>
 8005ab2:	463c      	mov	r4, r7
 8005ab4:	687f      	ldr	r7, [r7, #4]
 8005ab6:	e7b6      	b.n	8005a26 <_malloc_r+0x4a>
 8005ab8:	461a      	mov	r2, r3
 8005aba:	685b      	ldr	r3, [r3, #4]
 8005abc:	42a3      	cmp	r3, r4
 8005abe:	d1fb      	bne.n	8005ab8 <_malloc_r+0xdc>
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	6053      	str	r3, [r2, #4]
 8005ac4:	e7de      	b.n	8005a84 <_malloc_r+0xa8>
 8005ac6:	230c      	movs	r3, #12
 8005ac8:	6033      	str	r3, [r6, #0]
 8005aca:	4630      	mov	r0, r6
 8005acc:	f000 f8b8 	bl	8005c40 <__malloc_unlock>
 8005ad0:	e794      	b.n	80059fc <_malloc_r+0x20>
 8005ad2:	6005      	str	r5, [r0, #0]
 8005ad4:	e7d6      	b.n	8005a84 <_malloc_r+0xa8>
 8005ad6:	bf00      	nop
 8005ad8:	2000041c 	.word	0x2000041c

08005adc <__sflush_r>:
 8005adc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005ae0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ae4:	0716      	lsls	r6, r2, #28
 8005ae6:	4605      	mov	r5, r0
 8005ae8:	460c      	mov	r4, r1
 8005aea:	d454      	bmi.n	8005b96 <__sflush_r+0xba>
 8005aec:	684b      	ldr	r3, [r1, #4]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	dc02      	bgt.n	8005af8 <__sflush_r+0x1c>
 8005af2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	dd48      	ble.n	8005b8a <__sflush_r+0xae>
 8005af8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005afa:	2e00      	cmp	r6, #0
 8005afc:	d045      	beq.n	8005b8a <__sflush_r+0xae>
 8005afe:	2300      	movs	r3, #0
 8005b00:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005b04:	682f      	ldr	r7, [r5, #0]
 8005b06:	6a21      	ldr	r1, [r4, #32]
 8005b08:	602b      	str	r3, [r5, #0]
 8005b0a:	d030      	beq.n	8005b6e <__sflush_r+0x92>
 8005b0c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005b0e:	89a3      	ldrh	r3, [r4, #12]
 8005b10:	0759      	lsls	r1, r3, #29
 8005b12:	d505      	bpl.n	8005b20 <__sflush_r+0x44>
 8005b14:	6863      	ldr	r3, [r4, #4]
 8005b16:	1ad2      	subs	r2, r2, r3
 8005b18:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005b1a:	b10b      	cbz	r3, 8005b20 <__sflush_r+0x44>
 8005b1c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005b1e:	1ad2      	subs	r2, r2, r3
 8005b20:	2300      	movs	r3, #0
 8005b22:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005b24:	6a21      	ldr	r1, [r4, #32]
 8005b26:	4628      	mov	r0, r5
 8005b28:	47b0      	blx	r6
 8005b2a:	1c43      	adds	r3, r0, #1
 8005b2c:	89a3      	ldrh	r3, [r4, #12]
 8005b2e:	d106      	bne.n	8005b3e <__sflush_r+0x62>
 8005b30:	6829      	ldr	r1, [r5, #0]
 8005b32:	291d      	cmp	r1, #29
 8005b34:	d82b      	bhi.n	8005b8e <__sflush_r+0xb2>
 8005b36:	4a2a      	ldr	r2, [pc, #168]	@ (8005be0 <__sflush_r+0x104>)
 8005b38:	410a      	asrs	r2, r1
 8005b3a:	07d6      	lsls	r6, r2, #31
 8005b3c:	d427      	bmi.n	8005b8e <__sflush_r+0xb2>
 8005b3e:	2200      	movs	r2, #0
 8005b40:	6062      	str	r2, [r4, #4]
 8005b42:	04d9      	lsls	r1, r3, #19
 8005b44:	6922      	ldr	r2, [r4, #16]
 8005b46:	6022      	str	r2, [r4, #0]
 8005b48:	d504      	bpl.n	8005b54 <__sflush_r+0x78>
 8005b4a:	1c42      	adds	r2, r0, #1
 8005b4c:	d101      	bne.n	8005b52 <__sflush_r+0x76>
 8005b4e:	682b      	ldr	r3, [r5, #0]
 8005b50:	b903      	cbnz	r3, 8005b54 <__sflush_r+0x78>
 8005b52:	6560      	str	r0, [r4, #84]	@ 0x54
 8005b54:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005b56:	602f      	str	r7, [r5, #0]
 8005b58:	b1b9      	cbz	r1, 8005b8a <__sflush_r+0xae>
 8005b5a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005b5e:	4299      	cmp	r1, r3
 8005b60:	d002      	beq.n	8005b68 <__sflush_r+0x8c>
 8005b62:	4628      	mov	r0, r5
 8005b64:	f000 fd16 	bl	8006594 <_free_r>
 8005b68:	2300      	movs	r3, #0
 8005b6a:	6363      	str	r3, [r4, #52]	@ 0x34
 8005b6c:	e00d      	b.n	8005b8a <__sflush_r+0xae>
 8005b6e:	2301      	movs	r3, #1
 8005b70:	4628      	mov	r0, r5
 8005b72:	47b0      	blx	r6
 8005b74:	4602      	mov	r2, r0
 8005b76:	1c50      	adds	r0, r2, #1
 8005b78:	d1c9      	bne.n	8005b0e <__sflush_r+0x32>
 8005b7a:	682b      	ldr	r3, [r5, #0]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d0c6      	beq.n	8005b0e <__sflush_r+0x32>
 8005b80:	2b1d      	cmp	r3, #29
 8005b82:	d001      	beq.n	8005b88 <__sflush_r+0xac>
 8005b84:	2b16      	cmp	r3, #22
 8005b86:	d11e      	bne.n	8005bc6 <__sflush_r+0xea>
 8005b88:	602f      	str	r7, [r5, #0]
 8005b8a:	2000      	movs	r0, #0
 8005b8c:	e022      	b.n	8005bd4 <__sflush_r+0xf8>
 8005b8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005b92:	b21b      	sxth	r3, r3
 8005b94:	e01b      	b.n	8005bce <__sflush_r+0xf2>
 8005b96:	690f      	ldr	r7, [r1, #16]
 8005b98:	2f00      	cmp	r7, #0
 8005b9a:	d0f6      	beq.n	8005b8a <__sflush_r+0xae>
 8005b9c:	0793      	lsls	r3, r2, #30
 8005b9e:	680e      	ldr	r6, [r1, #0]
 8005ba0:	bf08      	it	eq
 8005ba2:	694b      	ldreq	r3, [r1, #20]
 8005ba4:	600f      	str	r7, [r1, #0]
 8005ba6:	bf18      	it	ne
 8005ba8:	2300      	movne	r3, #0
 8005baa:	eba6 0807 	sub.w	r8, r6, r7
 8005bae:	608b      	str	r3, [r1, #8]
 8005bb0:	f1b8 0f00 	cmp.w	r8, #0
 8005bb4:	dde9      	ble.n	8005b8a <__sflush_r+0xae>
 8005bb6:	6a21      	ldr	r1, [r4, #32]
 8005bb8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005bba:	4643      	mov	r3, r8
 8005bbc:	463a      	mov	r2, r7
 8005bbe:	4628      	mov	r0, r5
 8005bc0:	47b0      	blx	r6
 8005bc2:	2800      	cmp	r0, #0
 8005bc4:	dc08      	bgt.n	8005bd8 <__sflush_r+0xfc>
 8005bc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005bca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005bce:	81a3      	strh	r3, [r4, #12]
 8005bd0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005bd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005bd8:	4407      	add	r7, r0
 8005bda:	eba8 0800 	sub.w	r8, r8, r0
 8005bde:	e7e7      	b.n	8005bb0 <__sflush_r+0xd4>
 8005be0:	dfbffffe 	.word	0xdfbffffe

08005be4 <_fflush_r>:
 8005be4:	b538      	push	{r3, r4, r5, lr}
 8005be6:	690b      	ldr	r3, [r1, #16]
 8005be8:	4605      	mov	r5, r0
 8005bea:	460c      	mov	r4, r1
 8005bec:	b913      	cbnz	r3, 8005bf4 <_fflush_r+0x10>
 8005bee:	2500      	movs	r5, #0
 8005bf0:	4628      	mov	r0, r5
 8005bf2:	bd38      	pop	{r3, r4, r5, pc}
 8005bf4:	b118      	cbz	r0, 8005bfe <_fflush_r+0x1a>
 8005bf6:	6a03      	ldr	r3, [r0, #32]
 8005bf8:	b90b      	cbnz	r3, 8005bfe <_fflush_r+0x1a>
 8005bfa:	f7fe feaf 	bl	800495c <__sinit>
 8005bfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d0f3      	beq.n	8005bee <_fflush_r+0xa>
 8005c06:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005c08:	07d0      	lsls	r0, r2, #31
 8005c0a:	d404      	bmi.n	8005c16 <_fflush_r+0x32>
 8005c0c:	0599      	lsls	r1, r3, #22
 8005c0e:	d402      	bmi.n	8005c16 <_fflush_r+0x32>
 8005c10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005c12:	f7fe ff10 	bl	8004a36 <__retarget_lock_acquire_recursive>
 8005c16:	4628      	mov	r0, r5
 8005c18:	4621      	mov	r1, r4
 8005c1a:	f7ff ff5f 	bl	8005adc <__sflush_r>
 8005c1e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005c20:	07da      	lsls	r2, r3, #31
 8005c22:	4605      	mov	r5, r0
 8005c24:	d4e4      	bmi.n	8005bf0 <_fflush_r+0xc>
 8005c26:	89a3      	ldrh	r3, [r4, #12]
 8005c28:	059b      	lsls	r3, r3, #22
 8005c2a:	d4e1      	bmi.n	8005bf0 <_fflush_r+0xc>
 8005c2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005c2e:	f7fe ff03 	bl	8004a38 <__retarget_lock_release_recursive>
 8005c32:	e7dd      	b.n	8005bf0 <_fflush_r+0xc>

08005c34 <__malloc_lock>:
 8005c34:	4801      	ldr	r0, [pc, #4]	@ (8005c3c <__malloc_lock+0x8>)
 8005c36:	f7fe befe 	b.w	8004a36 <__retarget_lock_acquire_recursive>
 8005c3a:	bf00      	nop
 8005c3c:	20000414 	.word	0x20000414

08005c40 <__malloc_unlock>:
 8005c40:	4801      	ldr	r0, [pc, #4]	@ (8005c48 <__malloc_unlock+0x8>)
 8005c42:	f7fe bef9 	b.w	8004a38 <__retarget_lock_release_recursive>
 8005c46:	bf00      	nop
 8005c48:	20000414 	.word	0x20000414

08005c4c <_Balloc>:
 8005c4c:	b570      	push	{r4, r5, r6, lr}
 8005c4e:	69c6      	ldr	r6, [r0, #28]
 8005c50:	4604      	mov	r4, r0
 8005c52:	460d      	mov	r5, r1
 8005c54:	b976      	cbnz	r6, 8005c74 <_Balloc+0x28>
 8005c56:	2010      	movs	r0, #16
 8005c58:	f7ff fe96 	bl	8005988 <malloc>
 8005c5c:	4602      	mov	r2, r0
 8005c5e:	61e0      	str	r0, [r4, #28]
 8005c60:	b920      	cbnz	r0, 8005c6c <_Balloc+0x20>
 8005c62:	4b18      	ldr	r3, [pc, #96]	@ (8005cc4 <_Balloc+0x78>)
 8005c64:	4818      	ldr	r0, [pc, #96]	@ (8005cc8 <_Balloc+0x7c>)
 8005c66:	216b      	movs	r1, #107	@ 0x6b
 8005c68:	f000 fc62 	bl	8006530 <__assert_func>
 8005c6c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005c70:	6006      	str	r6, [r0, #0]
 8005c72:	60c6      	str	r6, [r0, #12]
 8005c74:	69e6      	ldr	r6, [r4, #28]
 8005c76:	68f3      	ldr	r3, [r6, #12]
 8005c78:	b183      	cbz	r3, 8005c9c <_Balloc+0x50>
 8005c7a:	69e3      	ldr	r3, [r4, #28]
 8005c7c:	68db      	ldr	r3, [r3, #12]
 8005c7e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005c82:	b9b8      	cbnz	r0, 8005cb4 <_Balloc+0x68>
 8005c84:	2101      	movs	r1, #1
 8005c86:	fa01 f605 	lsl.w	r6, r1, r5
 8005c8a:	1d72      	adds	r2, r6, #5
 8005c8c:	0092      	lsls	r2, r2, #2
 8005c8e:	4620      	mov	r0, r4
 8005c90:	f000 fc6c 	bl	800656c <_calloc_r>
 8005c94:	b160      	cbz	r0, 8005cb0 <_Balloc+0x64>
 8005c96:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005c9a:	e00e      	b.n	8005cba <_Balloc+0x6e>
 8005c9c:	2221      	movs	r2, #33	@ 0x21
 8005c9e:	2104      	movs	r1, #4
 8005ca0:	4620      	mov	r0, r4
 8005ca2:	f000 fc63 	bl	800656c <_calloc_r>
 8005ca6:	69e3      	ldr	r3, [r4, #28]
 8005ca8:	60f0      	str	r0, [r6, #12]
 8005caa:	68db      	ldr	r3, [r3, #12]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d1e4      	bne.n	8005c7a <_Balloc+0x2e>
 8005cb0:	2000      	movs	r0, #0
 8005cb2:	bd70      	pop	{r4, r5, r6, pc}
 8005cb4:	6802      	ldr	r2, [r0, #0]
 8005cb6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005cba:	2300      	movs	r3, #0
 8005cbc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005cc0:	e7f7      	b.n	8005cb2 <_Balloc+0x66>
 8005cc2:	bf00      	nop
 8005cc4:	08006c61 	.word	0x08006c61
 8005cc8:	08006cf2 	.word	0x08006cf2

08005ccc <_Bfree>:
 8005ccc:	b570      	push	{r4, r5, r6, lr}
 8005cce:	69c6      	ldr	r6, [r0, #28]
 8005cd0:	4605      	mov	r5, r0
 8005cd2:	460c      	mov	r4, r1
 8005cd4:	b976      	cbnz	r6, 8005cf4 <_Bfree+0x28>
 8005cd6:	2010      	movs	r0, #16
 8005cd8:	f7ff fe56 	bl	8005988 <malloc>
 8005cdc:	4602      	mov	r2, r0
 8005cde:	61e8      	str	r0, [r5, #28]
 8005ce0:	b920      	cbnz	r0, 8005cec <_Bfree+0x20>
 8005ce2:	4b09      	ldr	r3, [pc, #36]	@ (8005d08 <_Bfree+0x3c>)
 8005ce4:	4809      	ldr	r0, [pc, #36]	@ (8005d0c <_Bfree+0x40>)
 8005ce6:	218f      	movs	r1, #143	@ 0x8f
 8005ce8:	f000 fc22 	bl	8006530 <__assert_func>
 8005cec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005cf0:	6006      	str	r6, [r0, #0]
 8005cf2:	60c6      	str	r6, [r0, #12]
 8005cf4:	b13c      	cbz	r4, 8005d06 <_Bfree+0x3a>
 8005cf6:	69eb      	ldr	r3, [r5, #28]
 8005cf8:	6862      	ldr	r2, [r4, #4]
 8005cfa:	68db      	ldr	r3, [r3, #12]
 8005cfc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005d00:	6021      	str	r1, [r4, #0]
 8005d02:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005d06:	bd70      	pop	{r4, r5, r6, pc}
 8005d08:	08006c61 	.word	0x08006c61
 8005d0c:	08006cf2 	.word	0x08006cf2

08005d10 <__multadd>:
 8005d10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d14:	690d      	ldr	r5, [r1, #16]
 8005d16:	4607      	mov	r7, r0
 8005d18:	460c      	mov	r4, r1
 8005d1a:	461e      	mov	r6, r3
 8005d1c:	f101 0c14 	add.w	ip, r1, #20
 8005d20:	2000      	movs	r0, #0
 8005d22:	f8dc 3000 	ldr.w	r3, [ip]
 8005d26:	b299      	uxth	r1, r3
 8005d28:	fb02 6101 	mla	r1, r2, r1, r6
 8005d2c:	0c1e      	lsrs	r6, r3, #16
 8005d2e:	0c0b      	lsrs	r3, r1, #16
 8005d30:	fb02 3306 	mla	r3, r2, r6, r3
 8005d34:	b289      	uxth	r1, r1
 8005d36:	3001      	adds	r0, #1
 8005d38:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005d3c:	4285      	cmp	r5, r0
 8005d3e:	f84c 1b04 	str.w	r1, [ip], #4
 8005d42:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005d46:	dcec      	bgt.n	8005d22 <__multadd+0x12>
 8005d48:	b30e      	cbz	r6, 8005d8e <__multadd+0x7e>
 8005d4a:	68a3      	ldr	r3, [r4, #8]
 8005d4c:	42ab      	cmp	r3, r5
 8005d4e:	dc19      	bgt.n	8005d84 <__multadd+0x74>
 8005d50:	6861      	ldr	r1, [r4, #4]
 8005d52:	4638      	mov	r0, r7
 8005d54:	3101      	adds	r1, #1
 8005d56:	f7ff ff79 	bl	8005c4c <_Balloc>
 8005d5a:	4680      	mov	r8, r0
 8005d5c:	b928      	cbnz	r0, 8005d6a <__multadd+0x5a>
 8005d5e:	4602      	mov	r2, r0
 8005d60:	4b0c      	ldr	r3, [pc, #48]	@ (8005d94 <__multadd+0x84>)
 8005d62:	480d      	ldr	r0, [pc, #52]	@ (8005d98 <__multadd+0x88>)
 8005d64:	21ba      	movs	r1, #186	@ 0xba
 8005d66:	f000 fbe3 	bl	8006530 <__assert_func>
 8005d6a:	6922      	ldr	r2, [r4, #16]
 8005d6c:	3202      	adds	r2, #2
 8005d6e:	f104 010c 	add.w	r1, r4, #12
 8005d72:	0092      	lsls	r2, r2, #2
 8005d74:	300c      	adds	r0, #12
 8005d76:	f000 fbcd 	bl	8006514 <memcpy>
 8005d7a:	4621      	mov	r1, r4
 8005d7c:	4638      	mov	r0, r7
 8005d7e:	f7ff ffa5 	bl	8005ccc <_Bfree>
 8005d82:	4644      	mov	r4, r8
 8005d84:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005d88:	3501      	adds	r5, #1
 8005d8a:	615e      	str	r6, [r3, #20]
 8005d8c:	6125      	str	r5, [r4, #16]
 8005d8e:	4620      	mov	r0, r4
 8005d90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d94:	08006cd0 	.word	0x08006cd0
 8005d98:	08006cf2 	.word	0x08006cf2

08005d9c <__hi0bits>:
 8005d9c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005da0:	4603      	mov	r3, r0
 8005da2:	bf36      	itet	cc
 8005da4:	0403      	lslcc	r3, r0, #16
 8005da6:	2000      	movcs	r0, #0
 8005da8:	2010      	movcc	r0, #16
 8005daa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005dae:	bf3c      	itt	cc
 8005db0:	021b      	lslcc	r3, r3, #8
 8005db2:	3008      	addcc	r0, #8
 8005db4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005db8:	bf3c      	itt	cc
 8005dba:	011b      	lslcc	r3, r3, #4
 8005dbc:	3004      	addcc	r0, #4
 8005dbe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005dc2:	bf3c      	itt	cc
 8005dc4:	009b      	lslcc	r3, r3, #2
 8005dc6:	3002      	addcc	r0, #2
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	db05      	blt.n	8005dd8 <__hi0bits+0x3c>
 8005dcc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005dd0:	f100 0001 	add.w	r0, r0, #1
 8005dd4:	bf08      	it	eq
 8005dd6:	2020      	moveq	r0, #32
 8005dd8:	4770      	bx	lr

08005dda <__lo0bits>:
 8005dda:	6803      	ldr	r3, [r0, #0]
 8005ddc:	4602      	mov	r2, r0
 8005dde:	f013 0007 	ands.w	r0, r3, #7
 8005de2:	d00b      	beq.n	8005dfc <__lo0bits+0x22>
 8005de4:	07d9      	lsls	r1, r3, #31
 8005de6:	d421      	bmi.n	8005e2c <__lo0bits+0x52>
 8005de8:	0798      	lsls	r0, r3, #30
 8005dea:	bf49      	itett	mi
 8005dec:	085b      	lsrmi	r3, r3, #1
 8005dee:	089b      	lsrpl	r3, r3, #2
 8005df0:	2001      	movmi	r0, #1
 8005df2:	6013      	strmi	r3, [r2, #0]
 8005df4:	bf5c      	itt	pl
 8005df6:	6013      	strpl	r3, [r2, #0]
 8005df8:	2002      	movpl	r0, #2
 8005dfa:	4770      	bx	lr
 8005dfc:	b299      	uxth	r1, r3
 8005dfe:	b909      	cbnz	r1, 8005e04 <__lo0bits+0x2a>
 8005e00:	0c1b      	lsrs	r3, r3, #16
 8005e02:	2010      	movs	r0, #16
 8005e04:	b2d9      	uxtb	r1, r3
 8005e06:	b909      	cbnz	r1, 8005e0c <__lo0bits+0x32>
 8005e08:	3008      	adds	r0, #8
 8005e0a:	0a1b      	lsrs	r3, r3, #8
 8005e0c:	0719      	lsls	r1, r3, #28
 8005e0e:	bf04      	itt	eq
 8005e10:	091b      	lsreq	r3, r3, #4
 8005e12:	3004      	addeq	r0, #4
 8005e14:	0799      	lsls	r1, r3, #30
 8005e16:	bf04      	itt	eq
 8005e18:	089b      	lsreq	r3, r3, #2
 8005e1a:	3002      	addeq	r0, #2
 8005e1c:	07d9      	lsls	r1, r3, #31
 8005e1e:	d403      	bmi.n	8005e28 <__lo0bits+0x4e>
 8005e20:	085b      	lsrs	r3, r3, #1
 8005e22:	f100 0001 	add.w	r0, r0, #1
 8005e26:	d003      	beq.n	8005e30 <__lo0bits+0x56>
 8005e28:	6013      	str	r3, [r2, #0]
 8005e2a:	4770      	bx	lr
 8005e2c:	2000      	movs	r0, #0
 8005e2e:	4770      	bx	lr
 8005e30:	2020      	movs	r0, #32
 8005e32:	4770      	bx	lr

08005e34 <__i2b>:
 8005e34:	b510      	push	{r4, lr}
 8005e36:	460c      	mov	r4, r1
 8005e38:	2101      	movs	r1, #1
 8005e3a:	f7ff ff07 	bl	8005c4c <_Balloc>
 8005e3e:	4602      	mov	r2, r0
 8005e40:	b928      	cbnz	r0, 8005e4e <__i2b+0x1a>
 8005e42:	4b05      	ldr	r3, [pc, #20]	@ (8005e58 <__i2b+0x24>)
 8005e44:	4805      	ldr	r0, [pc, #20]	@ (8005e5c <__i2b+0x28>)
 8005e46:	f240 1145 	movw	r1, #325	@ 0x145
 8005e4a:	f000 fb71 	bl	8006530 <__assert_func>
 8005e4e:	2301      	movs	r3, #1
 8005e50:	6144      	str	r4, [r0, #20]
 8005e52:	6103      	str	r3, [r0, #16]
 8005e54:	bd10      	pop	{r4, pc}
 8005e56:	bf00      	nop
 8005e58:	08006cd0 	.word	0x08006cd0
 8005e5c:	08006cf2 	.word	0x08006cf2

08005e60 <__multiply>:
 8005e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e64:	4614      	mov	r4, r2
 8005e66:	690a      	ldr	r2, [r1, #16]
 8005e68:	6923      	ldr	r3, [r4, #16]
 8005e6a:	429a      	cmp	r2, r3
 8005e6c:	bfa8      	it	ge
 8005e6e:	4623      	movge	r3, r4
 8005e70:	460f      	mov	r7, r1
 8005e72:	bfa4      	itt	ge
 8005e74:	460c      	movge	r4, r1
 8005e76:	461f      	movge	r7, r3
 8005e78:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8005e7c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8005e80:	68a3      	ldr	r3, [r4, #8]
 8005e82:	6861      	ldr	r1, [r4, #4]
 8005e84:	eb0a 0609 	add.w	r6, sl, r9
 8005e88:	42b3      	cmp	r3, r6
 8005e8a:	b085      	sub	sp, #20
 8005e8c:	bfb8      	it	lt
 8005e8e:	3101      	addlt	r1, #1
 8005e90:	f7ff fedc 	bl	8005c4c <_Balloc>
 8005e94:	b930      	cbnz	r0, 8005ea4 <__multiply+0x44>
 8005e96:	4602      	mov	r2, r0
 8005e98:	4b44      	ldr	r3, [pc, #272]	@ (8005fac <__multiply+0x14c>)
 8005e9a:	4845      	ldr	r0, [pc, #276]	@ (8005fb0 <__multiply+0x150>)
 8005e9c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005ea0:	f000 fb46 	bl	8006530 <__assert_func>
 8005ea4:	f100 0514 	add.w	r5, r0, #20
 8005ea8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005eac:	462b      	mov	r3, r5
 8005eae:	2200      	movs	r2, #0
 8005eb0:	4543      	cmp	r3, r8
 8005eb2:	d321      	bcc.n	8005ef8 <__multiply+0x98>
 8005eb4:	f107 0114 	add.w	r1, r7, #20
 8005eb8:	f104 0214 	add.w	r2, r4, #20
 8005ebc:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8005ec0:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8005ec4:	9302      	str	r3, [sp, #8]
 8005ec6:	1b13      	subs	r3, r2, r4
 8005ec8:	3b15      	subs	r3, #21
 8005eca:	f023 0303 	bic.w	r3, r3, #3
 8005ece:	3304      	adds	r3, #4
 8005ed0:	f104 0715 	add.w	r7, r4, #21
 8005ed4:	42ba      	cmp	r2, r7
 8005ed6:	bf38      	it	cc
 8005ed8:	2304      	movcc	r3, #4
 8005eda:	9301      	str	r3, [sp, #4]
 8005edc:	9b02      	ldr	r3, [sp, #8]
 8005ede:	9103      	str	r1, [sp, #12]
 8005ee0:	428b      	cmp	r3, r1
 8005ee2:	d80c      	bhi.n	8005efe <__multiply+0x9e>
 8005ee4:	2e00      	cmp	r6, #0
 8005ee6:	dd03      	ble.n	8005ef0 <__multiply+0x90>
 8005ee8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d05b      	beq.n	8005fa8 <__multiply+0x148>
 8005ef0:	6106      	str	r6, [r0, #16]
 8005ef2:	b005      	add	sp, #20
 8005ef4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ef8:	f843 2b04 	str.w	r2, [r3], #4
 8005efc:	e7d8      	b.n	8005eb0 <__multiply+0x50>
 8005efe:	f8b1 a000 	ldrh.w	sl, [r1]
 8005f02:	f1ba 0f00 	cmp.w	sl, #0
 8005f06:	d024      	beq.n	8005f52 <__multiply+0xf2>
 8005f08:	f104 0e14 	add.w	lr, r4, #20
 8005f0c:	46a9      	mov	r9, r5
 8005f0e:	f04f 0c00 	mov.w	ip, #0
 8005f12:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005f16:	f8d9 3000 	ldr.w	r3, [r9]
 8005f1a:	fa1f fb87 	uxth.w	fp, r7
 8005f1e:	b29b      	uxth	r3, r3
 8005f20:	fb0a 330b 	mla	r3, sl, fp, r3
 8005f24:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8005f28:	f8d9 7000 	ldr.w	r7, [r9]
 8005f2c:	4463      	add	r3, ip
 8005f2e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8005f32:	fb0a c70b 	mla	r7, sl, fp, ip
 8005f36:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8005f3a:	b29b      	uxth	r3, r3
 8005f3c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005f40:	4572      	cmp	r2, lr
 8005f42:	f849 3b04 	str.w	r3, [r9], #4
 8005f46:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8005f4a:	d8e2      	bhi.n	8005f12 <__multiply+0xb2>
 8005f4c:	9b01      	ldr	r3, [sp, #4]
 8005f4e:	f845 c003 	str.w	ip, [r5, r3]
 8005f52:	9b03      	ldr	r3, [sp, #12]
 8005f54:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005f58:	3104      	adds	r1, #4
 8005f5a:	f1b9 0f00 	cmp.w	r9, #0
 8005f5e:	d021      	beq.n	8005fa4 <__multiply+0x144>
 8005f60:	682b      	ldr	r3, [r5, #0]
 8005f62:	f104 0c14 	add.w	ip, r4, #20
 8005f66:	46ae      	mov	lr, r5
 8005f68:	f04f 0a00 	mov.w	sl, #0
 8005f6c:	f8bc b000 	ldrh.w	fp, [ip]
 8005f70:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8005f74:	fb09 770b 	mla	r7, r9, fp, r7
 8005f78:	4457      	add	r7, sl
 8005f7a:	b29b      	uxth	r3, r3
 8005f7c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005f80:	f84e 3b04 	str.w	r3, [lr], #4
 8005f84:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005f88:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005f8c:	f8be 3000 	ldrh.w	r3, [lr]
 8005f90:	fb09 330a 	mla	r3, r9, sl, r3
 8005f94:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8005f98:	4562      	cmp	r2, ip
 8005f9a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005f9e:	d8e5      	bhi.n	8005f6c <__multiply+0x10c>
 8005fa0:	9f01      	ldr	r7, [sp, #4]
 8005fa2:	51eb      	str	r3, [r5, r7]
 8005fa4:	3504      	adds	r5, #4
 8005fa6:	e799      	b.n	8005edc <__multiply+0x7c>
 8005fa8:	3e01      	subs	r6, #1
 8005faa:	e79b      	b.n	8005ee4 <__multiply+0x84>
 8005fac:	08006cd0 	.word	0x08006cd0
 8005fb0:	08006cf2 	.word	0x08006cf2

08005fb4 <__pow5mult>:
 8005fb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005fb8:	4615      	mov	r5, r2
 8005fba:	f012 0203 	ands.w	r2, r2, #3
 8005fbe:	4607      	mov	r7, r0
 8005fc0:	460e      	mov	r6, r1
 8005fc2:	d007      	beq.n	8005fd4 <__pow5mult+0x20>
 8005fc4:	4c25      	ldr	r4, [pc, #148]	@ (800605c <__pow5mult+0xa8>)
 8005fc6:	3a01      	subs	r2, #1
 8005fc8:	2300      	movs	r3, #0
 8005fca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005fce:	f7ff fe9f 	bl	8005d10 <__multadd>
 8005fd2:	4606      	mov	r6, r0
 8005fd4:	10ad      	asrs	r5, r5, #2
 8005fd6:	d03d      	beq.n	8006054 <__pow5mult+0xa0>
 8005fd8:	69fc      	ldr	r4, [r7, #28]
 8005fda:	b97c      	cbnz	r4, 8005ffc <__pow5mult+0x48>
 8005fdc:	2010      	movs	r0, #16
 8005fde:	f7ff fcd3 	bl	8005988 <malloc>
 8005fe2:	4602      	mov	r2, r0
 8005fe4:	61f8      	str	r0, [r7, #28]
 8005fe6:	b928      	cbnz	r0, 8005ff4 <__pow5mult+0x40>
 8005fe8:	4b1d      	ldr	r3, [pc, #116]	@ (8006060 <__pow5mult+0xac>)
 8005fea:	481e      	ldr	r0, [pc, #120]	@ (8006064 <__pow5mult+0xb0>)
 8005fec:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005ff0:	f000 fa9e 	bl	8006530 <__assert_func>
 8005ff4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005ff8:	6004      	str	r4, [r0, #0]
 8005ffa:	60c4      	str	r4, [r0, #12]
 8005ffc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006000:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006004:	b94c      	cbnz	r4, 800601a <__pow5mult+0x66>
 8006006:	f240 2171 	movw	r1, #625	@ 0x271
 800600a:	4638      	mov	r0, r7
 800600c:	f7ff ff12 	bl	8005e34 <__i2b>
 8006010:	2300      	movs	r3, #0
 8006012:	f8c8 0008 	str.w	r0, [r8, #8]
 8006016:	4604      	mov	r4, r0
 8006018:	6003      	str	r3, [r0, #0]
 800601a:	f04f 0900 	mov.w	r9, #0
 800601e:	07eb      	lsls	r3, r5, #31
 8006020:	d50a      	bpl.n	8006038 <__pow5mult+0x84>
 8006022:	4631      	mov	r1, r6
 8006024:	4622      	mov	r2, r4
 8006026:	4638      	mov	r0, r7
 8006028:	f7ff ff1a 	bl	8005e60 <__multiply>
 800602c:	4631      	mov	r1, r6
 800602e:	4680      	mov	r8, r0
 8006030:	4638      	mov	r0, r7
 8006032:	f7ff fe4b 	bl	8005ccc <_Bfree>
 8006036:	4646      	mov	r6, r8
 8006038:	106d      	asrs	r5, r5, #1
 800603a:	d00b      	beq.n	8006054 <__pow5mult+0xa0>
 800603c:	6820      	ldr	r0, [r4, #0]
 800603e:	b938      	cbnz	r0, 8006050 <__pow5mult+0x9c>
 8006040:	4622      	mov	r2, r4
 8006042:	4621      	mov	r1, r4
 8006044:	4638      	mov	r0, r7
 8006046:	f7ff ff0b 	bl	8005e60 <__multiply>
 800604a:	6020      	str	r0, [r4, #0]
 800604c:	f8c0 9000 	str.w	r9, [r0]
 8006050:	4604      	mov	r4, r0
 8006052:	e7e4      	b.n	800601e <__pow5mult+0x6a>
 8006054:	4630      	mov	r0, r6
 8006056:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800605a:	bf00      	nop
 800605c:	08006d4c 	.word	0x08006d4c
 8006060:	08006c61 	.word	0x08006c61
 8006064:	08006cf2 	.word	0x08006cf2

08006068 <__lshift>:
 8006068:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800606c:	460c      	mov	r4, r1
 800606e:	6849      	ldr	r1, [r1, #4]
 8006070:	6923      	ldr	r3, [r4, #16]
 8006072:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006076:	68a3      	ldr	r3, [r4, #8]
 8006078:	4607      	mov	r7, r0
 800607a:	4691      	mov	r9, r2
 800607c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006080:	f108 0601 	add.w	r6, r8, #1
 8006084:	42b3      	cmp	r3, r6
 8006086:	db0b      	blt.n	80060a0 <__lshift+0x38>
 8006088:	4638      	mov	r0, r7
 800608a:	f7ff fddf 	bl	8005c4c <_Balloc>
 800608e:	4605      	mov	r5, r0
 8006090:	b948      	cbnz	r0, 80060a6 <__lshift+0x3e>
 8006092:	4602      	mov	r2, r0
 8006094:	4b28      	ldr	r3, [pc, #160]	@ (8006138 <__lshift+0xd0>)
 8006096:	4829      	ldr	r0, [pc, #164]	@ (800613c <__lshift+0xd4>)
 8006098:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800609c:	f000 fa48 	bl	8006530 <__assert_func>
 80060a0:	3101      	adds	r1, #1
 80060a2:	005b      	lsls	r3, r3, #1
 80060a4:	e7ee      	b.n	8006084 <__lshift+0x1c>
 80060a6:	2300      	movs	r3, #0
 80060a8:	f100 0114 	add.w	r1, r0, #20
 80060ac:	f100 0210 	add.w	r2, r0, #16
 80060b0:	4618      	mov	r0, r3
 80060b2:	4553      	cmp	r3, sl
 80060b4:	db33      	blt.n	800611e <__lshift+0xb6>
 80060b6:	6920      	ldr	r0, [r4, #16]
 80060b8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80060bc:	f104 0314 	add.w	r3, r4, #20
 80060c0:	f019 091f 	ands.w	r9, r9, #31
 80060c4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80060c8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80060cc:	d02b      	beq.n	8006126 <__lshift+0xbe>
 80060ce:	f1c9 0e20 	rsb	lr, r9, #32
 80060d2:	468a      	mov	sl, r1
 80060d4:	2200      	movs	r2, #0
 80060d6:	6818      	ldr	r0, [r3, #0]
 80060d8:	fa00 f009 	lsl.w	r0, r0, r9
 80060dc:	4310      	orrs	r0, r2
 80060de:	f84a 0b04 	str.w	r0, [sl], #4
 80060e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80060e6:	459c      	cmp	ip, r3
 80060e8:	fa22 f20e 	lsr.w	r2, r2, lr
 80060ec:	d8f3      	bhi.n	80060d6 <__lshift+0x6e>
 80060ee:	ebac 0304 	sub.w	r3, ip, r4
 80060f2:	3b15      	subs	r3, #21
 80060f4:	f023 0303 	bic.w	r3, r3, #3
 80060f8:	3304      	adds	r3, #4
 80060fa:	f104 0015 	add.w	r0, r4, #21
 80060fe:	4584      	cmp	ip, r0
 8006100:	bf38      	it	cc
 8006102:	2304      	movcc	r3, #4
 8006104:	50ca      	str	r2, [r1, r3]
 8006106:	b10a      	cbz	r2, 800610c <__lshift+0xa4>
 8006108:	f108 0602 	add.w	r6, r8, #2
 800610c:	3e01      	subs	r6, #1
 800610e:	4638      	mov	r0, r7
 8006110:	612e      	str	r6, [r5, #16]
 8006112:	4621      	mov	r1, r4
 8006114:	f7ff fdda 	bl	8005ccc <_Bfree>
 8006118:	4628      	mov	r0, r5
 800611a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800611e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006122:	3301      	adds	r3, #1
 8006124:	e7c5      	b.n	80060b2 <__lshift+0x4a>
 8006126:	3904      	subs	r1, #4
 8006128:	f853 2b04 	ldr.w	r2, [r3], #4
 800612c:	f841 2f04 	str.w	r2, [r1, #4]!
 8006130:	459c      	cmp	ip, r3
 8006132:	d8f9      	bhi.n	8006128 <__lshift+0xc0>
 8006134:	e7ea      	b.n	800610c <__lshift+0xa4>
 8006136:	bf00      	nop
 8006138:	08006cd0 	.word	0x08006cd0
 800613c:	08006cf2 	.word	0x08006cf2

08006140 <__mcmp>:
 8006140:	690a      	ldr	r2, [r1, #16]
 8006142:	4603      	mov	r3, r0
 8006144:	6900      	ldr	r0, [r0, #16]
 8006146:	1a80      	subs	r0, r0, r2
 8006148:	b530      	push	{r4, r5, lr}
 800614a:	d10e      	bne.n	800616a <__mcmp+0x2a>
 800614c:	3314      	adds	r3, #20
 800614e:	3114      	adds	r1, #20
 8006150:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006154:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006158:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800615c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006160:	4295      	cmp	r5, r2
 8006162:	d003      	beq.n	800616c <__mcmp+0x2c>
 8006164:	d205      	bcs.n	8006172 <__mcmp+0x32>
 8006166:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800616a:	bd30      	pop	{r4, r5, pc}
 800616c:	42a3      	cmp	r3, r4
 800616e:	d3f3      	bcc.n	8006158 <__mcmp+0x18>
 8006170:	e7fb      	b.n	800616a <__mcmp+0x2a>
 8006172:	2001      	movs	r0, #1
 8006174:	e7f9      	b.n	800616a <__mcmp+0x2a>
	...

08006178 <__mdiff>:
 8006178:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800617c:	4689      	mov	r9, r1
 800617e:	4606      	mov	r6, r0
 8006180:	4611      	mov	r1, r2
 8006182:	4648      	mov	r0, r9
 8006184:	4614      	mov	r4, r2
 8006186:	f7ff ffdb 	bl	8006140 <__mcmp>
 800618a:	1e05      	subs	r5, r0, #0
 800618c:	d112      	bne.n	80061b4 <__mdiff+0x3c>
 800618e:	4629      	mov	r1, r5
 8006190:	4630      	mov	r0, r6
 8006192:	f7ff fd5b 	bl	8005c4c <_Balloc>
 8006196:	4602      	mov	r2, r0
 8006198:	b928      	cbnz	r0, 80061a6 <__mdiff+0x2e>
 800619a:	4b3f      	ldr	r3, [pc, #252]	@ (8006298 <__mdiff+0x120>)
 800619c:	f240 2137 	movw	r1, #567	@ 0x237
 80061a0:	483e      	ldr	r0, [pc, #248]	@ (800629c <__mdiff+0x124>)
 80061a2:	f000 f9c5 	bl	8006530 <__assert_func>
 80061a6:	2301      	movs	r3, #1
 80061a8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80061ac:	4610      	mov	r0, r2
 80061ae:	b003      	add	sp, #12
 80061b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061b4:	bfbc      	itt	lt
 80061b6:	464b      	movlt	r3, r9
 80061b8:	46a1      	movlt	r9, r4
 80061ba:	4630      	mov	r0, r6
 80061bc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80061c0:	bfba      	itte	lt
 80061c2:	461c      	movlt	r4, r3
 80061c4:	2501      	movlt	r5, #1
 80061c6:	2500      	movge	r5, #0
 80061c8:	f7ff fd40 	bl	8005c4c <_Balloc>
 80061cc:	4602      	mov	r2, r0
 80061ce:	b918      	cbnz	r0, 80061d8 <__mdiff+0x60>
 80061d0:	4b31      	ldr	r3, [pc, #196]	@ (8006298 <__mdiff+0x120>)
 80061d2:	f240 2145 	movw	r1, #581	@ 0x245
 80061d6:	e7e3      	b.n	80061a0 <__mdiff+0x28>
 80061d8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80061dc:	6926      	ldr	r6, [r4, #16]
 80061de:	60c5      	str	r5, [r0, #12]
 80061e0:	f109 0310 	add.w	r3, r9, #16
 80061e4:	f109 0514 	add.w	r5, r9, #20
 80061e8:	f104 0e14 	add.w	lr, r4, #20
 80061ec:	f100 0b14 	add.w	fp, r0, #20
 80061f0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80061f4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80061f8:	9301      	str	r3, [sp, #4]
 80061fa:	46d9      	mov	r9, fp
 80061fc:	f04f 0c00 	mov.w	ip, #0
 8006200:	9b01      	ldr	r3, [sp, #4]
 8006202:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006206:	f853 af04 	ldr.w	sl, [r3, #4]!
 800620a:	9301      	str	r3, [sp, #4]
 800620c:	fa1f f38a 	uxth.w	r3, sl
 8006210:	4619      	mov	r1, r3
 8006212:	b283      	uxth	r3, r0
 8006214:	1acb      	subs	r3, r1, r3
 8006216:	0c00      	lsrs	r0, r0, #16
 8006218:	4463      	add	r3, ip
 800621a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800621e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006222:	b29b      	uxth	r3, r3
 8006224:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006228:	4576      	cmp	r6, lr
 800622a:	f849 3b04 	str.w	r3, [r9], #4
 800622e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006232:	d8e5      	bhi.n	8006200 <__mdiff+0x88>
 8006234:	1b33      	subs	r3, r6, r4
 8006236:	3b15      	subs	r3, #21
 8006238:	f023 0303 	bic.w	r3, r3, #3
 800623c:	3415      	adds	r4, #21
 800623e:	3304      	adds	r3, #4
 8006240:	42a6      	cmp	r6, r4
 8006242:	bf38      	it	cc
 8006244:	2304      	movcc	r3, #4
 8006246:	441d      	add	r5, r3
 8006248:	445b      	add	r3, fp
 800624a:	461e      	mov	r6, r3
 800624c:	462c      	mov	r4, r5
 800624e:	4544      	cmp	r4, r8
 8006250:	d30e      	bcc.n	8006270 <__mdiff+0xf8>
 8006252:	f108 0103 	add.w	r1, r8, #3
 8006256:	1b49      	subs	r1, r1, r5
 8006258:	f021 0103 	bic.w	r1, r1, #3
 800625c:	3d03      	subs	r5, #3
 800625e:	45a8      	cmp	r8, r5
 8006260:	bf38      	it	cc
 8006262:	2100      	movcc	r1, #0
 8006264:	440b      	add	r3, r1
 8006266:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800626a:	b191      	cbz	r1, 8006292 <__mdiff+0x11a>
 800626c:	6117      	str	r7, [r2, #16]
 800626e:	e79d      	b.n	80061ac <__mdiff+0x34>
 8006270:	f854 1b04 	ldr.w	r1, [r4], #4
 8006274:	46e6      	mov	lr, ip
 8006276:	0c08      	lsrs	r0, r1, #16
 8006278:	fa1c fc81 	uxtah	ip, ip, r1
 800627c:	4471      	add	r1, lr
 800627e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006282:	b289      	uxth	r1, r1
 8006284:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006288:	f846 1b04 	str.w	r1, [r6], #4
 800628c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006290:	e7dd      	b.n	800624e <__mdiff+0xd6>
 8006292:	3f01      	subs	r7, #1
 8006294:	e7e7      	b.n	8006266 <__mdiff+0xee>
 8006296:	bf00      	nop
 8006298:	08006cd0 	.word	0x08006cd0
 800629c:	08006cf2 	.word	0x08006cf2

080062a0 <__d2b>:
 80062a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80062a4:	460f      	mov	r7, r1
 80062a6:	2101      	movs	r1, #1
 80062a8:	ec59 8b10 	vmov	r8, r9, d0
 80062ac:	4616      	mov	r6, r2
 80062ae:	f7ff fccd 	bl	8005c4c <_Balloc>
 80062b2:	4604      	mov	r4, r0
 80062b4:	b930      	cbnz	r0, 80062c4 <__d2b+0x24>
 80062b6:	4602      	mov	r2, r0
 80062b8:	4b23      	ldr	r3, [pc, #140]	@ (8006348 <__d2b+0xa8>)
 80062ba:	4824      	ldr	r0, [pc, #144]	@ (800634c <__d2b+0xac>)
 80062bc:	f240 310f 	movw	r1, #783	@ 0x30f
 80062c0:	f000 f936 	bl	8006530 <__assert_func>
 80062c4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80062c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80062cc:	b10d      	cbz	r5, 80062d2 <__d2b+0x32>
 80062ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80062d2:	9301      	str	r3, [sp, #4]
 80062d4:	f1b8 0300 	subs.w	r3, r8, #0
 80062d8:	d023      	beq.n	8006322 <__d2b+0x82>
 80062da:	4668      	mov	r0, sp
 80062dc:	9300      	str	r3, [sp, #0]
 80062de:	f7ff fd7c 	bl	8005dda <__lo0bits>
 80062e2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80062e6:	b1d0      	cbz	r0, 800631e <__d2b+0x7e>
 80062e8:	f1c0 0320 	rsb	r3, r0, #32
 80062ec:	fa02 f303 	lsl.w	r3, r2, r3
 80062f0:	430b      	orrs	r3, r1
 80062f2:	40c2      	lsrs	r2, r0
 80062f4:	6163      	str	r3, [r4, #20]
 80062f6:	9201      	str	r2, [sp, #4]
 80062f8:	9b01      	ldr	r3, [sp, #4]
 80062fa:	61a3      	str	r3, [r4, #24]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	bf0c      	ite	eq
 8006300:	2201      	moveq	r2, #1
 8006302:	2202      	movne	r2, #2
 8006304:	6122      	str	r2, [r4, #16]
 8006306:	b1a5      	cbz	r5, 8006332 <__d2b+0x92>
 8006308:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800630c:	4405      	add	r5, r0
 800630e:	603d      	str	r5, [r7, #0]
 8006310:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006314:	6030      	str	r0, [r6, #0]
 8006316:	4620      	mov	r0, r4
 8006318:	b003      	add	sp, #12
 800631a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800631e:	6161      	str	r1, [r4, #20]
 8006320:	e7ea      	b.n	80062f8 <__d2b+0x58>
 8006322:	a801      	add	r0, sp, #4
 8006324:	f7ff fd59 	bl	8005dda <__lo0bits>
 8006328:	9b01      	ldr	r3, [sp, #4]
 800632a:	6163      	str	r3, [r4, #20]
 800632c:	3020      	adds	r0, #32
 800632e:	2201      	movs	r2, #1
 8006330:	e7e8      	b.n	8006304 <__d2b+0x64>
 8006332:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006336:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800633a:	6038      	str	r0, [r7, #0]
 800633c:	6918      	ldr	r0, [r3, #16]
 800633e:	f7ff fd2d 	bl	8005d9c <__hi0bits>
 8006342:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006346:	e7e5      	b.n	8006314 <__d2b+0x74>
 8006348:	08006cd0 	.word	0x08006cd0
 800634c:	08006cf2 	.word	0x08006cf2

08006350 <__sread>:
 8006350:	b510      	push	{r4, lr}
 8006352:	460c      	mov	r4, r1
 8006354:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006358:	f000 f8a8 	bl	80064ac <_read_r>
 800635c:	2800      	cmp	r0, #0
 800635e:	bfab      	itete	ge
 8006360:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006362:	89a3      	ldrhlt	r3, [r4, #12]
 8006364:	181b      	addge	r3, r3, r0
 8006366:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800636a:	bfac      	ite	ge
 800636c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800636e:	81a3      	strhlt	r3, [r4, #12]
 8006370:	bd10      	pop	{r4, pc}

08006372 <__swrite>:
 8006372:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006376:	461f      	mov	r7, r3
 8006378:	898b      	ldrh	r3, [r1, #12]
 800637a:	05db      	lsls	r3, r3, #23
 800637c:	4605      	mov	r5, r0
 800637e:	460c      	mov	r4, r1
 8006380:	4616      	mov	r6, r2
 8006382:	d505      	bpl.n	8006390 <__swrite+0x1e>
 8006384:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006388:	2302      	movs	r3, #2
 800638a:	2200      	movs	r2, #0
 800638c:	f000 f87c 	bl	8006488 <_lseek_r>
 8006390:	89a3      	ldrh	r3, [r4, #12]
 8006392:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006396:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800639a:	81a3      	strh	r3, [r4, #12]
 800639c:	4632      	mov	r2, r6
 800639e:	463b      	mov	r3, r7
 80063a0:	4628      	mov	r0, r5
 80063a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80063a6:	f000 b8a3 	b.w	80064f0 <_write_r>

080063aa <__sseek>:
 80063aa:	b510      	push	{r4, lr}
 80063ac:	460c      	mov	r4, r1
 80063ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063b2:	f000 f869 	bl	8006488 <_lseek_r>
 80063b6:	1c43      	adds	r3, r0, #1
 80063b8:	89a3      	ldrh	r3, [r4, #12]
 80063ba:	bf15      	itete	ne
 80063bc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80063be:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80063c2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80063c6:	81a3      	strheq	r3, [r4, #12]
 80063c8:	bf18      	it	ne
 80063ca:	81a3      	strhne	r3, [r4, #12]
 80063cc:	bd10      	pop	{r4, pc}

080063ce <__sclose>:
 80063ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063d2:	f000 b849 	b.w	8006468 <_close_r>

080063d6 <_realloc_r>:
 80063d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063da:	4680      	mov	r8, r0
 80063dc:	4615      	mov	r5, r2
 80063de:	460c      	mov	r4, r1
 80063e0:	b921      	cbnz	r1, 80063ec <_realloc_r+0x16>
 80063e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80063e6:	4611      	mov	r1, r2
 80063e8:	f7ff baf8 	b.w	80059dc <_malloc_r>
 80063ec:	b92a      	cbnz	r2, 80063fa <_realloc_r+0x24>
 80063ee:	f000 f8d1 	bl	8006594 <_free_r>
 80063f2:	2400      	movs	r4, #0
 80063f4:	4620      	mov	r0, r4
 80063f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80063fa:	f000 f927 	bl	800664c <_malloc_usable_size_r>
 80063fe:	4285      	cmp	r5, r0
 8006400:	4606      	mov	r6, r0
 8006402:	d802      	bhi.n	800640a <_realloc_r+0x34>
 8006404:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006408:	d8f4      	bhi.n	80063f4 <_realloc_r+0x1e>
 800640a:	4629      	mov	r1, r5
 800640c:	4640      	mov	r0, r8
 800640e:	f7ff fae5 	bl	80059dc <_malloc_r>
 8006412:	4607      	mov	r7, r0
 8006414:	2800      	cmp	r0, #0
 8006416:	d0ec      	beq.n	80063f2 <_realloc_r+0x1c>
 8006418:	42b5      	cmp	r5, r6
 800641a:	462a      	mov	r2, r5
 800641c:	4621      	mov	r1, r4
 800641e:	bf28      	it	cs
 8006420:	4632      	movcs	r2, r6
 8006422:	f000 f877 	bl	8006514 <memcpy>
 8006426:	4621      	mov	r1, r4
 8006428:	4640      	mov	r0, r8
 800642a:	f000 f8b3 	bl	8006594 <_free_r>
 800642e:	463c      	mov	r4, r7
 8006430:	e7e0      	b.n	80063f4 <_realloc_r+0x1e>

08006432 <memmove>:
 8006432:	4288      	cmp	r0, r1
 8006434:	b510      	push	{r4, lr}
 8006436:	eb01 0402 	add.w	r4, r1, r2
 800643a:	d902      	bls.n	8006442 <memmove+0x10>
 800643c:	4284      	cmp	r4, r0
 800643e:	4623      	mov	r3, r4
 8006440:	d807      	bhi.n	8006452 <memmove+0x20>
 8006442:	1e43      	subs	r3, r0, #1
 8006444:	42a1      	cmp	r1, r4
 8006446:	d008      	beq.n	800645a <memmove+0x28>
 8006448:	f811 2b01 	ldrb.w	r2, [r1], #1
 800644c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006450:	e7f8      	b.n	8006444 <memmove+0x12>
 8006452:	4402      	add	r2, r0
 8006454:	4601      	mov	r1, r0
 8006456:	428a      	cmp	r2, r1
 8006458:	d100      	bne.n	800645c <memmove+0x2a>
 800645a:	bd10      	pop	{r4, pc}
 800645c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006460:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006464:	e7f7      	b.n	8006456 <memmove+0x24>
	...

08006468 <_close_r>:
 8006468:	b538      	push	{r3, r4, r5, lr}
 800646a:	4d06      	ldr	r5, [pc, #24]	@ (8006484 <_close_r+0x1c>)
 800646c:	2300      	movs	r3, #0
 800646e:	4604      	mov	r4, r0
 8006470:	4608      	mov	r0, r1
 8006472:	602b      	str	r3, [r5, #0]
 8006474:	f7fb f9cd 	bl	8001812 <_close>
 8006478:	1c43      	adds	r3, r0, #1
 800647a:	d102      	bne.n	8006482 <_close_r+0x1a>
 800647c:	682b      	ldr	r3, [r5, #0]
 800647e:	b103      	cbz	r3, 8006482 <_close_r+0x1a>
 8006480:	6023      	str	r3, [r4, #0]
 8006482:	bd38      	pop	{r3, r4, r5, pc}
 8006484:	20000420 	.word	0x20000420

08006488 <_lseek_r>:
 8006488:	b538      	push	{r3, r4, r5, lr}
 800648a:	4d07      	ldr	r5, [pc, #28]	@ (80064a8 <_lseek_r+0x20>)
 800648c:	4604      	mov	r4, r0
 800648e:	4608      	mov	r0, r1
 8006490:	4611      	mov	r1, r2
 8006492:	2200      	movs	r2, #0
 8006494:	602a      	str	r2, [r5, #0]
 8006496:	461a      	mov	r2, r3
 8006498:	f7fb f9e2 	bl	8001860 <_lseek>
 800649c:	1c43      	adds	r3, r0, #1
 800649e:	d102      	bne.n	80064a6 <_lseek_r+0x1e>
 80064a0:	682b      	ldr	r3, [r5, #0]
 80064a2:	b103      	cbz	r3, 80064a6 <_lseek_r+0x1e>
 80064a4:	6023      	str	r3, [r4, #0]
 80064a6:	bd38      	pop	{r3, r4, r5, pc}
 80064a8:	20000420 	.word	0x20000420

080064ac <_read_r>:
 80064ac:	b538      	push	{r3, r4, r5, lr}
 80064ae:	4d07      	ldr	r5, [pc, #28]	@ (80064cc <_read_r+0x20>)
 80064b0:	4604      	mov	r4, r0
 80064b2:	4608      	mov	r0, r1
 80064b4:	4611      	mov	r1, r2
 80064b6:	2200      	movs	r2, #0
 80064b8:	602a      	str	r2, [r5, #0]
 80064ba:	461a      	mov	r2, r3
 80064bc:	f7fb f970 	bl	80017a0 <_read>
 80064c0:	1c43      	adds	r3, r0, #1
 80064c2:	d102      	bne.n	80064ca <_read_r+0x1e>
 80064c4:	682b      	ldr	r3, [r5, #0]
 80064c6:	b103      	cbz	r3, 80064ca <_read_r+0x1e>
 80064c8:	6023      	str	r3, [r4, #0]
 80064ca:	bd38      	pop	{r3, r4, r5, pc}
 80064cc:	20000420 	.word	0x20000420

080064d0 <_sbrk_r>:
 80064d0:	b538      	push	{r3, r4, r5, lr}
 80064d2:	4d06      	ldr	r5, [pc, #24]	@ (80064ec <_sbrk_r+0x1c>)
 80064d4:	2300      	movs	r3, #0
 80064d6:	4604      	mov	r4, r0
 80064d8:	4608      	mov	r0, r1
 80064da:	602b      	str	r3, [r5, #0]
 80064dc:	f7fb f9ce 	bl	800187c <_sbrk>
 80064e0:	1c43      	adds	r3, r0, #1
 80064e2:	d102      	bne.n	80064ea <_sbrk_r+0x1a>
 80064e4:	682b      	ldr	r3, [r5, #0]
 80064e6:	b103      	cbz	r3, 80064ea <_sbrk_r+0x1a>
 80064e8:	6023      	str	r3, [r4, #0]
 80064ea:	bd38      	pop	{r3, r4, r5, pc}
 80064ec:	20000420 	.word	0x20000420

080064f0 <_write_r>:
 80064f0:	b538      	push	{r3, r4, r5, lr}
 80064f2:	4d07      	ldr	r5, [pc, #28]	@ (8006510 <_write_r+0x20>)
 80064f4:	4604      	mov	r4, r0
 80064f6:	4608      	mov	r0, r1
 80064f8:	4611      	mov	r1, r2
 80064fa:	2200      	movs	r2, #0
 80064fc:	602a      	str	r2, [r5, #0]
 80064fe:	461a      	mov	r2, r3
 8006500:	f7fb f96b 	bl	80017da <_write>
 8006504:	1c43      	adds	r3, r0, #1
 8006506:	d102      	bne.n	800650e <_write_r+0x1e>
 8006508:	682b      	ldr	r3, [r5, #0]
 800650a:	b103      	cbz	r3, 800650e <_write_r+0x1e>
 800650c:	6023      	str	r3, [r4, #0]
 800650e:	bd38      	pop	{r3, r4, r5, pc}
 8006510:	20000420 	.word	0x20000420

08006514 <memcpy>:
 8006514:	440a      	add	r2, r1
 8006516:	4291      	cmp	r1, r2
 8006518:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800651c:	d100      	bne.n	8006520 <memcpy+0xc>
 800651e:	4770      	bx	lr
 8006520:	b510      	push	{r4, lr}
 8006522:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006526:	f803 4f01 	strb.w	r4, [r3, #1]!
 800652a:	4291      	cmp	r1, r2
 800652c:	d1f9      	bne.n	8006522 <memcpy+0xe>
 800652e:	bd10      	pop	{r4, pc}

08006530 <__assert_func>:
 8006530:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006532:	4614      	mov	r4, r2
 8006534:	461a      	mov	r2, r3
 8006536:	4b09      	ldr	r3, [pc, #36]	@ (800655c <__assert_func+0x2c>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	4605      	mov	r5, r0
 800653c:	68d8      	ldr	r0, [r3, #12]
 800653e:	b954      	cbnz	r4, 8006556 <__assert_func+0x26>
 8006540:	4b07      	ldr	r3, [pc, #28]	@ (8006560 <__assert_func+0x30>)
 8006542:	461c      	mov	r4, r3
 8006544:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006548:	9100      	str	r1, [sp, #0]
 800654a:	462b      	mov	r3, r5
 800654c:	4905      	ldr	r1, [pc, #20]	@ (8006564 <__assert_func+0x34>)
 800654e:	f000 f885 	bl	800665c <fiprintf>
 8006552:	f000 f8a2 	bl	800669a <abort>
 8006556:	4b04      	ldr	r3, [pc, #16]	@ (8006568 <__assert_func+0x38>)
 8006558:	e7f4      	b.n	8006544 <__assert_func+0x14>
 800655a:	bf00      	nop
 800655c:	20000020 	.word	0x20000020
 8006560:	08006f8e 	.word	0x08006f8e
 8006564:	08006f60 	.word	0x08006f60
 8006568:	08006f53 	.word	0x08006f53

0800656c <_calloc_r>:
 800656c:	b570      	push	{r4, r5, r6, lr}
 800656e:	fba1 5402 	umull	r5, r4, r1, r2
 8006572:	b93c      	cbnz	r4, 8006584 <_calloc_r+0x18>
 8006574:	4629      	mov	r1, r5
 8006576:	f7ff fa31 	bl	80059dc <_malloc_r>
 800657a:	4606      	mov	r6, r0
 800657c:	b928      	cbnz	r0, 800658a <_calloc_r+0x1e>
 800657e:	2600      	movs	r6, #0
 8006580:	4630      	mov	r0, r6
 8006582:	bd70      	pop	{r4, r5, r6, pc}
 8006584:	220c      	movs	r2, #12
 8006586:	6002      	str	r2, [r0, #0]
 8006588:	e7f9      	b.n	800657e <_calloc_r+0x12>
 800658a:	462a      	mov	r2, r5
 800658c:	4621      	mov	r1, r4
 800658e:	f7fe fa1b 	bl	80049c8 <memset>
 8006592:	e7f5      	b.n	8006580 <_calloc_r+0x14>

08006594 <_free_r>:
 8006594:	b538      	push	{r3, r4, r5, lr}
 8006596:	4605      	mov	r5, r0
 8006598:	2900      	cmp	r1, #0
 800659a:	d041      	beq.n	8006620 <_free_r+0x8c>
 800659c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80065a0:	1f0c      	subs	r4, r1, #4
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	bfb8      	it	lt
 80065a6:	18e4      	addlt	r4, r4, r3
 80065a8:	f7ff fb44 	bl	8005c34 <__malloc_lock>
 80065ac:	4a1d      	ldr	r2, [pc, #116]	@ (8006624 <_free_r+0x90>)
 80065ae:	6813      	ldr	r3, [r2, #0]
 80065b0:	b933      	cbnz	r3, 80065c0 <_free_r+0x2c>
 80065b2:	6063      	str	r3, [r4, #4]
 80065b4:	6014      	str	r4, [r2, #0]
 80065b6:	4628      	mov	r0, r5
 80065b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80065bc:	f7ff bb40 	b.w	8005c40 <__malloc_unlock>
 80065c0:	42a3      	cmp	r3, r4
 80065c2:	d908      	bls.n	80065d6 <_free_r+0x42>
 80065c4:	6820      	ldr	r0, [r4, #0]
 80065c6:	1821      	adds	r1, r4, r0
 80065c8:	428b      	cmp	r3, r1
 80065ca:	bf01      	itttt	eq
 80065cc:	6819      	ldreq	r1, [r3, #0]
 80065ce:	685b      	ldreq	r3, [r3, #4]
 80065d0:	1809      	addeq	r1, r1, r0
 80065d2:	6021      	streq	r1, [r4, #0]
 80065d4:	e7ed      	b.n	80065b2 <_free_r+0x1e>
 80065d6:	461a      	mov	r2, r3
 80065d8:	685b      	ldr	r3, [r3, #4]
 80065da:	b10b      	cbz	r3, 80065e0 <_free_r+0x4c>
 80065dc:	42a3      	cmp	r3, r4
 80065de:	d9fa      	bls.n	80065d6 <_free_r+0x42>
 80065e0:	6811      	ldr	r1, [r2, #0]
 80065e2:	1850      	adds	r0, r2, r1
 80065e4:	42a0      	cmp	r0, r4
 80065e6:	d10b      	bne.n	8006600 <_free_r+0x6c>
 80065e8:	6820      	ldr	r0, [r4, #0]
 80065ea:	4401      	add	r1, r0
 80065ec:	1850      	adds	r0, r2, r1
 80065ee:	4283      	cmp	r3, r0
 80065f0:	6011      	str	r1, [r2, #0]
 80065f2:	d1e0      	bne.n	80065b6 <_free_r+0x22>
 80065f4:	6818      	ldr	r0, [r3, #0]
 80065f6:	685b      	ldr	r3, [r3, #4]
 80065f8:	6053      	str	r3, [r2, #4]
 80065fa:	4408      	add	r0, r1
 80065fc:	6010      	str	r0, [r2, #0]
 80065fe:	e7da      	b.n	80065b6 <_free_r+0x22>
 8006600:	d902      	bls.n	8006608 <_free_r+0x74>
 8006602:	230c      	movs	r3, #12
 8006604:	602b      	str	r3, [r5, #0]
 8006606:	e7d6      	b.n	80065b6 <_free_r+0x22>
 8006608:	6820      	ldr	r0, [r4, #0]
 800660a:	1821      	adds	r1, r4, r0
 800660c:	428b      	cmp	r3, r1
 800660e:	bf04      	itt	eq
 8006610:	6819      	ldreq	r1, [r3, #0]
 8006612:	685b      	ldreq	r3, [r3, #4]
 8006614:	6063      	str	r3, [r4, #4]
 8006616:	bf04      	itt	eq
 8006618:	1809      	addeq	r1, r1, r0
 800661a:	6021      	streq	r1, [r4, #0]
 800661c:	6054      	str	r4, [r2, #4]
 800661e:	e7ca      	b.n	80065b6 <_free_r+0x22>
 8006620:	bd38      	pop	{r3, r4, r5, pc}
 8006622:	bf00      	nop
 8006624:	2000041c 	.word	0x2000041c

08006628 <__ascii_mbtowc>:
 8006628:	b082      	sub	sp, #8
 800662a:	b901      	cbnz	r1, 800662e <__ascii_mbtowc+0x6>
 800662c:	a901      	add	r1, sp, #4
 800662e:	b142      	cbz	r2, 8006642 <__ascii_mbtowc+0x1a>
 8006630:	b14b      	cbz	r3, 8006646 <__ascii_mbtowc+0x1e>
 8006632:	7813      	ldrb	r3, [r2, #0]
 8006634:	600b      	str	r3, [r1, #0]
 8006636:	7812      	ldrb	r2, [r2, #0]
 8006638:	1e10      	subs	r0, r2, #0
 800663a:	bf18      	it	ne
 800663c:	2001      	movne	r0, #1
 800663e:	b002      	add	sp, #8
 8006640:	4770      	bx	lr
 8006642:	4610      	mov	r0, r2
 8006644:	e7fb      	b.n	800663e <__ascii_mbtowc+0x16>
 8006646:	f06f 0001 	mvn.w	r0, #1
 800664a:	e7f8      	b.n	800663e <__ascii_mbtowc+0x16>

0800664c <_malloc_usable_size_r>:
 800664c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006650:	1f18      	subs	r0, r3, #4
 8006652:	2b00      	cmp	r3, #0
 8006654:	bfbc      	itt	lt
 8006656:	580b      	ldrlt	r3, [r1, r0]
 8006658:	18c0      	addlt	r0, r0, r3
 800665a:	4770      	bx	lr

0800665c <fiprintf>:
 800665c:	b40e      	push	{r1, r2, r3}
 800665e:	b503      	push	{r0, r1, lr}
 8006660:	4601      	mov	r1, r0
 8006662:	ab03      	add	r3, sp, #12
 8006664:	4805      	ldr	r0, [pc, #20]	@ (800667c <fiprintf+0x20>)
 8006666:	f853 2b04 	ldr.w	r2, [r3], #4
 800666a:	6800      	ldr	r0, [r0, #0]
 800666c:	9301      	str	r3, [sp, #4]
 800666e:	f000 f845 	bl	80066fc <_vfiprintf_r>
 8006672:	b002      	add	sp, #8
 8006674:	f85d eb04 	ldr.w	lr, [sp], #4
 8006678:	b003      	add	sp, #12
 800667a:	4770      	bx	lr
 800667c:	20000020 	.word	0x20000020

08006680 <__ascii_wctomb>:
 8006680:	4603      	mov	r3, r0
 8006682:	4608      	mov	r0, r1
 8006684:	b141      	cbz	r1, 8006698 <__ascii_wctomb+0x18>
 8006686:	2aff      	cmp	r2, #255	@ 0xff
 8006688:	d904      	bls.n	8006694 <__ascii_wctomb+0x14>
 800668a:	228a      	movs	r2, #138	@ 0x8a
 800668c:	601a      	str	r2, [r3, #0]
 800668e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006692:	4770      	bx	lr
 8006694:	700a      	strb	r2, [r1, #0]
 8006696:	2001      	movs	r0, #1
 8006698:	4770      	bx	lr

0800669a <abort>:
 800669a:	b508      	push	{r3, lr}
 800669c:	2006      	movs	r0, #6
 800669e:	f000 fa85 	bl	8006bac <raise>
 80066a2:	2001      	movs	r0, #1
 80066a4:	f7fb f871 	bl	800178a <_exit>

080066a8 <__sfputc_r>:
 80066a8:	6893      	ldr	r3, [r2, #8]
 80066aa:	3b01      	subs	r3, #1
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	b410      	push	{r4}
 80066b0:	6093      	str	r3, [r2, #8]
 80066b2:	da08      	bge.n	80066c6 <__sfputc_r+0x1e>
 80066b4:	6994      	ldr	r4, [r2, #24]
 80066b6:	42a3      	cmp	r3, r4
 80066b8:	db01      	blt.n	80066be <__sfputc_r+0x16>
 80066ba:	290a      	cmp	r1, #10
 80066bc:	d103      	bne.n	80066c6 <__sfputc_r+0x1e>
 80066be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80066c2:	f000 b933 	b.w	800692c <__swbuf_r>
 80066c6:	6813      	ldr	r3, [r2, #0]
 80066c8:	1c58      	adds	r0, r3, #1
 80066ca:	6010      	str	r0, [r2, #0]
 80066cc:	7019      	strb	r1, [r3, #0]
 80066ce:	4608      	mov	r0, r1
 80066d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80066d4:	4770      	bx	lr

080066d6 <__sfputs_r>:
 80066d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066d8:	4606      	mov	r6, r0
 80066da:	460f      	mov	r7, r1
 80066dc:	4614      	mov	r4, r2
 80066de:	18d5      	adds	r5, r2, r3
 80066e0:	42ac      	cmp	r4, r5
 80066e2:	d101      	bne.n	80066e8 <__sfputs_r+0x12>
 80066e4:	2000      	movs	r0, #0
 80066e6:	e007      	b.n	80066f8 <__sfputs_r+0x22>
 80066e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066ec:	463a      	mov	r2, r7
 80066ee:	4630      	mov	r0, r6
 80066f0:	f7ff ffda 	bl	80066a8 <__sfputc_r>
 80066f4:	1c43      	adds	r3, r0, #1
 80066f6:	d1f3      	bne.n	80066e0 <__sfputs_r+0xa>
 80066f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080066fc <_vfiprintf_r>:
 80066fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006700:	460d      	mov	r5, r1
 8006702:	b09d      	sub	sp, #116	@ 0x74
 8006704:	4614      	mov	r4, r2
 8006706:	4698      	mov	r8, r3
 8006708:	4606      	mov	r6, r0
 800670a:	b118      	cbz	r0, 8006714 <_vfiprintf_r+0x18>
 800670c:	6a03      	ldr	r3, [r0, #32]
 800670e:	b90b      	cbnz	r3, 8006714 <_vfiprintf_r+0x18>
 8006710:	f7fe f924 	bl	800495c <__sinit>
 8006714:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006716:	07d9      	lsls	r1, r3, #31
 8006718:	d405      	bmi.n	8006726 <_vfiprintf_r+0x2a>
 800671a:	89ab      	ldrh	r3, [r5, #12]
 800671c:	059a      	lsls	r2, r3, #22
 800671e:	d402      	bmi.n	8006726 <_vfiprintf_r+0x2a>
 8006720:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006722:	f7fe f988 	bl	8004a36 <__retarget_lock_acquire_recursive>
 8006726:	89ab      	ldrh	r3, [r5, #12]
 8006728:	071b      	lsls	r3, r3, #28
 800672a:	d501      	bpl.n	8006730 <_vfiprintf_r+0x34>
 800672c:	692b      	ldr	r3, [r5, #16]
 800672e:	b99b      	cbnz	r3, 8006758 <_vfiprintf_r+0x5c>
 8006730:	4629      	mov	r1, r5
 8006732:	4630      	mov	r0, r6
 8006734:	f000 f938 	bl	80069a8 <__swsetup_r>
 8006738:	b170      	cbz	r0, 8006758 <_vfiprintf_r+0x5c>
 800673a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800673c:	07dc      	lsls	r4, r3, #31
 800673e:	d504      	bpl.n	800674a <_vfiprintf_r+0x4e>
 8006740:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006744:	b01d      	add	sp, #116	@ 0x74
 8006746:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800674a:	89ab      	ldrh	r3, [r5, #12]
 800674c:	0598      	lsls	r0, r3, #22
 800674e:	d4f7      	bmi.n	8006740 <_vfiprintf_r+0x44>
 8006750:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006752:	f7fe f971 	bl	8004a38 <__retarget_lock_release_recursive>
 8006756:	e7f3      	b.n	8006740 <_vfiprintf_r+0x44>
 8006758:	2300      	movs	r3, #0
 800675a:	9309      	str	r3, [sp, #36]	@ 0x24
 800675c:	2320      	movs	r3, #32
 800675e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006762:	f8cd 800c 	str.w	r8, [sp, #12]
 8006766:	2330      	movs	r3, #48	@ 0x30
 8006768:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006918 <_vfiprintf_r+0x21c>
 800676c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006770:	f04f 0901 	mov.w	r9, #1
 8006774:	4623      	mov	r3, r4
 8006776:	469a      	mov	sl, r3
 8006778:	f813 2b01 	ldrb.w	r2, [r3], #1
 800677c:	b10a      	cbz	r2, 8006782 <_vfiprintf_r+0x86>
 800677e:	2a25      	cmp	r2, #37	@ 0x25
 8006780:	d1f9      	bne.n	8006776 <_vfiprintf_r+0x7a>
 8006782:	ebba 0b04 	subs.w	fp, sl, r4
 8006786:	d00b      	beq.n	80067a0 <_vfiprintf_r+0xa4>
 8006788:	465b      	mov	r3, fp
 800678a:	4622      	mov	r2, r4
 800678c:	4629      	mov	r1, r5
 800678e:	4630      	mov	r0, r6
 8006790:	f7ff ffa1 	bl	80066d6 <__sfputs_r>
 8006794:	3001      	adds	r0, #1
 8006796:	f000 80a7 	beq.w	80068e8 <_vfiprintf_r+0x1ec>
 800679a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800679c:	445a      	add	r2, fp
 800679e:	9209      	str	r2, [sp, #36]	@ 0x24
 80067a0:	f89a 3000 	ldrb.w	r3, [sl]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	f000 809f 	beq.w	80068e8 <_vfiprintf_r+0x1ec>
 80067aa:	2300      	movs	r3, #0
 80067ac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80067b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80067b4:	f10a 0a01 	add.w	sl, sl, #1
 80067b8:	9304      	str	r3, [sp, #16]
 80067ba:	9307      	str	r3, [sp, #28]
 80067bc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80067c0:	931a      	str	r3, [sp, #104]	@ 0x68
 80067c2:	4654      	mov	r4, sl
 80067c4:	2205      	movs	r2, #5
 80067c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067ca:	4853      	ldr	r0, [pc, #332]	@ (8006918 <_vfiprintf_r+0x21c>)
 80067cc:	f7f9 fd20 	bl	8000210 <memchr>
 80067d0:	9a04      	ldr	r2, [sp, #16]
 80067d2:	b9d8      	cbnz	r0, 800680c <_vfiprintf_r+0x110>
 80067d4:	06d1      	lsls	r1, r2, #27
 80067d6:	bf44      	itt	mi
 80067d8:	2320      	movmi	r3, #32
 80067da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80067de:	0713      	lsls	r3, r2, #28
 80067e0:	bf44      	itt	mi
 80067e2:	232b      	movmi	r3, #43	@ 0x2b
 80067e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80067e8:	f89a 3000 	ldrb.w	r3, [sl]
 80067ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80067ee:	d015      	beq.n	800681c <_vfiprintf_r+0x120>
 80067f0:	9a07      	ldr	r2, [sp, #28]
 80067f2:	4654      	mov	r4, sl
 80067f4:	2000      	movs	r0, #0
 80067f6:	f04f 0c0a 	mov.w	ip, #10
 80067fa:	4621      	mov	r1, r4
 80067fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006800:	3b30      	subs	r3, #48	@ 0x30
 8006802:	2b09      	cmp	r3, #9
 8006804:	d94b      	bls.n	800689e <_vfiprintf_r+0x1a2>
 8006806:	b1b0      	cbz	r0, 8006836 <_vfiprintf_r+0x13a>
 8006808:	9207      	str	r2, [sp, #28]
 800680a:	e014      	b.n	8006836 <_vfiprintf_r+0x13a>
 800680c:	eba0 0308 	sub.w	r3, r0, r8
 8006810:	fa09 f303 	lsl.w	r3, r9, r3
 8006814:	4313      	orrs	r3, r2
 8006816:	9304      	str	r3, [sp, #16]
 8006818:	46a2      	mov	sl, r4
 800681a:	e7d2      	b.n	80067c2 <_vfiprintf_r+0xc6>
 800681c:	9b03      	ldr	r3, [sp, #12]
 800681e:	1d19      	adds	r1, r3, #4
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	9103      	str	r1, [sp, #12]
 8006824:	2b00      	cmp	r3, #0
 8006826:	bfbb      	ittet	lt
 8006828:	425b      	neglt	r3, r3
 800682a:	f042 0202 	orrlt.w	r2, r2, #2
 800682e:	9307      	strge	r3, [sp, #28]
 8006830:	9307      	strlt	r3, [sp, #28]
 8006832:	bfb8      	it	lt
 8006834:	9204      	strlt	r2, [sp, #16]
 8006836:	7823      	ldrb	r3, [r4, #0]
 8006838:	2b2e      	cmp	r3, #46	@ 0x2e
 800683a:	d10a      	bne.n	8006852 <_vfiprintf_r+0x156>
 800683c:	7863      	ldrb	r3, [r4, #1]
 800683e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006840:	d132      	bne.n	80068a8 <_vfiprintf_r+0x1ac>
 8006842:	9b03      	ldr	r3, [sp, #12]
 8006844:	1d1a      	adds	r2, r3, #4
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	9203      	str	r2, [sp, #12]
 800684a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800684e:	3402      	adds	r4, #2
 8006850:	9305      	str	r3, [sp, #20]
 8006852:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006928 <_vfiprintf_r+0x22c>
 8006856:	7821      	ldrb	r1, [r4, #0]
 8006858:	2203      	movs	r2, #3
 800685a:	4650      	mov	r0, sl
 800685c:	f7f9 fcd8 	bl	8000210 <memchr>
 8006860:	b138      	cbz	r0, 8006872 <_vfiprintf_r+0x176>
 8006862:	9b04      	ldr	r3, [sp, #16]
 8006864:	eba0 000a 	sub.w	r0, r0, sl
 8006868:	2240      	movs	r2, #64	@ 0x40
 800686a:	4082      	lsls	r2, r0
 800686c:	4313      	orrs	r3, r2
 800686e:	3401      	adds	r4, #1
 8006870:	9304      	str	r3, [sp, #16]
 8006872:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006876:	4829      	ldr	r0, [pc, #164]	@ (800691c <_vfiprintf_r+0x220>)
 8006878:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800687c:	2206      	movs	r2, #6
 800687e:	f7f9 fcc7 	bl	8000210 <memchr>
 8006882:	2800      	cmp	r0, #0
 8006884:	d03f      	beq.n	8006906 <_vfiprintf_r+0x20a>
 8006886:	4b26      	ldr	r3, [pc, #152]	@ (8006920 <_vfiprintf_r+0x224>)
 8006888:	bb1b      	cbnz	r3, 80068d2 <_vfiprintf_r+0x1d6>
 800688a:	9b03      	ldr	r3, [sp, #12]
 800688c:	3307      	adds	r3, #7
 800688e:	f023 0307 	bic.w	r3, r3, #7
 8006892:	3308      	adds	r3, #8
 8006894:	9303      	str	r3, [sp, #12]
 8006896:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006898:	443b      	add	r3, r7
 800689a:	9309      	str	r3, [sp, #36]	@ 0x24
 800689c:	e76a      	b.n	8006774 <_vfiprintf_r+0x78>
 800689e:	fb0c 3202 	mla	r2, ip, r2, r3
 80068a2:	460c      	mov	r4, r1
 80068a4:	2001      	movs	r0, #1
 80068a6:	e7a8      	b.n	80067fa <_vfiprintf_r+0xfe>
 80068a8:	2300      	movs	r3, #0
 80068aa:	3401      	adds	r4, #1
 80068ac:	9305      	str	r3, [sp, #20]
 80068ae:	4619      	mov	r1, r3
 80068b0:	f04f 0c0a 	mov.w	ip, #10
 80068b4:	4620      	mov	r0, r4
 80068b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80068ba:	3a30      	subs	r2, #48	@ 0x30
 80068bc:	2a09      	cmp	r2, #9
 80068be:	d903      	bls.n	80068c8 <_vfiprintf_r+0x1cc>
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d0c6      	beq.n	8006852 <_vfiprintf_r+0x156>
 80068c4:	9105      	str	r1, [sp, #20]
 80068c6:	e7c4      	b.n	8006852 <_vfiprintf_r+0x156>
 80068c8:	fb0c 2101 	mla	r1, ip, r1, r2
 80068cc:	4604      	mov	r4, r0
 80068ce:	2301      	movs	r3, #1
 80068d0:	e7f0      	b.n	80068b4 <_vfiprintf_r+0x1b8>
 80068d2:	ab03      	add	r3, sp, #12
 80068d4:	9300      	str	r3, [sp, #0]
 80068d6:	462a      	mov	r2, r5
 80068d8:	4b12      	ldr	r3, [pc, #72]	@ (8006924 <_vfiprintf_r+0x228>)
 80068da:	a904      	add	r1, sp, #16
 80068dc:	4630      	mov	r0, r6
 80068de:	f7fd fbd9 	bl	8004094 <_printf_float>
 80068e2:	4607      	mov	r7, r0
 80068e4:	1c78      	adds	r0, r7, #1
 80068e6:	d1d6      	bne.n	8006896 <_vfiprintf_r+0x19a>
 80068e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80068ea:	07d9      	lsls	r1, r3, #31
 80068ec:	d405      	bmi.n	80068fa <_vfiprintf_r+0x1fe>
 80068ee:	89ab      	ldrh	r3, [r5, #12]
 80068f0:	059a      	lsls	r2, r3, #22
 80068f2:	d402      	bmi.n	80068fa <_vfiprintf_r+0x1fe>
 80068f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80068f6:	f7fe f89f 	bl	8004a38 <__retarget_lock_release_recursive>
 80068fa:	89ab      	ldrh	r3, [r5, #12]
 80068fc:	065b      	lsls	r3, r3, #25
 80068fe:	f53f af1f 	bmi.w	8006740 <_vfiprintf_r+0x44>
 8006902:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006904:	e71e      	b.n	8006744 <_vfiprintf_r+0x48>
 8006906:	ab03      	add	r3, sp, #12
 8006908:	9300      	str	r3, [sp, #0]
 800690a:	462a      	mov	r2, r5
 800690c:	4b05      	ldr	r3, [pc, #20]	@ (8006924 <_vfiprintf_r+0x228>)
 800690e:	a904      	add	r1, sp, #16
 8006910:	4630      	mov	r0, r6
 8006912:	f7fd fe57 	bl	80045c4 <_printf_i>
 8006916:	e7e4      	b.n	80068e2 <_vfiprintf_r+0x1e6>
 8006918:	08006ce1 	.word	0x08006ce1
 800691c:	08006ceb 	.word	0x08006ceb
 8006920:	08004095 	.word	0x08004095
 8006924:	080066d7 	.word	0x080066d7
 8006928:	08006ce7 	.word	0x08006ce7

0800692c <__swbuf_r>:
 800692c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800692e:	460e      	mov	r6, r1
 8006930:	4614      	mov	r4, r2
 8006932:	4605      	mov	r5, r0
 8006934:	b118      	cbz	r0, 800693e <__swbuf_r+0x12>
 8006936:	6a03      	ldr	r3, [r0, #32]
 8006938:	b90b      	cbnz	r3, 800693e <__swbuf_r+0x12>
 800693a:	f7fe f80f 	bl	800495c <__sinit>
 800693e:	69a3      	ldr	r3, [r4, #24]
 8006940:	60a3      	str	r3, [r4, #8]
 8006942:	89a3      	ldrh	r3, [r4, #12]
 8006944:	071a      	lsls	r2, r3, #28
 8006946:	d501      	bpl.n	800694c <__swbuf_r+0x20>
 8006948:	6923      	ldr	r3, [r4, #16]
 800694a:	b943      	cbnz	r3, 800695e <__swbuf_r+0x32>
 800694c:	4621      	mov	r1, r4
 800694e:	4628      	mov	r0, r5
 8006950:	f000 f82a 	bl	80069a8 <__swsetup_r>
 8006954:	b118      	cbz	r0, 800695e <__swbuf_r+0x32>
 8006956:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800695a:	4638      	mov	r0, r7
 800695c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800695e:	6823      	ldr	r3, [r4, #0]
 8006960:	6922      	ldr	r2, [r4, #16]
 8006962:	1a98      	subs	r0, r3, r2
 8006964:	6963      	ldr	r3, [r4, #20]
 8006966:	b2f6      	uxtb	r6, r6
 8006968:	4283      	cmp	r3, r0
 800696a:	4637      	mov	r7, r6
 800696c:	dc05      	bgt.n	800697a <__swbuf_r+0x4e>
 800696e:	4621      	mov	r1, r4
 8006970:	4628      	mov	r0, r5
 8006972:	f7ff f937 	bl	8005be4 <_fflush_r>
 8006976:	2800      	cmp	r0, #0
 8006978:	d1ed      	bne.n	8006956 <__swbuf_r+0x2a>
 800697a:	68a3      	ldr	r3, [r4, #8]
 800697c:	3b01      	subs	r3, #1
 800697e:	60a3      	str	r3, [r4, #8]
 8006980:	6823      	ldr	r3, [r4, #0]
 8006982:	1c5a      	adds	r2, r3, #1
 8006984:	6022      	str	r2, [r4, #0]
 8006986:	701e      	strb	r6, [r3, #0]
 8006988:	6962      	ldr	r2, [r4, #20]
 800698a:	1c43      	adds	r3, r0, #1
 800698c:	429a      	cmp	r2, r3
 800698e:	d004      	beq.n	800699a <__swbuf_r+0x6e>
 8006990:	89a3      	ldrh	r3, [r4, #12]
 8006992:	07db      	lsls	r3, r3, #31
 8006994:	d5e1      	bpl.n	800695a <__swbuf_r+0x2e>
 8006996:	2e0a      	cmp	r6, #10
 8006998:	d1df      	bne.n	800695a <__swbuf_r+0x2e>
 800699a:	4621      	mov	r1, r4
 800699c:	4628      	mov	r0, r5
 800699e:	f7ff f921 	bl	8005be4 <_fflush_r>
 80069a2:	2800      	cmp	r0, #0
 80069a4:	d0d9      	beq.n	800695a <__swbuf_r+0x2e>
 80069a6:	e7d6      	b.n	8006956 <__swbuf_r+0x2a>

080069a8 <__swsetup_r>:
 80069a8:	b538      	push	{r3, r4, r5, lr}
 80069aa:	4b29      	ldr	r3, [pc, #164]	@ (8006a50 <__swsetup_r+0xa8>)
 80069ac:	4605      	mov	r5, r0
 80069ae:	6818      	ldr	r0, [r3, #0]
 80069b0:	460c      	mov	r4, r1
 80069b2:	b118      	cbz	r0, 80069bc <__swsetup_r+0x14>
 80069b4:	6a03      	ldr	r3, [r0, #32]
 80069b6:	b90b      	cbnz	r3, 80069bc <__swsetup_r+0x14>
 80069b8:	f7fd ffd0 	bl	800495c <__sinit>
 80069bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80069c0:	0719      	lsls	r1, r3, #28
 80069c2:	d422      	bmi.n	8006a0a <__swsetup_r+0x62>
 80069c4:	06da      	lsls	r2, r3, #27
 80069c6:	d407      	bmi.n	80069d8 <__swsetup_r+0x30>
 80069c8:	2209      	movs	r2, #9
 80069ca:	602a      	str	r2, [r5, #0]
 80069cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80069d0:	81a3      	strh	r3, [r4, #12]
 80069d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80069d6:	e033      	b.n	8006a40 <__swsetup_r+0x98>
 80069d8:	0758      	lsls	r0, r3, #29
 80069da:	d512      	bpl.n	8006a02 <__swsetup_r+0x5a>
 80069dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80069de:	b141      	cbz	r1, 80069f2 <__swsetup_r+0x4a>
 80069e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80069e4:	4299      	cmp	r1, r3
 80069e6:	d002      	beq.n	80069ee <__swsetup_r+0x46>
 80069e8:	4628      	mov	r0, r5
 80069ea:	f7ff fdd3 	bl	8006594 <_free_r>
 80069ee:	2300      	movs	r3, #0
 80069f0:	6363      	str	r3, [r4, #52]	@ 0x34
 80069f2:	89a3      	ldrh	r3, [r4, #12]
 80069f4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80069f8:	81a3      	strh	r3, [r4, #12]
 80069fa:	2300      	movs	r3, #0
 80069fc:	6063      	str	r3, [r4, #4]
 80069fe:	6923      	ldr	r3, [r4, #16]
 8006a00:	6023      	str	r3, [r4, #0]
 8006a02:	89a3      	ldrh	r3, [r4, #12]
 8006a04:	f043 0308 	orr.w	r3, r3, #8
 8006a08:	81a3      	strh	r3, [r4, #12]
 8006a0a:	6923      	ldr	r3, [r4, #16]
 8006a0c:	b94b      	cbnz	r3, 8006a22 <__swsetup_r+0x7a>
 8006a0e:	89a3      	ldrh	r3, [r4, #12]
 8006a10:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006a14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a18:	d003      	beq.n	8006a22 <__swsetup_r+0x7a>
 8006a1a:	4621      	mov	r1, r4
 8006a1c:	4628      	mov	r0, r5
 8006a1e:	f000 f83f 	bl	8006aa0 <__smakebuf_r>
 8006a22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a26:	f013 0201 	ands.w	r2, r3, #1
 8006a2a:	d00a      	beq.n	8006a42 <__swsetup_r+0x9a>
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	60a2      	str	r2, [r4, #8]
 8006a30:	6962      	ldr	r2, [r4, #20]
 8006a32:	4252      	negs	r2, r2
 8006a34:	61a2      	str	r2, [r4, #24]
 8006a36:	6922      	ldr	r2, [r4, #16]
 8006a38:	b942      	cbnz	r2, 8006a4c <__swsetup_r+0xa4>
 8006a3a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006a3e:	d1c5      	bne.n	80069cc <__swsetup_r+0x24>
 8006a40:	bd38      	pop	{r3, r4, r5, pc}
 8006a42:	0799      	lsls	r1, r3, #30
 8006a44:	bf58      	it	pl
 8006a46:	6962      	ldrpl	r2, [r4, #20]
 8006a48:	60a2      	str	r2, [r4, #8]
 8006a4a:	e7f4      	b.n	8006a36 <__swsetup_r+0x8e>
 8006a4c:	2000      	movs	r0, #0
 8006a4e:	e7f7      	b.n	8006a40 <__swsetup_r+0x98>
 8006a50:	20000020 	.word	0x20000020

08006a54 <__swhatbuf_r>:
 8006a54:	b570      	push	{r4, r5, r6, lr}
 8006a56:	460c      	mov	r4, r1
 8006a58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a5c:	2900      	cmp	r1, #0
 8006a5e:	b096      	sub	sp, #88	@ 0x58
 8006a60:	4615      	mov	r5, r2
 8006a62:	461e      	mov	r6, r3
 8006a64:	da0d      	bge.n	8006a82 <__swhatbuf_r+0x2e>
 8006a66:	89a3      	ldrh	r3, [r4, #12]
 8006a68:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006a6c:	f04f 0100 	mov.w	r1, #0
 8006a70:	bf14      	ite	ne
 8006a72:	2340      	movne	r3, #64	@ 0x40
 8006a74:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006a78:	2000      	movs	r0, #0
 8006a7a:	6031      	str	r1, [r6, #0]
 8006a7c:	602b      	str	r3, [r5, #0]
 8006a7e:	b016      	add	sp, #88	@ 0x58
 8006a80:	bd70      	pop	{r4, r5, r6, pc}
 8006a82:	466a      	mov	r2, sp
 8006a84:	f000 f848 	bl	8006b18 <_fstat_r>
 8006a88:	2800      	cmp	r0, #0
 8006a8a:	dbec      	blt.n	8006a66 <__swhatbuf_r+0x12>
 8006a8c:	9901      	ldr	r1, [sp, #4]
 8006a8e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006a92:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006a96:	4259      	negs	r1, r3
 8006a98:	4159      	adcs	r1, r3
 8006a9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006a9e:	e7eb      	b.n	8006a78 <__swhatbuf_r+0x24>

08006aa0 <__smakebuf_r>:
 8006aa0:	898b      	ldrh	r3, [r1, #12]
 8006aa2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006aa4:	079d      	lsls	r5, r3, #30
 8006aa6:	4606      	mov	r6, r0
 8006aa8:	460c      	mov	r4, r1
 8006aaa:	d507      	bpl.n	8006abc <__smakebuf_r+0x1c>
 8006aac:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006ab0:	6023      	str	r3, [r4, #0]
 8006ab2:	6123      	str	r3, [r4, #16]
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	6163      	str	r3, [r4, #20]
 8006ab8:	b003      	add	sp, #12
 8006aba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006abc:	ab01      	add	r3, sp, #4
 8006abe:	466a      	mov	r2, sp
 8006ac0:	f7ff ffc8 	bl	8006a54 <__swhatbuf_r>
 8006ac4:	9f00      	ldr	r7, [sp, #0]
 8006ac6:	4605      	mov	r5, r0
 8006ac8:	4639      	mov	r1, r7
 8006aca:	4630      	mov	r0, r6
 8006acc:	f7fe ff86 	bl	80059dc <_malloc_r>
 8006ad0:	b948      	cbnz	r0, 8006ae6 <__smakebuf_r+0x46>
 8006ad2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ad6:	059a      	lsls	r2, r3, #22
 8006ad8:	d4ee      	bmi.n	8006ab8 <__smakebuf_r+0x18>
 8006ada:	f023 0303 	bic.w	r3, r3, #3
 8006ade:	f043 0302 	orr.w	r3, r3, #2
 8006ae2:	81a3      	strh	r3, [r4, #12]
 8006ae4:	e7e2      	b.n	8006aac <__smakebuf_r+0xc>
 8006ae6:	89a3      	ldrh	r3, [r4, #12]
 8006ae8:	6020      	str	r0, [r4, #0]
 8006aea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006aee:	81a3      	strh	r3, [r4, #12]
 8006af0:	9b01      	ldr	r3, [sp, #4]
 8006af2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006af6:	b15b      	cbz	r3, 8006b10 <__smakebuf_r+0x70>
 8006af8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006afc:	4630      	mov	r0, r6
 8006afe:	f000 f81d 	bl	8006b3c <_isatty_r>
 8006b02:	b128      	cbz	r0, 8006b10 <__smakebuf_r+0x70>
 8006b04:	89a3      	ldrh	r3, [r4, #12]
 8006b06:	f023 0303 	bic.w	r3, r3, #3
 8006b0a:	f043 0301 	orr.w	r3, r3, #1
 8006b0e:	81a3      	strh	r3, [r4, #12]
 8006b10:	89a3      	ldrh	r3, [r4, #12]
 8006b12:	431d      	orrs	r5, r3
 8006b14:	81a5      	strh	r5, [r4, #12]
 8006b16:	e7cf      	b.n	8006ab8 <__smakebuf_r+0x18>

08006b18 <_fstat_r>:
 8006b18:	b538      	push	{r3, r4, r5, lr}
 8006b1a:	4d07      	ldr	r5, [pc, #28]	@ (8006b38 <_fstat_r+0x20>)
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	4604      	mov	r4, r0
 8006b20:	4608      	mov	r0, r1
 8006b22:	4611      	mov	r1, r2
 8006b24:	602b      	str	r3, [r5, #0]
 8006b26:	f7fa fe80 	bl	800182a <_fstat>
 8006b2a:	1c43      	adds	r3, r0, #1
 8006b2c:	d102      	bne.n	8006b34 <_fstat_r+0x1c>
 8006b2e:	682b      	ldr	r3, [r5, #0]
 8006b30:	b103      	cbz	r3, 8006b34 <_fstat_r+0x1c>
 8006b32:	6023      	str	r3, [r4, #0]
 8006b34:	bd38      	pop	{r3, r4, r5, pc}
 8006b36:	bf00      	nop
 8006b38:	20000420 	.word	0x20000420

08006b3c <_isatty_r>:
 8006b3c:	b538      	push	{r3, r4, r5, lr}
 8006b3e:	4d06      	ldr	r5, [pc, #24]	@ (8006b58 <_isatty_r+0x1c>)
 8006b40:	2300      	movs	r3, #0
 8006b42:	4604      	mov	r4, r0
 8006b44:	4608      	mov	r0, r1
 8006b46:	602b      	str	r3, [r5, #0]
 8006b48:	f7fa fe7f 	bl	800184a <_isatty>
 8006b4c:	1c43      	adds	r3, r0, #1
 8006b4e:	d102      	bne.n	8006b56 <_isatty_r+0x1a>
 8006b50:	682b      	ldr	r3, [r5, #0]
 8006b52:	b103      	cbz	r3, 8006b56 <_isatty_r+0x1a>
 8006b54:	6023      	str	r3, [r4, #0]
 8006b56:	bd38      	pop	{r3, r4, r5, pc}
 8006b58:	20000420 	.word	0x20000420

08006b5c <_raise_r>:
 8006b5c:	291f      	cmp	r1, #31
 8006b5e:	b538      	push	{r3, r4, r5, lr}
 8006b60:	4605      	mov	r5, r0
 8006b62:	460c      	mov	r4, r1
 8006b64:	d904      	bls.n	8006b70 <_raise_r+0x14>
 8006b66:	2316      	movs	r3, #22
 8006b68:	6003      	str	r3, [r0, #0]
 8006b6a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006b6e:	bd38      	pop	{r3, r4, r5, pc}
 8006b70:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006b72:	b112      	cbz	r2, 8006b7a <_raise_r+0x1e>
 8006b74:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006b78:	b94b      	cbnz	r3, 8006b8e <_raise_r+0x32>
 8006b7a:	4628      	mov	r0, r5
 8006b7c:	f000 f830 	bl	8006be0 <_getpid_r>
 8006b80:	4622      	mov	r2, r4
 8006b82:	4601      	mov	r1, r0
 8006b84:	4628      	mov	r0, r5
 8006b86:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006b8a:	f000 b817 	b.w	8006bbc <_kill_r>
 8006b8e:	2b01      	cmp	r3, #1
 8006b90:	d00a      	beq.n	8006ba8 <_raise_r+0x4c>
 8006b92:	1c59      	adds	r1, r3, #1
 8006b94:	d103      	bne.n	8006b9e <_raise_r+0x42>
 8006b96:	2316      	movs	r3, #22
 8006b98:	6003      	str	r3, [r0, #0]
 8006b9a:	2001      	movs	r0, #1
 8006b9c:	e7e7      	b.n	8006b6e <_raise_r+0x12>
 8006b9e:	2100      	movs	r1, #0
 8006ba0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006ba4:	4620      	mov	r0, r4
 8006ba6:	4798      	blx	r3
 8006ba8:	2000      	movs	r0, #0
 8006baa:	e7e0      	b.n	8006b6e <_raise_r+0x12>

08006bac <raise>:
 8006bac:	4b02      	ldr	r3, [pc, #8]	@ (8006bb8 <raise+0xc>)
 8006bae:	4601      	mov	r1, r0
 8006bb0:	6818      	ldr	r0, [r3, #0]
 8006bb2:	f7ff bfd3 	b.w	8006b5c <_raise_r>
 8006bb6:	bf00      	nop
 8006bb8:	20000020 	.word	0x20000020

08006bbc <_kill_r>:
 8006bbc:	b538      	push	{r3, r4, r5, lr}
 8006bbe:	4d07      	ldr	r5, [pc, #28]	@ (8006bdc <_kill_r+0x20>)
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	4604      	mov	r4, r0
 8006bc4:	4608      	mov	r0, r1
 8006bc6:	4611      	mov	r1, r2
 8006bc8:	602b      	str	r3, [r5, #0]
 8006bca:	f7fa fdce 	bl	800176a <_kill>
 8006bce:	1c43      	adds	r3, r0, #1
 8006bd0:	d102      	bne.n	8006bd8 <_kill_r+0x1c>
 8006bd2:	682b      	ldr	r3, [r5, #0]
 8006bd4:	b103      	cbz	r3, 8006bd8 <_kill_r+0x1c>
 8006bd6:	6023      	str	r3, [r4, #0]
 8006bd8:	bd38      	pop	{r3, r4, r5, pc}
 8006bda:	bf00      	nop
 8006bdc:	20000420 	.word	0x20000420

08006be0 <_getpid_r>:
 8006be0:	f7fa bdbb 	b.w	800175a <_getpid>

08006be4 <_init>:
 8006be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006be6:	bf00      	nop
 8006be8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006bea:	bc08      	pop	{r3}
 8006bec:	469e      	mov	lr, r3
 8006bee:	4770      	bx	lr

08006bf0 <_fini>:
 8006bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bf2:	bf00      	nop
 8006bf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006bf6:	bc08      	pop	{r3}
 8006bf8:	469e      	mov	lr, r3
 8006bfa:	4770      	bx	lr
