name: RCC
description: Reset and clock control
groupName: RCC
source: STM32F411 SVD v1.9
registers:
  - name: CR
    displayName: CR
    description: clock control register
    addressOffset: 0
    size: 32
    resetValue: 131
    fields:
      - name: HSION
        description: "Internal high-speed clock\n              enable"
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: HSIRDY
        description: "Internal high-speed clock ready\n              flag"
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: HSITRIM
        description: "Internal high-speed clock\n              trimming"
        bitOffset: 3
        bitWidth: 5
        access: read-write
      - name: HSICAL
        description: "Internal high-speed clock\n              calibration"
        bitOffset: 8
        bitWidth: 8
        access: read-only
      - name: HSEON
        description: HSE clock enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: HSERDY
        description: HSE clock ready flag
        bitOffset: 17
        bitWidth: 1
        access: read-only
      - name: HSEBYP
        description: HSE clock bypass
        bitOffset: 18
        bitWidth: 1
        access: read-write
      - name: CSSON
        description: "Clock security system\n              enable"
        bitOffset: 19
        bitWidth: 1
        access: read-write
      - name: PLLON
        description: Main PLL (PLL) enable
        bitOffset: 24
        bitWidth: 1
        access: read-write
      - name: PLLRDY
        description: "Main PLL (PLL) clock ready\n              flag"
        bitOffset: 25
        bitWidth: 1
        access: read-only
      - name: PLLI2SON
        description: PLLI2S enable
        bitOffset: 26
        bitWidth: 1
        access: read-write
      - name: PLLI2SRDY
        description: PLLI2S clock ready flag
        bitOffset: 27
        bitWidth: 1
        access: read-only
  - name: PLLCFGR
    displayName: PLLCFGR
    description: PLL configuration register
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 603992080
    fields:
      - name: PLLM0
        description: "Division factor for the main PLL (PLL)\n              and audio PLL (PLLI2S) input clock"
        bitOffset: 0
        bitWidth: 1
      - name: PLLM1
        description: "Division factor for the main PLL (PLL)\n              and audio PLL (PLLI2S) input clock"
        bitOffset: 1
        bitWidth: 1
      - name: PLLM2
        description: "Division factor for the main PLL (PLL)\n              and audio PLL (PLLI2S) input clock"
        bitOffset: 2
        bitWidth: 1
      - name: PLLM3
        description: "Division factor for the main PLL (PLL)\n              and audio PLL (PLLI2S) input clock"
        bitOffset: 3
        bitWidth: 1
      - name: PLLM4
        description: "Division factor for the main PLL (PLL)\n              and audio PLL (PLLI2S) input clock"
        bitOffset: 4
        bitWidth: 1
      - name: PLLM5
        description: "Division factor for the main PLL (PLL)\n              and audio PLL (PLLI2S) input clock"
        bitOffset: 5
        bitWidth: 1
      - name: PLLN0
        description: "Main PLL (PLL) multiplication factor for\n              VCO"
        bitOffset: 6
        bitWidth: 1
      - name: PLLN1
        description: "Main PLL (PLL) multiplication factor for\n              VCO"
        bitOffset: 7
        bitWidth: 1
      - name: PLLN2
        description: "Main PLL (PLL) multiplication factor for\n              VCO"
        bitOffset: 8
        bitWidth: 1
      - name: PLLN3
        description: "Main PLL (PLL) multiplication factor for\n              VCO"
        bitOffset: 9
        bitWidth: 1
      - name: PLLN4
        description: "Main PLL (PLL) multiplication factor for\n              VCO"
        bitOffset: 10
        bitWidth: 1
      - name: PLLN5
        description: "Main PLL (PLL) multiplication factor for\n              VCO"
        bitOffset: 11
        bitWidth: 1
      - name: PLLN6
        description: "Main PLL (PLL) multiplication factor for\n              VCO"
        bitOffset: 12
        bitWidth: 1
      - name: PLLN7
        description: "Main PLL (PLL) multiplication factor for\n              VCO"
        bitOffset: 13
        bitWidth: 1
      - name: PLLN8
        description: "Main PLL (PLL) multiplication factor for\n              VCO"
        bitOffset: 14
        bitWidth: 1
      - name: PLLP0
        description: "Main PLL (PLL) division factor for main\n              system clock"
        bitOffset: 16
        bitWidth: 1
      - name: PLLP1
        description: "Main PLL (PLL) division factor for main\n              system clock"
        bitOffset: 17
        bitWidth: 1
      - name: PLLSRC
        description: "Main PLL(PLL) and audio PLL (PLLI2S)\n              entry clock source"
        bitOffset: 22
        bitWidth: 1
      - name: PLLQ0
        description: "Main PLL (PLL) division factor for USB\n              OTG FS, SDIO and random number generator\n              clocks"
        bitOffset: 24
        bitWidth: 1
      - name: PLLQ1
        description: "Main PLL (PLL) division factor for USB\n              OTG FS, SDIO and random number generator\n              clocks"
        bitOffset: 25
        bitWidth: 1
      - name: PLLQ2
        description: "Main PLL (PLL) division factor for USB\n              OTG FS, SDIO and random number generator\n              clocks"
        bitOffset: 26
        bitWidth: 1
      - name: PLLQ3
        description: "Main PLL (PLL) division factor for USB\n              OTG FS, SDIO and random number generator\n              clocks"
        bitOffset: 27
        bitWidth: 1
  - name: CFGR
    displayName: CFGR
    description: clock configuration register
    addressOffset: 8
    size: 32
    resetValue: 0
    fields:
      - name: SW0
        description: System clock switch
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: SW1
        description: System clock switch
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: SWS0
        description: System clock switch status
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: SWS1
        description: System clock switch status
        bitOffset: 3
        bitWidth: 1
        access: read-only
      - name: HPRE
        description: AHB prescaler
        bitOffset: 4
        bitWidth: 4
        access: read-write
      - name: PPRE1
        description: "APB Low speed prescaler\n              (APB1)"
        bitOffset: 10
        bitWidth: 3
        access: read-write
      - name: PPRE2
        description: "APB high-speed prescaler\n              (APB2)"
        bitOffset: 13
        bitWidth: 3
        access: read-write
      - name: RTCPRE
        description: "HSE division factor for RTC\n              clock"
        bitOffset: 16
        bitWidth: 5
        access: read-write
      - name: MCO1
        description: "Microcontroller clock output\n              1"
        bitOffset: 21
        bitWidth: 2
        access: read-write
      - name: I2SSRC
        description: I2S clock selection
        bitOffset: 23
        bitWidth: 1
        access: read-write
      - name: MCO1PRE
        description: MCO1 prescaler
        bitOffset: 24
        bitWidth: 3
        access: read-write
      - name: MCO2PRE
        description: MCO2 prescaler
        bitOffset: 27
        bitWidth: 3
        access: read-write
      - name: MCO2
        description: "Microcontroller clock output\n              2"
        bitOffset: 30
        bitWidth: 2
        access: read-write
  - name: CIR
    displayName: CIR
    description: clock interrupt register
    addressOffset: 12
    size: 32
    resetValue: 0
    fields:
      - name: LSIRDYF
        description: LSI ready interrupt flag
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: LSERDYF
        description: LSE ready interrupt flag
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: HSIRDYF
        description: HSI ready interrupt flag
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: HSERDYF
        description: HSE ready interrupt flag
        bitOffset: 3
        bitWidth: 1
        access: read-only
      - name: PLLRDYF
        description: "Main PLL (PLL) ready interrupt\n              flag"
        bitOffset: 4
        bitWidth: 1
        access: read-only
      - name: PLLI2SRDYF
        description: "PLLI2S ready interrupt\n              flag"
        bitOffset: 5
        bitWidth: 1
        access: read-only
      - name: CSSF
        description: "Clock security system interrupt\n              flag"
        bitOffset: 7
        bitWidth: 1
        access: read-only
      - name: LSIRDYIE
        description: LSI ready interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: LSERDYIE
        description: LSE ready interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: HSIRDYIE
        description: HSI ready interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: HSERDYIE
        description: HSE ready interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: PLLRDYIE
        description: "Main PLL (PLL) ready interrupt\n              enable"
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: PLLI2SRDYIE
        description: "PLLI2S ready interrupt\n              enable"
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: LSIRDYC
        description: LSI ready interrupt clear
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: LSERDYC
        description: LSE ready interrupt clear
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: HSIRDYC
        description: HSI ready interrupt clear
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: HSERDYC
        description: HSE ready interrupt clear
        bitOffset: 19
        bitWidth: 1
        access: write-only
      - name: PLLRDYC
        description: "Main PLL(PLL) ready interrupt\n              clear"
        bitOffset: 20
        bitWidth: 1
        access: write-only
      - name: PLLI2SRDYC
        description: "PLLI2S ready interrupt\n              clear"
        bitOffset: 21
        bitWidth: 1
        access: write-only
      - name: CSSC
        description: "Clock security system interrupt\n              clear"
        bitOffset: 23
        bitWidth: 1
        access: write-only
  - name: AHB1RSTR
    displayName: AHB1RSTR
    description: AHB1 peripheral reset register
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: GPIOARST
        description: IO port A reset
        bitOffset: 0
        bitWidth: 1
      - name: GPIOBRST
        description: IO port B reset
        bitOffset: 1
        bitWidth: 1
      - name: GPIOCRST
        description: IO port C reset
        bitOffset: 2
        bitWidth: 1
      - name: GPIODRST
        description: IO port D reset
        bitOffset: 3
        bitWidth: 1
      - name: GPIOERST
        description: IO port E reset
        bitOffset: 4
        bitWidth: 1
      - name: GPIOHRST
        description: IO port H reset
        bitOffset: 7
        bitWidth: 1
      - name: CRCRST
        description: CRC reset
        bitOffset: 12
        bitWidth: 1
      - name: DMA1RST
        description: DMA2 reset
        bitOffset: 21
        bitWidth: 1
      - name: DMA2RST
        description: DMA2 reset
        bitOffset: 22
        bitWidth: 1
  - name: AHB2RSTR
    displayName: AHB2RSTR
    description: AHB2 peripheral reset register
    addressOffset: 20
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: OTGFSRST
        description: USB OTG FS module reset
        bitOffset: 7
        bitWidth: 1
  - name: APB1RSTR
    displayName: APB1RSTR
    description: APB1 peripheral reset register
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIM2RST
        description: TIM2 reset
        bitOffset: 0
        bitWidth: 1
      - name: TIM3RST
        description: TIM3 reset
        bitOffset: 1
        bitWidth: 1
      - name: TIM4RST
        description: TIM4 reset
        bitOffset: 2
        bitWidth: 1
      - name: TIM5RST
        description: TIM5 reset
        bitOffset: 3
        bitWidth: 1
      - name: WWDGRST
        description: Window watchdog reset
        bitOffset: 11
        bitWidth: 1
      - name: SPI2RST
        description: SPI 2 reset
        bitOffset: 14
        bitWidth: 1
      - name: SPI3RST
        description: SPI 3 reset
        bitOffset: 15
        bitWidth: 1
      - name: UART2RST
        description: USART 2 reset
        bitOffset: 17
        bitWidth: 1
      - name: I2C1RST
        description: I2C 1 reset
        bitOffset: 21
        bitWidth: 1
      - name: I2C2RST
        description: I2C 2 reset
        bitOffset: 22
        bitWidth: 1
      - name: I2C3RST
        description: I2C3 reset
        bitOffset: 23
        bitWidth: 1
      - name: PWRRST
        description: Power interface reset
        bitOffset: 28
        bitWidth: 1
  - name: APB2RSTR
    displayName: APB2RSTR
    description: APB2 peripheral reset register
    addressOffset: 36
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIM1RST
        description: TIM1 reset
        bitOffset: 0
        bitWidth: 1
      - name: USART1RST
        description: USART1 reset
        bitOffset: 4
        bitWidth: 1
      - name: USART6RST
        description: USART6 reset
        bitOffset: 5
        bitWidth: 1
      - name: ADCRST
        description: "ADC interface reset (common to all\n              ADCs)"
        bitOffset: 8
        bitWidth: 1
      - name: SDIORST
        description: SDIO reset
        bitOffset: 11
        bitWidth: 1
      - name: SPI1RST
        description: SPI 1 reset
        bitOffset: 12
        bitWidth: 1
      - name: SYSCFGRST
        description: "System configuration controller\n              reset"
        bitOffset: 14
        bitWidth: 1
      - name: TIM9RST
        description: TIM9 reset
        bitOffset: 16
        bitWidth: 1
      - name: TIM10RST
        description: TIM10 reset
        bitOffset: 17
        bitWidth: 1
      - name: TIM11RST
        description: TIM11 reset
        bitOffset: 18
        bitWidth: 1
  - name: AHB1ENR
    displayName: AHB1ENR
    description: AHB1 peripheral clock register
    addressOffset: 48
    size: 32
    access: read-write
    resetValue: 1048576
    fields:
      - name: GPIOAEN
        description: IO port A clock enable
        bitOffset: 0
        bitWidth: 1
      - name: GPIOBEN
        description: IO port B clock enable
        bitOffset: 1
        bitWidth: 1
      - name: GPIOCEN
        description: IO port C clock enable
        bitOffset: 2
        bitWidth: 1
      - name: GPIODEN
        description: IO port D clock enable
        bitOffset: 3
        bitWidth: 1
      - name: GPIOEEN
        description: IO port E clock enable
        bitOffset: 4
        bitWidth: 1
      - name: GPIOHEN
        description: IO port H clock enable
        bitOffset: 7
        bitWidth: 1
      - name: CRCEN
        description: CRC clock enable
        bitOffset: 12
        bitWidth: 1
      - name: DMA1EN
        description: DMA1 clock enable
        bitOffset: 21
        bitWidth: 1
      - name: DMA2EN
        description: DMA2 clock enable
        bitOffset: 22
        bitWidth: 1
  - name: AHB2ENR
    displayName: AHB2ENR
    description: "AHB2 peripheral clock enable\n          register"
    addressOffset: 52
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: OTGFSEN
        description: USB OTG FS clock enable
        bitOffset: 7
        bitWidth: 1
  - name: APB1ENR
    displayName: APB1ENR
    description: "APB1 peripheral clock enable\n          register"
    addressOffset: 64
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIM2EN
        description: TIM2 clock enable
        bitOffset: 0
        bitWidth: 1
      - name: TIM3EN
        description: TIM3 clock enable
        bitOffset: 1
        bitWidth: 1
      - name: TIM4EN
        description: TIM4 clock enable
        bitOffset: 2
        bitWidth: 1
      - name: TIM5EN
        description: TIM5 clock enable
        bitOffset: 3
        bitWidth: 1
      - name: WWDGEN
        description: "Window watchdog clock\n              enable"
        bitOffset: 11
        bitWidth: 1
      - name: SPI2EN
        description: SPI2 clock enable
        bitOffset: 14
        bitWidth: 1
      - name: SPI3EN
        description: SPI3 clock enable
        bitOffset: 15
        bitWidth: 1
      - name: USART2EN
        description: USART 2 clock enable
        bitOffset: 17
        bitWidth: 1
      - name: I2C1EN
        description: I2C1 clock enable
        bitOffset: 21
        bitWidth: 1
      - name: I2C2EN
        description: I2C2 clock enable
        bitOffset: 22
        bitWidth: 1
      - name: I2C3EN
        description: I2C3 clock enable
        bitOffset: 23
        bitWidth: 1
      - name: PWREN
        description: "Power interface clock\n              enable"
        bitOffset: 28
        bitWidth: 1
  - name: APB2ENR
    displayName: APB2ENR
    description: "APB2 peripheral clock enable\n          register"
    addressOffset: 68
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIM1EN
        description: TIM1 clock enable
        bitOffset: 0
        bitWidth: 1
      - name: USART1EN
        description: USART1 clock enable
        bitOffset: 4
        bitWidth: 1
      - name: USART6EN
        description: USART6 clock enable
        bitOffset: 5
        bitWidth: 1
      - name: ADC1EN
        description: ADC1 clock enable
        bitOffset: 8
        bitWidth: 1
      - name: SDIOEN
        description: SDIO clock enable
        bitOffset: 11
        bitWidth: 1
      - name: SPI1EN
        description: SPI1 clock enable
        bitOffset: 12
        bitWidth: 1
      - name: SPI4EN
        description: SPI4 clock enable
        bitOffset: 13
        bitWidth: 1
      - name: SYSCFGEN
        description: "System configuration controller clock\n              enable"
        bitOffset: 14
        bitWidth: 1
      - name: TIM9EN
        description: TIM9 clock enable
        bitOffset: 16
        bitWidth: 1
      - name: TIM10EN
        description: TIM10 clock enable
        bitOffset: 17
        bitWidth: 1
      - name: TIM11EN
        description: TIM11 clock enable
        bitOffset: 18
        bitWidth: 1
  - name: AHB1LPENR
    displayName: AHB1LPENR
    description: "AHB1 peripheral clock enable in low power\n          mode register"
    addressOffset: 80
    size: 32
    access: read-write
    resetValue: 2120716799
    fields:
      - name: GPIOALPEN
        description: "IO port A clock enable during sleep\n              mode"
        bitOffset: 0
        bitWidth: 1
      - name: GPIOBLPEN
        description: "IO port B clock enable during Sleep\n              mode"
        bitOffset: 1
        bitWidth: 1
      - name: GPIOCLPEN
        description: "IO port C clock enable during Sleep\n              mode"
        bitOffset: 2
        bitWidth: 1
      - name: GPIODLPEN
        description: "IO port D clock enable during Sleep\n              mode"
        bitOffset: 3
        bitWidth: 1
      - name: GPIOELPEN
        description: "IO port E clock enable during Sleep\n              mode"
        bitOffset: 4
        bitWidth: 1
      - name: GPIOHLPEN
        description: "IO port H clock enable during Sleep\n              mode"
        bitOffset: 7
        bitWidth: 1
      - name: CRCLPEN
        description: "CRC clock enable during Sleep\n              mode"
        bitOffset: 12
        bitWidth: 1
      - name: FLITFLPEN
        description: "Flash interface clock enable during\n              Sleep mode"
        bitOffset: 15
        bitWidth: 1
      - name: SRAM1LPEN
        description: "SRAM 1interface clock enable during\n              Sleep mode"
        bitOffset: 16
        bitWidth: 1
      - name: DMA1LPEN
        description: "DMA1 clock enable during Sleep\n              mode"
        bitOffset: 21
        bitWidth: 1
      - name: DMA2LPEN
        description: "DMA2 clock enable during Sleep\n              mode"
        bitOffset: 22
        bitWidth: 1
  - name: AHB2LPENR
    displayName: AHB2LPENR
    description: "AHB2 peripheral clock enable in low power\n          mode register"
    addressOffset: 84
    size: 32
    access: read-write
    resetValue: 241
    fields:
      - name: OTGFSLPEN
        description: "USB OTG FS clock enable during Sleep\n              mode"
        bitOffset: 7
        bitWidth: 1
  - name: APB1LPENR
    displayName: APB1LPENR
    description: "APB1 peripheral clock enable in low power\n          mode register"
    addressOffset: 96
    size: 32
    access: read-write
    resetValue: 922667519
    fields:
      - name: TIM2LPEN
        description: "TIM2 clock enable during Sleep\n              mode"
        bitOffset: 0
        bitWidth: 1
      - name: TIM3LPEN
        description: "TIM3 clock enable during Sleep\n              mode"
        bitOffset: 1
        bitWidth: 1
      - name: TIM4LPEN
        description: "TIM4 clock enable during Sleep\n              mode"
        bitOffset: 2
        bitWidth: 1
      - name: TIM5LPEN
        description: "TIM5 clock enable during Sleep\n              mode"
        bitOffset: 3
        bitWidth: 1
      - name: WWDGLPEN
        description: "Window watchdog clock enable during\n              Sleep mode"
        bitOffset: 11
        bitWidth: 1
      - name: SPI2LPEN
        description: "SPI2 clock enable during Sleep\n              mode"
        bitOffset: 14
        bitWidth: 1
      - name: SPI3LPEN
        description: "SPI3 clock enable during Sleep\n              mode"
        bitOffset: 15
        bitWidth: 1
      - name: USART2LPEN
        description: "USART2 clock enable during Sleep\n              mode"
        bitOffset: 17
        bitWidth: 1
      - name: I2C1LPEN
        description: "I2C1 clock enable during Sleep\n              mode"
        bitOffset: 21
        bitWidth: 1
      - name: I2C2LPEN
        description: "I2C2 clock enable during Sleep\n              mode"
        bitOffset: 22
        bitWidth: 1
      - name: I2C3LPEN
        description: "I2C3 clock enable during Sleep\n              mode"
        bitOffset: 23
        bitWidth: 1
      - name: PWRLPEN
        description: "Power interface clock enable during\n              Sleep mode"
        bitOffset: 28
        bitWidth: 1
  - name: APB2LPENR
    displayName: APB2LPENR
    description: "APB2 peripheral clock enabled in low power\n          mode register"
    addressOffset: 100
    size: 32
    access: read-write
    resetValue: 483123
    fields:
      - name: TIM1LPEN
        description: "TIM1 clock enable during Sleep\n              mode"
        bitOffset: 0
        bitWidth: 1
      - name: USART1LPEN
        description: "USART1 clock enable during Sleep\n              mode"
        bitOffset: 4
        bitWidth: 1
      - name: USART6LPEN
        description: "USART6 clock enable during Sleep\n              mode"
        bitOffset: 5
        bitWidth: 1
      - name: ADC1LPEN
        description: "ADC1 clock enable during Sleep\n              mode"
        bitOffset: 8
        bitWidth: 1
      - name: SDIOLPEN
        description: "SDIO clock enable during Sleep\n              mode"
        bitOffset: 11
        bitWidth: 1
      - name: SPI1LPEN
        description: "SPI 1 clock enable during Sleep\n              mode"
        bitOffset: 12
        bitWidth: 1
      - name: SPI4LPEN
        description: "SPI4 clock enable during Sleep\n              mode"
        bitOffset: 13
        bitWidth: 1
      - name: SYSCFGLPEN
        description: "System configuration controller clock\n              enable during Sleep mode"
        bitOffset: 14
        bitWidth: 1
      - name: TIM9LPEN
        description: "TIM9 clock enable during sleep\n              mode"
        bitOffset: 16
        bitWidth: 1
      - name: TIM10LPEN
        description: "TIM10 clock enable during Sleep\n              mode"
        bitOffset: 17
        bitWidth: 1
      - name: TIM11LPEN
        description: "TIM11 clock enable during Sleep\n              mode"
        bitOffset: 18
        bitWidth: 1
  - name: BDCR
    displayName: BDCR
    description: Backup domain control register
    addressOffset: 112
    size: 32
    resetValue: 0
    fields:
      - name: LSEON
        description: "External low-speed oscillator\n              enable"
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: LSERDY
        description: "External low-speed oscillator\n              ready"
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: LSEBYP
        description: "External low-speed oscillator\n              bypass"
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: RTCSEL0
        description: RTC clock source selection
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: RTCSEL1
        description: RTC clock source selection
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: RTCEN
        description: RTC clock enable
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: BDRST
        description: "Backup domain software\n              reset"
        bitOffset: 16
        bitWidth: 1
        access: read-write
  - name: CSR
    displayName: CSR
    description: "clock control & status\n          register"
    addressOffset: 116
    size: 32
    resetValue: 234881024
    fields:
      - name: LSION
        description: "Internal low-speed oscillator\n              enable"
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: LSIRDY
        description: "Internal low-speed oscillator\n              ready"
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: RMVF
        description: Remove reset flag
        bitOffset: 24
        bitWidth: 1
        access: read-write
      - name: BORRSTF
        description: BOR reset flag
        bitOffset: 25
        bitWidth: 1
        access: read-write
      - name: PADRSTF
        description: PIN reset flag
        bitOffset: 26
        bitWidth: 1
        access: read-write
      - name: PORRSTF
        description: POR/PDR reset flag
        bitOffset: 27
        bitWidth: 1
        access: read-write
      - name: SFTRSTF
        description: Software reset flag
        bitOffset: 28
        bitWidth: 1
        access: read-write
      - name: WDGRSTF
        description: "Independent watchdog reset\n              flag"
        bitOffset: 29
        bitWidth: 1
        access: read-write
      - name: WWDGRSTF
        description: Window watchdog reset flag
        bitOffset: 30
        bitWidth: 1
        access: read-write
      - name: LPWRRSTF
        description: Low-power reset flag
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: SSCGR
    displayName: SSCGR
    description: "spread spectrum clock generation\n          register"
    addressOffset: 128
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MODPER
        description: Modulation period
        bitOffset: 0
        bitWidth: 13
      - name: INCSTEP
        description: Incrementation step
        bitOffset: 13
        bitWidth: 15
      - name: SPREADSEL
        description: Spread Select
        bitOffset: 30
        bitWidth: 1
      - name: SSCGEN
        description: "Spread spectrum modulation\n              enable"
        bitOffset: 31
        bitWidth: 1
  - name: PLLI2SCFGR
    displayName: PLLI2SCFGR
    description: PLLI2S configuration register
    addressOffset: 132
    size: 32
    access: read-write
    resetValue: 536883200
    fields:
      - name: PLLI2SNx
        description: "PLLI2S multiplication factor for\n              VCO"
        bitOffset: 6
        bitWidth: 9
      - name: PLLI2SRx
        description: "PLLI2S division factor for I2S\n              clocks"
        bitOffset: 28
        bitWidth: 3
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
interrupts:
  - name: INTR
    description: RCC global interrupt
