\BOOKMARK [1][-]{section.1}{Chapter 3 - Parallel Computing Platforms}{}% 1
\BOOKMARK [2][-]{subsection.1.1}{Source of Processor Performance Gain}{section.1}% 2
\BOOKMARK [2][-]{subsection.1.2}{Flynn's Parallel Architecture Taxonomty}{section.1}% 3
\BOOKMARK [2][-]{subsection.1.3}{Multicore Architecture}{section.1}% 4
\BOOKMARK [3][-]{subsubsection.1.3.1}{Hierarchical design}{subsection.1.3}% 5
\BOOKMARK [3][-]{subsubsection.1.3.2}{Pipelined design}{subsection.1.3}% 6
\BOOKMARK [3][-]{subsubsection.1.3.3}{Network-based design}{subsection.1.3}% 7
\BOOKMARK [2][-]{subsection.1.4}{Memory Organization}{section.1}% 8
\BOOKMARK [1][-]{section.2}{Chapter 4}{}% 9
\BOOKMARK [2][-]{subsection.2.1}{Parallelism}{section.2}% 10
\BOOKMARK [2][-]{subsection.2.2}{Models of Coordination}{section.2}% 11
\BOOKMARK [2][-]{subsection.2.3}{Program Prallelization}{section.2}% 12
\BOOKMARK [2][-]{subsection.2.4}{Paralle Programming Patterns}{section.2}% 13
\BOOKMARK [1][-]{section.3}{Performance}{}% 14
\BOOKMARK [2][-]{subsection.3.1}{Speedup}{section.3}% 15
\BOOKMARK [1][-]{section.4}{GPGPU}{}% 16
\BOOKMARK [2][-]{subsection.4.1}{CUDA Memory Model}{section.4}% 17
\BOOKMARK [1][-]{section.5}{Cache Coherence and Memory Consistency}{}% 18
\BOOKMARK [2][-]{subsection.5.1}{Cache Coherence}{section.5}% 19
\BOOKMARK [3][-]{subsubsection.5.1.1}{Memory Coherence}{subsection.5.1}% 20
\BOOKMARK [2][-]{subsection.5.2}{Memory Consistency Models}{section.5}% 21
\BOOKMARK [1][-]{section.6}{Parallel Programming Models - II}{}% 22
\BOOKMARK [2][-]{subsection.6.1}{Data Distribution}{section.6}% 23
\BOOKMARK [2][-]{subsection.6.2}{Information Exchange}{section.6}% 24
\BOOKMARK [2][-]{subsection.6.3}{Communication Protocol}{section.6}% 25
\BOOKMARK [3][-]{subsubsection.6.3.1}{Send and Receive Operations}{subsection.6.3}% 26
\BOOKMARK [1][-]{section.7}{Message Passing}{}% 27
\BOOKMARK [2][-]{subsection.7.1}{Collective Communication}{section.7}% 28
\BOOKMARK [1][-]{section.8}{Interconnection}{}% 29
\BOOKMARK [2][-]{subsection.8.1}{Topology}{section.8}% 30
\BOOKMARK [2][-]{subsection.8.2}{Indirect Interconnection}{section.8}% 31
\BOOKMARK [3][-]{subsubsection.8.2.1}{Bus network}{subsection.8.2}% 32
\BOOKMARK [3][-]{subsubsection.8.2.2}{Crossbar network}{subsection.8.2}% 33
\BOOKMARK [2][-]{subsection.8.3}{Multistage Switching Network}{section.8}% 34
\BOOKMARK [2][-]{subsection.8.4}{Omega Network}{section.8}% 35
\BOOKMARK [2][-]{subsection.8.5}{Butterfly Network}{section.8}% 36
\BOOKMARK [2][-]{subsection.8.6}{Baseline Network}{section.8}% 37
\BOOKMARK [2][-]{subsection.8.7}{Routing}{section.8}% 38
\BOOKMARK [1][-]{section.9}{Definitions}{}% 39
