# Design-and-Performance-Analysis-of-Single-Stage-Op-Amps-in-180nm-CMOS-Using-gm-ID-Methodology
Designed and analyzed a single-stage differential operational amplifier using the gm/ID methodology for optimized transistor sizing and improved analog performance. The project utilized Cadence Virtuoso to develop gm/ID lookup tables and perform transistor-level AC simulations.
