INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/SynowiecKacper/kacper_git/SystemyRekonfigurowalne/hdmi_vga_zybo_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/dist_mem_gen_R/sim/dist_mem_gen_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/SynowiecKacper/kacper_git/SystemyRekonfigurowalne/hdmi_vga_zybo_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/SynowiecKacper/kacper_git/SystemyRekonfigurowalne/hdmi_vga_zybo_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/sim/vp_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/SynowiecKacper/kacper_git/SystemyRekonfigurowalne/hdmi_vga_zybo_bin/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/SynowiecKacper/kacper_git/SystemyRekonfigurowalne/hdmi_vga_zybo_bin/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/SynowiecKacper/kacper_git/SystemyRekonfigurowalne/hdmi_vga_zybo_bin/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
