// Seed: 1270982645
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  module_0 modCall_1 ();
  input wire id_3;
  inout tri0 id_2;
  input wire id_1;
  assign id_2 = -1;
  wire  id_6;
  wire  id_7;
  logic id_8;
  ;
endmodule
module module_2;
  wire [-1 : 1] id_1;
  module_0 modCall_1 ();
endmodule
module module_3 #(
    parameter id_3 = 32'd61,
    parameter id_5 = 32'd34
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5,
    id_6
);
  inout wire id_6;
  inout wire _id_5;
  output logic [7:0] id_4;
  module_0 modCall_1 ();
  inout wire _id_3;
  output wire id_2;
  input logic [7:0] id_1;
  assign id_4[id_5] = id_1[id_3];
endmodule
