Simple RISC 32-Bit Single path design in Verilog
===
## Simulation
![Screenshot 2024-09-23 005308](https://github.com/user-attachments/assets/76302a24-8160-4256-98d3-34abf5466002)
## Elaborated Design
![Screenshot 2024-09-22 163108](https://github.com/user-attachments/assets/0976c743-66d2-433e-a13d-a9a8942a96b4)

