#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Tue Feb  8 17:55:45 2022
# Process ID: 7753
# Current directory: /home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware
# Command line: vivado -mode batch -source nexys4ddr.tcl
# Log file: /home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/vivado.log
# Journal file: /home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/vivado.jou
#-----------------------------------------------------------
source nexys4ddr.tcl
# create_project -force -name nexys4ddr -part xc7a100t-CSG324-1
# set_msg_config -id {Common 17-55} -new_severity {Warning}
# read_verilog {/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/module/verilog/movimiento/movimiento.v}
# read_verilog {/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/module/verilog/servomotor/servomotor.v}
# read_verilog {/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/module/verilog/ultrasonido/ultrasonido.v}
# read_verilog {/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/module/verilog/ultrasonido/divFreq.v}
# read_verilog {/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/module/verilog/infrarojo/infrarojo.v}
# read_verilog {/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/module/verilog/camara/camara.v}
# read_verilog {/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/module/verilog/camara/Analyzer.v}
# read_verilog {/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/module/verilog/camara/cam_read.v}
# read_verilog {/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/module/verilog/camara/buffer_ram_dp.v}
# read_verilog {/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/module/verilog/camara/clk24_25_nexys4.v}
# read_verilog {/home/diego_sanchez/.local/lib/python3.8/site-packages/pythondata_cpu_picorv32/verilog/picorv32.v}
# read_verilog {/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v}
# read_xdc nexys4ddr.xdc
# set_property PROCESSING_ORDER EARLY [get_files nexys4ddr.xdc]
# synth_design -directive default -top nexys4ddr -part xc7a100t-CSG324-1
Command: synth_design -directive default -top nexys4ddr -part xc7a100t-CSG324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7845 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1884.422 ; gain = 202.719 ; free physical = 164 ; free virtual = 5938
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nexys4ddr' [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:20]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:899]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:899]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:900]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:900]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:901]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:901]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:902]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:902]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:904]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:904]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:905]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:905]
INFO: [Synth 8-3876] $readmem data file 'mem.init' is read successfully [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2973]
INFO: [Synth 8-3876] $readmem data file 'mem_1.init' is read successfully [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2988]
INFO: [Synth 8-3876] $readmem data file 'mem_2.init' is read successfully [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:3011]
INFO: [Synth 8-155] case statement is not full and has no default [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2364]
INFO: [Synth 8-155] case statement is not full and has no default [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2373]
INFO: [Synth 8-155] case statement is not full and has no default [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2397]
INFO: [Synth 8-155] case statement is not full and has no default [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2420]
INFO: [Synth 8-155] case statement is not full and has no default [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2481]
INFO: [Synth 8-155] case statement is not full and has no default [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2490]
INFO: [Synth 8-155] case statement is not full and has no default [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2558]
INFO: [Synth 8-155] case statement is not full and has no default [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2626]
INFO: [Synth 8-155] case statement is not full and has no default [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2638]
INFO: [Synth 8-155] case statement is not full and has no default [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2650]
INFO: [Synth 8-155] case statement is not full and has no default [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2662]
INFO: [Synth 8-155] case statement is not full and has no default [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2671]
INFO: [Synth 8-155] case statement is not full and has no default [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2726]
INFO: [Synth 8-155] case statement is not full and has no default [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2768]
INFO: [Synth 8-155] case statement is not full and has no default [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:2788]
INFO: [Synth 8-6157] synthesizing module 'movimiento' [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/module/verilog/movimiento/movimiento.v:23]
INFO: [Synth 8-6155] done synthesizing module 'movimiento' (1#1) [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/module/verilog/movimiento/movimiento.v:23]
INFO: [Synth 8-6157] synthesizing module 'servomotor' [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/module/verilog/servomotor/servomotor.v:23]
INFO: [Synth 8-6155] done synthesizing module 'servomotor' (2#1) [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/module/verilog/servomotor/servomotor.v:23]
INFO: [Synth 8-6157] synthesizing module 'ultrasonido' [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/module/verilog/ultrasonido/ultrasonido.v:23]
	Parameter Start bound to: 0 - type: integer 
	Parameter Pulse bound to: 1 - type: integer 
	Parameter Echo bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/module/verilog/ultrasonido/ultrasonido.v:45]
INFO: [Synth 8-6157] synthesizing module 'divFreq' [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/module/verilog/ultrasonido/divFreq.v:23]
INFO: [Synth 8-6155] done synthesizing module 'divFreq' (3#1) [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/module/verilog/ultrasonido/divFreq.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ultrasonido' (4#1) [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/module/verilog/ultrasonido/ultrasonido.v:23]
INFO: [Synth 8-6157] synthesizing module 'infrarojo' [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/module/verilog/infrarojo/infrarojo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'infrarojo' (5#1) [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/module/verilog/infrarojo/infrarojo.v:23]
ERROR: [Synth 8-439] module 'test_cam' not found [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:3117]
ERROR: [Synth 8-6156] failed synthesizing module 'nexys4ddr' [/home/diego_sanchez/Dokumente/GitHub/wp04-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1948.141 ; gain = 266.438 ; free physical = 239 ; free virtual = 5972
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Feb  8 17:57:02 2022...
