`include "riscv_defs.v"


module decoder (

	input wire [31:0] inst,
	input wire clk,
	output reg [151:0] statement,
	output reg [5:0] inst_address,
	output reg [15:0] prg_counter);