V 000056 55 1064          1744724615075 Controller_arch
(_unit VHDL(controller 0 27(controller_arch 0 37))
	(_version ve8)
	(_time 1744724615076 2025.04.15 09:43:35)
	(_source(\../compile/Controller.vhd\))
	(_parameters tan)
	(_code 7024227126277167727e622a777623762376757772)
	(_ent
		(_time 1744724588620)
	)
	(_object
		(_port(_int reset -1 0 29(_ent(_in))))
		(_port(_int clock -1 0 30(_ent(_in)(_event))))
		(_port(_int input -1 0 31(_ent(_in))))
		(_port(_int brst -1 0 32(_ent(_out))))
		(_port(_int bgo -1 0 33(_ent(_out))))
		(_type(_int Sreg0_type 0 41(_enum1 S1 S2 S3 S4 (_to i 0 i 3))))
		(_sig(_int Sreg0 0 0 50(_arch(_uni))))
		(_sig(_int NextState_Sreg0 0 0 50(_arch(_uni))))
		(_prcs
			(Sreg0_NextState(_arch 0 0 71(_prcs(_simple)(_trgt(3)(4)(6))(_sens(2)(5)))))
			(Sreg0_CurrentState(_arch 1 0 119(_prcs(_trgt(5))(_sens(1)(6))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED)))
	(_model . Controller_arch 2 -1)
)
V 000056 55 1064          1744732182598 Controller_arch
(_unit VHDL(controller 0 27(controller_arch 0 37))
	(_version ve8)
	(_time 1744732182599 2025.04.15 11:49:42)
	(_source(\../compile/Controller.vhd\))
	(_parameters tan)
	(_code 1c191c1b194b1d0b1e120e461b1a4f1a4f1a191b1e)
	(_ent
		(_time 1744724588620)
	)
	(_object
		(_port(_int reset -1 0 29(_ent(_in))))
		(_port(_int clock -1 0 30(_ent(_in)(_event))))
		(_port(_int input -1 0 31(_ent(_in))))
		(_port(_int brst -1 0 32(_ent(_out))))
		(_port(_int bgo -1 0 33(_ent(_out))))
		(_type(_int Sreg0_type 0 41(_enum1 S1 S2 S3 S4 (_to i 0 i 3))))
		(_sig(_int Sreg0 0 0 50(_arch(_uni))))
		(_sig(_int NextState_Sreg0 0 0 50(_arch(_uni))))
		(_prcs
			(Sreg0_NextState(_arch 0 0 71(_prcs(_simple)(_trgt(6)(3)(4))(_sens(5)(2)))))
			(Sreg0_CurrentState(_arch 1 0 119(_prcs(_trgt(5))(_sens(1)(6))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED)))
	(_model . Controller_arch 2 -1)
)
I 000051 55 1169          1744732974724 behavioral
(_unit VHDL(sevenseg 0 7(behavioral 0 14))
	(_version ve8)
	(_time 1744732974725 2025.04.15 12:02:54)
	(_source(\../src/sevenseg.vhd\))
	(_parameters tan)
	(_code 595a535a550f0b4f5f591c020b5f5c5f5e5e5a5f5c)
	(_ent
		(_time 1744732974722)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int y 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33751811 197379)
		(50529027 131587)
		(50529026 197122)
		(50528771 131843)
		(50529027 197122)
		(33751811 197122)
		(33686018 131586)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 910           1744733227463 behavioral
(_unit VHDL(bcd_counter 0 7(behavioral 0 19))
	(_version ve8)
	(_time 1744733227464 2025.04.15 12:07:07)
	(_source(\../src/BCD_counter.vhd\))
	(_parameters tan)
	(_code 9793919893c0c782c09684cd90909291c290939192)
	(_ent
		(_time 1744733222394)
	)
	(_object
		(_port(_int clock -1 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int enable -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int n0 0 0 12(_ent(_out))))
		(_port(_int n1 0 0 13(_ent(_out))))
		(_port(_int n2 0 0 14(_ent(_out))))
		(_port(_int n3 0 0 15(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED)))
	(_model . behavioral 1 -1)
)
I 000051 55 1367          1744734678953 behavioral
(_unit VHDL(bcd_counter 0 8(behavioral 0 20))
	(_version ve8)
	(_time 1744734678954 2025.04.15 12:31:18)
	(_source(\../src/BCD_counter.vhd\))
	(_parameters tan)
	(_code 8381d08d83d4d396d78090d984848685d684878586)
	(_ent
		(_time 1744734660620)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int enable -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int n0 0 0 13(_ent(_out))))
		(_port(_int n1 0 0 14(_ent(_out))))
		(_port(_int n2 0 0 15(_ent(_out))))
		(_port(_int n3 0 0 16(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~1000~13 0 21(_scalar (_to i 0 i 1000))))
		(_sig(_int count 1 0 21(_arch(_uni))))
		(_prcs
			(count_process(_arch 0 0 23(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2))(_read(7)))))
			(output_process(_arch 1 0 31(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000051 55 1367          1744734740609 behavioral
(_unit VHDL(bcd_counter 0 8(behavioral 0 20))
	(_version ve8)
	(_time 1744734740610 2025.04.15 12:32:20)
	(_source(\../src/BCD_counter.vhd\))
	(_parameters tan)
	(_code 5b5e0b580a0c0b4e0f5848015c5c5e5d0e5c5f5d5e)
	(_ent
		(_time 1744734660620)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int enable -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int n0 0 0 13(_ent(_out))))
		(_port(_int n1 0 0 14(_ent(_out))))
		(_port(_int n2 0 0 15(_ent(_out))))
		(_port(_int n3 0 0 16(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~1000~13 0 21(_scalar (_to i 0 i 1000))))
		(_sig(_int count 1 0 21(_arch(_uni))))
		(_prcs
			(count_process(_arch 0 0 23(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2))(_read(7)))))
			(output_process(_arch 1 0 31(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000051 55 1369          1744734900832 behavioral
(_unit VHDL(bcd_counter 0 8(behavioral 0 20))
	(_version ve8)
	(_time 1744734900833 2025.04.15 12:35:00)
	(_source(\../src/BCD_counter.vhd\))
	(_parameters tan)
	(_code 36616033336166236235256c313133306331323033)
	(_ent
		(_time 1744734660620)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int enable -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int n0 0 0 13(_ent(_out))))
		(_port(_int n1 0 0 14(_ent(_out))))
		(_port(_int n2 0 0 15(_ent(_out))))
		(_port(_int n3 0 0 16(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~10000~13 0 21(_scalar (_to i 0 i 10000))))
		(_sig(_int count 1 0 21(_arch(_uni))))
		(_prcs
			(count_process(_arch 0 0 23(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2))(_read(7)))))
			(output_process(_arch 1 0 31(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
V 000051 55 1390          1744734968907 behavioral
(_unit VHDL(bcd_counter 0 8(behavioral 0 20))
	(_version ve8)
	(_time 1744734968908 2025.04.15 12:36:08)
	(_source(\../src/BCD_counter.vhd\))
	(_parameters tan)
	(_code 2470212023737431702b377e232321227123202221)
	(_ent
		(_time 1744734660620)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int enable -1 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int n0 0 0 13(_ent(_out))))
		(_port(_int n1 0 0 14(_ent(_out))))
		(_port(_int n2 0 0 15(_ent(_out))))
		(_port(_int n3 0 0 16(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~10000~13 0 21(_scalar (_to i 0 i 10000))))
		(_sig(_int count 1 0 21(_arch(_uni))))
		(_prcs
			(count_process(_arch 0 0 23(_prcs(_trgt(7))(_sens(0)(1)(2)(7))(_dssslsensitivity 3))))
			(output_process(_arch 1 0 35(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000050 55 3180          1744735253649 stopwatch
(_unit VHDL(stopwatch 0 24(stopwatch 0 36))
	(_version ve8)
	(_time 1744735253650 2025.04.15 12:40:53)
	(_source(\../compile/stopwatch.vhd\))
	(_parameters tan)
	(_code 6265376364356075643375383265666461646a6561)
	(_ent
		(_time 1744735253641)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 53(_ent (_in))))
				(_port(_int clock -1 0 54(_ent (_in))))
				(_port(_int input -1 0 55(_ent (_in))))
				(_port(_int brst -1 0 56(_ent (_out))))
				(_port(_int bgo -1 0 57(_ent (_out))))
			)
		)
		(sevenseg
			(_object
				(_port(_int a 2 0 62(_ent (_in))))
				(_port(_int y 3 0 63(_ent (_out))))
			)
		)
		(BCD_counter
			(_object
				(_port(_int clock -1 0 42(_ent (_in))))
				(_port(_int reset -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 44(_ent (_in))))
				(_port(_int n0 1 0 45(_ent (_out))))
				(_port(_int n1 1 0 46(_ent (_out))))
				(_port(_int n2 1 0 47(_ent (_out))))
				(_port(_int n3 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp Controller)
		(_port
			((reset)(Key0))
			((clock)(clk_100))
			((input)(Key3))
			((brst)(NET677))
			((bgo)(NET681))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst U2 0 90(_comp sevenseg)
		(_port
			((a)(BUS737))
			((y)(Hex0))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U3 0 96(_comp sevenseg)
		(_port
			((a)(BUS729))
			((y)(Hex1))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U4 0 102(_comp sevenseg)
		(_port
			((a)(BUS721))
			((y)(Hex2))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U5 0 108(_comp sevenseg)
		(_port
			((a)(BUS717))
			((y)(Hex3))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U6 0 114(_comp BCD_counter)
		(_port
			((clock)(clk_100))
			((reset)(NET677))
			((enable)(NET681))
			((n0)(BUS737))
			((n1)(BUS729))
			((n2)(BUS721))
			((n3)(BUS717))
		)
		(_use(_ent . BCD_counter)
		)
	)
	(_object
		(_port(_int Key0 -1 0 26(_ent(_in))))
		(_port(_int Clock_50 -1 0 27(_ent(_in))))
		(_port(_int Key3 -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 29(_array -1((_dto i 6 i 0)))))
		(_port(_int Hex0 0 0 29(_ent(_out))))
		(_port(_int Hex1 0 0 30(_ent(_out))))
		(_port(_int Hex2 0 0 31(_ent(_out))))
		(_port(_int Hex3 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk_100 -1 0 69(_arch(_uni))))
		(_sig(_int NET677 -1 0 70(_arch(_uni))))
		(_sig(_int NET681 -1 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 72(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS717 4 0 72(_arch(_uni))))
		(_sig(_int BUS721 4 0 73(_arch(_uni))))
		(_sig(_int BUS729 4 0 74(_arch(_uni))))
		(_sig(_int BUS737 4 0 75(_arch(_uni))))
		(_prcs
			(line__129(_arch 0 0 129(_assignment(_alias((clk_100)(Clock_50)))(_simpleassign BUF)(_trgt(7))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stopwatch 1 -1)
)
V 000051 55 1169          1744735270029 behavioral
(_unit VHDL(sevenseg 0 7(behavioral 0 14))
	(_version ve8)
	(_time 1744735270030 2025.04.15 12:41:10)
	(_source(\../src/sevenseg.vhd\))
	(_parameters tan)
	(_code 595a0c5a550f0b4f5f591c020b5f5c5f5e5e5a5f5c)
	(_ent
		(_time 1744732974721)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int y 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33751811 197379)
		(50529027 131587)
		(50529026 197122)
		(50528771 131843)
		(50529027 197122)
		(33751811 197122)
		(33686018 131586)
	)
	(_model . behavioral 1 -1)
)
I 000050 55 3132          1744735348129 stopwatch
(_unit VHDL(stopwatch 0 24(stopwatch 0 36))
	(_version ve8)
	(_time 1744735348130 2025.04.15 12:42:28)
	(_source(\../compile/stopwatch.vhd\))
	(_parameters tan)
	(_code 77787477742075607126602d2770737174717f7074)
	(_ent
		(_time 1744735253640)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 53(_ent (_in))))
				(_port(_int clock -1 0 54(_ent (_in))))
				(_port(_int input -1 0 55(_ent (_in))))
				(_port(_int brst -1 0 56(_ent (_out))))
				(_port(_int bgo -1 0 57(_ent (_out))))
			)
		)
		(sevenseg
			(_object
				(_port(_int a 2 0 62(_ent (_in))))
				(_port(_int y 3 0 63(_ent (_out))))
			)
		)
		(BCD_counter
			(_object
				(_port(_int clock -1 0 42(_ent (_in))))
				(_port(_int reset -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 44(_ent (_in))))
				(_port(_int n0 1 0 45(_ent (_out))))
				(_port(_int n1 1 0 46(_ent (_out))))
				(_port(_int n2 1 0 47(_ent (_out))))
				(_port(_int n3 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp Controller)
		(_port
			((reset)(Key0))
			((clock)(clk_100))
			((input)(Key3))
			((brst)(NET677))
			((bgo)(NET681))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst U2 0 90(_comp sevenseg)
		(_port
			((a)(n0))
			((y)(Hex0))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U3 0 96(_comp sevenseg)
		(_port
			((a)(n1))
			((y)(Hex1))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U4 0 102(_comp sevenseg)
		(_port
			((a)(n2))
			((y)(Hex2))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U5 0 108(_comp sevenseg)
		(_port
			((a)(n3))
			((y)(Hex3))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U6 0 114(_comp BCD_counter)
		(_port
			((clock)(clk_100))
			((reset)(NET677))
			((enable)(NET681))
			((n0)(n0))
			((n1)(n1))
			((n2)(n2))
			((n3)(n3))
		)
		(_use(_ent . BCD_counter)
		)
	)
	(_object
		(_port(_int Key0 -1 0 26(_ent(_in))))
		(_port(_int Clock_50 -1 0 27(_ent(_in))))
		(_port(_int Key3 -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 29(_array -1((_dto i 6 i 0)))))
		(_port(_int Hex0 0 0 29(_ent(_out))))
		(_port(_int Hex1 0 0 30(_ent(_out))))
		(_port(_int Hex2 0 0 31(_ent(_out))))
		(_port(_int Hex3 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk_100 -1 0 69(_arch(_uni))))
		(_sig(_int NET677 -1 0 70(_arch(_uni))))
		(_sig(_int NET681 -1 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 72(_array -1((_dto i 3 i 0)))))
		(_sig(_int n0 4 0 72(_arch(_uni))))
		(_sig(_int n1 4 0 73(_arch(_uni))))
		(_sig(_int n2 4 0 74(_arch(_uni))))
		(_sig(_int n3 4 0 75(_arch(_uni))))
		(_prcs
			(line__129(_arch 0 0 129(_assignment(_alias((clk_100)(Clock_50)))(_simpleassign BUF)(_trgt(7))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stopwatch 1 -1)
)
V 000056 55 1064          1744735686701 Controller_arch
(_unit VHDL(controller 0 27(controller_arch 0 37))
	(_version ve8)
	(_time 1744735686702 2025.04.15 12:48:06)
	(_source(\../compile/Controller.vhd\))
	(_parameters tan)
	(_code f9aeaba9a6aef8eefbf7eba3feffaaffaafffcfefb)
	(_ent
		(_time 1744724588620)
	)
	(_object
		(_port(_int reset -1 0 29(_ent(_in))))
		(_port(_int clock -1 0 30(_ent(_in)(_event))))
		(_port(_int input -1 0 31(_ent(_in))))
		(_port(_int brst -1 0 32(_ent(_out))))
		(_port(_int bgo -1 0 33(_ent(_out))))
		(_type(_int Sreg0_type 0 41(_enum1 S1 S2 S3 S4 (_to i 0 i 3))))
		(_sig(_int Sreg0 0 0 50(_arch(_uni))))
		(_sig(_int NextState_Sreg0 0 0 50(_arch(_uni))))
		(_prcs
			(Sreg0_NextState(_arch 0 0 71(_prcs(_simple)(_trgt(6)(3)(4))(_sens(5)(2)))))
			(Sreg0_CurrentState(_arch 1 0 119(_prcs(_trgt(5))(_sens(1)(6))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED)))
	(_model . Controller_arch 2 -1)
)
V 000050 55 3241          1744736609887 stopwatch
(_unit VHDL(stopwatch 0 24(stopwatch 0 36))
	(_version ve8)
	(_time 1744736609888 2025.04.15 13:03:29)
	(_source(\../compile/stopwatch.vhd\))
	(_parameters tan)
	(_code 2d792f287d7a2f3a2a283a777d2a292b2e2b252a2e)
	(_ent
		(_time 1744735253640)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 53(_ent (_in))))
				(_port(_int clock -1 0 54(_ent (_in))))
				(_port(_int input -1 0 55(_ent (_in))))
				(_port(_int brst -1 0 56(_ent (_out))))
				(_port(_int bgo -1 0 57(_ent (_out))))
			)
		)
		(sevenseg
			(_object
				(_port(_int a 2 0 62(_ent (_in))))
				(_port(_int y 3 0 63(_ent (_out))))
			)
		)
		(BCD_counter
			(_object
				(_port(_int clock -1 0 42(_ent (_in))))
				(_port(_int reset -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 44(_ent (_in))))
				(_port(_int n0 1 0 45(_ent (_out))))
				(_port(_int n1 1 0 46(_ent (_out))))
				(_port(_int n2 1 0 47(_ent (_out))))
				(_port(_int n3 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst U1 0 82(_comp Controller)
		(_port
			((reset)(NET900))
			((clock)(clk_100))
			((input)(Key3))
			((brst)(NET677))
			((bgo)(NET681))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst U2 0 93(_comp sevenseg)
		(_port
			((a)(n0))
			((y)(Hex0))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U3 0 99(_comp sevenseg)
		(_port
			((a)(n1))
			((y)(Hex1))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U4 0 105(_comp sevenseg)
		(_port
			((a)(n2))
			((y)(Hex2))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U5 0 111(_comp sevenseg)
		(_port
			((a)(n3))
			((y)(Hex3))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U6 0 117(_comp BCD_counter)
		(_port
			((clock)(clk_100))
			((reset)(NET677))
			((enable)(NET681))
			((n0)(n0))
			((n1)(n1))
			((n2)(n2))
			((n3)(n3))
		)
		(_use(_ent . BCD_counter)
		)
	)
	(_object
		(_port(_int Key0 -1 0 26(_ent(_in))))
		(_port(_int Clock_50 -1 0 27(_ent(_in))))
		(_port(_int Key3 -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 29(_array -1((_dto i 6 i 0)))))
		(_port(_int Hex0 0 0 29(_ent(_out))))
		(_port(_int Hex1 0 0 30(_ent(_out))))
		(_port(_int Hex2 0 0 31(_ent(_out))))
		(_port(_int Hex3 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk_100 -1 0 69(_arch(_uni))))
		(_sig(_int NET677 -1 0 70(_arch(_uni))))
		(_sig(_int NET681 -1 0 71(_arch(_uni))))
		(_sig(_int NET900 -1 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1((_dto i 3 i 0)))))
		(_sig(_int n0 4 0 73(_arch(_uni))))
		(_sig(_int n1 4 0 74(_arch(_uni))))
		(_sig(_int n2 4 0 75(_arch(_uni))))
		(_sig(_int n3 4 0 76(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_trgt(10))(_sens(0)))))
			(line__132(_arch 1 0 132(_assignment(_alias((clk_100)(Clock_50)))(_simpleassign BUF)(_trgt(7))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stopwatch 2 -1)
)
V 000056 55 1064          1744736631367 Controller_arch
(_unit VHDL(controller 0 27(controller_arch 0 37))
	(_version ve8)
	(_time 1744736631368 2025.04.15 13:03:51)
	(_source(\../compile/Controller.vhd\))
	(_parameters tan)
	(_code 191e1f1e464e180e1b170b431e1f4a1f4a1f1c1e1b)
	(_ent
		(_time 1744724588620)
	)
	(_object
		(_port(_int reset -1 0 29(_ent(_in))))
		(_port(_int clock -1 0 30(_ent(_in)(_event))))
		(_port(_int input -1 0 31(_ent(_in))))
		(_port(_int brst -1 0 32(_ent(_out))))
		(_port(_int bgo -1 0 33(_ent(_out))))
		(_type(_int Sreg0_type 0 41(_enum1 S1 S2 S3 S4 (_to i 0 i 3))))
		(_sig(_int Sreg0 0 0 50(_arch(_uni))))
		(_sig(_int NextState_Sreg0 0 0 50(_arch(_uni))))
		(_prcs
			(Sreg0_NextState(_arch 0 0 71(_prcs(_simple)(_trgt(6)(3)(4))(_sens(5)(2)))))
			(Sreg0_CurrentState(_arch 1 0 119(_prcs(_trgt(5))(_sens(1)(6))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED)))
	(_model . Controller_arch 2 -1)
)
I 000049 55 1142          1744922829352 behavior
(_unit VHDL(clk_div_gen 0 28(behavior 0 42))
	(_version ve8)
	(_time 1744922829353 2025.04.17 16:47:09)
	(_source(\../src/clk_div_gen.vhd\))
	(_parameters tan)
	(_code 7a282a7b782d7c6f2e7a6e20227d7c7f2c7c7d7c7f)
	(_ent
		(_time 1744922829350)
	)
	(_object
		(_gen(_int in_hz -1 0 30 \50000000\ (_ent((i 50000000)))))
		(_gen(_int out_hz -1 0 31 \100\ (_ent((i 100)))))
		(_port(_int reset -2 0 34(_ent(_in))))
		(_port(_int clock -2 0 35(_ent(_in))))
		(_port(_int clk_100 -2 0 36(_ent(_out))))
		(_cnst(_int max_count -1 0 43(_arch gms(_code 2))))
		(_type(_int ~INTEGER~range~0~to~max_count~13 0 44(_scalar (_to i 0 c 3))))
		(_sig(_int count 0 0 44(_arch(_uni))))
		(_sig(_int out_clk -2 0 45(_arch(_uni((i 2))))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1))(_read(3)(4)))))
			(line__63(_arch 1 0 63(_assignment(_alias((clk_100)(out_clk)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behavior 4 -1)
)
V 000050 55 1013          1744922848873 Clock_Gen
(_unit VHDL(clock_gen 0 24(clock_gen 0 32))
	(_version ve8)
	(_time 1744922848874 2025.04.17 16:47:28)
	(_source(\../compile/Clock_Gen.vhd\))
	(_parameters tan)
	(_code c6c2cd939391c4d0c7c7849fc1c0c1c0c3c093c0c5)
	(_ent
		(_time 1744922848866)
	)
	(_comp
		(clk_div_gen
			(_object
				(_gen(_int in_hz -2 0 38(_ent((i 50000000)))))
				(_gen(_int out_hz -2 0 39(_ent((i 100)))))
				(_port(_int reset -1 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int clk_100 -1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 52(_comp clk_div_gen)
		(_port
			((reset)(reset))
			((clock)(clock))
			((clk_100)(clk_100))
		)
		(_use(_ent . clk_div_gen)
		)
	)
	(_object
		(_port(_int reset -1 0 26(_ent(_in))))
		(_port(_int clock -1 0 27(_ent(_in))))
		(_port(_int clk_100 -1 0 28(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000056 55 1067          1744922921298 Controller_arch
(_unit VHDL(controller 0 27(controller_arch 0 37))
	(_version ve8)
	(_time 1744922921299 2025.04.17 16:48:41)
	(_source(\../compile/Controller.vhd\))
	(_parameters tan)
	(_code acaeacfba9fbadbbaeffbef6abaaffaaffaaa9abae)
	(_ent
		(_time 1744724588620)
	)
	(_object
		(_port(_int reset -1 0 29(_ent(_in))))
		(_port(_int clock -1 0 30(_ent(_in)(_event))))
		(_port(_int input -1 0 31(_ent(_in))))
		(_port(_int brst -1 0 32(_ent(_out))))
		(_port(_int bgo -1 0 33(_ent(_out))))
		(_type(_int Sreg0_type 0 41(_enum1 S1 S2 S3 S4 (_to i 0 i 3))))
		(_sig(_int Sreg0 0 0 50(_arch(_uni))))
		(_sig(_int NextState_Sreg0 0 0 50(_arch(_uni))))
		(_prcs
			(Sreg0_NextState(_arch 0 0 71(_prcs(_simple)(_trgt(6)(3)(4))(_sens(5)(2)))))
			(Sreg0_CurrentState(_arch 1 0 119(_prcs(_trgt(5))(_sens(1)(6)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED)))
	(_model . Controller_arch 2 -1)
)
V 000051 55 1445          1744922953503 behavioral
(_unit VHDL(bcd_counter 0 8(behavioral 0 20))
	(_version ve8)
	(_time 1744922953504 2025.04.17 16:49:13)
	(_source(\../src/BCD_counter.vhd\))
	(_parameters tan)
	(_code 77227476732027622320642d707072712270737172)
	(_ent
		(_time 1744734660620)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int enable -1 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int n0 0 0 13(_ent(_out))))
		(_port(_int n1 0 0 14(_ent(_out))))
		(_port(_int n2 0 0 15(_ent(_out))))
		(_port(_int n3 0 0 16(_ent(_out))))
		(_cnst(_int max_count -2 0 21(_arch((i 9999)))))
		(_type(_int ~INTEGER~range~0~to~max_count~13 0 22(_scalar (_to i 0 i 9999))))
		(_sig(_int count 1 0 22(_arch(_uni))))
		(_prcs
			(count_process(_arch 0 0 24(_prcs(_trgt(7))(_sens(0)(1)(2)(7))(_dssslsensitivity 3))))
			(output_process(_arch 1 0 36(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000050 55 3463          1744922961140 stopwatch
(_unit VHDL(stopwatch 0 24(stopwatch 0 36))
	(_version ve8)
	(_time 1744922961141 2025.04.17 16:49:21)
	(_source(\../compile/stopwatch.vhd\))
	(_parameters tan)
	(_code 4f1c1a4c1d184d58481c58151f484b494c4947484c)
	(_ent
		(_time 1744735253640)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clock -1 0 61(_ent (_in))))
				(_port(_int input -1 0 62(_ent (_in))))
				(_port(_int brst -1 0 63(_ent (_out))))
				(_port(_int bgo -1 0 64(_ent (_out))))
			)
		)
		(sevenseg
			(_object
				(_port(_int a 2 0 69(_ent (_in))))
				(_port(_int y 3 0 70(_ent (_out))))
			)
		)
		(BCD_counter
			(_object
				(_port(_int clock -1 0 42(_ent (_in))))
				(_port(_int reset -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 44(_ent (_in))))
				(_port(_int n0 1 0 45(_ent (_out))))
				(_port(_int n1 1 0 46(_ent (_out))))
				(_port(_int n2 1 0 47(_ent (_out))))
				(_port(_int n3 1 0 48(_ent (_out))))
			)
		)
		(Clock_Gen
			(_object
				(_port(_int reset -1 0 53(_ent (_in))))
				(_port(_int clock -1 0 54(_ent (_in))))
				(_port(_int clk_100 -1 0 55(_ent (_out))))
			)
		)
	)
	(_inst U1 0 88(_comp Controller)
		(_port
			((reset)(Key0))
			((clock)(clk_100))
			((input)(Key3))
			((brst)(NET677))
			((bgo)(NET681))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst U2 0 97(_comp sevenseg)
		(_port
			((a)(n0))
			((y)(Hex0))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U3 0 103(_comp sevenseg)
		(_port
			((a)(n1))
			((y)(Hex1))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U4 0 109(_comp sevenseg)
		(_port
			((a)(n2))
			((y)(Hex2))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U5 0 115(_comp sevenseg)
		(_port
			((a)(n3))
			((y)(Hex3))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U6 0 121(_comp BCD_counter)
		(_port
			((clock)(clk_100))
			((reset)(NET677))
			((enable)(NET681))
			((n0)(n0))
			((n1)(n1))
			((n2)(n2))
			((n3)(n3))
		)
		(_use(_ent . BCD_counter)
		)
	)
	(_inst U7 0 132(_comp Clock_Gen)
		(_port
			((reset)(Key0))
			((clock)(clk_100))
			((clk_100)(clk_100))
		)
		(_use(_ent . Clock_Gen)
		)
	)
	(_object
		(_port(_int Key0 -1 0 26(_ent(_in))))
		(_port(_int Clock_50 -1 0 27(_ent(_in))))
		(_port(_int Key3 -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 29(_array -1((_dto i 6 i 0)))))
		(_port(_int Hex0 0 0 29(_ent(_out))))
		(_port(_int Hex1 0 0 30(_ent(_out))))
		(_port(_int Hex2 0 0 31(_ent(_out))))
		(_port(_int Hex3 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 69(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 70(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk_100 -1 0 76(_arch(_uni))))
		(_sig(_int NET677 -1 0 77(_arch(_uni))))
		(_sig(_int NET681 -1 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 79(_array -1((_dto i 3 i 0)))))
		(_sig(_int n0 4 0 79(_arch(_uni))))
		(_sig(_int n1 4 0 80(_arch(_uni))))
		(_sig(_int n2 4 0 81(_arch(_uni))))
		(_sig(_int n3 4 0 82(_arch(_uni))))
		(_prcs
			(line__143(_arch 0 0 143(_assignment(_alias((clk_100)(Clock_50)))(_simpleassign BUF)(_trgt(7))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stopwatch 1 -1)
)
V 000050 55 3809          1744923613422 stopwatch
(_unit VHDL(stopwatch 0 24(stopwatch 0 36))
	(_version ve8)
	(_time 1744923613423 2025.04.17 17:00:13)
	(_source(\../compile/stopwatch.vhd\))
	(_parameters tan)
	(_code 491a494a441e4b5e414c5e13194e4d4f4a4f414e4a)
	(_ent
		(_time 1744735253640)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clock -1 0 61(_ent (_in))))
				(_port(_int input -1 0 62(_ent (_in))))
				(_port(_int brst -1 0 63(_ent (_out))))
				(_port(_int bgo -1 0 64(_ent (_out))))
			)
		)
		(sevenseg
			(_object
				(_port(_int a 2 0 69(_ent (_in))))
				(_port(_int y 3 0 70(_ent (_out))))
			)
		)
		(BCD_counter
			(_object
				(_port(_int clock -1 0 42(_ent (_in))))
				(_port(_int reset -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 44(_ent (_in))))
				(_port(_int n0 1 0 45(_ent (_out))))
				(_port(_int n1 1 0 46(_ent (_out))))
				(_port(_int n2 1 0 47(_ent (_out))))
				(_port(_int n3 1 0 48(_ent (_out))))
			)
		)
		(Clock_Gen
			(_object
				(_port(_int reset -1 0 53(_ent (_in))))
				(_port(_int clock -1 0 54(_ent (_in))))
				(_port(_int clk_100 -1 0 55(_ent (_out))))
			)
		)
	)
	(_inst U1 0 91(_comp Controller)
		(_port
			((reset)(reset))
			((clock)(clock))
			((input)(input))
			((brst)(NET1453))
			((bgo)(NET1457))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst U2 0 100(_comp sevenseg)
		(_port
			((a)(n0))
			((y)(Hex0))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U3 0 106(_comp sevenseg)
		(_port
			((a)(n1))
			((y)(Hex1))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U4 0 112(_comp sevenseg)
		(_port
			((a)(n2))
			((y)(Hex2))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U5 0 118(_comp sevenseg)
		(_port
			((a)(n3))
			((y)(Hex3))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U6 0 124(_comp BCD_counter)
		(_port
			((clock)(clk_100))
			((reset)(NET1453))
			((enable)(NET1457))
			((n0)(n0))
			((n1)(n1))
			((n2)(n2))
			((n3)(n3))
		)
		(_use(_ent . BCD_counter)
		)
	)
	(_inst U7 0 135(_comp Clock_Gen)
		(_port
			((reset)(reset))
			((clock)(clock))
			((clk_100)(clk_100))
		)
		(_use(_ent . Clock_Gen)
		)
	)
	(_object
		(_port(_int Key0 -1 0 26(_ent(_in))))
		(_port(_int Clock_50 -1 0 27(_ent(_in))))
		(_port(_int Key3 -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 29(_array -1((_dto i 6 i 0)))))
		(_port(_int Hex0 0 0 29(_ent(_out))))
		(_port(_int Hex1 0 0 30(_ent(_out))))
		(_port(_int Hex2 0 0 31(_ent(_out))))
		(_port(_int Hex3 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 69(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 70(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk_100 -1 0 76(_arch(_uni))))
		(_sig(_int clock -1 0 77(_arch(_uni))))
		(_sig(_int input -1 0 78(_arch(_uni))))
		(_sig(_int NET1453 -1 0 79(_arch(_uni))))
		(_sig(_int NET1457 -1 0 80(_arch(_uni))))
		(_sig(_int reset -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 82(_array -1((_dto i 3 i 0)))))
		(_sig(_int n0 4 0 82(_arch(_uni))))
		(_sig(_int n1 4 0 83(_arch(_uni))))
		(_sig(_int n2 4 0 84(_arch(_uni))))
		(_sig(_int n3 4 0 85(_arch(_uni))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_alias((clock)(Clock_50)))(_simpleassign BUF)(_trgt(8))(_sens(1)))))
			(line__147(_arch 1 0 147(_assignment(_alias((reset)(Key0)))(_simpleassign BUF)(_trgt(12))(_sens(0)))))
			(line__148(_arch 2 0 148(_assignment(_alias((input)(Key3)))(_simpleassign BUF)(_trgt(9))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stopwatch 3 -1)
)
I 000049 55 1142          1744924378585 behavior
(_unit VHDL(clk_div_gen 0 28(behavior 0 42))
	(_version ve8)
	(_time 1744924378586 2025.04.17 17:12:58)
	(_source(\../src/clk_div_gen.vhd\))
	(_parameters tan)
	(_code 2d232e292a7a2b38792d3977752a2b287b2b2a2b28)
	(_ent
		(_time 1744922829349)
	)
	(_object
		(_gen(_int in_hz -1 0 30 \50000000\ (_ent((i 50000000)))))
		(_gen(_int out_hz -1 0 31 \100\ (_ent((i 100)))))
		(_port(_int reset -2 0 34(_ent(_in))))
		(_port(_int clock -2 0 35(_ent(_in))))
		(_port(_int clk_100 -2 0 36(_ent(_out))))
		(_cnst(_int max_count -1 0 43(_arch gms(_code 2))))
		(_type(_int ~INTEGER~range~0~to~max_count~13 0 44(_scalar (_to i 0 c 3))))
		(_sig(_int count 0 0 44(_arch(_uni))))
		(_sig(_int out_clk -2 0 45(_arch(_uni((i 2))))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1))(_read(3)(4)))))
			(line__63(_arch 1 0 63(_assignment(_alias((clk_100)(out_clk)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behavior 4 -1)
)
I 000049 55 1093          1744924843102 behavior
(_unit VHDL(clk_div_gen 0 28(behavior 0 41))
	(_version ve8)
	(_time 1744924843103 2025.04.17 17:20:43)
	(_source(\../src/clk_div_gen.vhd\))
	(_parameters tan)
	(_code b0bfb5e4e3e7b6a5e4b3a4eae8b7b6b5e6b6b7b6b5)
	(_ent
		(_time 1744924843100)
	)
	(_object
		(_gen(_int clock_divisor -1 0 30 \500000\ (_ent((i 500000)))))
		(_port(_int reset -2 0 33(_ent(_in))))
		(_port(_int clock -2 0 34(_ent(_in))))
		(_port(_int clk_100 -2 0 35(_ent(_out))))
		(_cnst(_int max_count -1 0 42(_arch gms(_code 2))))
		(_type(_int ~INTEGER~range~0~to~max_count~13 0 43(_scalar (_to i 0 c 3))))
		(_sig(_int count 0 0 43(_arch(_uni))))
		(_sig(_int out_clk -2 0 44(_arch(_uni((i 2))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1))(_read(3)(4)))))
			(line__62(_arch 1 0 62(_assignment(_alias((clk_100)(out_clk)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behavior 4 -1)
)
I 000049 55 1100          1744924968045 behavior
(_unit VHDL(clk_div_gen 0 28(behavior 0 41))
	(_version ve8)
	(_time 1744924968046 2025.04.17 17:22:48)
	(_source(\../src/clk_div_gen.vhd\))
	(_parameters tan)
	(_code cacb9c9fc89dccdf9ec9de9092cdcccf9ccccdcccf)
	(_ent
		(_time 1744924843099)
	)
	(_object
		(_gen(_int clock_divisor -1 0 30 \500000\ (_ent((i 500000)))))
		(_port(_int reset -2 0 33(_ent(_in))))
		(_port(_int clock -2 0 34(_ent(_in))))
		(_port(_int clk_100 -2 0 35(_ent(_out))))
		(_cnst(_int max_count -1 0 42(_arch gms(_code 2))))
		(_type(_int ~INTEGER~range~0~to~max_count~13 0 43(_scalar (_to i 0 c 3))))
		(_sig(_int count 0 0 43(_arch(_uni((i 0))))))
		(_sig(_int out_clk -2 0 44(_arch(_uni((i 2))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1))(_read(3)(4)))))
			(line__62(_arch 1 0 62(_assignment(_alias((clk_100)(out_clk)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behavior 4 -1)
)
I 000049 55 1100          1744925080692 behavior
(_unit VHDL(clk_div_gen 0 28(behavior 0 41))
	(_version ve8)
	(_time 1744925080693 2025.04.17 17:24:40)
	(_source(\../src/clk_div_gen.vhd\))
	(_parameters tan)
	(_code cacfcf9fc89dccdf9ecade9092cdcccf9ccccdcccf)
	(_ent
		(_time 1744924843099)
	)
	(_object
		(_gen(_int clock_divisor -1 0 30 \500000\ (_ent((i 500000)))))
		(_port(_int reset -2 0 33(_ent(_in))))
		(_port(_int clock -2 0 34(_ent(_in))))
		(_port(_int clk_100 -2 0 35(_ent(_out))))
		(_cnst(_int max_count -1 0 42(_arch gms(_code 2))))
		(_type(_int ~INTEGER~range~0~to~max_count~13 0 43(_scalar (_to i 0 c 3))))
		(_sig(_int count 0 0 43(_arch(_uni((i 0))))))
		(_sig(_int out_clk -2 0 44(_arch(_uni((i 2))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1))(_read(3)(4)))))
			(line__63(_arch 1 0 63(_assignment(_alias((clk_100)(out_clk)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behavior 4 -1)
)
I 000049 55 1100          1744925275674 behavior
(_unit VHDL(clk_div_gen 0 28(behavior 0 41))
	(_version ve8)
	(_time 1744925275675 2025.04.17 17:27:55)
	(_source(\../src/clk_div_gen.vhd\))
	(_parameters tan)
	(_code 7376707223247566277367292b7475762575747576)
	(_ent
		(_time 1744924843099)
	)
	(_object
		(_gen(_int clock_divisor -1 0 30 \500000\ (_ent((i 500000)))))
		(_port(_int reset -2 0 33(_ent(_in))))
		(_port(_int clock -2 0 34(_ent(_in))))
		(_port(_int clk_100 -2 0 35(_ent(_out))))
		(_cnst(_int max_count -1 0 42(_arch gms(_code 2))))
		(_type(_int ~INTEGER~range~0~to~max_count~13 0 43(_scalar (_to i 0 c 3))))
		(_sig(_int count 0 0 43(_arch(_uni((i 0))))))
		(_sig(_int out_clk -2 0 44(_arch(_uni((i 2))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1))(_read(3)(4)))))
			(line__63(_arch 1 0 63(_assignment(_alias((clk_100)(out_clk)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behavior 4 -1)
)
I 000049 55 1053          1744925479828 behavior
(_unit VHDL(clk_div_gen 0 28(behavior 0 41))
	(_version ve8)
	(_time 1744925479829 2025.04.17 17:31:19)
	(_source(\../src/clk_div_gen.vhd\))
	(_parameters tan)
	(_code efedb8bceab8e9fabbecfbb5b7e8e9eab9e9e8e9ea)
	(_ent
		(_time 1744924843099)
	)
	(_object
		(_gen(_int clock_divisor -1 0 30 \500000\ (_ent gms((i 500000)))))
		(_port(_int reset -2 0 33(_ent(_in))))
		(_port(_int clock -2 0 34(_ent(_in))))
		(_port(_int clk_100 -2 0 35(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~clock_divisor~13 0 42(_scalar (_to i 0 c 2))))
		(_sig(_int count 0 0 42(_arch(_uni((i 0))))))
		(_sig(_int out_clk -2 0 43(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1))(_read(3)(4)))))
			(line__62(_arch 1 0 62(_assignment(_alias((clk_100)(out_clk)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behavior 3 -1)
)
I 000049 55 1074          1744925690033 behavior
(_unit VHDL(clk_div_gen 0 28(behavior 0 41))
	(_version ve8)
	(_time 1744925690034 2025.04.17 17:34:50)
	(_source(\../src/clk_div_gen.vhd\))
	(_parameters tan)
	(_code 0a040a0c085d0c1f5e0b1e50520d0c0f5c0c0d0c0f)
	(_ent
		(_time 1744924843099)
	)
	(_object
		(_gen(_int clock_divisor -1 0 30 \500000\ (_ent gms((i 500000)))))
		(_port(_int reset -2 0 33(_ent(_in)(_event))))
		(_port(_int clock -2 0 34(_ent(_in)(_event))))
		(_port(_int clk_100 -2 0 35(_ent(_out))))
		(_type(_int ~INTEGER~range~1~to~clock_divisor~13 0 42(_scalar (_to i 1 c 2))))
		(_sig(_int count 0 0 42(_arch(_uni((i 1))))))
		(_sig(_int out_clk -2 0 43(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_alias((clk_100)(out_clk)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behavior 3 -1)
)
I 000049 55 1074          1744925769579 behavior
(_unit VHDL(clk_div_gen 0 28(behavior 0 41))
	(_version ve8)
	(_time 1744925769580 2025.04.17 17:36:09)
	(_source(\../src/clk_div_gen.vhd\))
	(_parameters tan)
	(_code c591cf909392c3d091c4d19f9dc2c3c093c3c2c3c0)
	(_ent
		(_time 1744924843099)
	)
	(_object
		(_gen(_int clock_divisor -1 0 30 \500000\ (_ent gms((i 500000)))))
		(_port(_int reset -2 0 33(_ent(_in)(_event))))
		(_port(_int clock -2 0 34(_ent(_in)(_event))))
		(_port(_int clk_100 -2 0 35(_ent(_out))))
		(_type(_int ~INTEGER~range~1~to~clock_divisor~13 0 42(_scalar (_to i 1 c 2))))
		(_sig(_int count 0 0 42(_arch(_uni((i 1))))))
		(_sig(_int out_clk -2 0 43(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_alias((clk_100)(out_clk)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behavior 3 -1)
)
I 000049 55 1074          1744925861859 behavior
(_unit VHDL(clk_div_gen 0 28(behavior 0 41))
	(_version ve8)
	(_time 1744925861860 2025.04.17 17:37:41)
	(_source(\../src/clk_div_gen.vhd\))
	(_parameters tan)
	(_code 3e3a3f3b3869382b6a3f2a646639383b683839383b)
	(_ent
		(_time 1744924843099)
	)
	(_object
		(_gen(_int clock_divisor -1 0 30 \500000\ (_ent gms((i 500000)))))
		(_port(_int reset -2 0 33(_ent(_in)(_event))))
		(_port(_int clock -2 0 34(_ent(_in)(_event))))
		(_port(_int clk_100 -2 0 35(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~clock_divisor~13 0 42(_scalar (_to i 0 c 2))))
		(_sig(_int count 0 0 42(_arch(_uni((i 1))))))
		(_sig(_int out_clk -2 0 43(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_alias((clk_100)(out_clk)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behavior 3 -1)
)
I 000049 55 1074          1744925893689 behavior
(_unit VHDL(clk_div_gen 0 28(behavior 0 41))
	(_version ve8)
	(_time 1744925893690 2025.04.17 17:38:13)
	(_source(\../src/clk_div_gen.vhd\))
	(_parameters tan)
	(_code 929dc49dc3c59487c69386c8ca959497c494959497)
	(_ent
		(_time 1744924843099)
	)
	(_object
		(_gen(_int clock_divisor -1 0 30 \500000\ (_ent gms((i 500000)))))
		(_port(_int reset -2 0 33(_ent(_in)(_event))))
		(_port(_int clock -2 0 34(_ent(_in)(_event))))
		(_port(_int clk_100 -2 0 35(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~clock_divisor~13 0 42(_scalar (_to i 0 c 2))))
		(_sig(_int count 0 0 42(_arch(_uni((i 1))))))
		(_sig(_int out_clk -2 0 43(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_alias((clk_100)(out_clk)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behavior 3 -1)
)
I 000049 55 1074          1744925906462 behavior
(_unit VHDL(clk_div_gen 0 28(behavior 0 41))
	(_version ve8)
	(_time 1744925906463 2025.04.17 17:38:26)
	(_source(\../src/clk_div_gen.vhd\))
	(_parameters tan)
	(_code 70227371232776652471642a287776752676777675)
	(_ent
		(_time 1744924843099)
	)
	(_object
		(_gen(_int clock_divisor -1 0 30 \500000\ (_ent gms((i 500000)))))
		(_port(_int reset -2 0 33(_ent(_in)(_event))))
		(_port(_int clock -2 0 34(_ent(_in)(_event))))
		(_port(_int clk_100 -2 0 35(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~clock_divisor~13 0 42(_scalar (_to i 0 c 2))))
		(_sig(_int count 0 0 42(_arch(_uni((i 0))))))
		(_sig(_int out_clk -2 0 43(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_alias((clk_100)(out_clk)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behavior 3 -1)
)
I 000049 55 1074          1744926039895 behavior
(_unit VHDL(clk_div_gen 0 28(behavior 0 41))
	(_version ve8)
	(_time 1744926039896 2025.04.17 17:40:39)
	(_source(\../src/clk_div_gen.vhd\))
	(_parameters tan)
	(_code adffa7faaafaabb8f9acb9f7f5aaaba8fbabaaaba8)
	(_ent
		(_time 1744924843099)
	)
	(_object
		(_gen(_int clock_divisor -1 0 30 \500000\ (_ent gms((i 500000)))))
		(_port(_int reset -2 0 33(_ent(_in)(_event))))
		(_port(_int clock -2 0 34(_ent(_in)(_event))))
		(_port(_int clk_100 -2 0 35(_ent(_out))))
		(_type(_int ~INTEGER~range~1~to~clock_divisor~13 0 42(_scalar (_to i 1 c 2))))
		(_sig(_int count 0 0 42(_arch(_uni((i 1))))))
		(_sig(_int out_clk -2 0 43(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_alias((clk_100)(out_clk)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behavior 3 -1)
)
I 000049 55 1074          1744926110164 behavior
(_unit VHDL(clk_div_gen 0 28(behavior 0 41))
	(_version ve8)
	(_time 1744926110165 2025.04.17 17:41:50)
	(_source(\../src/clk_div_gen.vhd\))
	(_parameters tan)
	(_code 27747723737021327326337d7f2021227121202122)
	(_ent
		(_time 1744924843099)
	)
	(_object
		(_gen(_int clock_divisor -1 0 30 \500000\ (_ent gms((i 500000)))))
		(_port(_int reset -2 0 33(_ent(_in)(_event))))
		(_port(_int clock -2 0 34(_ent(_in)(_event))))
		(_port(_int clk_100 -2 0 35(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~clock_divisor~13 0 42(_scalar (_to i 0 c 2))))
		(_sig(_int count 0 0 42(_arch(_uni((i 0))))))
		(_sig(_int out_clk -2 0 43(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_alias((clk_100)(out_clk)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behavior 3 -1)
)
I 000049 55 1074          1744926173165 behavior
(_unit VHDL(clk_div_gen 0 28(behavior 0 41))
	(_version ve8)
	(_time 1744926173166 2025.04.17 17:42:53)
	(_source(\../src/clk_div_gen.vhd\))
	(_parameters tan)
	(_code 3f6c3e3a3a68392a6b3e2b656738393a693938393a)
	(_ent
		(_time 1744924843099)
	)
	(_object
		(_gen(_int clock_divisor -1 0 30 \500000\ (_ent gms((i 500000)))))
		(_port(_int reset -2 0 33(_ent(_in)(_event))))
		(_port(_int clock -2 0 34(_ent(_in)(_event))))
		(_port(_int clk_100 -2 0 35(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~clock_divisor~13 0 42(_scalar (_to i 0 c 2))))
		(_sig(_int count 0 0 42(_arch(_uni((i 0))))))
		(_sig(_int out_clk -2 0 43(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_alias((clk_100)(out_clk)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behavior 3 -1)
)
I 000049 55 1074          1744926204959 behavior
(_unit VHDL(clk_div_gen 0 28(behavior 0 41))
	(_version ve8)
	(_time 1744926204960 2025.04.17 17:43:24)
	(_source(\../src/clk_div_gen.vhd\))
	(_parameters tan)
	(_code 74772275232372612075602e2c7372712272737271)
	(_ent
		(_time 1744924843099)
	)
	(_object
		(_gen(_int clock_divisor -1 0 30 \500000\ (_ent gms((i 500000)))))
		(_port(_int reset -2 0 33(_ent(_in)(_event))))
		(_port(_int clock -2 0 34(_ent(_in)(_event))))
		(_port(_int clk_100 -2 0 35(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~clock_divisor~13 0 42(_scalar (_to i 0 c 2))))
		(_sig(_int count 0 0 42(_arch(_uni((i 0))))))
		(_sig(_int out_clk -2 0 43(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_alias((clk_100)(out_clk)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behavior 3 -1)
)
V 000050 55 1161          1744926513811 Clock_Gen
(_unit VHDL(clock_gen 0 24(clock_gen 0 32))
	(_version ve8)
	(_time 1744926513812 2025.04.17 17:48:33)
	(_source(\../compile/Clock_Gen.vhd\))
	(_parameters tan)
	(_code efe8e8bceab8edf9eeeeadb6e8e9e8e9eae9bae9ec)
	(_ent
		(_time 1744922848865)
	)
	(_comp
		(clk_div_gen
			(_object
				(_gen(_int in_hz -2 0 38(_ent((i 50000000)))))
				(_gen(_int out_hz -2 0 39(_ent((i 100)))))
				(_port(_int reset -1 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int clk_100 -1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 52(_comp clk_div_gen)
		(_port
			((reset)(reset))
			((clock)(clock))
			((clk_100)(clk_100))
		)
		(_use(_implicit)
			(_gen
				((in_hz)((i 50000000)))
				((out_hz)((i 100)))
			)
			(_port
				((reset)(reset))
				((clock)(clock))
				((clk_100)(clk_100))
			)
		)
	)
	(_object
		(_port(_int reset -1 0 26(_ent(_in))))
		(_port(_int clock -1 0 27(_ent(_in))))
		(_port(_int clk_100 -1 0 28(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000049 55 1142          1744927122060 behavior
(_unit VHDL(clk_div_gen 0 28(behavior 0 42))
	(_version ve8)
	(_time 1744927122061 2025.04.17 17:58:42)
	(_source(\../src/clk_div_gen.vhd\))
	(_parameters tan)
	(_code e9eab9bab3beeffcbde9fdb3b1eeefecbfefeeefec)
	(_ent
		(_time 1744927122058)
	)
	(_object
		(_gen(_int in_hz -1 0 30 \50000000\ (_ent((i 50000000)))))
		(_gen(_int out_hz -1 0 31 \100\ (_ent((i 100)))))
		(_port(_int reset -2 0 34(_ent(_in))))
		(_port(_int clock -2 0 35(_ent(_in))))
		(_port(_int clk_100 -2 0 36(_ent(_out))))
		(_cnst(_int max_count -1 0 43(_arch gms(_code 2))))
		(_type(_int ~INTEGER~range~0~to~max_count~13 0 44(_scalar (_to i 0 c 3))))
		(_sig(_int count 0 0 44(_arch(_uni))))
		(_sig(_int out_clk -2 0 45(_arch(_uni((i 2))))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1))(_read(3)(4)))))
			(line__63(_arch 1 0 63(_assignment(_alias((clk_100)(out_clk)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behavior 4 -1)
)
I 000049 55 1142          1744927192977 behavior
(_unit VHDL(clk_div_gen 0 28(behavior 0 42))
	(_version ve8)
	(_time 1744927192978 2025.04.17 17:59:52)
	(_source(\../src/clk_div_gen.vhd\))
	(_parameters tan)
	(_code e3e2e1b0b3b4e5f6b7e3f7b9bbe4e5e6b5e5e4e5e6)
	(_ent
		(_time 1744927122057)
	)
	(_object
		(_gen(_int in_hz -1 0 30 \50000000\ (_ent((i 50000000)))))
		(_gen(_int out_hz -1 0 31 \100\ (_ent((i 100)))))
		(_port(_int reset -2 0 34(_ent(_in))))
		(_port(_int clock -2 0 35(_ent(_in))))
		(_port(_int clk_100 -2 0 36(_ent(_out))))
		(_cnst(_int max_count -1 0 43(_arch gms(_code 2))))
		(_type(_int ~INTEGER~range~0~to~max_count~13 0 44(_scalar (_to i 0 c 3))))
		(_sig(_int count 0 0 44(_arch(_uni))))
		(_sig(_int out_clk -2 0 45(_arch(_uni((i 2))))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1))(_read(3)(4)))))
			(line__63(_arch 1 0 63(_assignment(_alias((clk_100)(out_clk)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behavior 4 -1)
)
I 000049 55 1142          1744927248931 behavior
(_unit VHDL(clk_div_gen 0 28(behavior 0 42))
	(_version ve8)
	(_time 1744927248932 2025.04.17 18:00:48)
	(_source(\../src/clk_div_gen.vhd\))
	(_parameters tan)
	(_code 75772574232273602175612f2d7273702373727370)
	(_ent
		(_time 1744927122057)
	)
	(_object
		(_gen(_int in_hz -1 0 30 \50000000\ (_ent((i 50000000)))))
		(_gen(_int out_hz -1 0 31 \100\ (_ent((i 100)))))
		(_port(_int reset -2 0 34(_ent(_in))))
		(_port(_int clock -2 0 35(_ent(_in))))
		(_port(_int clk_100 -2 0 36(_ent(_out))))
		(_cnst(_int max_count -1 0 43(_arch gms(_code 2))))
		(_type(_int ~INTEGER~range~0~to~max_count~13 0 44(_scalar (_to i 0 c 3))))
		(_sig(_int count 0 0 44(_arch(_uni))))
		(_sig(_int out_clk -2 0 45(_arch(_uni((i 2))))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1))(_read(3)(4)))))
			(line__63(_arch 1 0 63(_assignment(_alias((clk_100)(out_clk)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behavior 4 -1)
)
I 000049 55 1142          1744928048589 behavior
(_unit VHDL(clk_div_gen 0 28(behavior 0 42))
	(_version ve8)
	(_time 1744928048590 2025.04.17 18:14:08)
	(_source(\../src/clk_div_gen.vhd\))
	(_parameters tan)
	(_code 2c222f282c7b2a39782d3876742b2a297a2a2b2a29)
	(_ent
		(_time 1744927122057)
	)
	(_object
		(_gen(_int in_hz -1 0 30 \50000000\ (_ent((i 50000000)))))
		(_gen(_int out_hz -1 0 31 \100\ (_ent((i 100)))))
		(_port(_int reset -2 0 34(_ent(_in))))
		(_port(_int clock -2 0 35(_ent(_in))))
		(_port(_int clk_100 -2 0 36(_ent(_out))))
		(_cnst(_int max_count -1 0 43(_arch gms(_code 2))))
		(_type(_int ~INTEGER~range~0~to~max_count~13 0 44(_scalar (_to i 0 c 3))))
		(_sig(_int count 0 0 44(_arch(_uni))))
		(_sig(_int out_clk -2 0 45(_arch(_uni((i 2))))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1))(_read(3)(4)))))
			(line__64(_arch 1 0 64(_assignment(_alias((clk_100)(out_clk)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behavior 4 -1)
)
I 000049 55 1163          1744928213389 behavior
(_unit VHDL(clk_div_gen 0 28(behavior 0 42))
	(_version ve8)
	(_time 1744928213390 2025.04.17 18:16:53)
	(_source(\../src/clk_div_gen.vhd\))
	(_parameters tan)
	(_code e9efe9bab3beeffcbde6fdb3b1eeefecbfefeeefec)
	(_ent
		(_time 1744927122057)
	)
	(_object
		(_gen(_int in_hz -1 0 30 \50000000\ (_ent((i 50000000)))))
		(_gen(_int out_hz -1 0 31 \100\ (_ent((i 100)))))
		(_port(_int reset -2 0 34(_ent(_in)(_event))))
		(_port(_int clock -2 0 35(_ent(_in)(_event))))
		(_port(_int clk_100 -2 0 36(_ent(_out))))
		(_cnst(_int max_count -1 0 43(_arch gms(_code 2))))
		(_type(_int ~INTEGER~range~0~to~max_count~13 0 44(_scalar (_to i 0 c 3))))
		(_sig(_int count 0 0 44(_arch(_uni))))
		(_sig(_int out_clk -2 0 45(_arch(_uni((i 2))))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__66(_arch 1 0 66(_assignment(_alias((clk_100)(out_clk)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behavior 4 -1)
)
V 000049 55 1163          1744928216135 behavior
(_unit VHDL(clk_div_gen 0 28(behavior 0 42))
	(_version ve8)
	(_time 1744928216136 2025.04.17 18:16:56)
	(_source(\../src/clk_div_gen.vhd\))
	(_parameters tan)
	(_code 989ece97c3cf9e8dcc978cc2c09f9e9dce9e9f9e9d)
	(_ent
		(_time 1744927122057)
	)
	(_object
		(_gen(_int in_hz -1 0 30 \50000000\ (_ent((i 50000000)))))
		(_gen(_int out_hz -1 0 31 \100\ (_ent((i 100)))))
		(_port(_int reset -2 0 34(_ent(_in)(_event))))
		(_port(_int clock -2 0 35(_ent(_in)(_event))))
		(_port(_int clk_100 -2 0 36(_ent(_out))))
		(_cnst(_int max_count -1 0 43(_arch gms(_code 2))))
		(_type(_int ~INTEGER~range~0~to~max_count~13 0 44(_scalar (_to i 0 c 3))))
		(_sig(_int count 0 0 44(_arch(_uni))))
		(_sig(_int out_clk -2 0 45(_arch(_uni((i 2))))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__66(_arch 1 0 66(_assignment(_alias((clk_100)(out_clk)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behavior 4 -1)
)
I 000051 55 1445          1744930145241 behavioral
(_unit VHDL(bcd_counter 0 8(behavioral 0 20))
	(_version ve8)
	(_time 1744930145242 2025.04.17 18:49:05)
	(_source(\../src/BCD_counter.vhd\))
	(_parameters tan)
	(_code 2d2c7a297a7a7d38797a3e772a2a282b782a292b28)
	(_ent
		(_time 1744734660620)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int enable -1 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int n0 0 0 13(_ent(_out))))
		(_port(_int n1 0 0 14(_ent(_out))))
		(_port(_int n2 0 0 15(_ent(_out))))
		(_port(_int n3 0 0 16(_ent(_out))))
		(_cnst(_int max_count -2 0 21(_arch((i 9999)))))
		(_type(_int ~INTEGER~range~0~to~max_count~13 0 22(_scalar (_to i 0 i 9999))))
		(_sig(_int count 1 0 22(_arch(_uni))))
		(_prcs
			(count_process(_arch 0 0 24(_prcs(_trgt(7))(_sens(0)(1)(2)(7))(_dssslsensitivity 3))))
			(output_process(_arch 1 0 36(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000056 55 1067          1744930239922 Controller_arch
(_unit VHDL(controller 0 27(controller_arch 0 37))
	(_version ve8)
	(_time 1744930239923 2025.04.17 18:50:39)
	(_source(\../compile/Controller.vhd\))
	(_parameters tan)
	(_code 0d5d0e0b0f5a0c1a0f5e1f570a0b5e0b5e0b080a0f)
	(_ent
		(_time 1744724588620)
	)
	(_object
		(_port(_int reset -1 0 29(_ent(_in))))
		(_port(_int clock -1 0 30(_ent(_in)(_event))))
		(_port(_int input -1 0 31(_ent(_in))))
		(_port(_int brst -1 0 32(_ent(_out))))
		(_port(_int bgo -1 0 33(_ent(_out))))
		(_type(_int Sreg0_type 0 41(_enum1 S1 S2 S3 S4 (_to i 0 i 3))))
		(_sig(_int Sreg0 0 0 50(_arch(_uni))))
		(_sig(_int NextState_Sreg0 0 0 50(_arch(_uni))))
		(_prcs
			(Sreg0_NextState(_arch 0 0 71(_prcs(_simple)(_trgt(6)(3)(4))(_sens(5)(2)))))
			(Sreg0_CurrentState(_arch 1 0 119(_prcs(_trgt(5))(_sens(1)(6)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED)))
	(_model . Controller_arch 2 -1)
)
I 000050 55 3809          1744930364613 stopwatch
(_unit VHDL(stopwatch 0 24(stopwatch 0 36))
	(_version ve8)
	(_time 1744930364614 2025.04.17 18:52:44)
	(_source(\../compile/stopwatch.vhd\))
	(_parameters tan)
	(_code 1c4f181a4b4b1e0b14190b464c1b181a1f1a141b1f)
	(_ent
		(_time 1744735253640)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clock -1 0 61(_ent (_in))))
				(_port(_int input -1 0 62(_ent (_in))))
				(_port(_int brst -1 0 63(_ent (_out))))
				(_port(_int bgo -1 0 64(_ent (_out))))
			)
		)
		(sevenseg
			(_object
				(_port(_int a 2 0 69(_ent (_in))))
				(_port(_int y 3 0 70(_ent (_out))))
			)
		)
		(BCD_counter
			(_object
				(_port(_int clock -1 0 42(_ent (_in))))
				(_port(_int reset -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 44(_ent (_in))))
				(_port(_int n0 1 0 45(_ent (_out))))
				(_port(_int n1 1 0 46(_ent (_out))))
				(_port(_int n2 1 0 47(_ent (_out))))
				(_port(_int n3 1 0 48(_ent (_out))))
			)
		)
		(Clock_Gen
			(_object
				(_port(_int reset -1 0 53(_ent (_in))))
				(_port(_int clock -1 0 54(_ent (_in))))
				(_port(_int clk_100 -1 0 55(_ent (_out))))
			)
		)
	)
	(_inst U1 0 91(_comp Controller)
		(_port
			((reset)(reset))
			((clock)(clock))
			((input)(input))
			((brst)(NET1453))
			((bgo)(NET1457))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst U2 0 100(_comp sevenseg)
		(_port
			((a)(n0))
			((y)(Hex0))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U3 0 106(_comp sevenseg)
		(_port
			((a)(n1))
			((y)(Hex1))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U4 0 112(_comp sevenseg)
		(_port
			((a)(n2))
			((y)(Hex2))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U5 0 118(_comp sevenseg)
		(_port
			((a)(n3))
			((y)(Hex3))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U6 0 124(_comp BCD_counter)
		(_port
			((clock)(clk_100))
			((reset)(NET1453))
			((enable)(NET1457))
			((n0)(n0))
			((n1)(n1))
			((n2)(n2))
			((n3)(n3))
		)
		(_use(_ent . BCD_counter)
		)
	)
	(_inst U7 0 135(_comp Clock_Gen)
		(_port
			((reset)(reset))
			((clock)(clock))
			((clk_100)(clk_100))
		)
		(_use(_ent . Clock_Gen)
		)
	)
	(_object
		(_port(_int Key0 -1 0 26(_ent(_in))))
		(_port(_int Clock_50 -1 0 27(_ent(_in))))
		(_port(_int Key3 -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 29(_array -1((_dto i 6 i 0)))))
		(_port(_int Hex0 0 0 29(_ent(_out))))
		(_port(_int Hex1 0 0 30(_ent(_out))))
		(_port(_int Hex2 0 0 31(_ent(_out))))
		(_port(_int Hex3 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 69(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 70(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk_100 -1 0 76(_arch(_uni))))
		(_sig(_int clock -1 0 77(_arch(_uni))))
		(_sig(_int input -1 0 78(_arch(_uni))))
		(_sig(_int NET1453 -1 0 79(_arch(_uni))))
		(_sig(_int NET1457 -1 0 80(_arch(_uni))))
		(_sig(_int reset -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 82(_array -1((_dto i 3 i 0)))))
		(_sig(_int n0 4 0 82(_arch(_uni))))
		(_sig(_int n1 4 0 83(_arch(_uni))))
		(_sig(_int n2 4 0 84(_arch(_uni))))
		(_sig(_int n3 4 0 85(_arch(_uni))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_alias((clock)(Clock_50)))(_simpleassign BUF)(_trgt(8))(_sens(1)))))
			(line__147(_arch 1 0 147(_assignment(_alias((reset)(Key0)))(_simpleassign BUF)(_trgt(12))(_sens(0)))))
			(line__148(_arch 2 0 148(_assignment(_alias((input)(Key3)))(_simpleassign BUF)(_trgt(9))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stopwatch 3 -1)
)
I 000056 55 1806          1744930405431 TB_ARCHITECTURE
(_unit VHDL(stopwatch_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1744930405432 2025.04.17 18:53:25)
	(_source(\../src/TestBench/stopwatch_TB.vhd\))
	(_parameters tan)
	(_code 98989d9694cf9a8f9c998fc2c89f9c9e9b9e909dce)
	(_ent
		(_time 1744930405423)
	)
	(_comp
		(stopwatch
			(_object
				(_port(_int Key0 -1 0 13(_ent (_in))))
				(_port(_int Clock_50 -1 0 14(_ent (_in))))
				(_port(_int Key3 -1 0 15(_ent (_in))))
				(_port(_int Hex0 0 0 16(_ent (_out))))
				(_port(_int Hex1 0 0 17(_ent (_out))))
				(_port(_int Hex2 0 0 18(_ent (_out))))
				(_port(_int Hex3 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp stopwatch)
		(_port
			((Key0)(Key0))
			((Clock_50)(Clock_50))
			((Key3)(Key3))
			((Hex0)(Hex0))
			((Hex1)(Hex1))
			((Hex2)(Hex2))
			((Hex3)(Hex3))
		)
		(_use(_ent . stopwatch)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16(_array -1((_dto i 6 i 0)))))
		(_sig(_int Key0 -1 0 23(_arch(_uni))))
		(_sig(_int Clock_50 -1 0 24(_arch(_uni))))
		(_sig(_int Key3 -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 27(_array -1((_dto i 6 i 0)))))
		(_sig(_int Hex0 1 0 27(_arch(_uni))))
		(_sig(_int Hex1 1 0 28(_arch(_uni))))
		(_sig(_int Hex2 1 0 29(_arch(_uni))))
		(_sig(_int Hex3 1 0 30(_arch(_uni))))
		(_cnst(_int clock_period -2 0 33(_arch((ns 4626322717216342016)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 50(_prcs(_wait_for)(_trgt(1)))))
			(Stimulus_process(_arch 1 0 56(_prcs(_wait_for)(_trgt(0)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 386 0 testbench_for_stopwatch
(_configuration VHDL (testbench_for_stopwatch 0 73 (stopwatch_tb))
	(_version ve8)
	(_time 1744930405446 2025.04.17 18:53:25)
	(_source(\../src/TestBench/stopwatch_TB.vhd\))
	(_parameters tan)
	(_code a8a8aaffa5feffbfaca9baf2fcaefdaeabaea0adfe)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . stopwatch stopwatch
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000056 55 1508          1744930406641 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 9(tb_architecture 0 12))
	(_version ve8)
	(_time 1744930406642 2025.04.17 18:53:26)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 4b4a1a494f1c4a5c4b4d59114c4d184d184d4e4c49)
	(_ent
		(_time 1744930406634)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 16(_ent (_in))))
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int input -1 0 18(_ent (_in))))
				(_port(_int brst -1 0 19(_ent (_out))))
				(_port(_int bgo -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp Controller)
		(_port
			((reset)(reset))
			((clock)(clock))
			((input)(input))
			((brst)(brst))
			((bgo)(bgo))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int reset -1 0 24(_arch(_uni))))
		(_sig(_int clock -1 0 25(_arch(_uni))))
		(_sig(_int input -1 0 26(_arch(_uni))))
		(_sig(_int brst -1 0 28(_arch(_uni))))
		(_sig(_int bgo -1 0 29(_arch(_uni))))
		(_cnst(_int clock_period -2 0 33(_arch((ms 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 47(_prcs(_wait_for)(_trgt(1)))))
			(Stimulus_process(_arch 1 0 53(_prcs(_wait_for)(_trgt(0)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000043 55 469 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 68 (controller_tb))
	(_version ve8)
	(_time 1744930406653 2025.04.17 18:53:26)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 5b5b0d580c0d0c4c5f5a49010f5d0e5d585d535e0d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_arch
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
V 000056 55 1843          1744930407482 TB_ARCHITECTURE
(_unit VHDL(bcd_counter_tb 0 10(tb_architecture 0 13))
	(_version ve8)
	(_time 1744930407483 2025.04.17 18:53:27)
	(_source(\../src/TestBench/bcd_counter_TB.vhd\))
	(_parameters tan)
	(_code 9796c09893c0c782c59784cd90909291c290939192)
	(_ent
		(_time 1744930407476)
	)
	(_comp
		(BCD_counter
			(_object
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int n0 0 0 20(_ent (_out))))
				(_port(_int n1 0 0 21(_ent (_out))))
				(_port(_int n2 0 0 22(_ent (_out))))
				(_port(_int n3 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp BCD_counter)
		(_port
			((clock)(clock))
			((reset)(reset))
			((enable)(enable))
			((n0)(n0))
			((n1)(n1))
			((n2)(n2))
			((n3)(n3))
		)
		(_use(_ent . BCD_counter)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int clock -1 0 27(_arch(_uni))))
		(_sig(_int reset -1 0 28(_arch(_uni))))
		(_sig(_int enable -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 31(_array -1((_dto i 3 i 0)))))
		(_sig(_int n0 1 0 31(_arch(_uni))))
		(_sig(_int n1 1 0 32(_arch(_uni))))
		(_sig(_int n2 1 0 33(_arch(_uni))))
		(_sig(_int n3 1 0 34(_arch(_uni))))
		(_sig(_int clock_period -2 0 37(_arch(_uni((ms 4621819117588971520))))))
		(_prcs
			(clock_process(_arch 0 0 53(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(Stimulus_process(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)(2))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000044 55 487 0 testbench_for_bcd_counter
(_configuration VHDL (testbench_for_bcd_counter 0 73 (bcd_counter_tb))
	(_version ve8)
	(_time 1744930407496 2025.04.17 18:53:27)
	(_source(\../src/TestBench/bcd_counter_TB.vhd\))
	(_parameters tan)
	(_code a7a7f6f0a5f1f0b0a3a6b5fdf3a1f2a1a4a1afa2f1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_counter behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000049 55 1163          1744930408385 behavior
(_unit VHDL(clk_div_gen 0 28(behavior 0 42))
	(_version ve8)
	(_time 1744930408386 2025.04.17 18:53:28)
	(_source(\../src/clk_div_gen.vhd\))
	(_parameters tan)
	(_code 121c131543451407461d06484a1514174414151417)
	(_ent
		(_time 1744927122057)
	)
	(_object
		(_gen(_int in_hz -1 0 30 \50000000\ (_ent((i 50000000)))))
		(_gen(_int out_hz -1 0 31 \100\ (_ent((i 100)))))
		(_port(_int reset -2 0 34(_ent(_in)(_event))))
		(_port(_int clock -2 0 35(_ent(_in)(_event))))
		(_port(_int clk_100 -2 0 36(_ent(_out))))
		(_cnst(_int max_count -1 0 43(_arch gms(_code 2))))
		(_type(_int ~INTEGER~range~0~to~max_count~13 0 44(_scalar (_to i 0 c 3))))
		(_sig(_int count 0 0 44(_arch(_uni))))
		(_sig(_int out_clk -2 0 45(_arch(_uni((i 2))))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__66(_arch 1 0 66(_assignment(_alias((clk_100)(out_clk)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behavior 4 -1)
)
I 000050 55 1013          1744930409442 Clock_Gen
(_unit VHDL(clock_gen 0 24(clock_gen 0 32))
	(_version ve8)
	(_time 1744930409443 2025.04.17 18:53:29)
	(_source(\../compile/Clock_Gen.vhd\))
	(_parameters tan)
	(_code 38363d3d636f3a2e39397a613f3e3f3e3d3e6d3e3b)
	(_ent
		(_time 1744922848865)
	)
	(_comp
		(clk_div_gen
			(_object
				(_gen(_int in_hz -2 0 38(_ent((i 50000000)))))
				(_gen(_int out_hz -2 0 39(_ent((i 100)))))
				(_port(_int reset -1 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int clk_100 -1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 52(_comp clk_div_gen)
		(_port
			((reset)(reset))
			((clock)(clock))
			((clk_100)(clk_100))
		)
		(_use(_ent . clk_div_gen)
		)
	)
	(_object
		(_port(_int reset -1 0 26(_ent(_in))))
		(_port(_int clock -1 0 27(_ent(_in))))
		(_port(_int clk_100 -1 0 28(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000050 55 1013          1744930413111 Clock_Gen
(_unit VHDL(clock_gen 0 24(clock_gen 0 32))
	(_version ve8)
	(_time 1744930413112 2025.04.17 18:53:33)
	(_source(\../compile/Clock_Gen.vhd\))
	(_parameters tan)
	(_code 909f979fc3c792869191d2c9979697969596c59693)
	(_ent
		(_time 1744922848865)
	)
	(_comp
		(clk_div_gen
			(_object
				(_gen(_int in_hz -2 0 38(_ent((i 50000000)))))
				(_gen(_int out_hz -2 0 39(_ent((i 100)))))
				(_port(_int reset -1 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int clk_100 -1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 52(_comp clk_div_gen)
		(_port
			((reset)(reset))
			((clock)(clock))
			((clk_100)(clk_100))
		)
		(_use(_ent . clk_div_gen)
		)
	)
	(_object
		(_port(_int reset -1 0 26(_ent(_in))))
		(_port(_int clock -1 0 27(_ent(_in))))
		(_port(_int clk_100 -1 0 28(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000051 55 1169          1744930414462 behavioral
(_unit VHDL(sevenseg 0 7(behavioral 0 14))
	(_version ve8)
	(_time 1744930414463 2025.04.17 18:53:34)
	(_source(\../src/sevenseg.vhd\))
	(_parameters tan)
	(_code dfd1d58d8c898dc9d9df9a848dd9dad9d8d8dcd9da)
	(_ent
		(_time 1744732974721)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int y 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33751811 197379)
		(50529027 131587)
		(50529026 197122)
		(50528771 131843)
		(50529027 197122)
		(33751811 197122)
		(33686018 131586)
	)
	(_model . behavioral 1 -1)
)
I 000050 55 3809          1744930416498 stopwatch
(_unit VHDL(stopwatch 0 24(stopwatch 0 36))
	(_version ve8)
	(_time 1744930416499 2025.04.17 18:53:36)
	(_source(\../compile/stopwatch.vhd\))
	(_parameters tan)
	(_code cf99cd9b9d98cdd8c7cad8959fc8cbc9ccc9c7c8cc)
	(_ent
		(_time 1744735253640)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clock -1 0 61(_ent (_in))))
				(_port(_int input -1 0 62(_ent (_in))))
				(_port(_int brst -1 0 63(_ent (_out))))
				(_port(_int bgo -1 0 64(_ent (_out))))
			)
		)
		(sevenseg
			(_object
				(_port(_int a 2 0 69(_ent (_in))))
				(_port(_int y 3 0 70(_ent (_out))))
			)
		)
		(BCD_counter
			(_object
				(_port(_int clock -1 0 42(_ent (_in))))
				(_port(_int reset -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 44(_ent (_in))))
				(_port(_int n0 1 0 45(_ent (_out))))
				(_port(_int n1 1 0 46(_ent (_out))))
				(_port(_int n2 1 0 47(_ent (_out))))
				(_port(_int n3 1 0 48(_ent (_out))))
			)
		)
		(Clock_Gen
			(_object
				(_port(_int reset -1 0 53(_ent (_in))))
				(_port(_int clock -1 0 54(_ent (_in))))
				(_port(_int clk_100 -1 0 55(_ent (_out))))
			)
		)
	)
	(_inst U1 0 91(_comp Controller)
		(_port
			((reset)(reset))
			((clock)(clock))
			((input)(input))
			((brst)(NET1453))
			((bgo)(NET1457))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst U2 0 100(_comp sevenseg)
		(_port
			((a)(n0))
			((y)(Hex0))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U3 0 106(_comp sevenseg)
		(_port
			((a)(n1))
			((y)(Hex1))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U4 0 112(_comp sevenseg)
		(_port
			((a)(n2))
			((y)(Hex2))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U5 0 118(_comp sevenseg)
		(_port
			((a)(n3))
			((y)(Hex3))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U6 0 124(_comp BCD_counter)
		(_port
			((clock)(clk_100))
			((reset)(NET1453))
			((enable)(NET1457))
			((n0)(n0))
			((n1)(n1))
			((n2)(n2))
			((n3)(n3))
		)
		(_use(_ent . BCD_counter)
		)
	)
	(_inst U7 0 135(_comp Clock_Gen)
		(_port
			((reset)(reset))
			((clock)(clock))
			((clk_100)(clk_100))
		)
		(_use(_ent . Clock_Gen)
		)
	)
	(_object
		(_port(_int Key0 -1 0 26(_ent(_in))))
		(_port(_int Clock_50 -1 0 27(_ent(_in))))
		(_port(_int Key3 -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 29(_array -1((_dto i 6 i 0)))))
		(_port(_int Hex0 0 0 29(_ent(_out))))
		(_port(_int Hex1 0 0 30(_ent(_out))))
		(_port(_int Hex2 0 0 31(_ent(_out))))
		(_port(_int Hex3 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 69(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 70(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk_100 -1 0 76(_arch(_uni))))
		(_sig(_int clock -1 0 77(_arch(_uni))))
		(_sig(_int input -1 0 78(_arch(_uni))))
		(_sig(_int NET1453 -1 0 79(_arch(_uni))))
		(_sig(_int NET1457 -1 0 80(_arch(_uni))))
		(_sig(_int reset -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 82(_array -1((_dto i 3 i 0)))))
		(_sig(_int n0 4 0 82(_arch(_uni))))
		(_sig(_int n1 4 0 83(_arch(_uni))))
		(_sig(_int n2 4 0 84(_arch(_uni))))
		(_sig(_int n3 4 0 85(_arch(_uni))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_alias((clock)(Clock_50)))(_simpleassign BUF)(_trgt(8))(_sens(1)))))
			(line__147(_arch 1 0 147(_assignment(_alias((reset)(Key0)))(_simpleassign BUF)(_trgt(12))(_sens(0)))))
			(line__148(_arch 2 0 148(_assignment(_alias((input)(Key3)))(_simpleassign BUF)(_trgt(9))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stopwatch 3 -1)
)
V 000056 55 1067          1744930417781 Controller_arch
(_unit VHDL(controller 0 27(controller_arch 0 37))
	(_version ve8)
	(_time 1744930417782 2025.04.17 18:53:37)
	(_source(\../compile/Controller.vhd\))
	(_parameters tan)
	(_code d087d5828687d1c7d283c28ad7d683d683d6d5d7d2)
	(_ent
		(_time 1744724588620)
	)
	(_object
		(_port(_int reset -1 0 29(_ent(_in))))
		(_port(_int clock -1 0 30(_ent(_in)(_event))))
		(_port(_int input -1 0 31(_ent(_in))))
		(_port(_int brst -1 0 32(_ent(_out))))
		(_port(_int bgo -1 0 33(_ent(_out))))
		(_type(_int Sreg0_type 0 41(_enum1 S1 S2 S3 S4 (_to i 0 i 3))))
		(_sig(_int Sreg0 0 0 50(_arch(_uni))))
		(_sig(_int NextState_Sreg0 0 0 50(_arch(_uni))))
		(_prcs
			(Sreg0_NextState(_arch 0 0 71(_prcs(_simple)(_trgt(6)(3)(4))(_sens(5)(2)))))
			(Sreg0_CurrentState(_arch 1 0 119(_prcs(_trgt(5))(_sens(1)(6)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED)))
	(_model . Controller_arch 2 -1)
)
V 000050 55 3809          1744930418701 stopwatch
(_unit VHDL(stopwatch 0 24(stopwatch 0 36))
	(_version ve8)
	(_time 1744930418702 2025.04.17 18:53:38)
	(_source(\../compile/stopwatch.vhd\))
	(_parameters tan)
	(_code 6a3c386b3f3d687d626f7d303a6d6e6c696c626d69)
	(_ent
		(_time 1744735253640)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clock -1 0 61(_ent (_in))))
				(_port(_int input -1 0 62(_ent (_in))))
				(_port(_int brst -1 0 63(_ent (_out))))
				(_port(_int bgo -1 0 64(_ent (_out))))
			)
		)
		(sevenseg
			(_object
				(_port(_int a 2 0 69(_ent (_in))))
				(_port(_int y 3 0 70(_ent (_out))))
			)
		)
		(BCD_counter
			(_object
				(_port(_int clock -1 0 42(_ent (_in))))
				(_port(_int reset -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 44(_ent (_in))))
				(_port(_int n0 1 0 45(_ent (_out))))
				(_port(_int n1 1 0 46(_ent (_out))))
				(_port(_int n2 1 0 47(_ent (_out))))
				(_port(_int n3 1 0 48(_ent (_out))))
			)
		)
		(Clock_Gen
			(_object
				(_port(_int reset -1 0 53(_ent (_in))))
				(_port(_int clock -1 0 54(_ent (_in))))
				(_port(_int clk_100 -1 0 55(_ent (_out))))
			)
		)
	)
	(_inst U1 0 91(_comp Controller)
		(_port
			((reset)(reset))
			((clock)(clock))
			((input)(input))
			((brst)(NET1453))
			((bgo)(NET1457))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst U2 0 100(_comp sevenseg)
		(_port
			((a)(n0))
			((y)(Hex0))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U3 0 106(_comp sevenseg)
		(_port
			((a)(n1))
			((y)(Hex1))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U4 0 112(_comp sevenseg)
		(_port
			((a)(n2))
			((y)(Hex2))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U5 0 118(_comp sevenseg)
		(_port
			((a)(n3))
			((y)(Hex3))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U6 0 124(_comp BCD_counter)
		(_port
			((clock)(clk_100))
			((reset)(NET1453))
			((enable)(NET1457))
			((n0)(n0))
			((n1)(n1))
			((n2)(n2))
			((n3)(n3))
		)
		(_use(_ent . BCD_counter)
		)
	)
	(_inst U7 0 135(_comp Clock_Gen)
		(_port
			((reset)(reset))
			((clock)(clock))
			((clk_100)(clk_100))
		)
		(_use(_ent . Clock_Gen)
		)
	)
	(_object
		(_port(_int Key0 -1 0 26(_ent(_in))))
		(_port(_int Clock_50 -1 0 27(_ent(_in))))
		(_port(_int Key3 -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 29(_array -1((_dto i 6 i 0)))))
		(_port(_int Hex0 0 0 29(_ent(_out))))
		(_port(_int Hex1 0 0 30(_ent(_out))))
		(_port(_int Hex2 0 0 31(_ent(_out))))
		(_port(_int Hex3 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 69(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 70(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk_100 -1 0 76(_arch(_uni))))
		(_sig(_int clock -1 0 77(_arch(_uni))))
		(_sig(_int input -1 0 78(_arch(_uni))))
		(_sig(_int NET1453 -1 0 79(_arch(_uni))))
		(_sig(_int NET1457 -1 0 80(_arch(_uni))))
		(_sig(_int reset -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 82(_array -1((_dto i 3 i 0)))))
		(_sig(_int n0 4 0 82(_arch(_uni))))
		(_sig(_int n1 4 0 83(_arch(_uni))))
		(_sig(_int n2 4 0 84(_arch(_uni))))
		(_sig(_int n3 4 0 85(_arch(_uni))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_alias((clock)(Clock_50)))(_simpleassign BUF)(_trgt(8))(_sens(1)))))
			(line__147(_arch 1 0 147(_assignment(_alias((reset)(Key0)))(_simpleassign BUF)(_trgt(12))(_sens(0)))))
			(line__148(_arch 2 0 148(_assignment(_alias((input)(Key3)))(_simpleassign BUF)(_trgt(9))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stopwatch 3 -1)
)
I 000050 55 1013          1744930419950 Clock_Gen
(_unit VHDL(clock_gen 0 24(clock_gen 0 32))
	(_version ve8)
	(_time 1744930419951 2025.04.17 18:53:39)
	(_source(\../compile/Clock_Gen.vhd\))
	(_parameters tan)
	(_code 4c1b194e4c1b4e5a4d4d0e154b4a4b4a494a194a4f)
	(_ent
		(_time 1744922848865)
	)
	(_comp
		(clk_div_gen
			(_object
				(_gen(_int in_hz -2 0 38(_ent((i 50000000)))))
				(_gen(_int out_hz -2 0 39(_ent((i 100)))))
				(_port(_int reset -1 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int clk_100 -1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 52(_comp clk_div_gen)
		(_port
			((reset)(reset))
			((clock)(clock))
			((clk_100)(clk_100))
		)
		(_use(_ent . clk_div_gen)
		)
	)
	(_object
		(_port(_int reset -1 0 26(_ent(_in))))
		(_port(_int clock -1 0 27(_ent(_in))))
		(_port(_int clk_100 -1 0 28(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000050 55 1013          1744930420729 Clock_Gen
(_unit VHDL(clock_gen 0 24(clock_gen 0 32))
	(_version ve8)
	(_time 1744930420730 2025.04.17 18:53:40)
	(_source(\../compile/Clock_Gen.vhd\))
	(_parameters tan)
	(_code 491d484b131e4b5f48480b104e4f4e4f4c4f1c4f4a)
	(_ent
		(_time 1744922848865)
	)
	(_comp
		(clk_div_gen
			(_object
				(_gen(_int in_hz -2 0 38(_ent((i 50000000)))))
				(_gen(_int out_hz -2 0 39(_ent((i 100)))))
				(_port(_int reset -1 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int clk_100 -1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 52(_comp clk_div_gen)
		(_port
			((reset)(reset))
			((clock)(clock))
			((clk_100)(clk_100))
		)
		(_use(_ent . clk_div_gen)
		)
	)
	(_object
		(_port(_int reset -1 0 26(_ent(_in))))
		(_port(_int clock -1 0 27(_ent(_in))))
		(_port(_int clk_100 -1 0 28(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000049 55 1163          1744930423092 behavior
(_unit VHDL(clk_div_gen 0 28(behavior 0 42))
	(_version ve8)
	(_time 1744930423093 2025.04.17 18:53:43)
	(_source(\../src/clk_div_gen.vhd\))
	(_parameters tan)
	(_code 90c4c19fc3c79685c49f84cac8979695c696979695)
	(_ent
		(_time 1744927122057)
	)
	(_object
		(_gen(_int in_hz -1 0 30 \50000000\ (_ent((i 50000000)))))
		(_gen(_int out_hz -1 0 31 \100\ (_ent((i 100)))))
		(_port(_int reset -2 0 34(_ent(_in)(_event))))
		(_port(_int clock -2 0 35(_ent(_in)(_event))))
		(_port(_int clk_100 -2 0 36(_ent(_out))))
		(_cnst(_int max_count -1 0 43(_arch gms(_code 2))))
		(_type(_int ~INTEGER~range~0~to~max_count~13 0 44(_scalar (_to i 0 c 3))))
		(_sig(_int count 0 0 44(_arch(_uni))))
		(_sig(_int out_clk -2 0 45(_arch(_uni((i 2))))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__66(_arch 1 0 66(_assignment(_alias((clk_100)(out_clk)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behavior 4 -1)
)
V 000056 55 1806          1744930424193 TB_ARCHITECTURE
(_unit VHDL(stopwatch_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1744930424194 2025.04.17 18:53:44)
	(_source(\../src/TestBench/stopwatch_TB.vhd\))
	(_parameters tan)
	(_code d6838385d481d4c1d2d7c18c86d1d2d0d5d0ded380)
	(_ent
		(_time 1744930405422)
	)
	(_comp
		(stopwatch
			(_object
				(_port(_int Key0 -1 0 13(_ent (_in))))
				(_port(_int Clock_50 -1 0 14(_ent (_in))))
				(_port(_int Key3 -1 0 15(_ent (_in))))
				(_port(_int Hex0 0 0 16(_ent (_out))))
				(_port(_int Hex1 0 0 17(_ent (_out))))
				(_port(_int Hex2 0 0 18(_ent (_out))))
				(_port(_int Hex3 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp stopwatch)
		(_port
			((Key0)(Key0))
			((Clock_50)(Clock_50))
			((Key3)(Key3))
			((Hex0)(Hex0))
			((Hex1)(Hex1))
			((Hex2)(Hex2))
			((Hex3)(Hex3))
		)
		(_use(_ent . stopwatch)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16(_array -1((_dto i 6 i 0)))))
		(_sig(_int Key0 -1 0 23(_arch(_uni))))
		(_sig(_int Clock_50 -1 0 24(_arch(_uni))))
		(_sig(_int Key3 -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 27(_array -1((_dto i 6 i 0)))))
		(_sig(_int Hex0 1 0 27(_arch(_uni))))
		(_sig(_int Hex1 1 0 28(_arch(_uni))))
		(_sig(_int Hex2 1 0 29(_arch(_uni))))
		(_sig(_int Hex3 1 0 30(_arch(_uni))))
		(_cnst(_int clock_period -2 0 33(_arch((ns 4626322717216342016)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 50(_prcs(_wait_for)(_trgt(1)))))
			(Stimulus_process(_arch 1 0 56(_prcs(_wait_for)(_trgt(0)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000042 55 386 0 testbench_for_stopwatch
(_configuration VHDL (testbench_for_stopwatch 0 73 (stopwatch_tb))
	(_version ve8)
	(_time 1744930424197 2025.04.17 18:53:44)
	(_source(\../src/TestBench/stopwatch_TB.vhd\))
	(_parameters tan)
	(_code d6838484d58081c1d2d7c48c82d083d0d5d0ded380)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . stopwatch stopwatch
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1843          1745359767244 TB_ARCHITECTURE
(_unit VHDL(bcd_counter_tb 0 10(tb_architecture 0 13))
	(_version ve8)
	(_time 1745359767245 2025.04.22 18:09:27)
	(_source(\../src/TestBench/bcd_counter_TB.vhd\))
	(_parameters tan)
	(_code 1a48101d484d4a0f481a09401d1d1f1c4f1d1e1c1f)
	(_ent
		(_time 1744930407475)
	)
	(_comp
		(BCD_counter
			(_object
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int n0 0 0 20(_ent (_out))))
				(_port(_int n1 0 0 21(_ent (_out))))
				(_port(_int n2 0 0 22(_ent (_out))))
				(_port(_int n3 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp BCD_counter)
		(_port
			((clock)(clock))
			((reset)(reset))
			((enable)(enable))
			((n0)(n0))
			((n1)(n1))
			((n2)(n2))
			((n3)(n3))
		)
		(_use(_ent . BCD_counter)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int clock -1 0 27(_arch(_uni))))
		(_sig(_int reset -1 0 28(_arch(_uni))))
		(_sig(_int enable -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 31(_array -1((_dto i 3 i 0)))))
		(_sig(_int n0 1 0 31(_arch(_uni))))
		(_sig(_int n1 1 0 32(_arch(_uni))))
		(_sig(_int n2 1 0 33(_arch(_uni))))
		(_sig(_int n3 1 0 34(_arch(_uni))))
		(_sig(_int clock_period -2 0 37(_arch(_uni((ms 4621819117588971520))))))
		(_prcs
			(clock_process(_arch 0 0 53(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(Stimulus_process(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)(2))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000050 55 1013          1745359774468 Clock_Gen
(_unit VHDL(clock_gen 0 24(clock_gen 0 32))
	(_version ve8)
	(_time 1745359774469 2025.04.22 18:09:34)
	(_source(\../compile/Clock_Gen.vhd\))
	(_parameters tan)
	(_code 4d1d4a4f4a1a4f5b4c4c0f144a4b4a4b484b184b4e)
	(_ent
		(_time 1744922848865)
	)
	(_comp
		(clk_div_gen
			(_object
				(_gen(_int in_hz -2 0 38(_ent((i 50000000)))))
				(_gen(_int out_hz -2 0 39(_ent((i 100)))))
				(_port(_int reset -1 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int clk_100 -1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 52(_comp clk_div_gen)
		(_port
			((reset)(reset))
			((clock)(clock))
			((clk_100)(clk_100))
		)
		(_use(_ent . clk_div_gen)
		)
	)
	(_object
		(_port(_int reset -1 0 26(_ent(_in))))
		(_port(_int clock -1 0 27(_ent(_in))))
		(_port(_int clk_100 -1 0 28(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000049 55 1163          1745359776687 behavior
(_unit VHDL(clk_div_gen 0 28(behavior 0 42))
	(_version ve8)
	(_time 1745359776688 2025.04.22 18:09:36)
	(_source(\../src/clk_div_gen.vhd\))
	(_parameters tan)
	(_code f7a7a7a7a3a0f1e2a3f8e3adaff0f1f2a1f1f0f1f2)
	(_ent
		(_time 1744927122057)
	)
	(_object
		(_gen(_int in_hz -1 0 30 \50000000\ (_ent((i 50000000)))))
		(_gen(_int out_hz -1 0 31 \100\ (_ent((i 100)))))
		(_port(_int reset -2 0 34(_ent(_in)(_event))))
		(_port(_int clock -2 0 35(_ent(_in)(_event))))
		(_port(_int clk_100 -2 0 36(_ent(_out))))
		(_cnst(_int max_count -1 0 43(_arch gms(_code 2))))
		(_type(_int ~INTEGER~range~0~to~max_count~13 0 44(_scalar (_to i 0 c 3))))
		(_sig(_int count 0 0 44(_arch(_uni))))
		(_sig(_int out_clk -2 0 45(_arch(_uni((i 2))))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__66(_arch 1 0 66(_assignment(_alias((clk_100)(out_clk)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behavior 4 -1)
)
I 000056 55 1843          1745359778973 TB_ARCHITECTURE
(_unit VHDL(bcd_counter_tb 0 10(tb_architecture 0 13))
	(_version ve8)
	(_time 1745359778974 2025.04.22 18:09:38)
	(_source(\../src/TestBench/bcd_counter_TB.vhd\))
	(_parameters tan)
	(_code e1e7e6b2e3b6b1f4b3e1f2bbe6e6e4e7b4e6e5e7e4)
	(_ent
		(_time 1744930407475)
	)
	(_comp
		(BCD_counter
			(_object
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int n0 0 0 20(_ent (_out))))
				(_port(_int n1 0 0 21(_ent (_out))))
				(_port(_int n2 0 0 22(_ent (_out))))
				(_port(_int n3 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp BCD_counter)
		(_port
			((clock)(clock))
			((reset)(reset))
			((enable)(enable))
			((n0)(n0))
			((n1)(n1))
			((n2)(n2))
			((n3)(n3))
		)
		(_use(_ent . BCD_counter)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int clock -1 0 27(_arch(_uni))))
		(_sig(_int reset -1 0 28(_arch(_uni))))
		(_sig(_int enable -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 31(_array -1((_dto i 3 i 0)))))
		(_sig(_int n0 1 0 31(_arch(_uni))))
		(_sig(_int n1 1 0 32(_arch(_uni))))
		(_sig(_int n2 1 0 33(_arch(_uni))))
		(_sig(_int n3 1 0 34(_arch(_uni))))
		(_sig(_int clock_period -2 0 37(_arch(_uni((ms 4621819117588971520))))))
		(_prcs
			(clock_process(_arch 0 0 53(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(Stimulus_process(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)(2))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000044 55 487 0 testbench_for_bcd_counter
(_configuration VHDL (testbench_for_bcd_counter 0 73 (bcd_counter_tb))
	(_version ve8)
	(_time 1745359778989 2025.04.22 18:09:38)
	(_source(\../src/TestBench/bcd_counter_TB.vhd\))
	(_parameters tan)
	(_code f0f7f1a0f5a6a7e7f4f1e2aaa4f6a5f6f3f6f8f5a6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_counter behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1508          1745359779029 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 9(tb_architecture 0 12))
	(_version ve8)
	(_time 1745359779030 2025.04.22 18:09:39)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 1f191a181f481e081f190d4518194c194c191a181d)
	(_ent
		(_time 1744930406633)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 16(_ent (_in))))
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int input -1 0 18(_ent (_in))))
				(_port(_int brst -1 0 19(_ent (_out))))
				(_port(_int bgo -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp Controller)
		(_port
			((reset)(reset))
			((clock)(clock))
			((input)(input))
			((brst)(brst))
			((bgo)(bgo))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int reset -1 0 24(_arch(_uni))))
		(_sig(_int clock -1 0 25(_arch(_uni))))
		(_sig(_int input -1 0 26(_arch(_uni))))
		(_sig(_int brst -1 0 28(_arch(_uni))))
		(_sig(_int bgo -1 0 29(_arch(_uni))))
		(_cnst(_int clock_period -2 0 33(_arch((ms 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 47(_prcs(_wait_for)(_trgt(1)))))
			(Stimulus_process(_arch 1 0 53(_prcs(_wait_for)(_trgt(0)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000056 55 1843          1745359784349 TB_ARCHITECTURE
(_unit VHDL(bcd_counter_tb 0 10(tb_architecture 0 13))
	(_version ve8)
	(_time 1745359784350 2025.04.22 18:09:44)
	(_source(\../src/TestBench/bcd_counter_TB.vhd\))
	(_parameters tan)
	(_code e0e7b3b3e3b7b0f5b2e0f3bae7e7e5e6b5e7e4e6e5)
	(_ent
		(_time 1744930407475)
	)
	(_comp
		(BCD_counter
			(_object
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int n0 0 0 20(_ent (_out))))
				(_port(_int n1 0 0 21(_ent (_out))))
				(_port(_int n2 0 0 22(_ent (_out))))
				(_port(_int n3 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp BCD_counter)
		(_port
			((clock)(clock))
			((reset)(reset))
			((enable)(enable))
			((n0)(n0))
			((n1)(n1))
			((n2)(n2))
			((n3)(n3))
		)
		(_use(_ent . BCD_counter)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int clock -1 0 27(_arch(_uni))))
		(_sig(_int reset -1 0 28(_arch(_uni))))
		(_sig(_int enable -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 31(_array -1((_dto i 3 i 0)))))
		(_sig(_int n0 1 0 31(_arch(_uni))))
		(_sig(_int n1 1 0 32(_arch(_uni))))
		(_sig(_int n2 1 0 33(_arch(_uni))))
		(_sig(_int n3 1 0 34(_arch(_uni))))
		(_sig(_int clock_period -2 0 37(_arch(_uni((ms 4621819117588971520))))))
		(_prcs
			(clock_process(_arch 0 0 53(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(Stimulus_process(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)(2))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000044 55 487 0 testbench_for_bcd_counter
(_configuration VHDL (testbench_for_bcd_counter 0 73 (bcd_counter_tb))
	(_version ve8)
	(_time 1745359784353 2025.04.22 18:09:44)
	(_source(\../src/TestBench/bcd_counter_TB.vhd\))
	(_parameters tan)
	(_code efe9babcbcb9b8f8ebeefdb5bbe9bae9ece9e7eab9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_counter behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1508          1745359785950 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 9(tb_architecture 0 12))
	(_version ve8)
	(_time 1745359785951 2025.04.22 18:09:45)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 292d2b2d767e283e292f3b732e2f7a2f7a2f2c2e2b)
	(_ent
		(_time 1744930406633)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 16(_ent (_in))))
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int input -1 0 18(_ent (_in))))
				(_port(_int brst -1 0 19(_ent (_out))))
				(_port(_int bgo -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp Controller)
		(_port
			((reset)(reset))
			((clock)(clock))
			((input)(input))
			((brst)(brst))
			((bgo)(bgo))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int reset -1 0 24(_arch(_uni))))
		(_sig(_int clock -1 0 25(_arch(_uni))))
		(_sig(_int input -1 0 26(_arch(_uni))))
		(_sig(_int brst -1 0 28(_arch(_uni))))
		(_sig(_int bgo -1 0 29(_arch(_uni))))
		(_cnst(_int clock_period -2 0 33(_arch((ms 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 47(_prcs(_wait_for)(_trgt(1)))))
			(Stimulus_process(_arch 1 0 53(_prcs(_wait_for)(_trgt(0)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000043 55 469 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 68 (controller_tb))
	(_version ve8)
	(_time 1745359785960 2025.04.22 18:09:45)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 393c3c3c356f6e2e3d382b636d3f6c3f3a3f313c6f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_arch
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
V 000056 55 1806          1745359787332 TB_ARCHITECTURE
(_unit VHDL(stopwatch_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1745359787333 2025.04.22 18:09:47)
	(_source(\../src/TestBench/stopwatch_TB.vhd\))
	(_parameters tan)
	(_code 888d8d8784df8a9f8c899fd2d88f8c8e8b8e808dde)
	(_ent
		(_time 1744930405422)
	)
	(_comp
		(stopwatch
			(_object
				(_port(_int Key0 -1 0 13(_ent (_in))))
				(_port(_int Clock_50 -1 0 14(_ent (_in))))
				(_port(_int Key3 -1 0 15(_ent (_in))))
				(_port(_int Hex0 0 0 16(_ent (_out))))
				(_port(_int Hex1 0 0 17(_ent (_out))))
				(_port(_int Hex2 0 0 18(_ent (_out))))
				(_port(_int Hex3 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp stopwatch)
		(_port
			((Key0)(Key0))
			((Clock_50)(Clock_50))
			((Key3)(Key3))
			((Hex0)(Hex0))
			((Hex1)(Hex1))
			((Hex2)(Hex2))
			((Hex3)(Hex3))
		)
		(_use(_ent . stopwatch)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16(_array -1((_dto i 6 i 0)))))
		(_sig(_int Key0 -1 0 23(_arch(_uni))))
		(_sig(_int Clock_50 -1 0 24(_arch(_uni))))
		(_sig(_int Key3 -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 27(_array -1((_dto i 6 i 0)))))
		(_sig(_int Hex0 1 0 27(_arch(_uni))))
		(_sig(_int Hex1 1 0 28(_arch(_uni))))
		(_sig(_int Hex2 1 0 29(_arch(_uni))))
		(_sig(_int Hex3 1 0 30(_arch(_uni))))
		(_cnst(_int clock_period -2 0 33(_arch((ns 4626322717216342016)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 50(_prcs(_wait_for)(_trgt(1)))))
			(Stimulus_process(_arch 1 0 56(_prcs(_wait_for)(_trgt(0)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000056 55 1806          1745359815497 TB_ARCHITECTURE
(_unit VHDL(stopwatch_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1745359815498 2025.04.22 18:10:15)
	(_source(\../src/TestBench/stopwatch_TB.vhd\))
	(_parameters tan)
	(_code 949a939a94c39683909583cec493909297929c91c2)
	(_ent
		(_time 1744930405422)
	)
	(_comp
		(stopwatch
			(_object
				(_port(_int Key0 -1 0 13(_ent (_in))))
				(_port(_int Clock_50 -1 0 14(_ent (_in))))
				(_port(_int Key3 -1 0 15(_ent (_in))))
				(_port(_int Hex0 0 0 16(_ent (_out))))
				(_port(_int Hex1 0 0 17(_ent (_out))))
				(_port(_int Hex2 0 0 18(_ent (_out))))
				(_port(_int Hex3 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp stopwatch)
		(_port
			((Key0)(Key0))
			((Clock_50)(Clock_50))
			((Key3)(Key3))
			((Hex0)(Hex0))
			((Hex1)(Hex1))
			((Hex2)(Hex2))
			((Hex3)(Hex3))
		)
		(_use(_ent . stopwatch)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16(_array -1((_dto i 6 i 0)))))
		(_sig(_int Key0 -1 0 23(_arch(_uni))))
		(_sig(_int Clock_50 -1 0 24(_arch(_uni))))
		(_sig(_int Key3 -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 27(_array -1((_dto i 6 i 0)))))
		(_sig(_int Hex0 1 0 27(_arch(_uni))))
		(_sig(_int Hex1 1 0 28(_arch(_uni))))
		(_sig(_int Hex2 1 0 29(_arch(_uni))))
		(_sig(_int Hex3 1 0 30(_arch(_uni))))
		(_cnst(_int clock_period -2 0 33(_arch((ns 4626322717216342016)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 50(_prcs(_wait_for)(_trgt(1)))))
			(Stimulus_process(_arch 1 0 56(_prcs(_wait_for)(_trgt(0)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000056 55 1806          1745359847207 TB_ARCHITECTURE
(_unit VHDL(stopwatch_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1745359847208 2025.04.22 18:10:47)
	(_source(\../src/TestBench/stopwatch_TB.vhd\))
	(_parameters tan)
	(_code 6b6d686a3d3c697c6f6a7c313b6c6f6d686d636e3d)
	(_ent
		(_time 1744930405422)
	)
	(_comp
		(stopwatch
			(_object
				(_port(_int Key0 -1 0 13(_ent (_in))))
				(_port(_int Clock_50 -1 0 14(_ent (_in))))
				(_port(_int Key3 -1 0 15(_ent (_in))))
				(_port(_int Hex0 0 0 16(_ent (_out))))
				(_port(_int Hex1 0 0 17(_ent (_out))))
				(_port(_int Hex2 0 0 18(_ent (_out))))
				(_port(_int Hex3 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp stopwatch)
		(_port
			((Key0)(Key0))
			((Clock_50)(Clock_50))
			((Key3)(Key3))
			((Hex0)(Hex0))
			((Hex1)(Hex1))
			((Hex2)(Hex2))
			((Hex3)(Hex3))
		)
		(_use(_ent . stopwatch)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16(_array -1((_dto i 6 i 0)))))
		(_sig(_int Key0 -1 0 23(_arch(_uni))))
		(_sig(_int Clock_50 -1 0 24(_arch(_uni))))
		(_sig(_int Key3 -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 27(_array -1((_dto i 6 i 0)))))
		(_sig(_int Hex0 1 0 27(_arch(_uni))))
		(_sig(_int Hex1 1 0 28(_arch(_uni))))
		(_sig(_int Hex2 1 0 29(_arch(_uni))))
		(_sig(_int Hex3 1 0 30(_arch(_uni))))
		(_cnst(_int clock_period -2 0 33(_arch((ns 4626322717216342016)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 50(_prcs(_wait_for)(_trgt(1)))))
			(Stimulus_process(_arch 1 0 56(_prcs(_wait_for)(_trgt(0)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000050 55 3809          1745359888324 stopwatch
(_unit VHDL(stopwatch 0 24(stopwatch 0 36))
	(_version ve8)
	(_time 1745359888325 2025.04.22 18:11:28)
	(_source(\../compile/stopwatch.vhd\))
	(_parameters tan)
	(_code 10451216144712071815074a401714161316181713)
	(_ent
		(_time 1744735253640)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clock -1 0 61(_ent (_in))))
				(_port(_int input -1 0 62(_ent (_in))))
				(_port(_int brst -1 0 63(_ent (_out))))
				(_port(_int bgo -1 0 64(_ent (_out))))
			)
		)
		(sevenseg
			(_object
				(_port(_int a 2 0 69(_ent (_in))))
				(_port(_int y 3 0 70(_ent (_out))))
			)
		)
		(BCD_counter
			(_object
				(_port(_int clock -1 0 42(_ent (_in))))
				(_port(_int reset -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 44(_ent (_in))))
				(_port(_int n0 1 0 45(_ent (_out))))
				(_port(_int n1 1 0 46(_ent (_out))))
				(_port(_int n2 1 0 47(_ent (_out))))
				(_port(_int n3 1 0 48(_ent (_out))))
			)
		)
		(Clock_Gen
			(_object
				(_port(_int reset -1 0 53(_ent (_in))))
				(_port(_int clock -1 0 54(_ent (_in))))
				(_port(_int clk_100 -1 0 55(_ent (_out))))
			)
		)
	)
	(_inst U1 0 91(_comp Controller)
		(_port
			((reset)(reset))
			((clock)(clock))
			((input)(input))
			((brst)(NET1453))
			((bgo)(NET1457))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst U2 0 100(_comp sevenseg)
		(_port
			((a)(n0))
			((y)(Hex0))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U3 0 106(_comp sevenseg)
		(_port
			((a)(n1))
			((y)(Hex1))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U4 0 112(_comp sevenseg)
		(_port
			((a)(n2))
			((y)(Hex2))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U5 0 118(_comp sevenseg)
		(_port
			((a)(n3))
			((y)(Hex3))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U6 0 124(_comp BCD_counter)
		(_port
			((clock)(clk_100))
			((reset)(NET1453))
			((enable)(NET1457))
			((n0)(n0))
			((n1)(n1))
			((n2)(n2))
			((n3)(n3))
		)
		(_use(_ent . BCD_counter)
		)
	)
	(_inst U7 0 135(_comp Clock_Gen)
		(_port
			((reset)(reset))
			((clock)(clock))
			((clk_100)(clk_100))
		)
		(_use(_ent . Clock_Gen)
		)
	)
	(_object
		(_port(_int Key0 -1 0 26(_ent(_in))))
		(_port(_int Clock_50 -1 0 27(_ent(_in))))
		(_port(_int Key3 -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 29(_array -1((_dto i 6 i 0)))))
		(_port(_int Hex0 0 0 29(_ent(_out))))
		(_port(_int Hex1 0 0 30(_ent(_out))))
		(_port(_int Hex2 0 0 31(_ent(_out))))
		(_port(_int Hex3 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 69(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 70(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk_100 -1 0 76(_arch(_uni))))
		(_sig(_int clock -1 0 77(_arch(_uni))))
		(_sig(_int input -1 0 78(_arch(_uni))))
		(_sig(_int NET1453 -1 0 79(_arch(_uni))))
		(_sig(_int NET1457 -1 0 80(_arch(_uni))))
		(_sig(_int reset -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 82(_array -1((_dto i 3 i 0)))))
		(_sig(_int n0 4 0 82(_arch(_uni))))
		(_sig(_int n1 4 0 83(_arch(_uni))))
		(_sig(_int n2 4 0 84(_arch(_uni))))
		(_sig(_int n3 4 0 85(_arch(_uni))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_alias((clock)(Clock_50)))(_simpleassign BUF)(_trgt(8))(_sens(1)))))
			(line__147(_arch 1 0 147(_assignment(_alias((reset)(Key0)))(_simpleassign BUF)(_trgt(12))(_sens(0)))))
			(line__148(_arch 2 0 148(_assignment(_alias((input)(Key3)))(_simpleassign BUF)(_trgt(9))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stopwatch 3 -1)
)
V 000051 55 1169          1745359896548 behavioral
(_unit VHDL(sevenseg 0 7(behavioral 0 14))
	(_version ve8)
	(_time 1745359896549 2025.04.22 18:11:36)
	(_source(\../src/sevenseg.vhd\))
	(_parameters tan)
	(_code 2b78292f7c7d793d2d2b6e70792d2e2d2c2c282d2e)
	(_ent
		(_time 1744732974721)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int y 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33751811 197379)
		(50529027 131587)
		(50529026 197122)
		(50528771 131843)
		(50529027 197122)
		(33751811 197122)
		(33686018 131586)
	)
	(_model . behavioral 1 -1)
)
V 000050 55 3809          1745359900398 stopwatch
(_unit VHDL(stopwatch 0 24(stopwatch 0 36))
	(_version ve8)
	(_time 1745359900399 2025.04.22 18:11:40)
	(_source(\../compile/stopwatch.vhd\))
	(_parameters tan)
	(_code 3e6c3d3a6f693c29363b29646e393a383d3836393d)
	(_ent
		(_time 1744735253640)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int clock -1 0 61(_ent (_in))))
				(_port(_int input -1 0 62(_ent (_in))))
				(_port(_int brst -1 0 63(_ent (_out))))
				(_port(_int bgo -1 0 64(_ent (_out))))
			)
		)
		(sevenseg
			(_object
				(_port(_int a 2 0 69(_ent (_in))))
				(_port(_int y 3 0 70(_ent (_out))))
			)
		)
		(BCD_counter
			(_object
				(_port(_int clock -1 0 42(_ent (_in))))
				(_port(_int reset -1 0 43(_ent (_in))))
				(_port(_int enable -1 0 44(_ent (_in))))
				(_port(_int n0 1 0 45(_ent (_out))))
				(_port(_int n1 1 0 46(_ent (_out))))
				(_port(_int n2 1 0 47(_ent (_out))))
				(_port(_int n3 1 0 48(_ent (_out))))
			)
		)
		(Clock_Gen
			(_object
				(_port(_int reset -1 0 53(_ent (_in))))
				(_port(_int clock -1 0 54(_ent (_in))))
				(_port(_int clk_100 -1 0 55(_ent (_out))))
			)
		)
	)
	(_inst U1 0 91(_comp Controller)
		(_port
			((reset)(reset))
			((clock)(clock))
			((input)(input))
			((brst)(NET1453))
			((bgo)(NET1457))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst U2 0 100(_comp sevenseg)
		(_port
			((a)(n0))
			((y)(Hex0))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U3 0 106(_comp sevenseg)
		(_port
			((a)(n1))
			((y)(Hex1))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U4 0 112(_comp sevenseg)
		(_port
			((a)(n2))
			((y)(Hex2))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U5 0 118(_comp sevenseg)
		(_port
			((a)(n3))
			((y)(Hex3))
		)
		(_use(_ent . sevenseg)
		)
	)
	(_inst U6 0 124(_comp BCD_counter)
		(_port
			((clock)(clk_100))
			((reset)(NET1453))
			((enable)(NET1457))
			((n0)(n0))
			((n1)(n1))
			((n2)(n2))
			((n3)(n3))
		)
		(_use(_ent . BCD_counter)
		)
	)
	(_inst U7 0 135(_comp Clock_Gen)
		(_port
			((reset)(reset))
			((clock)(clock))
			((clk_100)(clk_100))
		)
		(_use(_ent . Clock_Gen)
		)
	)
	(_object
		(_port(_int Key0 -1 0 26(_ent(_in))))
		(_port(_int Clock_50 -1 0 27(_ent(_in))))
		(_port(_int Key3 -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 29(_array -1((_dto i 6 i 0)))))
		(_port(_int Hex0 0 0 29(_ent(_out))))
		(_port(_int Hex1 0 0 30(_ent(_out))))
		(_port(_int Hex2 0 0 31(_ent(_out))))
		(_port(_int Hex3 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 69(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 70(_array -1((_dto i 6 i 0)))))
		(_sig(_int clk_100 -1 0 76(_arch(_uni))))
		(_sig(_int clock -1 0 77(_arch(_uni))))
		(_sig(_int input -1 0 78(_arch(_uni))))
		(_sig(_int NET1453 -1 0 79(_arch(_uni))))
		(_sig(_int NET1457 -1 0 80(_arch(_uni))))
		(_sig(_int reset -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 82(_array -1((_dto i 3 i 0)))))
		(_sig(_int n0 4 0 82(_arch(_uni))))
		(_sig(_int n1 4 0 83(_arch(_uni))))
		(_sig(_int n2 4 0 84(_arch(_uni))))
		(_sig(_int n3 4 0 85(_arch(_uni))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_alias((clock)(Clock_50)))(_simpleassign BUF)(_trgt(8))(_sens(1)))))
			(line__147(_arch 1 0 147(_assignment(_alias((reset)(Key0)))(_simpleassign BUF)(_trgt(12))(_sens(0)))))
			(line__148(_arch 2 0 148(_assignment(_alias((input)(Key3)))(_simpleassign BUF)(_trgt(9))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stopwatch 3 -1)
)
V 000051 55 1445          1745359902631 behavioral
(_unit VHDL(bcd_counter 0 8(behavioral 0 20))
	(_version ve8)
	(_time 1745359902632 2025.04.22 18:11:42)
	(_source(\../src/BCD_counter.vhd\))
	(_parameters tan)
	(_code f9aaf3a9f3aea9ecadaeeaa3fefefcffacfefdfffc)
	(_ent
		(_time 1744734660620)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int enable -1 0 12(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int n0 0 0 13(_ent(_out))))
		(_port(_int n1 0 0 14(_ent(_out))))
		(_port(_int n2 0 0 15(_ent(_out))))
		(_port(_int n3 0 0 16(_ent(_out))))
		(_cnst(_int max_count -2 0 21(_arch((i 9999)))))
		(_type(_int ~INTEGER~range~0~to~max_count~13 0 22(_scalar (_to i 0 i 9999))))
		(_sig(_int count 1 0 22(_arch(_uni))))
		(_prcs
			(count_process(_arch 0 0 24(_prcs(_trgt(7))(_sens(0)(1)(2)(7))(_dssslsensitivity 3))))
			(output_process(_arch 1 0 36(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
V 000056 55 1067          1745359905228 Controller_arch
(_unit VHDL(controller 0 27(controller_arch 0 37))
	(_version ve8)
	(_time 1745359905229 2025.04.22 18:11:45)
	(_source(\../compile/Controller.vhd\))
	(_parameters tan)
	(_code 1a4a1a1d1d4d1b0d184908401d1c491c491c1f1d18)
	(_ent
		(_time 1744724588620)
	)
	(_object
		(_port(_int reset -1 0 29(_ent(_in))))
		(_port(_int clock -1 0 30(_ent(_in)(_event))))
		(_port(_int input -1 0 31(_ent(_in))))
		(_port(_int brst -1 0 32(_ent(_out))))
		(_port(_int bgo -1 0 33(_ent(_out))))
		(_type(_int Sreg0_type 0 41(_enum1 S1 S2 S3 S4 (_to i 0 i 3))))
		(_sig(_int Sreg0 0 0 50(_arch(_uni))))
		(_sig(_int NextState_Sreg0 0 0 50(_arch(_uni))))
		(_prcs
			(Sreg0_NextState(_arch 0 0 71(_prcs(_simple)(_trgt(6)(3)(4))(_sens(5)(2)))))
			(Sreg0_CurrentState(_arch 1 0 119(_prcs(_trgt(5))(_sens(1)(6)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED)))
	(_model . Controller_arch 2 -1)
)
V 000050 55 1013          1745359907048 Clock_Gen
(_unit VHDL(clock_gen 0 24(clock_gen 0 32))
	(_version ve8)
	(_time 1745359907049 2025.04.22 18:11:47)
	(_source(\../compile/Clock_Gen.vhd\))
	(_parameters tan)
	(_code 2f7f7d2b2a782d392e2e6d76282928292a297a292c)
	(_ent
		(_time 1744922848865)
	)
	(_comp
		(clk_div_gen
			(_object
				(_gen(_int in_hz -2 0 38(_ent((i 50000000)))))
				(_gen(_int out_hz -2 0 39(_ent((i 100)))))
				(_port(_int reset -1 0 42(_ent (_in))))
				(_port(_int clock -1 0 43(_ent (_in))))
				(_port(_int clk_100 -1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 52(_comp clk_div_gen)
		(_port
			((reset)(reset))
			((clock)(clock))
			((clk_100)(clk_100))
		)
		(_use(_ent . clk_div_gen)
		)
	)
	(_object
		(_port(_int reset -1 0 26(_ent(_in))))
		(_port(_int clock -1 0 27(_ent(_in))))
		(_port(_int clk_100 -1 0 28(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000049 55 1163          1745359908942 behavior
(_unit VHDL(clk_div_gen 0 28(behavior 0 42))
	(_version ve8)
	(_time 1745359908943 2025.04.22 18:11:48)
	(_source(\../src/clk_div_gen.vhd\))
	(_parameters tan)
	(_code 9197939ec3c69784c59e85cbc9969794c797969794)
	(_ent
		(_time 1744927122057)
	)
	(_object
		(_gen(_int in_hz -1 0 30 \50000000\ (_ent((i 50000000)))))
		(_gen(_int out_hz -1 0 31 \100\ (_ent((i 100)))))
		(_port(_int reset -2 0 34(_ent(_in)(_event))))
		(_port(_int clock -2 0 35(_ent(_in)(_event))))
		(_port(_int clk_100 -2 0 36(_ent(_out))))
		(_cnst(_int max_count -1 0 43(_arch gms(_code 2))))
		(_type(_int ~INTEGER~range~0~to~max_count~13 0 44(_scalar (_to i 0 c 3))))
		(_sig(_int count 0 0 44(_arch(_uni))))
		(_sig(_int out_clk -2 0 45(_arch(_uni((i 2))))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__66(_arch 1 0 66(_assignment(_alias((clk_100)(out_clk)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behavior 4 -1)
)
I 000056 55 1806          1745359913010 TB_ARCHITECTURE
(_unit VHDL(stopwatch_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1745359913011 2025.04.22 18:11:53)
	(_source(\../src/TestBench/stopwatch_TB.vhd\))
	(_parameters tan)
	(_code 8086828f84d78297848197dad087848683868885d6)
	(_ent
		(_time 1744930405422)
	)
	(_comp
		(stopwatch
			(_object
				(_port(_int Key0 -1 0 13(_ent (_in))))
				(_port(_int Clock_50 -1 0 14(_ent (_in))))
				(_port(_int Key3 -1 0 15(_ent (_in))))
				(_port(_int Hex0 0 0 16(_ent (_out))))
				(_port(_int Hex1 0 0 17(_ent (_out))))
				(_port(_int Hex2 0 0 18(_ent (_out))))
				(_port(_int Hex3 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp stopwatch)
		(_port
			((Key0)(Key0))
			((Clock_50)(Clock_50))
			((Key3)(Key3))
			((Hex0)(Hex0))
			((Hex1)(Hex1))
			((Hex2)(Hex2))
			((Hex3)(Hex3))
		)
		(_use(_ent . stopwatch)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16(_array -1((_dto i 6 i 0)))))
		(_sig(_int Key0 -1 0 23(_arch(_uni))))
		(_sig(_int Clock_50 -1 0 24(_arch(_uni))))
		(_sig(_int Key3 -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 27(_array -1((_dto i 6 i 0)))))
		(_sig(_int Hex0 1 0 27(_arch(_uni))))
		(_sig(_int Hex1 1 0 28(_arch(_uni))))
		(_sig(_int Hex2 1 0 29(_arch(_uni))))
		(_sig(_int Hex3 1 0 30(_arch(_uni))))
		(_cnst(_int clock_period -2 0 33(_arch((ns 4626322717216342016)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 50(_prcs(_wait_for)(_trgt(1)))))
			(Stimulus_process(_arch 1 0 56(_prcs(_wait_for)(_trgt(0)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000056 55 1843          1745359923828 TB_ARCHITECTURE
(_unit VHDL(bcd_counter_tb 0 10(tb_architecture 0 13))
	(_version ve8)
	(_time 1745359923829 2025.04.22 18:12:03)
	(_source(\../src/TestBench/bcd_counter_TB.vhd\))
	(_parameters tan)
	(_code bcb9ece8ecebeca9eebcafe6bbbbb9bae9bbb8bab9)
	(_ent
		(_time 1744930407475)
	)
	(_comp
		(BCD_counter
			(_object
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int n0 0 0 20(_ent (_out))))
				(_port(_int n1 0 0 21(_ent (_out))))
				(_port(_int n2 0 0 22(_ent (_out))))
				(_port(_int n3 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp BCD_counter)
		(_port
			((clock)(clock))
			((reset)(reset))
			((enable)(enable))
			((n0)(n0))
			((n1)(n1))
			((n2)(n2))
			((n3)(n3))
		)
		(_use(_ent . BCD_counter)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int clock -1 0 27(_arch(_uni))))
		(_sig(_int reset -1 0 28(_arch(_uni))))
		(_sig(_int enable -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 31(_array -1((_dto i 3 i 0)))))
		(_sig(_int n0 1 0 31(_arch(_uni))))
		(_sig(_int n1 1 0 32(_arch(_uni))))
		(_sig(_int n2 1 0 33(_arch(_uni))))
		(_sig(_int n3 1 0 34(_arch(_uni))))
		(_sig(_int clock_period -2 0 37(_arch(_uni((ms 4621819117588971520))))))
		(_prcs
			(clock_process(_arch 0 0 53(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(Stimulus_process(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)(2))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000044 55 487 0 testbench_for_bcd_counter
(_configuration VHDL (testbench_for_bcd_counter 0 73 (bcd_counter_tb))
	(_version ve8)
	(_time 1745359923832 2025.04.22 18:12:03)
	(_source(\../src/TestBench/bcd_counter_TB.vhd\))
	(_parameters tan)
	(_code bcb8eae8eaeaebabb8bdaee6e8bae9babfbab4b9ea)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_counter behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1508          1745359926211 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 9(tb_architecture 0 12))
	(_version ve8)
	(_time 1745359926212 2025.04.22 18:12:06)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 131115144644120413150149141540154015161411)
	(_ent
		(_time 1744930406633)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 16(_ent (_in))))
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int input -1 0 18(_ent (_in))))
				(_port(_int brst -1 0 19(_ent (_out))))
				(_port(_int bgo -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp Controller)
		(_port
			((reset)(reset))
			((clock)(clock))
			((input)(input))
			((brst)(brst))
			((bgo)(bgo))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int reset -1 0 24(_arch(_uni))))
		(_sig(_int clock -1 0 25(_arch(_uni))))
		(_sig(_int input -1 0 26(_arch(_uni))))
		(_sig(_int brst -1 0 28(_arch(_uni))))
		(_sig(_int bgo -1 0 29(_arch(_uni))))
		(_cnst(_int clock_period -2 0 33(_arch((ms 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 47(_prcs(_wait_for)(_trgt(1)))))
			(Stimulus_process(_arch 1 0 53(_prcs(_wait_for)(_trgt(0)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000043 55 469 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 68 (controller_tb))
	(_version ve8)
	(_time 1745359926215 2025.04.22 18:12:06)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 1310121415454404171201494715461510151b1645)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_arch
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1806          1745359930248 TB_ARCHITECTURE
(_unit VHDL(stopwatch_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1745359930249 2025.04.22 18:12:10)
	(_source(\../src/TestBench/stopwatch_TB.vhd\))
	(_parameters tan)
	(_code d2d0d581d485d0c5d6d3c58882d5d6d4d1d4dad784)
	(_ent
		(_time 1744930405422)
	)
	(_comp
		(stopwatch
			(_object
				(_port(_int Key0 -1 0 13(_ent (_in))))
				(_port(_int Clock_50 -1 0 14(_ent (_in))))
				(_port(_int Key3 -1 0 15(_ent (_in))))
				(_port(_int Hex0 0 0 16(_ent (_out))))
				(_port(_int Hex1 0 0 17(_ent (_out))))
				(_port(_int Hex2 0 0 18(_ent (_out))))
				(_port(_int Hex3 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp stopwatch)
		(_port
			((Key0)(Key0))
			((Clock_50)(Clock_50))
			((Key3)(Key3))
			((Hex0)(Hex0))
			((Hex1)(Hex1))
			((Hex2)(Hex2))
			((Hex3)(Hex3))
		)
		(_use(_ent . stopwatch)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16(_array -1((_dto i 6 i 0)))))
		(_sig(_int Key0 -1 0 23(_arch(_uni))))
		(_sig(_int Clock_50 -1 0 24(_arch(_uni))))
		(_sig(_int Key3 -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 27(_array -1((_dto i 6 i 0)))))
		(_sig(_int Hex0 1 0 27(_arch(_uni))))
		(_sig(_int Hex1 1 0 28(_arch(_uni))))
		(_sig(_int Hex2 1 0 29(_arch(_uni))))
		(_sig(_int Hex3 1 0 30(_arch(_uni))))
		(_cnst(_int clock_period -2 0 33(_arch((ns 4626322717216342016)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 50(_prcs(_wait_for)(_trgt(1)))))
			(Stimulus_process(_arch 1 0 56(_prcs(_wait_for)(_trgt(0)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 386 0 testbench_for_stopwatch
(_configuration VHDL (testbench_for_stopwatch 0 73 (stopwatch_tb))
	(_version ve8)
	(_time 1745359930252 2025.04.22 18:12:10)
	(_source(\../src/TestBench/stopwatch_TB.vhd\))
	(_parameters tan)
	(_code d2d0d280d58485c5d6d3c08886d487d4d1d4dad784)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . stopwatch stopwatch
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1806          1745360017944 TB_ARCHITECTURE
(_unit VHDL(stopwatch_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1745360017945 2025.04.22 18:13:37)
	(_source(\../src/TestBench/stopwatch_TB.vhd\))
	(_parameters tan)
	(_code 693f3868643e6b7e6d687e33396e6d6f6a6f616c3f)
	(_ent
		(_time 1744930405422)
	)
	(_comp
		(stopwatch
			(_object
				(_port(_int Key0 -1 0 13(_ent (_in))))
				(_port(_int Clock_50 -1 0 14(_ent (_in))))
				(_port(_int Key3 -1 0 15(_ent (_in))))
				(_port(_int Hex0 0 0 16(_ent (_out))))
				(_port(_int Hex1 0 0 17(_ent (_out))))
				(_port(_int Hex2 0 0 18(_ent (_out))))
				(_port(_int Hex3 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp stopwatch)
		(_port
			((Key0)(Key0))
			((Clock_50)(Clock_50))
			((Key3)(Key3))
			((Hex0)(Hex0))
			((Hex1)(Hex1))
			((Hex2)(Hex2))
			((Hex3)(Hex3))
		)
		(_use(_ent . stopwatch)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16(_array -1((_dto i 6 i 0)))))
		(_sig(_int Key0 -1 0 23(_arch(_uni))))
		(_sig(_int Clock_50 -1 0 24(_arch(_uni))))
		(_sig(_int Key3 -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 27(_array -1((_dto i 6 i 0)))))
		(_sig(_int Hex0 1 0 27(_arch(_uni))))
		(_sig(_int Hex1 1 0 28(_arch(_uni))))
		(_sig(_int Hex2 1 0 29(_arch(_uni))))
		(_sig(_int Hex3 1 0 30(_arch(_uni))))
		(_cnst(_int clock_period -2 0 33(_arch((ns 4626322717216342016)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 50(_prcs(_wait_for)(_trgt(1)))))
			(Stimulus_process(_arch 1 0 56(_prcs(_wait_for)(_trgt(0)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 386 0 testbench_for_stopwatch
(_configuration VHDL (testbench_for_stopwatch 0 73 (stopwatch_tb))
	(_version ve8)
	(_time 1745360017957 2025.04.22 18:13:37)
	(_source(\../src/TestBench/stopwatch_TB.vhd\))
	(_parameters tan)
	(_code 693f3f69653f3e7e6d687b333d6f3c6f6a6f616c3f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . stopwatch stopwatch
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1508          1745360418616 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 9(tb_architecture 0 12))
	(_version ve8)
	(_time 1745360418617 2025.04.22 18:20:18)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 792c7278262e786e797f6b237e7f2a7f2a7f7c7e7b)
	(_ent
		(_time 1744930406633)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 16(_ent (_in))))
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int input -1 0 18(_ent (_in))))
				(_port(_int brst -1 0 19(_ent (_out))))
				(_port(_int bgo -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp Controller)
		(_port
			((reset)(reset))
			((clock)(clock))
			((input)(input))
			((brst)(brst))
			((bgo)(bgo))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int reset -1 0 24(_arch(_uni))))
		(_sig(_int clock -1 0 25(_arch(_uni))))
		(_sig(_int input -1 0 26(_arch(_uni))))
		(_sig(_int brst -1 0 28(_arch(_uni))))
		(_sig(_int bgo -1 0 29(_arch(_uni))))
		(_cnst(_int clock_period -2 0 33(_arch((ms 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 47(_prcs(_wait_for)(_trgt(1)))))
			(Stimulus_process(_arch 1 0 53(_prcs(_wait_for)(_trgt(0)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000043 55 469 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 68 (controller_tb))
	(_version ve8)
	(_time 1745360418628 2025.04.22 18:20:18)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 89dd858785dfde9e8d889bd3dd8fdc8f8a8f818cdf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_arch
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1508          1745360501933 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 9(tb_architecture 0 12))
	(_version ve8)
	(_time 1745360501934 2025.04.22 18:21:41)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code f9ffaea9a6aef8eef9fdeba3feffaaffaafffcfefb)
	(_ent
		(_time 1744930406633)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 16(_ent (_in))))
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int input -1 0 18(_ent (_in))))
				(_port(_int brst -1 0 19(_ent (_out))))
				(_port(_int bgo -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp Controller)
		(_port
			((reset)(reset))
			((clock)(clock))
			((input)(input))
			((brst)(brst))
			((bgo)(bgo))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int reset -1 0 24(_arch(_uni))))
		(_sig(_int clock -1 0 25(_arch(_uni))))
		(_sig(_int input -1 0 26(_arch(_uni))))
		(_sig(_int brst -1 0 28(_arch(_uni))))
		(_sig(_int bgo -1 0 29(_arch(_uni))))
		(_cnst(_int clock_period -2 0 33(_arch((ms 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 47(_prcs(_wait_for)(_trgt(1)))))
			(Stimulus_process(_arch 1 0 53(_prcs(_wait_for)(_trgt(0)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000043 55 469 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 70 (controller_tb))
	(_version ve8)
	(_time 1745360501945 2025.04.22 18:21:41)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 090e580f055f5e1e0d081b535d0f5c0f0a0f010c5f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_arch
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1508          1745360548442 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 9(tb_architecture 0 12))
	(_version ve8)
	(_time 1745360548443 2025.04.22 18:22:28)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 9dc89d929fca9c8a9d9e8fc79a9bce9bce9b989a9f)
	(_ent
		(_time 1744930406633)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 16(_ent (_in))))
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int input -1 0 18(_ent (_in))))
				(_port(_int brst -1 0 19(_ent (_out))))
				(_port(_int bgo -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp Controller)
		(_port
			((reset)(reset))
			((clock)(clock))
			((input)(input))
			((brst)(brst))
			((bgo)(bgo))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int reset -1 0 24(_arch(_uni))))
		(_sig(_int clock -1 0 25(_arch(_uni))))
		(_sig(_int input -1 0 26(_arch(_uni))))
		(_sig(_int brst -1 0 28(_arch(_uni))))
		(_sig(_int bgo -1 0 29(_arch(_uni))))
		(_cnst(_int clock_period -2 0 33(_arch((ms 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 47(_prcs(_wait_for)(_trgt(1)))))
			(Stimulus_process(_arch 1 0 53(_prcs(_wait_for)(_trgt(0)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000043 55 469 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 71 (controller_tb))
	(_version ve8)
	(_time 1745360548455 2025.04.22 18:22:28)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code adf9aafafcfbfabaa9acbff7f9abf8abaeaba5a8fb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_arch
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1508          1745360628981 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 9(tb_architecture 0 12))
	(_version ve8)
	(_time 1745360628982 2025.04.22 18:23:48)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 40101642161741574043521a474613461346454742)
	(_ent
		(_time 1744930406633)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 16(_ent (_in))))
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int input -1 0 18(_ent (_in))))
				(_port(_int brst -1 0 19(_ent (_out))))
				(_port(_int bgo -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp Controller)
		(_port
			((reset)(reset))
			((clock)(clock))
			((input)(input))
			((brst)(brst))
			((bgo)(bgo))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int reset -1 0 24(_arch(_uni))))
		(_sig(_int clock -1 0 25(_arch(_uni))))
		(_sig(_int input -1 0 26(_arch(_uni))))
		(_sig(_int brst -1 0 28(_arch(_uni))))
		(_sig(_int bgo -1 0 29(_arch(_uni))))
		(_cnst(_int clock_period -2 0 33(_arch((ns 4626322717216342016)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 47(_prcs(_wait_for)(_trgt(1)))))
			(Stimulus_process(_arch 1 0 53(_prcs(_wait_for)(_trgt(0)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000043 55 469 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 71 (controller_tb))
	(_version ve8)
	(_time 1745360628985 2025.04.22 18:23:48)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 40111142451617574441521a144615464346484516)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_arch
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1508          1745360675681 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 9(tb_architecture 0 12))
	(_version ve8)
	(_time 1745360675682 2025.04.22 18:24:35)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code affba8f8aff8aeb8afacbdf5a8a9fca9fca9aaa8ad)
	(_ent
		(_time 1744930406633)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 16(_ent (_in))))
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int input -1 0 18(_ent (_in))))
				(_port(_int brst -1 0 19(_ent (_out))))
				(_port(_int bgo -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp Controller)
		(_port
			((reset)(reset))
			((clock)(clock))
			((input)(input))
			((brst)(brst))
			((bgo)(bgo))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int reset -1 0 24(_arch(_uni))))
		(_sig(_int clock -1 0 25(_arch(_uni))))
		(_sig(_int input -1 0 26(_arch(_uni))))
		(_sig(_int brst -1 0 28(_arch(_uni))))
		(_sig(_int bgo -1 0 29(_arch(_uni))))
		(_cnst(_int clock_period -2 0 33(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 47(_prcs(_wait_for)(_trgt(1)))))
			(Stimulus_process(_arch 1 0 53(_prcs(_wait_for)(_trgt(0)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000043 55 469 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 71 (controller_tb))
	(_version ve8)
	(_time 1745360675692 2025.04.22 18:24:35)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code affaaff8fcf9f8b8abaebdf5fba9faa9aca9a7aaf9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_arch
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
V 000056 55 1806          1745360757305 TB_ARCHITECTURE
(_unit VHDL(stopwatch_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1745360757306 2025.04.22 18:25:57)
	(_source(\../src/TestBench/stopwatch_TB.vhd\))
	(_parameters tan)
	(_code 88d9888784df8a9f8c879fd2d88f8c8e8b8e808dde)
	(_ent
		(_time 1744930405422)
	)
	(_comp
		(stopwatch
			(_object
				(_port(_int Key0 -1 0 13(_ent (_in))))
				(_port(_int Clock_50 -1 0 14(_ent (_in))))
				(_port(_int Key3 -1 0 15(_ent (_in))))
				(_port(_int Hex0 0 0 16(_ent (_out))))
				(_port(_int Hex1 0 0 17(_ent (_out))))
				(_port(_int Hex2 0 0 18(_ent (_out))))
				(_port(_int Hex3 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp stopwatch)
		(_port
			((Key0)(Key0))
			((Clock_50)(Clock_50))
			((Key3)(Key3))
			((Hex0)(Hex0))
			((Hex1)(Hex1))
			((Hex2)(Hex2))
			((Hex3)(Hex3))
		)
		(_use(_ent . stopwatch)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16(_array -1((_dto i 6 i 0)))))
		(_sig(_int Key0 -1 0 23(_arch(_uni))))
		(_sig(_int Clock_50 -1 0 24(_arch(_uni))))
		(_sig(_int Key3 -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 27(_array -1((_dto i 6 i 0)))))
		(_sig(_int Hex0 1 0 27(_arch(_uni))))
		(_sig(_int Hex1 1 0 28(_arch(_uni))))
		(_sig(_int Hex2 1 0 29(_arch(_uni))))
		(_sig(_int Hex3 1 0 30(_arch(_uni))))
		(_cnst(_int clock_period -2 0 33(_arch((ns 4626322717216342016)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 50(_prcs(_wait_for)(_trgt(1)))))
			(Stimulus_process(_arch 1 0 56(_prcs(_wait_for)(_trgt(0)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000042 55 386 0 testbench_for_stopwatch
(_configuration VHDL (testbench_for_stopwatch 0 75 (stopwatch_tb))
	(_version ve8)
	(_time 1745360757317 2025.04.22 18:25:57)
	(_source(\../src/TestBench/stopwatch_TB.vhd\))
	(_parameters tan)
	(_code 88d98f8685dedf9f8c899ad2dc8edd8e8b8e808dde)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . stopwatch stopwatch
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000056 55 1508          1745360770641 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 9(tb_architecture 0 12))
	(_version ve8)
	(_time 1745360770642 2025.04.22 18:26:10)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 999d9d96c6ce988e999a8bc39e9fca9fca9f9c9e9b)
	(_ent
		(_time 1744930406633)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 16(_ent (_in))))
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int input -1 0 18(_ent (_in))))
				(_port(_int brst -1 0 19(_ent (_out))))
				(_port(_int bgo -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp Controller)
		(_port
			((reset)(reset))
			((clock)(clock))
			((input)(input))
			((brst)(brst))
			((bgo)(bgo))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int reset -1 0 24(_arch(_uni))))
		(_sig(_int clock -1 0 25(_arch(_uni))))
		(_sig(_int input -1 0 26(_arch(_uni))))
		(_sig(_int brst -1 0 28(_arch(_uni))))
		(_sig(_int bgo -1 0 29(_arch(_uni))))
		(_cnst(_int clock_period -2 0 33(_arch((ns 4626322717216342016)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 47(_prcs(_wait_for)(_trgt(1)))))
			(Stimulus_process(_arch 1 0 53(_prcs(_wait_for)(_trgt(0)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000043 55 469 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 71 (controller_tb))
	(_version ve8)
	(_time 1745360770645 2025.04.22 18:26:10)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 999c9a9695cfce8e9d988bc3cd9fcc9f9a9f919ccf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_arch
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1843          1745360850795 TB_ARCHITECTURE
(_unit VHDL(bcd_counter_tb 0 10(tb_architecture 0 13))
	(_version ve8)
	(_time 1745360850796 2025.04.22 18:27:30)
	(_source(\../src/TestBench/bcd_counter_TB.vhd\))
	(_parameters tan)
	(_code b5b5b7e1b3e2e5a0e7b5a6efb2b2b0b3e0b2b1b3b0)
	(_ent
		(_time 1744930407475)
	)
	(_comp
		(BCD_counter
			(_object
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int n0 0 0 20(_ent (_out))))
				(_port(_int n1 0 0 21(_ent (_out))))
				(_port(_int n2 0 0 22(_ent (_out))))
				(_port(_int n3 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp BCD_counter)
		(_port
			((clock)(clock))
			((reset)(reset))
			((enable)(enable))
			((n0)(n0))
			((n1)(n1))
			((n2)(n2))
			((n3)(n3))
		)
		(_use(_ent . BCD_counter)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int clock -1 0 27(_arch(_uni))))
		(_sig(_int reset -1 0 28(_arch(_uni))))
		(_sig(_int enable -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 31(_array -1((_dto i 3 i 0)))))
		(_sig(_int n0 1 0 31(_arch(_uni))))
		(_sig(_int n1 1 0 32(_arch(_uni))))
		(_sig(_int n2 1 0 33(_arch(_uni))))
		(_sig(_int n3 1 0 34(_arch(_uni))))
		(_sig(_int clock_period -2 0 37(_arch(_uni((ms 4626322717216342016))))))
		(_prcs
			(clock_process(_arch 0 0 53(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(Stimulus_process(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)(2))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000044 55 487 0 testbench_for_bcd_counter
(_configuration VHDL (testbench_for_bcd_counter 0 73 (bcd_counter_tb))
	(_version ve8)
	(_time 1745360850799 2025.04.22 18:27:30)
	(_source(\../src/TestBench/bcd_counter_TB.vhd\))
	(_parameters tan)
	(_code b5b4b1e1b5e3e2a2b1b4a7efe1b3e0b3b6b3bdb0e3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_counter behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1843          1745360947168 TB_ARCHITECTURE
(_unit VHDL(bcd_counter_tb 0 10(tb_architecture 0 13))
	(_version ve8)
	(_time 1745360947169 2025.04.22 18:29:07)
	(_source(\../src/TestBench/bcd_counter_TB.vhd\))
	(_parameters tan)
	(_code 2c7e27287c7b7c397e2c3f762b2b292a792b282a29)
	(_ent
		(_time 1744930407475)
	)
	(_comp
		(BCD_counter
			(_object
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int n0 0 0 20(_ent (_out))))
				(_port(_int n1 0 0 21(_ent (_out))))
				(_port(_int n2 0 0 22(_ent (_out))))
				(_port(_int n3 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp BCD_counter)
		(_port
			((clock)(clock))
			((reset)(reset))
			((enable)(enable))
			((n0)(n0))
			((n1)(n1))
			((n2)(n2))
			((n3)(n3))
		)
		(_use(_ent . BCD_counter)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int clock -1 0 27(_arch(_uni))))
		(_sig(_int reset -1 0 28(_arch(_uni))))
		(_sig(_int enable -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 31(_array -1((_dto i 3 i 0)))))
		(_sig(_int n0 1 0 31(_arch(_uni))))
		(_sig(_int n1 1 0 32(_arch(_uni))))
		(_sig(_int n2 1 0 33(_arch(_uni))))
		(_sig(_int n3 1 0 34(_arch(_uni))))
		(_sig(_int clock_period -2 0 37(_arch(_uni((ms 4621819117588971520))))))
		(_prcs
			(clock_process(_arch 0 0 53(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(Stimulus_process(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)(2))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000044 55 487 0 testbench_for_bcd_counter
(_configuration VHDL (testbench_for_bcd_counter 0 73 (bcd_counter_tb))
	(_version ve8)
	(_time 1745360947181 2025.04.22 18:29:07)
	(_source(\../src/TestBench/bcd_counter_TB.vhd\))
	(_parameters tan)
	(_code 3b68363e6c6d6c2c3f3a29616f3d6e3d383d333e6d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_counter behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1843          1745361065116 TB_ARCHITECTURE
(_unit VHDL(bcd_counter_tb 0 10(tb_architecture 0 13))
	(_version ve8)
	(_time 1745361065117 2025.04.22 18:31:05)
	(_source(\../src/TestBench/bcd_counter_TB.vhd\))
	(_parameters tan)
	(_code edbaeabebababdf8bfedfeb7eaeae8ebb8eae9ebe8)
	(_ent
		(_time 1744930407475)
	)
	(_comp
		(BCD_counter
			(_object
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int n0 0 0 20(_ent (_out))))
				(_port(_int n1 0 0 21(_ent (_out))))
				(_port(_int n2 0 0 22(_ent (_out))))
				(_port(_int n3 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp BCD_counter)
		(_port
			((clock)(clock))
			((reset)(reset))
			((enable)(enable))
			((n0)(n0))
			((n1)(n1))
			((n2)(n2))
			((n3)(n3))
		)
		(_use(_ent . BCD_counter)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int clock -1 0 27(_arch(_uni))))
		(_sig(_int reset -1 0 28(_arch(_uni))))
		(_sig(_int enable -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 31(_array -1((_dto i 3 i 0)))))
		(_sig(_int n0 1 0 31(_arch(_uni))))
		(_sig(_int n1 1 0 32(_arch(_uni))))
		(_sig(_int n2 1 0 33(_arch(_uni))))
		(_sig(_int n3 1 0 34(_arch(_uni))))
		(_sig(_int clock_period -2 0 37(_arch(_uni((ms 4621819117588971520))))))
		(_prcs
			(clock_process(_arch 0 0 53(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(Stimulus_process(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)(2))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000044 55 487 0 testbench_for_bcd_counter
(_configuration VHDL (testbench_for_bcd_counter 0 76 (bcd_counter_tb))
	(_version ve8)
	(_time 1745361269807 2025.04.22 18:34:29)
	(_source(\../src/TestBench/bcd_counter_TB.vhd\))
	(_parameters tan)
	(_code 7c287d7d2a2a2b6b787d6e26287a297a7f7a74792a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_counter behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1833          1745361280920 TB_ARCHITECTURE
(_unit VHDL(bcd_counter_tb 0 10(tb_architecture 0 13))
	(_version ve8)
	(_time 1745361280921 2025.04.22 18:34:40)
	(_source(\../src/TestBench/bcd_counter_TB.vhd\))
	(_parameters tan)
	(_code e2b2e0b1e3b5b2f7b0edf1b8e5e5e7e4b7e5e6e4e7)
	(_ent
		(_time 1744930407475)
	)
	(_comp
		(BCD_counter
			(_object
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int n0 0 0 20(_ent (_out))))
				(_port(_int n1 0 0 21(_ent (_out))))
				(_port(_int n2 0 0 22(_ent (_out))))
				(_port(_int n3 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp BCD_counter)
		(_port
			((clock)(clock))
			((reset)(reset))
			((enable)(enable))
			((n0)(n0))
			((n1)(n1))
			((n2)(n2))
			((n3)(n3))
		)
		(_use(_ent . BCD_counter)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int clock -1 0 27(_arch(_uni))))
		(_sig(_int reset -1 0 28(_arch(_uni))))
		(_sig(_int enable -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 31(_array -1((_dto i 3 i 0)))))
		(_sig(_int n0 1 0 31(_arch(_uni))))
		(_sig(_int n1 1 0 32(_arch(_uni))))
		(_sig(_int n2 1 0 33(_arch(_uni))))
		(_sig(_int n3 1 0 34(_arch(_uni))))
		(_sig(_int clock_period -2 0 37(_arch(_uni((ms 4621819117588971520))))))
		(_prcs
			(clock_process(_arch 0 0 53(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(Stimulus_process(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000044 55 487 0 testbench_for_bcd_counter
(_configuration VHDL (testbench_for_bcd_counter 0 76 (bcd_counter_tb))
	(_version ve8)
	(_time 1745361280932 2025.04.22 18:34:40)
	(_source(\../src/TestBench/bcd_counter_TB.vhd\))
	(_parameters tan)
	(_code f1a0f5a1f5a7a6e6f5f0e3aba5f7a4f7f2f7f9f4a7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_counter behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
V 000056 55 1833          1745361368332 TB_ARCHITECTURE
(_unit VHDL(bcd_counter_tb 0 10(tb_architecture 0 13))
	(_version ve8)
	(_time 1745361368333 2025.04.22 18:36:08)
	(_source(\../src/TestBench/bcd_counter_TB.vhd\))
	(_parameters tan)
	(_code 5052545353070045025f430a575755560557545655)
	(_ent
		(_time 1744930407475)
	)
	(_comp
		(BCD_counter
			(_object
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int reset -1 0 18(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int n0 0 0 20(_ent (_out))))
				(_port(_int n1 0 0 21(_ent (_out))))
				(_port(_int n2 0 0 22(_ent (_out))))
				(_port(_int n3 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp BCD_counter)
		(_port
			((clock)(clock))
			((reset)(reset))
			((enable)(enable))
			((n0)(n0))
			((n1)(n1))
			((n2)(n2))
			((n3)(n3))
		)
		(_use(_ent . BCD_counter)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int clock -1 0 27(_arch(_uni))))
		(_sig(_int reset -1 0 28(_arch(_uni))))
		(_sig(_int enable -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 31(_array -1((_dto i 3 i 0)))))
		(_sig(_int n0 1 0 31(_arch(_uni))))
		(_sig(_int n1 1 0 32(_arch(_uni))))
		(_sig(_int n2 1 0 33(_arch(_uni))))
		(_sig(_int n3 1 0 34(_arch(_uni))))
		(_sig(_int clock_period -2 0 37(_arch(_uni((ms 4621819117588971520))))))
		(_prcs
			(clock_process(_arch 0 0 53(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(Stimulus_process(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000044 55 487 0 testbench_for_bcd_counter
(_configuration VHDL (testbench_for_bcd_counter 0 76 (bcd_counter_tb))
	(_version ve8)
	(_time 1745361368345 2025.04.22 18:36:08)
	(_source(\../src/TestBench/bcd_counter_TB.vhd\))
	(_parameters tan)
	(_code 60636260653637776461723a346635666366686536)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_counter behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
