--GB72_sload_path[14] is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is normal

GB72_sload_path[14]_lut_out = GB72_sload_path[14] $ !GB72L92;
GB72_sload_path[14]_reg_input = !PC32_aeb_out & GB72_sload_path[14]_lut_out;
GB72_sload_path[14] = DFFE(GB72_sload_path[14]_reg_input, GLOBAL(HE1_outclock0), MB1L351Q, , );


--GB72_sload_path[13] is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

GB72_sload_path[13]_lut_out = GB72_sload_path[13] $ GB72L72;
GB72_sload_path[13]_reg_input = !PC32_aeb_out & GB72_sload_path[13]_lut_out;
GB72_sload_path[13] = DFFE(GB72_sload_path[13]_reg_input, GLOBAL(HE1_outclock0), MB1L351Q, , );

--GB72L92 is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

GB72L92 = CARRY(!GB72L72 # !GB72_sload_path[13]);


--GB72_sload_path[12] is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

GB72_sload_path[12]_lut_out = GB72_sload_path[12] $ !GB72L52;
GB72_sload_path[12]_reg_input = !PC32_aeb_out & GB72_sload_path[12]_lut_out;
GB72_sload_path[12] = DFFE(GB72_sload_path[12]_reg_input, GLOBAL(HE1_outclock0), MB1L351Q, , );

--GB72L72 is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

GB72L72 = CARRY(GB72_sload_path[12] & !GB72L52);


--GB72_sload_path[11] is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

GB72_sload_path[11]_lut_out = GB72_sload_path[11] $ GB72L32;
GB72_sload_path[11]_reg_input = !PC32_aeb_out & GB72_sload_path[11]_lut_out;
GB72_sload_path[11] = DFFE(GB72_sload_path[11]_reg_input, GLOBAL(HE1_outclock0), MB1L351Q, , );

--GB72L52 is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

GB72L52 = CARRY(!GB72L32 # !GB72_sload_path[11]);


--GB72_sload_path[10] is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

GB72_sload_path[10]_lut_out = GB72_sload_path[10] $ !GB72L12;
GB72_sload_path[10]_reg_input = !PC32_aeb_out & GB72_sload_path[10]_lut_out;
GB72_sload_path[10] = DFFE(GB72_sload_path[10]_reg_input, GLOBAL(HE1_outclock0), MB1L351Q, , );

--GB72L32 is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

GB72L32 = CARRY(GB72_sload_path[10] & !GB72L12);


--GB72_sload_path[9] is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

GB72_sload_path[9]_lut_out = GB72_sload_path[9] $ GB72L91;
GB72_sload_path[9]_reg_input = !PC32_aeb_out & GB72_sload_path[9]_lut_out;
GB72_sload_path[9] = DFFE(GB72_sload_path[9]_reg_input, GLOBAL(HE1_outclock0), MB1L351Q, , );

--GB72L12 is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

GB72L12 = CARRY(!GB72L91 # !GB72_sload_path[9]);


--GB72_sload_path[8] is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

GB72_sload_path[8]_lut_out = GB72_sload_path[8] $ !GB72L71;
GB72_sload_path[8]_reg_input = !PC32_aeb_out & GB72_sload_path[8]_lut_out;
GB72_sload_path[8] = DFFE(GB72_sload_path[8]_reg_input, GLOBAL(HE1_outclock0), MB1L351Q, , );

--GB72L91 is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

GB72L91 = CARRY(GB72_sload_path[8] & !GB72L71);


--GB72_sload_path[7] is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

GB72_sload_path[7]_lut_out = GB72_sload_path[7] $ GB72L51;
GB72_sload_path[7]_reg_input = !PC32_aeb_out & GB72_sload_path[7]_lut_out;
GB72_sload_path[7] = DFFE(GB72_sload_path[7]_reg_input, GLOBAL(HE1_outclock0), MB1L351Q, , );

--GB72L71 is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

GB72L71 = CARRY(!GB72L51 # !GB72_sload_path[7]);


--GB72_sload_path[6] is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

GB72_sload_path[6]_lut_out = GB72_sload_path[6] $ !GB72L31;
GB72_sload_path[6]_reg_input = !PC32_aeb_out & GB72_sload_path[6]_lut_out;
GB72_sload_path[6] = DFFE(GB72_sload_path[6]_reg_input, GLOBAL(HE1_outclock0), MB1L351Q, , );

--GB72L51 is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

GB72L51 = CARRY(GB72_sload_path[6] & !GB72L31);


--GB72_sload_path[5] is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

GB72_sload_path[5]_lut_out = GB72_sload_path[5] $ GB72L11;
GB72_sload_path[5]_reg_input = !PC32_aeb_out & GB72_sload_path[5]_lut_out;
GB72_sload_path[5] = DFFE(GB72_sload_path[5]_reg_input, GLOBAL(HE1_outclock0), MB1L351Q, , );

--GB72L31 is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

GB72L31 = CARRY(!GB72L11 # !GB72_sload_path[5]);


--GB72_sload_path[4] is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

GB72_sload_path[4]_lut_out = GB72_sload_path[4] $ !GB72L9;
GB72_sload_path[4]_reg_input = !PC32_aeb_out & GB72_sload_path[4]_lut_out;
GB72_sload_path[4] = DFFE(GB72_sload_path[4]_reg_input, GLOBAL(HE1_outclock0), MB1L351Q, , );

--GB72L11 is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

GB72L11 = CARRY(GB72_sload_path[4] & !GB72L9);


--GB72_sload_path[3] is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

GB72_sload_path[3]_lut_out = GB72_sload_path[3] $ GB72L7;
GB72_sload_path[3]_reg_input = !PC32_aeb_out & GB72_sload_path[3]_lut_out;
GB72_sload_path[3] = DFFE(GB72_sload_path[3]_reg_input, GLOBAL(HE1_outclock0), MB1L351Q, , );

--GB72L9 is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

GB72L9 = CARRY(!GB72L7 # !GB72_sload_path[3]);


--GB72_sload_path[2] is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

GB72_sload_path[2]_lut_out = GB72_sload_path[2] $ !GB72L5;
GB72_sload_path[2]_reg_input = !PC32_aeb_out & GB72_sload_path[2]_lut_out;
GB72_sload_path[2] = DFFE(GB72_sload_path[2]_reg_input, GLOBAL(HE1_outclock0), MB1L351Q, , );

--GB72L7 is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

GB72L7 = CARRY(GB72_sload_path[2] & !GB72L5);


--GB72_sload_path[1] is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

GB72_sload_path[1]_lut_out = GB72_sload_path[1] $ GB72L3;
GB72_sload_path[1]_reg_input = !PC32_aeb_out & GB72_sload_path[1]_lut_out;
GB72_sload_path[1] = DFFE(GB72_sload_path[1]_reg_input, GLOBAL(HE1_outclock0), MB1L351Q, , );

--GB72L5 is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

GB72L5 = CARRY(!GB72L3 # !GB72_sload_path[1]);


--GB72_sload_path[0] is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB72_sload_path[0]_lut_out = !GB72_sload_path[0];
GB72_sload_path[0]_reg_input = !PC32_aeb_out & GB72_sload_path[0]_lut_out;
GB72_sload_path[0] = DFFE(GB72_sload_path[0]_reg_input, GLOBAL(HE1_outclock0), MB1L351Q, , );

--GB72L3 is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB72L3 = CARRY(GB72_sload_path[0]);


--GB5_sload_path[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|rx_packet_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB5_sload_path[0]_lut_out = !GB5_sload_path[0];
GB5_sload_path[0] = DFFE(GB5_sload_path[0]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , KB1_inst48);

--GB5_the_carries[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|rx_packet_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

GB5_the_carries[1] = CARRY(UB1L42Q $ !GB5_sload_path[0]);


--GB5_pre_out[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|rx_packet_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is arithmetic

GB5_pre_out[1]_lut_out = GB5_pre_out[1] $ GB5_the_carries[1];
GB5_pre_out[1] = DFFE(GB5_pre_out[1]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , KB1_inst48);

--GB5_the_carries[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|rx_packet_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is arithmetic

GB5_the_carries[2] = CARRY(GB5_pre_out[1] $ UB1L42Q # !GB5_the_carries[1]);


--GB5_pre_out[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|rx_packet_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is arithmetic

GB5_pre_out[2]_lut_out = GB5_pre_out[2] $ !GB5_the_carries[2];
GB5_pre_out[2] = DFFE(GB5_pre_out[2]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , KB1_inst48);

--GB5_the_carries[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|rx_packet_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is arithmetic

GB5_the_carries[3] = CARRY(!GB5_the_carries[2] & (GB5_pre_out[2] $ !UB1L42Q));


--GB5_pre_out[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|rx_packet_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is arithmetic

GB5_pre_out[3]_lut_out = GB5_pre_out[3] $ GB5_the_carries[3];
GB5_pre_out[3] = DFFE(GB5_pre_out[3]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , KB1_inst48);

--GB5_the_carries[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|rx_packet_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is arithmetic

GB5_the_carries[4] = CARRY(GB5_pre_out[3] $ UB1L42Q # !GB5_the_carries[3]);


--GB5_pre_out[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|rx_packet_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is arithmetic

GB5_pre_out[4]_lut_out = GB5_pre_out[4] $ !GB5_the_carries[4];
GB5_pre_out[4] = DFFE(GB5_pre_out[4]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , KB1_inst48);

--GB5_the_carries[5] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|rx_packet_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is arithmetic

GB5_the_carries[5] = CARRY(!GB5_the_carries[4] & (GB5_pre_out[4] $ !UB1L42Q));


--GB5_pre_out[5] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|rx_packet_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is arithmetic

GB5_pre_out[5]_lut_out = GB5_pre_out[5] $ GB5_the_carries[5];
GB5_pre_out[5] = DFFE(GB5_pre_out[5]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , KB1_inst48);

--GB5_the_carries[6] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|rx_packet_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6]
--operation mode is arithmetic

GB5_the_carries[6] = CARRY(GB5_pre_out[5] $ UB1L42Q # !GB5_the_carries[5]);


--GB5_pre_out[6] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|rx_packet_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6]
--operation mode is arithmetic

GB5_pre_out[6]_lut_out = GB5_pre_out[6] $ !GB5_the_carries[6];
GB5_pre_out[6] = DFFE(GB5_pre_out[6]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , KB1_inst48);

--GB5_the_carries[7] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|rx_packet_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7]
--operation mode is arithmetic

GB5_the_carries[7] = CARRY(!GB5_the_carries[6] & (GB5_pre_out[6] $ !UB1L42Q));


--GB5_pre_out[7] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|rx_packet_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7]
--operation mode is arithmetic

GB5_pre_out[7]_lut_out = GB5_pre_out[7] $ GB5_the_carries[7];
GB5_pre_out[7] = DFFE(GB5_pre_out[7]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , KB1_inst48);

--GB5_the_carries[8] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|rx_packet_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8]
--operation mode is arithmetic

GB5_the_carries[8] = CARRY(GB5_pre_out[7] $ UB1L42Q # !GB5_the_carries[7]);


--GB5_pre_out[8] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|rx_packet_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8]
--operation mode is arithmetic

GB5_pre_out[8]_lut_out = GB5_pre_out[8] $ !GB5_the_carries[8];
GB5_pre_out[8] = DFFE(GB5_pre_out[8]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , KB1_inst48);

--GB5_the_carries[9] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|rx_packet_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9]
--operation mode is arithmetic

GB5_the_carries[9] = CARRY(!GB5_the_carries[8] & (GB5_pre_out[8] $ !UB1L42Q));


--GB5_pre_out[9] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|rx_packet_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9]
--operation mode is arithmetic

GB5_pre_out[9]_lut_out = GB5_pre_out[9] $ GB5_the_carries[9];
GB5_pre_out[9] = DFFE(GB5_pre_out[9]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , KB1_inst48);

--GB5_the_carries[10] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|rx_packet_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10]
--operation mode is arithmetic

GB5_the_carries[10] = CARRY(GB5_pre_out[9] $ UB1L42Q # !GB5_the_carries[9]);


--GB5_pre_out[10] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|rx_packet_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[10]
--operation mode is arithmetic

GB5_pre_out[10]_lut_out = GB5_pre_out[10] $ !GB5_the_carries[10];
GB5_pre_out[10] = DFFE(GB5_pre_out[10]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , KB1_inst48);

--GB5_the_carries[11] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|rx_packet_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[11]
--operation mode is arithmetic

GB5_the_carries[11] = CARRY(!GB5_the_carries[10] & (GB5_pre_out[10] $ !UB1L42Q));


--GB5_pre_out[11] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|rx_packet_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[11]
--operation mode is arithmetic

GB5_pre_out[11]_lut_out = GB5_pre_out[11] $ GB5_the_carries[11];
GB5_pre_out[11] = DFFE(GB5_pre_out[11]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , KB1_inst48);

--GB5_the_carries[12] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|rx_packet_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[12]
--operation mode is arithmetic

GB5_the_carries[12] = CARRY(GB5_pre_out[11] $ UB1L42Q # !GB5_the_carries[11]);


--GB5_pre_out[12] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|rx_packet_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[12]
--operation mode is arithmetic

GB5_pre_out[12]_lut_out = GB5_pre_out[12] $ !GB5_the_carries[12];
GB5_pre_out[12] = DFFE(GB5_pre_out[12]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , KB1_inst48);

--GB5_the_carries[13] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|rx_packet_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[13]
--operation mode is arithmetic

GB5_the_carries[13] = CARRY(!GB5_the_carries[12] & (GB5_pre_out[12] $ !UB1L42Q));


--GB5_pre_out[13] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|rx_packet_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[13]
--operation mode is arithmetic

GB5_pre_out[13]_lut_out = GB5_pre_out[13] $ GB5_the_carries[13];
GB5_pre_out[13] = DFFE(GB5_pre_out[13]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , KB1_inst48);

--GB5_the_carries[14] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|rx_packet_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[14]
--operation mode is arithmetic

GB5_the_carries[14] = CARRY(GB5_pre_out[13] $ UB1L42Q # !GB5_the_carries[13]);


--GB5_pre_out[14] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|rx_packet_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[14]
--operation mode is arithmetic

GB5_pre_out[14]_lut_out = GB5_pre_out[14] $ !GB5_the_carries[14];
GB5_pre_out[14] = DFFE(GB5_pre_out[14]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , KB1_inst48);

--GB5_the_carries[15] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|rx_packet_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[15]
--operation mode is arithmetic

GB5_the_carries[15] = CARRY(!GB5_the_carries[14] & (GB5_pre_out[14] $ !UB1L42Q));


--GB5_pre_out[15] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|rx_packet_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[15]
--operation mode is normal

GB5_pre_out[15]_lut_out = GB5_pre_out[15] $ GB5_the_carries[15];
GB5_pre_out[15] = DFFE(GB5_pre_out[15]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , KB1_inst48);


--GB6_q[13] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|rx_dpr_adr_ct:rx_dpr_wad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[13]
--operation mode is normal

GB6_q[13]_lut_out = GB6_q[13] $ GB6L72;
GB6_q[13] = DFFE(GB6_q[13]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , KB1_inst13);


--GB6_q[12] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|rx_dpr_adr_ct:rx_dpr_wad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[12]
--operation mode is arithmetic

GB6_q[12]_lut_out = GB6_q[12] $ !GB6L52;
GB6_q[12] = DFFE(GB6_q[12]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , KB1_inst13);

--GB6L72 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|rx_dpr_adr_ct:rx_dpr_wad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

GB6L72 = CARRY(GB6_q[12] & !GB6L52);


--GB6_q[11] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|rx_dpr_adr_ct:rx_dpr_wad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[11]
--operation mode is arithmetic

GB6_q[11]_lut_out = GB6_q[11] $ GB6L32;
GB6_q[11] = DFFE(GB6_q[11]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , KB1_inst13);

--GB6L52 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|rx_dpr_adr_ct:rx_dpr_wad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

GB6L52 = CARRY(!GB6L32 # !GB6_q[11]);


--GB6_q[10] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|rx_dpr_adr_ct:rx_dpr_wad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[10]
--operation mode is arithmetic

GB6_q[10]_lut_out = GB6_q[10] $ !GB6L12;
GB6_q[10] = DFFE(GB6_q[10]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , KB1_inst13);

--GB6L32 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|rx_dpr_adr_ct:rx_dpr_wad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

GB6L32 = CARRY(GB6_q[10] & !GB6L12);


--GB6_q[9] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|rx_dpr_adr_ct:rx_dpr_wad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[9]
--operation mode is arithmetic

GB6_q[9]_lut_out = GB6_q[9] $ GB6L91;
GB6_q[9] = DFFE(GB6_q[9]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , KB1_inst13);

--GB6L12 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|rx_dpr_adr_ct:rx_dpr_wad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

GB6L12 = CARRY(!GB6L91 # !GB6_q[9]);


--GB6_q[8] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|rx_dpr_adr_ct:rx_dpr_wad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[8]
--operation mode is arithmetic

GB6_q[8]_lut_out = GB6_q[8] $ !GB6L71;
GB6_q[8] = DFFE(GB6_q[8]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , KB1_inst13);

--GB6L91 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|rx_dpr_adr_ct:rx_dpr_wad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

GB6L91 = CARRY(GB6_q[8] & !GB6L71);


--GB6_q[7] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|rx_dpr_adr_ct:rx_dpr_wad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7]
--operation mode is arithmetic

GB6_q[7]_lut_out = GB6_q[7] $ GB6L51;
GB6_q[7] = DFFE(GB6_q[7]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , KB1_inst13);

--GB6L71 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|rx_dpr_adr_ct:rx_dpr_wad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

GB6L71 = CARRY(!GB6L51 # !GB6_q[7]);


--GB6_q[6] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|rx_dpr_adr_ct:rx_dpr_wad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6]
--operation mode is arithmetic

GB6_q[6]_lut_out = GB6_q[6] $ !GB6L31;
GB6_q[6] = DFFE(GB6_q[6]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , KB1_inst13);

--GB6L51 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|rx_dpr_adr_ct:rx_dpr_wad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

GB6L51 = CARRY(GB6_q[6] & !GB6L31);


--GB6_q[5] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|rx_dpr_adr_ct:rx_dpr_wad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is arithmetic

GB6_q[5]_lut_out = GB6_q[5] $ GB6L11;
GB6_q[5] = DFFE(GB6_q[5]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , KB1_inst13);

--GB6L31 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|rx_dpr_adr_ct:rx_dpr_wad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

GB6L31 = CARRY(!GB6L11 # !GB6_q[5]);


--GB6_q[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|rx_dpr_adr_ct:rx_dpr_wad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is arithmetic

GB6_q[4]_lut_out = GB6_q[4] $ !GB6L9;
GB6_q[4] = DFFE(GB6_q[4]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , KB1_inst13);

--GB6L11 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|rx_dpr_adr_ct:rx_dpr_wad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

GB6L11 = CARRY(GB6_q[4] & !GB6L9);


--GB6_q[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|rx_dpr_adr_ct:rx_dpr_wad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is arithmetic

GB6_q[3]_lut_out = GB6_q[3] $ GB6L7;
GB6_q[3] = DFFE(GB6_q[3]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , KB1_inst13);

--GB6L9 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|rx_dpr_adr_ct:rx_dpr_wad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

GB6L9 = CARRY(!GB6L7 # !GB6_q[3]);


--GB6_q[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|rx_dpr_adr_ct:rx_dpr_wad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is arithmetic

GB6_q[2]_lut_out = GB6_q[2] $ !GB6L5;
GB6_q[2] = DFFE(GB6_q[2]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , KB1_inst13);

--GB6L7 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|rx_dpr_adr_ct:rx_dpr_wad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

GB6L7 = CARRY(GB6_q[2] & !GB6L5);


--GB6_q[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|rx_dpr_adr_ct:rx_dpr_wad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is arithmetic

GB6_q[1]_lut_out = GB6_q[1] $ GB6L3;
GB6_q[1] = DFFE(GB6_q[1]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , KB1_inst13);

--GB6L5 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|rx_dpr_adr_ct:rx_dpr_wad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

GB6L5 = CARRY(!GB6L3 # !GB6_q[1]);


--GB6_q[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|rx_dpr_adr_ct:rx_dpr_wad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

GB6_q[0]_lut_out = !GB6_q[0];
GB6_q[0] = DFFE(GB6_q[0]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , KB1_inst13);

--GB6L3 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|rx_dpr_adr_ct:rx_dpr_wad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB6L3 = CARRY(GB6_q[0]);


--GB71_sload_path[5] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is normal

GB71_sload_path[5]_lut_out = GB71_sload_path[5] $ (MD1_valid_wreq & GB71L11);
GB71_sload_path[5] = DFFE(GB71_sload_path[5]_lut_out, GLOBAL(HE1_outclock0), DD1L21Q, , );


--GB71_sload_path[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

GB71_sload_path[4]_lut_out = GB71_sload_path[4] $ (MD1_valid_wreq & !GB71L9);
GB71_sload_path[4] = DFFE(GB71_sload_path[4]_lut_out, GLOBAL(HE1_outclock0), DD1L21Q, , );

--GB71L11 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

GB71L11 = CARRY(GB71_sload_path[4] & !GB71L9);


--GB71_sload_path[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

GB71_sload_path[3]_lut_out = GB71_sload_path[3] $ (MD1_valid_wreq & GB71L7);
GB71_sload_path[3] = DFFE(GB71_sload_path[3]_lut_out, GLOBAL(HE1_outclock0), DD1L21Q, , );

--GB71L9 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

GB71L9 = CARRY(!GB71L7 # !GB71_sload_path[3]);


--GB71_sload_path[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

GB71_sload_path[2]_lut_out = GB71_sload_path[2] $ (MD1_valid_wreq & !GB71L5);
GB71_sload_path[2] = DFFE(GB71_sload_path[2]_lut_out, GLOBAL(HE1_outclock0), DD1L21Q, , );

--GB71L7 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

GB71L7 = CARRY(GB71_sload_path[2] & !GB71L5);


--GB71_sload_path[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

GB71_sload_path[1]_lut_out = GB71_sload_path[1] $ (MD1_valid_wreq & GB71L3);
GB71_sload_path[1] = DFFE(GB71_sload_path[1]_lut_out, GLOBAL(HE1_outclock0), DD1L21Q, , );

--GB71L5 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

GB71L5 = CARRY(!GB71L3 # !GB71_sload_path[1]);


--GB71_sload_path[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB71_sload_path[0]_lut_out = MD1_valid_wreq $ GB71_sload_path[0];
GB71_sload_path[0] = DFFE(GB71_sload_path[0]_lut_out, GLOBAL(HE1_outclock0), DD1L21Q, , );

--GB71L3 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB71L3 = CARRY(GB71_sload_path[0]);


--GB61_sload_path[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is normal

GB61_sload_path[4]_lut_out = GB61_sload_path[4] $ (LD1L1 & !GB61L9);
GB61_sload_path[4] = DFFE(GB61_sload_path[4]_lut_out, GLOBAL(HE1_outclock0), DD1L21Q, , );


--GB61_sload_path[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

GB61_sload_path[3]_lut_out = GB61_sload_path[3] $ (LD1L1 & GB61L7);
GB61_sload_path[3] = DFFE(GB61_sload_path[3]_lut_out, GLOBAL(HE1_outclock0), DD1L21Q, , );

--GB61L9 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

GB61L9 = CARRY(!GB61L7 # !GB61_sload_path[3]);


--GB61_sload_path[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

GB61_sload_path[2]_lut_out = GB61_sload_path[2] $ (LD1L1 & !GB61L5);
GB61_sload_path[2] = DFFE(GB61_sload_path[2]_lut_out, GLOBAL(HE1_outclock0), DD1L21Q, , );

--GB61L7 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

GB61L7 = CARRY(GB61_sload_path[2] & !GB61L5);


--GB61_sload_path[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

GB61_sload_path[1]_lut_out = GB61_sload_path[1] $ (LD1L1 & GB61L3);
GB61_sload_path[1] = DFFE(GB61_sload_path[1]_lut_out, GLOBAL(HE1_outclock0), DD1L21Q, , );

--GB61L5 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

GB61L5 = CARRY(!GB61L3 # !GB61_sload_path[1]);


--GB61_sload_path[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB61_sload_path[0]_lut_out = LD1L1 $ GB61_sload_path[0];
GB61_sload_path[0] = DFFE(GB61_sload_path[0]_lut_out, GLOBAL(HE1_outclock0), DD1L21Q, , );

--GB61L3 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB61L3 = CARRY(GB61_sload_path[0]);


--GB51_sload_path[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB51_sload_path[0]_lut_out = !GB51_sload_path[0];
GB51_sload_path[0]_sload_eqn = (MD1L1 & GB51_sload_path[0]) # (!MD1L1 & GB51_sload_path[0]_lut_out);
GB51_sload_path[0] = DFFE(GB51_sload_path[0]_sload_eqn, GLOBAL(HE1_outclock0), DD1L21Q, , );

--GB51_the_carries[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

GB51_the_carries[1] = CARRY(MD1_valid_wreq $ !GB51_sload_path[0]);


--GB51_pre_out[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is counter

GB51_pre_out[1]_lut_out = GB51_pre_out[1] $ GB51_the_carries[1];
GB51_pre_out[1]_sload_eqn = (MD1L1 & GB51_pre_out[1]) # (!MD1L1 & GB51_pre_out[1]_lut_out);
GB51_pre_out[1] = DFFE(GB51_pre_out[1]_sload_eqn, GLOBAL(HE1_outclock0), DD1L21Q, , );

--GB51_the_carries[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is counter

GB51_the_carries[2] = CARRY(GB51_pre_out[1] $ MD1_valid_wreq # !GB51_the_carries[1]);


--GB51_pre_out[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is counter

GB51_pre_out[2]_lut_out = GB51_pre_out[2] $ !GB51_the_carries[2];
GB51_pre_out[2]_sload_eqn = (MD1L1 & GB51_pre_out[2]) # (!MD1L1 & GB51_pre_out[2]_lut_out);
GB51_pre_out[2] = DFFE(GB51_pre_out[2]_sload_eqn, GLOBAL(HE1_outclock0), DD1L21Q, , );

--GB51_the_carries[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is counter

GB51_the_carries[3] = CARRY(!GB51_the_carries[2] & (GB51_pre_out[2] $ !MD1_valid_wreq));


--GB51_pre_out[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is counter

GB51_pre_out[3]_lut_out = GB51_pre_out[3] $ GB51_the_carries[3];
GB51_pre_out[3]_sload_eqn = (MD1L1 & GB51_pre_out[3]) # (!MD1L1 & GB51_pre_out[3]_lut_out);
GB51_pre_out[3] = DFFE(GB51_pre_out[3]_sload_eqn, GLOBAL(HE1_outclock0), DD1L21Q, , );

--GB51_the_carries[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is counter

GB51_the_carries[4] = CARRY(GB51_pre_out[3] $ MD1_valid_wreq # !GB51_the_carries[3]);


--GB51_pre_out[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is counter

GB51_pre_out[4]_lut_out = GB51_pre_out[4] $ !GB51_the_carries[4];
GB51_pre_out[4]_sload_eqn = (MD1L1 & GB51_pre_out[4]) # (!MD1L1 & GB51_pre_out[4]_lut_out);
GB51_pre_out[4] = DFFE(GB51_pre_out[4]_sload_eqn, GLOBAL(HE1_outclock0), DD1L21Q, , );

--GB51_the_carries[5] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is counter

GB51_the_carries[5] = CARRY(!GB51_the_carries[4] & (GB51_pre_out[4] $ !MD1_valid_wreq));


--GB51_pre_out[5] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is normal

GB51_pre_out[5]_lut_out = GB51_pre_out[5] $ GB51_the_carries[5];
GB51_pre_out[5]_sload_eqn = (MD1L1 & GB51_pre_out[5]) # (!MD1L1 & GB51_pre_out[5]_lut_out);
GB51_pre_out[5] = DFFE(GB51_pre_out[5]_sload_eqn, GLOBAL(HE1_outclock0), DD1L21Q, , );


--GB41_q[5] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

GB41_q[5]_lut_out = GB41_q[5] $ GB41L11;
GB41_q[5]_sload_eqn = (DD1L9Q & VCC) # (!DD1L9Q & GB41_q[5]_lut_out);
GB41_q[5] = DFFE(GB41_q[5]_sload_eqn, GLOBAL(HE1_outclock0), DD1L61Q, , );

--GB41_cout is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is counter

GB41_cout = CARRY(GB41_q[5] # !GB41L11);


--GB41_q[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

GB41_q[4]_lut_out = GB41_q[4] $ !GB41L9;
GB41_q[4]_sload_eqn = (DD1L9Q & ~GND) # (!DD1L9Q & GB41_q[4]_lut_out);
GB41_q[4] = DFFE(GB41_q[4]_sload_eqn, GLOBAL(HE1_outclock0), DD1L61Q, , );

--GB41L11 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

GB41L11 = CARRY(!GB41_q[4] & !GB41L9);


--GB41_q[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

GB41_q[3]_lut_out = GB41_q[3] $ GB41L7;
GB41_q[3]_sload_eqn = (DD1L9Q & VCC) # (!DD1L9Q & GB41_q[3]_lut_out);
GB41_q[3] = DFFE(GB41_q[3]_sload_eqn, GLOBAL(HE1_outclock0), DD1L61Q, , );

--GB41L9 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

GB41L9 = CARRY(GB41_q[3] # !GB41L7);


--GB41_q[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

GB41_q[2]_lut_out = GB41_q[2] $ !GB41L5;
GB41_q[2]_sload_eqn = (DD1L9Q & VCC) # (!DD1L9Q & GB41_q[2]_lut_out);
GB41_q[2] = DFFE(GB41_q[2]_sload_eqn, GLOBAL(HE1_outclock0), DD1L61Q, , );

--GB41L7 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

GB41L7 = CARRY(!GB41_q[2] & !GB41L5);


--GB41_q[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

GB41_q[1]_lut_out = GB41_q[1] $ GB41L3;
GB41_q[1]_sload_eqn = (DD1L9Q & VCC) # (!DD1L9Q & GB41_q[1]_lut_out);
GB41_q[1] = DFFE(GB41_q[1]_sload_eqn, GLOBAL(HE1_outclock0), DD1L61Q, , );

--GB41L5 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

GB41L5 = CARRY(GB41_q[1] # !GB41L3);


--GB41_q[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

GB41_q[0]_lut_out = !GB41_q[0];
GB41_q[0]_sload_eqn = (DD1L9Q & VCC) # (!DD1L9Q & GB41_q[0]_lut_out);
GB41_q[0] = DFFE(GB41_q[0]_sload_eqn, GLOBAL(HE1_outclock0), DD1L61Q, , );

--GB41L3 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB41L3 = CARRY(!GB41_q[0]);


--GB8_q[7] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7]
--operation mode is counter

GB8_q[7]_lut_out = GB8_q[7] $ (KB1_inst35 & GB8L51);
GB8_q[7]_sload_eqn = (UB1L03Q & CD1_dffs[7]) # (!UB1L03Q & GB8_q[7]_lut_out);
GB8_q[7] = DFFE(GB8_q[7]_sload_eqn, GLOBAL(HE1_outclock0), KB1_inst5, , );

--GB8_cout is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is counter

GB8_cout = CARRY(GB8_q[7] # !GB8L51);


--GB8_q[6] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

GB8_q[6]_lut_out = GB8_q[6] $ (KB1_inst35 & !GB8L31);
GB8_q[6]_sload_eqn = (UB1L03Q & CD1_dffs[6]) # (!UB1L03Q & GB8_q[6]_lut_out);
GB8_q[6] = DFFE(GB8_q[6]_sload_eqn, GLOBAL(HE1_outclock0), KB1_inst5, , );

--GB8L51 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

GB8L51 = CARRY(!GB8_q[6] & !GB8L31);


--GB8_q[5] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

GB8_q[5]_lut_out = GB8_q[5] $ (KB1_inst35 & GB8L11);
GB8_q[5]_sload_eqn = (UB1L03Q & CD1_dffs[5]) # (!UB1L03Q & GB8_q[5]_lut_out);
GB8_q[5] = DFFE(GB8_q[5]_sload_eqn, GLOBAL(HE1_outclock0), KB1_inst5, , );

--GB8L31 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

GB8L31 = CARRY(GB8_q[5] # !GB8L11);


--GB8_q[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

GB8_q[4]_lut_out = GB8_q[4] $ (KB1_inst35 & !GB8L9);
GB8_q[4]_sload_eqn = (UB1L03Q & CD1_dffs[4]) # (!UB1L03Q & GB8_q[4]_lut_out);
GB8_q[4] = DFFE(GB8_q[4]_sload_eqn, GLOBAL(HE1_outclock0), KB1_inst5, , );

--GB8L11 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

GB8L11 = CARRY(!GB8_q[4] & !GB8L9);


--GB8_q[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

GB8_q[3]_lut_out = GB8_q[3] $ (KB1_inst35 & GB8L7);
GB8_q[3]_sload_eqn = (UB1L03Q & CD1_dffs[3]) # (!UB1L03Q & GB8_q[3]_lut_out);
GB8_q[3] = DFFE(GB8_q[3]_sload_eqn, GLOBAL(HE1_outclock0), KB1_inst5, , );

--GB8L9 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

GB8L9 = CARRY(GB8_q[3] # !GB8L7);


--GB8_q[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

GB8_q[2]_lut_out = GB8_q[2] $ (KB1_inst35 & !GB8L5);
GB8_q[2]_sload_eqn = (UB1L03Q & CD1_dffs[2]) # (!UB1L03Q & GB8_q[2]_lut_out);
GB8_q[2] = DFFE(GB8_q[2]_sload_eqn, GLOBAL(HE1_outclock0), KB1_inst5, , );

--GB8L7 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

GB8L7 = CARRY(!GB8_q[2] & !GB8L5);


--GB8_q[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

GB8_q[1]_lut_out = GB8_q[1] $ (KB1_inst35 & GB8L3);
GB8_q[1]_sload_eqn = (UB1L03Q & CD1_dffs[1]) # (!UB1L03Q & GB8_q[1]_lut_out);
GB8_q[1] = DFFE(GB8_q[1]_sload_eqn, GLOBAL(HE1_outclock0), KB1_inst5, , );

--GB8L5 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

GB8L5 = CARRY(GB8_q[1] # !GB8L3);


--GB8_q[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is counter

GB8_q[0]_lut_out = GB8_q[0] $ KB1_inst35;
GB8_q[0]_sload_eqn = (UB1L03Q & CD1_dffs[0]) # (!UB1L03Q & GB8_q[0]_lut_out);
GB8_q[0] = DFFE(GB8_q[0]_sload_eqn, GLOBAL(HE1_outclock0), KB1_inst5, , );

--GB8L3 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is counter

GB8L3 = CARRY(!GB8_q[0]);


--GB9_q[7] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7]
--operation mode is counter

GB9_q[7]_lut_out = GB9_q[7] $ (KB1_inst35 & GB9L51);
GB9_q[7]_sload_eqn = (UB1L92Q & CD1_dffs[7]) # (!UB1L92Q & GB9_q[7]_lut_out);
GB9_q[7] = DFFE(GB9_q[7]_sload_eqn, GLOBAL(HE1_outclock0), KB1_inst5, , );

--GB9_cout is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is counter

GB9_cout = CARRY(GB9_q[7] # !GB9L51);


--GB9_q[6] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

GB9_q[6]_lut_out = GB9_q[6] $ (KB1_inst35 & !GB9L31);
GB9_q[6]_sload_eqn = (UB1L92Q & CD1_dffs[6]) # (!UB1L92Q & GB9_q[6]_lut_out);
GB9_q[6] = DFFE(GB9_q[6]_sload_eqn, GLOBAL(HE1_outclock0), KB1_inst5, , );

--GB9L51 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

GB9L51 = CARRY(!GB9_q[6] & !GB9L31);


--GB9_q[5] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

GB9_q[5]_lut_out = GB9_q[5] $ (KB1_inst35 & GB9L11);
GB9_q[5]_sload_eqn = (UB1L92Q & CD1_dffs[5]) # (!UB1L92Q & GB9_q[5]_lut_out);
GB9_q[5] = DFFE(GB9_q[5]_sload_eqn, GLOBAL(HE1_outclock0), KB1_inst5, , );

--GB9L31 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

GB9L31 = CARRY(GB9_q[5] # !GB9L11);


--GB9_q[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

GB9_q[4]_lut_out = GB9_q[4] $ (KB1_inst35 & !GB9L9);
GB9_q[4]_sload_eqn = (UB1L92Q & CD1_dffs[4]) # (!UB1L92Q & GB9_q[4]_lut_out);
GB9_q[4] = DFFE(GB9_q[4]_sload_eqn, GLOBAL(HE1_outclock0), KB1_inst5, , );

--GB9L11 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

GB9L11 = CARRY(!GB9_q[4] & !GB9L9);


--GB9_q[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

GB9_q[3]_lut_out = GB9_q[3] $ (KB1_inst35 & GB9L7);
GB9_q[3]_sload_eqn = (UB1L92Q & CD1_dffs[3]) # (!UB1L92Q & GB9_q[3]_lut_out);
GB9_q[3] = DFFE(GB9_q[3]_sload_eqn, GLOBAL(HE1_outclock0), KB1_inst5, , );

--GB9L9 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

GB9L9 = CARRY(GB9_q[3] # !GB9L7);


--GB9_q[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

GB9_q[2]_lut_out = GB9_q[2] $ (KB1_inst35 & !GB9L5);
GB9_q[2]_sload_eqn = (UB1L92Q & CD1_dffs[2]) # (!UB1L92Q & GB9_q[2]_lut_out);
GB9_q[2] = DFFE(GB9_q[2]_sload_eqn, GLOBAL(HE1_outclock0), KB1_inst5, , );

--GB9L7 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

GB9L7 = CARRY(!GB9_q[2] & !GB9L5);


--GB9_q[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

GB9_q[1]_lut_out = GB9_q[1] $ (KB1_inst35 & GB9L3);
GB9_q[1]_sload_eqn = (UB1L92Q & CD1_dffs[1]) # (!UB1L92Q & GB9_q[1]_lut_out);
GB9_q[1] = DFFE(GB9_q[1]_sload_eqn, GLOBAL(HE1_outclock0), KB1_inst5, , );

--GB9L5 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

GB9L5 = CARRY(GB9_q[1] # !GB9L3);


--GB9_q[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is counter

GB9_q[0]_lut_out = GB9_q[0] $ (KB1_inst35 & !GB8_cout);
GB9_q[0]_sload_eqn = (UB1L92Q & CD1_dffs[0]) # (!UB1L92Q & GB9_q[0]_lut_out);
GB9_q[0] = DFFE(GB9_q[0]_sload_eqn, GLOBAL(HE1_outclock0), KB1_inst5, , );

--GB9L3 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is counter

GB9L3 = CARRY(!GB9_q[0] & !GB8_cout);


--GB7_sload_path[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|reset_ct2:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

GB7_sload_path[1]_lut_out = GB7_sload_path[1] $ GB7L3;
GB7_sload_path[1] = DFFE(GB7_sload_path[1]_lut_out, GLOBAL(HE1_outclock0), , , !GB7L6);

--GB7_cout is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|reset_ct2:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

GB7_cout = CARRY(!GB7L3 # !GB7_sload_path[1]);


--GB7_sload_path[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|reset_ct2:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB7_sload_path[0]_lut_out = !GB7_sload_path[0];
GB7_sload_path[0] = DFFE(GB7_sload_path[0]_lut_out, GLOBAL(HE1_outclock0), , , !GB7L6);

--GB7L3 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|reset_ct2:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB7L3 = CARRY(GB7_sload_path[0]);


--VC63_sout_node[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4]
--operation mode is normal

VC63_sout_node[4]_lut_out = VC33_cs_buffer[4] $ !VC63_cout[3];
VC63_sout_node[4] = DFFE(VC63_sout_node[4]_lut_out, GLOBAL(HE1_outclock0), !WB1L5, , );


--VC03_sout_node[5] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5]
--operation mode is normal

VC03_sout_node[5]_lut_out = VC03_cout[4];
VC03_sout_node[5] = DFFE(VC03_sout_node[5]_lut_out, GLOBAL(HE1_outclock0), !WB1L5, , );


--VC33_cs_buffer[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[4]
--operation mode is normal

VC33_cs_buffer[4] = VC63_sout_node[4] $ !VC33_cout[3];


--VC72_sout_node[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4]
--operation mode is normal

VC72_sout_node[4]_lut_out = VC42_cs_buffer[4] $ !VC72_cout[3];
VC72_sout_node[4] = DFFE(VC72_sout_node[4]_lut_out, GLOBAL(HE1_outclock0), !WB1L01, , );


--VC12_sout_node[5] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5]
--operation mode is normal

VC12_sout_node[5]_lut_out = VC12_cout[4];
VC12_sout_node[5] = DFFE(VC12_sout_node[5]_lut_out, GLOBAL(HE1_outclock0), !WB1L01, , );


--VC42_cs_buffer[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[4]
--operation mode is normal

VC42_cs_buffer[4] = VC72_sout_node[4] $ !VC42_cout[3];


--VC81_sout_node[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4]
--operation mode is normal

VC81_sout_node[4]_lut_out = VC51_cs_buffer[4] $ !VC81_cout[3];
VC81_sout_node[4] = DFFE(VC81_sout_node[4]_lut_out, GLOBAL(HE1_outclock0), !WB1L12, , );


--VC21_sout_node[5] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5]
--operation mode is normal

VC21_sout_node[5]_lut_out = VC21_cout[4];
VC21_sout_node[5] = DFFE(VC21_sout_node[5]_lut_out, GLOBAL(HE1_outclock0), !WB1L12, , );


--VC51_cs_buffer[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[4]
--operation mode is normal

VC51_cs_buffer[4] = VC81_sout_node[4] $ !VC51_cout[3];


--VC9_sout_node[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4]
--operation mode is normal

VC9_sout_node[4]_lut_out = VC6_cs_buffer[4] $ !VC9_cout[3];
VC9_sout_node[4] = DFFE(VC9_sout_node[4]_lut_out, GLOBAL(HE1_outclock0), !WB1L51, , );


--VC3_sout_node[5] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5]
--operation mode is normal

VC3_sout_node[5]_lut_out = VC3_cout[4];
VC3_sout_node[5] = DFFE(VC3_sout_node[5]_lut_out, GLOBAL(HE1_outclock0), !WB1L51, , );


--VC6_cs_buffer[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[4]
--operation mode is normal

VC6_cs_buffer[4] = VC9_sout_node[4] $ !VC6_cout[3];


--GB11_sload_path[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

GB11_sload_path[1]_lut_out = GB11_sload_path[1] $ GB11L3;
GB11_sload_path[1] = DFFE(GB11_sload_path[1]_lut_out, GLOBAL(HE1_outclock0), !KB1L1, , );

--GB11_cout is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

GB11_cout = CARRY(!GB11L3 # !GB11_sload_path[1]);


--GB11_sload_path[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB11_sload_path[0]_lut_out = !GB11_sload_path[0];
GB11_sload_path[0] = DFFE(GB11_sload_path[0]_lut_out, GLOBAL(HE1_outclock0), !KB1L1, , );

--GB11L3 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB11L3 = CARRY(GB11_sload_path[0]);


--GB01_sload_path[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is normal

GB01_sload_path[4]_lut_out = GB01_sload_path[4] $ !GB01L9;
GB01_sload_path[4] = DFFE(GB01_sload_path[4]_lut_out, GLOBAL(HE1_outclock0), DC1L5Q, , );


--GB01_sload_path[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

GB01_sload_path[3]_lut_out = GB01_sload_path[3] $ GB01L7;
GB01_sload_path[3] = DFFE(GB01_sload_path[3]_lut_out, GLOBAL(HE1_outclock0), DC1L5Q, , );

--GB01L9 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

GB01L9 = CARRY(!GB01L7 # !GB01_sload_path[3]);


--GB01_sload_path[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

GB01_sload_path[2]_lut_out = GB01_sload_path[2] $ !GB01L5;
GB01_sload_path[2] = DFFE(GB01_sload_path[2]_lut_out, GLOBAL(HE1_outclock0), DC1L5Q, , );

--GB01L7 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

GB01L7 = CARRY(GB01_sload_path[2] & !GB01L5);


--GB01_sload_path[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

GB01_sload_path[1]_lut_out = GB01_sload_path[1] $ GB01L3;
GB01_sload_path[1] = DFFE(GB01_sload_path[1]_lut_out, GLOBAL(HE1_outclock0), DC1L5Q, , );

--GB01L5 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

GB01L5 = CARRY(!GB01L3 # !GB01_sload_path[1]);


--GB01_sload_path[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB01_sload_path[0]_lut_out = !GB01_sload_path[0];
GB01_sload_path[0] = DFFE(GB01_sload_path[0]_lut_out, GLOBAL(HE1_outclock0), DC1L5Q, , );

--GB01L3 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB01L3 = CARRY(GB01_sload_path[0]);


--GB21_sload_path[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

GB21_sload_path[4]_lut_out = GB21_sload_path[4] $ !GB21L9;
GB21_sload_path[4]_reg_input = !PC9_aeb_out & GB21_sload_path[4]_lut_out;
GB21_sload_path[4] = DFFE(GB21_sload_path[4]_reg_input, GLOBAL(HE1_outclock0), BD1L5Q, , );

--GB21L11 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

GB21L11 = CARRY(GB21_sload_path[4] & !GB21L9);


--GB21_sload_path[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

GB21_sload_path[3]_lut_out = GB21_sload_path[3] $ GB21L7;
GB21_sload_path[3]_reg_input = !PC9_aeb_out & GB21_sload_path[3]_lut_out;
GB21_sload_path[3] = DFFE(GB21_sload_path[3]_reg_input, GLOBAL(HE1_outclock0), BD1L5Q, , );

--GB21L9 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

GB21L9 = CARRY(!GB21L7 # !GB21_sload_path[3]);


--GB21_sload_path[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

GB21_sload_path[2]_lut_out = GB21_sload_path[2] $ !GB21L5;
GB21_sload_path[2]_reg_input = !PC9_aeb_out & GB21_sload_path[2]_lut_out;
GB21_sload_path[2] = DFFE(GB21_sload_path[2]_reg_input, GLOBAL(HE1_outclock0), BD1L5Q, , );

--GB21L7 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

GB21L7 = CARRY(GB21_sload_path[2] & !GB21L5);


--GB21_sload_path[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

GB21_sload_path[1]_lut_out = GB21_sload_path[1] $ GB21L3;
GB21_sload_path[1]_reg_input = !PC9_aeb_out & GB21_sload_path[1]_lut_out;
GB21_sload_path[1] = DFFE(GB21_sload_path[1]_reg_input, GLOBAL(HE1_outclock0), BD1L5Q, , );

--GB21L5 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

GB21L5 = CARRY(!GB21L3 # !GB21_sload_path[1]);


--GB21_sload_path[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB21_sload_path[0]_lut_out = !GB21_sload_path[0];
GB21_sload_path[0]_reg_input = !PC9_aeb_out & GB21_sload_path[0]_lut_out;
GB21_sload_path[0] = DFFE(GB21_sload_path[0]_reg_input, GLOBAL(HE1_outclock0), BD1L5Q, , );

--GB21L3 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB21L3 = CARRY(GB21_sload_path[0]);


--GB21L12 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT
--operation mode is arithmetic

GB21L12 = PC9_aeb_out # GB21L11;

--GB21_cout is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

GB21_cout = CARRY(!PC9_aeb_out & !GB21L11);


--GB31_sload_path[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is normal

GB31_sload_path[3]_lut_out = GB31_sload_path[3] $ GB31L7;
GB31_sload_path[3] = DFFE(GB31_sload_path[3]_lut_out, GLOBAL(HE1_outclock0), BD1L5Q, , GB21L31);


--GB31_sload_path[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

GB31_sload_path[2]_lut_out = GB31_sload_path[2] $ !GB31L5;
GB31_sload_path[2] = DFFE(GB31_sload_path[2]_lut_out, GLOBAL(HE1_outclock0), BD1L5Q, , GB21L31);

--GB31L7 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

GB31L7 = CARRY(GB31_sload_path[2] & !GB31L5);


--GB31_sload_path[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

GB31_sload_path[1]_lut_out = GB31_sload_path[1] $ GB31L3;
GB31_sload_path[1] = DFFE(GB31_sload_path[1]_lut_out, GLOBAL(HE1_outclock0), BD1L5Q, , GB21L31);

--GB31L5 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

GB31L5 = CARRY(!GB31L3 # !GB31_sload_path[1]);


--GB31_sload_path[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB31_sload_path[0]_lut_out = !GB31_sload_path[0];
GB31_sload_path[0] = DFFE(GB31_sload_path[0]_lut_out, GLOBAL(HE1_outclock0), BD1L5Q, , GB21L31);

--GB31L3 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB31L3 = CARRY(GB31_sload_path[0]);


--GB32_q[15] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[15]
--operation mode is normal

GB32_q[15]_lut_out = GB32_q[15] $ GB32L13;
GB32_q[15] = DFFE(GB32_q[15]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst42);


--GB32_q[14] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[14]
--operation mode is arithmetic

GB32_q[14]_lut_out = GB32_q[14] $ !GB32L92;
GB32_q[14] = DFFE(GB32_q[14]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst42);

--GB32L13 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

GB32L13 = CARRY(GB32_q[14] & !GB32L92);


--GB32_q[13] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[13]
--operation mode is arithmetic

GB32_q[13]_lut_out = GB32_q[13] $ GB32L72;
GB32_q[13] = DFFE(GB32_q[13]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst42);

--GB32L92 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

GB32L92 = CARRY(!GB32L72 # !GB32_q[13]);


--GB32_q[12] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[12]
--operation mode is arithmetic

GB32_q[12]_lut_out = GB32_q[12] $ !GB32L52;
GB32_q[12] = DFFE(GB32_q[12]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst42);

--GB32L72 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

GB32L72 = CARRY(GB32_q[12] & !GB32L52);


--GB32_q[11] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[11]
--operation mode is arithmetic

GB32_q[11]_lut_out = GB32_q[11] $ GB32L32;
GB32_q[11] = DFFE(GB32_q[11]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst42);

--GB32L52 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

GB32L52 = CARRY(!GB32L32 # !GB32_q[11]);


--GB32_q[10] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[10]
--operation mode is arithmetic

GB32_q[10]_lut_out = GB32_q[10] $ !GB32L12;
GB32_q[10] = DFFE(GB32_q[10]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst42);

--GB32L32 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

GB32L32 = CARRY(GB32_q[10] & !GB32L12);


--GB32_q[9] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[9]
--operation mode is arithmetic

GB32_q[9]_lut_out = GB32_q[9] $ GB32L91;
GB32_q[9] = DFFE(GB32_q[9]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst42);

--GB32L12 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

GB32L12 = CARRY(!GB32L91 # !GB32_q[9]);


--GB32_q[8] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[8]
--operation mode is arithmetic

GB32_q[8]_lut_out = GB32_q[8] $ !GB32L71;
GB32_q[8] = DFFE(GB32_q[8]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst42);

--GB32L91 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

GB32L91 = CARRY(GB32_q[8] & !GB32L71);


--GB32_q[7] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7]
--operation mode is arithmetic

GB32_q[7]_lut_out = GB32_q[7] $ GB32L51;
GB32_q[7] = DFFE(GB32_q[7]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst42);

--GB32L71 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

GB32L71 = CARRY(!GB32L51 # !GB32_q[7]);


--GB32_q[6] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6]
--operation mode is arithmetic

GB32_q[6]_lut_out = GB32_q[6] $ !GB32L31;
GB32_q[6] = DFFE(GB32_q[6]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst42);

--GB32L51 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

GB32L51 = CARRY(GB32_q[6] & !GB32L31);


--GB32_q[5] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is arithmetic

GB32_q[5]_lut_out = GB32_q[5] $ GB32L11;
GB32_q[5] = DFFE(GB32_q[5]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst42);

--GB32L31 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

GB32L31 = CARRY(!GB32L11 # !GB32_q[5]);


--GB32_q[4] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is arithmetic

GB32_q[4]_lut_out = GB32_q[4] $ !GB32L9;
GB32_q[4] = DFFE(GB32_q[4]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst42);

--GB32L11 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

GB32L11 = CARRY(GB32_q[4] & !GB32L9);


--GB32_q[3] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is arithmetic

GB32_q[3]_lut_out = GB32_q[3] $ GB32L7;
GB32_q[3] = DFFE(GB32_q[3]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst42);

--GB32L9 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

GB32L9 = CARRY(!GB32L7 # !GB32_q[3]);


--GB32_q[2] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is arithmetic

GB32_q[2]_lut_out = GB32_q[2] $ !GB32L5;
GB32_q[2] = DFFE(GB32_q[2]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst42);

--GB32L7 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

GB32L7 = CARRY(GB32_q[2] & !GB32L5);


--GB32_q[1] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is arithmetic

GB32_q[1]_lut_out = GB32_q[1] $ GB32L3;
GB32_q[1] = DFFE(GB32_q[1]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst42);

--GB32L5 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

GB32L5 = CARRY(!GB32L3 # !GB32_q[1]);


--GB32_q[0] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

GB32_q[0]_lut_out = !GB32_q[0];
GB32_q[0] = DFFE(GB32_q[0]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst42);

--GB32L3 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB32L3 = CARRY(GB32_q[0]);


--GB62_sload_path[0] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB62_sload_path[0]_lut_out = !GB62_sload_path[0];
GB62_sload_path[0] = DFFE(GB62_sload_path[0]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst48);

--GB62_the_carries[1] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

GB62_the_carries[1] = CARRY(LB1_inst46 $ !GB62_sload_path[0]);


--GB62_pre_out[1] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is arithmetic

GB62_pre_out[1]_lut_out = GB62_pre_out[1] $ GB62_the_carries[1];
GB62_pre_out[1] = DFFE(GB62_pre_out[1]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst48);

--GB62_the_carries[2] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is arithmetic

GB62_the_carries[2] = CARRY(GB62_pre_out[1] $ LB1_inst46 # !GB62_the_carries[1]);


--GB62_pre_out[2] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is arithmetic

GB62_pre_out[2]_lut_out = GB62_pre_out[2] $ !GB62_the_carries[2];
GB62_pre_out[2] = DFFE(GB62_pre_out[2]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst48);

--GB62_the_carries[3] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is arithmetic

GB62_the_carries[3] = CARRY(!GB62_the_carries[2] & (GB62_pre_out[2] $ !LB1_inst46));


--GB62_pre_out[3] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is arithmetic

GB62_pre_out[3]_lut_out = GB62_pre_out[3] $ GB62_the_carries[3];
GB62_pre_out[3] = DFFE(GB62_pre_out[3]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst48);

--GB62_the_carries[4] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is arithmetic

GB62_the_carries[4] = CARRY(GB62_pre_out[3] $ LB1_inst46 # !GB62_the_carries[3]);


--GB62_pre_out[4] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is arithmetic

GB62_pre_out[4]_lut_out = GB62_pre_out[4] $ !GB62_the_carries[4];
GB62_pre_out[4] = DFFE(GB62_pre_out[4]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst48);

--GB62_the_carries[5] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is arithmetic

GB62_the_carries[5] = CARRY(!GB62_the_carries[4] & (GB62_pre_out[4] $ !LB1_inst46));


--GB62_pre_out[5] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is arithmetic

GB62_pre_out[5]_lut_out = GB62_pre_out[5] $ GB62_the_carries[5];
GB62_pre_out[5] = DFFE(GB62_pre_out[5]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst48);

--GB62_the_carries[6] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6]
--operation mode is arithmetic

GB62_the_carries[6] = CARRY(GB62_pre_out[5] $ LB1_inst46 # !GB62_the_carries[5]);


--GB62_pre_out[6] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6]
--operation mode is arithmetic

GB62_pre_out[6]_lut_out = GB62_pre_out[6] $ !GB62_the_carries[6];
GB62_pre_out[6] = DFFE(GB62_pre_out[6]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst48);

--GB62_the_carries[7] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7]
--operation mode is arithmetic

GB62_the_carries[7] = CARRY(!GB62_the_carries[6] & (GB62_pre_out[6] $ !LB1_inst46));


--GB62_pre_out[7] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7]
--operation mode is arithmetic

GB62_pre_out[7]_lut_out = GB62_pre_out[7] $ GB62_the_carries[7];
GB62_pre_out[7] = DFFE(GB62_pre_out[7]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst48);

--GB62_the_carries[8] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8]
--operation mode is arithmetic

GB62_the_carries[8] = CARRY(GB62_pre_out[7] $ LB1_inst46 # !GB62_the_carries[7]);


--GB62_pre_out[8] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8]
--operation mode is arithmetic

GB62_pre_out[8]_lut_out = GB62_pre_out[8] $ !GB62_the_carries[8];
GB62_pre_out[8] = DFFE(GB62_pre_out[8]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst48);

--GB62_the_carries[9] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9]
--operation mode is arithmetic

GB62_the_carries[9] = CARRY(!GB62_the_carries[8] & (GB62_pre_out[8] $ !LB1_inst46));


--GB62_pre_out[9] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9]
--operation mode is arithmetic

GB62_pre_out[9]_lut_out = GB62_pre_out[9] $ GB62_the_carries[9];
GB62_pre_out[9] = DFFE(GB62_pre_out[9]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst48);

--GB62_the_carries[10] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10]
--operation mode is arithmetic

GB62_the_carries[10] = CARRY(GB62_pre_out[9] $ LB1_inst46 # !GB62_the_carries[9]);


--GB62_pre_out[10] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[10]
--operation mode is arithmetic

GB62_pre_out[10]_lut_out = GB62_pre_out[10] $ !GB62_the_carries[10];
GB62_pre_out[10] = DFFE(GB62_pre_out[10]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst48);

--GB62_the_carries[11] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[11]
--operation mode is arithmetic

GB62_the_carries[11] = CARRY(!GB62_the_carries[10] & (GB62_pre_out[10] $ !LB1_inst46));


--GB62_pre_out[11] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[11]
--operation mode is arithmetic

GB62_pre_out[11]_lut_out = GB62_pre_out[11] $ GB62_the_carries[11];
GB62_pre_out[11] = DFFE(GB62_pre_out[11]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst48);

--GB62_the_carries[12] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[12]
--operation mode is arithmetic

GB62_the_carries[12] = CARRY(GB62_pre_out[11] $ LB1_inst46 # !GB62_the_carries[11]);


--GB62_pre_out[12] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[12]
--operation mode is arithmetic

GB62_pre_out[12]_lut_out = GB62_pre_out[12] $ !GB62_the_carries[12];
GB62_pre_out[12] = DFFE(GB62_pre_out[12]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst48);

--GB62_the_carries[13] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[13]
--operation mode is arithmetic

GB62_the_carries[13] = CARRY(!GB62_the_carries[12] & (GB62_pre_out[12] $ !LB1_inst46));


--GB62_pre_out[13] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[13]
--operation mode is arithmetic

GB62_pre_out[13]_lut_out = GB62_pre_out[13] $ GB62_the_carries[13];
GB62_pre_out[13] = DFFE(GB62_pre_out[13]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst48);

--GB62_the_carries[14] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[14]
--operation mode is arithmetic

GB62_the_carries[14] = CARRY(GB62_pre_out[13] $ LB1_inst46 # !GB62_the_carries[13]);


--GB62_pre_out[14] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[14]
--operation mode is arithmetic

GB62_pre_out[14]_lut_out = GB62_pre_out[14] $ !GB62_the_carries[14];
GB62_pre_out[14] = DFFE(GB62_pre_out[14]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst48);

--GB62_the_carries[15] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[15]
--operation mode is arithmetic

GB62_the_carries[15] = CARRY(!GB62_the_carries[14] & (GB62_pre_out[14] $ !LB1_inst46));


--GB62_pre_out[15] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[15]
--operation mode is normal

GB62_pre_out[15]_lut_out = GB62_pre_out[15] $ GB62_the_carries[15];
GB62_pre_out[15] = DFFE(GB62_pre_out[15]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst48);


--GB42_sload_path[2] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

GB42_sload_path[2]_lut_out = GB42_sload_path[2] $ !GB42L5;
GB42_sload_path[2] = DFFE(GB42_sload_path[2]_lut_out, GLOBAL(HE1_outclock0), SD1L46Q, , SD1L36Q);

--GB42_cout is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

GB42_cout = CARRY(GB42_sload_path[2] & !GB42L5);


--GB42_sload_path[1] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

GB42_sload_path[1]_lut_out = GB42_sload_path[1] $ GB42L3;
GB42_sload_path[1] = DFFE(GB42_sload_path[1]_lut_out, GLOBAL(HE1_outclock0), SD1L46Q, , SD1L36Q);

--GB42L5 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

GB42L5 = CARRY(!GB42L3 # !GB42_sload_path[1]);


--GB42_sload_path[0] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is arithmetic

GB42_sload_path[0]_lut_out = !GB42_sload_path[0];
GB42_sload_path[0] = DFFE(GB42_sload_path[0]_lut_out, GLOBAL(HE1_outclock0), SD1L46Q, , SD1L36Q);

--GB42L3 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

GB42L3 = CARRY(GB42_sload_path[0]);


--GB52_sload_path[2] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

GB52_sload_path[2]_lut_out = GB52_sload_path[2] $ GB52L6;
GB52_sload_path[2] = DFFE(GB52_sload_path[2]_lut_out, GLOBAL(HE1_outclock0), SD1L46Q, , SD1L36Q);

--GB52_cout is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

GB52_cout = CARRY(!GB52L6 # !GB52_sload_path[2]);


--GB52_sload_path[1] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

GB52_sload_path[1]_lut_out = GB52_sload_path[1] $ !GB52L4;
GB52_sload_path[1] = DFFE(GB52_sload_path[1]_lut_out, GLOBAL(HE1_outclock0), SD1L46Q, , SD1L36Q);

--GB52L6 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

GB52L6 = CARRY(GB52_sload_path[1] & !GB52L4);


--GB52_sload_path[0] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is arithmetic

GB52_sload_path[0]_lut_out = GB52_sload_path[0] $ GB52L3;
GB52_sload_path[0] = DFFE(GB52_sload_path[0]_lut_out, GLOBAL(HE1_outclock0), SD1L46Q, , SD1L36Q);

--GB52L4 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

GB52L4 = CARRY(!GB52L3 # !GB52_sload_path[0]);


--GB22_sload_path[7] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_pack_ct:inst19|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is normal

GB22_sload_path[7]_lut_out = GB22_sload_path[7] $ GB22L51;
GB22_sload_path[7] = DFFE(GB22_sload_path[7]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , SD1L53Q);


--GB22_sload_path[6] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_pack_ct:inst19|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

GB22_sload_path[6]_lut_out = GB22_sload_path[6] $ !GB22L31;
GB22_sload_path[6] = DFFE(GB22_sload_path[6]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , SD1L53Q);

--GB22L51 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_pack_ct:inst19|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

GB22L51 = CARRY(GB22_sload_path[6] & !GB22L31);


--GB22_sload_path[5] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_pack_ct:inst19|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

GB22_sload_path[5]_lut_out = GB22_sload_path[5] $ GB22L11;
GB22_sload_path[5] = DFFE(GB22_sload_path[5]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , SD1L53Q);

--GB22L31 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_pack_ct:inst19|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

GB22L31 = CARRY(!GB22L11 # !GB22_sload_path[5]);


--GB22_sload_path[4] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_pack_ct:inst19|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

GB22_sload_path[4]_lut_out = GB22_sload_path[4] $ !GB22L9;
GB22_sload_path[4] = DFFE(GB22_sload_path[4]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , SD1L53Q);

--GB22L11 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_pack_ct:inst19|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

GB22L11 = CARRY(GB22_sload_path[4] & !GB22L9);


--GB22_sload_path[3] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_pack_ct:inst19|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

GB22_sload_path[3]_lut_out = GB22_sload_path[3] $ GB22L7;
GB22_sload_path[3] = DFFE(GB22_sload_path[3]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , SD1L53Q);

--GB22L9 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_pack_ct:inst19|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

GB22L9 = CARRY(!GB22L7 # !GB22_sload_path[3]);


--GB22_sload_path[2] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_pack_ct:inst19|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

GB22_sload_path[2]_lut_out = GB22_sload_path[2] $ !GB22L5;
GB22_sload_path[2] = DFFE(GB22_sload_path[2]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , SD1L53Q);

--GB22L7 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_pack_ct:inst19|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

GB22L7 = CARRY(GB22_sload_path[2] & !GB22L5);


--GB22_sload_path[1] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_pack_ct:inst19|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

GB22_sload_path[1]_lut_out = GB22_sload_path[1] $ GB22L3;
GB22_sload_path[1] = DFFE(GB22_sload_path[1]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , SD1L53Q);

--GB22L5 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_pack_ct:inst19|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

GB22L5 = CARRY(!GB22L3 # !GB22_sload_path[1]);


--GB22_sload_path[0] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_pack_ct:inst19|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB22_sload_path[0]_lut_out = !GB22_sload_path[0];
GB22_sload_path[0] = DFFE(GB22_sload_path[0]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , SD1L53Q);

--GB22L3 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_pack_ct:inst19|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB22L3 = CARRY(GB22_sload_path[0]);


--GB02_q[7] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7]
--operation mode is counter

GB02_q[7]_lut_out = GB02_q[7] $ (SD1L3 & GB02L51);
GB02_q[7]_sload_eqn = (SD1L98Q & RC85L3) # (!SD1L98Q & GB02_q[7]_lut_out);
GB02_q[7] = DFFE(GB02_q[7]_sload_eqn, GLOBAL(HE1_outclock0), , , );

--GB02_cout is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is counter

GB02_cout = CARRY(GB02_q[7] # !GB02L51);


--GB02_q[6] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

GB02_q[6]_lut_out = GB02_q[6] $ (SD1L3 & !GB02L31);
GB02_q[6]_sload_eqn = (SD1L98Q & RC35L3) # (!SD1L98Q & GB02_q[6]_lut_out);
GB02_q[6] = DFFE(GB02_q[6]_sload_eqn, GLOBAL(HE1_outclock0), , , );

--GB02L51 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

GB02L51 = CARRY(!GB02_q[6] & !GB02L31);


--GB02_q[5] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

GB02_q[5]_lut_out = GB02_q[5] $ (SD1L3 & GB02L11);
GB02_q[5]_sload_eqn = (SD1L98Q & RC84L3) # (!SD1L98Q & GB02_q[5]_lut_out);
GB02_q[5] = DFFE(GB02_q[5]_sload_eqn, GLOBAL(HE1_outclock0), , , );

--GB02L31 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

GB02L31 = CARRY(GB02_q[5] # !GB02L11);


--GB02_q[4] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

GB02_q[4]_lut_out = GB02_q[4] $ (SD1L3 & !GB02L9);
GB02_q[4]_sload_eqn = (SD1L98Q & RC34L3) # (!SD1L98Q & GB02_q[4]_lut_out);
GB02_q[4] = DFFE(GB02_q[4]_sload_eqn, GLOBAL(HE1_outclock0), , , );

--GB02L11 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

GB02L11 = CARRY(!GB02_q[4] & !GB02L9);


--GB02_q[3] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

GB02_q[3]_lut_out = GB02_q[3] $ (SD1L3 & GB02L7);
GB02_q[3]_sload_eqn = (SD1L98Q & RC83L3) # (!SD1L98Q & GB02_q[3]_lut_out);
GB02_q[3] = DFFE(GB02_q[3]_sload_eqn, GLOBAL(HE1_outclock0), , , );

--GB02L9 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

GB02L9 = CARRY(GB02_q[3] # !GB02L7);


--GB02_q[2] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

GB02_q[2]_lut_out = GB02_q[2] $ (SD1L3 & !GB02L5);
GB02_q[2]_sload_eqn = (SD1L98Q & RC33L2) # (!SD1L98Q & GB02_q[2]_lut_out);
GB02_q[2] = DFFE(GB02_q[2]_sload_eqn, GLOBAL(HE1_outclock0), , , );

--GB02L7 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

GB02L7 = CARRY(!GB02_q[2] & !GB02L5);


--GB02_q[1] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

GB02_q[1]_lut_out = GB02_q[1] $ (SD1L3 & GB02L3);
GB02_q[1]_sload_eqn = (SD1L98Q & RC82L3) # (!SD1L98Q & GB02_q[1]_lut_out);
GB02_q[1] = DFFE(GB02_q[1]_sload_eqn, GLOBAL(HE1_outclock0), , , );

--GB02L5 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

GB02L5 = CARRY(GB02_q[1] # !GB02L3);


--GB02_q[0] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is counter

GB02_q[0]_lut_out = GB02_q[0] $ SD1L3;
GB02_q[0]_sload_eqn = (SD1L98Q & RC32L3) # (!SD1L98Q & GB02_q[0]_lut_out);
GB02_q[0] = DFFE(GB02_q[0]_sload_eqn, GLOBAL(HE1_outclock0), , , );

--GB02L3 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is counter

GB02L3 = CARRY(!GB02_q[0]);


--GB12_q[7] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7]
--operation mode is counter

GB12_q[7]_lut_out = GB12_q[7] $ (SD1L3 & GB12L51);
GB12_q[7]_sload_eqn = (SD1L88Q & RC85L3) # (!SD1L88Q & GB12_q[7]_lut_out);
GB12_q[7] = DFFE(GB12_q[7]_sload_eqn, GLOBAL(HE1_outclock0), , , );

--GB12_cout is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is counter

GB12_cout = CARRY(GB12_q[7] # !GB12L51);


--GB12_q[6] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

GB12_q[6]_lut_out = GB12_q[6] $ (SD1L3 & !GB12L31);
GB12_q[6]_sload_eqn = (SD1L88Q & RC35L3) # (!SD1L88Q & GB12_q[6]_lut_out);
GB12_q[6] = DFFE(GB12_q[6]_sload_eqn, GLOBAL(HE1_outclock0), , , );

--GB12L51 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

GB12L51 = CARRY(!GB12_q[6] & !GB12L31);


--GB12_q[5] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

GB12_q[5]_lut_out = GB12_q[5] $ (SD1L3 & GB12L11);
GB12_q[5]_sload_eqn = (SD1L88Q & RC84L3) # (!SD1L88Q & GB12_q[5]_lut_out);
GB12_q[5] = DFFE(GB12_q[5]_sload_eqn, GLOBAL(HE1_outclock0), , , );

--GB12L31 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

GB12L31 = CARRY(GB12_q[5] # !GB12L11);


--GB12_q[4] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

GB12_q[4]_lut_out = GB12_q[4] $ (SD1L3 & !GB12L9);
GB12_q[4]_sload_eqn = (SD1L88Q & RC34L3) # (!SD1L88Q & GB12_q[4]_lut_out);
GB12_q[4] = DFFE(GB12_q[4]_sload_eqn, GLOBAL(HE1_outclock0), , , );

--GB12L11 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

GB12L11 = CARRY(!GB12_q[4] & !GB12L9);


--GB12_q[3] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

GB12_q[3]_lut_out = GB12_q[3] $ (SD1L3 & GB12L7);
GB12_q[3]_sload_eqn = (SD1L88Q & RC83L3) # (!SD1L88Q & GB12_q[3]_lut_out);
GB12_q[3] = DFFE(GB12_q[3]_sload_eqn, GLOBAL(HE1_outclock0), , , );

--GB12L9 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

GB12L9 = CARRY(GB12_q[3] # !GB12L7);


--GB12_q[2] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

GB12_q[2]_lut_out = GB12_q[2] $ (SD1L3 & !GB12L5);
GB12_q[2]_sload_eqn = (SD1L88Q & RC33L2) # (!SD1L88Q & GB12_q[2]_lut_out);
GB12_q[2] = DFFE(GB12_q[2]_sload_eqn, GLOBAL(HE1_outclock0), , , );

--GB12L7 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

GB12L7 = CARRY(!GB12_q[2] & !GB12L5);


--GB12_q[1] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

GB12_q[1]_lut_out = GB12_q[1] $ (SD1L3 & GB12L3);
GB12_q[1]_sload_eqn = (SD1L88Q & RC82L3) # (!SD1L88Q & GB12_q[1]_lut_out);
GB12_q[1] = DFFE(GB12_q[1]_sload_eqn, GLOBAL(HE1_outclock0), , , );

--GB12L5 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

GB12L5 = CARRY(GB12_q[1] # !GB12L3);


--GB12_q[0] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is counter

GB12_q[0]_lut_out = GB12_q[0] $ (SD1L3 & !GB02_cout);
GB12_q[0]_sload_eqn = (SD1L88Q & RC32L3) # (!SD1L88Q & GB12_q[0]_lut_out);
GB12_q[0] = DFFE(GB12_q[0]_sload_eqn, GLOBAL(HE1_outclock0), , , );

--GB12L3 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is counter

GB12L3 = CARRY(!GB12_q[0] & !GB02_cout);


--GB81_sload_path[4] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

GB81_sload_path[4]_lut_out = GB81_sload_path[4] $ !GB81L9;
GB81_sload_path[4]_reg_input = !PC51_aeb_out & GB81_sload_path[4]_lut_out;
GB81_sload_path[4] = DFFE(GB81_sload_path[4]_reg_input, GLOBAL(HE1_outclock0), CE1L9Q, , );

--GB81L11 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

GB81L11 = CARRY(GB81_sload_path[4] & !GB81L9);


--GB81_sload_path[3] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

GB81_sload_path[3]_lut_out = GB81_sload_path[3] $ GB81L7;
GB81_sload_path[3]_reg_input = !PC51_aeb_out & GB81_sload_path[3]_lut_out;
GB81_sload_path[3] = DFFE(GB81_sload_path[3]_reg_input, GLOBAL(HE1_outclock0), CE1L9Q, , );

--GB81L9 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

GB81L9 = CARRY(!GB81L7 # !GB81_sload_path[3]);


--GB81_sload_path[2] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

GB81_sload_path[2]_lut_out = GB81_sload_path[2] $ !GB81L5;
GB81_sload_path[2]_reg_input = !PC51_aeb_out & GB81_sload_path[2]_lut_out;
GB81_sload_path[2] = DFFE(GB81_sload_path[2]_reg_input, GLOBAL(HE1_outclock0), CE1L9Q, , );

--GB81L7 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

GB81L7 = CARRY(GB81_sload_path[2] & !GB81L5);


--GB81_sload_path[1] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

GB81_sload_path[1]_lut_out = GB81_sload_path[1] $ GB81L3;
GB81_sload_path[1]_reg_input = !PC51_aeb_out & GB81_sload_path[1]_lut_out;
GB81_sload_path[1] = DFFE(GB81_sload_path[1]_reg_input, GLOBAL(HE1_outclock0), CE1L9Q, , );

--GB81L5 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

GB81L5 = CARRY(!GB81L3 # !GB81_sload_path[1]);


--GB81_sload_path[0] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB81_sload_path[0]_lut_out = !GB81_sload_path[0];
GB81_sload_path[0]_reg_input = !PC51_aeb_out & GB81_sload_path[0]_lut_out;
GB81_sload_path[0] = DFFE(GB81_sload_path[0]_reg_input, GLOBAL(HE1_outclock0), CE1L9Q, , );

--GB81L3 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB81L3 = CARRY(GB81_sload_path[0]);


--GB81L12 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT
--operation mode is arithmetic

GB81L12 = PC51_aeb_out # GB81L11;

--GB81_cout is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

GB81_cout = CARRY(!PC51_aeb_out & !GB81L11);


--GB91_sload_path[3] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

GB91_sload_path[3]_lut_out = GB91_sload_path[3] $ GB91L7;
GB91_sload_path[3]_reg_input = !PC61_aeb_out & GB91_sload_path[3]_lut_out;
GB91_sload_path[3] = DFFE(GB91_sload_path[3]_reg_input, GLOBAL(HE1_outclock0), CE1L9Q, , GB81L31);

--GB91L9 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

GB91L9 = CARRY(!GB91L7 # !GB91_sload_path[3]);


--GB91_sload_path[2] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

GB91_sload_path[2]_lut_out = GB91_sload_path[2] $ !GB91L5;
GB91_sload_path[2]_reg_input = !PC61_aeb_out & GB91_sload_path[2]_lut_out;
GB91_sload_path[2] = DFFE(GB91_sload_path[2]_reg_input, GLOBAL(HE1_outclock0), CE1L9Q, , GB81L31);

--GB91L7 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

GB91L7 = CARRY(GB91_sload_path[2] & !GB91L5);


--GB91_sload_path[1] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

GB91_sload_path[1]_lut_out = GB91_sload_path[1] $ GB91L3;
GB91_sload_path[1]_reg_input = !PC61_aeb_out & GB91_sload_path[1]_lut_out;
GB91_sload_path[1] = DFFE(GB91_sload_path[1]_reg_input, GLOBAL(HE1_outclock0), CE1L9Q, , GB81L31);

--GB91L5 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

GB91L5 = CARRY(!GB91L3 # !GB91_sload_path[1]);


--GB91_sload_path[0] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB91_sload_path[0]_lut_out = !GB91_sload_path[0];
GB91_sload_path[0]_reg_input = !PC61_aeb_out & GB91_sload_path[0]_lut_out;
GB91_sload_path[0] = DFFE(GB91_sload_path[0]_reg_input, GLOBAL(HE1_outclock0), CE1L9Q, , GB81L31);

--GB91L3 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB91L3 = CARRY(GB91_sload_path[0]);


--GB91L81 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT
--operation mode is arithmetic

GB91L81 = PC61_aeb_out # !GB91L9;

--GB91_cout is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

GB91_cout = CARRY(PC61_aeb_out # !GB91L9);


--ME1_lcell_hgrant is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hgrant
--operation mode is normal

ME1_lcell_hgrant = GND;


--ME1_lcell_hresp0 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp0
--operation mode is normal

ME1_lcell_hresp0 = !B1L4Q;


--ME1_lcell_hresp1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp1
--operation mode is normal

ME1_lcell_hresp1 = VCC;


--HE2_outclock1 is pll4x:inst_pll4x|altclklock:altclklock_component|outclock1
HE2_outclock1 = PLL(CLK1p, , );


--HE1_outclock0 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock0
HE1_outclock0 = PLL(CLK2p, , );

--HE1_outclock1 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock1
HE1_outclock1 = PLL(CLK2p, , );


--RB1L2 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|op_1~1COMBOUT
--operation mode is arithmetic

RB1L2 = VCC;

--RB1L1 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|op_1~1
--operation mode is arithmetic

RB1L1 = CARRY(Y1_rx_dpr_radr_local[0] # !GB6_q[0]);


--RB1L4 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|op_1~2COMBOUT
--operation mode is arithmetic

RB1L4 = VCC;

--RB1L3 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|op_1~2
--operation mode is arithmetic

RB1L3 = CARRY(GB6_q[1] & (!RB1L1 # !Y1_rx_dpr_radr_local[1]) # !GB6_q[1] & !Y1_rx_dpr_radr_local[1] & !RB1L1);


--RB1L5 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|op_1~3
--operation mode is arithmetic

RB1L5 = GB6_q[2] $ Y1_rx_dpr_radr_local[2] $ RB1L3;

--RB1L6 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|op_1~3COUT
--operation mode is arithmetic

RB1L6 = CARRY(GB6_q[2] & Y1_rx_dpr_radr_local[2] & !RB1L3 # !GB6_q[2] & (Y1_rx_dpr_radr_local[2] # !RB1L3));


--RB1L7 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|op_1~4
--operation mode is arithmetic

RB1L7 = GB6_q[3] $ Y1_rx_dpr_radr_local[3] $ !RB1L6;

--RB1L8 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|op_1~4COUT
--operation mode is arithmetic

RB1L8 = CARRY(GB6_q[3] & (!RB1L6 # !Y1_rx_dpr_radr_local[3]) # !GB6_q[3] & !Y1_rx_dpr_radr_local[3] & !RB1L6);


--RB1L9 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|op_1~5
--operation mode is arithmetic

RB1L9 = GB6_q[4] $ Y1_rx_dpr_radr_local[4] $ RB1L8;

--RB1L01 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|op_1~5COUT
--operation mode is arithmetic

RB1L01 = CARRY(GB6_q[4] & Y1_rx_dpr_radr_local[4] & !RB1L8 # !GB6_q[4] & (Y1_rx_dpr_radr_local[4] # !RB1L8));


--RB1L11 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|op_1~6
--operation mode is arithmetic

RB1L11 = GB6_q[5] $ Y1_rx_dpr_radr_local[5] $ !RB1L01;

--RB1L21 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|op_1~6COUT
--operation mode is arithmetic

RB1L21 = CARRY(GB6_q[5] & (!RB1L01 # !Y1_rx_dpr_radr_local[5]) # !GB6_q[5] & !Y1_rx_dpr_radr_local[5] & !RB1L01);


--RB1L31 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|op_1~7
--operation mode is arithmetic

RB1L31 = GB6_q[6] $ Y1_rx_dpr_radr_local[6] $ RB1L21;

--RB1L41 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|op_1~7COUT
--operation mode is arithmetic

RB1L41 = CARRY(GB6_q[6] & Y1_rx_dpr_radr_local[6] & !RB1L21 # !GB6_q[6] & (Y1_rx_dpr_radr_local[6] # !RB1L21));


--RB1L51 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|op_1~8
--operation mode is arithmetic

RB1L51 = GB6_q[7] $ Y1_rx_dpr_radr_local[7] $ !RB1L41;

--RB1L61 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|op_1~8COUT
--operation mode is arithmetic

RB1L61 = CARRY(GB6_q[7] & (!RB1L41 # !Y1_rx_dpr_radr_local[7]) # !GB6_q[7] & !Y1_rx_dpr_radr_local[7] & !RB1L41);


--RB1L71 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|op_1~9
--operation mode is arithmetic

RB1L71 = GB6_q[8] $ Y1_rx_dpr_radr_local[8] $ RB1L61;

--RB1L81 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|op_1~9COUT
--operation mode is arithmetic

RB1L81 = CARRY(GB6_q[8] & Y1_rx_dpr_radr_local[8] & !RB1L61 # !GB6_q[8] & (Y1_rx_dpr_radr_local[8] # !RB1L61));


--RB1L91 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|op_1~10
--operation mode is arithmetic

RB1L91 = GB6_q[9] $ Y1_rx_dpr_radr_local[9] $ !RB1L81;

--RB1L02 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|op_1~10COUT
--operation mode is arithmetic

RB1L02 = CARRY(GB6_q[9] & (!RB1L81 # !Y1_rx_dpr_radr_local[9]) # !GB6_q[9] & !Y1_rx_dpr_radr_local[9] & !RB1L81);


--RB1L12 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|op_1~11
--operation mode is arithmetic

RB1L12 = GB6_q[10] $ Y1_rx_dpr_radr_local[10] $ RB1L02;

--RB1L22 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|op_1~11COUT
--operation mode is arithmetic

RB1L22 = CARRY(GB6_q[10] & Y1_rx_dpr_radr_local[10] & !RB1L02 # !GB6_q[10] & (Y1_rx_dpr_radr_local[10] # !RB1L02));


--RB1L32 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|op_1~12
--operation mode is arithmetic

RB1L32 = GB6_q[11] $ Y1_rx_dpr_radr_local[11] $ !RB1L22;

--RB1L42 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|op_1~12COUT
--operation mode is arithmetic

RB1L42 = CARRY(GB6_q[11] & (!RB1L22 # !Y1_rx_dpr_radr_local[11]) # !GB6_q[11] & !Y1_rx_dpr_radr_local[11] & !RB1L22);


--RB1L52 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|op_1~13
--operation mode is arithmetic

RB1L52 = GB6_q[12] $ Y1_rx_dpr_radr_local[12] $ RB1L42;

--RB1L62 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|op_1~13COUT
--operation mode is arithmetic

RB1L62 = CARRY(GB6_q[12] & Y1_rx_dpr_radr_local[12] & !RB1L42 # !GB6_q[12] & (Y1_rx_dpr_radr_local[12] # !RB1L42));


--RB1L72 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|op_1~14
--operation mode is normal

RB1L72 = GB6_q[13] $ Y1_rx_dpr_radr_local[13] $ !RB1L62;


--VB1L07 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_1~1
--operation mode is arithmetic

VB1L07 = VB1_ind[0] $ VB1_ina[0];

--VB1L17 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_1~1COUT
--operation mode is arithmetic

VB1L17 = CARRY(VB1_ina[0] # !VB1_ind[0]);


--VB1L27 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_1~2
--operation mode is arithmetic

VB1L27 = VB1_ind[1] $ VB1_ina[1] $ !VB1L17;

--VB1L37 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_1~2COUT
--operation mode is arithmetic

VB1L37 = CARRY(VB1_ind[1] & (!VB1L17 # !VB1_ina[1]) # !VB1_ind[1] & !VB1_ina[1] & !VB1L17);


--VB1L47 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_1~3
--operation mode is arithmetic

VB1L47 = VB1_ind[2] $ VB1_ina[2] $ VB1L37;

--VB1L57 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_1~3COUT
--operation mode is arithmetic

VB1L57 = CARRY(VB1_ind[2] & VB1_ina[2] & !VB1L37 # !VB1_ind[2] & (VB1_ina[2] # !VB1L37));


--VB1L67 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_1~4
--operation mode is arithmetic

VB1L67 = VB1_ind[3] $ VB1_ina[3] $ !VB1L57;

--VB1L77 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_1~4COUT
--operation mode is arithmetic

VB1L77 = CARRY(VB1_ind[3] & (!VB1L57 # !VB1_ina[3]) # !VB1_ind[3] & !VB1_ina[3] & !VB1L57);


--VB1L87 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_1~5
--operation mode is arithmetic

VB1L87 = VB1_ind[4] $ VB1_ina[4] $ VB1L77;

--VB1L97 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_1~5COUT
--operation mode is arithmetic

VB1L97 = CARRY(VB1_ind[4] & VB1_ina[4] & !VB1L77 # !VB1_ind[4] & (VB1_ina[4] # !VB1L77));


--VB1L08 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_1~6
--operation mode is arithmetic

VB1L08 = VB1_ind[5] $ VB1_ina[5] $ !VB1L97;

--VB1L18 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_1~6COUT
--operation mode is arithmetic

VB1L18 = CARRY(VB1_ind[5] & (!VB1L97 # !VB1_ina[5]) # !VB1_ind[5] & !VB1_ina[5] & !VB1L97);


--VB1L28 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_1~7
--operation mode is arithmetic

VB1L28 = VB1_ind[6] $ VB1_ina[6] $ VB1L18;

--VB1L38 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_1~7COUT
--operation mode is arithmetic

VB1L38 = CARRY(VB1_ind[6] & VB1_ina[6] & !VB1L18 # !VB1_ind[6] & (VB1_ina[6] # !VB1L18));


--VB1L48 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_1~8
--operation mode is arithmetic

VB1L48 = VB1_ind[7] $ VB1_ina[7] $ !VB1L38;

--VB1L58 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_1~8COUT
--operation mode is arithmetic

VB1L58 = CARRY(VB1_ind[7] & (!VB1L38 # !VB1_ina[7]) # !VB1_ind[7] & !VB1_ina[7] & !VB1L38);


--VB1L68 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_1~9
--operation mode is arithmetic

VB1L68 = VB1_ind[8] $ VB1_ina[8] $ VB1L58;

--VB1L78 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_1~9COUT
--operation mode is arithmetic

VB1L78 = CARRY(VB1_ind[8] & VB1_ina[8] & !VB1L58 # !VB1_ind[8] & (VB1_ina[8] # !VB1L58));


--VB1L88 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_1~10
--operation mode is normal

VB1L88 = VB1_ind[9] $ VB1_ina[9] $ !VB1L78;


--VB1L29 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_5~1
--operation mode is arithmetic

VB1L29 = VB1_ind[0] $ VB1_ina[0];

--VB1L39 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_5~1COUT
--operation mode is arithmetic

VB1L39 = CARRY(VB1_ind[0] # !VB1_ina[0]);


--VB1L49 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_5~2
--operation mode is arithmetic

VB1L49 = VB1_ind[1] $ VB1_ina[1] $ !VB1L39;

--VB1L59 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_5~2COUT
--operation mode is arithmetic

VB1L59 = CARRY(VB1_ind[1] & VB1_ina[1] & !VB1L39 # !VB1_ind[1] & (VB1_ina[1] # !VB1L39));


--VB1L69 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_5~3
--operation mode is arithmetic

VB1L69 = VB1_ind[2] $ VB1_ina[2] $ VB1L59;

--VB1L79 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_5~3COUT
--operation mode is arithmetic

VB1L79 = CARRY(VB1_ind[2] & (!VB1L59 # !VB1_ina[2]) # !VB1_ind[2] & !VB1_ina[2] & !VB1L59);


--VB1L89 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_5~4
--operation mode is arithmetic

VB1L89 = VB1_ind[3] $ VB1_ina[3] $ !VB1L79;

--VB1L99 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_5~4COUT
--operation mode is arithmetic

VB1L99 = CARRY(VB1_ind[3] & VB1_ina[3] & !VB1L79 # !VB1_ind[3] & (VB1_ina[3] # !VB1L79));


--VB1L001 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_5~5
--operation mode is arithmetic

VB1L001 = VB1_ind[4] $ VB1_ina[4] $ VB1L99;

--VB1L101 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_5~5COUT
--operation mode is arithmetic

VB1L101 = CARRY(VB1_ind[4] & (!VB1L99 # !VB1_ina[4]) # !VB1_ind[4] & !VB1_ina[4] & !VB1L99);


--VB1L201 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_5~6
--operation mode is arithmetic

VB1L201 = VB1_ind[5] $ VB1_ina[5] $ !VB1L101;

--VB1L301 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_5~6COUT
--operation mode is arithmetic

VB1L301 = CARRY(VB1_ind[5] & VB1_ina[5] & !VB1L101 # !VB1_ind[5] & (VB1_ina[5] # !VB1L101));


--VB1L401 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_5~7
--operation mode is arithmetic

VB1L401 = VB1_ind[6] $ VB1_ina[6] $ VB1L301;

--VB1L501 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_5~7COUT
--operation mode is arithmetic

VB1L501 = CARRY(VB1_ind[6] & (!VB1L301 # !VB1_ina[6]) # !VB1_ind[6] & !VB1_ina[6] & !VB1L301);


--VB1L601 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_5~8
--operation mode is arithmetic

VB1L601 = VB1_ind[7] $ VB1_ina[7] $ !VB1L501;

--VB1L701 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_5~8COUT
--operation mode is arithmetic

VB1L701 = CARRY(VB1_ind[7] & VB1_ina[7] & !VB1L501 # !VB1_ind[7] & (VB1_ina[7] # !VB1L501));


--VB1L801 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_5~9
--operation mode is arithmetic

VB1L801 = VB1_ind[8] $ VB1_ina[8] $ VB1L701;

--VB1L901 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_5~9COUT
--operation mode is arithmetic

VB1L901 = CARRY(VB1_ind[8] & (!VB1L701 # !VB1_ina[8]) # !VB1_ind[8] & !VB1_ina[8] & !VB1L701);


--VB1L011 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_5~10
--operation mode is normal

VB1L011 = VB1_ind[9] $ VB1_ina[9] $ !VB1L901;


--XD1L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|op_1~1
--operation mode is arithmetic

XD1L1 = GB32_q[0] $ Y1_tx_dpr_wadr_local[0];

--XD1L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|op_1~1COUT
--operation mode is arithmetic

XD1L2 = CARRY(GB32_q[0] # !Y1_tx_dpr_wadr_local[0]);


--XD1L3 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|op_1~2
--operation mode is arithmetic

XD1L3 = GB32_q[1] $ Y1_tx_dpr_wadr_local[1] $ !XD1L2;

--XD1L4 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|op_1~2COUT
--operation mode is arithmetic

XD1L4 = CARRY(GB32_q[1] & Y1_tx_dpr_wadr_local[1] & !XD1L2 # !GB32_q[1] & (Y1_tx_dpr_wadr_local[1] # !XD1L2));


--XD1L5 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|op_1~3
--operation mode is arithmetic

XD1L5 = GB32_q[2] $ Y1_tx_dpr_wadr_local[2] $ XD1L4;

--XD1L6 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|op_1~3COUT
--operation mode is arithmetic

XD1L6 = CARRY(GB32_q[2] & (!XD1L4 # !Y1_tx_dpr_wadr_local[2]) # !GB32_q[2] & !Y1_tx_dpr_wadr_local[2] & !XD1L4);


--XD1L7 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|op_1~4
--operation mode is arithmetic

XD1L7 = GB32_q[3] $ Y1_tx_dpr_wadr_local[3] $ !XD1L6;

--XD1L8 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|op_1~4COUT
--operation mode is arithmetic

XD1L8 = CARRY(GB32_q[3] & Y1_tx_dpr_wadr_local[3] & !XD1L6 # !GB32_q[3] & (Y1_tx_dpr_wadr_local[3] # !XD1L6));


--XD1L9 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|op_1~5
--operation mode is arithmetic

XD1L9 = GB32_q[4] $ Y1_tx_dpr_wadr_local[4] $ XD1L8;

--XD1L01 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|op_1~5COUT
--operation mode is arithmetic

XD1L01 = CARRY(GB32_q[4] & (!XD1L8 # !Y1_tx_dpr_wadr_local[4]) # !GB32_q[4] & !Y1_tx_dpr_wadr_local[4] & !XD1L8);


--XD1L11 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|op_1~6
--operation mode is arithmetic

XD1L11 = GB32_q[5] $ Y1_tx_dpr_wadr_local[5] $ !XD1L01;

--XD1L21 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|op_1~6COUT
--operation mode is arithmetic

XD1L21 = CARRY(GB32_q[5] & Y1_tx_dpr_wadr_local[5] & !XD1L01 # !GB32_q[5] & (Y1_tx_dpr_wadr_local[5] # !XD1L01));


--XD1L31 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|op_1~7
--operation mode is arithmetic

XD1L31 = GB32_q[6] $ Y1_tx_dpr_wadr_local[6] $ XD1L21;

--XD1L41 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|op_1~7COUT
--operation mode is arithmetic

XD1L41 = CARRY(GB32_q[6] & (!XD1L21 # !Y1_tx_dpr_wadr_local[6]) # !GB32_q[6] & !Y1_tx_dpr_wadr_local[6] & !XD1L21);


--XD1L51 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|op_1~8
--operation mode is arithmetic

XD1L51 = GB32_q[7] $ Y1_tx_dpr_wadr_local[7] $ !XD1L41;

--XD1L61 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|op_1~8COUT
--operation mode is arithmetic

XD1L61 = CARRY(GB32_q[7] & Y1_tx_dpr_wadr_local[7] & !XD1L41 # !GB32_q[7] & (Y1_tx_dpr_wadr_local[7] # !XD1L41));


--XD1L71 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|op_1~9
--operation mode is arithmetic

XD1L71 = GB32_q[8] $ Y1_tx_dpr_wadr_local[8] $ XD1L61;

--XD1L81 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|op_1~9COUT
--operation mode is arithmetic

XD1L81 = CARRY(GB32_q[8] & (!XD1L61 # !Y1_tx_dpr_wadr_local[8]) # !GB32_q[8] & !Y1_tx_dpr_wadr_local[8] & !XD1L61);


--XD1L91 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|op_1~10
--operation mode is arithmetic

XD1L91 = GB32_q[9] $ Y1_tx_dpr_wadr_local[9] $ !XD1L81;

--XD1L02 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|op_1~10COUT
--operation mode is arithmetic

XD1L02 = CARRY(GB32_q[9] & Y1_tx_dpr_wadr_local[9] & !XD1L81 # !GB32_q[9] & (Y1_tx_dpr_wadr_local[9] # !XD1L81));


--XD1L12 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|op_1~11
--operation mode is arithmetic

XD1L12 = GB32_q[10] $ Y1_tx_dpr_wadr_local[10] $ XD1L02;

--XD1L22 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|op_1~11COUT
--operation mode is arithmetic

XD1L22 = CARRY(GB32_q[10] & (!XD1L02 # !Y1_tx_dpr_wadr_local[10]) # !GB32_q[10] & !Y1_tx_dpr_wadr_local[10] & !XD1L02);


--XD1L32 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|op_1~12
--operation mode is arithmetic

XD1L32 = GB32_q[11] $ Y1_tx_dpr_wadr_local[11] $ !XD1L22;

--XD1L42 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|op_1~12COUT
--operation mode is arithmetic

XD1L42 = CARRY(GB32_q[11] & Y1_tx_dpr_wadr_local[11] & !XD1L22 # !GB32_q[11] & (Y1_tx_dpr_wadr_local[11] # !XD1L22));


--XD1L52 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|op_1~13
--operation mode is arithmetic

XD1L52 = GB32_q[12] $ Y1_tx_dpr_wadr_local[12] $ XD1L42;

--XD1L62 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|op_1~13COUT
--operation mode is arithmetic

XD1L62 = CARRY(GB32_q[12] & (!XD1L42 # !Y1_tx_dpr_wadr_local[12]) # !GB32_q[12] & !Y1_tx_dpr_wadr_local[12] & !XD1L42);


--XD1L72 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|op_1~14
--operation mode is normal

XD1L72 = GB32_q[13] $ Y1_tx_dpr_wadr_local[13] $ !XD1L62;


--CB2L3 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~0
--operation mode is arithmetic

CB2L3 = !CB2_readout_cnt[0];

--CB2L4 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~0COUT
--operation mode is arithmetic

CB2L4 = CARRY(CB2_readout_cnt[0]);


--CB2L5 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~1
--operation mode is arithmetic

CB2L5 = CB2_readout_cnt[1] $ CB2L4;

--CB2L6 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~1COUT
--operation mode is arithmetic

CB2L6 = CARRY(!CB2L4 # !CB2_readout_cnt[1]);


--CB2L7 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~2
--operation mode is arithmetic

CB2L7 = CB2_readout_cnt[2] $ !CB2L6;

--CB2L8 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~2COUT
--operation mode is arithmetic

CB2L8 = CARRY(CB2_readout_cnt[2] & !CB2L6);


--CB2L9 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~3
--operation mode is arithmetic

CB2L9 = CB2_readout_cnt[3] $ CB2L8;

--CB2L01 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~3COUT
--operation mode is arithmetic

CB2L01 = CARRY(!CB2L8 # !CB2_readout_cnt[3]);


--CB2L11 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~4
--operation mode is arithmetic

CB2L11 = CB2_readout_cnt[4] $ !CB2L01;

--CB2L21 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~4COUT
--operation mode is arithmetic

CB2L21 = CARRY(CB2_readout_cnt[4] & !CB2L01);


--CB2L31 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~5
--operation mode is arithmetic

CB2L31 = CB2_readout_cnt[5] $ CB2L21;

--CB2L41 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~5COUT
--operation mode is arithmetic

CB2L41 = CARRY(!CB2L21 # !CB2_readout_cnt[5]);


--CB2L51 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~6
--operation mode is arithmetic

CB2L51 = CB2_readout_cnt[6] $ !CB2L41;

--CB2L61 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~6COUT
--operation mode is arithmetic

CB2L61 = CARRY(CB2_readout_cnt[6] & !CB2L41);


--CB2L71 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~7
--operation mode is arithmetic

CB2L71 = CB2_readout_cnt[7] $ CB2L61;

--CB2L81 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~7COUT
--operation mode is arithmetic

CB2L81 = CARRY(!CB2L61 # !CB2_readout_cnt[7]);


--CB2L91 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~8
--operation mode is arithmetic

CB2L91 = CB2_readout_cnt[8] $ !CB2L81;

--CB2L02 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~8COUT
--operation mode is arithmetic

CB2L02 = CARRY(CB2_readout_cnt[8] & !CB2L81);


--CB2L12 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~9
--operation mode is arithmetic

CB2L12 = CB2_readout_cnt[9] $ CB2L02;

--CB2L22 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~9COUT
--operation mode is arithmetic

CB2L22 = CARRY(!CB2L02 # !CB2_readout_cnt[9]);


--CB2L32 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~10
--operation mode is arithmetic

CB2L32 = CB2_readout_cnt[10] $ !CB2L22;

--CB2L42 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~10COUT
--operation mode is arithmetic

CB2L42 = CARRY(CB2_readout_cnt[10] & !CB2L22);


--CB2L52 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~11
--operation mode is arithmetic

CB2L52 = CB2_readout_cnt[11] $ CB2L42;

--CB2L62 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~11COUT
--operation mode is arithmetic

CB2L62 = CARRY(!CB2L42 # !CB2_readout_cnt[11]);


--CB2L72 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~12
--operation mode is arithmetic

CB2L72 = CB2_readout_cnt[12] $ !CB2L62;

--CB2L82 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~12COUT
--operation mode is arithmetic

CB2L82 = CARRY(CB2_readout_cnt[12] & !CB2L62);


--CB2L92 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~13
--operation mode is arithmetic

CB2L92 = CB2_readout_cnt[13] $ CB2L82;

--CB2L03 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~13COUT
--operation mode is arithmetic

CB2L03 = CARRY(!CB2L82 # !CB2_readout_cnt[13]);


--CB2L13 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~14
--operation mode is arithmetic

CB2L13 = CB2_readout_cnt[14] $ !CB2L03;

--CB2L23 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~14COUT
--operation mode is arithmetic

CB2L23 = CARRY(CB2_readout_cnt[14] & !CB2L03);


--CB2L33 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~15
--operation mode is arithmetic

CB2L33 = CB2_readout_cnt[15] $ CB2L23;

--CB2L43 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~15COUT
--operation mode is arithmetic

CB2L43 = CARRY(!CB2L23 # !CB2_readout_cnt[15]);


--CB2L53 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~16
--operation mode is arithmetic

CB2L53 = CB2_readout_cnt[16] $ !CB2L43;

--CB2L63 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~16COUT
--operation mode is arithmetic

CB2L63 = CARRY(CB2_readout_cnt[16] & !CB2L43);


--CB2L73 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~17
--operation mode is arithmetic

CB2L73 = CB2_readout_cnt[17] $ CB2L63;

--CB2L83 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~17COUT
--operation mode is arithmetic

CB2L83 = CARRY(!CB2L63 # !CB2_readout_cnt[17]);


--CB2L93 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~18
--operation mode is arithmetic

CB2L93 = CB2_readout_cnt[18] $ !CB2L83;

--CB2L04 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~18COUT
--operation mode is arithmetic

CB2L04 = CARRY(CB2_readout_cnt[18] & !CB2L83);


--CB2L14 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~19
--operation mode is arithmetic

CB2L14 = CB2_readout_cnt[19] $ CB2L04;

--CB2L24 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~19COUT
--operation mode is arithmetic

CB2L24 = CARRY(!CB2L04 # !CB2_readout_cnt[19]);


--CB2L34 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~20
--operation mode is arithmetic

CB2L34 = CB2_readout_cnt[20] $ !CB2L24;

--CB2L44 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~20COUT
--operation mode is arithmetic

CB2L44 = CARRY(CB2_readout_cnt[20] & !CB2L24);


--CB2L54 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~21
--operation mode is arithmetic

CB2L54 = CB2_readout_cnt[21] $ CB2L44;

--CB2L64 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~21COUT
--operation mode is arithmetic

CB2L64 = CARRY(!CB2L44 # !CB2_readout_cnt[21]);


--CB2L74 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~22
--operation mode is arithmetic

CB2L74 = CB2_readout_cnt[22] $ !CB2L64;

--CB2L84 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~22COUT
--operation mode is arithmetic

CB2L84 = CARRY(CB2_readout_cnt[22] & !CB2L64);


--CB2L94 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~23
--operation mode is arithmetic

CB2L94 = CB2_readout_cnt[23] $ CB2L84;

--CB2L05 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~23COUT
--operation mode is arithmetic

CB2L05 = CARRY(!CB2L84 # !CB2_readout_cnt[23]);


--CB2L15 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~24
--operation mode is arithmetic

CB2L15 = CB2_readout_cnt[24] $ !CB2L05;

--CB2L25 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~24COUT
--operation mode is arithmetic

CB2L25 = CARRY(CB2_readout_cnt[24] & !CB2L05);


--CB2L35 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~25
--operation mode is arithmetic

CB2L35 = CB2_readout_cnt[25] $ CB2L25;

--CB2L45 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~25COUT
--operation mode is arithmetic

CB2L45 = CARRY(!CB2L25 # !CB2_readout_cnt[25]);


--CB2L55 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~26
--operation mode is arithmetic

CB2L55 = CB2_readout_cnt[26] $ !CB2L45;

--CB2L65 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~26COUT
--operation mode is arithmetic

CB2L65 = CARRY(CB2_readout_cnt[26] & !CB2L45);


--CB2L75 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~27
--operation mode is arithmetic

CB2L75 = CB2_readout_cnt[27] $ CB2L65;

--CB2L85 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~27COUT
--operation mode is arithmetic

CB2L85 = CARRY(!CB2L65 # !CB2_readout_cnt[27]);


--CB2L95 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~28
--operation mode is arithmetic

CB2L95 = CB2_readout_cnt[28] $ !CB2L85;

--CB2L06 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~28COUT
--operation mode is arithmetic

CB2L06 = CARRY(CB2_readout_cnt[28] & !CB2L85);


--CB2L16 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~29
--operation mode is arithmetic

CB2L16 = CB2_readout_cnt[29] $ CB2L06;

--CB2L26 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~29COUT
--operation mode is arithmetic

CB2L26 = CARRY(!CB2L06 # !CB2_readout_cnt[29]);


--CB2L36 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~30
--operation mode is arithmetic

CB2L36 = CB2_readout_cnt[30] $ !CB2L26;

--CB2L46 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~30COUT
--operation mode is arithmetic

CB2L46 = CARRY(CB2_readout_cnt[30] & !CB2L26);


--CB2L56 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~31
--operation mode is normal

CB2L56 = CB2_readout_cnt[31] $ CB2L46;


--BB2L46 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~0
--operation mode is arithmetic

BB2L46 = !BB2_digitize_cnt[0];

--BB2L56 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~0COUT
--operation mode is arithmetic

BB2L56 = CARRY(BB2_digitize_cnt[0]);


--BB2L66 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~1
--operation mode is arithmetic

BB2L66 = BB2_digitize_cnt[1] $ BB2L56;

--BB2L76 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~1COUT
--operation mode is arithmetic

BB2L76 = CARRY(!BB2L56 # !BB2_digitize_cnt[1]);


--BB2L86 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~2
--operation mode is arithmetic

BB2L86 = BB2_digitize_cnt[2] $ !BB2L76;

--BB2L96 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~2COUT
--operation mode is arithmetic

BB2L96 = CARRY(BB2_digitize_cnt[2] & !BB2L76);


--BB2L07 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~3
--operation mode is arithmetic

BB2L07 = BB2_digitize_cnt[3] $ BB2L96;

--BB2L17 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~3COUT
--operation mode is arithmetic

BB2L17 = CARRY(!BB2L96 # !BB2_digitize_cnt[3]);


--BB2L27 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~4
--operation mode is arithmetic

BB2L27 = BB2_digitize_cnt[4] $ !BB2L17;

--BB2L37 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~4COUT
--operation mode is arithmetic

BB2L37 = CARRY(BB2_digitize_cnt[4] & !BB2L17);


--BB2L47 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~5
--operation mode is arithmetic

BB2L47 = BB2_digitize_cnt[5] $ BB2L37;

--BB2L57 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~5COUT
--operation mode is arithmetic

BB2L57 = CARRY(!BB2L37 # !BB2_digitize_cnt[5]);


--BB2L67 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~6
--operation mode is arithmetic

BB2L67 = BB2_digitize_cnt[6] $ !BB2L57;

--BB2L77 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~6COUT
--operation mode is arithmetic

BB2L77 = CARRY(BB2_digitize_cnt[6] & !BB2L57);


--BB2L87 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~7
--operation mode is arithmetic

BB2L87 = BB2_digitize_cnt[7] $ BB2L77;

--BB2L97 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~7COUT
--operation mode is arithmetic

BB2L97 = CARRY(!BB2L77 # !BB2_digitize_cnt[7]);


--BB2L08 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~8
--operation mode is arithmetic

BB2L08 = BB2_digitize_cnt[8] $ !BB2L97;

--BB2L18 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~8COUT
--operation mode is arithmetic

BB2L18 = CARRY(BB2_digitize_cnt[8] & !BB2L97);


--BB2L28 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~9
--operation mode is arithmetic

BB2L28 = BB2_digitize_cnt[9] $ BB2L18;

--BB2L38 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~9COUT
--operation mode is arithmetic

BB2L38 = CARRY(!BB2L18 # !BB2_digitize_cnt[9]);


--BB2L48 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~10
--operation mode is arithmetic

BB2L48 = BB2_digitize_cnt[10] $ !BB2L38;

--BB2L58 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~10COUT
--operation mode is arithmetic

BB2L58 = CARRY(BB2_digitize_cnt[10] & !BB2L38);


--BB2L68 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~11
--operation mode is arithmetic

BB2L68 = BB2_digitize_cnt[11] $ BB2L58;

--BB2L78 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~11COUT
--operation mode is arithmetic

BB2L78 = CARRY(!BB2L58 # !BB2_digitize_cnt[11]);


--BB2L88 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~12
--operation mode is arithmetic

BB2L88 = BB2_digitize_cnt[12] $ !BB2L78;

--BB2L98 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~12COUT
--operation mode is arithmetic

BB2L98 = CARRY(BB2_digitize_cnt[12] & !BB2L78);


--BB2L09 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~13
--operation mode is arithmetic

BB2L09 = BB2_digitize_cnt[13] $ BB2L98;

--BB2L19 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~13COUT
--operation mode is arithmetic

BB2L19 = CARRY(!BB2L98 # !BB2_digitize_cnt[13]);


--BB2L29 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~14
--operation mode is arithmetic

BB2L29 = BB2_digitize_cnt[14] $ !BB2L19;

--BB2L39 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~14COUT
--operation mode is arithmetic

BB2L39 = CARRY(BB2_digitize_cnt[14] & !BB2L19);


--BB2L49 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~15
--operation mode is arithmetic

BB2L49 = BB2_digitize_cnt[15] $ BB2L39;

--BB2L59 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~15COUT
--operation mode is arithmetic

BB2L59 = CARRY(!BB2L39 # !BB2_digitize_cnt[15]);


--BB2L69 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~16
--operation mode is arithmetic

BB2L69 = BB2_digitize_cnt[16] $ !BB2L59;

--BB2L79 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~16COUT
--operation mode is arithmetic

BB2L79 = CARRY(BB2_digitize_cnt[16] & !BB2L59);


--BB2L89 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~17
--operation mode is arithmetic

BB2L89 = BB2_digitize_cnt[17] $ BB2L79;

--BB2L99 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~17COUT
--operation mode is arithmetic

BB2L99 = CARRY(!BB2L79 # !BB2_digitize_cnt[17]);


--BB2L001 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~18
--operation mode is arithmetic

BB2L001 = BB2_digitize_cnt[18] $ !BB2L99;

--BB2L101 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~18COUT
--operation mode is arithmetic

BB2L101 = CARRY(BB2_digitize_cnt[18] & !BB2L99);


--BB2L201 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~19
--operation mode is arithmetic

BB2L201 = BB2_digitize_cnt[19] $ BB2L101;

--BB2L301 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~19COUT
--operation mode is arithmetic

BB2L301 = CARRY(!BB2L101 # !BB2_digitize_cnt[19]);


--BB2L401 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~20
--operation mode is arithmetic

BB2L401 = BB2_digitize_cnt[20] $ !BB2L301;

--BB2L501 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~20COUT
--operation mode is arithmetic

BB2L501 = CARRY(BB2_digitize_cnt[20] & !BB2L301);


--BB2L601 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~21
--operation mode is arithmetic

BB2L601 = BB2_digitize_cnt[21] $ BB2L501;

--BB2L701 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~21COUT
--operation mode is arithmetic

BB2L701 = CARRY(!BB2L501 # !BB2_digitize_cnt[21]);


--BB2L801 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~22
--operation mode is arithmetic

BB2L801 = BB2_digitize_cnt[22] $ !BB2L701;

--BB2L901 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~22COUT
--operation mode is arithmetic

BB2L901 = CARRY(BB2_digitize_cnt[22] & !BB2L701);


--BB2L011 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~23
--operation mode is arithmetic

BB2L011 = BB2_digitize_cnt[23] $ BB2L901;

--BB2L111 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~23COUT
--operation mode is arithmetic

BB2L111 = CARRY(!BB2L901 # !BB2_digitize_cnt[23]);


--BB2L211 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~24
--operation mode is arithmetic

BB2L211 = BB2_digitize_cnt[24] $ !BB2L111;

--BB2L311 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~24COUT
--operation mode is arithmetic

BB2L311 = CARRY(BB2_digitize_cnt[24] & !BB2L111);


--BB2L411 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~25
--operation mode is arithmetic

BB2L411 = BB2_digitize_cnt[25] $ BB2L311;

--BB2L511 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~25COUT
--operation mode is arithmetic

BB2L511 = CARRY(!BB2L311 # !BB2_digitize_cnt[25]);


--BB2L611 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~26
--operation mode is arithmetic

BB2L611 = BB2_digitize_cnt[26] $ !BB2L511;

--BB2L711 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~26COUT
--operation mode is arithmetic

BB2L711 = CARRY(BB2_digitize_cnt[26] & !BB2L511);


--BB2L811 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~27
--operation mode is arithmetic

BB2L811 = BB2_digitize_cnt[27] $ BB2L711;

--BB2L911 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~27COUT
--operation mode is arithmetic

BB2L911 = CARRY(!BB2L711 # !BB2_digitize_cnt[27]);


--BB2L021 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~28
--operation mode is arithmetic

BB2L021 = BB2_digitize_cnt[28] $ !BB2L911;

--BB2L121 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~28COUT
--operation mode is arithmetic

BB2L121 = CARRY(BB2_digitize_cnt[28] & !BB2L911);


--BB2L221 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~29
--operation mode is arithmetic

BB2L221 = BB2_digitize_cnt[29] $ BB2L121;

--BB2L321 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~29COUT
--operation mode is arithmetic

BB2L321 = CARRY(!BB2L121 # !BB2_digitize_cnt[29]);


--BB2L421 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~30
--operation mode is arithmetic

BB2L421 = BB2_digitize_cnt[30] $ !BB2L321;

--BB2L521 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~30COUT
--operation mode is arithmetic

BB2L521 = CARRY(BB2_digitize_cnt[30] & !BB2L321);


--BB2L621 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~31
--operation mode is normal

BB2L621 = BB2_digitize_cnt[31] $ BB2L521;


--BB2L1 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~0
--operation mode is arithmetic

BB2L1 = !BB2_settle_cnt[0];

--BB2L2 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~0COUT
--operation mode is arithmetic

BB2L2 = CARRY(BB2_settle_cnt[0]);


--BB2L3 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~1
--operation mode is arithmetic

BB2L3 = BB2_settle_cnt[1] $ BB2L2;

--BB2L4 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~1COUT
--operation mode is arithmetic

BB2L4 = CARRY(!BB2L2 # !BB2_settle_cnt[1]);


--BB2L5 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~2
--operation mode is arithmetic

BB2L5 = BB2_settle_cnt[2] $ !BB2L4;

--BB2L6 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~2COUT
--operation mode is arithmetic

BB2L6 = CARRY(BB2_settle_cnt[2] & !BB2L4);


--BB2L7 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~3
--operation mode is arithmetic

BB2L7 = BB2_settle_cnt[3] $ BB2L6;

--BB2L8 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~3COUT
--operation mode is arithmetic

BB2L8 = CARRY(!BB2L6 # !BB2_settle_cnt[3]);


--BB2L9 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~4
--operation mode is arithmetic

BB2L9 = BB2_settle_cnt[4] $ !BB2L8;

--BB2L01 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~4COUT
--operation mode is arithmetic

BB2L01 = CARRY(BB2_settle_cnt[4] & !BB2L8);


--BB2L11 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~5
--operation mode is arithmetic

BB2L11 = BB2_settle_cnt[5] $ BB2L01;

--BB2L21 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~5COUT
--operation mode is arithmetic

BB2L21 = CARRY(!BB2L01 # !BB2_settle_cnt[5]);


--BB2L31 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~6
--operation mode is arithmetic

BB2L31 = BB2_settle_cnt[6] $ !BB2L21;

--BB2L41 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~6COUT
--operation mode is arithmetic

BB2L41 = CARRY(BB2_settle_cnt[6] & !BB2L21);


--BB2L51 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~7
--operation mode is arithmetic

BB2L51 = BB2_settle_cnt[7] $ BB2L41;

--BB2L61 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~7COUT
--operation mode is arithmetic

BB2L61 = CARRY(!BB2L41 # !BB2_settle_cnt[7]);


--BB2L71 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~8
--operation mode is arithmetic

BB2L71 = BB2_settle_cnt[8] $ !BB2L61;

--BB2L81 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~8COUT
--operation mode is arithmetic

BB2L81 = CARRY(BB2_settle_cnt[8] & !BB2L61);


--BB2L91 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~9
--operation mode is arithmetic

BB2L91 = BB2_settle_cnt[9] $ BB2L81;

--BB2L02 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~9COUT
--operation mode is arithmetic

BB2L02 = CARRY(!BB2L81 # !BB2_settle_cnt[9]);


--BB2L12 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~10
--operation mode is arithmetic

BB2L12 = BB2_settle_cnt[10] $ !BB2L02;

--BB2L22 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~10COUT
--operation mode is arithmetic

BB2L22 = CARRY(BB2_settle_cnt[10] & !BB2L02);


--BB2L32 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~11
--operation mode is arithmetic

BB2L32 = BB2_settle_cnt[11] $ BB2L22;

--BB2L42 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~11COUT
--operation mode is arithmetic

BB2L42 = CARRY(!BB2L22 # !BB2_settle_cnt[11]);


--BB2L52 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~12
--operation mode is arithmetic

BB2L52 = BB2_settle_cnt[12] $ !BB2L42;

--BB2L62 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~12COUT
--operation mode is arithmetic

BB2L62 = CARRY(BB2_settle_cnt[12] & !BB2L42);


--BB2L72 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~13
--operation mode is arithmetic

BB2L72 = BB2_settle_cnt[13] $ BB2L62;

--BB2L82 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~13COUT
--operation mode is arithmetic

BB2L82 = CARRY(!BB2L62 # !BB2_settle_cnt[13]);


--BB2L92 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~14
--operation mode is arithmetic

BB2L92 = BB2_settle_cnt[14] $ !BB2L82;

--BB2L03 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~14COUT
--operation mode is arithmetic

BB2L03 = CARRY(BB2_settle_cnt[14] & !BB2L82);


--BB2L13 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~15
--operation mode is arithmetic

BB2L13 = BB2_settle_cnt[15] $ BB2L03;

--BB2L23 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~15COUT
--operation mode is arithmetic

BB2L23 = CARRY(!BB2L03 # !BB2_settle_cnt[15]);


--BB2L33 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~16
--operation mode is arithmetic

BB2L33 = BB2_settle_cnt[16] $ !BB2L23;

--BB2L43 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~16COUT
--operation mode is arithmetic

BB2L43 = CARRY(BB2_settle_cnt[16] & !BB2L23);


--BB2L53 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~17
--operation mode is arithmetic

BB2L53 = BB2_settle_cnt[17] $ BB2L43;

--BB2L63 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~17COUT
--operation mode is arithmetic

BB2L63 = CARRY(!BB2L43 # !BB2_settle_cnt[17]);


--BB2L73 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~18
--operation mode is arithmetic

BB2L73 = BB2_settle_cnt[18] $ !BB2L63;

--BB2L83 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~18COUT
--operation mode is arithmetic

BB2L83 = CARRY(BB2_settle_cnt[18] & !BB2L63);


--BB2L93 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~19
--operation mode is arithmetic

BB2L93 = BB2_settle_cnt[19] $ BB2L83;

--BB2L04 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~19COUT
--operation mode is arithmetic

BB2L04 = CARRY(!BB2L83 # !BB2_settle_cnt[19]);


--BB2L14 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~20
--operation mode is arithmetic

BB2L14 = BB2_settle_cnt[20] $ !BB2L04;

--BB2L24 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~20COUT
--operation mode is arithmetic

BB2L24 = CARRY(BB2_settle_cnt[20] & !BB2L04);


--BB2L34 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~21
--operation mode is arithmetic

BB2L34 = BB2_settle_cnt[21] $ BB2L24;

--BB2L44 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~21COUT
--operation mode is arithmetic

BB2L44 = CARRY(!BB2L24 # !BB2_settle_cnt[21]);


--BB2L54 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~22
--operation mode is arithmetic

BB2L54 = BB2_settle_cnt[22] $ !BB2L44;

--BB2L64 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~22COUT
--operation mode is arithmetic

BB2L64 = CARRY(BB2_settle_cnt[22] & !BB2L44);


--BB2L74 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~23
--operation mode is arithmetic

BB2L74 = BB2_settle_cnt[23] $ BB2L64;

--BB2L84 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~23COUT
--operation mode is arithmetic

BB2L84 = CARRY(!BB2L64 # !BB2_settle_cnt[23]);


--BB2L94 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~24
--operation mode is arithmetic

BB2L94 = BB2_settle_cnt[24] $ !BB2L84;

--BB2L05 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~24COUT
--operation mode is arithmetic

BB2L05 = CARRY(BB2_settle_cnt[24] & !BB2L84);


--BB2L15 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~25
--operation mode is arithmetic

BB2L15 = BB2_settle_cnt[25] $ BB2L05;

--BB2L25 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~25COUT
--operation mode is arithmetic

BB2L25 = CARRY(!BB2L05 # !BB2_settle_cnt[25]);


--BB2L35 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~26
--operation mode is arithmetic

BB2L35 = BB2_settle_cnt[26] $ !BB2L25;

--BB2L45 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~26COUT
--operation mode is arithmetic

BB2L45 = CARRY(BB2_settle_cnt[26] & !BB2L25);


--BB2L55 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~27
--operation mode is arithmetic

BB2L55 = BB2_settle_cnt[27] $ BB2L45;

--BB2L65 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~27COUT
--operation mode is arithmetic

BB2L65 = CARRY(!BB2L45 # !BB2_settle_cnt[27]);


--BB2L75 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~28
--operation mode is arithmetic

BB2L75 = BB2_settle_cnt[28] $ !BB2L65;

--BB2L85 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~28COUT
--operation mode is arithmetic

BB2L85 = CARRY(BB2_settle_cnt[28] & !BB2L65);


--BB2L95 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~29
--operation mode is arithmetic

BB2L95 = BB2_settle_cnt[29] $ BB2L85;

--BB2L06 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~29COUT
--operation mode is arithmetic

BB2L06 = CARRY(!BB2L85 # !BB2_settle_cnt[29]);


--BB2L16 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~30
--operation mode is arithmetic

BB2L16 = BB2_settle_cnt[30] $ !BB2L06;

--BB2L26 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~30COUT
--operation mode is arithmetic

BB2L26 = CARRY(BB2_settle_cnt[30] & !BB2L06);


--BB2L36 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~31
--operation mode is normal

BB2L36 = BB2_settle_cnt[31] $ BB2L26;


--CB1L3 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~0
--operation mode is arithmetic

CB1L3 = !CB1_readout_cnt[0];

--CB1L4 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~0COUT
--operation mode is arithmetic

CB1L4 = CARRY(CB1_readout_cnt[0]);


--CB1L5 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~1
--operation mode is arithmetic

CB1L5 = CB1_readout_cnt[1] $ CB1L4;

--CB1L6 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~1COUT
--operation mode is arithmetic

CB1L6 = CARRY(!CB1L4 # !CB1_readout_cnt[1]);


--CB1L7 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~2
--operation mode is arithmetic

CB1L7 = CB1_readout_cnt[2] $ !CB1L6;

--CB1L8 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~2COUT
--operation mode is arithmetic

CB1L8 = CARRY(CB1_readout_cnt[2] & !CB1L6);


--CB1L9 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~3
--operation mode is arithmetic

CB1L9 = CB1_readout_cnt[3] $ CB1L8;

--CB1L01 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~3COUT
--operation mode is arithmetic

CB1L01 = CARRY(!CB1L8 # !CB1_readout_cnt[3]);


--CB1L11 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~4
--operation mode is arithmetic

CB1L11 = CB1_readout_cnt[4] $ !CB1L01;

--CB1L21 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~4COUT
--operation mode is arithmetic

CB1L21 = CARRY(CB1_readout_cnt[4] & !CB1L01);


--CB1L31 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~5
--operation mode is arithmetic

CB1L31 = CB1_readout_cnt[5] $ CB1L21;

--CB1L41 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~5COUT
--operation mode is arithmetic

CB1L41 = CARRY(!CB1L21 # !CB1_readout_cnt[5]);


--CB1L51 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~6
--operation mode is arithmetic

CB1L51 = CB1_readout_cnt[6] $ !CB1L41;

--CB1L61 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~6COUT
--operation mode is arithmetic

CB1L61 = CARRY(CB1_readout_cnt[6] & !CB1L41);


--CB1L71 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~7
--operation mode is arithmetic

CB1L71 = CB1_readout_cnt[7] $ CB1L61;

--CB1L81 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~7COUT
--operation mode is arithmetic

CB1L81 = CARRY(!CB1L61 # !CB1_readout_cnt[7]);


--CB1L91 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~8
--operation mode is arithmetic

CB1L91 = CB1_readout_cnt[8] $ !CB1L81;

--CB1L02 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~8COUT
--operation mode is arithmetic

CB1L02 = CARRY(CB1_readout_cnt[8] & !CB1L81);


--CB1L12 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~9
--operation mode is arithmetic

CB1L12 = CB1_readout_cnt[9] $ CB1L02;

--CB1L22 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~9COUT
--operation mode is arithmetic

CB1L22 = CARRY(!CB1L02 # !CB1_readout_cnt[9]);


--CB1L32 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~10
--operation mode is arithmetic

CB1L32 = CB1_readout_cnt[10] $ !CB1L22;

--CB1L42 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~10COUT
--operation mode is arithmetic

CB1L42 = CARRY(CB1_readout_cnt[10] & !CB1L22);


--CB1L52 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~11
--operation mode is arithmetic

CB1L52 = CB1_readout_cnt[11] $ CB1L42;

--CB1L62 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~11COUT
--operation mode is arithmetic

CB1L62 = CARRY(!CB1L42 # !CB1_readout_cnt[11]);


--CB1L72 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~12
--operation mode is arithmetic

CB1L72 = CB1_readout_cnt[12] $ !CB1L62;

--CB1L82 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~12COUT
--operation mode is arithmetic

CB1L82 = CARRY(CB1_readout_cnt[12] & !CB1L62);


--CB1L92 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~13
--operation mode is arithmetic

CB1L92 = CB1_readout_cnt[13] $ CB1L82;

--CB1L03 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~13COUT
--operation mode is arithmetic

CB1L03 = CARRY(!CB1L82 # !CB1_readout_cnt[13]);


--CB1L13 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~14
--operation mode is arithmetic

CB1L13 = CB1_readout_cnt[14] $ !CB1L03;

--CB1L23 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~14COUT
--operation mode is arithmetic

CB1L23 = CARRY(CB1_readout_cnt[14] & !CB1L03);


--CB1L33 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~15
--operation mode is arithmetic

CB1L33 = CB1_readout_cnt[15] $ CB1L23;

--CB1L43 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~15COUT
--operation mode is arithmetic

CB1L43 = CARRY(!CB1L23 # !CB1_readout_cnt[15]);


--CB1L53 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~16
--operation mode is arithmetic

CB1L53 = CB1_readout_cnt[16] $ !CB1L43;

--CB1L63 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~16COUT
--operation mode is arithmetic

CB1L63 = CARRY(CB1_readout_cnt[16] & !CB1L43);


--CB1L73 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~17
--operation mode is arithmetic

CB1L73 = CB1_readout_cnt[17] $ CB1L63;

--CB1L83 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~17COUT
--operation mode is arithmetic

CB1L83 = CARRY(!CB1L63 # !CB1_readout_cnt[17]);


--CB1L93 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~18
--operation mode is arithmetic

CB1L93 = CB1_readout_cnt[18] $ !CB1L83;

--CB1L04 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~18COUT
--operation mode is arithmetic

CB1L04 = CARRY(CB1_readout_cnt[18] & !CB1L83);


--CB1L14 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~19
--operation mode is arithmetic

CB1L14 = CB1_readout_cnt[19] $ CB1L04;

--CB1L24 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~19COUT
--operation mode is arithmetic

CB1L24 = CARRY(!CB1L04 # !CB1_readout_cnt[19]);


--CB1L34 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~20
--operation mode is arithmetic

CB1L34 = CB1_readout_cnt[20] $ !CB1L24;

--CB1L44 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~20COUT
--operation mode is arithmetic

CB1L44 = CARRY(CB1_readout_cnt[20] & !CB1L24);


--CB1L54 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~21
--operation mode is arithmetic

CB1L54 = CB1_readout_cnt[21] $ CB1L44;

--CB1L64 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~21COUT
--operation mode is arithmetic

CB1L64 = CARRY(!CB1L44 # !CB1_readout_cnt[21]);


--CB1L74 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~22
--operation mode is arithmetic

CB1L74 = CB1_readout_cnt[22] $ !CB1L64;

--CB1L84 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~22COUT
--operation mode is arithmetic

CB1L84 = CARRY(CB1_readout_cnt[22] & !CB1L64);


--CB1L94 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~23
--operation mode is arithmetic

CB1L94 = CB1_readout_cnt[23] $ CB1L84;

--CB1L05 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~23COUT
--operation mode is arithmetic

CB1L05 = CARRY(!CB1L84 # !CB1_readout_cnt[23]);


--CB1L15 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~24
--operation mode is arithmetic

CB1L15 = CB1_readout_cnt[24] $ !CB1L05;

--CB1L25 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~24COUT
--operation mode is arithmetic

CB1L25 = CARRY(CB1_readout_cnt[24] & !CB1L05);


--CB1L35 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~25
--operation mode is arithmetic

CB1L35 = CB1_readout_cnt[25] $ CB1L25;

--CB1L45 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~25COUT
--operation mode is arithmetic

CB1L45 = CARRY(!CB1L25 # !CB1_readout_cnt[25]);


--CB1L55 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~26
--operation mode is arithmetic

CB1L55 = CB1_readout_cnt[26] $ !CB1L45;

--CB1L65 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~26COUT
--operation mode is arithmetic

CB1L65 = CARRY(CB1_readout_cnt[26] & !CB1L45);


--CB1L75 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~27
--operation mode is arithmetic

CB1L75 = CB1_readout_cnt[27] $ CB1L65;

--CB1L85 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~27COUT
--operation mode is arithmetic

CB1L85 = CARRY(!CB1L65 # !CB1_readout_cnt[27]);


--CB1L95 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~28
--operation mode is arithmetic

CB1L95 = CB1_readout_cnt[28] $ !CB1L85;

--CB1L06 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~28COUT
--operation mode is arithmetic

CB1L06 = CARRY(CB1_readout_cnt[28] & !CB1L85);


--CB1L16 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~29
--operation mode is arithmetic

CB1L16 = CB1_readout_cnt[29] $ CB1L06;

--CB1L26 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~29COUT
--operation mode is arithmetic

CB1L26 = CARRY(!CB1L06 # !CB1_readout_cnt[29]);


--CB1L36 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~30
--operation mode is arithmetic

CB1L36 = CB1_readout_cnt[30] $ !CB1L26;

--CB1L46 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~30COUT
--operation mode is arithmetic

CB1L46 = CARRY(CB1_readout_cnt[30] & !CB1L26);


--CB1L56 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~31
--operation mode is normal

CB1L56 = CB1_readout_cnt[31] $ CB1L46;


--BB1L46 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~0
--operation mode is arithmetic

BB1L46 = !BB1_digitize_cnt[0];

--BB1L56 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~0COUT
--operation mode is arithmetic

BB1L56 = CARRY(BB1_digitize_cnt[0]);


--BB1L66 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~1
--operation mode is arithmetic

BB1L66 = BB1_digitize_cnt[1] $ BB1L56;

--BB1L76 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~1COUT
--operation mode is arithmetic

BB1L76 = CARRY(!BB1L56 # !BB1_digitize_cnt[1]);


--BB1L86 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~2
--operation mode is arithmetic

BB1L86 = BB1_digitize_cnt[2] $ !BB1L76;

--BB1L96 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~2COUT
--operation mode is arithmetic

BB1L96 = CARRY(BB1_digitize_cnt[2] & !BB1L76);


--BB1L07 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~3
--operation mode is arithmetic

BB1L07 = BB1_digitize_cnt[3] $ BB1L96;

--BB1L17 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~3COUT
--operation mode is arithmetic

BB1L17 = CARRY(!BB1L96 # !BB1_digitize_cnt[3]);


--BB1L27 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~4
--operation mode is arithmetic

BB1L27 = BB1_digitize_cnt[4] $ !BB1L17;

--BB1L37 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~4COUT
--operation mode is arithmetic

BB1L37 = CARRY(BB1_digitize_cnt[4] & !BB1L17);


--BB1L47 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~5
--operation mode is arithmetic

BB1L47 = BB1_digitize_cnt[5] $ BB1L37;

--BB1L57 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~5COUT
--operation mode is arithmetic

BB1L57 = CARRY(!BB1L37 # !BB1_digitize_cnt[5]);


--BB1L67 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~6
--operation mode is arithmetic

BB1L67 = BB1_digitize_cnt[6] $ !BB1L57;

--BB1L77 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~6COUT
--operation mode is arithmetic

BB1L77 = CARRY(BB1_digitize_cnt[6] & !BB1L57);


--BB1L87 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~7
--operation mode is arithmetic

BB1L87 = BB1_digitize_cnt[7] $ BB1L77;

--BB1L97 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~7COUT
--operation mode is arithmetic

BB1L97 = CARRY(!BB1L77 # !BB1_digitize_cnt[7]);


--BB1L08 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~8
--operation mode is arithmetic

BB1L08 = BB1_digitize_cnt[8] $ !BB1L97;

--BB1L18 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~8COUT
--operation mode is arithmetic

BB1L18 = CARRY(BB1_digitize_cnt[8] & !BB1L97);


--BB1L28 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~9
--operation mode is arithmetic

BB1L28 = BB1_digitize_cnt[9] $ BB1L18;

--BB1L38 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~9COUT
--operation mode is arithmetic

BB1L38 = CARRY(!BB1L18 # !BB1_digitize_cnt[9]);


--BB1L48 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~10
--operation mode is arithmetic

BB1L48 = BB1_digitize_cnt[10] $ !BB1L38;

--BB1L58 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~10COUT
--operation mode is arithmetic

BB1L58 = CARRY(BB1_digitize_cnt[10] & !BB1L38);


--BB1L68 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~11
--operation mode is arithmetic

BB1L68 = BB1_digitize_cnt[11] $ BB1L58;

--BB1L78 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~11COUT
--operation mode is arithmetic

BB1L78 = CARRY(!BB1L58 # !BB1_digitize_cnt[11]);


--BB1L88 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~12
--operation mode is arithmetic

BB1L88 = BB1_digitize_cnt[12] $ !BB1L78;

--BB1L98 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~12COUT
--operation mode is arithmetic

BB1L98 = CARRY(BB1_digitize_cnt[12] & !BB1L78);


--BB1L09 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~13
--operation mode is arithmetic

BB1L09 = BB1_digitize_cnt[13] $ BB1L98;

--BB1L19 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~13COUT
--operation mode is arithmetic

BB1L19 = CARRY(!BB1L98 # !BB1_digitize_cnt[13]);


--BB1L29 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~14
--operation mode is arithmetic

BB1L29 = BB1_digitize_cnt[14] $ !BB1L19;

--BB1L39 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~14COUT
--operation mode is arithmetic

BB1L39 = CARRY(BB1_digitize_cnt[14] & !BB1L19);


--BB1L49 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~15
--operation mode is arithmetic

BB1L49 = BB1_digitize_cnt[15] $ BB1L39;

--BB1L59 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~15COUT
--operation mode is arithmetic

BB1L59 = CARRY(!BB1L39 # !BB1_digitize_cnt[15]);


--BB1L69 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~16
--operation mode is arithmetic

BB1L69 = BB1_digitize_cnt[16] $ !BB1L59;

--BB1L79 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~16COUT
--operation mode is arithmetic

BB1L79 = CARRY(BB1_digitize_cnt[16] & !BB1L59);


--BB1L89 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~17
--operation mode is arithmetic

BB1L89 = BB1_digitize_cnt[17] $ BB1L79;

--BB1L99 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~17COUT
--operation mode is arithmetic

BB1L99 = CARRY(!BB1L79 # !BB1_digitize_cnt[17]);


--BB1L001 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~18
--operation mode is arithmetic

BB1L001 = BB1_digitize_cnt[18] $ !BB1L99;

--BB1L101 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~18COUT
--operation mode is arithmetic

BB1L101 = CARRY(BB1_digitize_cnt[18] & !BB1L99);


--BB1L201 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~19
--operation mode is arithmetic

BB1L201 = BB1_digitize_cnt[19] $ BB1L101;

--BB1L301 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~19COUT
--operation mode is arithmetic

BB1L301 = CARRY(!BB1L101 # !BB1_digitize_cnt[19]);


--BB1L401 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~20
--operation mode is arithmetic

BB1L401 = BB1_digitize_cnt[20] $ !BB1L301;

--BB1L501 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~20COUT
--operation mode is arithmetic

BB1L501 = CARRY(BB1_digitize_cnt[20] & !BB1L301);


--BB1L601 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~21
--operation mode is arithmetic

BB1L601 = BB1_digitize_cnt[21] $ BB1L501;

--BB1L701 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~21COUT
--operation mode is arithmetic

BB1L701 = CARRY(!BB1L501 # !BB1_digitize_cnt[21]);


--BB1L801 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~22
--operation mode is arithmetic

BB1L801 = BB1_digitize_cnt[22] $ !BB1L701;

--BB1L901 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~22COUT
--operation mode is arithmetic

BB1L901 = CARRY(BB1_digitize_cnt[22] & !BB1L701);


--BB1L011 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~23
--operation mode is arithmetic

BB1L011 = BB1_digitize_cnt[23] $ BB1L901;

--BB1L111 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~23COUT
--operation mode is arithmetic

BB1L111 = CARRY(!BB1L901 # !BB1_digitize_cnt[23]);


--BB1L211 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~24
--operation mode is arithmetic

BB1L211 = BB1_digitize_cnt[24] $ !BB1L111;

--BB1L311 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~24COUT
--operation mode is arithmetic

BB1L311 = CARRY(BB1_digitize_cnt[24] & !BB1L111);


--BB1L411 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~25
--operation mode is arithmetic

BB1L411 = BB1_digitize_cnt[25] $ BB1L311;

--BB1L511 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~25COUT
--operation mode is arithmetic

BB1L511 = CARRY(!BB1L311 # !BB1_digitize_cnt[25]);


--BB1L611 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~26
--operation mode is arithmetic

BB1L611 = BB1_digitize_cnt[26] $ !BB1L511;

--BB1L711 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~26COUT
--operation mode is arithmetic

BB1L711 = CARRY(BB1_digitize_cnt[26] & !BB1L511);


--BB1L811 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~27
--operation mode is arithmetic

BB1L811 = BB1_digitize_cnt[27] $ BB1L711;

--BB1L911 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~27COUT
--operation mode is arithmetic

BB1L911 = CARRY(!BB1L711 # !BB1_digitize_cnt[27]);


--BB1L021 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~28
--operation mode is arithmetic

BB1L021 = BB1_digitize_cnt[28] $ !BB1L911;

--BB1L121 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~28COUT
--operation mode is arithmetic

BB1L121 = CARRY(BB1_digitize_cnt[28] & !BB1L911);


--BB1L221 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~29
--operation mode is arithmetic

BB1L221 = BB1_digitize_cnt[29] $ BB1L121;

--BB1L321 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~29COUT
--operation mode is arithmetic

BB1L321 = CARRY(!BB1L121 # !BB1_digitize_cnt[29]);


--BB1L421 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~30
--operation mode is arithmetic

BB1L421 = BB1_digitize_cnt[30] $ !BB1L321;

--BB1L521 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~30COUT
--operation mode is arithmetic

BB1L521 = CARRY(BB1_digitize_cnt[30] & !BB1L321);


--BB1L621 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~31
--operation mode is normal

BB1L621 = BB1_digitize_cnt[31] $ BB1L521;


--BB1L1 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~0
--operation mode is arithmetic

BB1L1 = !BB1_settle_cnt[0];

--BB1L2 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~0COUT
--operation mode is arithmetic

BB1L2 = CARRY(BB1_settle_cnt[0]);


--BB1L3 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~1
--operation mode is arithmetic

BB1L3 = BB1_settle_cnt[1] $ BB1L2;

--BB1L4 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~1COUT
--operation mode is arithmetic

BB1L4 = CARRY(!BB1L2 # !BB1_settle_cnt[1]);


--BB1L5 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~2
--operation mode is arithmetic

BB1L5 = BB1_settle_cnt[2] $ !BB1L4;

--BB1L6 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~2COUT
--operation mode is arithmetic

BB1L6 = CARRY(BB1_settle_cnt[2] & !BB1L4);


--BB1L7 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~3
--operation mode is arithmetic

BB1L7 = BB1_settle_cnt[3] $ BB1L6;

--BB1L8 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~3COUT
--operation mode is arithmetic

BB1L8 = CARRY(!BB1L6 # !BB1_settle_cnt[3]);


--BB1L9 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~4
--operation mode is arithmetic

BB1L9 = BB1_settle_cnt[4] $ !BB1L8;

--BB1L01 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~4COUT
--operation mode is arithmetic

BB1L01 = CARRY(BB1_settle_cnt[4] & !BB1L8);


--BB1L11 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~5
--operation mode is arithmetic

BB1L11 = BB1_settle_cnt[5] $ BB1L01;

--BB1L21 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~5COUT
--operation mode is arithmetic

BB1L21 = CARRY(!BB1L01 # !BB1_settle_cnt[5]);


--BB1L31 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~6
--operation mode is arithmetic

BB1L31 = BB1_settle_cnt[6] $ !BB1L21;

--BB1L41 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~6COUT
--operation mode is arithmetic

BB1L41 = CARRY(BB1_settle_cnt[6] & !BB1L21);


--BB1L51 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~7
--operation mode is arithmetic

BB1L51 = BB1_settle_cnt[7] $ BB1L41;

--BB1L61 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~7COUT
--operation mode is arithmetic

BB1L61 = CARRY(!BB1L41 # !BB1_settle_cnt[7]);


--BB1L71 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~8
--operation mode is arithmetic

BB1L71 = BB1_settle_cnt[8] $ !BB1L61;

--BB1L81 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~8COUT
--operation mode is arithmetic

BB1L81 = CARRY(BB1_settle_cnt[8] & !BB1L61);


--BB1L91 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~9
--operation mode is arithmetic

BB1L91 = BB1_settle_cnt[9] $ BB1L81;

--BB1L02 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~9COUT
--operation mode is arithmetic

BB1L02 = CARRY(!BB1L81 # !BB1_settle_cnt[9]);


--BB1L12 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~10
--operation mode is arithmetic

BB1L12 = BB1_settle_cnt[10] $ !BB1L02;

--BB1L22 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~10COUT
--operation mode is arithmetic

BB1L22 = CARRY(BB1_settle_cnt[10] & !BB1L02);


--BB1L32 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~11
--operation mode is arithmetic

BB1L32 = BB1_settle_cnt[11] $ BB1L22;

--BB1L42 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~11COUT
--operation mode is arithmetic

BB1L42 = CARRY(!BB1L22 # !BB1_settle_cnt[11]);


--BB1L52 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~12
--operation mode is arithmetic

BB1L52 = BB1_settle_cnt[12] $ !BB1L42;

--BB1L62 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~12COUT
--operation mode is arithmetic

BB1L62 = CARRY(BB1_settle_cnt[12] & !BB1L42);


--BB1L72 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~13
--operation mode is arithmetic

BB1L72 = BB1_settle_cnt[13] $ BB1L62;

--BB1L82 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~13COUT
--operation mode is arithmetic

BB1L82 = CARRY(!BB1L62 # !BB1_settle_cnt[13]);


--BB1L92 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~14
--operation mode is arithmetic

BB1L92 = BB1_settle_cnt[14] $ !BB1L82;

--BB1L03 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~14COUT
--operation mode is arithmetic

BB1L03 = CARRY(BB1_settle_cnt[14] & !BB1L82);


--BB1L13 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~15
--operation mode is arithmetic

BB1L13 = BB1_settle_cnt[15] $ BB1L03;

--BB1L23 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~15COUT
--operation mode is arithmetic

BB1L23 = CARRY(!BB1L03 # !BB1_settle_cnt[15]);


--BB1L33 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~16
--operation mode is arithmetic

BB1L33 = BB1_settle_cnt[16] $ !BB1L23;

--BB1L43 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~16COUT
--operation mode is arithmetic

BB1L43 = CARRY(BB1_settle_cnt[16] & !BB1L23);


--BB1L53 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~17
--operation mode is arithmetic

BB1L53 = BB1_settle_cnt[17] $ BB1L43;

--BB1L63 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~17COUT
--operation mode is arithmetic

BB1L63 = CARRY(!BB1L43 # !BB1_settle_cnt[17]);


--BB1L73 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~18
--operation mode is arithmetic

BB1L73 = BB1_settle_cnt[18] $ !BB1L63;

--BB1L83 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~18COUT
--operation mode is arithmetic

BB1L83 = CARRY(BB1_settle_cnt[18] & !BB1L63);


--BB1L93 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~19
--operation mode is arithmetic

BB1L93 = BB1_settle_cnt[19] $ BB1L83;

--BB1L04 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~19COUT
--operation mode is arithmetic

BB1L04 = CARRY(!BB1L83 # !BB1_settle_cnt[19]);


--BB1L14 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~20
--operation mode is arithmetic

BB1L14 = BB1_settle_cnt[20] $ !BB1L04;

--BB1L24 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~20COUT
--operation mode is arithmetic

BB1L24 = CARRY(BB1_settle_cnt[20] & !BB1L04);


--BB1L34 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~21
--operation mode is arithmetic

BB1L34 = BB1_settle_cnt[21] $ BB1L24;

--BB1L44 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~21COUT
--operation mode is arithmetic

BB1L44 = CARRY(!BB1L24 # !BB1_settle_cnt[21]);


--BB1L54 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~22
--operation mode is arithmetic

BB1L54 = BB1_settle_cnt[22] $ !BB1L44;

--BB1L64 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~22COUT
--operation mode is arithmetic

BB1L64 = CARRY(BB1_settle_cnt[22] & !BB1L44);


--BB1L74 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~23
--operation mode is arithmetic

BB1L74 = BB1_settle_cnt[23] $ BB1L64;

--BB1L84 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~23COUT
--operation mode is arithmetic

BB1L84 = CARRY(!BB1L64 # !BB1_settle_cnt[23]);


--BB1L94 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~24
--operation mode is arithmetic

BB1L94 = BB1_settle_cnt[24] $ !BB1L84;

--BB1L05 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~24COUT
--operation mode is arithmetic

BB1L05 = CARRY(BB1_settle_cnt[24] & !BB1L84);


--BB1L15 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~25
--operation mode is arithmetic

BB1L15 = BB1_settle_cnt[25] $ BB1L05;

--BB1L25 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~25COUT
--operation mode is arithmetic

BB1L25 = CARRY(!BB1L05 # !BB1_settle_cnt[25]);


--BB1L35 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~26
--operation mode is arithmetic

BB1L35 = BB1_settle_cnt[26] $ !BB1L25;

--BB1L45 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~26COUT
--operation mode is arithmetic

BB1L45 = CARRY(BB1_settle_cnt[26] & !BB1L25);


--BB1L55 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~27
--operation mode is arithmetic

BB1L55 = BB1_settle_cnt[27] $ BB1L45;

--BB1L65 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~27COUT
--operation mode is arithmetic

BB1L65 = CARRY(!BB1L45 # !BB1_settle_cnt[27]);


--BB1L75 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~28
--operation mode is arithmetic

BB1L75 = BB1_settle_cnt[28] $ !BB1L65;

--BB1L85 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~28COUT
--operation mode is arithmetic

BB1L85 = CARRY(BB1_settle_cnt[28] & !BB1L65);


--BB1L95 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~29
--operation mode is arithmetic

BB1L95 = BB1_settle_cnt[29] $ BB1L85;

--BB1L06 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~29COUT
--operation mode is arithmetic

BB1L06 = CARRY(!BB1L85 # !BB1_settle_cnt[29]);


--BB1L16 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~30
--operation mode is arithmetic

BB1L16 = BB1_settle_cnt[30] $ !BB1L06;

--BB1L26 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~30COUT
--operation mode is arithmetic

BB1L26 = CARRY(BB1_settle_cnt[30] & !BB1L06);


--BB1L36 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~31
--operation mode is normal

BB1L36 = BB1_settle_cnt[31] $ BB1L26;


--J1L46 is coinc:inst_coinc|add_98~0
--operation mode is arithmetic

J1L46 = !J1_wait_cnt[0];

--J1L56 is coinc:inst_coinc|add_98~0COUT
--operation mode is arithmetic

J1L56 = CARRY(J1_wait_cnt[0]);


--J1L66 is coinc:inst_coinc|add_98~1
--operation mode is arithmetic

J1L66 = J1_wait_cnt[1] $ J1L56;

--J1L76 is coinc:inst_coinc|add_98~1COUT
--operation mode is arithmetic

J1L76 = CARRY(!J1L56 # !J1_wait_cnt[1]);


--J1L86 is coinc:inst_coinc|add_98~2
--operation mode is arithmetic

J1L86 = J1_wait_cnt[2] $ !J1L76;

--J1L96 is coinc:inst_coinc|add_98~2COUT
--operation mode is arithmetic

J1L96 = CARRY(J1_wait_cnt[2] & !J1L76);


--J1L07 is coinc:inst_coinc|add_98~3
--operation mode is arithmetic

J1L07 = J1_wait_cnt[3] $ J1L96;

--J1L17 is coinc:inst_coinc|add_98~3COUT
--operation mode is arithmetic

J1L17 = CARRY(!J1L96 # !J1_wait_cnt[3]);


--J1L27 is coinc:inst_coinc|add_98~4
--operation mode is arithmetic

J1L27 = J1_wait_cnt[4] $ !J1L17;

--J1L37 is coinc:inst_coinc|add_98~4COUT
--operation mode is arithmetic

J1L37 = CARRY(J1_wait_cnt[4] & !J1L17);


--J1L47 is coinc:inst_coinc|add_98~5
--operation mode is arithmetic

J1L47 = J1_wait_cnt[5] $ J1L37;

--J1L57 is coinc:inst_coinc|add_98~5COUT
--operation mode is arithmetic

J1L57 = CARRY(!J1L37 # !J1_wait_cnt[5]);


--J1L67 is coinc:inst_coinc|add_98~6
--operation mode is arithmetic

J1L67 = J1_wait_cnt[6] $ !J1L57;

--J1L77 is coinc:inst_coinc|add_98~6COUT
--operation mode is arithmetic

J1L77 = CARRY(J1_wait_cnt[6] & !J1L57);


--J1L87 is coinc:inst_coinc|add_98~7
--operation mode is arithmetic

J1L87 = J1_wait_cnt[7] $ J1L77;

--J1L97 is coinc:inst_coinc|add_98~7COUT
--operation mode is arithmetic

J1L97 = CARRY(!J1L77 # !J1_wait_cnt[7]);


--J1L08 is coinc:inst_coinc|add_98~8
--operation mode is arithmetic

J1L08 = J1_wait_cnt[8] $ !J1L97;

--J1L18 is coinc:inst_coinc|add_98~8COUT
--operation mode is arithmetic

J1L18 = CARRY(J1_wait_cnt[8] & !J1L97);


--J1L28 is coinc:inst_coinc|add_98~9
--operation mode is arithmetic

J1L28 = J1_wait_cnt[9] $ J1L18;

--J1L38 is coinc:inst_coinc|add_98~9COUT
--operation mode is arithmetic

J1L38 = CARRY(!J1L18 # !J1_wait_cnt[9]);


--J1L48 is coinc:inst_coinc|add_98~10
--operation mode is arithmetic

J1L48 = J1_wait_cnt[10] $ !J1L38;

--J1L58 is coinc:inst_coinc|add_98~10COUT
--operation mode is arithmetic

J1L58 = CARRY(J1_wait_cnt[10] & !J1L38);


--J1L68 is coinc:inst_coinc|add_98~11
--operation mode is arithmetic

J1L68 = J1_wait_cnt[11] $ J1L58;

--J1L78 is coinc:inst_coinc|add_98~11COUT
--operation mode is arithmetic

J1L78 = CARRY(!J1L58 # !J1_wait_cnt[11]);


--J1L88 is coinc:inst_coinc|add_98~12
--operation mode is arithmetic

J1L88 = J1_wait_cnt[12] $ !J1L78;

--J1L98 is coinc:inst_coinc|add_98~12COUT
--operation mode is arithmetic

J1L98 = CARRY(J1_wait_cnt[12] & !J1L78);


--J1L09 is coinc:inst_coinc|add_98~13
--operation mode is arithmetic

J1L09 = J1_wait_cnt[13] $ J1L98;

--J1L19 is coinc:inst_coinc|add_98~13COUT
--operation mode is arithmetic

J1L19 = CARRY(!J1L98 # !J1_wait_cnt[13]);


--J1L29 is coinc:inst_coinc|add_98~14
--operation mode is arithmetic

J1L29 = J1_wait_cnt[14] $ !J1L19;

--J1L39 is coinc:inst_coinc|add_98~14COUT
--operation mode is arithmetic

J1L39 = CARRY(J1_wait_cnt[14] & !J1L19);


--J1L49 is coinc:inst_coinc|add_98~15
--operation mode is arithmetic

J1L49 = J1_wait_cnt[15] $ J1L39;

--J1L59 is coinc:inst_coinc|add_98~15COUT
--operation mode is arithmetic

J1L59 = CARRY(!J1L39 # !J1_wait_cnt[15]);


--J1L69 is coinc:inst_coinc|add_98~16
--operation mode is arithmetic

J1L69 = J1_wait_cnt[16] $ !J1L59;

--J1L79 is coinc:inst_coinc|add_98~16COUT
--operation mode is arithmetic

J1L79 = CARRY(J1_wait_cnt[16] & !J1L59);


--J1L89 is coinc:inst_coinc|add_98~17
--operation mode is arithmetic

J1L89 = J1_wait_cnt[17] $ J1L79;

--J1L99 is coinc:inst_coinc|add_98~17COUT
--operation mode is arithmetic

J1L99 = CARRY(!J1L79 # !J1_wait_cnt[17]);


--J1L001 is coinc:inst_coinc|add_98~18
--operation mode is arithmetic

J1L001 = J1_wait_cnt[18] $ !J1L99;

--J1L101 is coinc:inst_coinc|add_98~18COUT
--operation mode is arithmetic

J1L101 = CARRY(J1_wait_cnt[18] & !J1L99);


--J1L201 is coinc:inst_coinc|add_98~19
--operation mode is arithmetic

J1L201 = J1_wait_cnt[19] $ J1L101;

--J1L301 is coinc:inst_coinc|add_98~19COUT
--operation mode is arithmetic

J1L301 = CARRY(!J1L101 # !J1_wait_cnt[19]);


--J1L401 is coinc:inst_coinc|add_98~20
--operation mode is arithmetic

J1L401 = J1_wait_cnt[20] $ !J1L301;

--J1L501 is coinc:inst_coinc|add_98~20COUT
--operation mode is arithmetic

J1L501 = CARRY(J1_wait_cnt[20] & !J1L301);


--J1L601 is coinc:inst_coinc|add_98~21
--operation mode is arithmetic

J1L601 = J1_wait_cnt[21] $ J1L501;

--J1L701 is coinc:inst_coinc|add_98~21COUT
--operation mode is arithmetic

J1L701 = CARRY(!J1L501 # !J1_wait_cnt[21]);


--J1L801 is coinc:inst_coinc|add_98~22
--operation mode is arithmetic

J1L801 = J1_wait_cnt[22] $ !J1L701;

--J1L901 is coinc:inst_coinc|add_98~22COUT
--operation mode is arithmetic

J1L901 = CARRY(J1_wait_cnt[22] & !J1L701);


--J1L011 is coinc:inst_coinc|add_98~23
--operation mode is arithmetic

J1L011 = J1_wait_cnt[23] $ J1L901;

--J1L111 is coinc:inst_coinc|add_98~23COUT
--operation mode is arithmetic

J1L111 = CARRY(!J1L901 # !J1_wait_cnt[23]);


--J1L211 is coinc:inst_coinc|add_98~24
--operation mode is arithmetic

J1L211 = J1_wait_cnt[24] $ !J1L111;

--J1L311 is coinc:inst_coinc|add_98~24COUT
--operation mode is arithmetic

J1L311 = CARRY(J1_wait_cnt[24] & !J1L111);


--J1L411 is coinc:inst_coinc|add_98~25
--operation mode is arithmetic

J1L411 = J1_wait_cnt[25] $ J1L311;

--J1L511 is coinc:inst_coinc|add_98~25COUT
--operation mode is arithmetic

J1L511 = CARRY(!J1L311 # !J1_wait_cnt[25]);


--J1L611 is coinc:inst_coinc|add_98~26
--operation mode is arithmetic

J1L611 = J1_wait_cnt[26] $ !J1L511;

--J1L711 is coinc:inst_coinc|add_98~26COUT
--operation mode is arithmetic

J1L711 = CARRY(J1_wait_cnt[26] & !J1L511);


--J1L811 is coinc:inst_coinc|add_98~27
--operation mode is arithmetic

J1L811 = J1_wait_cnt[27] $ J1L711;

--J1L911 is coinc:inst_coinc|add_98~27COUT
--operation mode is arithmetic

J1L911 = CARRY(!J1L711 # !J1_wait_cnt[27]);


--J1L021 is coinc:inst_coinc|add_98~28
--operation mode is arithmetic

J1L021 = J1_wait_cnt[28] $ !J1L911;

--J1L121 is coinc:inst_coinc|add_98~28COUT
--operation mode is arithmetic

J1L121 = CARRY(J1_wait_cnt[28] & !J1L911);


--J1L221 is coinc:inst_coinc|add_98~29
--operation mode is arithmetic

J1L221 = J1_wait_cnt[29] $ J1L121;

--J1L321 is coinc:inst_coinc|add_98~29COUT
--operation mode is arithmetic

J1L321 = CARRY(!J1L121 # !J1_wait_cnt[29]);


--J1L421 is coinc:inst_coinc|add_98~30
--operation mode is arithmetic

J1L421 = J1_wait_cnt[30] $ !J1L321;

--J1L521 is coinc:inst_coinc|add_98~30COUT
--operation mode is arithmetic

J1L521 = CARRY(J1_wait_cnt[30] & !J1L321);


--J1L621 is coinc:inst_coinc|add_98~31
--operation mode is normal

J1L621 = J1_wait_cnt[31] $ J1L521;


--J1L1 is coinc:inst_coinc|add_24~0
--operation mode is arithmetic

J1L1 = !J1_cnt[0];

--J1L2 is coinc:inst_coinc|add_24~0COUT
--operation mode is arithmetic

J1L2 = CARRY(J1_cnt[0]);


--J1L3 is coinc:inst_coinc|add_24~1
--operation mode is arithmetic

J1L3 = J1_cnt[1] $ J1L2;

--J1L4 is coinc:inst_coinc|add_24~1COUT
--operation mode is arithmetic

J1L4 = CARRY(!J1L2 # !J1_cnt[1]);


--J1L5 is coinc:inst_coinc|add_24~2
--operation mode is arithmetic

J1L5 = J1_cnt[2] $ !J1L4;

--J1L6 is coinc:inst_coinc|add_24~2COUT
--operation mode is arithmetic

J1L6 = CARRY(J1_cnt[2] & !J1L4);


--J1L7 is coinc:inst_coinc|add_24~3
--operation mode is arithmetic

J1L7 = J1_cnt[3] $ J1L6;

--J1L8 is coinc:inst_coinc|add_24~3COUT
--operation mode is arithmetic

J1L8 = CARRY(!J1L6 # !J1_cnt[3]);


--J1L9 is coinc:inst_coinc|add_24~4
--operation mode is arithmetic

J1L9 = J1_cnt[4] $ !J1L8;

--J1L01 is coinc:inst_coinc|add_24~4COUT
--operation mode is arithmetic

J1L01 = CARRY(J1_cnt[4] & !J1L8);


--J1L11 is coinc:inst_coinc|add_24~5
--operation mode is arithmetic

J1L11 = J1_cnt[5] $ J1L01;

--J1L21 is coinc:inst_coinc|add_24~5COUT
--operation mode is arithmetic

J1L21 = CARRY(!J1L01 # !J1_cnt[5]);


--J1L31 is coinc:inst_coinc|add_24~6
--operation mode is arithmetic

J1L31 = J1_cnt[6] $ !J1L21;

--J1L41 is coinc:inst_coinc|add_24~6COUT
--operation mode is arithmetic

J1L41 = CARRY(J1_cnt[6] & !J1L21);


--J1L51 is coinc:inst_coinc|add_24~7
--operation mode is arithmetic

J1L51 = J1_cnt[7] $ J1L41;

--J1L61 is coinc:inst_coinc|add_24~7COUT
--operation mode is arithmetic

J1L61 = CARRY(!J1L41 # !J1_cnt[7]);


--J1L71 is coinc:inst_coinc|add_24~8
--operation mode is arithmetic

J1L71 = J1_cnt[8] $ !J1L61;

--J1L81 is coinc:inst_coinc|add_24~8COUT
--operation mode is arithmetic

J1L81 = CARRY(J1_cnt[8] & !J1L61);


--J1L91 is coinc:inst_coinc|add_24~9
--operation mode is arithmetic

J1L91 = J1_cnt[9] $ J1L81;

--J1L02 is coinc:inst_coinc|add_24~9COUT
--operation mode is arithmetic

J1L02 = CARRY(!J1L81 # !J1_cnt[9]);


--J1L12 is coinc:inst_coinc|add_24~10
--operation mode is arithmetic

J1L12 = J1_cnt[10] $ !J1L02;

--J1L22 is coinc:inst_coinc|add_24~10COUT
--operation mode is arithmetic

J1L22 = CARRY(J1_cnt[10] & !J1L02);


--J1L32 is coinc:inst_coinc|add_24~11
--operation mode is arithmetic

J1L32 = J1_cnt[11] $ J1L22;

--J1L42 is coinc:inst_coinc|add_24~11COUT
--operation mode is arithmetic

J1L42 = CARRY(!J1L22 # !J1_cnt[11]);


--J1L52 is coinc:inst_coinc|add_24~12
--operation mode is arithmetic

J1L52 = J1_cnt[12] $ !J1L42;

--J1L62 is coinc:inst_coinc|add_24~12COUT
--operation mode is arithmetic

J1L62 = CARRY(J1_cnt[12] & !J1L42);


--J1L72 is coinc:inst_coinc|add_24~13
--operation mode is arithmetic

J1L72 = J1_cnt[13] $ J1L62;

--J1L82 is coinc:inst_coinc|add_24~13COUT
--operation mode is arithmetic

J1L82 = CARRY(!J1L62 # !J1_cnt[13]);


--J1L92 is coinc:inst_coinc|add_24~14
--operation mode is arithmetic

J1L92 = J1_cnt[14] $ !J1L82;

--J1L03 is coinc:inst_coinc|add_24~14COUT
--operation mode is arithmetic

J1L03 = CARRY(J1_cnt[14] & !J1L82);


--J1L13 is coinc:inst_coinc|add_24~15
--operation mode is arithmetic

J1L13 = J1_cnt[15] $ J1L03;

--J1L23 is coinc:inst_coinc|add_24~15COUT
--operation mode is arithmetic

J1L23 = CARRY(!J1L03 # !J1_cnt[15]);


--J1L33 is coinc:inst_coinc|add_24~16
--operation mode is arithmetic

J1L33 = J1_cnt[16] $ !J1L23;

--J1L43 is coinc:inst_coinc|add_24~16COUT
--operation mode is arithmetic

J1L43 = CARRY(J1_cnt[16] & !J1L23);


--J1L53 is coinc:inst_coinc|add_24~17
--operation mode is arithmetic

J1L53 = J1_cnt[17] $ J1L43;

--J1L63 is coinc:inst_coinc|add_24~17COUT
--operation mode is arithmetic

J1L63 = CARRY(!J1L43 # !J1_cnt[17]);


--J1L73 is coinc:inst_coinc|add_24~18
--operation mode is arithmetic

J1L73 = J1_cnt[18] $ !J1L63;

--J1L83 is coinc:inst_coinc|add_24~18COUT
--operation mode is arithmetic

J1L83 = CARRY(J1_cnt[18] & !J1L63);


--J1L93 is coinc:inst_coinc|add_24~19
--operation mode is arithmetic

J1L93 = J1_cnt[19] $ J1L83;

--J1L04 is coinc:inst_coinc|add_24~19COUT
--operation mode is arithmetic

J1L04 = CARRY(!J1L83 # !J1_cnt[19]);


--J1L14 is coinc:inst_coinc|add_24~20
--operation mode is arithmetic

J1L14 = J1_cnt[20] $ !J1L04;

--J1L24 is coinc:inst_coinc|add_24~20COUT
--operation mode is arithmetic

J1L24 = CARRY(J1_cnt[20] & !J1L04);


--J1L34 is coinc:inst_coinc|add_24~21
--operation mode is arithmetic

J1L34 = J1_cnt[21] $ J1L24;

--J1L44 is coinc:inst_coinc|add_24~21COUT
--operation mode is arithmetic

J1L44 = CARRY(!J1L24 # !J1_cnt[21]);


--J1L54 is coinc:inst_coinc|add_24~22
--operation mode is arithmetic

J1L54 = J1_cnt[22] $ !J1L44;

--J1L64 is coinc:inst_coinc|add_24~22COUT
--operation mode is arithmetic

J1L64 = CARRY(J1_cnt[22] & !J1L44);


--J1L74 is coinc:inst_coinc|add_24~23
--operation mode is arithmetic

J1L74 = J1_cnt[23] $ J1L64;

--J1L84 is coinc:inst_coinc|add_24~23COUT
--operation mode is arithmetic

J1L84 = CARRY(!J1L64 # !J1_cnt[23]);


--J1L94 is coinc:inst_coinc|add_24~24
--operation mode is arithmetic

J1L94 = J1_cnt[24] $ !J1L84;

--J1L05 is coinc:inst_coinc|add_24~24COUT
--operation mode is arithmetic

J1L05 = CARRY(J1_cnt[24] & !J1L84);


--J1L15 is coinc:inst_coinc|add_24~25
--operation mode is arithmetic

J1L15 = J1_cnt[25] $ J1L05;

--J1L25 is coinc:inst_coinc|add_24~25COUT
--operation mode is arithmetic

J1L25 = CARRY(!J1L05 # !J1_cnt[25]);


--J1L35 is coinc:inst_coinc|add_24~26
--operation mode is arithmetic

J1L35 = J1_cnt[26] $ !J1L25;

--J1L45 is coinc:inst_coinc|add_24~26COUT
--operation mode is arithmetic

J1L45 = CARRY(J1_cnt[26] & !J1L25);


--J1L55 is coinc:inst_coinc|add_24~27
--operation mode is arithmetic

J1L55 = J1_cnt[27] $ J1L45;

--J1L65 is coinc:inst_coinc|add_24~27COUT
--operation mode is arithmetic

J1L65 = CARRY(!J1L45 # !J1_cnt[27]);


--J1L75 is coinc:inst_coinc|add_24~28
--operation mode is arithmetic

J1L75 = J1_cnt[28] $ !J1L65;

--J1L85 is coinc:inst_coinc|add_24~28COUT
--operation mode is arithmetic

J1L85 = CARRY(J1_cnt[28] & !J1L65);


--J1L95 is coinc:inst_coinc|add_24~29
--operation mode is arithmetic

J1L95 = J1_cnt[29] $ J1L85;

--J1L06 is coinc:inst_coinc|add_24~29COUT
--operation mode is arithmetic

J1L06 = CARRY(!J1L85 # !J1_cnt[29]);


--J1L16 is coinc:inst_coinc|add_24~30
--operation mode is arithmetic

J1L16 = J1_cnt[30] $ !J1L06;

--J1L26 is coinc:inst_coinc|add_24~30COUT
--operation mode is arithmetic

J1L26 = CARRY(J1_cnt[30] & !J1L06);


--J1L36 is coinc:inst_coinc|add_24~31
--operation mode is normal

J1L36 = J1_cnt[31] $ J1L26;


--P1_cnt100ms[0] is hit_counter:inst_hit_counter|cnt100ms[0]
--operation mode is counter

P1_cnt100ms[0]_lut_out = !P1_cnt100ms[0];
P1_cnt100ms[0]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[0]_lut_out);
P1_cnt100ms[0] = DFFE(P1_cnt100ms[0]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--P1L3 is hit_counter:inst_hit_counter|cnt100ms[0]~COUT
--operation mode is counter

P1L3 = CARRY(P1_cnt100ms[0]);


--P1_cnt100ms[1] is hit_counter:inst_hit_counter|cnt100ms[1]
--operation mode is counter

P1_cnt100ms[1]_lut_out = P1_cnt100ms[1] $ !P1L3;
P1_cnt100ms[1]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[1]_lut_out);
P1_cnt100ms[1] = DFFE(P1_cnt100ms[1]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--P1L5 is hit_counter:inst_hit_counter|cnt100ms[1]~COUT
--operation mode is counter

P1L5 = CARRY(!P1_cnt100ms[1] & !P1L3);


--P1_cnt100ms[2] is hit_counter:inst_hit_counter|cnt100ms[2]
--operation mode is counter

P1_cnt100ms[2]_lut_out = P1_cnt100ms[2] $ P1L5;
P1_cnt100ms[2]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[2]_lut_out);
P1_cnt100ms[2] = DFFE(P1_cnt100ms[2]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--P1L7 is hit_counter:inst_hit_counter|cnt100ms[2]~COUT
--operation mode is counter

P1L7 = CARRY(P1_cnt100ms[2] # !P1L5);


--P1_cnt100ms[3] is hit_counter:inst_hit_counter|cnt100ms[3]
--operation mode is counter

P1_cnt100ms[3]_lut_out = P1_cnt100ms[3] $ !P1L7;
P1_cnt100ms[3]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[3]_lut_out);
P1_cnt100ms[3] = DFFE(P1_cnt100ms[3]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--P1L9 is hit_counter:inst_hit_counter|cnt100ms[3]~COUT
--operation mode is counter

P1L9 = CARRY(!P1_cnt100ms[3] & !P1L7);


--P1_cnt100ms[4] is hit_counter:inst_hit_counter|cnt100ms[4]
--operation mode is counter

P1_cnt100ms[4]_lut_out = P1_cnt100ms[4] $ P1L9;
P1_cnt100ms[4]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[4]_lut_out);
P1_cnt100ms[4] = DFFE(P1_cnt100ms[4]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--P1L11 is hit_counter:inst_hit_counter|cnt100ms[4]~COUT
--operation mode is counter

P1L11 = CARRY(P1_cnt100ms[4] # !P1L9);


--P1_cnt100ms[5] is hit_counter:inst_hit_counter|cnt100ms[5]
--operation mode is counter

P1_cnt100ms[5]_lut_out = P1_cnt100ms[5] $ !P1L11;
P1_cnt100ms[5]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[5]_lut_out);
P1_cnt100ms[5] = DFFE(P1_cnt100ms[5]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--P1L31 is hit_counter:inst_hit_counter|cnt100ms[5]~COUT
--operation mode is counter

P1L31 = CARRY(!P1_cnt100ms[5] & !P1L11);


--P1_cnt100ms[6] is hit_counter:inst_hit_counter|cnt100ms[6]
--operation mode is counter

P1_cnt100ms[6]_lut_out = P1_cnt100ms[6] $ P1L31;
P1_cnt100ms[6]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[6]_lut_out);
P1_cnt100ms[6] = DFFE(P1_cnt100ms[6]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--P1L51 is hit_counter:inst_hit_counter|cnt100ms[6]~COUT
--operation mode is counter

P1L51 = CARRY(P1_cnt100ms[6] # !P1L31);


--P1_cnt100ms[7] is hit_counter:inst_hit_counter|cnt100ms[7]
--operation mode is counter

P1_cnt100ms[7]_lut_out = P1_cnt100ms[7] $ !P1L51;
P1_cnt100ms[7]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[7]_lut_out);
P1_cnt100ms[7] = DFFE(P1_cnt100ms[7]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--P1L71 is hit_counter:inst_hit_counter|cnt100ms[7]~COUT
--operation mode is counter

P1L71 = CARRY(P1_cnt100ms[7] & !P1L51);


--P1_cnt100ms[8] is hit_counter:inst_hit_counter|cnt100ms[8]
--operation mode is counter

P1_cnt100ms[8]_lut_out = P1_cnt100ms[8] $ P1L71;
P1_cnt100ms[8]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[8]_lut_out);
P1_cnt100ms[8] = DFFE(P1_cnt100ms[8]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--P1L91 is hit_counter:inst_hit_counter|cnt100ms[8]~COUT
--operation mode is counter

P1L91 = CARRY(P1_cnt100ms[8] # !P1L71);


--P1_cnt100ms[9] is hit_counter:inst_hit_counter|cnt100ms[9]
--operation mode is counter

P1_cnt100ms[9]_lut_out = P1_cnt100ms[9] $ !P1L91;
P1_cnt100ms[9]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[9]_lut_out);
P1_cnt100ms[9] = DFFE(P1_cnt100ms[9]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--P1L12 is hit_counter:inst_hit_counter|cnt100ms[9]~COUT
--operation mode is counter

P1L12 = CARRY(!P1_cnt100ms[9] & !P1L91);


--P1_cnt100ms[10] is hit_counter:inst_hit_counter|cnt100ms[10]
--operation mode is counter

P1_cnt100ms[10]_lut_out = P1_cnt100ms[10] $ P1L12;
P1_cnt100ms[10]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[10]_lut_out);
P1_cnt100ms[10] = DFFE(P1_cnt100ms[10]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--P1L32 is hit_counter:inst_hit_counter|cnt100ms[10]~COUT
--operation mode is counter

P1L32 = CARRY(!P1L12 # !P1_cnt100ms[10]);


--P1_cnt100ms[11] is hit_counter:inst_hit_counter|cnt100ms[11]
--operation mode is counter

P1_cnt100ms[11]_lut_out = P1_cnt100ms[11] $ !P1L32;
P1_cnt100ms[11]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[11]_lut_out);
P1_cnt100ms[11] = DFFE(P1_cnt100ms[11]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--P1L52 is hit_counter:inst_hit_counter|cnt100ms[11]~COUT
--operation mode is counter

P1L52 = CARRY(!P1_cnt100ms[11] & !P1L32);


--P1_cnt100ms[12] is hit_counter:inst_hit_counter|cnt100ms[12]
--operation mode is counter

P1_cnt100ms[12]_lut_out = P1_cnt100ms[12] $ P1L52;
P1_cnt100ms[12]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[12]_lut_out);
P1_cnt100ms[12] = DFFE(P1_cnt100ms[12]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--P1L72 is hit_counter:inst_hit_counter|cnt100ms[12]~COUT
--operation mode is counter

P1L72 = CARRY(P1_cnt100ms[12] # !P1L52);


--P1_cnt100ms[13] is hit_counter:inst_hit_counter|cnt100ms[13]
--operation mode is counter

P1_cnt100ms[13]_lut_out = P1_cnt100ms[13] $ !P1L72;
P1_cnt100ms[13]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[13]_lut_out);
P1_cnt100ms[13] = DFFE(P1_cnt100ms[13]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--P1L92 is hit_counter:inst_hit_counter|cnt100ms[13]~COUT
--operation mode is counter

P1L92 = CARRY(!P1_cnt100ms[13] & !P1L72);


--P1_cnt100ms[14] is hit_counter:inst_hit_counter|cnt100ms[14]
--operation mode is counter

P1_cnt100ms[14]_lut_out = P1_cnt100ms[14] $ P1L92;
P1_cnt100ms[14]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[14]_lut_out);
P1_cnt100ms[14] = DFFE(P1_cnt100ms[14]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--P1L13 is hit_counter:inst_hit_counter|cnt100ms[14]~COUT
--operation mode is counter

P1L13 = CARRY(P1_cnt100ms[14] # !P1L92);


--P1_cnt100ms[15] is hit_counter:inst_hit_counter|cnt100ms[15]
--operation mode is counter

P1_cnt100ms[15]_lut_out = P1_cnt100ms[15] $ !P1L13;
P1_cnt100ms[15]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[15]_lut_out);
P1_cnt100ms[15] = DFFE(P1_cnt100ms[15]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--P1L33 is hit_counter:inst_hit_counter|cnt100ms[15]~COUT
--operation mode is counter

P1L33 = CARRY(P1_cnt100ms[15] & !P1L13);


--P1_cnt100ms[16] is hit_counter:inst_hit_counter|cnt100ms[16]
--operation mode is counter

P1_cnt100ms[16]_lut_out = P1_cnt100ms[16] $ P1L33;
P1_cnt100ms[16]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[16]_lut_out);
P1_cnt100ms[16] = DFFE(P1_cnt100ms[16]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--P1L53 is hit_counter:inst_hit_counter|cnt100ms[16]~COUT
--operation mode is counter

P1L53 = CARRY(P1_cnt100ms[16] # !P1L33);


--P1_cnt100ms[17] is hit_counter:inst_hit_counter|cnt100ms[17]
--operation mode is counter

P1_cnt100ms[17]_lut_out = P1_cnt100ms[17] $ !P1L53;
P1_cnt100ms[17]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[17]_lut_out);
P1_cnt100ms[17] = DFFE(P1_cnt100ms[17]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--P1L73 is hit_counter:inst_hit_counter|cnt100ms[17]~COUT
--operation mode is counter

P1L73 = CARRY(P1_cnt100ms[17] & !P1L53);


--P1_cnt100ms[18] is hit_counter:inst_hit_counter|cnt100ms[18]
--operation mode is counter

P1_cnt100ms[18]_lut_out = P1_cnt100ms[18] $ P1L73;
P1_cnt100ms[18]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[18]_lut_out);
P1_cnt100ms[18] = DFFE(P1_cnt100ms[18]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--P1L93 is hit_counter:inst_hit_counter|cnt100ms[18]~COUT
--operation mode is counter

P1L93 = CARRY(!P1L73 # !P1_cnt100ms[18]);


--P1_cnt100ms[19] is hit_counter:inst_hit_counter|cnt100ms[19]
--operation mode is counter

P1_cnt100ms[19]_lut_out = P1_cnt100ms[19] $ !P1L93;
P1_cnt100ms[19]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[19]_lut_out);
P1_cnt100ms[19] = DFFE(P1_cnt100ms[19]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--P1L14 is hit_counter:inst_hit_counter|cnt100ms[19]~COUT
--operation mode is counter

P1L14 = CARRY(P1_cnt100ms[19] & !P1L93);


--P1_cnt100ms[20] is hit_counter:inst_hit_counter|cnt100ms[20]
--operation mode is counter

P1_cnt100ms[20]_lut_out = P1_cnt100ms[20] $ P1L14;
P1_cnt100ms[20]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[20]_lut_out);
P1_cnt100ms[20] = DFFE(P1_cnt100ms[20]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--P1L34 is hit_counter:inst_hit_counter|cnt100ms[20]~COUT
--operation mode is counter

P1L34 = CARRY(!P1L14 # !P1_cnt100ms[20]);


--P1_cnt100ms[21] is hit_counter:inst_hit_counter|cnt100ms[21]
--operation mode is counter

P1_cnt100ms[21]_lut_out = P1_cnt100ms[21] $ !P1L34;
P1_cnt100ms[21]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[21]_lut_out);
P1_cnt100ms[21] = DFFE(P1_cnt100ms[21]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--P1L54 is hit_counter:inst_hit_counter|cnt100ms[21]~COUT
--operation mode is counter

P1L54 = CARRY(!P1_cnt100ms[21] & !P1L34);


--P1_cnt100ms[22] is hit_counter:inst_hit_counter|cnt100ms[22]
--operation mode is counter

P1_cnt100ms[22]_lut_out = P1_cnt100ms[22] $ P1L54;
P1_cnt100ms[22]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[22]_lut_out);
P1_cnt100ms[22] = DFFE(P1_cnt100ms[22]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--P1L74 is hit_counter:inst_hit_counter|cnt100ms[22]~COUT
--operation mode is counter

P1L74 = CARRY(P1_cnt100ms[22] # !P1L54);


--P1_cnt100ms[23] is hit_counter:inst_hit_counter|cnt100ms[23]
--operation mode is counter

P1_cnt100ms[23]_lut_out = P1_cnt100ms[23] $ !P1L74;
P1_cnt100ms[23]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[23]_lut_out);
P1_cnt100ms[23] = DFFE(P1_cnt100ms[23]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--P1L94 is hit_counter:inst_hit_counter|cnt100ms[23]~COUT
--operation mode is counter

P1L94 = CARRY(!P1_cnt100ms[23] & !P1L74);


--P1_cnt100ms[24] is hit_counter:inst_hit_counter|cnt100ms[24]
--operation mode is counter

P1_cnt100ms[24]_lut_out = P1_cnt100ms[24] $ P1L94;
P1_cnt100ms[24]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[24]_lut_out);
P1_cnt100ms[24] = DFFE(P1_cnt100ms[24]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--P1L15 is hit_counter:inst_hit_counter|cnt100ms[24]~COUT
--operation mode is counter

P1L15 = CARRY(P1_cnt100ms[24] # !P1L94);


--P1_cnt100ms[25] is hit_counter:inst_hit_counter|cnt100ms[25]
--operation mode is counter

P1_cnt100ms[25]_lut_out = P1_cnt100ms[25] $ !P1L15;
P1_cnt100ms[25]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[25]_lut_out);
P1_cnt100ms[25] = DFFE(P1_cnt100ms[25]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--P1L35 is hit_counter:inst_hit_counter|cnt100ms[25]~COUT
--operation mode is counter

P1L35 = CARRY(!P1_cnt100ms[25] & !P1L15);


--P1_cnt100ms[26] is hit_counter:inst_hit_counter|cnt100ms[26]
--operation mode is counter

P1_cnt100ms[26]_lut_out = P1_cnt100ms[26] $ P1L35;
P1_cnt100ms[26]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[26]_lut_out);
P1_cnt100ms[26] = DFFE(P1_cnt100ms[26]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--P1L55 is hit_counter:inst_hit_counter|cnt100ms[26]~COUT
--operation mode is counter

P1L55 = CARRY(P1_cnt100ms[26] # !P1L35);


--P1_cnt100ms[27] is hit_counter:inst_hit_counter|cnt100ms[27]
--operation mode is counter

P1_cnt100ms[27]_lut_out = P1_cnt100ms[27] $ !P1L55;
P1_cnt100ms[27]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[27]_lut_out);
P1_cnt100ms[27] = DFFE(P1_cnt100ms[27]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--P1L75 is hit_counter:inst_hit_counter|cnt100ms[27]~COUT
--operation mode is counter

P1L75 = CARRY(!P1_cnt100ms[27] & !P1L55);


--P1_cnt100ms[28] is hit_counter:inst_hit_counter|cnt100ms[28]
--operation mode is counter

P1_cnt100ms[28]_lut_out = P1_cnt100ms[28] $ P1L75;
P1_cnt100ms[28]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[28]_lut_out);
P1_cnt100ms[28] = DFFE(P1_cnt100ms[28]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--P1L95 is hit_counter:inst_hit_counter|cnt100ms[28]~COUT
--operation mode is counter

P1L95 = CARRY(P1_cnt100ms[28] # !P1L75);


--P1_cnt100ms[29] is hit_counter:inst_hit_counter|cnt100ms[29]
--operation mode is counter

P1_cnt100ms[29]_lut_out = P1_cnt100ms[29] $ !P1L95;
P1_cnt100ms[29]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[29]_lut_out);
P1_cnt100ms[29] = DFFE(P1_cnt100ms[29]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--P1L16 is hit_counter:inst_hit_counter|cnt100ms[29]~COUT
--operation mode is counter

P1L16 = CARRY(!P1_cnt100ms[29] & !P1L95);


--P1_cnt100ms[30] is hit_counter:inst_hit_counter|cnt100ms[30]
--operation mode is counter

P1_cnt100ms[30]_lut_out = P1_cnt100ms[30] $ P1L16;
P1_cnt100ms[30]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[30]_lut_out);
P1_cnt100ms[30] = DFFE(P1_cnt100ms[30]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--P1L36 is hit_counter:inst_hit_counter|cnt100ms[30]~COUT
--operation mode is counter

P1L36 = CARRY(P1_cnt100ms[30] # !P1L16);


--P1_cnt100ms[31] is hit_counter:inst_hit_counter|cnt100ms[31]
--operation mode is normal

P1_cnt100ms[31]_lut_out = P1_cnt100ms[31] $ !P1L36;
P1_cnt100ms[31]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[31]_lut_out);
P1_cnt100ms[31] = DFFE(P1_cnt100ms[31]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Q1_cnt100ms[0] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[0]
--operation mode is counter

Q1_cnt100ms[0]_lut_out = !Q1_cnt100ms[0];
Q1_cnt100ms[0]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[0]_lut_out);
Q1_cnt100ms[0] = DFFE(Q1_cnt100ms[0]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--Q1L3 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[0]~COUT
--operation mode is counter

Q1L3 = CARRY(Q1_cnt100ms[0]);


--Q1_cnt100ms[1] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[1]
--operation mode is counter

Q1_cnt100ms[1]_lut_out = Q1_cnt100ms[1] $ !Q1L3;
Q1_cnt100ms[1]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[1]_lut_out);
Q1_cnt100ms[1] = DFFE(Q1_cnt100ms[1]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--Q1L5 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[1]~COUT
--operation mode is counter

Q1L5 = CARRY(!Q1_cnt100ms[1] & !Q1L3);


--Q1_cnt100ms[2] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[2]
--operation mode is counter

Q1_cnt100ms[2]_lut_out = Q1_cnt100ms[2] $ Q1L5;
Q1_cnt100ms[2]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[2]_lut_out);
Q1_cnt100ms[2] = DFFE(Q1_cnt100ms[2]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--Q1L7 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[2]~COUT
--operation mode is counter

Q1L7 = CARRY(Q1_cnt100ms[2] # !Q1L5);


--Q1_cnt100ms[3] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[3]
--operation mode is counter

Q1_cnt100ms[3]_lut_out = Q1_cnt100ms[3] $ !Q1L7;
Q1_cnt100ms[3]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[3]_lut_out);
Q1_cnt100ms[3] = DFFE(Q1_cnt100ms[3]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--Q1L9 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[3]~COUT
--operation mode is counter

Q1L9 = CARRY(!Q1_cnt100ms[3] & !Q1L7);


--Q1_cnt100ms[4] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[4]
--operation mode is counter

Q1_cnt100ms[4]_lut_out = Q1_cnt100ms[4] $ Q1L9;
Q1_cnt100ms[4]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[4]_lut_out);
Q1_cnt100ms[4] = DFFE(Q1_cnt100ms[4]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--Q1L11 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[4]~COUT
--operation mode is counter

Q1L11 = CARRY(Q1_cnt100ms[4] # !Q1L9);


--Q1_cnt100ms[5] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[5]
--operation mode is counter

Q1_cnt100ms[5]_lut_out = Q1_cnt100ms[5] $ !Q1L11;
Q1_cnt100ms[5]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[5]_lut_out);
Q1_cnt100ms[5] = DFFE(Q1_cnt100ms[5]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--Q1L31 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[5]~COUT
--operation mode is counter

Q1L31 = CARRY(!Q1_cnt100ms[5] & !Q1L11);


--Q1_cnt100ms[6] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[6]
--operation mode is counter

Q1_cnt100ms[6]_lut_out = Q1_cnt100ms[6] $ Q1L31;
Q1_cnt100ms[6]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[6]_lut_out);
Q1_cnt100ms[6] = DFFE(Q1_cnt100ms[6]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--Q1L51 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[6]~COUT
--operation mode is counter

Q1L51 = CARRY(Q1_cnt100ms[6] # !Q1L31);


--Q1_cnt100ms[7] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[7]
--operation mode is counter

Q1_cnt100ms[7]_lut_out = Q1_cnt100ms[7] $ !Q1L51;
Q1_cnt100ms[7]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[7]_lut_out);
Q1_cnt100ms[7] = DFFE(Q1_cnt100ms[7]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--Q1L71 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[7]~COUT
--operation mode is counter

Q1L71 = CARRY(Q1_cnt100ms[7] & !Q1L51);


--Q1_cnt100ms[8] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[8]
--operation mode is counter

Q1_cnt100ms[8]_lut_out = Q1_cnt100ms[8] $ Q1L71;
Q1_cnt100ms[8]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[8]_lut_out);
Q1_cnt100ms[8] = DFFE(Q1_cnt100ms[8]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--Q1L91 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[8]~COUT
--operation mode is counter

Q1L91 = CARRY(Q1_cnt100ms[8] # !Q1L71);


--Q1_cnt100ms[9] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[9]
--operation mode is counter

Q1_cnt100ms[9]_lut_out = Q1_cnt100ms[9] $ !Q1L91;
Q1_cnt100ms[9]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[9]_lut_out);
Q1_cnt100ms[9] = DFFE(Q1_cnt100ms[9]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--Q1L12 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[9]~COUT
--operation mode is counter

Q1L12 = CARRY(!Q1_cnt100ms[9] & !Q1L91);


--Q1_cnt100ms[10] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[10]
--operation mode is counter

Q1_cnt100ms[10]_lut_out = Q1_cnt100ms[10] $ Q1L12;
Q1_cnt100ms[10]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[10]_lut_out);
Q1_cnt100ms[10] = DFFE(Q1_cnt100ms[10]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--Q1L32 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[10]~COUT
--operation mode is counter

Q1L32 = CARRY(!Q1L12 # !Q1_cnt100ms[10]);


--Q1_cnt100ms[11] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[11]
--operation mode is counter

Q1_cnt100ms[11]_lut_out = Q1_cnt100ms[11] $ !Q1L32;
Q1_cnt100ms[11]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[11]_lut_out);
Q1_cnt100ms[11] = DFFE(Q1_cnt100ms[11]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--Q1L52 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[11]~COUT
--operation mode is counter

Q1L52 = CARRY(!Q1_cnt100ms[11] & !Q1L32);


--Q1_cnt100ms[12] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[12]
--operation mode is counter

Q1_cnt100ms[12]_lut_out = Q1_cnt100ms[12] $ Q1L52;
Q1_cnt100ms[12]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[12]_lut_out);
Q1_cnt100ms[12] = DFFE(Q1_cnt100ms[12]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--Q1L72 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[12]~COUT
--operation mode is counter

Q1L72 = CARRY(Q1_cnt100ms[12] # !Q1L52);


--Q1_cnt100ms[13] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[13]
--operation mode is counter

Q1_cnt100ms[13]_lut_out = Q1_cnt100ms[13] $ !Q1L72;
Q1_cnt100ms[13]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[13]_lut_out);
Q1_cnt100ms[13] = DFFE(Q1_cnt100ms[13]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--Q1L92 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[13]~COUT
--operation mode is counter

Q1L92 = CARRY(!Q1_cnt100ms[13] & !Q1L72);


--Q1_cnt100ms[14] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[14]
--operation mode is counter

Q1_cnt100ms[14]_lut_out = Q1_cnt100ms[14] $ Q1L92;
Q1_cnt100ms[14]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[14]_lut_out);
Q1_cnt100ms[14] = DFFE(Q1_cnt100ms[14]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--Q1L13 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[14]~COUT
--operation mode is counter

Q1L13 = CARRY(Q1_cnt100ms[14] # !Q1L92);


--Q1_cnt100ms[15] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[15]
--operation mode is counter

Q1_cnt100ms[15]_lut_out = Q1_cnt100ms[15] $ !Q1L13;
Q1_cnt100ms[15]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[15]_lut_out);
Q1_cnt100ms[15] = DFFE(Q1_cnt100ms[15]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--Q1L33 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[15]~COUT
--operation mode is counter

Q1L33 = CARRY(Q1_cnt100ms[15] & !Q1L13);


--Q1_cnt100ms[16] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[16]
--operation mode is counter

Q1_cnt100ms[16]_lut_out = Q1_cnt100ms[16] $ Q1L33;
Q1_cnt100ms[16]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[16]_lut_out);
Q1_cnt100ms[16] = DFFE(Q1_cnt100ms[16]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--Q1L53 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[16]~COUT
--operation mode is counter

Q1L53 = CARRY(Q1_cnt100ms[16] # !Q1L33);


--Q1_cnt100ms[17] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[17]
--operation mode is counter

Q1_cnt100ms[17]_lut_out = Q1_cnt100ms[17] $ !Q1L53;
Q1_cnt100ms[17]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[17]_lut_out);
Q1_cnt100ms[17] = DFFE(Q1_cnt100ms[17]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--Q1L73 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[17]~COUT
--operation mode is counter

Q1L73 = CARRY(Q1_cnt100ms[17] & !Q1L53);


--Q1_cnt100ms[18] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[18]
--operation mode is counter

Q1_cnt100ms[18]_lut_out = Q1_cnt100ms[18] $ Q1L73;
Q1_cnt100ms[18]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[18]_lut_out);
Q1_cnt100ms[18] = DFFE(Q1_cnt100ms[18]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--Q1L93 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[18]~COUT
--operation mode is counter

Q1L93 = CARRY(!Q1L73 # !Q1_cnt100ms[18]);


--Q1_cnt100ms[19] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[19]
--operation mode is counter

Q1_cnt100ms[19]_lut_out = Q1_cnt100ms[19] $ !Q1L93;
Q1_cnt100ms[19]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[19]_lut_out);
Q1_cnt100ms[19] = DFFE(Q1_cnt100ms[19]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--Q1L14 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[19]~COUT
--operation mode is counter

Q1L14 = CARRY(Q1_cnt100ms[19] & !Q1L93);


--Q1_cnt100ms[20] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[20]
--operation mode is counter

Q1_cnt100ms[20]_lut_out = Q1_cnt100ms[20] $ Q1L14;
Q1_cnt100ms[20]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[20]_lut_out);
Q1_cnt100ms[20] = DFFE(Q1_cnt100ms[20]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--Q1L34 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[20]~COUT
--operation mode is counter

Q1L34 = CARRY(!Q1L14 # !Q1_cnt100ms[20]);


--Q1_cnt100ms[21] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[21]
--operation mode is counter

Q1_cnt100ms[21]_lut_out = Q1_cnt100ms[21] $ !Q1L34;
Q1_cnt100ms[21]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[21]_lut_out);
Q1_cnt100ms[21] = DFFE(Q1_cnt100ms[21]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--Q1L54 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[21]~COUT
--operation mode is counter

Q1L54 = CARRY(!Q1_cnt100ms[21] & !Q1L34);


--Q1_cnt100ms[22] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[22]
--operation mode is counter

Q1_cnt100ms[22]_lut_out = Q1_cnt100ms[22] $ Q1L54;
Q1_cnt100ms[22]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[22]_lut_out);
Q1_cnt100ms[22] = DFFE(Q1_cnt100ms[22]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--Q1L74 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[22]~COUT
--operation mode is counter

Q1L74 = CARRY(Q1_cnt100ms[22] # !Q1L54);


--Q1_cnt100ms[23] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[23]
--operation mode is counter

Q1_cnt100ms[23]_lut_out = Q1_cnt100ms[23] $ !Q1L74;
Q1_cnt100ms[23]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[23]_lut_out);
Q1_cnt100ms[23] = DFFE(Q1_cnt100ms[23]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--Q1L94 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[23]~COUT
--operation mode is counter

Q1L94 = CARRY(!Q1_cnt100ms[23] & !Q1L74);


--Q1_cnt100ms[24] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[24]
--operation mode is counter

Q1_cnt100ms[24]_lut_out = Q1_cnt100ms[24] $ Q1L94;
Q1_cnt100ms[24]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[24]_lut_out);
Q1_cnt100ms[24] = DFFE(Q1_cnt100ms[24]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--Q1L15 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[24]~COUT
--operation mode is counter

Q1L15 = CARRY(Q1_cnt100ms[24] # !Q1L94);


--Q1_cnt100ms[25] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[25]
--operation mode is counter

Q1_cnt100ms[25]_lut_out = Q1_cnt100ms[25] $ !Q1L15;
Q1_cnt100ms[25]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[25]_lut_out);
Q1_cnt100ms[25] = DFFE(Q1_cnt100ms[25]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--Q1L35 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[25]~COUT
--operation mode is counter

Q1L35 = CARRY(!Q1_cnt100ms[25] & !Q1L15);


--Q1_cnt100ms[26] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[26]
--operation mode is counter

Q1_cnt100ms[26]_lut_out = Q1_cnt100ms[26] $ Q1L35;
Q1_cnt100ms[26]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[26]_lut_out);
Q1_cnt100ms[26] = DFFE(Q1_cnt100ms[26]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--Q1L55 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[26]~COUT
--operation mode is counter

Q1L55 = CARRY(Q1_cnt100ms[26] # !Q1L35);


--Q1_cnt100ms[27] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[27]
--operation mode is counter

Q1_cnt100ms[27]_lut_out = Q1_cnt100ms[27] $ !Q1L55;
Q1_cnt100ms[27]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[27]_lut_out);
Q1_cnt100ms[27] = DFFE(Q1_cnt100ms[27]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--Q1L75 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[27]~COUT
--operation mode is counter

Q1L75 = CARRY(!Q1_cnt100ms[27] & !Q1L55);


--Q1_cnt100ms[28] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[28]
--operation mode is counter

Q1_cnt100ms[28]_lut_out = Q1_cnt100ms[28] $ Q1L75;
Q1_cnt100ms[28]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[28]_lut_out);
Q1_cnt100ms[28] = DFFE(Q1_cnt100ms[28]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--Q1L95 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[28]~COUT
--operation mode is counter

Q1L95 = CARRY(Q1_cnt100ms[28] # !Q1L75);


--Q1_cnt100ms[29] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[29]
--operation mode is counter

Q1_cnt100ms[29]_lut_out = Q1_cnt100ms[29] $ !Q1L95;
Q1_cnt100ms[29]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[29]_lut_out);
Q1_cnt100ms[29] = DFFE(Q1_cnt100ms[29]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--Q1L16 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[29]~COUT
--operation mode is counter

Q1L16 = CARRY(!Q1_cnt100ms[29] & !Q1L95);


--Q1_cnt100ms[30] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[30]
--operation mode is counter

Q1_cnt100ms[30]_lut_out = Q1_cnt100ms[30] $ Q1L16;
Q1_cnt100ms[30]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[30]_lut_out);
Q1_cnt100ms[30] = DFFE(Q1_cnt100ms[30]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );

--Q1L36 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[30]~COUT
--operation mode is counter

Q1L36 = CARRY(Q1_cnt100ms[30] # !Q1L16);


--Q1_cnt100ms[31] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[31]
--operation mode is normal

Q1_cnt100ms[31]_lut_out = Q1_cnt100ms[31] $ !Q1L36;
Q1_cnt100ms[31]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[31]_lut_out);
Q1_cnt100ms[31] = DFFE(Q1_cnt100ms[31]_sload_eqn, GLOBAL(HE1_outclock0), !V1L3Q, , );


--R1L1 is master_data_source:inst_master_data_source|add_14~0
--operation mode is arithmetic

R1L1 = !R1_data[0];

--R1L2 is master_data_source:inst_master_data_source|add_14~0COUT
--operation mode is arithmetic

R1L2 = CARRY(R1_data[0]);


--R1L3 is master_data_source:inst_master_data_source|add_14~1
--operation mode is arithmetic

R1L3 = R1_data[1] $ R1L2;

--R1L4 is master_data_source:inst_master_data_source|add_14~1COUT
--operation mode is arithmetic

R1L4 = CARRY(!R1L2 # !R1_data[1]);


--R1L5 is master_data_source:inst_master_data_source|add_14~2
--operation mode is arithmetic

R1L5 = R1_data[2] $ !R1L4;

--R1L6 is master_data_source:inst_master_data_source|add_14~2COUT
--operation mode is arithmetic

R1L6 = CARRY(R1_data[2] & !R1L4);


--R1L7 is master_data_source:inst_master_data_source|add_14~3
--operation mode is arithmetic

R1L7 = R1_data[3] $ R1L6;

--R1L8 is master_data_source:inst_master_data_source|add_14~3COUT
--operation mode is arithmetic

R1L8 = CARRY(!R1L6 # !R1_data[3]);


--R1L9 is master_data_source:inst_master_data_source|add_14~4
--operation mode is arithmetic

R1L9 = R1_data[4] $ !R1L8;

--R1L01 is master_data_source:inst_master_data_source|add_14~4COUT
--operation mode is arithmetic

R1L01 = CARRY(R1_data[4] & !R1L8);


--R1L11 is master_data_source:inst_master_data_source|add_14~5
--operation mode is arithmetic

R1L11 = R1_data[5] $ R1L01;

--R1L21 is master_data_source:inst_master_data_source|add_14~5COUT
--operation mode is arithmetic

R1L21 = CARRY(!R1L01 # !R1_data[5]);


--R1L31 is master_data_source:inst_master_data_source|add_14~6
--operation mode is arithmetic

R1L31 = R1_data[6] $ !R1L21;

--R1L41 is master_data_source:inst_master_data_source|add_14~6COUT
--operation mode is arithmetic

R1L41 = CARRY(R1_data[6] & !R1L21);


--R1L51 is master_data_source:inst_master_data_source|add_14~7
--operation mode is arithmetic

R1L51 = R1_data[7] $ R1L41;

--R1L61 is master_data_source:inst_master_data_source|add_14~7COUT
--operation mode is arithmetic

R1L61 = CARRY(!R1L41 # !R1_data[7]);


--R1L71 is master_data_source:inst_master_data_source|add_14~8
--operation mode is arithmetic

R1L71 = R1_data[8] $ !R1L61;

--R1L81 is master_data_source:inst_master_data_source|add_14~8COUT
--operation mode is arithmetic

R1L81 = CARRY(R1_data[8] & !R1L61);


--R1L91 is master_data_source:inst_master_data_source|add_14~9
--operation mode is arithmetic

R1L91 = R1_data[9] $ R1L81;

--R1L02 is master_data_source:inst_master_data_source|add_14~9COUT
--operation mode is arithmetic

R1L02 = CARRY(!R1L81 # !R1_data[9]);


--R1L12 is master_data_source:inst_master_data_source|add_14~10
--operation mode is arithmetic

R1L12 = R1_data[10] $ !R1L02;

--R1L22 is master_data_source:inst_master_data_source|add_14~10COUT
--operation mode is arithmetic

R1L22 = CARRY(R1_data[10] & !R1L02);


--R1L32 is master_data_source:inst_master_data_source|add_14~11
--operation mode is arithmetic

R1L32 = R1_data[11] $ R1L22;

--R1L42 is master_data_source:inst_master_data_source|add_14~11COUT
--operation mode is arithmetic

R1L42 = CARRY(!R1L22 # !R1_data[11]);


--R1L52 is master_data_source:inst_master_data_source|add_14~12
--operation mode is arithmetic

R1L52 = R1_data[12] $ !R1L42;

--R1L62 is master_data_source:inst_master_data_source|add_14~12COUT
--operation mode is arithmetic

R1L62 = CARRY(R1_data[12] & !R1L42);


--R1L72 is master_data_source:inst_master_data_source|add_14~13
--operation mode is arithmetic

R1L72 = R1_data[13] $ R1L62;

--R1L82 is master_data_source:inst_master_data_source|add_14~13COUT
--operation mode is arithmetic

R1L82 = CARRY(!R1L62 # !R1_data[13]);


--R1L92 is master_data_source:inst_master_data_source|add_14~14
--operation mode is arithmetic

R1L92 = R1_data[14] $ !R1L82;

--R1L03 is master_data_source:inst_master_data_source|add_14~14COUT
--operation mode is arithmetic

R1L03 = CARRY(R1_data[14] & !R1L82);


--R1L13 is master_data_source:inst_master_data_source|add_14~15
--operation mode is arithmetic

R1L13 = R1_data[15] $ R1L03;

--R1L23 is master_data_source:inst_master_data_source|add_14~15COUT
--operation mode is arithmetic

R1L23 = CARRY(!R1L03 # !R1_data[15]);


--R1L33 is master_data_source:inst_master_data_source|add_14~16
--operation mode is arithmetic

R1L33 = R1_data[16] $ !R1L23;

--R1L43 is master_data_source:inst_master_data_source|add_14~16COUT
--operation mode is arithmetic

R1L43 = CARRY(R1_data[16] & !R1L23);


--R1L53 is master_data_source:inst_master_data_source|add_14~17
--operation mode is arithmetic

R1L53 = R1_data[17] $ R1L43;

--R1L63 is master_data_source:inst_master_data_source|add_14~17COUT
--operation mode is arithmetic

R1L63 = CARRY(!R1L43 # !R1_data[17]);


--R1L73 is master_data_source:inst_master_data_source|add_14~18
--operation mode is arithmetic

R1L73 = R1_data[18] $ !R1L63;

--R1L83 is master_data_source:inst_master_data_source|add_14~18COUT
--operation mode is arithmetic

R1L83 = CARRY(R1_data[18] & !R1L63);


--R1L93 is master_data_source:inst_master_data_source|add_14~19
--operation mode is arithmetic

R1L93 = R1_data[19] $ R1L83;

--R1L04 is master_data_source:inst_master_data_source|add_14~19COUT
--operation mode is arithmetic

R1L04 = CARRY(!R1L83 # !R1_data[19]);


--R1L14 is master_data_source:inst_master_data_source|add_14~20
--operation mode is arithmetic

R1L14 = R1_data[20] $ !R1L04;

--R1L24 is master_data_source:inst_master_data_source|add_14~20COUT
--operation mode is arithmetic

R1L24 = CARRY(R1_data[20] & !R1L04);


--R1L34 is master_data_source:inst_master_data_source|add_14~21
--operation mode is arithmetic

R1L34 = R1_data[21] $ R1L24;

--R1L44 is master_data_source:inst_master_data_source|add_14~21COUT
--operation mode is arithmetic

R1L44 = CARRY(!R1L24 # !R1_data[21]);


--R1L54 is master_data_source:inst_master_data_source|add_14~22
--operation mode is arithmetic

R1L54 = R1_data[22] $ !R1L44;

--R1L64 is master_data_source:inst_master_data_source|add_14~22COUT
--operation mode is arithmetic

R1L64 = CARRY(R1_data[22] & !R1L44);


--R1L74 is master_data_source:inst_master_data_source|add_14~23
--operation mode is arithmetic

R1L74 = R1_data[23] $ R1L64;

--R1L84 is master_data_source:inst_master_data_source|add_14~23COUT
--operation mode is arithmetic

R1L84 = CARRY(!R1L64 # !R1_data[23]);


--R1L94 is master_data_source:inst_master_data_source|add_14~24
--operation mode is arithmetic

R1L94 = R1_data[24] $ !R1L84;

--R1L05 is master_data_source:inst_master_data_source|add_14~24COUT
--operation mode is arithmetic

R1L05 = CARRY(R1_data[24] & !R1L84);


--R1L15 is master_data_source:inst_master_data_source|add_14~25
--operation mode is arithmetic

R1L15 = R1_data[25] $ R1L05;

--R1L25 is master_data_source:inst_master_data_source|add_14~25COUT
--operation mode is arithmetic

R1L25 = CARRY(!R1L05 # !R1_data[25]);


--R1L35 is master_data_source:inst_master_data_source|add_14~26
--operation mode is arithmetic

R1L35 = R1_data[26] $ !R1L25;

--R1L45 is master_data_source:inst_master_data_source|add_14~26COUT
--operation mode is arithmetic

R1L45 = CARRY(R1_data[26] & !R1L25);


--R1L55 is master_data_source:inst_master_data_source|add_14~27
--operation mode is arithmetic

R1L55 = R1_data[27] $ R1L45;

--R1L65 is master_data_source:inst_master_data_source|add_14~27COUT
--operation mode is arithmetic

R1L65 = CARRY(!R1L45 # !R1_data[27]);


--R1L75 is master_data_source:inst_master_data_source|add_14~28
--operation mode is arithmetic

R1L75 = R1_data[28] $ !R1L65;

--R1L85 is master_data_source:inst_master_data_source|add_14~28COUT
--operation mode is arithmetic

R1L85 = CARRY(R1_data[28] & !R1L65);


--R1L95 is master_data_source:inst_master_data_source|add_14~29
--operation mode is arithmetic

R1L95 = R1_data[29] $ R1L85;

--R1L06 is master_data_source:inst_master_data_source|add_14~29COUT
--operation mode is arithmetic

R1L06 = CARRY(!R1L85 # !R1_data[29]);


--R1L16 is master_data_source:inst_master_data_source|add_14~30
--operation mode is arithmetic

R1L16 = R1_data[30] $ !R1L06;

--R1L26 is master_data_source:inst_master_data_source|add_14~30COUT
--operation mode is arithmetic

R1L26 = CARRY(R1_data[30] & !R1L06);


--R1L36 is master_data_source:inst_master_data_source|add_14~31
--operation mode is normal

R1L36 = R1_data[31] $ R1L26;


--CB1L66 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~0
--operation mode is arithmetic

CB1L66 = !CB1_addr_cnt[0];

--CB1L76 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~0COUT
--operation mode is arithmetic

CB1L76 = CARRY(CB1_addr_cnt[0]);


--CB1L86 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~1
--operation mode is arithmetic

CB1L86 = CB1_addr_cnt[1] $ CB1L76;

--CB1L96 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~1COUT
--operation mode is arithmetic

CB1L96 = CARRY(!CB1L76 # !CB1_addr_cnt[1]);


--CB1L07 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~2
--operation mode is arithmetic

CB1L07 = CB1_addr_cnt[2] $ !CB1L96;

--CB1L17 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~2COUT
--operation mode is arithmetic

CB1L17 = CARRY(CB1_addr_cnt[2] & !CB1L96);


--CB1L27 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~3
--operation mode is arithmetic

CB1L27 = CB1_addr_cnt[3] $ CB1L17;

--CB1L37 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~3COUT
--operation mode is arithmetic

CB1L37 = CARRY(!CB1L17 # !CB1_addr_cnt[3]);


--CB1L47 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~4
--operation mode is arithmetic

CB1L47 = CB1_addr_cnt[4] $ !CB1L37;

--CB1L57 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~4COUT
--operation mode is arithmetic

CB1L57 = CARRY(CB1_addr_cnt[4] & !CB1L37);


--CB1L67 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~5
--operation mode is arithmetic

CB1L67 = CB1_addr_cnt[5] $ CB1L57;

--CB1L77 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~5COUT
--operation mode is arithmetic

CB1L77 = CARRY(!CB1L57 # !CB1_addr_cnt[5]);


--CB1L87 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~6
--operation mode is arithmetic

CB1L87 = CB1_addr_cnt[6] $ !CB1L77;

--CB1L97 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~6COUT
--operation mode is arithmetic

CB1L97 = CARRY(CB1_addr_cnt[6] & !CB1L77);


--CB1L08 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~7
--operation mode is arithmetic

CB1L08 = CB1_addr_cnt[7] $ CB1L97;

--CB1L18 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~7COUT
--operation mode is arithmetic

CB1L18 = CARRY(!CB1L97 # !CB1_addr_cnt[7]);


--CB1L28 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~8
--operation mode is normal

CB1L28 = CB1_addr_cnt[8] $ !CB1L18;


--CB2L66 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~0
--operation mode is arithmetic

CB2L66 = !CB2_addr_cnt[0];

--CB2L76 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~0COUT
--operation mode is arithmetic

CB2L76 = CARRY(CB2_addr_cnt[0]);


--CB2L86 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~1
--operation mode is arithmetic

CB2L86 = CB2_addr_cnt[1] $ CB2L76;

--CB2L96 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~1COUT
--operation mode is arithmetic

CB2L96 = CARRY(!CB2L76 # !CB2_addr_cnt[1]);


--CB2L07 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~2
--operation mode is arithmetic

CB2L07 = CB2_addr_cnt[2] $ !CB2L96;

--CB2L17 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~2COUT
--operation mode is arithmetic

CB2L17 = CARRY(CB2_addr_cnt[2] & !CB2L96);


--CB2L27 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~3
--operation mode is arithmetic

CB2L27 = CB2_addr_cnt[3] $ CB2L17;

--CB2L37 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~3COUT
--operation mode is arithmetic

CB2L37 = CARRY(!CB2L17 # !CB2_addr_cnt[3]);


--CB2L47 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~4
--operation mode is arithmetic

CB2L47 = CB2_addr_cnt[4] $ !CB2L37;

--CB2L57 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~4COUT
--operation mode is arithmetic

CB2L57 = CARRY(CB2_addr_cnt[4] & !CB2L37);


--CB2L67 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~5
--operation mode is arithmetic

CB2L67 = CB2_addr_cnt[5] $ CB2L57;

--CB2L77 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~5COUT
--operation mode is arithmetic

CB2L77 = CARRY(!CB2L57 # !CB2_addr_cnt[5]);


--CB2L87 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~6
--operation mode is arithmetic

CB2L87 = CB2_addr_cnt[6] $ !CB2L77;

--CB2L97 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~6COUT
--operation mode is arithmetic

CB2L97 = CARRY(CB2_addr_cnt[6] & !CB2L77);


--CB2L08 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~7
--operation mode is arithmetic

CB2L08 = CB2_addr_cnt[7] $ CB2L97;

--CB2L18 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~7COUT
--operation mode is arithmetic

CB2L18 = CARRY(!CB2L97 # !CB2_addr_cnt[7]);


--CB2L28 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~8
--operation mode is normal

CB2L28 = CB2_addr_cnt[8] $ !CB2L18;


--U1L1 is r2r:inst_r2r|add_11_rtl_350_rtl_858~0
--operation mode is arithmetic

U1L1 = !U1_cnt[0];

--U1L2 is r2r:inst_r2r|add_11_rtl_350_rtl_858~0COUT
--operation mode is arithmetic

U1L2 = CARRY(U1_cnt[0]);


--U1L3 is r2r:inst_r2r|add_11_rtl_350_rtl_858~1
--operation mode is arithmetic

U1L3 = U1_cnt[1] $ U1_up $ !U1L2;

--U1L4 is r2r:inst_r2r|add_11_rtl_350_rtl_858~1COUT
--operation mode is arithmetic

U1L4 = CARRY(U1_cnt[1] & U1_up & !U1L2 # !U1_cnt[1] & (U1_up # !U1L2));


--U1L5 is r2r:inst_r2r|add_11_rtl_350_rtl_858~2
--operation mode is arithmetic

U1L5 = U1_cnt[2] $ U1_up $ U1L4;

--U1L6 is r2r:inst_r2r|add_11_rtl_350_rtl_858~2COUT
--operation mode is arithmetic

U1L6 = CARRY(U1_cnt[2] & (!U1L4 # !U1_up) # !U1_cnt[2] & !U1_up & !U1L4);


--U1L7 is r2r:inst_r2r|add_11_rtl_350_rtl_858~3
--operation mode is arithmetic

U1L7 = U1_cnt[3] $ U1_up $ !U1L6;

--U1L8 is r2r:inst_r2r|add_11_rtl_350_rtl_858~3COUT
--operation mode is arithmetic

U1L8 = CARRY(U1_cnt[3] & U1_up & !U1L6 # !U1_cnt[3] & (U1_up # !U1L6));


--U1L9 is r2r:inst_r2r|add_11_rtl_350_rtl_858~4
--operation mode is arithmetic

U1L9 = U1_cnt[4] $ U1_up $ U1L8;

--U1L01 is r2r:inst_r2r|add_11_rtl_350_rtl_858~4COUT
--operation mode is arithmetic

U1L01 = CARRY(U1_cnt[4] & (!U1L8 # !U1_up) # !U1_cnt[4] & !U1_up & !U1L8);


--U1L11 is r2r:inst_r2r|add_11_rtl_350_rtl_858~5
--operation mode is arithmetic

U1L11 = U1_cnt[5] $ U1_up $ !U1L01;

--U1L21 is r2r:inst_r2r|add_11_rtl_350_rtl_858~5COUT
--operation mode is arithmetic

U1L21 = CARRY(U1_cnt[5] & U1_up & !U1L01 # !U1_cnt[5] & (U1_up # !U1L01));


--U1L31 is r2r:inst_r2r|add_11_rtl_350_rtl_858~6
--operation mode is normal

U1L31 = U1_cnt[6] $ U1_up $ !U1L21;


--GB43_sload_path[15] is single_led:inst_single_led|lpm_counter:cnt_rtl_363|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

GB43_sload_path[15]_lut_out = GB43_sload_path[15] $ GB43L13;
GB43_sload_path[15]_reg_input = Y1_command_0_local[26] & GB43_sload_path[15]_lut_out;
GB43_sload_path[15] = DFFE(GB43_sload_path[15]_reg_input, GLOBAL(HE1_outclock0), !V1L3Q, , );


--GB43_sload_path[14] is single_led:inst_single_led|lpm_counter:cnt_rtl_363|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

GB43_sload_path[14]_lut_out = GB43_sload_path[14] $ !GB43L92;
GB43_sload_path[14]_reg_input = Y1_command_0_local[26] & GB43_sload_path[14]_lut_out;
GB43_sload_path[14] = DFFE(GB43_sload_path[14]_reg_input, GLOBAL(HE1_outclock0), !V1L3Q, , );

--GB43L13 is single_led:inst_single_led|lpm_counter:cnt_rtl_363|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

GB43L13 = CARRY(GB43_sload_path[14] & !GB43L92);


--GB43_sload_path[13] is single_led:inst_single_led|lpm_counter:cnt_rtl_363|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

GB43_sload_path[13]_lut_out = GB43_sload_path[13] $ GB43L72;
GB43_sload_path[13]_reg_input = Y1_command_0_local[26] & GB43_sload_path[13]_lut_out;
GB43_sload_path[13] = DFFE(GB43_sload_path[13]_reg_input, GLOBAL(HE1_outclock0), !V1L3Q, , );

--GB43L92 is single_led:inst_single_led|lpm_counter:cnt_rtl_363|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

GB43L92 = CARRY(!GB43L72 # !GB43_sload_path[13]);


--GB43_sload_path[12] is single_led:inst_single_led|lpm_counter:cnt_rtl_363|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

GB43_sload_path[12]_lut_out = GB43_sload_path[12] $ !GB43L52;
GB43_sload_path[12]_reg_input = Y1_command_0_local[26] & GB43_sload_path[12]_lut_out;
GB43_sload_path[12] = DFFE(GB43_sload_path[12]_reg_input, GLOBAL(HE1_outclock0), !V1L3Q, , );

--GB43L72 is single_led:inst_single_led|lpm_counter:cnt_rtl_363|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

GB43L72 = CARRY(GB43_sload_path[12] & !GB43L52);


--GB43_sload_path[11] is single_led:inst_single_led|lpm_counter:cnt_rtl_363|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

GB43_sload_path[11]_lut_out = GB43_sload_path[11] $ GB43L32;
GB43_sload_path[11]_reg_input = Y1_command_0_local[26] & GB43_sload_path[11]_lut_out;
GB43_sload_path[11] = DFFE(GB43_sload_path[11]_reg_input, GLOBAL(HE1_outclock0), !V1L3Q, , );

--GB43L52 is single_led:inst_single_led|lpm_counter:cnt_rtl_363|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

GB43L52 = CARRY(!GB43L32 # !GB43_sload_path[11]);


--GB43_sload_path[10] is single_led:inst_single_led|lpm_counter:cnt_rtl_363|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

GB43_sload_path[10]_lut_out = GB43_sload_path[10] $ !GB43L12;
GB43_sload_path[10]_reg_input = Y1_command_0_local[26] & GB43_sload_path[10]_lut_out;
GB43_sload_path[10] = DFFE(GB43_sload_path[10]_reg_input, GLOBAL(HE1_outclock0), !V1L3Q, , );

--GB43L32 is single_led:inst_single_led|lpm_counter:cnt_rtl_363|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

GB43L32 = CARRY(GB43_sload_path[10] & !GB43L12);


--GB43_sload_path[9] is single_led:inst_single_led|lpm_counter:cnt_rtl_363|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

GB43_sload_path[9]_lut_out = GB43_sload_path[9] $ GB43L91;
GB43_sload_path[9]_reg_input = Y1_command_0_local[26] & GB43_sload_path[9]_lut_out;
GB43_sload_path[9] = DFFE(GB43_sload_path[9]_reg_input, GLOBAL(HE1_outclock0), !V1L3Q, , );

--GB43L12 is single_led:inst_single_led|lpm_counter:cnt_rtl_363|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

GB43L12 = CARRY(!GB43L91 # !GB43_sload_path[9]);


--GB43_sload_path[8] is single_led:inst_single_led|lpm_counter:cnt_rtl_363|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

GB43_sload_path[8]_lut_out = GB43_sload_path[8] $ !GB43L71;
GB43_sload_path[8]_reg_input = Y1_command_0_local[26] & GB43_sload_path[8]_lut_out;
GB43_sload_path[8] = DFFE(GB43_sload_path[8]_reg_input, GLOBAL(HE1_outclock0), !V1L3Q, , );

--GB43L91 is single_led:inst_single_led|lpm_counter:cnt_rtl_363|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

GB43L91 = CARRY(GB43_sload_path[8] & !GB43L71);


--GB43_sload_path[7] is single_led:inst_single_led|lpm_counter:cnt_rtl_363|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

GB43_sload_path[7]_lut_out = GB43_sload_path[7] $ GB43L51;
GB43_sload_path[7]_reg_input = Y1_command_0_local[26] & GB43_sload_path[7]_lut_out;
GB43_sload_path[7] = DFFE(GB43_sload_path[7]_reg_input, GLOBAL(HE1_outclock0), !V1L3Q, , );

--GB43L71 is single_led:inst_single_led|lpm_counter:cnt_rtl_363|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

GB43L71 = CARRY(!GB43L51 # !GB43_sload_path[7]);


--GB43_sload_path[6] is single_led:inst_single_led|lpm_counter:cnt_rtl_363|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

GB43_sload_path[6]_lut_out = GB43_sload_path[6] $ !GB43L31;
GB43_sload_path[6]_reg_input = Y1_command_0_local[26] & GB43_sload_path[6]_lut_out;
GB43_sload_path[6] = DFFE(GB43_sload_path[6]_reg_input, GLOBAL(HE1_outclock0), !V1L3Q, , );

--GB43L51 is single_led:inst_single_led|lpm_counter:cnt_rtl_363|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

GB43L51 = CARRY(GB43_sload_path[6] & !GB43L31);


--GB43_sload_path[5] is single_led:inst_single_led|lpm_counter:cnt_rtl_363|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

GB43_sload_path[5]_lut_out = GB43_sload_path[5] $ GB43L11;
GB43_sload_path[5]_reg_input = Y1_command_0_local[26] & GB43_sload_path[5]_lut_out;
GB43_sload_path[5] = DFFE(GB43_sload_path[5]_reg_input, GLOBAL(HE1_outclock0), !V1L3Q, , );

--GB43L31 is single_led:inst_single_led|lpm_counter:cnt_rtl_363|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

GB43L31 = CARRY(!GB43L11 # !GB43_sload_path[5]);


--GB43_sload_path[4] is single_led:inst_single_led|lpm_counter:cnt_rtl_363|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

GB43_sload_path[4]_lut_out = GB43_sload_path[4] $ !GB43L9;
GB43_sload_path[4]_reg_input = Y1_command_0_local[26] & GB43_sload_path[4]_lut_out;
GB43_sload_path[4] = DFFE(GB43_sload_path[4]_reg_input, GLOBAL(HE1_outclock0), !V1L3Q, , );

--GB43L11 is single_led:inst_single_led|lpm_counter:cnt_rtl_363|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

GB43L11 = CARRY(GB43_sload_path[4] & !GB43L9);


--GB43_sload_path[3] is single_led:inst_single_led|lpm_counter:cnt_rtl_363|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

GB43_sload_path[3]_lut_out = GB43_sload_path[3] $ GB43L7;
GB43_sload_path[3]_reg_input = Y1_command_0_local[26] & GB43_sload_path[3]_lut_out;
GB43_sload_path[3] = DFFE(GB43_sload_path[3]_reg_input, GLOBAL(HE1_outclock0), !V1L3Q, , );

--GB43L9 is single_led:inst_single_led|lpm_counter:cnt_rtl_363|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

GB43L9 = CARRY(!GB43L7 # !GB43_sload_path[3]);


--GB43_sload_path[2] is single_led:inst_single_led|lpm_counter:cnt_rtl_363|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

GB43_sload_path[2]_lut_out = GB43_sload_path[2] $ !GB43L5;
GB43_sload_path[2]_reg_input = Y1_command_0_local[26] & GB43_sload_path[2]_lut_out;
GB43_sload_path[2] = DFFE(GB43_sload_path[2]_reg_input, GLOBAL(HE1_outclock0), !V1L3Q, , );

--GB43L7 is single_led:inst_single_led|lpm_counter:cnt_rtl_363|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

GB43L7 = CARRY(GB43_sload_path[2] & !GB43L5);


--GB43_sload_path[1] is single_led:inst_single_led|lpm_counter:cnt_rtl_363|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

GB43_sload_path[1]_lut_out = GB43_sload_path[1] $ GB43L3;
GB43_sload_path[1]_reg_input = Y1_command_0_local[26] & GB43_sload_path[1]_lut_out;
GB43_sload_path[1] = DFFE(GB43_sload_path[1]_reg_input, GLOBAL(HE1_outclock0), !V1L3Q, , );

--GB43L5 is single_led:inst_single_led|lpm_counter:cnt_rtl_363|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

GB43L5 = CARRY(!GB43L3 # !GB43_sload_path[1]);


--GB43_sload_path[0] is single_led:inst_single_led|lpm_counter:cnt_rtl_363|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB43_sload_path[0]_lut_out = !GB43_sload_path[0];
GB43_sload_path[0]_reg_input = Y1_command_0_local[26] & GB43_sload_path[0]_lut_out;
GB43_sload_path[0] = DFFE(GB43_sload_path[0]_reg_input, GLOBAL(HE1_outclock0), !V1L3Q, , );

--GB43L3 is single_led:inst_single_led|lpm_counter:cnt_rtl_363|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB43L3 = CARRY(GB43_sload_path[0]);


--GB92_sload_path[9] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_362|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is normal

GB92_sload_path[9]_lut_out = GB92_sload_path[9] $ (N1L32 & GB92L91);
GB92_sload_path[9]_reg_input = !N1L91 & GB92_sload_path[9]_lut_out;
GB92_sload_path[9] = DFFE(GB92_sload_path[9]_reg_input, GLOBAL(HE1_outclock1), !V1L3Q, , );


--GB92_sload_path[8] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_362|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

GB92_sload_path[8]_lut_out = GB92_sload_path[8] $ (N1L32 & !GB92L71);
GB92_sload_path[8]_reg_input = !N1L91 & GB92_sload_path[8]_lut_out;
GB92_sload_path[8] = DFFE(GB92_sload_path[8]_reg_input, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB92L91 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_362|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

GB92L91 = CARRY(GB92_sload_path[8] & !GB92L71);


--GB92_sload_path[7] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_362|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

GB92_sload_path[7]_lut_out = GB92_sload_path[7] $ (N1L32 & GB92L51);
GB92_sload_path[7]_reg_input = !N1L91 & GB92_sload_path[7]_lut_out;
GB92_sload_path[7] = DFFE(GB92_sload_path[7]_reg_input, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB92L71 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_362|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

GB92L71 = CARRY(!GB92L51 # !GB92_sload_path[7]);


--GB92_sload_path[6] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_362|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

GB92_sload_path[6]_lut_out = GB92_sload_path[6] $ (N1L32 & !GB92L31);
GB92_sload_path[6]_reg_input = !N1L91 & GB92_sload_path[6]_lut_out;
GB92_sload_path[6] = DFFE(GB92_sload_path[6]_reg_input, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB92L51 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_362|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

GB92L51 = CARRY(GB92_sload_path[6] & !GB92L31);


--GB92_sload_path[5] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_362|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

GB92_sload_path[5]_lut_out = GB92_sload_path[5] $ (N1L32 & GB92L11);
GB92_sload_path[5]_reg_input = !N1L91 & GB92_sload_path[5]_lut_out;
GB92_sload_path[5] = DFFE(GB92_sload_path[5]_reg_input, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB92L31 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_362|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

GB92L31 = CARRY(!GB92L11 # !GB92_sload_path[5]);


--GB92_sload_path[4] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_362|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

GB92_sload_path[4]_lut_out = GB92_sload_path[4] $ (N1L32 & !GB92L9);
GB92_sload_path[4]_reg_input = !N1L91 & GB92_sload_path[4]_lut_out;
GB92_sload_path[4] = DFFE(GB92_sload_path[4]_reg_input, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB92L11 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_362|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

GB92L11 = CARRY(GB92_sload_path[4] & !GB92L9);


--GB92_sload_path[3] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_362|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

GB92_sload_path[3]_lut_out = GB92_sload_path[3] $ (N1L32 & GB92L7);
GB92_sload_path[3]_reg_input = !N1L91 & GB92_sload_path[3]_lut_out;
GB92_sload_path[3] = DFFE(GB92_sload_path[3]_reg_input, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB92L9 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_362|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

GB92L9 = CARRY(!GB92L7 # !GB92_sload_path[3]);


--GB92_sload_path[2] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_362|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

GB92_sload_path[2]_lut_out = GB92_sload_path[2] $ (N1L32 & !GB92L5);
GB92_sload_path[2]_reg_input = !N1L91 & GB92_sload_path[2]_lut_out;
GB92_sload_path[2] = DFFE(GB92_sload_path[2]_reg_input, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB92L7 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_362|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

GB92L7 = CARRY(GB92_sload_path[2] & !GB92L5);


--GB92_sload_path[1] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_362|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

GB92_sload_path[1]_lut_out = GB92_sload_path[1] $ (N1L32 & GB92L3);
GB92_sload_path[1]_reg_input = !N1L91 & GB92_sload_path[1]_lut_out;
GB92_sload_path[1] = DFFE(GB92_sload_path[1]_reg_input, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB92L5 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_362|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

GB92L5 = CARRY(!GB92L3 # !GB92_sload_path[1]);


--GB92_sload_path[0] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_362|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB92_sload_path[0]_lut_out = N1L32 $ GB92_sload_path[0];
GB92_sload_path[0]_reg_input = !N1L91 & GB92_sload_path[0]_lut_out;
GB92_sload_path[0] = DFFE(GB92_sload_path[0]_reg_input, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB92L3 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_362|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB92L3 = CARRY(GB92_sload_path[0]);


--GB23_sload_path[15] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

GB23_sload_path[15]_lut_out = GB23_sload_path[15] $ (Q1L56 & GB23L13);
GB23_sload_path[15]_reg_input = !Q1_reduce_nor_3 & GB23_sload_path[15]_lut_out;
GB23_sload_path[15] = DFFE(GB23_sload_path[15]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);


--GB23_sload_path[14] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

GB23_sload_path[14]_lut_out = GB23_sload_path[14] $ (Q1L56 & !GB23L92);
GB23_sload_path[14]_reg_input = !Q1_reduce_nor_3 & GB23_sload_path[14]_lut_out;
GB23_sload_path[14] = DFFE(GB23_sload_path[14]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB23L13 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

GB23L13 = CARRY(GB23_sload_path[14] & !GB23L92);


--GB23_sload_path[13] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

GB23_sload_path[13]_lut_out = GB23_sload_path[13] $ (Q1L56 & GB23L72);
GB23_sload_path[13]_reg_input = !Q1_reduce_nor_3 & GB23_sload_path[13]_lut_out;
GB23_sload_path[13] = DFFE(GB23_sload_path[13]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB23L92 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

GB23L92 = CARRY(!GB23L72 # !GB23_sload_path[13]);


--GB23_sload_path[12] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

GB23_sload_path[12]_lut_out = GB23_sload_path[12] $ (Q1L56 & !GB23L52);
GB23_sload_path[12]_reg_input = !Q1_reduce_nor_3 & GB23_sload_path[12]_lut_out;
GB23_sload_path[12] = DFFE(GB23_sload_path[12]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB23L72 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

GB23L72 = CARRY(GB23_sload_path[12] & !GB23L52);


--GB23_sload_path[11] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

GB23_sload_path[11]_lut_out = GB23_sload_path[11] $ (Q1L56 & GB23L32);
GB23_sload_path[11]_reg_input = !Q1_reduce_nor_3 & GB23_sload_path[11]_lut_out;
GB23_sload_path[11] = DFFE(GB23_sload_path[11]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB23L52 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

GB23L52 = CARRY(!GB23L32 # !GB23_sload_path[11]);


--GB23_sload_path[10] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

GB23_sload_path[10]_lut_out = GB23_sload_path[10] $ (Q1L56 & !GB23L12);
GB23_sload_path[10]_reg_input = !Q1_reduce_nor_3 & GB23_sload_path[10]_lut_out;
GB23_sload_path[10] = DFFE(GB23_sload_path[10]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB23L32 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

GB23L32 = CARRY(GB23_sload_path[10] & !GB23L12);


--GB23_sload_path[9] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

GB23_sload_path[9]_lut_out = GB23_sload_path[9] $ (Q1L56 & GB23L91);
GB23_sload_path[9]_reg_input = !Q1_reduce_nor_3 & GB23_sload_path[9]_lut_out;
GB23_sload_path[9] = DFFE(GB23_sload_path[9]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB23L12 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

GB23L12 = CARRY(!GB23L91 # !GB23_sload_path[9]);


--GB23_sload_path[8] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

GB23_sload_path[8]_lut_out = GB23_sload_path[8] $ (Q1L56 & !GB23L71);
GB23_sload_path[8]_reg_input = !Q1_reduce_nor_3 & GB23_sload_path[8]_lut_out;
GB23_sload_path[8] = DFFE(GB23_sload_path[8]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB23L91 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

GB23L91 = CARRY(GB23_sload_path[8] & !GB23L71);


--GB23_sload_path[7] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

GB23_sload_path[7]_lut_out = GB23_sload_path[7] $ (Q1L56 & GB23L51);
GB23_sload_path[7]_reg_input = !Q1_reduce_nor_3 & GB23_sload_path[7]_lut_out;
GB23_sload_path[7] = DFFE(GB23_sload_path[7]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB23L71 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

GB23L71 = CARRY(!GB23L51 # !GB23_sload_path[7]);


--GB23_sload_path[6] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

GB23_sload_path[6]_lut_out = GB23_sload_path[6] $ (Q1L56 & !GB23L31);
GB23_sload_path[6]_reg_input = !Q1_reduce_nor_3 & GB23_sload_path[6]_lut_out;
GB23_sload_path[6] = DFFE(GB23_sload_path[6]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB23L51 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

GB23L51 = CARRY(GB23_sload_path[6] & !GB23L31);


--GB23_sload_path[5] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

GB23_sload_path[5]_lut_out = GB23_sload_path[5] $ (Q1L56 & GB23L11);
GB23_sload_path[5]_reg_input = !Q1_reduce_nor_3 & GB23_sload_path[5]_lut_out;
GB23_sload_path[5] = DFFE(GB23_sload_path[5]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB23L31 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

GB23L31 = CARRY(!GB23L11 # !GB23_sload_path[5]);


--GB23_sload_path[4] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

GB23_sload_path[4]_lut_out = GB23_sload_path[4] $ (Q1L56 & !GB23L9);
GB23_sload_path[4]_reg_input = !Q1_reduce_nor_3 & GB23_sload_path[4]_lut_out;
GB23_sload_path[4] = DFFE(GB23_sload_path[4]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB23L11 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

GB23L11 = CARRY(GB23_sload_path[4] & !GB23L9);


--GB23_sload_path[3] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

GB23_sload_path[3]_lut_out = GB23_sload_path[3] $ (Q1L56 & GB23L7);
GB23_sload_path[3]_reg_input = !Q1_reduce_nor_3 & GB23_sload_path[3]_lut_out;
GB23_sload_path[3] = DFFE(GB23_sload_path[3]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB23L9 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

GB23L9 = CARRY(!GB23L7 # !GB23_sload_path[3]);


--GB23_sload_path[2] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

GB23_sload_path[2]_lut_out = GB23_sload_path[2] $ (Q1L56 & !GB23L5);
GB23_sload_path[2]_reg_input = !Q1_reduce_nor_3 & GB23_sload_path[2]_lut_out;
GB23_sload_path[2] = DFFE(GB23_sload_path[2]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB23L7 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

GB23L7 = CARRY(GB23_sload_path[2] & !GB23L5);


--GB23_sload_path[1] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

GB23_sload_path[1]_lut_out = GB23_sload_path[1] $ (Q1L56 & GB23L3);
GB23_sload_path[1]_reg_input = !Q1_reduce_nor_3 & GB23_sload_path[1]_lut_out;
GB23_sload_path[1] = DFFE(GB23_sload_path[1]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB23L5 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

GB23L5 = CARRY(!GB23L3 # !GB23_sload_path[1]);


--GB23_sload_path[0] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB23_sload_path[0]_lut_out = Q1L56 $ GB23_sload_path[0];
GB23_sload_path[0]_reg_input = !Q1_reduce_nor_3 & GB23_sload_path[0]_lut_out;
GB23_sload_path[0] = DFFE(GB23_sload_path[0]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB23L3 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB23L3 = CARRY(GB23_sload_path[0]);


--GB33_sload_path[15] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

GB33_sload_path[15]_lut_out = GB33_sload_path[15] $ (Q1L66 & GB33L13);
GB33_sload_path[15]_reg_input = !Q1_reduce_nor_3 & GB33_sload_path[15]_lut_out;
GB33_sload_path[15] = DFFE(GB33_sload_path[15]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);


--GB33_sload_path[14] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

GB33_sload_path[14]_lut_out = GB33_sload_path[14] $ (Q1L66 & !GB33L92);
GB33_sload_path[14]_reg_input = !Q1_reduce_nor_3 & GB33_sload_path[14]_lut_out;
GB33_sload_path[14] = DFFE(GB33_sload_path[14]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB33L13 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

GB33L13 = CARRY(GB33_sload_path[14] & !GB33L92);


--GB33_sload_path[13] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

GB33_sload_path[13]_lut_out = GB33_sload_path[13] $ (Q1L66 & GB33L72);
GB33_sload_path[13]_reg_input = !Q1_reduce_nor_3 & GB33_sload_path[13]_lut_out;
GB33_sload_path[13] = DFFE(GB33_sload_path[13]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB33L92 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

GB33L92 = CARRY(!GB33L72 # !GB33_sload_path[13]);


--GB33_sload_path[12] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

GB33_sload_path[12]_lut_out = GB33_sload_path[12] $ (Q1L66 & !GB33L52);
GB33_sload_path[12]_reg_input = !Q1_reduce_nor_3 & GB33_sload_path[12]_lut_out;
GB33_sload_path[12] = DFFE(GB33_sload_path[12]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB33L72 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

GB33L72 = CARRY(GB33_sload_path[12] & !GB33L52);


--GB33_sload_path[11] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

GB33_sload_path[11]_lut_out = GB33_sload_path[11] $ (Q1L66 & GB33L32);
GB33_sload_path[11]_reg_input = !Q1_reduce_nor_3 & GB33_sload_path[11]_lut_out;
GB33_sload_path[11] = DFFE(GB33_sload_path[11]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB33L52 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

GB33L52 = CARRY(!GB33L32 # !GB33_sload_path[11]);


--GB33_sload_path[10] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

GB33_sload_path[10]_lut_out = GB33_sload_path[10] $ (Q1L66 & !GB33L12);
GB33_sload_path[10]_reg_input = !Q1_reduce_nor_3 & GB33_sload_path[10]_lut_out;
GB33_sload_path[10] = DFFE(GB33_sload_path[10]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB33L32 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

GB33L32 = CARRY(GB33_sload_path[10] & !GB33L12);


--GB33_sload_path[9] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

GB33_sload_path[9]_lut_out = GB33_sload_path[9] $ (Q1L66 & GB33L91);
GB33_sload_path[9]_reg_input = !Q1_reduce_nor_3 & GB33_sload_path[9]_lut_out;
GB33_sload_path[9] = DFFE(GB33_sload_path[9]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB33L12 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

GB33L12 = CARRY(!GB33L91 # !GB33_sload_path[9]);


--GB33_sload_path[8] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

GB33_sload_path[8]_lut_out = GB33_sload_path[8] $ (Q1L66 & !GB33L71);
GB33_sload_path[8]_reg_input = !Q1_reduce_nor_3 & GB33_sload_path[8]_lut_out;
GB33_sload_path[8] = DFFE(GB33_sload_path[8]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB33L91 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

GB33L91 = CARRY(GB33_sload_path[8] & !GB33L71);


--GB33_sload_path[7] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

GB33_sload_path[7]_lut_out = GB33_sload_path[7] $ (Q1L66 & GB33L51);
GB33_sload_path[7]_reg_input = !Q1_reduce_nor_3 & GB33_sload_path[7]_lut_out;
GB33_sload_path[7] = DFFE(GB33_sload_path[7]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB33L71 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

GB33L71 = CARRY(!GB33L51 # !GB33_sload_path[7]);


--GB33_sload_path[6] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

GB33_sload_path[6]_lut_out = GB33_sload_path[6] $ (Q1L66 & !GB33L31);
GB33_sload_path[6]_reg_input = !Q1_reduce_nor_3 & GB33_sload_path[6]_lut_out;
GB33_sload_path[6] = DFFE(GB33_sload_path[6]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB33L51 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

GB33L51 = CARRY(GB33_sload_path[6] & !GB33L31);


--GB33_sload_path[5] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

GB33_sload_path[5]_lut_out = GB33_sload_path[5] $ (Q1L66 & GB33L11);
GB33_sload_path[5]_reg_input = !Q1_reduce_nor_3 & GB33_sload_path[5]_lut_out;
GB33_sload_path[5] = DFFE(GB33_sload_path[5]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB33L31 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

GB33L31 = CARRY(!GB33L11 # !GB33_sload_path[5]);


--GB33_sload_path[4] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

GB33_sload_path[4]_lut_out = GB33_sload_path[4] $ (Q1L66 & !GB33L9);
GB33_sload_path[4]_reg_input = !Q1_reduce_nor_3 & GB33_sload_path[4]_lut_out;
GB33_sload_path[4] = DFFE(GB33_sload_path[4]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB33L11 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

GB33L11 = CARRY(GB33_sload_path[4] & !GB33L9);


--GB33_sload_path[3] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

GB33_sload_path[3]_lut_out = GB33_sload_path[3] $ (Q1L66 & GB33L7);
GB33_sload_path[3]_reg_input = !Q1_reduce_nor_3 & GB33_sload_path[3]_lut_out;
GB33_sload_path[3] = DFFE(GB33_sload_path[3]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB33L9 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

GB33L9 = CARRY(!GB33L7 # !GB33_sload_path[3]);


--GB33_sload_path[2] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

GB33_sload_path[2]_lut_out = GB33_sload_path[2] $ (Q1L66 & !GB33L5);
GB33_sload_path[2]_reg_input = !Q1_reduce_nor_3 & GB33_sload_path[2]_lut_out;
GB33_sload_path[2] = DFFE(GB33_sload_path[2]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB33L7 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

GB33L7 = CARRY(GB33_sload_path[2] & !GB33L5);


--GB33_sload_path[1] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

GB33_sload_path[1]_lut_out = GB33_sload_path[1] $ (Q1L66 & GB33L3);
GB33_sload_path[1]_reg_input = !Q1_reduce_nor_3 & GB33_sload_path[1]_lut_out;
GB33_sload_path[1] = DFFE(GB33_sload_path[1]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB33L5 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

GB33L5 = CARRY(!GB33L3 # !GB33_sload_path[1]);


--GB33_sload_path[0] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB33_sload_path[0]_lut_out = Q1L66 $ GB33_sload_path[0];
GB33_sload_path[0]_reg_input = !Q1_reduce_nor_3 & GB33_sload_path[0]_lut_out;
GB33_sload_path[0] = DFFE(GB33_sload_path[0]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB33L3 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB33L3 = CARRY(GB33_sload_path[0]);


--GB03_sload_path[15] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

GB03_sload_path[15]_lut_out = GB03_sload_path[15] $ (P1L56 & GB03L13);
GB03_sload_path[15]_reg_input = !P1_reduce_nor_3 & GB03_sload_path[15]_lut_out;
GB03_sload_path[15] = DFFE(GB03_sload_path[15]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);


--GB03_sload_path[14] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

GB03_sload_path[14]_lut_out = GB03_sload_path[14] $ (P1L56 & !GB03L92);
GB03_sload_path[14]_reg_input = !P1_reduce_nor_3 & GB03_sload_path[14]_lut_out;
GB03_sload_path[14] = DFFE(GB03_sload_path[14]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB03L13 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

GB03L13 = CARRY(GB03_sload_path[14] & !GB03L92);


--GB03_sload_path[13] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

GB03_sload_path[13]_lut_out = GB03_sload_path[13] $ (P1L56 & GB03L72);
GB03_sload_path[13]_reg_input = !P1_reduce_nor_3 & GB03_sload_path[13]_lut_out;
GB03_sload_path[13] = DFFE(GB03_sload_path[13]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB03L92 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

GB03L92 = CARRY(!GB03L72 # !GB03_sload_path[13]);


--GB03_sload_path[12] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

GB03_sload_path[12]_lut_out = GB03_sload_path[12] $ (P1L56 & !GB03L52);
GB03_sload_path[12]_reg_input = !P1_reduce_nor_3 & GB03_sload_path[12]_lut_out;
GB03_sload_path[12] = DFFE(GB03_sload_path[12]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB03L72 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

GB03L72 = CARRY(GB03_sload_path[12] & !GB03L52);


--GB03_sload_path[11] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

GB03_sload_path[11]_lut_out = GB03_sload_path[11] $ (P1L56 & GB03L32);
GB03_sload_path[11]_reg_input = !P1_reduce_nor_3 & GB03_sload_path[11]_lut_out;
GB03_sload_path[11] = DFFE(GB03_sload_path[11]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB03L52 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

GB03L52 = CARRY(!GB03L32 # !GB03_sload_path[11]);


--GB03_sload_path[10] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

GB03_sload_path[10]_lut_out = GB03_sload_path[10] $ (P1L56 & !GB03L12);
GB03_sload_path[10]_reg_input = !P1_reduce_nor_3 & GB03_sload_path[10]_lut_out;
GB03_sload_path[10] = DFFE(GB03_sload_path[10]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB03L32 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

GB03L32 = CARRY(GB03_sload_path[10] & !GB03L12);


--GB03_sload_path[9] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

GB03_sload_path[9]_lut_out = GB03_sload_path[9] $ (P1L56 & GB03L91);
GB03_sload_path[9]_reg_input = !P1_reduce_nor_3 & GB03_sload_path[9]_lut_out;
GB03_sload_path[9] = DFFE(GB03_sload_path[9]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB03L12 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

GB03L12 = CARRY(!GB03L91 # !GB03_sload_path[9]);


--GB03_sload_path[8] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

GB03_sload_path[8]_lut_out = GB03_sload_path[8] $ (P1L56 & !GB03L71);
GB03_sload_path[8]_reg_input = !P1_reduce_nor_3 & GB03_sload_path[8]_lut_out;
GB03_sload_path[8] = DFFE(GB03_sload_path[8]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB03L91 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

GB03L91 = CARRY(GB03_sload_path[8] & !GB03L71);


--GB03_sload_path[7] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

GB03_sload_path[7]_lut_out = GB03_sload_path[7] $ (P1L56 & GB03L51);
GB03_sload_path[7]_reg_input = !P1_reduce_nor_3 & GB03_sload_path[7]_lut_out;
GB03_sload_path[7] = DFFE(GB03_sload_path[7]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB03L71 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

GB03L71 = CARRY(!GB03L51 # !GB03_sload_path[7]);


--GB03_sload_path[6] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

GB03_sload_path[6]_lut_out = GB03_sload_path[6] $ (P1L56 & !GB03L31);
GB03_sload_path[6]_reg_input = !P1_reduce_nor_3 & GB03_sload_path[6]_lut_out;
GB03_sload_path[6] = DFFE(GB03_sload_path[6]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB03L51 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

GB03L51 = CARRY(GB03_sload_path[6] & !GB03L31);


--GB03_sload_path[5] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

GB03_sload_path[5]_lut_out = GB03_sload_path[5] $ (P1L56 & GB03L11);
GB03_sload_path[5]_reg_input = !P1_reduce_nor_3 & GB03_sload_path[5]_lut_out;
GB03_sload_path[5] = DFFE(GB03_sload_path[5]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB03L31 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

GB03L31 = CARRY(!GB03L11 # !GB03_sload_path[5]);


--GB03_sload_path[4] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

GB03_sload_path[4]_lut_out = GB03_sload_path[4] $ (P1L56 & !GB03L9);
GB03_sload_path[4]_reg_input = !P1_reduce_nor_3 & GB03_sload_path[4]_lut_out;
GB03_sload_path[4] = DFFE(GB03_sload_path[4]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB03L11 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

GB03L11 = CARRY(GB03_sload_path[4] & !GB03L9);


--GB03_sload_path[3] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

GB03_sload_path[3]_lut_out = GB03_sload_path[3] $ (P1L56 & GB03L7);
GB03_sload_path[3]_reg_input = !P1_reduce_nor_3 & GB03_sload_path[3]_lut_out;
GB03_sload_path[3] = DFFE(GB03_sload_path[3]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB03L9 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

GB03L9 = CARRY(!GB03L7 # !GB03_sload_path[3]);


--GB03_sload_path[2] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

GB03_sload_path[2]_lut_out = GB03_sload_path[2] $ (P1L56 & !GB03L5);
GB03_sload_path[2]_reg_input = !P1_reduce_nor_3 & GB03_sload_path[2]_lut_out;
GB03_sload_path[2] = DFFE(GB03_sload_path[2]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB03L7 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

GB03L7 = CARRY(GB03_sload_path[2] & !GB03L5);


--GB03_sload_path[1] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

GB03_sload_path[1]_lut_out = GB03_sload_path[1] $ (P1L56 & GB03L3);
GB03_sload_path[1]_reg_input = !P1_reduce_nor_3 & GB03_sload_path[1]_lut_out;
GB03_sload_path[1] = DFFE(GB03_sload_path[1]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB03L5 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

GB03L5 = CARRY(!GB03L3 # !GB03_sload_path[1]);


--GB03_sload_path[0] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB03_sload_path[0]_lut_out = P1L56 $ GB03_sload_path[0];
GB03_sload_path[0]_reg_input = !P1_reduce_nor_3 & GB03_sload_path[0]_lut_out;
GB03_sload_path[0] = DFFE(GB03_sload_path[0]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB03L3 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB03L3 = CARRY(GB03_sload_path[0]);


--GB13_sload_path[15] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_358|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

GB13_sload_path[15]_lut_out = GB13_sload_path[15] $ (P1L66 & GB13L13);
GB13_sload_path[15]_reg_input = !P1_reduce_nor_3 & GB13_sload_path[15]_lut_out;
GB13_sload_path[15] = DFFE(GB13_sload_path[15]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);


--GB13_sload_path[14] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_358|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

GB13_sload_path[14]_lut_out = GB13_sload_path[14] $ (P1L66 & !GB13L92);
GB13_sload_path[14]_reg_input = !P1_reduce_nor_3 & GB13_sload_path[14]_lut_out;
GB13_sload_path[14] = DFFE(GB13_sload_path[14]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB13L13 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_358|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

GB13L13 = CARRY(GB13_sload_path[14] & !GB13L92);


--GB13_sload_path[13] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_358|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

GB13_sload_path[13]_lut_out = GB13_sload_path[13] $ (P1L66 & GB13L72);
GB13_sload_path[13]_reg_input = !P1_reduce_nor_3 & GB13_sload_path[13]_lut_out;
GB13_sload_path[13] = DFFE(GB13_sload_path[13]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB13L92 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_358|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

GB13L92 = CARRY(!GB13L72 # !GB13_sload_path[13]);


--GB13_sload_path[12] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_358|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

GB13_sload_path[12]_lut_out = GB13_sload_path[12] $ (P1L66 & !GB13L52);
GB13_sload_path[12]_reg_input = !P1_reduce_nor_3 & GB13_sload_path[12]_lut_out;
GB13_sload_path[12] = DFFE(GB13_sload_path[12]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB13L72 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_358|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

GB13L72 = CARRY(GB13_sload_path[12] & !GB13L52);


--GB13_sload_path[11] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_358|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

GB13_sload_path[11]_lut_out = GB13_sload_path[11] $ (P1L66 & GB13L32);
GB13_sload_path[11]_reg_input = !P1_reduce_nor_3 & GB13_sload_path[11]_lut_out;
GB13_sload_path[11] = DFFE(GB13_sload_path[11]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB13L52 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_358|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

GB13L52 = CARRY(!GB13L32 # !GB13_sload_path[11]);


--GB13_sload_path[10] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_358|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

GB13_sload_path[10]_lut_out = GB13_sload_path[10] $ (P1L66 & !GB13L12);
GB13_sload_path[10]_reg_input = !P1_reduce_nor_3 & GB13_sload_path[10]_lut_out;
GB13_sload_path[10] = DFFE(GB13_sload_path[10]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB13L32 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_358|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

GB13L32 = CARRY(GB13_sload_path[10] & !GB13L12);


--GB13_sload_path[9] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_358|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

GB13_sload_path[9]_lut_out = GB13_sload_path[9] $ (P1L66 & GB13L91);
GB13_sload_path[9]_reg_input = !P1_reduce_nor_3 & GB13_sload_path[9]_lut_out;
GB13_sload_path[9] = DFFE(GB13_sload_path[9]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB13L12 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_358|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

GB13L12 = CARRY(!GB13L91 # !GB13_sload_path[9]);


--GB13_sload_path[8] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_358|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

GB13_sload_path[8]_lut_out = GB13_sload_path[8] $ (P1L66 & !GB13L71);
GB13_sload_path[8]_reg_input = !P1_reduce_nor_3 & GB13_sload_path[8]_lut_out;
GB13_sload_path[8] = DFFE(GB13_sload_path[8]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB13L91 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_358|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

GB13L91 = CARRY(GB13_sload_path[8] & !GB13L71);


--GB13_sload_path[7] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_358|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

GB13_sload_path[7]_lut_out = GB13_sload_path[7] $ (P1L66 & GB13L51);
GB13_sload_path[7]_reg_input = !P1_reduce_nor_3 & GB13_sload_path[7]_lut_out;
GB13_sload_path[7] = DFFE(GB13_sload_path[7]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB13L71 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_358|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

GB13L71 = CARRY(!GB13L51 # !GB13_sload_path[7]);


--GB13_sload_path[6] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_358|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

GB13_sload_path[6]_lut_out = GB13_sload_path[6] $ (P1L66 & !GB13L31);
GB13_sload_path[6]_reg_input = !P1_reduce_nor_3 & GB13_sload_path[6]_lut_out;
GB13_sload_path[6] = DFFE(GB13_sload_path[6]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB13L51 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_358|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

GB13L51 = CARRY(GB13_sload_path[6] & !GB13L31);


--GB13_sload_path[5] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_358|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

GB13_sload_path[5]_lut_out = GB13_sload_path[5] $ (P1L66 & GB13L11);
GB13_sload_path[5]_reg_input = !P1_reduce_nor_3 & GB13_sload_path[5]_lut_out;
GB13_sload_path[5] = DFFE(GB13_sload_path[5]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB13L31 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_358|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

GB13L31 = CARRY(!GB13L11 # !GB13_sload_path[5]);


--GB13_sload_path[4] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_358|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

GB13_sload_path[4]_lut_out = GB13_sload_path[4] $ (P1L66 & !GB13L9);
GB13_sload_path[4]_reg_input = !P1_reduce_nor_3 & GB13_sload_path[4]_lut_out;
GB13_sload_path[4] = DFFE(GB13_sload_path[4]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB13L11 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_358|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

GB13L11 = CARRY(GB13_sload_path[4] & !GB13L9);


--GB13_sload_path[3] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_358|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

GB13_sload_path[3]_lut_out = GB13_sload_path[3] $ (P1L66 & GB13L7);
GB13_sload_path[3]_reg_input = !P1_reduce_nor_3 & GB13_sload_path[3]_lut_out;
GB13_sload_path[3] = DFFE(GB13_sload_path[3]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB13L9 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_358|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

GB13L9 = CARRY(!GB13L7 # !GB13_sload_path[3]);


--GB13_sload_path[2] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_358|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

GB13_sload_path[2]_lut_out = GB13_sload_path[2] $ (P1L66 & !GB13L5);
GB13_sload_path[2]_reg_input = !P1_reduce_nor_3 & GB13_sload_path[2]_lut_out;
GB13_sload_path[2] = DFFE(GB13_sload_path[2]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB13L7 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_358|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

GB13L7 = CARRY(GB13_sload_path[2] & !GB13L5);


--GB13_sload_path[1] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_358|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

GB13_sload_path[1]_lut_out = GB13_sload_path[1] $ (P1L66 & GB13L3);
GB13_sload_path[1]_reg_input = !P1_reduce_nor_3 & GB13_sload_path[1]_lut_out;
GB13_sload_path[1] = DFFE(GB13_sload_path[1]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB13L5 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_358|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

GB13L5 = CARRY(!GB13L3 # !GB13_sload_path[1]);


--GB13_sload_path[0] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_358|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB13_sload_path[0]_lut_out = P1L66 $ GB13_sload_path[0];
GB13_sload_path[0]_reg_input = !P1_reduce_nor_3 & GB13_sload_path[0]_lut_out;
GB13_sload_path[0] = DFFE(GB13_sload_path[0]_reg_input, GLOBAL(HE1_outclock0), , , !V1L3Q);

--GB13L3 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_358|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB13L3 = CARRY(GB13_sload_path[0]);


--GB82_sload_path[15] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_357|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

GB82_sload_path[15]_lut_out = GB82_sload_path[15] $ GB82L13;
GB82_sload_path[15] = DFFE(GB82_sload_path[15]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1_command_0_local[24]);


--GB82_sload_path[14] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_357|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is arithmetic

GB82_sload_path[14]_lut_out = GB82_sload_path[14] $ !GB82L92;
GB82_sload_path[14] = DFFE(GB82_sload_path[14]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1_command_0_local[24]);

--GB82L13 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_357|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

GB82L13 = CARRY(GB82_sload_path[14] & !GB82L92);


--GB82_sload_path[13] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_357|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is arithmetic

GB82_sload_path[13]_lut_out = GB82_sload_path[13] $ GB82L72;
GB82_sload_path[13] = DFFE(GB82_sload_path[13]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1_command_0_local[24]);

--GB82L92 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_357|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

GB82L92 = CARRY(!GB82L72 # !GB82_sload_path[13]);


--GB82_sload_path[12] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_357|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is arithmetic

GB82_sload_path[12]_lut_out = GB82_sload_path[12] $ !GB82L52;
GB82_sload_path[12] = DFFE(GB82_sload_path[12]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1_command_0_local[24]);

--GB82L72 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_357|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

GB82L72 = CARRY(GB82_sload_path[12] & !GB82L52);


--GB82_sload_path[11] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_357|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is arithmetic

GB82_sload_path[11]_lut_out = GB82_sload_path[11] $ GB82L32;
GB82_sload_path[11] = DFFE(GB82_sload_path[11]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1_command_0_local[24]);

--GB82L52 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_357|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

GB82L52 = CARRY(!GB82L32 # !GB82_sload_path[11]);


--GB82_sload_path[10] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_357|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is arithmetic

GB82_sload_path[10]_lut_out = GB82_sload_path[10] $ !GB82L12;
GB82_sload_path[10] = DFFE(GB82_sload_path[10]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1_command_0_local[24]);

--GB82L32 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_357|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

GB82L32 = CARRY(GB82_sload_path[10] & !GB82L12);


--GB82_sload_path[9] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_357|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is arithmetic

GB82_sload_path[9]_lut_out = GB82_sload_path[9] $ GB82L91;
GB82_sload_path[9] = DFFE(GB82_sload_path[9]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1_command_0_local[24]);

--GB82L12 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_357|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

GB82L12 = CARRY(!GB82L91 # !GB82_sload_path[9]);


--GB82_sload_path[8] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_357|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is arithmetic

GB82_sload_path[8]_lut_out = GB82_sload_path[8] $ !GB82L71;
GB82_sload_path[8] = DFFE(GB82_sload_path[8]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1_command_0_local[24]);

--GB82L91 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_357|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

GB82L91 = CARRY(GB82_sload_path[8] & !GB82L71);


--GB82_sload_path[7] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_357|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

GB82_sload_path[7]_lut_out = GB82_sload_path[7] $ GB82L51;
GB82_sload_path[7] = DFFE(GB82_sload_path[7]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1_command_0_local[24]);

--GB82L71 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_357|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

GB82L71 = CARRY(!GB82L51 # !GB82_sload_path[7]);


--GB82_sload_path[6] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_357|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

GB82_sload_path[6]_lut_out = GB82_sload_path[6] $ !GB82L31;
GB82_sload_path[6] = DFFE(GB82_sload_path[6]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1_command_0_local[24]);

--GB82L51 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_357|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

GB82L51 = CARRY(GB82_sload_path[6] & !GB82L31);


--GB82_sload_path[5] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_357|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

GB82_sload_path[5]_lut_out = GB82_sload_path[5] $ GB82L11;
GB82_sload_path[5] = DFFE(GB82_sload_path[5]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1_command_0_local[24]);

--GB82L31 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_357|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

GB82L31 = CARRY(!GB82L11 # !GB82_sload_path[5]);


--GB82_sload_path[4] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_357|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

GB82_sload_path[4]_lut_out = GB82_sload_path[4] $ !GB82L9;
GB82_sload_path[4] = DFFE(GB82_sload_path[4]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1_command_0_local[24]);

--GB82L11 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_357|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

GB82L11 = CARRY(GB82_sload_path[4] & !GB82L9);


--GB82_sload_path[3] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_357|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

GB82_sload_path[3]_lut_out = GB82_sload_path[3] $ GB82L7;
GB82_sload_path[3] = DFFE(GB82_sload_path[3]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1_command_0_local[24]);

--GB82L9 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_357|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

GB82L9 = CARRY(!GB82L7 # !GB82_sload_path[3]);


--GB82_sload_path[2] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_357|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

GB82_sload_path[2]_lut_out = GB82_sload_path[2] $ !GB82L5;
GB82_sload_path[2] = DFFE(GB82_sload_path[2]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1_command_0_local[24]);

--GB82L7 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_357|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

GB82L7 = CARRY(GB82_sload_path[2] & !GB82L5);


--GB82_sload_path[1] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_357|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

GB82_sload_path[1]_lut_out = GB82_sload_path[1] $ GB82L3;
GB82_sload_path[1] = DFFE(GB82_sload_path[1]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1_command_0_local[24]);

--GB82L5 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_357|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

GB82L5 = CARRY(!GB82L3 # !GB82_sload_path[1]);


--GB82_sload_path[0] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_357|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB82_sload_path[0]_lut_out = !GB82_sload_path[0];
GB82_sload_path[0] = DFFE(GB82_sload_path[0]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1_command_0_local[24]);

--GB82L3 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_357|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB82L3 = CARRY(GB82_sload_path[0]);


--GB1_sload_path[1] is atwd:atwd0|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_356|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is normal

GB1_sload_path[1]_lut_out = GB1_sload_path[1] $ GB1L3;
GB1_sload_path[1]_reg_input = !CB1_rst_divide & GB1_sload_path[1]_lut_out;
GB1_sload_path[1] = DFFE(GB1_sload_path[1]_reg_input, GLOBAL(HE1_outclock1), !V1L3Q, , );


--GB1_sload_path[0] is atwd:atwd0|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_356|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB1_sload_path[0]_lut_out = !GB1_sload_path[0];
GB1_sload_path[0]_reg_input = !CB1_rst_divide & GB1_sload_path[0]_lut_out;
GB1_sload_path[0] = DFFE(GB1_sload_path[0]_reg_input, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB1L3 is atwd:atwd0|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_356|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB1L3 = CARRY(GB1_sload_path[0]);


--GB2_sload_path[1] is atwd:atwd1|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_355|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is normal

GB2_sload_path[1]_lut_out = GB2_sload_path[1] $ GB2L3;
GB2_sload_path[1]_reg_input = !CB2_rst_divide & GB2_sload_path[1]_lut_out;
GB2_sload_path[1] = DFFE(GB2_sload_path[1]_reg_input, GLOBAL(HE1_outclock1), !V1L3Q, , );


--GB2_sload_path[0] is atwd:atwd1|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_355|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB2_sload_path[0]_lut_out = !GB2_sload_path[0];
GB2_sload_path[0]_reg_input = !CB2_rst_divide & GB2_sload_path[0]_lut_out;
GB2_sload_path[0] = DFFE(GB2_sload_path[0]_reg_input, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB2L3 is atwd:atwd1|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_355|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB2L3 = CARRY(GB2_sload_path[0]);


--GB63_sload_path[47] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[47]
--operation mode is normal

GB63_sload_path[47]_lut_out = GB63_sload_path[47] $ GB63L59;
GB63_sload_path[47] = DFFE(GB63_sload_path[47]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--GB63_sload_path[46] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[46]
--operation mode is arithmetic

GB63_sload_path[46]_lut_out = GB63_sload_path[46] $ !GB63L39;
GB63_sload_path[46] = DFFE(GB63_sload_path[46]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L59 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[46]~COUT
--operation mode is arithmetic

GB63L59 = CARRY(GB63_sload_path[46] & !GB63L39);


--GB63_sload_path[45] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[45]
--operation mode is arithmetic

GB63_sload_path[45]_lut_out = GB63_sload_path[45] $ GB63L19;
GB63_sload_path[45] = DFFE(GB63_sload_path[45]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L39 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[45]~COUT
--operation mode is arithmetic

GB63L39 = CARRY(!GB63L19 # !GB63_sload_path[45]);


--GB63_sload_path[44] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[44]
--operation mode is arithmetic

GB63_sload_path[44]_lut_out = GB63_sload_path[44] $ !GB63L98;
GB63_sload_path[44] = DFFE(GB63_sload_path[44]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L19 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[44]~COUT
--operation mode is arithmetic

GB63L19 = CARRY(GB63_sload_path[44] & !GB63L98);


--GB63_sload_path[43] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[43]
--operation mode is arithmetic

GB63_sload_path[43]_lut_out = GB63_sload_path[43] $ GB63L78;
GB63_sload_path[43] = DFFE(GB63_sload_path[43]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L98 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[43]~COUT
--operation mode is arithmetic

GB63L98 = CARRY(!GB63L78 # !GB63_sload_path[43]);


--GB63_sload_path[42] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[42]
--operation mode is arithmetic

GB63_sload_path[42]_lut_out = GB63_sload_path[42] $ !GB63L58;
GB63_sload_path[42] = DFFE(GB63_sload_path[42]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L78 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[42]~COUT
--operation mode is arithmetic

GB63L78 = CARRY(GB63_sload_path[42] & !GB63L58);


--GB63_sload_path[41] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[41]
--operation mode is arithmetic

GB63_sload_path[41]_lut_out = GB63_sload_path[41] $ GB63L38;
GB63_sload_path[41] = DFFE(GB63_sload_path[41]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L58 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[41]~COUT
--operation mode is arithmetic

GB63L58 = CARRY(!GB63L38 # !GB63_sload_path[41]);


--GB63_sload_path[40] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[40]
--operation mode is arithmetic

GB63_sload_path[40]_lut_out = GB63_sload_path[40] $ !GB63L18;
GB63_sload_path[40] = DFFE(GB63_sload_path[40]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L38 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[40]~COUT
--operation mode is arithmetic

GB63L38 = CARRY(GB63_sload_path[40] & !GB63L18);


--GB63_sload_path[39] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[39]
--operation mode is arithmetic

GB63_sload_path[39]_lut_out = GB63_sload_path[39] $ GB63L97;
GB63_sload_path[39] = DFFE(GB63_sload_path[39]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L18 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[39]~COUT
--operation mode is arithmetic

GB63L18 = CARRY(!GB63L97 # !GB63_sload_path[39]);


--GB63_sload_path[38] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[38]
--operation mode is arithmetic

GB63_sload_path[38]_lut_out = GB63_sload_path[38] $ !GB63L77;
GB63_sload_path[38] = DFFE(GB63_sload_path[38]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L97 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[38]~COUT
--operation mode is arithmetic

GB63L97 = CARRY(GB63_sload_path[38] & !GB63L77);


--GB63_sload_path[37] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[37]
--operation mode is arithmetic

GB63_sload_path[37]_lut_out = GB63_sload_path[37] $ GB63L57;
GB63_sload_path[37] = DFFE(GB63_sload_path[37]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L77 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[37]~COUT
--operation mode is arithmetic

GB63L77 = CARRY(!GB63L57 # !GB63_sload_path[37]);


--GB63_sload_path[36] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[36]
--operation mode is arithmetic

GB63_sload_path[36]_lut_out = GB63_sload_path[36] $ !GB63L37;
GB63_sload_path[36] = DFFE(GB63_sload_path[36]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L57 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[36]~COUT
--operation mode is arithmetic

GB63L57 = CARRY(GB63_sload_path[36] & !GB63L37);


--GB63_sload_path[35] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[35]
--operation mode is arithmetic

GB63_sload_path[35]_lut_out = GB63_sload_path[35] $ GB63L17;
GB63_sload_path[35] = DFFE(GB63_sload_path[35]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L37 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[35]~COUT
--operation mode is arithmetic

GB63L37 = CARRY(!GB63L17 # !GB63_sload_path[35]);


--GB63_sload_path[34] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[34]
--operation mode is arithmetic

GB63_sload_path[34]_lut_out = GB63_sload_path[34] $ !GB63L96;
GB63_sload_path[34] = DFFE(GB63_sload_path[34]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L17 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[34]~COUT
--operation mode is arithmetic

GB63L17 = CARRY(GB63_sload_path[34] & !GB63L96);


--GB63_sload_path[33] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[33]
--operation mode is arithmetic

GB63_sload_path[33]_lut_out = GB63_sload_path[33] $ GB63L76;
GB63_sload_path[33] = DFFE(GB63_sload_path[33]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L96 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[33]~COUT
--operation mode is arithmetic

GB63L96 = CARRY(!GB63L76 # !GB63_sload_path[33]);


--GB63_sload_path[32] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[32]
--operation mode is arithmetic

GB63_sload_path[32]_lut_out = GB63_sload_path[32] $ !GB63L56;
GB63_sload_path[32] = DFFE(GB63_sload_path[32]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L76 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[32]~COUT
--operation mode is arithmetic

GB63L76 = CARRY(GB63_sload_path[32] & !GB63L56);


--GB63_sload_path[31] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[31]
--operation mode is arithmetic

GB63_sload_path[31]_lut_out = GB63_sload_path[31] $ GB63L36;
GB63_sload_path[31] = DFFE(GB63_sload_path[31]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L56 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[31]~COUT
--operation mode is arithmetic

GB63L56 = CARRY(!GB63L36 # !GB63_sload_path[31]);


--GB63_sload_path[30] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[30]
--operation mode is arithmetic

GB63_sload_path[30]_lut_out = GB63_sload_path[30] $ !GB63L16;
GB63_sload_path[30] = DFFE(GB63_sload_path[30]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L36 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[30]~COUT
--operation mode is arithmetic

GB63L36 = CARRY(GB63_sload_path[30] & !GB63L16);


--GB63_sload_path[29] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[29]
--operation mode is arithmetic

GB63_sload_path[29]_lut_out = GB63_sload_path[29] $ GB63L95;
GB63_sload_path[29] = DFFE(GB63_sload_path[29]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L16 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[29]~COUT
--operation mode is arithmetic

GB63L16 = CARRY(!GB63L95 # !GB63_sload_path[29]);


--GB63_sload_path[28] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[28]
--operation mode is arithmetic

GB63_sload_path[28]_lut_out = GB63_sload_path[28] $ !GB63L75;
GB63_sload_path[28] = DFFE(GB63_sload_path[28]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L95 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[28]~COUT
--operation mode is arithmetic

GB63L95 = CARRY(GB63_sload_path[28] & !GB63L75);


--GB63_sload_path[27] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[27]
--operation mode is arithmetic

GB63_sload_path[27]_lut_out = GB63_sload_path[27] $ GB63L55;
GB63_sload_path[27] = DFFE(GB63_sload_path[27]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L75 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[27]~COUT
--operation mode is arithmetic

GB63L75 = CARRY(!GB63L55 # !GB63_sload_path[27]);


--GB63_sload_path[26] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[26]
--operation mode is arithmetic

GB63_sload_path[26]_lut_out = GB63_sload_path[26] $ !GB63L35;
GB63_sload_path[26] = DFFE(GB63_sload_path[26]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L55 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[26]~COUT
--operation mode is arithmetic

GB63L55 = CARRY(GB63_sload_path[26] & !GB63L35);


--GB63_sload_path[25] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[25]
--operation mode is arithmetic

GB63_sload_path[25]_lut_out = GB63_sload_path[25] $ GB63L15;
GB63_sload_path[25] = DFFE(GB63_sload_path[25]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L35 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[25]~COUT
--operation mode is arithmetic

GB63L35 = CARRY(!GB63L15 # !GB63_sload_path[25]);


--GB63_sload_path[24] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[24]
--operation mode is arithmetic

GB63_sload_path[24]_lut_out = GB63_sload_path[24] $ !GB63L94;
GB63_sload_path[24] = DFFE(GB63_sload_path[24]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L15 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[24]~COUT
--operation mode is arithmetic

GB63L15 = CARRY(GB63_sload_path[24] & !GB63L94);


--GB63_sload_path[23] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[23]
--operation mode is arithmetic

GB63_sload_path[23]_lut_out = GB63_sload_path[23] $ GB63L74;
GB63_sload_path[23] = DFFE(GB63_sload_path[23]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L94 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[23]~COUT
--operation mode is arithmetic

GB63L94 = CARRY(!GB63L74 # !GB63_sload_path[23]);


--GB63_sload_path[22] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[22]
--operation mode is arithmetic

GB63_sload_path[22]_lut_out = GB63_sload_path[22] $ !GB63L54;
GB63_sload_path[22] = DFFE(GB63_sload_path[22]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L74 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[22]~COUT
--operation mode is arithmetic

GB63L74 = CARRY(GB63_sload_path[22] & !GB63L54);


--GB63_sload_path[21] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[21]
--operation mode is arithmetic

GB63_sload_path[21]_lut_out = GB63_sload_path[21] $ GB63L34;
GB63_sload_path[21] = DFFE(GB63_sload_path[21]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L54 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[21]~COUT
--operation mode is arithmetic

GB63L54 = CARRY(!GB63L34 # !GB63_sload_path[21]);


--GB63_sload_path[20] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[20]
--operation mode is arithmetic

GB63_sload_path[20]_lut_out = GB63_sload_path[20] $ !GB63L14;
GB63_sload_path[20] = DFFE(GB63_sload_path[20]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L34 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[20]~COUT
--operation mode is arithmetic

GB63L34 = CARRY(GB63_sload_path[20] & !GB63L14);


--GB63_sload_path[19] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[19]
--operation mode is arithmetic

GB63_sload_path[19]_lut_out = GB63_sload_path[19] $ GB63L93;
GB63_sload_path[19] = DFFE(GB63_sload_path[19]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L14 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[19]~COUT
--operation mode is arithmetic

GB63L14 = CARRY(!GB63L93 # !GB63_sload_path[19]);


--GB63_sload_path[18] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[18]
--operation mode is arithmetic

GB63_sload_path[18]_lut_out = GB63_sload_path[18] $ !GB63L73;
GB63_sload_path[18] = DFFE(GB63_sload_path[18]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L93 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[18]~COUT
--operation mode is arithmetic

GB63L93 = CARRY(GB63_sload_path[18] & !GB63L73);


--GB63_sload_path[17] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[17]
--operation mode is arithmetic

GB63_sload_path[17]_lut_out = GB63_sload_path[17] $ GB63L53;
GB63_sload_path[17] = DFFE(GB63_sload_path[17]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L73 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[17]~COUT
--operation mode is arithmetic

GB63L73 = CARRY(!GB63L53 # !GB63_sload_path[17]);


--GB63_sload_path[16] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[16]
--operation mode is arithmetic

GB63_sload_path[16]_lut_out = GB63_sload_path[16] $ !GB63L33;
GB63_sload_path[16] = DFFE(GB63_sload_path[16]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L53 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[16]~COUT
--operation mode is arithmetic

GB63L53 = CARRY(GB63_sload_path[16] & !GB63L33);


--GB63_sload_path[15] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is arithmetic

GB63_sload_path[15]_lut_out = GB63_sload_path[15] $ GB63L13;
GB63_sload_path[15] = DFFE(GB63_sload_path[15]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L33 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[15]~COUT
--operation mode is arithmetic

GB63L33 = CARRY(!GB63L13 # !GB63_sload_path[15]);


--GB63_sload_path[14] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is arithmetic

GB63_sload_path[14]_lut_out = GB63_sload_path[14] $ !GB63L92;
GB63_sload_path[14] = DFFE(GB63_sload_path[14]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L13 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

GB63L13 = CARRY(GB63_sload_path[14] & !GB63L92);


--GB63_sload_path[13] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is arithmetic

GB63_sload_path[13]_lut_out = GB63_sload_path[13] $ GB63L72;
GB63_sload_path[13] = DFFE(GB63_sload_path[13]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L92 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

GB63L92 = CARRY(!GB63L72 # !GB63_sload_path[13]);


--GB63_sload_path[12] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is arithmetic

GB63_sload_path[12]_lut_out = GB63_sload_path[12] $ !GB63L52;
GB63_sload_path[12] = DFFE(GB63_sload_path[12]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L72 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

GB63L72 = CARRY(GB63_sload_path[12] & !GB63L52);


--GB63_sload_path[11] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is arithmetic

GB63_sload_path[11]_lut_out = GB63_sload_path[11] $ GB63L32;
GB63_sload_path[11] = DFFE(GB63_sload_path[11]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L52 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

GB63L52 = CARRY(!GB63L32 # !GB63_sload_path[11]);


--GB63_sload_path[10] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is arithmetic

GB63_sload_path[10]_lut_out = GB63_sload_path[10] $ !GB63L12;
GB63_sload_path[10] = DFFE(GB63_sload_path[10]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L32 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

GB63L32 = CARRY(GB63_sload_path[10] & !GB63L12);


--GB63_sload_path[9] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is arithmetic

GB63_sload_path[9]_lut_out = GB63_sload_path[9] $ GB63L91;
GB63_sload_path[9] = DFFE(GB63_sload_path[9]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L12 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

GB63L12 = CARRY(!GB63L91 # !GB63_sload_path[9]);


--GB63_sload_path[8] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is arithmetic

GB63_sload_path[8]_lut_out = GB63_sload_path[8] $ !GB63L71;
GB63_sload_path[8] = DFFE(GB63_sload_path[8]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L91 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

GB63L91 = CARRY(GB63_sload_path[8] & !GB63L71);


--GB63_sload_path[7] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

GB63_sload_path[7]_lut_out = GB63_sload_path[7] $ GB63L51;
GB63_sload_path[7] = DFFE(GB63_sload_path[7]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L71 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

GB63L71 = CARRY(!GB63L51 # !GB63_sload_path[7]);


--GB63_sload_path[6] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

GB63_sload_path[6]_lut_out = GB63_sload_path[6] $ !GB63L31;
GB63_sload_path[6] = DFFE(GB63_sload_path[6]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L51 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

GB63L51 = CARRY(GB63_sload_path[6] & !GB63L31);


--GB63_sload_path[5] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

GB63_sload_path[5]_lut_out = GB63_sload_path[5] $ GB63L11;
GB63_sload_path[5] = DFFE(GB63_sload_path[5]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L31 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

GB63L31 = CARRY(!GB63L11 # !GB63_sload_path[5]);


--GB63_sload_path[4] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

GB63_sload_path[4]_lut_out = GB63_sload_path[4] $ !GB63L9;
GB63_sload_path[4] = DFFE(GB63_sload_path[4]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L11 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

GB63L11 = CARRY(GB63_sload_path[4] & !GB63L9);


--GB63_sload_path[3] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

GB63_sload_path[3]_lut_out = GB63_sload_path[3] $ GB63L7;
GB63_sload_path[3] = DFFE(GB63_sload_path[3]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L9 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

GB63L9 = CARRY(!GB63L7 # !GB63_sload_path[3]);


--GB63_sload_path[2] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

GB63_sload_path[2]_lut_out = GB63_sload_path[2] $ !GB63L5;
GB63_sload_path[2] = DFFE(GB63_sload_path[2]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L7 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

GB63L7 = CARRY(GB63_sload_path[2] & !GB63L5);


--GB63_sload_path[1] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

GB63_sload_path[1]_lut_out = GB63_sload_path[1] $ GB63L3;
GB63_sload_path[1] = DFFE(GB63_sload_path[1]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L5 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

GB63L5 = CARRY(!GB63L3 # !GB63_sload_path[1]);


--GB63_sload_path[0] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB63_sload_path[0]_lut_out = !GB63_sload_path[0];
GB63_sload_path[0] = DFFE(GB63_sload_path[0]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );

--GB63L3 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB63L3 = CARRY(GB63_sload_path[0]);


--GB3_sload_path[1] is lpm_counter:CNT_rtl_352|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is normal

GB3_sload_path[1]_lut_out = GB3_sload_path[1] $ GB3L3;
GB3_sload_path[1] = DFFE(GB3_sload_path[1]_lut_out, GLOBAL(HE1_outclock0), , , );


--GB3_sload_path[0] is lpm_counter:CNT_rtl_352|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB3_sload_path[0]_lut_out = !GB3_sload_path[0];
GB3_sload_path[0] = DFFE(GB3_sload_path[0]_lut_out, GLOBAL(HE1_outclock0), , , );

--GB3L3 is lpm_counter:CNT_rtl_352|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

GB3L3 = CARRY(GB3_sload_path[0]);


--GB53_sload_path[0] is lpm_counter:PGM_rtl_351|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

GB53_sload_path[0]_lut_out = !GB53_sload_path[0];
GB53_sload_path[0] = DFFE(GB53_sload_path[0]_lut_out, GLOBAL(HE2_outclock1), , , );

--GB53L4 is lpm_counter:PGM_rtl_351|alt_synch_counter:wysi_counter|counter_cell[0]~lut2
--operation mode is qfbk_counter

GB53L4 = CARRY(GB53_sload_path[0]);


--WC6L71 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|or16b:inst41|lpm_or:lpm_or_component|or_node[0][6]~134
--operation mode is arithmetic

WC6L71 = GB62_pre_out[13] # GB62_pre_out[12] # !WC6_or_node[0][5];

--WC6_or_node[0][6] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|or16b:inst41|lpm_or:lpm_or_component|or_node[0][6]
--operation mode is arithmetic

WC6_or_node[0][6] = CARRY(GB62_pre_out[13] # GB62_pre_out[12] # !WC6_or_node[0][5]);


--WC5L61 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|or16b:inst41|lpm_or:lpm_or_component|or_node[0][6]~134
--operation mode is arithmetic

WC5L61 = GB5_pre_out[13] # GB5_pre_out[12] # !WC5_or_node[0][5];

--WC5_or_node[0][6] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|or16b:inst41|lpm_or:lpm_or_component|or_node[0][6]
--operation mode is arithmetic

WC5_or_node[0][6] = CARRY(GB5_pre_out[13] # GB5_pre_out[12] # !WC5_or_node[0][5]);


--WC6L51 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|or16b:inst41|lpm_or:lpm_or_component|or_node[0][5]~135
--operation mode is arithmetic

WC6L51 = GB62_pre_out[11] # GB62_pre_out[10] # WC6_or_node[0][4];

--WC6_or_node[0][5] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|or16b:inst41|lpm_or:lpm_or_component|or_node[0][5]
--operation mode is arithmetic

WC6_or_node[0][5] = CARRY(!GB62_pre_out[11] & !GB62_pre_out[10] & !WC6_or_node[0][4]);


--WC5L41 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|or16b:inst41|lpm_or:lpm_or_component|or_node[0][5]~135
--operation mode is arithmetic

WC5L41 = GB5_pre_out[11] # GB5_pre_out[10] # WC5_or_node[0][4];

--WC5_or_node[0][5] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|or16b:inst41|lpm_or:lpm_or_component|or_node[0][5]
--operation mode is arithmetic

WC5_or_node[0][5] = CARRY(!GB5_pre_out[11] & !GB5_pre_out[10] & !WC5_or_node[0][4]);


--WC6L31 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|or16b:inst41|lpm_or:lpm_or_component|or_node[0][4]~136
--operation mode is arithmetic

WC6L31 = GB62_pre_out[9] # GB62_pre_out[8] # !WC6_or_node[0][3];

--WC6_or_node[0][4] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|or16b:inst41|lpm_or:lpm_or_component|or_node[0][4]
--operation mode is arithmetic

WC6_or_node[0][4] = CARRY(GB62_pre_out[9] # GB62_pre_out[8] # !WC6_or_node[0][3]);


--WC5L21 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|or16b:inst41|lpm_or:lpm_or_component|or_node[0][4]~136
--operation mode is arithmetic

WC5L21 = GB5_pre_out[9] # GB5_pre_out[8] # !WC5_or_node[0][3];

--WC5_or_node[0][4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|or16b:inst41|lpm_or:lpm_or_component|or_node[0][4]
--operation mode is arithmetic

WC5_or_node[0][4] = CARRY(GB5_pre_out[9] # GB5_pre_out[8] # !WC5_or_node[0][3]);


--WC6L11 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|or16b:inst41|lpm_or:lpm_or_component|or_node[0][3]~137
--operation mode is arithmetic

WC6L11 = GB62_pre_out[7] # GB62_pre_out[6] # WC6_or_node[0][2];

--WC6_or_node[0][3] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|or16b:inst41|lpm_or:lpm_or_component|or_node[0][3]
--operation mode is arithmetic

WC6_or_node[0][3] = CARRY(!GB62_pre_out[7] & !GB62_pre_out[6] & !WC6_or_node[0][2]);


--WC5L01 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|or16b:inst41|lpm_or:lpm_or_component|or_node[0][3]~137
--operation mode is arithmetic

WC5L01 = GB5_pre_out[7] # GB5_pre_out[6] # WC5_or_node[0][2];

--WC5_or_node[0][3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|or16b:inst41|lpm_or:lpm_or_component|or_node[0][3]
--operation mode is arithmetic

WC5_or_node[0][3] = CARRY(!GB5_pre_out[7] & !GB5_pre_out[6] & !WC5_or_node[0][2]);


--PC01L12 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8]~272
--operation mode is arithmetic

PC01L12 = YB1_inst10[8] & (!PC01_lcarry[7] # !COM_AD_D[8]) # !YB1_inst10[8] & !COM_AD_D[8] & !PC01_lcarry[7];

--PC01_lcarry[8] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8]
--operation mode is arithmetic

PC01_lcarry[8] = CARRY(YB1_inst10[8] & (!PC01_lcarry[7] # !COM_AD_D[8]) # !YB1_inst10[8] & !COM_AD_D[8] & !PC01_lcarry[7]);


--WC6L9 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|or16b:inst41|lpm_or:lpm_or_component|or_node[0][2]~138
--operation mode is arithmetic

WC6L9 = GB62_pre_out[5] # GB62_pre_out[4] # !WC6_or_node[0][1];

--WC6_or_node[0][2] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|or16b:inst41|lpm_or:lpm_or_component|or_node[0][2]
--operation mode is arithmetic

WC6_or_node[0][2] = CARRY(GB62_pre_out[5] # GB62_pre_out[4] # !WC6_or_node[0][1]);


--WC5L8 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|or16b:inst41|lpm_or:lpm_or_component|or_node[0][2]~138
--operation mode is arithmetic

WC5L8 = GB5_pre_out[5] # GB5_pre_out[4] # !WC5_or_node[0][1];

--WC5_or_node[0][2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|or16b:inst41|lpm_or:lpm_or_component|or_node[0][2]
--operation mode is arithmetic

WC5_or_node[0][2] = CARRY(GB5_pre_out[5] # GB5_pre_out[4] # !WC5_or_node[0][1]);


--PC01L91 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7]~273
--operation mode is arithmetic

PC01L91 = YB1_inst10[7] & (PC01_lcarry[6] # !COM_AD_D[7]) # !YB1_inst10[7] & !COM_AD_D[7] & PC01_lcarry[6];

--PC01_lcarry[7] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7]
--operation mode is arithmetic

PC01_lcarry[7] = CARRY(YB1_inst10[7] & COM_AD_D[7] & !PC01_lcarry[6] # !YB1_inst10[7] & (COM_AD_D[7] # !PC01_lcarry[6]));


--WC6L7 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|or16b:inst41|lpm_or:lpm_or_component|or_node[0][1]~139
--operation mode is arithmetic

WC6L7 = GB62_pre_out[3] # GB62_pre_out[2] # WC6_or_node[0][0];

--WC6_or_node[0][1] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|or16b:inst41|lpm_or:lpm_or_component|or_node[0][1]
--operation mode is arithmetic

WC6_or_node[0][1] = CARRY(!GB62_pre_out[3] & !GB62_pre_out[2] & !WC6_or_node[0][0]);


--WC5L6 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|or16b:inst41|lpm_or:lpm_or_component|or_node[0][1]~139
--operation mode is arithmetic

WC5L6 = GB5_pre_out[3] # GB5_pre_out[2] # WC5_or_node[0][0];

--WC5_or_node[0][1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|or16b:inst41|lpm_or:lpm_or_component|or_node[0][1]
--operation mode is arithmetic

WC5_or_node[0][1] = CARRY(!GB5_pre_out[3] & !GB5_pre_out[2] & !WC5_or_node[0][0]);


--PC01L71 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6]~274
--operation mode is arithmetic

PC01L71 = YB1_inst10[6] & (!PC01_lcarry[5] # !COM_AD_D[6]) # !YB1_inst10[6] & !COM_AD_D[6] & !PC01_lcarry[5];

--PC01_lcarry[6] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6]
--operation mode is arithmetic

PC01_lcarry[6] = CARRY(YB1_inst10[6] & (!PC01_lcarry[5] # !COM_AD_D[6]) # !YB1_inst10[6] & !COM_AD_D[6] & !PC01_lcarry[5]);


--WC4L11 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][3]~71
--operation mode is arithmetic

WC4L11 = VC33_cs_buffer[1] # VC33_cs_buffer[2] # WC4_or_node[0][2];

--WC4_or_node[0][3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][3]
--operation mode is arithmetic

WC4_or_node[0][3] = CARRY(!VC33_cs_buffer[1] & !VC33_cs_buffer[2] & !WC4_or_node[0][2]);


--WC3L11 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][3]~71
--operation mode is arithmetic

WC3L11 = VC42_cs_buffer[1] # VC42_cs_buffer[2] # WC3_or_node[0][2];

--WC3_or_node[0][3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][3]
--operation mode is arithmetic

WC3_or_node[0][3] = CARRY(!VC42_cs_buffer[1] & !VC42_cs_buffer[2] & !WC3_or_node[0][2]);


--WC6L5 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|or16b:inst41|lpm_or:lpm_or_component|or_node[0][0]~140
--operation mode is arithmetic

WC6L5 = GB62_pre_out[1] # GB62_sload_path[0];

--WC6_or_node[0][0] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|or16b:inst41|lpm_or:lpm_or_component|or_node[0][0]
--operation mode is arithmetic

WC6_or_node[0][0] = CARRY(GB62_pre_out[1] # GB62_sload_path[0]);


--WC5L4 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|or16b:inst41|lpm_or:lpm_or_component|or_node[0][0]~140
--operation mode is arithmetic

WC5L4 = GB5_pre_out[1] # GB5_sload_path[0];

--WC5_or_node[0][0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|or16b:inst41|lpm_or:lpm_or_component|or_node[0][0]
--operation mode is arithmetic

WC5_or_node[0][0] = CARRY(GB5_pre_out[1] # GB5_sload_path[0]);


--PC01L51 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5]~275
--operation mode is arithmetic

PC01L51 = YB1_inst10[5] & (PC01_lcarry[4] # !COM_AD_D[5]) # !YB1_inst10[5] & !COM_AD_D[5] & PC01_lcarry[4];

--PC01_lcarry[5] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5]
--operation mode is arithmetic

PC01_lcarry[5] = CARRY(YB1_inst10[5] & COM_AD_D[5] & !PC01_lcarry[4] # !YB1_inst10[5] & (COM_AD_D[5] # !PC01_lcarry[4]));


--WC2L11 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][3]~71
--operation mode is arithmetic

WC2L11 = VC51_cs_buffer[1] # VC51_cs_buffer[2] # WC2_or_node[0][2];

--WC2_or_node[0][3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][3]
--operation mode is arithmetic

WC2_or_node[0][3] = CARRY(!VC51_cs_buffer[1] & !VC51_cs_buffer[2] & !WC2_or_node[0][2]);


--WC1L11 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][3]~71
--operation mode is arithmetic

WC1L11 = VC6_cs_buffer[1] # VC6_cs_buffer[2] # WC1_or_node[0][2];

--WC1_or_node[0][3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][3]
--operation mode is arithmetic

WC1_or_node[0][3] = CARRY(!VC6_cs_buffer[1] & !VC6_cs_buffer[2] & !WC1_or_node[0][2]);


--WC4L9 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][2]~72
--operation mode is arithmetic

WC4L9 = VC33_cs_buffer[0] # VC03_sout_node[4] # !WC4_or_node[0][1];

--WC4_or_node[0][2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][2]
--operation mode is arithmetic

WC4_or_node[0][2] = CARRY(VC33_cs_buffer[0] # VC03_sout_node[4] # !WC4_or_node[0][1]);


--WC3L9 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][2]~72
--operation mode is arithmetic

WC3L9 = VC42_cs_buffer[0] # VC12_sout_node[4] # !WC3_or_node[0][1];

--WC3_or_node[0][2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][2]
--operation mode is arithmetic

WC3_or_node[0][2] = CARRY(VC42_cs_buffer[0] # VC12_sout_node[4] # !WC3_or_node[0][1]);


--PC01L31 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4]~276
--operation mode is arithmetic

PC01L31 = YB1_inst10[4] & (!PC01_lcarry[3] # !COM_AD_D[4]) # !YB1_inst10[4] & !COM_AD_D[4] & !PC01_lcarry[3];

--PC01_lcarry[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4]
--operation mode is arithmetic

PC01_lcarry[4] = CARRY(YB1_inst10[4] & (!PC01_lcarry[3] # !COM_AD_D[4]) # !YB1_inst10[4] & !COM_AD_D[4] & !PC01_lcarry[3]);


--WC2L9 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][2]~72
--operation mode is arithmetic

WC2L9 = VC51_cs_buffer[0] # VC21_sout_node[4] # !WC2_or_node[0][1];

--WC2_or_node[0][2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][2]
--operation mode is arithmetic

WC2_or_node[0][2] = CARRY(VC51_cs_buffer[0] # VC21_sout_node[4] # !WC2_or_node[0][1]);


--WC1L9 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][2]~72
--operation mode is arithmetic

WC1L9 = VC6_cs_buffer[0] # VC3_sout_node[4] # !WC1_or_node[0][1];

--WC1_or_node[0][2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][2]
--operation mode is arithmetic

WC1_or_node[0][2] = CARRY(VC6_cs_buffer[0] # VC3_sout_node[4] # !WC1_or_node[0][1]);


--WC4L7 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][1]~73
--operation mode is arithmetic

WC4L7 = VC03_sout_node[3] # VC03_sout_node[2] # WC4_or_node[0][0];

--WC4_or_node[0][1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][1]
--operation mode is arithmetic

WC4_or_node[0][1] = CARRY(!VC03_sout_node[3] & !VC03_sout_node[2] & !WC4_or_node[0][0]);


--WC3L7 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][1]~73
--operation mode is arithmetic

WC3L7 = VC12_sout_node[3] # VC12_sout_node[2] # WC3_or_node[0][0];

--WC3_or_node[0][1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][1]
--operation mode is arithmetic

WC3_or_node[0][1] = CARRY(!VC12_sout_node[3] & !VC12_sout_node[2] & !WC3_or_node[0][0]);


--PC01L11 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3]~277
--operation mode is arithmetic

PC01L11 = YB1_inst10[3] & (PC01_lcarry[2] # !COM_AD_D[3]) # !YB1_inst10[3] & !COM_AD_D[3] & PC01_lcarry[2];

--PC01_lcarry[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3]
--operation mode is arithmetic

PC01_lcarry[3] = CARRY(YB1_inst10[3] & COM_AD_D[3] & !PC01_lcarry[2] # !YB1_inst10[3] & (COM_AD_D[3] # !PC01_lcarry[2]));


--WC2L7 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][1]~73
--operation mode is arithmetic

WC2L7 = VC21_sout_node[3] # VC21_sout_node[2] # WC2_or_node[0][0];

--WC2_or_node[0][1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][1]
--operation mode is arithmetic

WC2_or_node[0][1] = CARRY(!VC21_sout_node[3] & !VC21_sout_node[2] & !WC2_or_node[0][0]);


--WC1L7 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][1]~73
--operation mode is arithmetic

WC1L7 = VC3_sout_node[3] # VC3_sout_node[2] # WC1_or_node[0][0];

--WC1_or_node[0][1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][1]
--operation mode is arithmetic

WC1_or_node[0][1] = CARRY(!VC3_sout_node[3] & !VC3_sout_node[2] & !WC1_or_node[0][0]);


--WC4L5 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][0]~74
--operation mode is arithmetic

WC4L5 = VC03_sout_node[1] # VC03_sout_node[0];

--WC4_or_node[0][0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][0]
--operation mode is arithmetic

WC4_or_node[0][0] = CARRY(VC03_sout_node[1] # VC03_sout_node[0]);


--WC3L5 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][0]~74
--operation mode is arithmetic

WC3L5 = VC12_sout_node[1] # VC12_sout_node[0];

--WC3_or_node[0][0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][0]
--operation mode is arithmetic

WC3_or_node[0][0] = CARRY(VC12_sout_node[1] # VC12_sout_node[0]);


--PC01L9 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2]~278
--operation mode is arithmetic

PC01L9 = YB1_inst10[2] & (!PC01_lcarry[1] # !COM_AD_D[2]) # !YB1_inst10[2] & !COM_AD_D[2] & !PC01_lcarry[1];

--PC01_lcarry[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2]
--operation mode is arithmetic

PC01_lcarry[2] = CARRY(YB1_inst10[2] & (!PC01_lcarry[1] # !COM_AD_D[2]) # !YB1_inst10[2] & !COM_AD_D[2] & !PC01_lcarry[1]);


--WC2L5 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][0]~74
--operation mode is arithmetic

WC2L5 = VC21_sout_node[1] # VC21_sout_node[0];

--WC2_or_node[0][0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][0]
--operation mode is arithmetic

WC2_or_node[0][0] = CARRY(VC21_sout_node[1] # VC21_sout_node[0]);


--WC1L5 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][0]~74
--operation mode is arithmetic

WC1L5 = VC3_sout_node[1] # VC3_sout_node[0];

--WC1_or_node[0][0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][0]
--operation mode is arithmetic

WC1_or_node[0][0] = CARRY(VC3_sout_node[1] # VC3_sout_node[0]);


--PC01L7 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1]~279
--operation mode is arithmetic

PC01L7 = YB1_inst10[1] & (PC01_lcarry[0] # !COM_AD_D[1]) # !YB1_inst10[1] & !COM_AD_D[1] & PC01_lcarry[0];

--PC01_lcarry[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1]
--operation mode is arithmetic

PC01_lcarry[1] = CARRY(YB1_inst10[1] & COM_AD_D[1] & !PC01_lcarry[0] # !YB1_inst10[1] & (COM_AD_D[1] # !PC01_lcarry[0]));


--PC01L5 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0]~280
--operation mode is arithmetic

PC01L5 = YB1_inst10[0] & !COM_AD_D[0];

--PC01_lcarry[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0]
--operation mode is arithmetic

PC01_lcarry[0] = CARRY(YB1_inst10[0] & !COM_AD_D[0]);


--PE2_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp2|portadataout[0]
PE2_portadataout[0] = INPUT();


--PE1_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[0]
PE1_portadataout[0] = INPUT();


--NE1_core is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core
NE1_core = INPUT();

--NE1_MASTERHWRITE is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWRITE
NE1_MASTERHWRITE = INPUT();

--NE1_SLAVEHREADYO is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|SLAVEHREADYO
NE1_SLAVEHREADYO = INPUT();

--NE1L37 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLK
NE1L37 = INPUT();

--NE1L57 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKN
NE1L57 = INPUT();

--NE1L47 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKE
NE1L47 = INPUT();

--NE1L421 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMWEN
NE1L421 = INPUT();

--NE1L27 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCASN
NE1L27 = INPUT();

--NE1L321 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMRASN
NE1L321 = INPUT();

--NE1L811 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOE
NE1L811 = INPUT();

--NE1L25 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIWEN
NE1L25 = INPUT();

--NE1L15 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIOEN
NE1L15 = INPUT();

--NE1L92 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICLK
NE1L92 = INPUT();

--NE1L43 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOE
NE1L43 = INPUT();

--NE1L941 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRION
NE1L941 = INPUT();

--NE1L641 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDON
NE1L641 = INPUT();

--NE1L741 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDRIOE
NE1L741 = INPUT();

--NE1L151 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTTXD
NE1L151 = INPUT();

--NE1L051 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRTSN
NE1L051 = INPUT();

--NE1L841 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDTRN
NE1L841 = INPUT();

--NE1_MASTERHADDR[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[2]
NE1_MASTERHADDR[2] = INPUT();

--NE1_MASTERHADDR[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[3]
NE1_MASTERHADDR[3] = INPUT();

--NE1_MASTERHADDR[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[4]
NE1_MASTERHADDR[4] = INPUT();

--NE1_MASTERHADDR[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[5]
NE1_MASTERHADDR[5] = INPUT();

--NE1_MASTERHADDR[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[6]
NE1_MASTERHADDR[6] = INPUT();

--NE1_MASTERHADDR[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[7]
NE1_MASTERHADDR[7] = INPUT();

--NE1_MASTERHADDR[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[8]
NE1_MASTERHADDR[8] = INPUT();

--NE1_MASTERHADDR[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[9]
NE1_MASTERHADDR[9] = INPUT();

--NE1_MASTERHADDR[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[10]
NE1_MASTERHADDR[10] = INPUT();

--NE1_MASTERHADDR[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[12]
NE1_MASTERHADDR[12] = INPUT();

--NE1_MASTERHADDR[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[13]
NE1_MASTERHADDR[13] = INPUT();

--NE1_MASTERHADDR[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[14]
NE1_MASTERHADDR[14] = INPUT();

--NE1_MASTERHADDR[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[15]
NE1_MASTERHADDR[15] = INPUT();

--NE1_MASTERHADDR[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[18]
NE1_MASTERHADDR[18] = INPUT();

--NE1_MASTERHADDR[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[19]
NE1_MASTERHADDR[19] = INPUT();

--NE1_MASTERHTRANS[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[0]
NE1_MASTERHTRANS[0] = INPUT();

--NE1_MASTERHTRANS[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[1]
NE1_MASTERHTRANS[1] = INPUT();

--NE1_MASTERHSIZE[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[0]
NE1_MASTERHSIZE[0] = INPUT();

--NE1_MASTERHSIZE[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[1]
NE1_MASTERHSIZE[1] = INPUT();

--NE1_MASTERHBURST[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[0]
NE1_MASTERHBURST[0] = INPUT();

--NE1_MASTERHBURST[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[1]
NE1_MASTERHBURST[1] = INPUT();

--NE1_MASTERHBURST[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[2]
NE1_MASTERHBURST[2] = INPUT();

--NE1_MASTERHWDATA[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[0]
NE1_MASTERHWDATA[0] = INPUT();

--NE1_MASTERHWDATA[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[1]
NE1_MASTERHWDATA[1] = INPUT();

--NE1_MASTERHWDATA[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[2]
NE1_MASTERHWDATA[2] = INPUT();

--NE1_MASTERHWDATA[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[3]
NE1_MASTERHWDATA[3] = INPUT();

--NE1_MASTERHWDATA[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[4]
NE1_MASTERHWDATA[4] = INPUT();

--NE1_MASTERHWDATA[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[5]
NE1_MASTERHWDATA[5] = INPUT();

--NE1_MASTERHWDATA[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[6]
NE1_MASTERHWDATA[6] = INPUT();

--NE1_MASTERHWDATA[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[7]
NE1_MASTERHWDATA[7] = INPUT();

--NE1_MASTERHWDATA[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[8]
NE1_MASTERHWDATA[8] = INPUT();

--NE1_MASTERHWDATA[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[9]
NE1_MASTERHWDATA[9] = INPUT();

--NE1_MASTERHWDATA[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[10]
NE1_MASTERHWDATA[10] = INPUT();

--NE1_MASTERHWDATA[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[11]
NE1_MASTERHWDATA[11] = INPUT();

--NE1_MASTERHWDATA[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[12]
NE1_MASTERHWDATA[12] = INPUT();

--NE1_MASTERHWDATA[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[13]
NE1_MASTERHWDATA[13] = INPUT();

--NE1_MASTERHWDATA[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[14]
NE1_MASTERHWDATA[14] = INPUT();

--NE1_MASTERHWDATA[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[15]
NE1_MASTERHWDATA[15] = INPUT();

--NE1_MASTERHWDATA[16] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[16]
NE1_MASTERHWDATA[16] = INPUT();

--NE1_MASTERHWDATA[17] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[17]
NE1_MASTERHWDATA[17] = INPUT();

--NE1_MASTERHWDATA[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[18]
NE1_MASTERHWDATA[18] = INPUT();

--NE1_MASTERHWDATA[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[19]
NE1_MASTERHWDATA[19] = INPUT();

--NE1_MASTERHWDATA[20] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[20]
NE1_MASTERHWDATA[20] = INPUT();

--NE1_MASTERHWDATA[21] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[21]
NE1_MASTERHWDATA[21] = INPUT();

--NE1_MASTERHWDATA[22] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[22]
NE1_MASTERHWDATA[22] = INPUT();

--NE1_MASTERHWDATA[23] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[23]
NE1_MASTERHWDATA[23] = INPUT();

--NE1_MASTERHWDATA[24] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[24]
NE1_MASTERHWDATA[24] = INPUT();

--NE1_MASTERHWDATA[25] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[25]
NE1_MASTERHWDATA[25] = INPUT();

--NE1_MASTERHWDATA[26] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[26]
NE1_MASTERHWDATA[26] = INPUT();

--NE1_MASTERHWDATA[27] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[27]
NE1_MASTERHWDATA[27] = INPUT();

--NE1_MASTERHWDATA[28] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[28]
NE1_MASTERHWDATA[28] = INPUT();

--NE1_MASTERHWDATA[29] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[29]
NE1_MASTERHWDATA[29] = INPUT();

--NE1_MASTERHWDATA[30] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[30]
NE1_MASTERHWDATA[30] = INPUT();

--NE1_MASTERHWDATA[31] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[31]
NE1_MASTERHWDATA[31] = INPUT();

--NE1L87 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM0
NE1L87 = INPUT();

--NE1L97 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM1
NE1L97 = INPUT();

--NE1L08 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM2
NE1L08 = INPUT();

--NE1L18 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM3
NE1L18 = INPUT();

--NE1L75 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR0
NE1L75 = INPUT();

--NE1L85 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR1
NE1L85 = INPUT();

--NE1L95 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR2
NE1L95 = INPUT();

--NE1L06 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR3
NE1L06 = INPUT();

--NE1L16 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR4
NE1L16 = INPUT();

--NE1L26 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR5
NE1L26 = INPUT();

--NE1L36 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR6
NE1L36 = INPUT();

--NE1L46 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR7
NE1L46 = INPUT();

--NE1L56 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR8
NE1L56 = INPUT();

--NE1L66 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR9
NE1L66 = INPUT();

--NE1L76 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR10
NE1L76 = INPUT();

--NE1L86 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR11
NE1L86 = INPUT();

--NE1L96 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR12
NE1L96 = INPUT();

--NE1L07 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR13
NE1L07 = INPUT();

--NE1L17 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR14
NE1L17 = INPUT();

--NE1L67 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN0
NE1L67 = INPUT();

--NE1L77 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN1
NE1L77 = INPUT();

--NE1L68 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT0
NE1L68 = INPUT();

--NE1L78 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT1
NE1L78 = INPUT();

--NE1L88 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT2
NE1L88 = INPUT();

--NE1L98 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT3
NE1L98 = INPUT();

--NE1L09 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT4
NE1L09 = INPUT();

--NE1L19 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT5
NE1L19 = INPUT();

--NE1L29 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT6
NE1L29 = INPUT();

--NE1L39 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT7
NE1L39 = INPUT();

--NE1L49 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT8
NE1L49 = INPUT();

--NE1L59 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT9
NE1L59 = INPUT();

--NE1L69 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT10
NE1L69 = INPUT();

--NE1L79 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT11
NE1L79 = INPUT();

--NE1L89 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT12
NE1L89 = INPUT();

--NE1L99 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT13
NE1L99 = INPUT();

--NE1L001 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT14
NE1L001 = INPUT();

--NE1L101 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT15
NE1L101 = INPUT();

--NE1L201 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT16
NE1L201 = INPUT();

--NE1L301 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT17
NE1L301 = INPUT();

--NE1L401 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT18
NE1L401 = INPUT();

--NE1L501 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT19
NE1L501 = INPUT();

--NE1L601 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT20
NE1L601 = INPUT();

--NE1L701 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT21
NE1L701 = INPUT();

--NE1L801 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT22
NE1L801 = INPUT();

--NE1L901 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT23
NE1L901 = INPUT();

--NE1L011 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT24
NE1L011 = INPUT();

--NE1L111 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT25
NE1L111 = INPUT();

--NE1L211 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT26
NE1L211 = INPUT();

--NE1L311 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT27
NE1L311 = INPUT();

--NE1L411 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT28
NE1L411 = INPUT();

--NE1L511 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT29
NE1L511 = INPUT();

--NE1L611 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT30
NE1L611 = INPUT();

--NE1L711 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT31
NE1L711 = INPUT();

--NE1L911 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT0
NE1L911 = INPUT();

--NE1L021 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT1
NE1L021 = INPUT();

--NE1L121 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT2
NE1L121 = INPUT();

--NE1L221 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT3
NE1L221 = INPUT();

--NE1L28 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE0
NE1L28 = INPUT();

--NE1L38 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE1
NE1L38 = INPUT();

--NE1L48 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE2
NE1L48 = INPUT();

--NE1L58 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE3
NE1L58 = INPUT();

--NE1L53 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT0
NE1L53 = INPUT();

--NE1L63 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT1
NE1L63 = INPUT();

--NE1L73 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT2
NE1L73 = INPUT();

--NE1L83 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT3
NE1L83 = INPUT();

--NE1L93 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT4
NE1L93 = INPUT();

--NE1L04 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT5
NE1L04 = INPUT();

--NE1L14 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT6
NE1L14 = INPUT();

--NE1L24 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT7
NE1L24 = INPUT();

--NE1L34 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT8
NE1L34 = INPUT();

--NE1L44 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT9
NE1L44 = INPUT();

--NE1L54 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT10
NE1L54 = INPUT();

--NE1L64 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT11
NE1L64 = INPUT();

--NE1L74 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT12
NE1L74 = INPUT();

--NE1L84 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT13
NE1L84 = INPUT();

--NE1L94 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT14
NE1L94 = INPUT();

--NE1L05 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT15
NE1L05 = INPUT();

--NE1L72 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE0
NE1L72 = INPUT();

--NE1L82 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE1
NE1L82 = INPUT();

--NE1L03 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN0
NE1L03 = INPUT();

--NE1L13 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN1
NE1L13 = INPUT();

--NE1L23 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN2
NE1L23 = INPUT();

--NE1L33 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN3
NE1L33 = INPUT();

--NE1L2 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR0
NE1L2 = INPUT();

--NE1L3 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR1
NE1L3 = INPUT();

--NE1L4 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR2
NE1L4 = INPUT();

--NE1L5 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR3
NE1L5 = INPUT();

--NE1L6 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR4
NE1L6 = INPUT();

--NE1L7 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR5
NE1L7 = INPUT();

--NE1L8 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR6
NE1L8 = INPUT();

--NE1L9 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR7
NE1L9 = INPUT();

--NE1L01 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR8
NE1L01 = INPUT();

--NE1L11 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR9
NE1L11 = INPUT();

--NE1L21 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR10
NE1L21 = INPUT();

--NE1L31 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR11
NE1L31 = INPUT();

--NE1L41 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR12
NE1L41 = INPUT();

--NE1L51 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR13
NE1L51 = INPUT();

--NE1L61 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR14
NE1L61 = INPUT();

--NE1L71 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR15
NE1L71 = INPUT();

--NE1L81 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR16
NE1L81 = INPUT();

--NE1L91 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR17
NE1L91 = INPUT();

--NE1L02 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR18
NE1L02 = INPUT();

--NE1L12 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR19
NE1L12 = INPUT();

--NE1L22 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR20
NE1L22 = INPUT();

--NE1L32 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR21
NE1L32 = INPUT();

--NE1L42 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR22
NE1L42 = INPUT();

--NE1L52 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR23
NE1L52 = INPUT();

--NE1L62 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR24
NE1L62 = INPUT();


--MB1L65Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|COMM_RESET~reg
--operation mode is normal

MB1L65Q_lut_out = MB1L65Q # UB1L73 & MB1L211Q & CD1_dffs[2];
MB1L65Q = DFFE(MB1L65Q_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--LB1_inst23[7] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst23[7]
--operation mode is normal

LB1_inst23[7]_lut_out = !NB1L51Q & (NB1L41Q # UD1L2 # !CD3_dffs[0]);
LB1_inst23[7] = DFFE(LB1_inst23[7]_lut_out, !GLOBAL(HE1_outclock0), , , );


--LB1_inst23[6] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst23[6]
--operation mode is normal

LB1_inst23[6]_lut_out = !NB1L51Q & (NB1L41Q # CD3_dffs[0] & UD1L2);
LB1_inst23[6] = DFFE(LB1_inst23[6]_lut_out, !GLOBAL(HE1_outclock0), , , );


--LB1_inst23[0] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst23[0]
--operation mode is normal

LB1_inst23[0]_lut_out = NB1L41Q & !NB1L51Q # !NB1L41Q & (NB1L51Q # CD3_dffs[0] & UD1L1);
LB1_inst23[0] = DFFE(LB1_inst23[0]_lut_out, !GLOBAL(HE1_outclock0), , , );


--DB1_ATWDTrigger_sig is atwd:atwd0|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig
--operation mode is normal

DB1_ATWDTrigger_sig_lut_out = DB1_launch_mode[0] # DB1_launch_mode[1] & DB1_discFF;
DB1_ATWDTrigger_sig = DFFE(DB1_ATWDTrigger_sig_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--BB1L171Q is atwd:atwd0|atwd_control:inst_atwd_control|OutputEnable~reg0
--operation mode is normal

BB1L171Q_lut_out = BB1L162Q # BB1_reduce_or_168 & BB1L171Q;
BB1L171Q = DFFE(BB1L171Q_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1L531Q is atwd:atwd0|atwd_control:inst_atwd_control|CounterClock~reg0
--operation mode is normal

BB1L531Q_lut_out = BB1_counterclk_high # !BB1_counterclk_low & !BB1_cclk;
BB1L531Q = DFFE(BB1L531Q_lut_out, GLOBAL(HE2_outclock1), !V1L3Q, , );


--CB1L371Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ShiftClock~reg0
--operation mode is normal

CB1L371Q_lut_out = CB1L671Q # CB1L371Q & (CB1L771Q # !CB1L051);
CB1L371Q = DFFE(CB1L371Q_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1L271Q is atwd:atwd0|atwd_control:inst_atwd_control|RampSet~reg0
--operation mode is normal

BB1L271Q_lut_out = BB1L271Q & (!BB1L891 # !BB1L791) # !BB1L512;
BB1L271Q = DFFE(BB1L271Q_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_channel[1] is atwd:atwd0|atwd_control:inst_atwd_control|channel[1]
--operation mode is normal

BB1_channel[1]_lut_out = BB1L812 # BB1_channel[1] & (BB1L362Q # !BB1L102);
BB1_channel[1] = DFFE(BB1_channel[1]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_channel[0] is atwd:atwd0|atwd_control:inst_atwd_control|channel[0]
--operation mode is normal

BB1_channel[0]_lut_out = BB1_channel[0] & (BB1L362Q # !BB1L102) # !BB1_channel[0] & BB1L852Q;
BB1_channel[0] = DFFE(BB1_channel[0]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1L371Q is atwd:atwd0|atwd_control:inst_atwd_control|ReadWrite~reg0
--operation mode is normal

BB1L371Q_lut_out = BB1L462Q # BB1L371Q & (BB1L312 # BB1L262Q);
BB1L371Q = DFFE(BB1L371Q_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1L721Q is atwd:atwd0|atwd_control:inst_atwd_control|AnalogReset~reg0
--operation mode is normal

BB1L721Q_lut_out = BB1L712 # BB1L721Q & (BB1L612 # !BB1L691);
BB1L721Q = DFFE(BB1L721Q_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1L631Q is atwd:atwd0|atwd_control:inst_atwd_control|DigitalReset~reg0
--operation mode is normal

BB1L631Q_lut_out = BB1L631Q & (BB1L212 # !BB1L002) # !BB1L702;
BB1L631Q = DFFE(BB1L631Q_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1L731Q is atwd:atwd0|atwd_control:inst_atwd_control|DigitalSet~reg0
--operation mode is normal

BB1L731Q_lut_out = BB1L731Q & (BB1L552Q # !BB1L891) # !BB1L002;
BB1L731Q = DFFE(BB1L731Q_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--DB2_ATWDTrigger_sig is atwd:atwd1|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig
--operation mode is normal

DB2_ATWDTrigger_sig_lut_out = DB2_launch_mode[0] # DB2_launch_mode[1] & DB2_discFF;
DB2_ATWDTrigger_sig = DFFE(DB2_ATWDTrigger_sig_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--BB2L171Q is atwd:atwd1|atwd_control:inst_atwd_control|OutputEnable~reg0
--operation mode is normal

BB2L171Q_lut_out = BB2L062Q # BB2_reduce_or_168 & BB2L171Q;
BB2L171Q = DFFE(BB2L171Q_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2L531Q is atwd:atwd1|atwd_control:inst_atwd_control|CounterClock~reg0
--operation mode is normal

BB2L531Q_lut_out = BB2_counterclk_high # !BB2_counterclk_low & !BB2_cclk;
BB2L531Q = DFFE(BB2L531Q_lut_out, GLOBAL(HE2_outclock1), !V1L3Q, , );


--CB2L371Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ShiftClock~reg0
--operation mode is normal

CB2L371Q_lut_out = CB2L671Q # CB2L371Q & (CB2L771Q # !CB2L051);
CB2L371Q = DFFE(CB2L371Q_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2L271Q is atwd:atwd1|atwd_control:inst_atwd_control|RampSet~reg0
--operation mode is normal

BB2L271Q_lut_out = BB2L271Q & (!BB2L891 # !BB2L791) # !BB2L612;
BB2L271Q = DFFE(BB2L271Q_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_channel[1] is atwd:atwd1|atwd_control:inst_atwd_control|channel[1]
--operation mode is normal

BB2_channel[1]_lut_out = BB2L912 # BB2_channel[1] & (BB2L262Q # !BB2L202);
BB2_channel[1] = DFFE(BB2_channel[1]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_channel[0] is atwd:atwd1|atwd_control:inst_atwd_control|channel[0]
--operation mode is normal

BB2_channel[0]_lut_out = BB2_channel[0] & (BB2L262Q # !BB2L202) # !BB2_channel[0] & BB2L852Q;
BB2_channel[0] = DFFE(BB2_channel[0]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2L371Q is atwd:atwd1|atwd_control:inst_atwd_control|ReadWrite~reg0
--operation mode is normal

BB2L371Q_lut_out = BB2L362Q # BB2L371Q & (!BB2L991 # !BB2L902);
BB2L371Q = DFFE(BB2L371Q_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2L721Q is atwd:atwd1|atwd_control:inst_atwd_control|AnalogReset~reg0
--operation mode is normal

BB2L721Q_lut_out = BB2L812 # BB2L721Q & (BB2L712 # !BB2L691);
BB2L721Q = DFFE(BB2L721Q_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2L631Q is atwd:atwd1|atwd_control:inst_atwd_control|DigitalReset~reg0
--operation mode is normal

BB2L631Q_lut_out = BB2L631Q & (BB2L512 # !BB2L102) # !BB2L802;
BB2L631Q = DFFE(BB2L631Q_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2L731Q is atwd:atwd1|atwd_control:inst_atwd_control|DigitalSet~reg0
--operation mode is normal

BB2L731Q_lut_out = BB2L731Q & (BB2L552Q # !BB2L891) # !BB2L102;
BB2L731Q = DFFE(BB2L731Q_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--P1L07Q is hit_counter:inst_hit_counter|MultiSPE_nl~reg0
--operation mode is normal

P1L07Q_lut_out = !P1_MultiSPE1;
P1L07Q = DFFE(P1L07Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--P1L09Q is hit_counter:inst_hit_counter|OneSPE_nl~reg0
--operation mode is normal

P1L09Q_lut_out = !P1_OneSPE1;
P1L09Q = DFFE(P1L09Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--U1L43Q is r2r:inst_r2r|R2BUS[6]~reg0
--operation mode is normal

U1L43Q_lut_out = !U1_cnt[6];
U1L43Q = DFFE(U1L43Q_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--U1L33Q is r2r:inst_r2r|R2BUS[5]~reg0
--operation mode is normal

U1L33Q_lut_out = U1_cnt[5];
U1L33Q = DFFE(U1L33Q_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--U1L23Q is r2r:inst_r2r|R2BUS[4]~reg0
--operation mode is normal

U1L23Q_lut_out = U1_cnt[4];
U1L23Q = DFFE(U1L23Q_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--U1L13Q is r2r:inst_r2r|R2BUS[3]~reg0
--operation mode is normal

U1L13Q_lut_out = U1_cnt[3];
U1L13Q = DFFE(U1L13Q_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--U1L03Q is r2r:inst_r2r|R2BUS[2]~reg0
--operation mode is normal

U1L03Q_lut_out = U1_cnt[2];
U1L03Q = DFFE(U1L03Q_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--U1L92Q is r2r:inst_r2r|R2BUS[1]~reg0
--operation mode is normal

U1L92Q_lut_out = U1_cnt[1];
U1L92Q = DFFE(U1L92Q_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--U1L82Q is r2r:inst_r2r|R2BUS[0]~reg0
--operation mode is normal

U1L82Q_lut_out = U1_cnt[0];
U1L82Q = DFFE(U1L82Q_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--W1L8Q is single_led:inst_single_led|SingleLED_TRIGGER~reg0
--operation mode is normal

W1L8Q_lut_out = W1_LEDdelay[3];
W1L8Q = DFFE(W1L8Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1_command_2_local[24] is slaveregister:slaveregister_inst|command_2_local[24]
--operation mode is normal

Y1_command_2_local[24]_lut_out = NE1_MASTERHWDATA[24];
Y1_command_2_local[24] = DFFE(Y1_command_2_local[24]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L331);


--Y1_command_2_local[26] is slaveregister:slaveregister_inst|command_2_local[26]
--operation mode is normal

Y1_command_2_local[26]_lut_out = NE1_MASTERHWDATA[26];
Y1_command_2_local[26] = DFFE(Y1_command_2_local[26]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L331);


--MB1L76Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|reboot_gnt~reg
--operation mode is normal

MB1L76Q_lut_out = MB1L76Q # MB1L911Q & SD1L31Q;
MB1L76Q = DFFE(MB1L76Q_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--BD1L6Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|dstb~reg
--operation mode is normal

BD1L6Q_lut_out = BD1L71Q & DC1L51Q;
BD1L6Q = DFFE(BD1L6Q_lut_out, GLOBAL(HE1_outclock0), GB7L6, , );


--UB1L81Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|fifo_wrreq~reg
--operation mode is normal

UB1L81Q_lut_out = UB1L71 # UB1L33 & !UB1L12Q & !CD1_dffs[3];
UB1L81Q = DFFE(UB1L81Q_lut_out, GLOBAL(HE1_outclock0), KB1_inst5, , );


--KB1_inst13 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|inst13
--operation mode is normal

KB1_inst13 = BD1L6Q & UB1L81Q;


--CD1_dffs[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

CD1_dffs[0]_lut_out = CD1_dffs[1];
CD1_dffs[0] = DFFE(CD1_dffs[0]_lut_out, GLOBAL(HE1_outclock0), BD1L5Q, , BD1L41Q);


--CD1_dffs[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

CD1_dffs[1]_lut_out = CD1_dffs[2];
CD1_dffs[1] = DFFE(CD1_dffs[1]_lut_out, GLOBAL(HE1_outclock0), BD1L5Q, , BD1L41Q);


--CD1_dffs[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

CD1_dffs[2]_lut_out = CD1_dffs[3];
CD1_dffs[2] = DFFE(CD1_dffs[2]_lut_out, GLOBAL(HE1_outclock0), BD1L5Q, , BD1L41Q);


--CD1_dffs[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

CD1_dffs[3]_lut_out = CD1_dffs[4];
CD1_dffs[3] = DFFE(CD1_dffs[3]_lut_out, GLOBAL(HE1_outclock0), BD1L5Q, , BD1L41Q);


--CD1_dffs[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

CD1_dffs[4]_lut_out = CD1_dffs[5];
CD1_dffs[4] = DFFE(CD1_dffs[4]_lut_out, GLOBAL(HE1_outclock0), BD1L5Q, , BD1L41Q);


--CD1_dffs[5] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

CD1_dffs[5]_lut_out = CD1_dffs[6];
CD1_dffs[5] = DFFE(CD1_dffs[5]_lut_out, GLOBAL(HE1_outclock0), BD1L5Q, , BD1L41Q);


--CD1_dffs[6] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

CD1_dffs[6]_lut_out = CD1_dffs[7];
CD1_dffs[6] = DFFE(CD1_dffs[6]_lut_out, GLOBAL(HE1_outclock0), BD1L5Q, , BD1L41Q);


--CD1_dffs[7] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

CD1_dffs[7]_lut_out = BD1L31Q;
CD1_dffs[7] = DFFE(CD1_dffs[7]_lut_out, GLOBAL(HE1_outclock0), BD1L5Q, , BD1L41Q);


--Y1_rx_dpr_radr_local[0] is slaveregister:slaveregister_inst|rx_dpr_radr_local[0]
--operation mode is normal

Y1_rx_dpr_radr_local[0]_lut_out = NE1_MASTERHWDATA[0];
Y1_rx_dpr_radr_local[0] = DFFE(Y1_rx_dpr_radr_local[0]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L936);


--Y1_rx_dpr_radr_local[1] is slaveregister:slaveregister_inst|rx_dpr_radr_local[1]
--operation mode is normal

Y1_rx_dpr_radr_local[1]_lut_out = NE1_MASTERHWDATA[1];
Y1_rx_dpr_radr_local[1] = DFFE(Y1_rx_dpr_radr_local[1]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L936);


--Y1_rx_dpr_radr_local[2] is slaveregister:slaveregister_inst|rx_dpr_radr_local[2]
--operation mode is normal

Y1_rx_dpr_radr_local[2]_lut_out = NE1_MASTERHWDATA[2];
Y1_rx_dpr_radr_local[2] = DFFE(Y1_rx_dpr_radr_local[2]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L936);


--Y1_rx_dpr_radr_local[3] is slaveregister:slaveregister_inst|rx_dpr_radr_local[3]
--operation mode is normal

Y1_rx_dpr_radr_local[3]_lut_out = NE1_MASTERHWDATA[3];
Y1_rx_dpr_radr_local[3] = DFFE(Y1_rx_dpr_radr_local[3]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L936);


--Y1_rx_dpr_radr_local[4] is slaveregister:slaveregister_inst|rx_dpr_radr_local[4]
--operation mode is normal

Y1_rx_dpr_radr_local[4]_lut_out = NE1_MASTERHWDATA[4];
Y1_rx_dpr_radr_local[4] = DFFE(Y1_rx_dpr_radr_local[4]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L936);


--Y1_rx_dpr_radr_local[5] is slaveregister:slaveregister_inst|rx_dpr_radr_local[5]
--operation mode is normal

Y1_rx_dpr_radr_local[5]_lut_out = NE1_MASTERHWDATA[5];
Y1_rx_dpr_radr_local[5] = DFFE(Y1_rx_dpr_radr_local[5]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L936);


--Y1_rx_dpr_radr_local[6] is slaveregister:slaveregister_inst|rx_dpr_radr_local[6]
--operation mode is normal

Y1_rx_dpr_radr_local[6]_lut_out = NE1_MASTERHWDATA[6];
Y1_rx_dpr_radr_local[6] = DFFE(Y1_rx_dpr_radr_local[6]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L936);


--Y1_rx_dpr_radr_local[7] is slaveregister:slaveregister_inst|rx_dpr_radr_local[7]
--operation mode is normal

Y1_rx_dpr_radr_local[7]_lut_out = NE1_MASTERHWDATA[7];
Y1_rx_dpr_radr_local[7] = DFFE(Y1_rx_dpr_radr_local[7]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L936);


--Y1_rx_dpr_radr_local[8] is slaveregister:slaveregister_inst|rx_dpr_radr_local[8]
--operation mode is normal

Y1_rx_dpr_radr_local[8]_lut_out = NE1_MASTERHWDATA[8];
Y1_rx_dpr_radr_local[8] = DFFE(Y1_rx_dpr_radr_local[8]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L936);


--Y1_rx_dpr_radr_local[9] is slaveregister:slaveregister_inst|rx_dpr_radr_local[9]
--operation mode is normal

Y1_rx_dpr_radr_local[9]_lut_out = NE1_MASTERHWDATA[9];
Y1_rx_dpr_radr_local[9] = DFFE(Y1_rx_dpr_radr_local[9]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L936);


--Y1_rx_dpr_radr_local[10] is slaveregister:slaveregister_inst|rx_dpr_radr_local[10]
--operation mode is normal

Y1_rx_dpr_radr_local[10]_lut_out = NE1_MASTERHWDATA[10];
Y1_rx_dpr_radr_local[10] = DFFE(Y1_rx_dpr_radr_local[10]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L936);


--Y1_rx_dpr_radr_local[11] is slaveregister:slaveregister_inst|rx_dpr_radr_local[11]
--operation mode is normal

Y1_rx_dpr_radr_local[11]_lut_out = NE1_MASTERHWDATA[11];
Y1_rx_dpr_radr_local[11] = DFFE(Y1_rx_dpr_radr_local[11]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L936);


--Y1_rx_dpr_radr_local[12] is slaveregister:slaveregister_inst|rx_dpr_radr_local[12]
--operation mode is normal

Y1_rx_dpr_radr_local[12]_lut_out = NE1_MASTERHWDATA[12];
Y1_rx_dpr_radr_local[12] = DFFE(Y1_rx_dpr_radr_local[12]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L936);


--Y1_rx_dpr_radr_local[13] is slaveregister:slaveregister_inst|rx_dpr_radr_local[13]
--operation mode is normal

Y1_rx_dpr_radr_local[13]_lut_out = NE1_MASTERHWDATA[13];
Y1_rx_dpr_radr_local[13] = DFFE(Y1_rx_dpr_radr_local[13]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L936);


--B1L3Q is ahb_slave:ahb_slave_inst|masterhready~reg0
--operation mode is normal

B1L3Q_lut_out = !B1L65Q & !B1L83 & !B1L73 & !B1L93;
B1L3Q = DFFE(B1L3Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--ME1L1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|dp_feedback_sum~0
--operation mode is normal

ME1L1 = PE2_portadataout[0] & PE1_portadataout[0];


--F1L1Q is ahb_master:inst_ahb_master|slavehwdata[0]~reg0
--operation mode is normal

F1L1Q_lut_out = R1L311Q;
F1L1Q = DFFE(F1L1Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--F1L2Q is ahb_master:inst_ahb_master|slavehwdata[1]~reg0
--operation mode is normal

F1L2Q_lut_out = R1L411Q;
F1L2Q = DFFE(F1L2Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--F1L3Q is ahb_master:inst_ahb_master|slavehwdata[2]~reg0
--operation mode is normal

F1L3Q_lut_out = R1L511Q;
F1L3Q = DFFE(F1L3Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--F1L4Q is ahb_master:inst_ahb_master|slavehwdata[3]~reg0
--operation mode is normal

F1L4Q_lut_out = R1L611Q;
F1L4Q = DFFE(F1L4Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--F1L5Q is ahb_master:inst_ahb_master|slavehwdata[4]~reg0
--operation mode is normal

F1L5Q_lut_out = R1L711Q;
F1L5Q = DFFE(F1L5Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--F1L6Q is ahb_master:inst_ahb_master|slavehwdata[5]~reg0
--operation mode is normal

F1L6Q_lut_out = R1L811Q;
F1L6Q = DFFE(F1L6Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--F1L7Q is ahb_master:inst_ahb_master|slavehwdata[6]~reg0
--operation mode is normal

F1L7Q_lut_out = R1L911Q;
F1L7Q = DFFE(F1L7Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--F1L8Q is ahb_master:inst_ahb_master|slavehwdata[7]~reg0
--operation mode is normal

F1L8Q_lut_out = R1L021Q;
F1L8Q = DFFE(F1L8Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--F1L9Q is ahb_master:inst_ahb_master|slavehwdata[8]~reg0
--operation mode is normal

F1L9Q_lut_out = R1L121Q;
F1L9Q = DFFE(F1L9Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--F1L01Q is ahb_master:inst_ahb_master|slavehwdata[9]~reg0
--operation mode is normal

F1L01Q_lut_out = R1L221Q;
F1L01Q = DFFE(F1L01Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--F1L11Q is ahb_master:inst_ahb_master|slavehwdata[10]~reg0
--operation mode is normal

F1L11Q_lut_out = R1L321Q;
F1L11Q = DFFE(F1L11Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--F1L21Q is ahb_master:inst_ahb_master|slavehwdata[11]~reg0
--operation mode is normal

F1L21Q_lut_out = R1L421Q;
F1L21Q = DFFE(F1L21Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--F1L31Q is ahb_master:inst_ahb_master|slavehwdata[12]~reg0
--operation mode is normal

F1L31Q_lut_out = R1L521Q;
F1L31Q = DFFE(F1L31Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--F1L41Q is ahb_master:inst_ahb_master|slavehwdata[13]~reg0
--operation mode is normal

F1L41Q_lut_out = R1L621Q;
F1L41Q = DFFE(F1L41Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--F1L51Q is ahb_master:inst_ahb_master|slavehwdata[14]~reg0
--operation mode is normal

F1L51Q_lut_out = R1L721Q;
F1L51Q = DFFE(F1L51Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--F1L61Q is ahb_master:inst_ahb_master|slavehwdata[15]~reg0
--operation mode is normal

F1L61Q_lut_out = R1L821Q;
F1L61Q = DFFE(F1L61Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--F1L71Q is ahb_master:inst_ahb_master|slavehwdata[16]~reg0
--operation mode is normal

F1L71Q_lut_out = R1L921Q;
F1L71Q = DFFE(F1L71Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--F1L81Q is ahb_master:inst_ahb_master|slavehwdata[17]~reg0
--operation mode is normal

F1L81Q_lut_out = R1L031Q;
F1L81Q = DFFE(F1L81Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--F1L91Q is ahb_master:inst_ahb_master|slavehwdata[18]~reg0
--operation mode is normal

F1L91Q_lut_out = R1L131Q;
F1L91Q = DFFE(F1L91Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--F1L02Q is ahb_master:inst_ahb_master|slavehwdata[19]~reg0
--operation mode is normal

F1L02Q_lut_out = R1L231Q;
F1L02Q = DFFE(F1L02Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--F1L12Q is ahb_master:inst_ahb_master|slavehwdata[20]~reg0
--operation mode is normal

F1L12Q_lut_out = R1L331Q;
F1L12Q = DFFE(F1L12Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--F1L22Q is ahb_master:inst_ahb_master|slavehwdata[21]~reg0
--operation mode is normal

F1L22Q_lut_out = R1L431Q;
F1L22Q = DFFE(F1L22Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--F1L32Q is ahb_master:inst_ahb_master|slavehwdata[22]~reg0
--operation mode is normal

F1L32Q_lut_out = R1L531Q;
F1L32Q = DFFE(F1L32Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--F1L42Q is ahb_master:inst_ahb_master|slavehwdata[23]~reg0
--operation mode is normal

F1L42Q_lut_out = R1L631Q;
F1L42Q = DFFE(F1L42Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--F1L52Q is ahb_master:inst_ahb_master|slavehwdata[24]~reg0
--operation mode is normal

F1L52Q_lut_out = R1L731Q;
F1L52Q = DFFE(F1L52Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--F1L62Q is ahb_master:inst_ahb_master|slavehwdata[25]~reg0
--operation mode is normal

F1L62Q_lut_out = R1L831Q;
F1L62Q = DFFE(F1L62Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--F1L72Q is ahb_master:inst_ahb_master|slavehwdata[26]~reg0
--operation mode is normal

F1L72Q_lut_out = R1L931Q;
F1L72Q = DFFE(F1L72Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--F1L82Q is ahb_master:inst_ahb_master|slavehwdata[27]~reg0
--operation mode is normal

F1L82Q_lut_out = R1L041Q;
F1L82Q = DFFE(F1L82Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--F1L92Q is ahb_master:inst_ahb_master|slavehwdata[28]~reg0
--operation mode is normal

F1L92Q_lut_out = R1L141Q;
F1L92Q = DFFE(F1L92Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--F1L03Q is ahb_master:inst_ahb_master|slavehwdata[29]~reg0
--operation mode is normal

F1L03Q_lut_out = R1L241Q;
F1L03Q = DFFE(F1L03Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--F1L13Q is ahb_master:inst_ahb_master|slavehwdata[30]~reg0
--operation mode is normal

F1L13Q_lut_out = R1L341Q;
F1L13Q = DFFE(F1L13Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--F1L23Q is ahb_master:inst_ahb_master|slavehwdata[31]~reg0
--operation mode is normal

F1L23Q_lut_out = R1L441Q;
F1L23Q = DFFE(F1L23Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L506Q is slaveregister:slaveregister_inst|reg_rdata[0]~reg0
--operation mode is normal

Y1L506Q_lut_out = A1L003 # A1L962 # Y1L862 & Y1L306;
Y1L506Q = DFFE(Y1L506Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L606Q is slaveregister:slaveregister_inst|reg_rdata[1]~reg0
--operation mode is normal

Y1L606Q_lut_out = A1L103 # A1L172 # Y1L862 & Y1L106;
Y1L606Q = DFFE(Y1L606Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L706Q is slaveregister:slaveregister_inst|reg_rdata[2]~reg0
--operation mode is normal

Y1L706Q_lut_out = A1L203 # A1L372 # Y1L862 & Y1L995;
Y1L706Q = DFFE(Y1L706Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L806Q is slaveregister:slaveregister_inst|reg_rdata[3]~reg0
--operation mode is normal

Y1L806Q_lut_out = A1L303 # A1L572 # Y1L862 & Y1L795;
Y1L806Q = DFFE(Y1L806Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L906Q is slaveregister:slaveregister_inst|reg_rdata[4]~reg0
--operation mode is normal

Y1L906Q_lut_out = A1L403 # A1L772 # Y1L862 & Y1L595;
Y1L906Q = DFFE(Y1L906Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L016Q is slaveregister:slaveregister_inst|reg_rdata[5]~reg0
--operation mode is normal

Y1L016Q_lut_out = A1L503 # A1L972 # Y1L862 & Y1L395;
Y1L016Q = DFFE(Y1L016Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L116Q is slaveregister:slaveregister_inst|reg_rdata[6]~reg0
--operation mode is normal

Y1L116Q_lut_out = A1L603 # A1L182 # Y1L862 & Y1L195;
Y1L116Q = DFFE(Y1L116Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L216Q is slaveregister:slaveregister_inst|reg_rdata[7]~reg0
--operation mode is normal

Y1L216Q_lut_out = A1L703 # A1L382 # Y1L862 & Y1L985;
Y1L216Q = DFFE(Y1L216Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L316Q is slaveregister:slaveregister_inst|reg_rdata[8]~reg0
--operation mode is normal

Y1L316Q_lut_out = A1L803 # A1L582 # Y1L862 & Y1L785;
Y1L316Q = DFFE(Y1L316Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L416Q is slaveregister:slaveregister_inst|reg_rdata[9]~reg0
--operation mode is normal

Y1L416Q_lut_out = A1L903 # A1L782 # Y1L862 & Y1L585;
Y1L416Q = DFFE(Y1L416Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L516Q is slaveregister:slaveregister_inst|reg_rdata[10]~reg0
--operation mode is normal

Y1L516Q_lut_out = A1L013 # A1L982 # Y1L862 & Y1L385;
Y1L516Q = DFFE(Y1L516Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L616Q is slaveregister:slaveregister_inst|reg_rdata[11]~reg0
--operation mode is normal

Y1L616Q_lut_out = A1L113 # A1L192 # Y1L862 & Y1L185;
Y1L616Q = DFFE(Y1L616Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L716Q is slaveregister:slaveregister_inst|reg_rdata[12]~reg0
--operation mode is normal

Y1L716Q_lut_out = A1L213 # A1L392 # Y1L862 & Y1L975;
Y1L716Q = DFFE(Y1L716Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L816Q is slaveregister:slaveregister_inst|reg_rdata[13]~reg0
--operation mode is normal

Y1L816Q_lut_out = A1L313 # A1L592 # Y1L862 & Y1L775;
Y1L816Q = DFFE(Y1L816Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L916Q is slaveregister:slaveregister_inst|reg_rdata[14]~reg0
--operation mode is normal

Y1L916Q_lut_out = A1L413 # A1L792 # Y1L862 & Y1L575;
Y1L916Q = DFFE(Y1L916Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L026Q is slaveregister:slaveregister_inst|reg_rdata[15]~reg0
--operation mode is normal

Y1L026Q_lut_out = A1L513 # A1L992 # Y1L862 & Y1L375;
Y1L026Q = DFFE(Y1L026Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L126Q is slaveregister:slaveregister_inst|reg_rdata[16]~reg0
--operation mode is normal

Y1L126Q_lut_out = Y1L362 & (Y1L972 # Y1L373 & !B1L8Q);
Y1L126Q = DFFE(Y1L126Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L226Q is slaveregister:slaveregister_inst|reg_rdata[17]~reg0
--operation mode is normal

Y1L226Q_lut_out = Y1L362 & Y1L763 & !B1L8Q;
Y1L226Q = DFFE(Y1L226Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L326Q is slaveregister:slaveregister_inst|reg_rdata[18]~reg0
--operation mode is normal

Y1L326Q_lut_out = Y1L362 & Y1L163 & !B1L8Q;
Y1L326Q = DFFE(Y1L326Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L426Q is slaveregister:slaveregister_inst|reg_rdata[19]~reg0
--operation mode is normal

Y1L426Q_lut_out = Y1L362 & Y1L553 & !B1L8Q;
Y1L426Q = DFFE(Y1L426Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L526Q is slaveregister:slaveregister_inst|reg_rdata[20]~reg0
--operation mode is normal

Y1L526Q_lut_out = Y1L362 & Y1L943 & !B1L8Q;
Y1L526Q = DFFE(Y1L526Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L626Q is slaveregister:slaveregister_inst|reg_rdata[21]~reg0
--operation mode is normal

Y1L626Q_lut_out = Y1L362 & Y1L343 & !B1L8Q;
Y1L626Q = DFFE(Y1L626Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L726Q is slaveregister:slaveregister_inst|reg_rdata[22]~reg0
--operation mode is normal

Y1L726Q_lut_out = Y1L362 & Y1L733 & !B1L8Q;
Y1L726Q = DFFE(Y1L726Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L826Q is slaveregister:slaveregister_inst|reg_rdata[23]~reg0
--operation mode is normal

Y1L826Q_lut_out = Y1L362 & Y1L133 & !B1L8Q;
Y1L826Q = DFFE(Y1L826Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L926Q is slaveregister:slaveregister_inst|reg_rdata[24]~reg0
--operation mode is normal

Y1L926Q_lut_out = Y1L362 & (Y1L662 # Y1L423 & !B1L8Q);
Y1L926Q = DFFE(Y1L926Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L036Q is slaveregister:slaveregister_inst|reg_rdata[25]~reg0
--operation mode is normal

Y1L036Q_lut_out = Y1L362 & Y1L813 & !B1L8Q;
Y1L036Q = DFFE(Y1L036Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L136Q is slaveregister:slaveregister_inst|reg_rdata[26]~reg0
--operation mode is normal

Y1L136Q_lut_out = Y1L362 & Y1L213 & !B1L8Q;
Y1L136Q = DFFE(Y1L136Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L236Q is slaveregister:slaveregister_inst|reg_rdata[27]~reg0
--operation mode is normal

Y1L236Q_lut_out = Y1L362 & Y1L603 & !B1L8Q;
Y1L236Q = DFFE(Y1L236Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L336Q is slaveregister:slaveregister_inst|reg_rdata[28]~reg0
--operation mode is normal

Y1L336Q_lut_out = Y1L362 & (Y1L762 # Y1L003 & !B1L8Q);
Y1L336Q = DFFE(Y1L336Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L436Q is slaveregister:slaveregister_inst|reg_rdata[29]~reg0
--operation mode is normal

Y1L436Q_lut_out = Y1L362 & Y1L492 & !B1L8Q;
Y1L436Q = DFFE(Y1L436Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L536Q is slaveregister:slaveregister_inst|reg_rdata[30]~reg0
--operation mode is normal

Y1L536Q_lut_out = Y1L362 & Y1L882 & !B1L8Q;
Y1L536Q = DFFE(Y1L536Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L636Q is slaveregister:slaveregister_inst|reg_rdata[31]~reg0
--operation mode is normal

Y1L636Q_lut_out = Y1L362 & Y1L282 & !B1L8Q;
Y1L636Q = DFFE(Y1L636Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--BD1L4Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|cstb~reg
--operation mode is normal

BD1L4Q_lut_out = BD1L2 & CD1_dffs[7] & (XC1L1 $ !XC1L2);
BD1L4Q = DFFE(BD1L4Q_lut_out, GLOBAL(HE1_outclock0), GB7L6, , );


--MB1L96Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|rec_ctrl~reg
--operation mode is normal

MB1L96Q_lut_out = !MB1L82 & !MB1L15 & !MB1L86 & MB1L07;
MB1L96Q = DFFE(MB1L96Q_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--UB1L23 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|stf_rcvd~43
--operation mode is normal

UB1L23 = BD1L4Q & !MB1L96Q & (A_nB $ CD1_dffs[0]);

--UB1L43 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|stf_rcvd~52
--operation mode is normal

UB1L43 = BD1L4Q & !MB1L96Q & (A_nB $ CD1_dffs[0]);


--UB1L73 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|sysres_rcvd~44
--operation mode is normal

UB1L73 = UB1L23 & CD1_dffs[5] & CD1_dffs[4] & !CD1_dffs[3];


--MB1L211Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~16
--operation mode is normal

MB1L211Q_lut_out = MB1L15 # !UB1L13 & MB1L42 & MB1L32;
MB1L211Q = DFFE(MB1L211Q_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--MB1L051 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SYS_RESET~0
--operation mode is normal

MB1L051 = MB1L65Q # UB1L73 & MB1L211Q & CD1_dffs[2];


--UB1L5 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|comres_rcvd~28
--operation mode is normal

UB1L5 = BD1L4Q & (A_nB $ CD1_dffs[0]);


--UB1L7 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|comres_rcvd~39
--operation mode is normal

UB1L7 = CD1_dffs[5] & CD1_dffs[3] & CD1_dffs[2];


--MB1_SV11 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SV11
--operation mode is normal

MB1_SV11_lut_out = MB1L451 # MB1L95 # MB1L85;
MB1_SV11 = DFFE(MB1_SV11_lut_out, GLOBAL(HE1_outclock0), , , );


--MB1_SV10 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SV10
--operation mode is normal

MB1_SV10_lut_out = MB1L26 # MB1L451 # MB1L06;
MB1_SV10 = DFFE(MB1_SV10_lut_out, GLOBAL(HE1_outclock0), , , );


--MB1_SV12 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SV12
--operation mode is normal

MB1_SV12_lut_out = MB1L26 # MB1L451 # MB1L95 # MB1L75;
MB1_SV12 = DFFE(MB1_SV12_lut_out, GLOBAL(HE1_outclock0), , , );


--MB1L031 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~274
--operation mode is normal

MB1L031 = MB1_SV11 # !MB1_SV12 # !MB1_SV10;


--MB1L921 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~80
--operation mode is normal

MB1L921 = UB1L5 & UB1L7 & MB1L031 & !CD1_dffs[4];


--NB1L41Q is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|h_pulse~reg
--operation mode is normal

NB1L41Q_lut_out = NB1L5 # NB1L41Q & (!NB1L2 # !NB1L7);
NB1L41Q = DFFE(NB1L41Q_lut_out, GLOBAL(HE1_outclock0), MB1L351Q, , );


--UD1L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dac_rs_tab_rect_01:inst15|dac_d[6]~681
--operation mode is normal

UD1L2 = !GB81_sload_path[4] & (!GB81_sload_path[1] & !GB81_sload_path[2] # !GB81_sload_path[3]);


--CD3_dffs[0] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

CD3_dffs[0]_lut_out = CD3_dffs[1] # CE1L11Q;
CD3_dffs[0] = DFFE(CD3_dffs[0]_lut_out, GLOBAL(HE1_outclock0), CE1L9Q, , CE1L01Q);


--NB1L51Q is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|l_pulse~reg
--operation mode is normal

NB1L51Q_lut_out = MB1L521Q & (NB1L1 # NB1L51Q & !NB1L6) # !MB1L521Q & NB1L51Q & !NB1L6;
NB1L51Q = DFFE(NB1L51Q_lut_out, GLOBAL(HE1_outclock0), MB1L351Q, , );


--UD1L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dac_rs_tab_rect_01:inst15|dac_d[0]~667
--operation mode is normal

UD1L1 = !GB81_sload_path[2] & !GB81_sload_path[3] # !GB81_sload_path[4];


--DB1_launch_mode[0] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|launch_mode[0]
--operation mode is normal

DB1_launch_mode[0]_lut_out = !BB1L902Q & (DB1L51 # DB1L01);
DB1_launch_mode[0] = DFFE(DB1_launch_mode[0]_lut_out, !GLOBAL(HE1_outclock1), !V1L3Q, , );


--DB1_launch_mode[1] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|launch_mode[1]
--operation mode is normal

DB1_launch_mode[1]_lut_out = !BB1L902Q & (DB1L51 # DB1L01 # !DB1L9);
DB1_launch_mode[1] = DFFE(DB1_launch_mode[1]_lut_out, !GLOBAL(HE1_outclock1), !V1L3Q, , );


--DB1_discFF is atwd:atwd0|atwd_trigger:inst_atwd_trigger|discFF
--operation mode is normal

DB1_discFF_lut_out = VCC;
DB1_discFF = DFFE(DB1_discFF_lut_out, OneSPE, !G1L1, , );


--V1L3Q is roc:inst_ROC|RST~reg0
--operation mode is normal

V1L3Q_lut_out = !V1L2Q;
V1L3Q = DFFE(V1L3Q_lut_out, GLOBAL(HE1_outclock0), , , );


--BB1L162Q is atwd:atwd0|atwd_control:inst_atwd_control|state~15
--operation mode is normal

BB1L162Q_lut_out = BB1L012 # BB1L552Q & !BB1L491 & !BB1L591;
BB1L162Q = DFFE(BB1L162Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--BB1L752Q is atwd:atwd0|atwd_control:inst_atwd_control|state~11
--operation mode is normal

BB1L752Q_lut_out = BB1L852Q # DB1_TriggerComplete_in_sync & BB1L562Q;
BB1L752Q = DFFE(BB1L752Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--BB1L552Q is atwd:atwd0|atwd_control:inst_atwd_control|state~9
--operation mode is normal

BB1L552Q_lut_out = BB1_reduce_nor_45 & (BB1L552Q # BB1L462Q & !BB1_reduce_nor_29) # !BB1_reduce_nor_45 & BB1L462Q & !BB1_reduce_nor_29;
BB1L552Q = DFFE(BB1L552Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--BB1L362Q is atwd:atwd0|atwd_control:inst_atwd_control|state~17
--operation mode is normal

BB1L362Q_lut_out = DB1_TriggerComplete_in_sync & (BB1L362Q # BB1L262Q & BB1L112) # !DB1_TriggerComplete_in_sync & BB1L262Q & BB1L112;
BB1L362Q = DFFE(BB1L362Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--BB1L852Q is atwd:atwd0|atwd_control:inst_atwd_control|state~12
--operation mode is normal

BB1L852Q_lut_out = BB1L262Q & (!BB1_channel[1] # !BB1_channel[0]);
BB1L852Q = DFFE(BB1L852Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--BB1L652Q is atwd:atwd0|atwd_control:inst_atwd_control|state~10
--operation mode is normal

BB1L652Q_lut_out = BB1L952Q # BB1L062Q # BB1L652Q & !DB1_ATWDTrigger_sig;
BB1L652Q = DFFE(BB1L652Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--BB1L791 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_147~1
--operation mode is normal

BB1L791 = !BB1L362Q & !BB1L852Q & !BB1L652Q;


--BB1L562Q is atwd:atwd0|atwd_control:inst_atwd_control|state~19
--operation mode is normal

BB1L562Q_lut_out = BB1L652Q & (DB1_ATWDTrigger_sig # BB1L562Q & !DB1_TriggerComplete_in_sync) # !BB1L652Q & BB1L562Q & !DB1_TriggerComplete_in_sync;
BB1L562Q = DFFE(BB1L562Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--BB1L462Q is atwd:atwd0|atwd_control:inst_atwd_control|state~18
--operation mode is normal

BB1L462Q_lut_out = BB1L752Q # BB1L462Q & (BB1L381 # BB1L481);
BB1L462Q = DFFE(BB1L462Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--BB1L952Q is atwd:atwd0|atwd_control:inst_atwd_control|state~13
--operation mode is normal

BB1L952Q_lut_out = BB1L362Q & !DB1_TriggerComplete_in_sync;
BB1L952Q = DFFE(BB1L952Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--BB1L062Q is atwd:atwd0|atwd_control:inst_atwd_control|state~14
--operation mode is normal

BB1L062Q_lut_out = !BB1L452Q;
BB1L062Q = DFFE(BB1L062Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--BB1L691 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_147~0
--operation mode is normal

BB1L691 = !BB1L562Q & !BB1L462Q & !BB1L952Q & !BB1L062Q;


--BB1_reduce_or_168 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_168
--operation mode is normal

BB1_reduce_or_168 = BB1L752Q # BB1L552Q # !BB1L691 # !BB1L791;


--BB1_counterclk_high is atwd:atwd0|atwd_control:inst_atwd_control|counterclk_high
--operation mode is normal

BB1_counterclk_high_lut_out = BB1L162Q # BB1_counterclk_high & (!BB1L691 # !BB1L302);
BB1_counterclk_high = DFFE(BB1_counterclk_high_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_counterclk_low is atwd:atwd0|atwd_control:inst_atwd_control|counterclk_low
--operation mode is normal

BB1_counterclk_low_lut_out = BB1L912 # BB1_counterclk_low & (!BB1L691 # !BB1L302);
BB1_counterclk_low = DFFE(BB1_counterclk_low_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_cclk is atwd:atwd0|atwd_control:inst_atwd_control|cclk
--operation mode is normal

BB1_cclk_lut_out = BB1_counterclk_high # !BB1_counterclk_low & !BB1_cclk;
BB1_cclk = DFFE(BB1_cclk_lut_out, GLOBAL(HE2_outclock1), , , !V1L3Q);


--CB1L671Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~10
--operation mode is normal

CB1L671Q_lut_out = CB1L571Q & GB1_sload_path[1];
CB1L671Q = DFFE(CB1L671Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--CB1L771Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~11
--operation mode is normal

CB1L771Q_lut_out = CB1L671Q # CB1L771Q & GB1_sload_path[1];
CB1L771Q = DFFE(CB1L771Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--CB1L081Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~14
--operation mode is normal

CB1L081Q_lut_out = CB1L971Q;
CB1L081Q = DFFE(CB1L081Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--CB1L971Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~13
--operation mode is normal

CB1L971Q_lut_out = CB1L871Q;
CB1L971Q = DFFE(CB1L971Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--CB1L051 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_or_143~2
--operation mode is normal

CB1L051 = !CB1L081Q & !CB1L971Q;


--BB1L891 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_147~2
--operation mode is normal

BB1L891 = BB1L691 & !BB1L752Q;


--BB1L452Q is atwd:atwd0|atwd_control:inst_atwd_control|state~8
--operation mode is normal

BB1L452Q_lut_out = VCC;
BB1L452Q = DFFE(BB1L452Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--BB1L262Q is atwd:atwd0|atwd_control:inst_atwd_control|state~16
--operation mode is normal

BB1L262Q_lut_out = CB1L831Q & BB1L162Q;
BB1L262Q = DFFE(BB1L262Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--BB1L512 is atwd:atwd0|atwd_control:inst_atwd_control|Select_154_rtl_52~25
--operation mode is normal

BB1L512 = BB1L452Q & !BB1L262Q & !BB1L162Q;


--BB1L812 is atwd:atwd0|atwd_control:inst_atwd_control|Select_157_rtl_49~1
--operation mode is normal

BB1L812 = BB1L852Q & (BB1_channel[0] $ BB1_channel[1]);


--BB1L002 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_156~0
--operation mode is normal

BB1L002 = !BB1L262Q & !BB1L162Q;


--BB1L102 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_156~2
--operation mode is normal

BB1L102 = BB1L691 & BB1L002 & !BB1L752Q & !BB1L552Q;


--BB1L712 is atwd:atwd0|atwd_control:inst_atwd_control|Select_154_rtl_52~52
--operation mode is normal

BB1L712 = BB1L262Q # BB1L852Q # BB1L162Q # !BB1L452Q;


--BB1L612 is atwd:atwd0|atwd_control:inst_atwd_control|Select_154_rtl_52~40
--operation mode is normal

BB1L612 = BB1L552Q # BB1L362Q # BB1L652Q;


--BB1L212 is atwd:atwd0|atwd_control:inst_atwd_control|Select_145_rtl_53~41
--operation mode is normal

BB1L212 = BB1L562Q # BB1L462Q # BB1L952Q # BB1L752Q;


--BB1L702 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_180~0
--operation mode is normal

BB1L702 = BB1L452Q & !BB1L362Q & !BB1L852Q & !BB1L652Q;


--DB2_launch_mode[0] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|launch_mode[0]
--operation mode is normal

DB2_launch_mode[0]_lut_out = DB2_set_sig & !BB2L112Q;
DB2_launch_mode[0] = DFFE(DB2_launch_mode[0]_lut_out, !GLOBAL(HE1_outclock1), !V1L3Q, , );


--DB2_launch_mode[1] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|launch_mode[1]
--operation mode is normal

DB2_launch_mode[1]_lut_out = !BB2L112Q & (DB2_set_sig # !BB2L821Q & DB2_enable_disc_sig);
DB2_launch_mode[1] = DFFE(DB2_launch_mode[1]_lut_out, !GLOBAL(HE1_outclock1), !V1L3Q, , );


--DB2_discFF is atwd:atwd1|atwd_trigger:inst_atwd_trigger|discFF
--operation mode is normal

DB2_discFF_lut_out = VCC;
DB2_discFF = DFFE(DB2_discFF_lut_out, OneSPE, !G1L8, , );


--BB2L062Q is atwd:atwd1|atwd_control:inst_atwd_control|state~15
--operation mode is normal

BB2L062Q_lut_out = BB2L312 # BB2L552Q & !BB2L491 & !BB2L591;
BB2L062Q = DFFE(BB2L062Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--BB2L752Q is atwd:atwd1|atwd_control:inst_atwd_control|state~11
--operation mode is normal

BB2L752Q_lut_out = BB2L852Q # DB2_TriggerComplete_in_sync & BB2L462Q;
BB2L752Q = DFFE(BB2L752Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--BB2L552Q is atwd:atwd1|atwd_control:inst_atwd_control|state~9
--operation mode is normal

BB2L552Q_lut_out = BB2_reduce_nor_45 & (BB2L552Q # BB2L362Q & !BB2_reduce_nor_29) # !BB2_reduce_nor_45 & BB2L362Q & !BB2_reduce_nor_29;
BB2L552Q = DFFE(BB2L552Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--BB2L262Q is atwd:atwd1|atwd_control:inst_atwd_control|state~17
--operation mode is normal

BB2L262Q_lut_out = DB2_TriggerComplete_in_sync & (BB2L262Q # BB2L162Q & BB2L412) # !DB2_TriggerComplete_in_sync & BB2L162Q & BB2L412;
BB2L262Q = DFFE(BB2L262Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--BB2L852Q is atwd:atwd1|atwd_control:inst_atwd_control|state~12
--operation mode is normal

BB2L852Q_lut_out = BB2L162Q & (!BB2_channel[1] # !BB2_channel[0]);
BB2L852Q = DFFE(BB2L852Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--BB2L652Q is atwd:atwd1|atwd_control:inst_atwd_control|state~10
--operation mode is normal

BB2L652Q_lut_out = BB2L952Q # BB1L062Q # BB2L652Q & !DB2_ATWDTrigger_sig;
BB2L652Q = DFFE(BB2L652Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--BB2L791 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_147~1
--operation mode is normal

BB2L791 = !BB2L262Q & !BB2L852Q & !BB2L652Q;


--BB2L462Q is atwd:atwd1|atwd_control:inst_atwd_control|state~19
--operation mode is normal

BB2L462Q_lut_out = BB2L652Q & (DB2_ATWDTrigger_sig # BB2L462Q & !DB2_TriggerComplete_in_sync) # !BB2L652Q & BB2L462Q & !DB2_TriggerComplete_in_sync;
BB2L462Q = DFFE(BB2L462Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--BB2L362Q is atwd:atwd1|atwd_control:inst_atwd_control|state~18
--operation mode is normal

BB2L362Q_lut_out = BB2L752Q # BB2L362Q & (BB2L381 # BB2L481);
BB2L362Q = DFFE(BB2L362Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--BB2L952Q is atwd:atwd1|atwd_control:inst_atwd_control|state~13
--operation mode is normal

BB2L952Q_lut_out = BB2L262Q & !DB2_TriggerComplete_in_sync;
BB2L952Q = DFFE(BB2L952Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--BB2L691 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_147~0
--operation mode is normal

BB2L691 = !BB2L462Q & !BB2L362Q & !BB2L952Q & !BB1L062Q;


--BB2_reduce_or_168 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_168
--operation mode is normal

BB2_reduce_or_168 = BB2L752Q # BB2L552Q # !BB2L691 # !BB2L791;


--BB2_counterclk_high is atwd:atwd1|atwd_control:inst_atwd_control|counterclk_high
--operation mode is normal

BB2_counterclk_high_lut_out = BB2L062Q # BB2_counterclk_high & (!BB2L691 # !BB2L402);
BB2_counterclk_high = DFFE(BB2_counterclk_high_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_counterclk_low is atwd:atwd1|atwd_control:inst_atwd_control|counterclk_low
--operation mode is normal

BB2_counterclk_low_lut_out = BB2L022 # BB2_counterclk_low & (!BB2L691 # !BB2L402);
BB2_counterclk_low = DFFE(BB2_counterclk_low_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_cclk is atwd:atwd1|atwd_control:inst_atwd_control|cclk
--operation mode is normal

BB2_cclk_lut_out = BB2_counterclk_high # !BB2_counterclk_low & !BB2_cclk;
BB2_cclk = DFFE(BB2_cclk_lut_out, GLOBAL(HE2_outclock1), , , !V1L3Q);


--CB2L671Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~10
--operation mode is normal

CB2L671Q_lut_out = CB2L571Q & GB2_sload_path[1];
CB2L671Q = DFFE(CB2L671Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--CB2L771Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~11
--operation mode is normal

CB2L771Q_lut_out = CB2L671Q # CB2L771Q & GB2_sload_path[1];
CB2L771Q = DFFE(CB2L771Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--CB2L081Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~14
--operation mode is normal

CB2L081Q_lut_out = CB2L971Q;
CB2L081Q = DFFE(CB2L081Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--CB2L971Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~13
--operation mode is normal

CB2L971Q_lut_out = CB2L871Q;
CB2L971Q = DFFE(CB2L971Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--CB2L051 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_or_143~2
--operation mode is normal

CB2L051 = !CB2L081Q & !CB2L971Q;


--BB2L891 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_147~2
--operation mode is normal

BB2L891 = BB2L691 & !BB2L752Q;


--BB2L162Q is atwd:atwd1|atwd_control:inst_atwd_control|state~16
--operation mode is normal

BB2L162Q_lut_out = CB2L831Q & BB2L062Q;
BB2L162Q = DFFE(BB2L162Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--BB2L612 is atwd:atwd1|atwd_control:inst_atwd_control|Select_154_rtl_61~25
--operation mode is normal

BB2L612 = BB1L452Q & !BB2L162Q & !BB2L062Q;


--BB2L912 is atwd:atwd1|atwd_control:inst_atwd_control|Select_157_rtl_58~1
--operation mode is normal

BB2L912 = BB2L852Q & (BB2_channel[0] $ BB2_channel[1]);


--BB2L102 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_156~0
--operation mode is normal

BB2L102 = !BB2L162Q & !BB2L062Q;


--BB2L202 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_156~2
--operation mode is normal

BB2L202 = BB2L691 & BB2L102 & !BB2L752Q & !BB2L552Q;


--BB2L212 is atwd:atwd1|atwd_control:inst_atwd_control|Select_119_rtl_10_rtl_314~3
--operation mode is normal

BB2L212 = !BB2L952Q & !BB1L062Q;


--BB2L902 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_180~1
--operation mode is normal

BB2L902 = BB2L102 & BB2L212 & !BB2L462Q & !BB2L552Q;


--BB2L991 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_150~2
--operation mode is normal

BB2L991 = !BB2L752Q & !BB2L652Q;


--BB2L812 is atwd:atwd1|atwd_control:inst_atwd_control|Select_154_rtl_61~52
--operation mode is normal

BB2L812 = BB2L162Q # BB2L852Q # BB2L062Q # !BB1L452Q;


--BB2L712 is atwd:atwd1|atwd_control:inst_atwd_control|Select_154_rtl_61~40
--operation mode is normal

BB2L712 = BB2L552Q # BB2L262Q # BB2L652Q;


--BB2L512 is atwd:atwd1|atwd_control:inst_atwd_control|Select_145_rtl_62~41
--operation mode is normal

BB2L512 = BB2L462Q # BB2L362Q # BB2L952Q # BB2L752Q;


--BB2L802 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_180~0
--operation mode is normal

BB2L802 = BB1L452Q & !BB2L262Q & !BB2L852Q & !BB2L652Q;


--P1_MultiSPE1 is hit_counter:inst_hit_counter|MultiSPE1
--operation mode is normal

P1_MultiSPE1_lut_out = P1_MultiSPE0;
P1_MultiSPE1 = DFFE(P1_MultiSPE1_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--P1_OneSPE1 is hit_counter:inst_hit_counter|OneSPE1
--operation mode is normal

P1_OneSPE1_lut_out = P1_OneSPE0;
P1_OneSPE1 = DFFE(P1_OneSPE1_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--M1L3Q is fe_testpulse:inst_fe_testpulse|FE_TEST_PULSE~reg0
--operation mode is normal

M1L3Q_lut_out = M1_tick_old0 # M1_tick_old1 # M1L4 # M1_tick_old;
M1L3Q = DFFE(M1L3Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--M1L5Q is fe_testpulse:inst_fe_testpulse|i~7
--operation mode is normal

M1L5Q_lut_out = !M1_tick_old3 & !M1_tick_old2 & !M1_tick_old & !M1L6;
M1L5Q = DFFE(M1L5Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--L1L52Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[3]~reg0
--operation mode is normal

L1L52Q_lut_out = L1_cntp[3];
L1L52Q = DFFE(L1L52Q_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--L1L62Q is fe_r2r:inst_fe_r2r|i~46
--operation mode is normal

L1L62Q_lut_out = !Y1_command_0_local[30];
L1L62Q = DFFE(L1L62Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--L1L42Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[2]~reg0
--operation mode is normal

L1L42Q_lut_out = L1_cntp[2];
L1L42Q = DFFE(L1L42Q_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--L1L32Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[1]~reg0
--operation mode is normal

L1L32Q_lut_out = L1_cntp[1];
L1L32Q = DFFE(L1L32Q_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--L1L22Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[0]~reg0
--operation mode is normal

L1L22Q_lut_out = L1_cntp[0];
L1L22Q = DFFE(L1L22Q_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--L1L12Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[3]~reg0
--operation mode is normal

L1L12Q_lut_out = L1_cntn[3];
L1L12Q = DFFE(L1L12Q_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--L1L02Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[2]~reg0
--operation mode is normal

L1L02Q_lut_out = L1_cntn[2];
L1L02Q = DFFE(L1L02Q_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--L1L91Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[1]~reg0
--operation mode is normal

L1L91Q_lut_out = L1_cntn[1];
L1L91Q = DFFE(L1L91Q_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--L1L81Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[0]~reg0
--operation mode is normal

L1L81Q_lut_out = L1_cntn[0];
L1L81Q = DFFE(L1L81Q_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--U1_cnt[6] is r2r:inst_r2r|cnt[6]
--operation mode is normal

U1_cnt[6]_lut_out = Y1_command_0_local[28] & (U1L22 & !U1L31 # !U1L22 & U1_cnt[6]);
U1_cnt[6] = DFFE(U1_cnt[6]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--U1_cnt[5] is r2r:inst_r2r|cnt[5]
--operation mode is normal

U1_cnt[5]_lut_out = Y1_command_0_local[28] & (U1L22 & U1L11 # !U1L22 & U1_cnt[5]);
U1_cnt[5] = DFFE(U1_cnt[5]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--U1_cnt[4] is r2r:inst_r2r|cnt[4]
--operation mode is normal

U1_cnt[4]_lut_out = Y1_command_0_local[28] & (U1L22 & U1L9 # !U1L22 & U1_cnt[4]);
U1_cnt[4] = DFFE(U1_cnt[4]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--U1_cnt[3] is r2r:inst_r2r|cnt[3]
--operation mode is normal

U1_cnt[3]_lut_out = Y1_command_0_local[28] & (U1L22 & U1L7 # !U1L22 & U1_cnt[3]);
U1_cnt[3] = DFFE(U1_cnt[3]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--U1_cnt[2] is r2r:inst_r2r|cnt[2]
--operation mode is normal

U1_cnt[2]_lut_out = Y1_command_0_local[28] & (U1L22 & U1L5 # !U1L22 & U1_cnt[2]);
U1_cnt[2] = DFFE(U1_cnt[2]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--U1_cnt[1] is r2r:inst_r2r|cnt[1]
--operation mode is normal

U1_cnt[1]_lut_out = Y1_command_0_local[28] & (U1L22 & U1L3 # !U1L22 & U1_cnt[1]);
U1_cnt[1] = DFFE(U1_cnt[1]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--U1_cnt[0] is r2r:inst_r2r|cnt[0]
--operation mode is normal

U1_cnt[0]_lut_out = Y1_command_0_local[28] & (U1L22 & U1L1 # !U1L22 & U1_cnt[0]);
U1_cnt[0] = DFFE(U1_cnt[0]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--W1_LEDdelay[3] is single_led:inst_single_led|LEDdelay[3]
--operation mode is normal

W1_LEDdelay[3]_lut_out = W1_LEDdelay[2];
W1_LEDdelay[3] = DFFE(W1_LEDdelay[3]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--J1L671Q is coinc:inst_coinc|COINCIDENCE_OUT_DOWN~reg0
--operation mode is normal

J1L671Q_lut_out = J1L871 & (J1L432Q $ J1_last_down_pol) # !J1L871 & J1L681;
J1L671Q = DFFE(J1L671Q_lut_out, GLOBAL(HE1_outclock0), , , );


--J1L971Q is coinc:inst_coinc|i~197
--operation mode is normal

J1L971Q_lut_out = J1L871 & !J1L581 & !J1L181 # !J1L871 & J1L481;
J1L971Q = DFFE(J1L971Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1_command_2_local[12] is slaveregister:slaveregister_inst|command_2_local[12]
--operation mode is normal

Y1_command_2_local[12]_lut_out = NE1_MASTERHWDATA[12];
Y1_command_2_local[12] = DFFE(Y1_command_2_local[12]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L331);


--Y1_command_2_local[13] is slaveregister:slaveregister_inst|command_2_local[13]
--operation mode is normal

Y1_command_2_local[13]_lut_out = NE1_MASTERHWDATA[13];
Y1_command_2_local[13] = DFFE(Y1_command_2_local[13]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L331);


--J1L771Q is coinc:inst_coinc|COINCIDENCE_OUT_UP~reg0
--operation mode is normal

J1L771Q_lut_out = J1L871 & (J1_last_up_pol $ J1L432Q) # !J1L871 & J1L781;
J1L771Q = DFFE(J1L771Q_lut_out, GLOBAL(HE1_outclock0), , , );


--J1L081Q is coinc:inst_coinc|i~198
--operation mode is normal

J1L081Q_lut_out = J1L871 & J1L332Q & J1L181 # !J1L871 & J1L281;
J1L081Q = DFFE(J1L081Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1_command_2_local[14] is slaveregister:slaveregister_inst|command_2_local[14]
--operation mode is normal

Y1_command_2_local[14]_lut_out = NE1_MASTERHWDATA[14];
Y1_command_2_local[14] = DFFE(Y1_command_2_local[14]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L331);


--Y1_command_2_local[15] is slaveregister:slaveregister_inst|command_2_local[15]
--operation mode is normal

Y1_command_2_local[15]_lut_out = NE1_MASTERHWDATA[15];
Y1_command_2_local[15] = DFFE(Y1_command_2_local[15]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L331);


--B1L32Q is ahb_slave:ahb_slave_inst|reg_enable~reg0
--operation mode is normal

B1L32Q_lut_out = B1L44 # B1_reduce_nor_4 & (B1L24 # B1L34);
B1L32Q = DFFE(B1L32Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--B1L71Q is ahb_slave:ahb_slave_inst|reg_address[12]~reg0
--operation mode is normal

B1L71Q_lut_out = B1L74 & (NE1_MASTERHADDR[12] # B1L71Q & !B1L05) # !B1L74 & B1L71Q & !B1L05;
B1L71Q = DFFE(B1L71Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--B1L02Q is ahb_slave:ahb_slave_inst|reg_address[15]~reg0
--operation mode is normal

B1L02Q_lut_out = B1L74 & (NE1_MASTERHADDR[15] # B1L02Q & !B1L05) # !B1L74 & B1L02Q & !B1L05;
B1L02Q = DFFE(B1L02Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--B1L91Q is ahb_slave:ahb_slave_inst|reg_address[14]~reg0
--operation mode is normal

B1L91Q_lut_out = B1L74 & (NE1_MASTERHADDR[14] # B1L91Q & !B1L05) # !B1L74 & B1L91Q & !B1L05;
B1L91Q = DFFE(B1L91Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L472 is slaveregister:slaveregister_inst|i~1156
--operation mode is normal

Y1L472 = B1L32Q & B1L71Q & !B1L02Q & !B1L91Q;

--Y1L082 is slaveregister:slaveregister_inst|i~1205
--operation mode is normal

Y1L082 = B1L32Q & B1L71Q & !B1L02Q & !B1L91Q;


--B1L81Q is ahb_slave:ahb_slave_inst|reg_address[13]~reg0
--operation mode is normal

B1L81Q_lut_out = B1L74 & (NE1_MASTERHADDR[13] # B1L81Q & !B1L05) # !B1L74 & B1L81Q & !B1L05;
B1L81Q = DFFE(B1L81Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--B1L12Q is ahb_slave:ahb_slave_inst|reg_address[18]~reg0
--operation mode is normal

B1L12Q_lut_out = B1L74 & (NE1_MASTERHADDR[18] # B1L12Q & !B1L05) # !B1L74 & B1L12Q & !B1L05;
B1L12Q = DFFE(B1L12Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L572 is slaveregister:slaveregister_inst|i~1165
--operation mode is normal

Y1L572 = !B1L81Q & !B1L12Q;


--B1L22Q is ahb_slave:ahb_slave_inst|reg_address[19]~reg0
--operation mode is normal

B1L22Q_lut_out = B1L74 & (NE1_MASTERHADDR[19] # B1L22Q & !B1L05) # !B1L74 & B1L22Q & !B1L05;
B1L22Q = DFFE(B1L22Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--B1L8Q is ahb_slave:ahb_slave_inst|reg_address[2]~reg0
--operation mode is normal

B1L8Q_lut_out = B1L74 & (NE1_MASTERHADDR[2] # B1L8Q & !B1L05) # !B1L74 & B1L8Q & !B1L05;
B1L8Q = DFFE(B1L8Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L172 is slaveregister:slaveregister_inst|i~1134
--operation mode is normal

Y1L172 = Y1L472 & Y1L572 & B1L22Q & !B1L8Q;


--B1L01Q is ahb_slave:ahb_slave_inst|reg_address[4]~reg0
--operation mode is normal

B1L01Q_lut_out = B1L74 & (NE1_MASTERHADDR[4] # B1L01Q & !B1L05) # !B1L74 & B1L01Q & !B1L05;
B1L01Q = DFFE(B1L01Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--B1L9Q is ahb_slave:ahb_slave_inst|reg_address[3]~reg0
--operation mode is normal

B1L9Q_lut_out = B1L74 & (NE1_MASTERHADDR[3] # B1L9Q & !B1L05) # !B1L74 & B1L9Q & !B1L05;
B1L9Q = DFFE(B1L9Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--B1L21Q is ahb_slave:ahb_slave_inst|reg_address[6]~reg0
--operation mode is normal

B1L21Q_lut_out = B1L74 & (NE1_MASTERHADDR[6] # B1L21Q & !B1L05) # !B1L74 & B1L21Q & !B1L05;
B1L21Q = DFFE(B1L21Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L431 is slaveregister:slaveregister_inst|command_2_local[24]~103
--operation mode is normal

Y1L431 = B1L01Q & B1L9Q & !B1L21Q;


--B1L42Q is ahb_slave:ahb_slave_inst|reg_write~reg0
--operation mode is normal

B1L42Q_lut_out = B1L94 # B1L42Q & (B1L65Q # !B1L05);
B1L42Q = DFFE(B1L42Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--B1L11Q is ahb_slave:ahb_slave_inst|reg_address[5]~reg0
--operation mode is normal

B1L11Q_lut_out = B1L74 & (NE1_MASTERHADDR[5] # B1L11Q & !B1L05) # !B1L74 & B1L11Q & !B1L05;
B1L11Q = DFFE(B1L11Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Y1L331 is slaveregister:slaveregister_inst|command_2_local[24]~32
--operation mode is normal

Y1L331 = Y1L172 & Y1L431 & B1L42Q & !B1L11Q;


--Y1_command_2_local[28] is slaveregister:slaveregister_inst|command_2_local[28]
--operation mode is normal

Y1_command_2_local[28]_lut_out = NE1_MASTERHWDATA[28];
Y1_command_2_local[28] = DFFE(Y1_command_2_local[28]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L331);


--Y1_command_2_local[31] is slaveregister:slaveregister_inst|command_2_local[31]
--operation mode is normal

Y1_command_2_local[31]_lut_out = NE1_MASTERHWDATA[31];
Y1_command_2_local[31] = DFFE(Y1_command_2_local[31]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L331);


--Y1_command_2_local[29] is slaveregister:slaveregister_inst|command_2_local[29]
--operation mode is normal

Y1_command_2_local[29]_lut_out = NE1_MASTERHWDATA[29];
Y1_command_2_local[29] = DFFE(Y1_command_2_local[29]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L331);


--Y1_command_2_local[30] is slaveregister:slaveregister_inst|command_2_local[30]
--operation mode is normal

Y1_command_2_local[30]_lut_out = NE1_MASTERHWDATA[30];
Y1_command_2_local[30] = DFFE(Y1_command_2_local[30]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L331);


--MB1L911Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~25
--operation mode is normal

MB1L911Q_lut_out = MB1L03 & (Y1_com_ctrl_local[2] # MB1L911Q & !SD1L31Q) # !MB1L03 & MB1L911Q & !SD1L31Q;
MB1L911Q = DFFE(MB1L911Q_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--SD1L31Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|ctrl_sent~reg
--operation mode is normal

SD1L31Q_lut_out = SD1L2 # SD1L1 # SD1L01 & MB1L68Q;
SD1L31Q = DFFE(SD1L31Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--MB1L36 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|DOM_REBOOT~0
--operation mode is normal

MB1L36 = MB1L76Q # MB1L911Q & SD1L31Q;


--BD1L71Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|sreg~18
--operation mode is normal

BD1L71Q_lut_out = BD1L1 # BD1_rxcteq9 & BD1L91Q & GB31_sload_path[3];
BD1L71Q = DFFE(BD1L71Q_lut_out, GLOBAL(HE1_outclock0), GB7L6, , );


--DC1L51Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|rxd~reg
--operation mode is normal

DC1L51Q_lut_out = VB1L32Q & (DC1L32 # DC1L02Q & !GB01_sload_path[4]);
DC1L51Q = DFFE(DC1L51Q_lut_out, GLOBAL(HE1_outclock0), !KB1L1, , );


--UB1L62Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|sreg~18
--operation mode is normal

UB1L62Q_lut_out = UB1L1 # UB1L33 & !UB1L12Q & !CD1_dffs[3];
UB1L62Q = DFFE(UB1L62Q_lut_out, GLOBAL(HE1_outclock0), KB1_inst5, , );


--UB1L92Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|sreg~21
--operation mode is normal

UB1L92Q_lut_out = UB1L03Q & (UB1L92Q # BD1L6Q) # !UB1L03Q & UB1L92Q & !BD1L6Q;
UB1L92Q = DFFE(UB1L92Q_lut_out, GLOBAL(HE1_outclock0), KB1_inst5, , );


--UB1L32Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|sreg~15
--operation mode is normal

UB1L32Q_lut_out = UB1L82Q & (UB1L32Q & !BD1L6Q # !GB9L81) # !UB1L82Q & UB1L32Q & !BD1L6Q;
UB1L32Q = DFFE(UB1L32Q_lut_out, GLOBAL(HE1_outclock0), KB1_inst5, , );


--UB1L51 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|fifo_wrreq~67
--operation mode is normal

UB1L51 = UB1L62Q # !BD1L6Q & (UB1L92Q # UB1L32Q);


--UB1L03Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|sreg~22
--operation mode is normal

UB1L03Q_lut_out = UB1L52Q & (UB1L03Q # BD1L6Q) # !UB1L52Q & UB1L03Q & !BD1L6Q;
UB1L03Q = DFFE(UB1L03Q_lut_out, GLOBAL(HE1_outclock0), KB1_inst5, , );


--UB1L52Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|sreg~17
--operation mode is normal

UB1L52Q_lut_out = UB1L62Q & (UB1L52Q # BD1L6Q) # !UB1L62Q & UB1L52Q & !BD1L6Q;
UB1L52Q = DFFE(UB1L52Q_lut_out, GLOBAL(HE1_outclock0), KB1_inst5, , );


--UB1L61 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|fifo_wrreq~78
--operation mode is normal

UB1L61 = UB1L03Q # UB1L52Q;


--UB1L82Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|sreg~20
--operation mode is normal

UB1L82Q_lut_out = BD1L6Q & (UB1L92Q # UB1L32Q);
UB1L82Q = DFFE(UB1L82Q_lut_out, GLOBAL(HE1_outclock0), KB1_inst5, , );


--UB1L71 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|fifo_wrreq~79
--operation mode is normal

UB1L71 = UB1L51 # UB1L61 # UB1L82Q & !GB9L81;


--UB1L33 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|stf_rcvd~44
--operation mode is normal

UB1L33 = UB1L23 & CD1_dffs[2] & !CD1_dffs[5] & !CD1_dffs[4];

--UB1L53 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|stf_rcvd~53
--operation mode is normal

UB1L53 = UB1L23 & CD1_dffs[2] & !CD1_dffs[5] & !CD1_dffs[4];


--UB1L12Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|sreg~12
--operation mode is normal

UB1L12Q_lut_out = !UB1L63 & (UB1L12Q # !CD1_dffs[3] & UB1L33);
UB1L12Q = DFFE(UB1L12Q_lut_out, GLOBAL(HE1_outclock0), KB1_inst5, , );


--KB1_inst5 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|inst5
--operation mode is normal

KB1_inst5_lut_out = CD1_dffs[4] # !CD1_dffs[5] # !UB1L4 # !UB1L5;
KB1_inst5 = DFFE(KB1_inst5_lut_out, GLOBAL(HE1_outclock0), GB7L6, , );


--BD1L5Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|ctclr~reg
--operation mode is normal

BD1L5Q_lut_out = !BD1L3Q & UB1L2 & (BD1L5Q # DC1L51Q);
BD1L5Q = DFFE(BD1L5Q_lut_out, GLOBAL(HE1_outclock0), GB7L6, , );


--BD1L41Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|shen~reg
--operation mode is normal

BD1L41Q_lut_out = BD1L51Q & (DC1L51Q # BD1L9 & GB21_sload_path[2]);
BD1L41Q = DFFE(BD1L41Q_lut_out, GLOBAL(HE1_outclock0), GB7L6, , );


--BD1L31Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|shd~reg
--operation mode is normal

BD1L31Q_lut_out = BD1L51Q & DC1L51Q;
BD1L31Q = DFFE(BD1L31Q_lut_out, GLOBAL(HE1_outclock0), GB7L6, , );


--Y1L372 is slaveregister:slaveregister_inst|i~1136
--operation mode is normal

Y1L372 = B1L11Q & B1L01Q & B1L21Q & B1L9Q;


--Y1L936 is slaveregister:slaveregister_inst|rx_dpr_radr_local[0]~66
--operation mode is normal

Y1L936 = Y1L872 & Y1L372 & B1L42Q & !B1L8Q;


--UB1L4 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|comres_rcvd~27
--operation mode is normal

UB1L4 = CD1_dffs[3] & CD1_dffs[2];


--UB1L3 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|comres_rcvd~7
--operation mode is normal

UB1L3 = UB1L5 & UB1L4 & CD1_dffs[5] & !CD1_dffs[4];


--SD1L43Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|frd_next~reg
--operation mode is normal

SD1L43Q_lut_out = SD1L19Q # SD1L23 # !SD1L61 & !CE1L11Q;
SD1L43Q = DFFE(SD1L43Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--CE1L11Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|txshld~reg
--operation mode is normal

CE1L11Q_lut_out = CE1L4Q # GB91L11 & CE1L6Q & SD1L03Q;
CE1L11Q = DFFE(CE1L11Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--LB1_inst42 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst42
--operation mode is normal

LB1_inst42 = SD1L43Q & CE1L11Q;


--B1L65Q is ahb_slave:ahb_slave_inst|slave_state~12
--operation mode is normal

B1L65Q_lut_out = !NE1_MASTERHWRITE & (B1L23 # B1_reduce_nor_10 & B1L53);
B1L65Q = DFFE(B1L65Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--B1L1 is ahb_slave:ahb_slave_inst|i~1044
--operation mode is normal

B1L1 = NE1_MASTERHSIZE[1] & !NE1_MASTERHSIZE[0] & !NE1_MASTERHBURST[1] & !NE1_MASTERHBURST[2];


--B1L63 is ahb_slave:ahb_slave_inst|Select_545~64
--operation mode is normal

B1L63 = NE1_MASTERHTRANS[1] & (NE1_MASTERHTRANS[0] & !B1L3Q # !NE1_MASTERHTRANS[0] & NE1_MASTERHWRITE) # !NE1_MASTERHTRANS[1] & !B1L3Q;


--B1_reduce_nor_4 is ahb_slave:ahb_slave_inst|reduce_nor_4
--operation mode is normal

B1_reduce_nor_4 = NE1_MASTERHTRANS[0] # NE1_MASTERHTRANS[1];


--B1L25Q is ahb_slave:ahb_slave_inst|slave_state~8
--operation mode is normal

B1L25Q_lut_out = !B1L82 & (B1_reduce_nor_10 # !B1L62 & !B1L52);
B1L25Q = DFFE(B1L25Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--B1L83 is ahb_slave:ahb_slave_inst|Select_545~224
--operation mode is normal

B1L83 = !B1L25Q & (B1L1 & B1L63 # !B1_reduce_nor_4);


--B1L35Q is ahb_slave:ahb_slave_inst|slave_state~9
--operation mode is normal

B1L35Q_lut_out = (B1L92 # B1L1 & B1L43 & NE1_MASTERHWRITE) & CASCADE(B1L7);
B1L35Q = DFFE(B1L35Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--B1L73 is ahb_slave:ahb_slave_inst|Select_545~75
--operation mode is normal

B1L73 = B1L35Q & (NE1_MASTERHWRITE # !B1L2);


--B1L55Q is ahb_slave:ahb_slave_inst|slave_state~11
--operation mode is normal

B1L55Q_lut_out = !B1L1 & !B1L25Q & (NE1_MASTERHTRANS[0] # NE1_MASTERHTRANS[1]);
B1L55Q = DFFE(B1L55Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--B1L45Q is ahb_slave:ahb_slave_inst|slave_state~10
--operation mode is normal

B1L45Q_lut_out = B1L03 # B1L65Q # B1L23 & NE1_MASTERHWRITE;
B1L45Q = DFFE(B1L45Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--B1L93 is ahb_slave:ahb_slave_inst|Select_545~339
--operation mode is normal

B1L93 = B1L55Q # B1L45Q & (NE1_MASTERHWRITE # !NE1_MASTERHTRANS[1]);


--R1L311Q is master_data_source:inst_master_data_source|wdata[0]~reg0
--operation mode is normal

R1L311Q_lut_out = R1L79 & !R1L111 & !R1L211;
R1L311Q = DFFE(R1L311Q_lut_out, !GLOBAL(HE1_outclock0), , , !V1L3Q);


--R1L411Q is master_data_source:inst_master_data_source|wdata[1]~reg0
--operation mode is normal

R1L411Q_lut_out = R1L89 & !R1L111 & !R1L211;
R1L411Q = DFFE(R1L411Q_lut_out, !GLOBAL(HE1_outclock0), , , !V1L3Q);


--R1L511Q is master_data_source:inst_master_data_source|wdata[2]~reg0
--operation mode is normal

R1L511Q_lut_out = R1L99 & !R1L111 & !R1L211;
R1L511Q = DFFE(R1L511Q_lut_out, !GLOBAL(HE1_outclock0), , , !V1L3Q);


--R1L611Q is master_data_source:inst_master_data_source|wdata[3]~reg0
--operation mode is normal

R1L611Q_lut_out = R1L001 & !R1L111 & !R1L211;
R1L611Q = DFFE(R1L611Q_lut_out, !GLOBAL(HE1_outclock0), , , !V1L3Q);


--R1L711Q is master_data_source:inst_master_data_source|wdata[4]~reg0
--operation mode is normal

R1L711Q_lut_out = R1L101 & !R1L111 & !R1L211;
R1L711Q = DFFE(R1L711Q_lut_out, !GLOBAL(HE1_outclock0), , , !V1L3Q);


--R1L811Q is master_data_source:inst_master_data_source|wdata[5]~reg0
--operation mode is normal

R1L811Q_lut_out = R1L201 & !R1L111 & !R1L211;
R1L811Q = DFFE(R1L811Q_lut_out, !GLOBAL(HE1_outclock0), , , !V1L3Q);


--R1L911Q is master_data_source:inst_master_data_source|wdata[6]~reg0
--operation mode is normal

R1L911Q_lut_out = R1L301 & !R1L111 & !R1L211;
R1L911Q = DFFE(R1L911Q_lut_out, !GLOBAL(HE1_outclock0), , , !V1L3Q);


--R1L021Q is master_data_source:inst_master_data_source|wdata[7]~reg0
--operation mode is normal

R1L021Q_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L51 # !NE1_SLAVEHREADYO & R1_data[7]);
R1L021Q = DFFE(R1L021Q_lut_out, !GLOBAL(HE1_outclock0), , , !V1L3Q);


--R1L121Q is master_data_source:inst_master_data_source|wdata[8]~reg0
--operation mode is normal

R1L121Q_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L71 # !NE1_SLAVEHREADYO & R1_data[8]);
R1L121Q = DFFE(R1L121Q_lut_out, !GLOBAL(HE1_outclock0), , , !V1L3Q);


--R1L221Q is master_data_source:inst_master_data_source|wdata[9]~reg0
--operation mode is normal

R1L221Q_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L91 # !NE1_SLAVEHREADYO & R1_data[9]);
R1L221Q = DFFE(R1L221Q_lut_out, !GLOBAL(HE1_outclock0), , , !V1L3Q);


--R1L321Q is master_data_source:inst_master_data_source|wdata[10]~reg0
--operation mode is normal

R1L321Q_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L12 # !NE1_SLAVEHREADYO & R1_data[10]);
R1L321Q = DFFE(R1L321Q_lut_out, !GLOBAL(HE1_outclock0), , , !V1L3Q);


--R1L421Q is master_data_source:inst_master_data_source|wdata[11]~reg0
--operation mode is normal

R1L421Q_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L32 # !NE1_SLAVEHREADYO & R1_data[11]);
R1L421Q = DFFE(R1L421Q_lut_out, !GLOBAL(HE1_outclock0), , , !V1L3Q);


--R1L521Q is master_data_source:inst_master_data_source|wdata[12]~reg0
--operation mode is normal

R1L521Q_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L52 # !NE1_SLAVEHREADYO & R1_data[12]);
R1L521Q = DFFE(R1L521Q_lut_out, !GLOBAL(HE1_outclock0), , , !V1L3Q);


--R1L621Q is master_data_source:inst_master_data_source|wdata[13]~reg0
--operation mode is normal

R1L621Q_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L72 # !NE1_SLAVEHREADYO & R1_data[13]);
R1L621Q = DFFE(R1L621Q_lut_out, !GLOBAL(HE1_outclock0), , , !V1L3Q);


--R1L721Q is master_data_source:inst_master_data_source|wdata[14]~reg0
--operation mode is normal

R1L721Q_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L92 # !NE1_SLAVEHREADYO & R1_data[14]);
R1L721Q = DFFE(R1L721Q_lut_out, !GLOBAL(HE1_outclock0), , , !V1L3Q);


--R1L821Q is master_data_source:inst_master_data_source|wdata[15]~reg0
--operation mode is normal

R1L821Q_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L13 # !NE1_SLAVEHREADYO & R1_data[15]);
R1L821Q = DFFE(R1L821Q_lut_out, !GLOBAL(HE1_outclock0), , , !V1L3Q);


--R1L921Q is master_data_source:inst_master_data_source|wdata[16]~reg0
--operation mode is normal

R1L921Q_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L33 # !NE1_SLAVEHREADYO & R1_data[16]);
R1L921Q = DFFE(R1L921Q_lut_out, !GLOBAL(HE1_outclock0), , , !V1L3Q);


--R1L031Q is master_data_source:inst_master_data_source|wdata[17]~reg0
--operation mode is normal

R1L031Q_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L53 # !NE1_SLAVEHREADYO & R1_data[17]);
R1L031Q = DFFE(R1L031Q_lut_out, !GLOBAL(HE1_outclock0), , , !V1L3Q);


--R1L131Q is master_data_source:inst_master_data_source|wdata[18]~reg0
--operation mode is normal

R1L131Q_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L73 # !NE1_SLAVEHREADYO & R1_data[18]);
R1L131Q = DFFE(R1L131Q_lut_out, !GLOBAL(HE1_outclock0), , , !V1L3Q);


--R1L231Q is master_data_source:inst_master_data_source|wdata[19]~reg0
--operation mode is normal

R1L231Q_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L93 # !NE1_SLAVEHREADYO & R1_data[19]);
R1L231Q = DFFE(R1L231Q_lut_out, !GLOBAL(HE1_outclock0), , , !V1L3Q);


--R1L331Q is master_data_source:inst_master_data_source|wdata[20]~reg0
--operation mode is normal

R1L331Q_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L14 # !NE1_SLAVEHREADYO & R1_data[20]);
R1L331Q = DFFE(R1L331Q_lut_out, !GLOBAL(HE1_outclock0), , , !V1L3Q);


--R1L431Q is master_data_source:inst_master_data_source|wdata[21]~reg0
--operation mode is normal

R1L431Q_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L34 # !NE1_SLAVEHREADYO & R1_data[21]);
R1L431Q = DFFE(R1L431Q_lut_out, !GLOBAL(HE1_outclock0), , , !V1L3Q);


--R1L531Q is master_data_source:inst_master_data_source|wdata[22]~reg0
--operation mode is normal

R1L531Q_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L54 # !NE1_SLAVEHREADYO & R1_data[22]);
R1L531Q = DFFE(R1L531Q_lut_out, !GLOBAL(HE1_outclock0), , , !V1L3Q);


--R1L631Q is master_data_source:inst_master_data_source|wdata[23]~reg0
--operation mode is normal

R1L631Q_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L74 # !NE1_SLAVEHREADYO & R1_data[23]);
R1L631Q = DFFE(R1L631Q_lut_out, !GLOBAL(HE1_outclock0), , , !V1L3Q);


--R1L731Q is master_data_source:inst_master_data_source|wdata[24]~reg0
--operation mode is normal

R1L731Q_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L94 # !NE1_SLAVEHREADYO & R1_data[24]);
R1L731Q = DFFE(R1L731Q_lut_out, !GLOBAL(HE1_outclock0), , , !V1L3Q);


--R1L831Q is master_data_source:inst_master_data_source|wdata[25]~reg0
--operation mode is normal

R1L831Q_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L15 # !NE1_SLAVEHREADYO & R1_data[25]);
R1L831Q = DFFE(R1L831Q_lut_out, !GLOBAL(HE1_outclock0), , , !V1L3Q);


--R1L931Q is master_data_source:inst_master_data_source|wdata[26]~reg0
--operation mode is normal

R1L931Q_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L35 # !NE1_SLAVEHREADYO & R1_data[26]);
R1L931Q = DFFE(R1L931Q_lut_out, !GLOBAL(HE1_outclock0), , , !V1L3Q);


--R1L041Q is master_data_source:inst_master_data_source|wdata[27]~reg0
--operation mode is normal

R1L041Q_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L55 # !NE1_SLAVEHREADYO & R1_data[27]);
R1L041Q = DFFE(R1L041Q_lut_out, !GLOBAL(HE1_outclock0), , , !V1L3Q);


--R1L141Q is master_data_source:inst_master_data_source|wdata[28]~reg0
--operation mode is normal

R1L141Q_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L75 # !NE1_SLAVEHREADYO & R1_data[28]);
R1L141Q = DFFE(R1L141Q_lut_out, !GLOBAL(HE1_outclock0), , , !V1L3Q);


--R1L241Q is master_data_source:inst_master_data_source|wdata[29]~reg0
--operation mode is normal

R1L241Q_lut_out = !R1L111 & !R1L211 & R1L95 & NE1_SLAVEHREADYO;
R1L241Q = DFFE(R1L241Q_lut_out, !GLOBAL(HE1_outclock0), , , !V1L3Q);


--R1L341Q is master_data_source:inst_master_data_source|wdata[30]~reg0
--operation mode is normal

R1L341Q_lut_out = !R1L111 & !R1L211 & R1L16 & NE1_SLAVEHREADYO;
R1L341Q = DFFE(R1L341Q_lut_out, !GLOBAL(HE1_outclock0), , , !V1L3Q);


--R1L441Q is master_data_source:inst_master_data_source|wdata[31]~reg0
--operation mode is normal

R1L441Q_lut_out = !R1L111 & !R1L211 & R1L36 & NE1_SLAVEHREADYO;
R1L441Q = DFFE(R1L441Q_lut_out, !GLOBAL(HE1_outclock0), , , !V1L3Q);


--Y1L272 is slaveregister:slaveregister_inst|i~1135
--operation mode is normal

Y1L272 = B1L81Q & B1L71Q & !B1L91Q;


--JB4_q[0] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]
JB4_q[0]_data_in = N1L1;
JB4_q[0]_write_enable = A1L522;
JB4_q[0]_clock_0 = GLOBAL(HE1_outclock1);
JB4_q[0]_clock_1 = GLOBAL(HE1_outclock1);
JB4_q[0]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB4_q[0]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB4_q[0] = MEMORY_SEGMENT(JB4_q[0]_data_in, JB4_q[0]_write_enable, JB4_q[0]_clock_0, JB4_q[0]_clock_1, , , , , VCC, JB4_q[0]_write_address, JB4_q[0]_read_address);


--A1L003 is rtl~800
--operation mode is normal

A1L003 = Y1L272 & JB4_q[0] & (B1L12Q # B1L22Q);


--LE1_q[0] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[0]
LE1_q[0]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
LE1_q[0]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
LE1_q[0] = MEMORY_SEGMENT(, , , , , , , , , LE1_q[0]_write_address, LE1_q[0]_read_address);


--A1L962 is rtl~273
--operation mode is normal

A1L962 = LE1_q[0] & !B1L12Q & !B1L22Q;


--Y1L862 is slaveregister:slaveregister_inst|i~1129
--operation mode is normal

Y1L862 = !B1L81Q & (B1L12Q # B1L22Q);


--JB1_q[0] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]
JB1_q[0]_data_in = C1L1;
JB1_q[0]_write_enable = A1L622;
JB1_q[0]_clock_0 = GLOBAL(HE1_outclock1);
JB1_q[0]_clock_1 = GLOBAL(HE1_outclock1);
JB1_q[0]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[0]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[0] = MEMORY_SEGMENT(JB1_q[0]_data_in, JB1_q[0]_write_enable, JB1_q[0]_clock_0, JB1_q[0]_clock_1, , , , , VCC, JB1_q[0]_write_address, JB1_q[0]_read_address);


--Y1_command_2_local[0] is slaveregister:slaveregister_inst|command_2_local[0]
--operation mode is normal

Y1_command_2_local[0]_lut_out = NE1_MASTERHWDATA[0];
Y1_command_2_local[0] = DFFE(Y1_command_2_local[0]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L331);


--A1L822 is rtl~125
--operation mode is normal

A1L822 = Y1_command_2_local[0] & !B1L8Q & !B1L21Q;


--Y1_command_3_local[0] is slaveregister:slaveregister_inst|command_3_local[0]
--operation mode is normal

Y1_command_3_local[0]_lut_out = NE1_MASTERHWDATA[0];
Y1_command_3_local[0] = DFFE(Y1_command_3_local[0]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L441);


--A1L922 is rtl~126
--operation mode is normal

A1L922 = Y1_command_3_local[0] & !B1L8Q & !B1L21Q;


--H1L33Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[32]~reg0
--operation mode is normal

H1L33Q_lut_out = GB63_sload_path[32];
H1L33Q = DFFE(H1L33Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--H1L1Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[0]~reg0
--operation mode is normal

H1L1Q_lut_out = GB63_sload_path[0];
H1L1Q = DFFE(H1L1Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--Y1_command_1_local[0] is slaveregister:slaveregister_inst|command_1_local[0]
--operation mode is normal

Y1_command_1_local[0]_lut_out = NE1_MASTERHWDATA[0];
Y1_command_1_local[0] = DFFE(Y1_command_1_local[0]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L37);


--Y1L075 is slaveregister:slaveregister_inst|Mux_422_rtl_414_rtl_610~4
--operation mode is normal

Y1L075 = H1L1Q & (Y1_command_1_local[0] # B1L21Q) # !H1L1Q & Y1_command_1_local[0] & !B1L21Q;


--Y1L175 is slaveregister:slaveregister_inst|Mux_422_rtl_414_rtl_610~9
--operation mode is normal

Y1L175 = B1L8Q & H1L33Q & B1L21Q # !B1L8Q & Y1L075;


--Y1L865 is slaveregister:slaveregister_inst|Mux_422_rtl_414_rtl_609~0
--operation mode is normal

Y1L865 = B1L11Q & (B1L01Q # A1L922) # !B1L11Q & !B1L01Q & Y1L175;


--A1L252 is rtl~149
--operation mode is normal

A1L252 = B1L21Q & Y1_rx_dpr_radr_local[0];


--Y1L965 is slaveregister:slaveregister_inst|Mux_422_rtl_414_rtl_609~1
--operation mode is normal

Y1L965 = Y1L865 & (A1L252 # !B1L01Q) # !Y1L865 & A1L822 & B1L01Q;


--P1L17Q is hit_counter:inst_hit_counter|multiSPEcnt[0]~reg0
--operation mode is normal

P1L17Q_lut_out = GB03_sload_path[0];
P1L17Q = DFFE(P1L17Q_lut_out, GLOBAL(HE1_outclock0), , , P1L201);


--H1L05Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[0]~reg0
--operation mode is normal

H1L05Q_lut_out = GB63_sload_path[0];
H1L05Q = DFFE(H1L05Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--P1L19Q is hit_counter:inst_hit_counter|oneSPEcnt[0]~reg0
--operation mode is normal

P1L19Q_lut_out = GB13_sload_path[0];
P1L19Q = DFFE(P1L19Q_lut_out, GLOBAL(HE1_outclock0), , , P1L201);


--Y1L265 is slaveregister:slaveregister_inst|Mux_422_rtl_413_rtl_606~0
--operation mode is normal

Y1L265 = B1L21Q & (B1L8Q # H1L05Q) # !B1L21Q & !B1L8Q & P1L19Q;


--H1L28Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[32]~reg0
--operation mode is normal

H1L28Q_lut_out = GB63_sload_path[32];
H1L28Q = DFFE(H1L28Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--Y1L365 is slaveregister:slaveregister_inst|Mux_422_rtl_413_rtl_606~1
--operation mode is normal

Y1L365 = Y1L265 & (H1L28Q # !B1L8Q) # !Y1L265 & P1L17Q & B1L8Q;


--Q1L17Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[0]~reg0
--operation mode is normal

Q1L17Q_lut_out = GB23_sload_path[0];
Q1L17Q = DFFE(Q1L17Q_lut_out, GLOBAL(HE1_outclock0), , , Q1L87);


--Q1L29Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[0]~reg0
--operation mode is normal

Q1L29Q_lut_out = GB33_sload_path[0];
Q1L29Q = DFFE(Q1L29Q_lut_out, GLOBAL(HE1_outclock0), , , Q1L87);


--Y1L465 is slaveregister:slaveregister_inst|Mux_422_rtl_413_rtl_607~4
--operation mode is normal

Y1L465 = Q1L17Q & (Q1L29Q # B1L8Q) # !Q1L17Q & Q1L29Q & !B1L8Q;


--Y1_command_4_local[0] is slaveregister:slaveregister_inst|command_4_local[0]
--operation mode is normal

Y1_command_4_local[0]_lut_out = NE1_MASTERHWDATA[0];
Y1_command_4_local[0] = DFFE(Y1_command_4_local[0]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L181);


--Y1L565 is slaveregister:slaveregister_inst|Mux_422_rtl_413_rtl_607~9
--operation mode is normal

Y1L565 = B1L21Q & Y1_command_4_local[0] & !B1L8Q # !B1L21Q & Y1L465;


--DB1L3Q is atwd:atwd0|atwd_trigger:inst_atwd_trigger|done~reg0
--operation mode is normal

DB1L3Q_lut_out = !BB1L821Q & (DB1L11 # !G1L1 & !DB1_enable_disc_sig);
DB1L3Q = DFFE(DB1L3Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--Y1_command_0_local[0] is slaveregister:slaveregister_inst|command_0_local[0]
--operation mode is normal

Y1_command_0_local[0]_lut_out = NE1_MASTERHWDATA[0];
Y1_command_0_local[0] = DFFE(Y1_command_0_local[0]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L96);


--Y1L065 is slaveregister:slaveregister_inst|Mux_422_rtl_413_rtl_605~0
--operation mode is normal

Y1L065 = B1L21Q & (B1L8Q # GB63_sload_path[0]) # !B1L21Q & !B1L8Q & Y1_command_0_local[0];


--Y1L165 is slaveregister:slaveregister_inst|Mux_422_rtl_413_rtl_605~1
--operation mode is normal

Y1L165 = Y1L065 & (GB63_sload_path[32] # !B1L8Q) # !Y1L065 & DB1L3Q & B1L8Q;


--Y1L855 is slaveregister:slaveregister_inst|Mux_422_rtl_413_rtl_604~0
--operation mode is normal

Y1L855 = B1L11Q & (B1L01Q # Y1L565) # !B1L11Q & !B1L01Q & Y1L165;


--XD1L92 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|op_2~97
--operation mode is normal

XD1L92 = XD1L7 # XD1L5 & (XD1L1 # XD1L3);


--XD1L03 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|op_2~100
--operation mode is normal

XD1L03 = XD1L9 # XD1L11 # XD1L31 # XD1L51;


--XD1L13 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|op_2~124
--operation mode is normal

XD1L13 = XD1L71 # XD1L91;


--XD1L23 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|op_2~130
--operation mode is normal

XD1L23 = XD1L03 # XD1L13 # XD1L12 # XD1L32;


--XD1L82 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|op_2~53
--operation mode is normal

XD1L82 = XD1L72 # XD1L52 & (XD1L92 # XD1L23);


--Y1_tx_dpr_wadr_local[0] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[0]
--operation mode is normal

Y1_tx_dpr_wadr_local[0]_lut_out = NE1_MASTERHWDATA[0];
Y1_tx_dpr_wadr_local[0] = DFFE(Y1_tx_dpr_wadr_local[0]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L476);


--Y1_com_ctrl_local[0] is slaveregister:slaveregister_inst|com_ctrl_local[0]
--operation mode is normal

Y1_com_ctrl_local[0]_lut_out = NE1_MASTERHWDATA[0];
Y1_com_ctrl_local[0] = DFFE(Y1_com_ctrl_local[0]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L6);


--Y1L665 is slaveregister:slaveregister_inst|Mux_422_rtl_413_rtl_608~0
--operation mode is normal

Y1L665 = B1L21Q & (B1L8Q # Y1_tx_dpr_wadr_local[0]) # !B1L21Q & !B1L8Q & Y1_com_ctrl_local[0];


--LB1_inst16[0] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst16[0]
--operation mode is normal

LB1_inst16[0]_lut_out = GB32_q[0];
LB1_inst16[0] = DFFE(LB1_inst16[0]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst50);


--Y1L765 is slaveregister:slaveregister_inst|Mux_422_rtl_413_rtl_608~1
--operation mode is normal

Y1L765 = Y1L665 & (LB1_inst16[0] # !B1L8Q) # !Y1L665 & XD1L82 & B1L8Q;


--Y1L955 is slaveregister:slaveregister_inst|Mux_422_rtl_413_rtl_604~1
--operation mode is normal

Y1L955 = Y1L855 & (Y1L765 # !B1L01Q) # !Y1L855 & Y1L365 & B1L01Q;


--A1L862 is rtl~268
--operation mode is normal

A1L862 = Y1L965 & (Y1L955 # B1L9Q) # !Y1L965 & Y1L955 & !B1L9Q;


--Y1L206 is slaveregister:slaveregister_inst|Mux_787_rtl_462_rtl_781~0
--operation mode is normal

Y1L206 = B1L71Q & (B1L91Q # A1L862) # !B1L71Q & !B1L91Q & LE1_q[0];


--JB2_q[0] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]
JB2_q[0]_data_in = C2L1;
JB2_q[0]_write_enable = A1L722;
JB2_q[0]_clock_0 = GLOBAL(HE1_outclock1);
JB2_q[0]_clock_1 = GLOBAL(HE1_outclock1);
JB2_q[0]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[0]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[0] = MEMORY_SEGMENT(JB2_q[0]_data_in, JB2_q[0]_write_enable, JB2_q[0]_clock_0, JB2_q[0]_clock_1, , , , , VCC, JB2_q[0]_write_address, JB2_q[0]_read_address);


--Y1L306 is slaveregister:slaveregister_inst|Mux_787_rtl_462_rtl_781~1
--operation mode is normal

Y1L306 = Y1L206 & (JB2_q[0] # !B1L91Q) # !Y1L206 & JB1_q[0] & B1L91Q;


--JB4_q[1] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]
JB4_q[1]_data_in = N1L2;
JB4_q[1]_write_enable = A1L522;
JB4_q[1]_clock_0 = GLOBAL(HE1_outclock1);
JB4_q[1]_clock_1 = GLOBAL(HE1_outclock1);
JB4_q[1]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB4_q[1]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB4_q[1] = MEMORY_SEGMENT(JB4_q[1]_data_in, JB4_q[1]_write_enable, JB4_q[1]_clock_0, JB4_q[1]_clock_1, , , , , VCC, JB4_q[1]_write_address, JB4_q[1]_read_address);


--A1L103 is rtl~808
--operation mode is normal

A1L103 = Y1L272 & JB4_q[1] & (B1L12Q # B1L22Q);


--LE1_q[1] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[1]
LE1_q[1]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
LE1_q[1]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
LE1_q[1] = MEMORY_SEGMENT(, , , , , , , , , LE1_q[1]_write_address, LE1_q[1]_read_address);


--A1L172 is rtl~285
--operation mode is normal

A1L172 = LE1_q[1] & !B1L12Q & !B1L22Q;


--Y1_command_2_local[1] is slaveregister:slaveregister_inst|command_2_local[1]
--operation mode is normal

Y1_command_2_local[1]_lut_out = NE1_MASTERHWDATA[1];
Y1_command_2_local[1] = DFFE(Y1_command_2_local[1]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L331);


--A1L032 is rtl~127
--operation mode is normal

A1L032 = Y1_command_2_local[1] & !B1L8Q & !B1L21Q;


--Y1_command_3_local[1] is slaveregister:slaveregister_inst|command_3_local[1]
--operation mode is normal

Y1_command_3_local[1]_lut_out = NE1_MASTERHWDATA[1];
Y1_command_3_local[1] = DFFE(Y1_command_3_local[1]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L441);


--A1L132 is rtl~128
--operation mode is normal

A1L132 = Y1_command_3_local[1] & !B1L8Q & !B1L21Q;


--H1L43Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[33]~reg0
--operation mode is normal

H1L43Q_lut_out = GB63_sload_path[33];
H1L43Q = DFFE(H1L43Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--H1L2Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[1]~reg0
--operation mode is normal

H1L2Q_lut_out = GB63_sload_path[1];
H1L2Q = DFFE(H1L2Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--Y1_command_1_local[1] is slaveregister:slaveregister_inst|command_1_local[1]
--operation mode is normal

Y1_command_1_local[1]_lut_out = NE1_MASTERHWDATA[1];
Y1_command_1_local[1] = DFFE(Y1_command_1_local[1]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L37);


--Y1L655 is slaveregister:slaveregister_inst|Mux_421_rtl_417_rtl_620~4
--operation mode is normal

Y1L655 = H1L2Q & (Y1_command_1_local[1] # B1L21Q) # !H1L2Q & Y1_command_1_local[1] & !B1L21Q;


--Y1L755 is slaveregister:slaveregister_inst|Mux_421_rtl_417_rtl_620~9
--operation mode is normal

Y1L755 = B1L8Q & H1L43Q & B1L21Q # !B1L8Q & Y1L655;


--Y1L455 is slaveregister:slaveregister_inst|Mux_421_rtl_417_rtl_619~0
--operation mode is normal

Y1L455 = B1L11Q & (B1L01Q # A1L132) # !B1L11Q & !B1L01Q & Y1L755;


--A1L352 is rtl~150
--operation mode is normal

A1L352 = B1L21Q & Y1_rx_dpr_radr_local[1];


--Y1L555 is slaveregister:slaveregister_inst|Mux_421_rtl_417_rtl_619~1
--operation mode is normal

Y1L555 = Y1L455 & (A1L352 # !B1L01Q) # !Y1L455 & A1L032 & B1L01Q;


--Q1L27Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[1]~reg0
--operation mode is normal

Q1L27Q_lut_out = GB23_sload_path[1];
Q1L27Q = DFFE(Q1L27Q_lut_out, GLOBAL(HE1_outclock0), , , Q1L87);


--A1L613 is rtl~1178
--operation mode is normal

A1L613 = B1L21Q & GB63_sload_path[33] & !B1L11Q # !B1L21Q & Q1L27Q & B1L11Q;


--Y1_com_ctrl_local[1] is slaveregister:slaveregister_inst|com_ctrl_local[1]
--operation mode is normal

Y1_com_ctrl_local[1]_lut_out = NE1_MASTERHWDATA[1];
Y1_com_ctrl_local[1] = DFFE(Y1_com_ctrl_local[1]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L6);


--H1L15Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[1]~reg0
--operation mode is normal

H1L15Q_lut_out = GB63_sload_path[1];
H1L15Q = DFFE(H1L15Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--P1L29Q is hit_counter:inst_hit_counter|oneSPEcnt[1]~reg0
--operation mode is normal

P1L29Q_lut_out = GB13_sload_path[1];
P1L29Q = DFFE(P1L29Q_lut_out, GLOBAL(HE1_outclock0), , , P1L201);


--Y1L055 is slaveregister:slaveregister_inst|Mux_421_rtl_416_rtl_617~0
--operation mode is normal

Y1L055 = B1L21Q & (B1L11Q # H1L15Q) # !B1L21Q & !B1L11Q & P1L29Q;


--Y1_tx_dpr_wadr_local[1] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[1]
--operation mode is normal

Y1_tx_dpr_wadr_local[1]_lut_out = NE1_MASTERHWDATA[1];
Y1_tx_dpr_wadr_local[1] = DFFE(Y1_tx_dpr_wadr_local[1]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L476);


--Y1L155 is slaveregister:slaveregister_inst|Mux_421_rtl_416_rtl_617~1
--operation mode is normal

Y1L155 = Y1L055 & (Y1_tx_dpr_wadr_local[1] # !B1L11Q) # !Y1L055 & Y1_com_ctrl_local[1] & B1L11Q;


--Q1L39Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[1]~reg0
--operation mode is normal

Q1L39Q_lut_out = GB33_sload_path[1];
Q1L39Q = DFFE(Q1L39Q_lut_out, GLOBAL(HE1_outclock0), , , Q1L87);


--Y1_command_0_local[1] is slaveregister:slaveregister_inst|command_0_local[1]
--operation mode is normal

Y1_command_0_local[1]_lut_out = NE1_MASTERHWDATA[1];
Y1_command_0_local[1] = DFFE(Y1_command_0_local[1]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L96);


--Y1L845 is slaveregister:slaveregister_inst|Mux_421_rtl_416_rtl_615~0
--operation mode is normal

Y1L845 = B1L21Q & (B1L11Q # GB63_sload_path[1]) # !B1L21Q & !B1L11Q & Y1_command_0_local[1];


--Y1_command_4_local[1] is slaveregister:slaveregister_inst|command_4_local[1]
--operation mode is normal

Y1_command_4_local[1]_lut_out = NE1_MASTERHWDATA[1];
Y1_command_4_local[1] = DFFE(Y1_command_4_local[1]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L181);


--Y1L945 is slaveregister:slaveregister_inst|Mux_421_rtl_416_rtl_615~1
--operation mode is normal

Y1L945 = Y1L845 & (Y1_command_4_local[1] # !B1L11Q) # !Y1L845 & Q1L39Q & B1L11Q;


--Y1L645 is slaveregister:slaveregister_inst|Mux_421_rtl_416_rtl_614~0
--operation mode is normal

Y1L645 = B1L01Q & (B1L8Q # Y1L155) # !B1L01Q & !B1L8Q & Y1L945;


--WC6L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|or16b:inst41|lpm_or:lpm_or_component|last_node[0]~9
--operation mode is normal

WC6L1 = WC6L91 # GB62_pre_out[15] # GB62_pre_out[14];

--WC6L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|or16b:inst41|lpm_or:lpm_or_component|last_node[0]~16
--operation mode is normal

WC6L2 = WC6L91 # GB62_pre_out[15] # GB62_pre_out[14];


--SD1L53Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|msg_sent~reg
--operation mode is normal

SD1L53Q_lut_out = SD1L78Q & CE1L11Q;
SD1L53Q = DFFE(SD1L53Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--MB1L68Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|send_data~reg
--operation mode is normal

MB1L68Q_lut_out = MB1L58 # UB1L8 & (MB1L02 # MB1L311Q);
MB1L68Q = DFFE(MB1L68Q_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--LB1_inst50 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst50
--operation mode is normal

LB1_inst50 = WC6L1 & SD1L53Q & MB1L68Q;


--H1L38Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[33]~reg0
--operation mode is normal

H1L38Q_lut_out = GB63_sload_path[33];
H1L38Q = DFFE(H1L38Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--P1L27Q is hit_counter:inst_hit_counter|multiSPEcnt[1]~reg0
--operation mode is normal

P1L27Q_lut_out = GB03_sload_path[1];
P1L27Q = DFFE(P1L27Q_lut_out, GLOBAL(HE1_outclock0), , , P1L201);


--Y1L255 is slaveregister:slaveregister_inst|Mux_421_rtl_416_rtl_618~0
--operation mode is normal

Y1L255 = B1L21Q & (B1L11Q # H1L38Q) # !B1L21Q & !B1L11Q & P1L27Q;


--LB1_inst16[1] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst16[1]
--operation mode is normal

LB1_inst16[1]_lut_out = GB32_q[1];
LB1_inst16[1] = DFFE(LB1_inst16[1]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst50);


--Y1L355 is slaveregister:slaveregister_inst|Mux_421_rtl_416_rtl_618~1
--operation mode is normal

Y1L355 = Y1L255 & (LB1_inst16[1] # !B1L11Q) # !Y1L255 & LB1_inst50 & B1L11Q;


--Y1L745 is slaveregister:slaveregister_inst|Mux_421_rtl_416_rtl_614~1
--operation mode is normal

Y1L745 = Y1L645 & (Y1L355 # !B1L8Q) # !Y1L645 & A1L613 & B1L8Q;


--A1L072 is rtl~280
--operation mode is normal

A1L072 = Y1L555 & (Y1L745 # B1L9Q) # !Y1L555 & Y1L745 & !B1L9Q;


--JB1_q[1] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]
JB1_q[1]_data_in = C1L2;
JB1_q[1]_write_enable = A1L622;
JB1_q[1]_clock_0 = GLOBAL(HE1_outclock1);
JB1_q[1]_clock_1 = GLOBAL(HE1_outclock1);
JB1_q[1]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[1]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[1] = MEMORY_SEGMENT(JB1_q[1]_data_in, JB1_q[1]_write_enable, JB1_q[1]_clock_0, JB1_q[1]_clock_1, , , , , VCC, JB1_q[1]_write_address, JB1_q[1]_read_address);


--Y1L006 is slaveregister:slaveregister_inst|Mux_786_rtl_465_rtl_784~0
--operation mode is normal

Y1L006 = B1L91Q & (B1L71Q # JB1_q[1]) # !B1L91Q & !B1L71Q & LE1_q[1];


--JB2_q[1] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]
JB2_q[1]_data_in = C2L2;
JB2_q[1]_write_enable = A1L722;
JB2_q[1]_clock_0 = GLOBAL(HE1_outclock1);
JB2_q[1]_clock_1 = GLOBAL(HE1_outclock1);
JB2_q[1]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[1]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[1] = MEMORY_SEGMENT(JB2_q[1]_data_in, JB2_q[1]_write_enable, JB2_q[1]_clock_0, JB2_q[1]_clock_1, , , , , VCC, JB2_q[1]_write_address, JB2_q[1]_read_address);


--Y1L106 is slaveregister:slaveregister_inst|Mux_786_rtl_465_rtl_784~1
--operation mode is normal

Y1L106 = Y1L006 & (JB2_q[1] # !B1L71Q) # !Y1L006 & A1L072 & B1L71Q;


--JB4_q[2] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]
JB4_q[2]_data_in = N1L3;
JB4_q[2]_write_enable = A1L522;
JB4_q[2]_clock_0 = GLOBAL(HE1_outclock1);
JB4_q[2]_clock_1 = GLOBAL(HE1_outclock1);
JB4_q[2]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB4_q[2]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB4_q[2] = MEMORY_SEGMENT(JB4_q[2]_data_in, JB4_q[2]_write_enable, JB4_q[2]_clock_0, JB4_q[2]_clock_1, , , , , VCC, JB4_q[2]_write_address, JB4_q[2]_read_address);


--A1L203 is rtl~816
--operation mode is normal

A1L203 = Y1L272 & JB4_q[2] & (B1L12Q # B1L22Q);


--LE1_q[2] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[2]
LE1_q[2]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
LE1_q[2]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
LE1_q[2] = MEMORY_SEGMENT(, , , , , , , , , LE1_q[2]_write_address, LE1_q[2]_read_address);


--A1L372 is rtl~297
--operation mode is normal

A1L372 = LE1_q[2] & !B1L12Q & !B1L22Q;


--JB1_q[2] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]
JB1_q[2]_data_in = C1L3;
JB1_q[2]_write_enable = A1L622;
JB1_q[2]_clock_0 = GLOBAL(HE1_outclock1);
JB1_q[2]_clock_1 = GLOBAL(HE1_outclock1);
JB1_q[2]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[2]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[2] = MEMORY_SEGMENT(JB1_q[2]_data_in, JB1_q[2]_write_enable, JB1_q[2]_clock_0, JB1_q[2]_clock_1, , , , , VCC, JB1_q[2]_write_address, JB1_q[2]_read_address);


--Y1_command_2_local[2] is slaveregister:slaveregister_inst|command_2_local[2]
--operation mode is normal

Y1_command_2_local[2]_lut_out = NE1_MASTERHWDATA[2];
Y1_command_2_local[2] = DFFE(Y1_command_2_local[2]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L331);


--A1L232 is rtl~129
--operation mode is normal

A1L232 = Y1_command_2_local[2] & !B1L8Q & !B1L21Q;


--Y1_command_3_local[2] is slaveregister:slaveregister_inst|command_3_local[2]
--operation mode is normal

Y1_command_3_local[2]_lut_out = NE1_MASTERHWDATA[2];
Y1_command_3_local[2] = DFFE(Y1_command_3_local[2]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L441);


--A1L332 is rtl~130
--operation mode is normal

A1L332 = Y1_command_3_local[2] & !B1L8Q & !B1L21Q;


--H1L53Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[34]~reg0
--operation mode is normal

H1L53Q_lut_out = GB63_sload_path[34];
H1L53Q = DFFE(H1L53Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--H1L3Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[2]~reg0
--operation mode is normal

H1L3Q_lut_out = GB63_sload_path[2];
H1L3Q = DFFE(H1L3Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--Y1_command_1_local[2] is slaveregister:slaveregister_inst|command_1_local[2]
--operation mode is normal

Y1_command_1_local[2]_lut_out = NE1_MASTERHWDATA[2];
Y1_command_1_local[2] = DFFE(Y1_command_1_local[2]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L37);


--Y1L445 is slaveregister:slaveregister_inst|Mux_420_rtl_420_rtl_630~4
--operation mode is normal

Y1L445 = H1L3Q & (Y1_command_1_local[2] # B1L21Q) # !H1L3Q & Y1_command_1_local[2] & !B1L21Q;


--Y1L545 is slaveregister:slaveregister_inst|Mux_420_rtl_420_rtl_630~9
--operation mode is normal

Y1L545 = B1L8Q & H1L53Q & B1L21Q # !B1L8Q & Y1L445;


--Y1L245 is slaveregister:slaveregister_inst|Mux_420_rtl_420_rtl_629~0
--operation mode is normal

Y1L245 = B1L11Q & (B1L01Q # A1L332) # !B1L11Q & !B1L01Q & Y1L545;


--A1L452 is rtl~151
--operation mode is normal

A1L452 = B1L21Q & Y1_rx_dpr_radr_local[2];


--Y1L345 is slaveregister:slaveregister_inst|Mux_420_rtl_420_rtl_629~1
--operation mode is normal

Y1L345 = Y1L245 & (A1L452 # !B1L01Q) # !Y1L245 & A1L232 & B1L01Q;


--Q1L37Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[2]~reg0
--operation mode is normal

Q1L37Q_lut_out = GB23_sload_path[2];
Q1L37Q = DFFE(Q1L37Q_lut_out, GLOBAL(HE1_outclock0), , , Q1L87);


--A1L713 is rtl~1185
--operation mode is normal

A1L713 = B1L21Q & GB63_sload_path[34] & !B1L11Q # !B1L21Q & Q1L37Q & B1L11Q;


--Y1_com_ctrl_local[2] is slaveregister:slaveregister_inst|com_ctrl_local[2]
--operation mode is normal

Y1_com_ctrl_local[2]_lut_out = NE1_MASTERHWDATA[2];
Y1_com_ctrl_local[2] = DFFE(Y1_com_ctrl_local[2]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L6);


--H1L25Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[2]~reg0
--operation mode is normal

H1L25Q_lut_out = GB63_sload_path[2];
H1L25Q = DFFE(H1L25Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--P1L39Q is hit_counter:inst_hit_counter|oneSPEcnt[2]~reg0
--operation mode is normal

P1L39Q_lut_out = GB13_sload_path[2];
P1L39Q = DFFE(P1L39Q_lut_out, GLOBAL(HE1_outclock0), , , P1L201);


--Y1L835 is slaveregister:slaveregister_inst|Mux_420_rtl_419_rtl_627~0
--operation mode is normal

Y1L835 = B1L21Q & (B1L11Q # H1L25Q) # !B1L21Q & !B1L11Q & P1L39Q;


--Y1_tx_dpr_wadr_local[2] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[2]
--operation mode is normal

Y1_tx_dpr_wadr_local[2]_lut_out = NE1_MASTERHWDATA[2];
Y1_tx_dpr_wadr_local[2] = DFFE(Y1_tx_dpr_wadr_local[2]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L476);


--Y1L935 is slaveregister:slaveregister_inst|Mux_420_rtl_419_rtl_627~1
--operation mode is normal

Y1L935 = Y1L835 & (Y1_tx_dpr_wadr_local[2] # !B1L11Q) # !Y1L835 & Y1_com_ctrl_local[2] & B1L11Q;


--Q1L49Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[2]~reg0
--operation mode is normal

Q1L49Q_lut_out = GB33_sload_path[2];
Q1L49Q = DFFE(Q1L49Q_lut_out, GLOBAL(HE1_outclock0), , , Q1L87);


--Y1_command_0_local[2] is slaveregister:slaveregister_inst|command_0_local[2]
--operation mode is normal

Y1_command_0_local[2]_lut_out = NE1_MASTERHWDATA[2];
Y1_command_0_local[2] = DFFE(Y1_command_0_local[2]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L96);


--Y1L635 is slaveregister:slaveregister_inst|Mux_420_rtl_419_rtl_625~0
--operation mode is normal

Y1L635 = B1L21Q & (B1L11Q # GB63_sload_path[2]) # !B1L21Q & !B1L11Q & Y1_command_0_local[2];


--Y1_command_4_local[2] is slaveregister:slaveregister_inst|command_4_local[2]
--operation mode is normal

Y1_command_4_local[2]_lut_out = NE1_MASTERHWDATA[2];
Y1_command_4_local[2] = DFFE(Y1_command_4_local[2]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L181);


--Y1L735 is slaveregister:slaveregister_inst|Mux_420_rtl_419_rtl_625~1
--operation mode is normal

Y1L735 = Y1L635 & (Y1_command_4_local[2] # !B1L11Q) # !Y1L635 & Q1L49Q & B1L11Q;


--Y1L435 is slaveregister:slaveregister_inst|Mux_420_rtl_419_rtl_624~0
--operation mode is normal

Y1L435 = B1L01Q & (B1L8Q # Y1L935) # !B1L01Q & !B1L8Q & Y1L735;


--H1L48Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[34]~reg0
--operation mode is normal

H1L48Q_lut_out = GB63_sload_path[34];
H1L48Q = DFFE(H1L48Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--P1L37Q is hit_counter:inst_hit_counter|multiSPEcnt[2]~reg0
--operation mode is normal

P1L37Q_lut_out = GB03_sload_path[2];
P1L37Q = DFFE(P1L37Q_lut_out, GLOBAL(HE1_outclock0), , , P1L201);


--Y1L045 is slaveregister:slaveregister_inst|Mux_420_rtl_419_rtl_628~0
--operation mode is normal

Y1L045 = B1L21Q & (B1L11Q # H1L48Q) # !B1L21Q & !B1L11Q & P1L37Q;


--LB1_inst16[2] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst16[2]
--operation mode is normal

LB1_inst16[2]_lut_out = GB32_q[2];
LB1_inst16[2] = DFFE(LB1_inst16[2]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst50);


--Y1L145 is slaveregister:slaveregister_inst|Mux_420_rtl_419_rtl_628~1
--operation mode is normal

Y1L145 = Y1L045 & (LB1_inst16[2] # !B1L11Q) # !Y1L045 & MB1L76Q & B1L11Q;


--Y1L535 is slaveregister:slaveregister_inst|Mux_420_rtl_419_rtl_624~1
--operation mode is normal

Y1L535 = Y1L435 & (Y1L145 # !B1L8Q) # !Y1L435 & A1L713 & B1L8Q;


--A1L272 is rtl~292
--operation mode is normal

A1L272 = Y1L345 & (Y1L535 # B1L9Q) # !Y1L345 & Y1L535 & !B1L9Q;


--Y1L895 is slaveregister:slaveregister_inst|Mux_785_rtl_468_rtl_787~0
--operation mode is normal

Y1L895 = B1L71Q & (B1L91Q # A1L272) # !B1L71Q & !B1L91Q & LE1_q[2];


--JB2_q[2] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]
JB2_q[2]_data_in = C2L3;
JB2_q[2]_write_enable = A1L722;
JB2_q[2]_clock_0 = GLOBAL(HE1_outclock1);
JB2_q[2]_clock_1 = GLOBAL(HE1_outclock1);
JB2_q[2]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[2]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[2] = MEMORY_SEGMENT(JB2_q[2]_data_in, JB2_q[2]_write_enable, JB2_q[2]_clock_0, JB2_q[2]_clock_1, , , , , VCC, JB2_q[2]_write_address, JB2_q[2]_read_address);


--Y1L995 is slaveregister:slaveregister_inst|Mux_785_rtl_468_rtl_787~1
--operation mode is normal

Y1L995 = Y1L895 & (JB2_q[2] # !B1L91Q) # !Y1L895 & JB1_q[2] & B1L91Q;


--JB4_q[3] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]
JB4_q[3]_data_in = N1L4;
JB4_q[3]_write_enable = A1L522;
JB4_q[3]_clock_0 = GLOBAL(HE1_outclock1);
JB4_q[3]_clock_1 = GLOBAL(HE1_outclock1);
JB4_q[3]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB4_q[3]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB4_q[3] = MEMORY_SEGMENT(JB4_q[3]_data_in, JB4_q[3]_write_enable, JB4_q[3]_clock_0, JB4_q[3]_clock_1, , , , , VCC, JB4_q[3]_write_address, JB4_q[3]_read_address);


--A1L303 is rtl~824
--operation mode is normal

A1L303 = Y1L272 & JB4_q[3] & (B1L12Q # B1L22Q);


--LE1_q[3] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[3]
LE1_q[3]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
LE1_q[3]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
LE1_q[3] = MEMORY_SEGMENT(, , , , , , , , , LE1_q[3]_write_address, LE1_q[3]_read_address);


--A1L572 is rtl~309
--operation mode is normal

A1L572 = LE1_q[3] & !B1L12Q & !B1L22Q;


--Y1_command_2_local[3] is slaveregister:slaveregister_inst|command_2_local[3]
--operation mode is normal

Y1_command_2_local[3]_lut_out = NE1_MASTERHWDATA[3];
Y1_command_2_local[3] = DFFE(Y1_command_2_local[3]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L331);


--A1L432 is rtl~131
--operation mode is normal

A1L432 = Y1_command_2_local[3] & !B1L8Q & !B1L21Q;


--Y1_command_3_local[3] is slaveregister:slaveregister_inst|command_3_local[3]
--operation mode is normal

Y1_command_3_local[3]_lut_out = NE1_MASTERHWDATA[3];
Y1_command_3_local[3] = DFFE(Y1_command_3_local[3]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L441);


--A1L532 is rtl~132
--operation mode is normal

A1L532 = Y1_command_3_local[3] & !B1L8Q & !B1L21Q;


--H1L63Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[35]~reg0
--operation mode is normal

H1L63Q_lut_out = GB63_sload_path[35];
H1L63Q = DFFE(H1L63Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--H1L4Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[3]~reg0
--operation mode is normal

H1L4Q_lut_out = GB63_sload_path[3];
H1L4Q = DFFE(H1L4Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--Y1_command_1_local[3] is slaveregister:slaveregister_inst|command_1_local[3]
--operation mode is normal

Y1_command_1_local[3]_lut_out = NE1_MASTERHWDATA[3];
Y1_command_1_local[3] = DFFE(Y1_command_1_local[3]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L37);


--Y1L235 is slaveregister:slaveregister_inst|Mux_419_rtl_423_rtl_640~4
--operation mode is normal

Y1L235 = H1L4Q & (Y1_command_1_local[3] # B1L21Q) # !H1L4Q & Y1_command_1_local[3] & !B1L21Q;


--Y1L335 is slaveregister:slaveregister_inst|Mux_419_rtl_423_rtl_640~9
--operation mode is normal

Y1L335 = B1L8Q & H1L63Q & B1L21Q # !B1L8Q & Y1L235;


--Y1L035 is slaveregister:slaveregister_inst|Mux_419_rtl_423_rtl_639~0
--operation mode is normal

Y1L035 = B1L11Q & (B1L01Q # A1L532) # !B1L11Q & !B1L01Q & Y1L335;


--A1L552 is rtl~152
--operation mode is normal

A1L552 = B1L21Q & Y1_rx_dpr_radr_local[3];


--Y1L135 is slaveregister:slaveregister_inst|Mux_419_rtl_423_rtl_639~1
--operation mode is normal

Y1L135 = Y1L035 & (A1L552 # !B1L01Q) # !Y1L035 & A1L432 & B1L01Q;


--Q1L47Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[3]~reg0
--operation mode is normal

Q1L47Q_lut_out = GB23_sload_path[3];
Q1L47Q = DFFE(Q1L47Q_lut_out, GLOBAL(HE1_outclock0), , , Q1L87);


--A1L813 is rtl~1192
--operation mode is normal

A1L813 = B1L21Q & GB63_sload_path[35] & !B1L11Q # !B1L21Q & Q1L47Q & B1L11Q;


--Y1_com_ctrl_local[3] is slaveregister:slaveregister_inst|com_ctrl_local[3]
--operation mode is normal

Y1_com_ctrl_local[3]_lut_out = NE1_MASTERHWDATA[3];
Y1_com_ctrl_local[3] = DFFE(Y1_com_ctrl_local[3]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L6);


--H1L35Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[3]~reg0
--operation mode is normal

H1L35Q_lut_out = GB63_sload_path[3];
H1L35Q = DFFE(H1L35Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--P1L49Q is hit_counter:inst_hit_counter|oneSPEcnt[3]~reg0
--operation mode is normal

P1L49Q_lut_out = GB13_sload_path[3];
P1L49Q = DFFE(P1L49Q_lut_out, GLOBAL(HE1_outclock0), , , P1L201);


--Y1L625 is slaveregister:slaveregister_inst|Mux_419_rtl_422_rtl_637~0
--operation mode is normal

Y1L625 = B1L21Q & (B1L11Q # H1L35Q) # !B1L21Q & !B1L11Q & P1L49Q;


--Y1_tx_dpr_wadr_local[3] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[3]
--operation mode is normal

Y1_tx_dpr_wadr_local[3]_lut_out = NE1_MASTERHWDATA[3];
Y1_tx_dpr_wadr_local[3] = DFFE(Y1_tx_dpr_wadr_local[3]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L476);


--Y1L725 is slaveregister:slaveregister_inst|Mux_419_rtl_422_rtl_637~1
--operation mode is normal

Y1L725 = Y1L625 & (Y1_tx_dpr_wadr_local[3] # !B1L11Q) # !Y1L625 & Y1_com_ctrl_local[3] & B1L11Q;


--Q1L59Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[3]~reg0
--operation mode is normal

Q1L59Q_lut_out = GB33_sload_path[3];
Q1L59Q = DFFE(Q1L59Q_lut_out, GLOBAL(HE1_outclock0), , , Q1L87);


--Y1_command_0_local[3] is slaveregister:slaveregister_inst|command_0_local[3]
--operation mode is normal

Y1_command_0_local[3]_lut_out = NE1_MASTERHWDATA[3];
Y1_command_0_local[3] = DFFE(Y1_command_0_local[3]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L96);


--Y1L425 is slaveregister:slaveregister_inst|Mux_419_rtl_422_rtl_635~0
--operation mode is normal

Y1L425 = B1L21Q & (B1L11Q # GB63_sload_path[3]) # !B1L21Q & !B1L11Q & Y1_command_0_local[3];


--Y1_command_4_local[3] is slaveregister:slaveregister_inst|command_4_local[3]
--operation mode is normal

Y1_command_4_local[3]_lut_out = NE1_MASTERHWDATA[3];
Y1_command_4_local[3] = DFFE(Y1_command_4_local[3]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L181);


--Y1L525 is slaveregister:slaveregister_inst|Mux_419_rtl_422_rtl_635~1
--operation mode is normal

Y1L525 = Y1L425 & (Y1_command_4_local[3] # !B1L11Q) # !Y1L425 & Q1L59Q & B1L11Q;


--Y1L225 is slaveregister:slaveregister_inst|Mux_419_rtl_422_rtl_634~0
--operation mode is normal

Y1L225 = B1L01Q & (B1L8Q # Y1L725) # !B1L01Q & !B1L8Q & Y1L525;


--WC5L1 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|or16b:inst41|lpm_or:lpm_or_component|last_node[0]~9
--operation mode is normal

WC5L1 = GB5_pre_out[14] # GB5_pre_out[15] # WC5_or_node[0][6];


--H1L58Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[35]~reg0
--operation mode is normal

H1L58Q_lut_out = GB63_sload_path[35];
H1L58Q = DFFE(H1L58Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--P1L47Q is hit_counter:inst_hit_counter|multiSPEcnt[3]~reg0
--operation mode is normal

P1L47Q_lut_out = GB03_sload_path[3];
P1L47Q = DFFE(P1L47Q_lut_out, GLOBAL(HE1_outclock0), , , P1L201);


--Y1L825 is slaveregister:slaveregister_inst|Mux_419_rtl_422_rtl_638~0
--operation mode is normal

Y1L825 = B1L21Q & (B1L11Q # H1L58Q) # !B1L21Q & !B1L11Q & P1L47Q;


--LB1_inst16[3] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst16[3]
--operation mode is normal

LB1_inst16[3]_lut_out = GB32_q[3];
LB1_inst16[3] = DFFE(LB1_inst16[3]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst50);


--Y1L925 is slaveregister:slaveregister_inst|Mux_419_rtl_422_rtl_638~1
--operation mode is normal

Y1L925 = Y1L825 & (LB1_inst16[3] # !B1L11Q) # !Y1L825 & WC5L1 & B1L11Q;


--Y1L325 is slaveregister:slaveregister_inst|Mux_419_rtl_422_rtl_634~1
--operation mode is normal

Y1L325 = Y1L225 & (Y1L925 # !B1L8Q) # !Y1L225 & A1L813 & B1L8Q;


--A1L472 is rtl~304
--operation mode is normal

A1L472 = Y1L135 & (Y1L325 # B1L9Q) # !Y1L135 & Y1L325 & !B1L9Q;


--JB1_q[3] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]
JB1_q[3]_data_in = C1L4;
JB1_q[3]_write_enable = A1L622;
JB1_q[3]_clock_0 = GLOBAL(HE1_outclock1);
JB1_q[3]_clock_1 = GLOBAL(HE1_outclock1);
JB1_q[3]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[3]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[3] = MEMORY_SEGMENT(JB1_q[3]_data_in, JB1_q[3]_write_enable, JB1_q[3]_clock_0, JB1_q[3]_clock_1, , , , , VCC, JB1_q[3]_write_address, JB1_q[3]_read_address);


--Y1L695 is slaveregister:slaveregister_inst|Mux_784_rtl_471_rtl_790~0
--operation mode is normal

Y1L695 = B1L91Q & (B1L71Q # JB1_q[3]) # !B1L91Q & !B1L71Q & LE1_q[3];


--JB2_q[3] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]
JB2_q[3]_data_in = C2L4;
JB2_q[3]_write_enable = A1L722;
JB2_q[3]_clock_0 = GLOBAL(HE1_outclock1);
JB2_q[3]_clock_1 = GLOBAL(HE1_outclock1);
JB2_q[3]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[3]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[3] = MEMORY_SEGMENT(JB2_q[3]_data_in, JB2_q[3]_write_enable, JB2_q[3]_clock_0, JB2_q[3]_clock_1, , , , , VCC, JB2_q[3]_write_address, JB2_q[3]_read_address);


--Y1L795 is slaveregister:slaveregister_inst|Mux_784_rtl_471_rtl_790~1
--operation mode is normal

Y1L795 = Y1L695 & (JB2_q[3] # !B1L71Q) # !Y1L695 & A1L472 & B1L71Q;


--JB4_q[4] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]
JB4_q[4]_data_in = N1L5;
JB4_q[4]_write_enable = A1L522;
JB4_q[4]_clock_0 = GLOBAL(HE1_outclock1);
JB4_q[4]_clock_1 = GLOBAL(HE1_outclock1);
JB4_q[4]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB4_q[4]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB4_q[4] = MEMORY_SEGMENT(JB4_q[4]_data_in, JB4_q[4]_write_enable, JB4_q[4]_clock_0, JB4_q[4]_clock_1, , , , , VCC, JB4_q[4]_write_address, JB4_q[4]_read_address);


--A1L403 is rtl~832
--operation mode is normal

A1L403 = Y1L272 & JB4_q[4] & (B1L12Q # B1L22Q);


--LE1_q[4] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[4]
LE1_q[4]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
LE1_q[4]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
LE1_q[4] = MEMORY_SEGMENT(, , , , , , , , , LE1_q[4]_write_address, LE1_q[4]_read_address);


--A1L772 is rtl~321
--operation mode is normal

A1L772 = LE1_q[4] & !B1L12Q & !B1L22Q;


--JB1_q[4] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]
JB1_q[4]_data_in = C1L5;
JB1_q[4]_write_enable = A1L622;
JB1_q[4]_clock_0 = GLOBAL(HE1_outclock1);
JB1_q[4]_clock_1 = GLOBAL(HE1_outclock1);
JB1_q[4]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[4]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[4] = MEMORY_SEGMENT(JB1_q[4]_data_in, JB1_q[4]_write_enable, JB1_q[4]_clock_0, JB1_q[4]_clock_1, , , , , VCC, JB1_q[4]_write_address, JB1_q[4]_read_address);


--Y1_command_2_local[4] is slaveregister:slaveregister_inst|command_2_local[4]
--operation mode is normal

Y1_command_2_local[4]_lut_out = NE1_MASTERHWDATA[4];
Y1_command_2_local[4] = DFFE(Y1_command_2_local[4]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L331);


--A1L632 is rtl~133
--operation mode is normal

A1L632 = Y1_command_2_local[4] & !B1L8Q & !B1L21Q;


--Y1_command_3_local[4] is slaveregister:slaveregister_inst|command_3_local[4]
--operation mode is normal

Y1_command_3_local[4]_lut_out = NE1_MASTERHWDATA[4];
Y1_command_3_local[4] = DFFE(Y1_command_3_local[4]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L441);


--A1L732 is rtl~134
--operation mode is normal

A1L732 = Y1_command_3_local[4] & !B1L8Q & !B1L21Q;


--H1L73Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[36]~reg0
--operation mode is normal

H1L73Q_lut_out = GB63_sload_path[36];
H1L73Q = DFFE(H1L73Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--H1L5Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[4]~reg0
--operation mode is normal

H1L5Q_lut_out = GB63_sload_path[4];
H1L5Q = DFFE(H1L5Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--Y1_command_1_local[4] is slaveregister:slaveregister_inst|command_1_local[4]
--operation mode is normal

Y1_command_1_local[4]_lut_out = NE1_MASTERHWDATA[4];
Y1_command_1_local[4] = DFFE(Y1_command_1_local[4]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L37);


--Y1L025 is slaveregister:slaveregister_inst|Mux_418_rtl_426_rtl_650~4
--operation mode is normal

Y1L025 = H1L5Q & (Y1_command_1_local[4] # B1L21Q) # !H1L5Q & Y1_command_1_local[4] & !B1L21Q;


--Y1L125 is slaveregister:slaveregister_inst|Mux_418_rtl_426_rtl_650~9
--operation mode is normal

Y1L125 = B1L8Q & H1L73Q & B1L21Q # !B1L8Q & Y1L025;


--Y1L815 is slaveregister:slaveregister_inst|Mux_418_rtl_426_rtl_649~0
--operation mode is normal

Y1L815 = B1L11Q & (B1L01Q # A1L732) # !B1L11Q & !B1L01Q & Y1L125;


--A1L652 is rtl~153
--operation mode is normal

A1L652 = B1L21Q & Y1_rx_dpr_radr_local[4];


--Y1L915 is slaveregister:slaveregister_inst|Mux_418_rtl_426_rtl_649~1
--operation mode is normal

Y1L915 = Y1L815 & (A1L652 # !B1L01Q) # !Y1L815 & A1L632 & B1L01Q;


--Q1L57Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[4]~reg0
--operation mode is normal

Q1L57Q_lut_out = GB23_sload_path[4];
Q1L57Q = DFFE(Q1L57Q_lut_out, GLOBAL(HE1_outclock0), , , Q1L87);


--A1L913 is rtl~1199
--operation mode is normal

A1L913 = B1L21Q & GB63_sload_path[36] & !B1L11Q # !B1L21Q & Q1L57Q & B1L11Q;


--Y1_com_ctrl_local[4] is slaveregister:slaveregister_inst|com_ctrl_local[4]
--operation mode is normal

Y1_com_ctrl_local[4]_lut_out = NE1_MASTERHWDATA[4];
Y1_com_ctrl_local[4] = DFFE(Y1_com_ctrl_local[4]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L6);


--H1L45Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[4]~reg0
--operation mode is normal

H1L45Q_lut_out = GB63_sload_path[4];
H1L45Q = DFFE(H1L45Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--P1L59Q is hit_counter:inst_hit_counter|oneSPEcnt[4]~reg0
--operation mode is normal

P1L59Q_lut_out = GB13_sload_path[4];
P1L59Q = DFFE(P1L59Q_lut_out, GLOBAL(HE1_outclock0), , , P1L201);


--Y1L415 is slaveregister:slaveregister_inst|Mux_418_rtl_425_rtl_647~0
--operation mode is normal

Y1L415 = B1L21Q & (B1L11Q # H1L45Q) # !B1L21Q & !B1L11Q & P1L59Q;


--Y1_tx_dpr_wadr_local[4] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[4]
--operation mode is normal

Y1_tx_dpr_wadr_local[4]_lut_out = NE1_MASTERHWDATA[4];
Y1_tx_dpr_wadr_local[4] = DFFE(Y1_tx_dpr_wadr_local[4]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L476);


--Y1L515 is slaveregister:slaveregister_inst|Mux_418_rtl_425_rtl_647~1
--operation mode is normal

Y1L515 = Y1L415 & (Y1_tx_dpr_wadr_local[4] # !B1L11Q) # !Y1L415 & Y1_com_ctrl_local[4] & B1L11Q;


--Q1L69Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[4]~reg0
--operation mode is normal

Q1L69Q_lut_out = GB33_sload_path[4];
Q1L69Q = DFFE(Q1L69Q_lut_out, GLOBAL(HE1_outclock0), , , Q1L87);


--Y1_command_0_local[4] is slaveregister:slaveregister_inst|command_0_local[4]
--operation mode is normal

Y1_command_0_local[4]_lut_out = NE1_MASTERHWDATA[4];
Y1_command_0_local[4] = DFFE(Y1_command_0_local[4]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L96);


--Y1L215 is slaveregister:slaveregister_inst|Mux_418_rtl_425_rtl_645~0
--operation mode is normal

Y1L215 = B1L21Q & (B1L11Q # GB63_sload_path[4]) # !B1L21Q & !B1L11Q & Y1_command_0_local[4];


--Y1_command_4_local[4] is slaveregister:slaveregister_inst|command_4_local[4]
--operation mode is normal

Y1_command_4_local[4]_lut_out = NE1_MASTERHWDATA[4];
Y1_command_4_local[4] = DFFE(Y1_command_4_local[4]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L181);


--Y1L315 is slaveregister:slaveregister_inst|Mux_418_rtl_425_rtl_645~1
--operation mode is normal

Y1L315 = Y1L215 & (Y1_command_4_local[4] # !B1L11Q) # !Y1L215 & Q1L69Q & B1L11Q;


--Y1L015 is slaveregister:slaveregister_inst|Mux_418_rtl_425_rtl_644~0
--operation mode is normal

Y1L015 = B1L01Q & (B1L8Q # Y1L515) # !B1L01Q & !B1L8Q & Y1L315;


--MB1L17Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|rec_data~reg
--operation mode is normal

MB1L17Q_lut_out = MB1L5 # !CD1_dffs[3] & UB1L33 & MB1L211Q;
MB1L17Q = DFFE(MB1L17Q_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--H1L68Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[36]~reg0
--operation mode is normal

H1L68Q_lut_out = GB63_sload_path[36];
H1L68Q = DFFE(H1L68Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--P1L57Q is hit_counter:inst_hit_counter|multiSPEcnt[4]~reg0
--operation mode is normal

P1L57Q_lut_out = GB03_sload_path[4];
P1L57Q = DFFE(P1L57Q_lut_out, GLOBAL(HE1_outclock0), , , P1L201);


--Y1L615 is slaveregister:slaveregister_inst|Mux_418_rtl_425_rtl_648~0
--operation mode is normal

Y1L615 = B1L21Q & (B1L11Q # H1L68Q) # !B1L21Q & !B1L11Q & P1L57Q;


--LB1_inst16[4] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst16[4]
--operation mode is normal

LB1_inst16[4]_lut_out = GB32_q[4];
LB1_inst16[4] = DFFE(LB1_inst16[4]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst50);


--Y1L715 is slaveregister:slaveregister_inst|Mux_418_rtl_425_rtl_648~1
--operation mode is normal

Y1L715 = Y1L615 & (LB1_inst16[4] # !B1L11Q) # !Y1L615 & MB1L17Q & B1L11Q;


--Y1L115 is slaveregister:slaveregister_inst|Mux_418_rtl_425_rtl_644~1
--operation mode is normal

Y1L115 = Y1L015 & (Y1L715 # !B1L8Q) # !Y1L015 & A1L913 & B1L8Q;


--A1L672 is rtl~316
--operation mode is normal

A1L672 = Y1L915 & (Y1L115 # B1L9Q) # !Y1L915 & Y1L115 & !B1L9Q;


--Y1L495 is slaveregister:slaveregister_inst|Mux_783_rtl_474_rtl_793~0
--operation mode is normal

Y1L495 = B1L71Q & (B1L91Q # A1L672) # !B1L71Q & !B1L91Q & LE1_q[4];


--JB2_q[4] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]
JB2_q[4]_data_in = C2L5;
JB2_q[4]_write_enable = A1L722;
JB2_q[4]_clock_0 = GLOBAL(HE1_outclock1);
JB2_q[4]_clock_1 = GLOBAL(HE1_outclock1);
JB2_q[4]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[4]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[4] = MEMORY_SEGMENT(JB2_q[4]_data_in, JB2_q[4]_write_enable, JB2_q[4]_clock_0, JB2_q[4]_clock_1, , , , , VCC, JB2_q[4]_write_address, JB2_q[4]_read_address);


--Y1L595 is slaveregister:slaveregister_inst|Mux_783_rtl_474_rtl_793~1
--operation mode is normal

Y1L595 = Y1L495 & (JB2_q[4] # !B1L91Q) # !Y1L495 & JB1_q[4] & B1L91Q;


--JB4_q[5] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]
JB4_q[5]_data_in = N1L6;
JB4_q[5]_write_enable = A1L522;
JB4_q[5]_clock_0 = GLOBAL(HE1_outclock1);
JB4_q[5]_clock_1 = GLOBAL(HE1_outclock1);
JB4_q[5]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB4_q[5]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB4_q[5] = MEMORY_SEGMENT(JB4_q[5]_data_in, JB4_q[5]_write_enable, JB4_q[5]_clock_0, JB4_q[5]_clock_1, , , , , VCC, JB4_q[5]_write_address, JB4_q[5]_read_address);


--A1L503 is rtl~840
--operation mode is normal

A1L503 = Y1L272 & JB4_q[5] & (B1L12Q # B1L22Q);


--LE1_q[5] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[5]
LE1_q[5]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
LE1_q[5]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
LE1_q[5] = MEMORY_SEGMENT(, , , , , , , , , LE1_q[5]_write_address, LE1_q[5]_read_address);


--A1L972 is rtl~333
--operation mode is normal

A1L972 = LE1_q[5] & !B1L12Q & !B1L22Q;


--Y1_command_2_local[5] is slaveregister:slaveregister_inst|command_2_local[5]
--operation mode is normal

Y1_command_2_local[5]_lut_out = NE1_MASTERHWDATA[5];
Y1_command_2_local[5] = DFFE(Y1_command_2_local[5]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L331);


--A1L832 is rtl~135
--operation mode is normal

A1L832 = Y1_command_2_local[5] & !B1L8Q & !B1L21Q;


--Y1_command_3_local[5] is slaveregister:slaveregister_inst|command_3_local[5]
--operation mode is normal

Y1_command_3_local[5]_lut_out = NE1_MASTERHWDATA[5];
Y1_command_3_local[5] = DFFE(Y1_command_3_local[5]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L441);


--A1L932 is rtl~136
--operation mode is normal

A1L932 = Y1_command_3_local[5] & !B1L8Q & !B1L21Q;


--H1L83Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[37]~reg0
--operation mode is normal

H1L83Q_lut_out = GB63_sload_path[37];
H1L83Q = DFFE(H1L83Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--H1L6Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[5]~reg0
--operation mode is normal

H1L6Q_lut_out = GB63_sload_path[5];
H1L6Q = DFFE(H1L6Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--Y1_command_1_local[5] is slaveregister:slaveregister_inst|command_1_local[5]
--operation mode is normal

Y1_command_1_local[5]_lut_out = NE1_MASTERHWDATA[5];
Y1_command_1_local[5] = DFFE(Y1_command_1_local[5]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L37);


--Y1L805 is slaveregister:slaveregister_inst|Mux_417_rtl_429_rtl_660~4
--operation mode is normal

Y1L805 = H1L6Q & (Y1_command_1_local[5] # B1L21Q) # !H1L6Q & Y1_command_1_local[5] & !B1L21Q;


--Y1L905 is slaveregister:slaveregister_inst|Mux_417_rtl_429_rtl_660~9
--operation mode is normal

Y1L905 = B1L8Q & H1L83Q & B1L21Q # !B1L8Q & Y1L805;


--Y1L605 is slaveregister:slaveregister_inst|Mux_417_rtl_429_rtl_659~0
--operation mode is normal

Y1L605 = B1L11Q & (B1L01Q # A1L932) # !B1L11Q & !B1L01Q & Y1L905;


--A1L752 is rtl~154
--operation mode is normal

A1L752 = B1L21Q & Y1_rx_dpr_radr_local[5];


--Y1L705 is slaveregister:slaveregister_inst|Mux_417_rtl_429_rtl_659~1
--operation mode is normal

Y1L705 = Y1L605 & (A1L752 # !B1L01Q) # !Y1L605 & A1L832 & B1L01Q;


--Q1L67Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[5]~reg0
--operation mode is normal

Q1L67Q_lut_out = GB23_sload_path[5];
Q1L67Q = DFFE(Q1L67Q_lut_out, GLOBAL(HE1_outclock0), , , Q1L87);


--A1L023 is rtl~1206
--operation mode is normal

A1L023 = B1L21Q & GB63_sload_path[37] & !B1L11Q # !B1L21Q & Q1L67Q & B1L11Q;


--Y1_com_ctrl_local[5] is slaveregister:slaveregister_inst|com_ctrl_local[5]
--operation mode is normal

Y1_com_ctrl_local[5]_lut_out = NE1_MASTERHWDATA[5];
Y1_com_ctrl_local[5] = DFFE(Y1_com_ctrl_local[5]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L6);


--H1L55Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[5]~reg0
--operation mode is normal

H1L55Q_lut_out = GB63_sload_path[5];
H1L55Q = DFFE(H1L55Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--P1L69Q is hit_counter:inst_hit_counter|oneSPEcnt[5]~reg0
--operation mode is normal

P1L69Q_lut_out = GB13_sload_path[5];
P1L69Q = DFFE(P1L69Q_lut_out, GLOBAL(HE1_outclock0), , , P1L201);


--Y1L205 is slaveregister:slaveregister_inst|Mux_417_rtl_428_rtl_657~0
--operation mode is normal

Y1L205 = B1L21Q & (B1L11Q # H1L55Q) # !B1L21Q & !B1L11Q & P1L69Q;


--Y1_tx_dpr_wadr_local[5] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[5]
--operation mode is normal

Y1_tx_dpr_wadr_local[5]_lut_out = NE1_MASTERHWDATA[5];
Y1_tx_dpr_wadr_local[5] = DFFE(Y1_tx_dpr_wadr_local[5]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L476);


--Y1L305 is slaveregister:slaveregister_inst|Mux_417_rtl_428_rtl_657~1
--operation mode is normal

Y1L305 = Y1L205 & (Y1_tx_dpr_wadr_local[5] # !B1L11Q) # !Y1L205 & Y1_com_ctrl_local[5] & B1L11Q;


--Q1L79Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[5]~reg0
--operation mode is normal

Q1L79Q_lut_out = GB33_sload_path[5];
Q1L79Q = DFFE(Q1L79Q_lut_out, GLOBAL(HE1_outclock0), , , Q1L87);


--Y1_command_0_local[5] is slaveregister:slaveregister_inst|command_0_local[5]
--operation mode is normal

Y1_command_0_local[5]_lut_out = NE1_MASTERHWDATA[5];
Y1_command_0_local[5] = DFFE(Y1_command_0_local[5]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L96);


--Y1L005 is slaveregister:slaveregister_inst|Mux_417_rtl_428_rtl_655~0
--operation mode is normal

Y1L005 = B1L21Q & (B1L11Q # GB63_sload_path[5]) # !B1L21Q & !B1L11Q & Y1_command_0_local[5];


--Y1_command_4_local[5] is slaveregister:slaveregister_inst|command_4_local[5]
--operation mode is normal

Y1_command_4_local[5]_lut_out = NE1_MASTERHWDATA[5];
Y1_command_4_local[5] = DFFE(Y1_command_4_local[5]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L181);


--Y1L105 is slaveregister:slaveregister_inst|Mux_417_rtl_428_rtl_655~1
--operation mode is normal

Y1L105 = Y1L005 & (Y1_command_4_local[5] # !B1L11Q) # !Y1L005 & Q1L79Q & B1L11Q;


--Y1L894 is slaveregister:slaveregister_inst|Mux_417_rtl_428_rtl_654~0
--operation mode is normal

Y1L894 = B1L01Q & (B1L8Q # Y1L305) # !B1L01Q & !B1L8Q & Y1L105;


--RB1L82 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|op_2~59
--operation mode is normal

RB1L82 = RB1L13 # !RB1L52 & !RB1L72;


--H1L78Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[37]~reg0
--operation mode is normal

H1L78Q_lut_out = GB63_sload_path[37];
H1L78Q = DFFE(H1L78Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--P1L67Q is hit_counter:inst_hit_counter|multiSPEcnt[5]~reg0
--operation mode is normal

P1L67Q_lut_out = GB03_sload_path[5];
P1L67Q = DFFE(P1L67Q_lut_out, GLOBAL(HE1_outclock0), , , P1L201);


--Y1L405 is slaveregister:slaveregister_inst|Mux_417_rtl_428_rtl_658~0
--operation mode is normal

Y1L405 = B1L21Q & (B1L11Q # H1L78Q) # !B1L21Q & !B1L11Q & P1L67Q;


--LB1_inst16[5] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst16[5]
--operation mode is normal

LB1_inst16[5]_lut_out = GB32_q[5];
LB1_inst16[5] = DFFE(LB1_inst16[5]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst50);


--Y1L505 is slaveregister:slaveregister_inst|Mux_417_rtl_428_rtl_658~1
--operation mode is normal

Y1L505 = Y1L405 & (LB1_inst16[5] # !B1L11Q) # !Y1L405 & RB1L82 & B1L11Q;


--Y1L994 is slaveregister:slaveregister_inst|Mux_417_rtl_428_rtl_654~1
--operation mode is normal

Y1L994 = Y1L894 & (Y1L505 # !B1L8Q) # !Y1L894 & A1L023 & B1L8Q;


--A1L872 is rtl~328
--operation mode is normal

A1L872 = Y1L705 & (Y1L994 # B1L9Q) # !Y1L705 & Y1L994 & !B1L9Q;


--JB1_q[5] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]
JB1_q[5]_data_in = C1L6;
JB1_q[5]_write_enable = A1L622;
JB1_q[5]_clock_0 = GLOBAL(HE1_outclock1);
JB1_q[5]_clock_1 = GLOBAL(HE1_outclock1);
JB1_q[5]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[5]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[5] = MEMORY_SEGMENT(JB1_q[5]_data_in, JB1_q[5]_write_enable, JB1_q[5]_clock_0, JB1_q[5]_clock_1, , , , , VCC, JB1_q[5]_write_address, JB1_q[5]_read_address);


--Y1L295 is slaveregister:slaveregister_inst|Mux_782_rtl_477_rtl_796~0
--operation mode is normal

Y1L295 = B1L91Q & (B1L71Q # JB1_q[5]) # !B1L91Q & !B1L71Q & LE1_q[5];


--JB2_q[5] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]
JB2_q[5]_data_in = C2L6;
JB2_q[5]_write_enable = A1L722;
JB2_q[5]_clock_0 = GLOBAL(HE1_outclock1);
JB2_q[5]_clock_1 = GLOBAL(HE1_outclock1);
JB2_q[5]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[5]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[5] = MEMORY_SEGMENT(JB2_q[5]_data_in, JB2_q[5]_write_enable, JB2_q[5]_clock_0, JB2_q[5]_clock_1, , , , , VCC, JB2_q[5]_write_address, JB2_q[5]_read_address);


--Y1L395 is slaveregister:slaveregister_inst|Mux_782_rtl_477_rtl_796~1
--operation mode is normal

Y1L395 = Y1L295 & (JB2_q[5] # !B1L71Q) # !Y1L295 & A1L872 & B1L71Q;


--JB4_q[6] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]
JB4_q[6]_data_in = N1L7;
JB4_q[6]_write_enable = A1L522;
JB4_q[6]_clock_0 = GLOBAL(HE1_outclock1);
JB4_q[6]_clock_1 = GLOBAL(HE1_outclock1);
JB4_q[6]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB4_q[6]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB4_q[6] = MEMORY_SEGMENT(JB4_q[6]_data_in, JB4_q[6]_write_enable, JB4_q[6]_clock_0, JB4_q[6]_clock_1, , , , , VCC, JB4_q[6]_write_address, JB4_q[6]_read_address);


--A1L603 is rtl~848
--operation mode is normal

A1L603 = Y1L272 & JB4_q[6] & (B1L12Q # B1L22Q);


--LE1_q[6] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[6]
LE1_q[6]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
LE1_q[6]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
LE1_q[6] = MEMORY_SEGMENT(, , , , , , , , , LE1_q[6]_write_address, LE1_q[6]_read_address);


--A1L182 is rtl~345
--operation mode is normal

A1L182 = LE1_q[6] & !B1L12Q & !B1L22Q;


--JB1_q[6] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]
JB1_q[6]_data_in = C1L7;
JB1_q[6]_write_enable = A1L622;
JB1_q[6]_clock_0 = GLOBAL(HE1_outclock1);
JB1_q[6]_clock_1 = GLOBAL(HE1_outclock1);
JB1_q[6]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[6]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[6] = MEMORY_SEGMENT(JB1_q[6]_data_in, JB1_q[6]_write_enable, JB1_q[6]_clock_0, JB1_q[6]_clock_1, , , , , VCC, JB1_q[6]_write_address, JB1_q[6]_read_address);


--Y1_command_2_local[6] is slaveregister:slaveregister_inst|command_2_local[6]
--operation mode is normal

Y1_command_2_local[6]_lut_out = NE1_MASTERHWDATA[6];
Y1_command_2_local[6] = DFFE(Y1_command_2_local[6]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L331);


--A1L042 is rtl~137
--operation mode is normal

A1L042 = Y1_command_2_local[6] & !B1L8Q & !B1L21Q;


--Y1_command_3_local[6] is slaveregister:slaveregister_inst|command_3_local[6]
--operation mode is normal

Y1_command_3_local[6]_lut_out = NE1_MASTERHWDATA[6];
Y1_command_3_local[6] = DFFE(Y1_command_3_local[6]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L441);


--A1L142 is rtl~138
--operation mode is normal

A1L142 = Y1_command_3_local[6] & !B1L8Q & !B1L21Q;


--H1L93Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[38]~reg0
--operation mode is normal

H1L93Q_lut_out = GB63_sload_path[38];
H1L93Q = DFFE(H1L93Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--H1L7Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[6]~reg0
--operation mode is normal

H1L7Q_lut_out = GB63_sload_path[6];
H1L7Q = DFFE(H1L7Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--Y1_command_1_local[6] is slaveregister:slaveregister_inst|command_1_local[6]
--operation mode is normal

Y1_command_1_local[6]_lut_out = NE1_MASTERHWDATA[6];
Y1_command_1_local[6] = DFFE(Y1_command_1_local[6]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L37);


--Y1L694 is slaveregister:slaveregister_inst|Mux_416_rtl_432_rtl_670~4
--operation mode is normal

Y1L694 = H1L7Q & (Y1_command_1_local[6] # B1L21Q) # !H1L7Q & Y1_command_1_local[6] & !B1L21Q;


--Y1L794 is slaveregister:slaveregister_inst|Mux_416_rtl_432_rtl_670~9
--operation mode is normal

Y1L794 = B1L8Q & H1L93Q & B1L21Q # !B1L8Q & Y1L694;


--Y1L494 is slaveregister:slaveregister_inst|Mux_416_rtl_432_rtl_669~0
--operation mode is normal

Y1L494 = B1L11Q & (B1L01Q # A1L142) # !B1L11Q & !B1L01Q & Y1L794;


--A1L852 is rtl~155
--operation mode is normal

A1L852 = B1L21Q & Y1_rx_dpr_radr_local[6];


--Y1L594 is slaveregister:slaveregister_inst|Mux_416_rtl_432_rtl_669~1
--operation mode is normal

Y1L594 = Y1L494 & (A1L852 # !B1L01Q) # !Y1L494 & A1L042 & B1L01Q;


--Q1L77Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[6]~reg0
--operation mode is normal

Q1L77Q_lut_out = GB23_sload_path[6];
Q1L77Q = DFFE(Q1L77Q_lut_out, GLOBAL(HE1_outclock0), , , Q1L87);


--A1L123 is rtl~1213
--operation mode is normal

A1L123 = B1L21Q & GB63_sload_path[38] & !B1L11Q # !B1L21Q & Q1L77Q & B1L11Q;


--Y1_com_ctrl_local[6] is slaveregister:slaveregister_inst|com_ctrl_local[6]
--operation mode is normal

Y1_com_ctrl_local[6]_lut_out = NE1_MASTERHWDATA[6];
Y1_com_ctrl_local[6] = DFFE(Y1_com_ctrl_local[6]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L6);


--H1L65Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[6]~reg0
--operation mode is normal

H1L65Q_lut_out = GB63_sload_path[6];
H1L65Q = DFFE(H1L65Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--P1L79Q is hit_counter:inst_hit_counter|oneSPEcnt[6]~reg0
--operation mode is normal

P1L79Q_lut_out = GB13_sload_path[6];
P1L79Q = DFFE(P1L79Q_lut_out, GLOBAL(HE1_outclock0), , , P1L201);


--Y1L094 is slaveregister:slaveregister_inst|Mux_416_rtl_431_rtl_667~0
--operation mode is normal

Y1L094 = B1L21Q & (B1L11Q # H1L65Q) # !B1L21Q & !B1L11Q & P1L79Q;


--Y1_tx_dpr_wadr_local[6] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[6]
--operation mode is normal

Y1_tx_dpr_wadr_local[6]_lut_out = NE1_MASTERHWDATA[6];
Y1_tx_dpr_wadr_local[6] = DFFE(Y1_tx_dpr_wadr_local[6]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L476);


--Y1L194 is slaveregister:slaveregister_inst|Mux_416_rtl_431_rtl_667~1
--operation mode is normal

Y1L194 = Y1L094 & (Y1_tx_dpr_wadr_local[6] # !B1L11Q) # !Y1L094 & Y1_com_ctrl_local[6] & B1L11Q;


--Q1L89Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[6]~reg0
--operation mode is normal

Q1L89Q_lut_out = GB33_sload_path[6];
Q1L89Q = DFFE(Q1L89Q_lut_out, GLOBAL(HE1_outclock0), , , Q1L87);


--Y1_command_0_local[6] is slaveregister:slaveregister_inst|command_0_local[6]
--operation mode is normal

Y1_command_0_local[6]_lut_out = NE1_MASTERHWDATA[6];
Y1_command_0_local[6] = DFFE(Y1_command_0_local[6]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L96);


--Y1L884 is slaveregister:slaveregister_inst|Mux_416_rtl_431_rtl_665~0
--operation mode is normal

Y1L884 = B1L21Q & (B1L11Q # GB63_sload_path[6]) # !B1L21Q & !B1L11Q & Y1_command_0_local[6];


--Y1_command_4_local[6] is slaveregister:slaveregister_inst|command_4_local[6]
--operation mode is normal

Y1_command_4_local[6]_lut_out = NE1_MASTERHWDATA[6];
Y1_command_4_local[6] = DFFE(Y1_command_4_local[6]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L181);


--Y1L984 is slaveregister:slaveregister_inst|Mux_416_rtl_431_rtl_665~1
--operation mode is normal

Y1L984 = Y1L884 & (Y1_command_4_local[6] # !B1L11Q) # !Y1L884 & Q1L89Q & B1L11Q;


--Y1L684 is slaveregister:slaveregister_inst|Mux_416_rtl_431_rtl_664~0
--operation mode is normal

Y1L684 = B1L01Q & (B1L8Q # Y1L194) # !B1L01Q & !B1L8Q & Y1L984;


--MB1L55Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|com_avail~reg
--operation mode is normal

MB1L55Q_lut_out = MB1L55Q # MB1_SV1 & MB1L62 & !MB1_SV0;
MB1L55Q = DFFE(MB1L55Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--H1L88Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[38]~reg0
--operation mode is normal

H1L88Q_lut_out = GB63_sload_path[38];
H1L88Q = DFFE(H1L88Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--P1L77Q is hit_counter:inst_hit_counter|multiSPEcnt[6]~reg0
--operation mode is normal

P1L77Q_lut_out = GB03_sload_path[6];
P1L77Q = DFFE(P1L77Q_lut_out, GLOBAL(HE1_outclock0), , , P1L201);


--Y1L294 is slaveregister:slaveregister_inst|Mux_416_rtl_431_rtl_668~0
--operation mode is normal

Y1L294 = B1L21Q & (B1L11Q # H1L88Q) # !B1L21Q & !B1L11Q & P1L77Q;


--LB1_inst16[6] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst16[6]
--operation mode is normal

LB1_inst16[6]_lut_out = GB32_q[6];
LB1_inst16[6] = DFFE(LB1_inst16[6]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst50);


--Y1L394 is slaveregister:slaveregister_inst|Mux_416_rtl_431_rtl_668~1
--operation mode is normal

Y1L394 = Y1L294 & (LB1_inst16[6] # !B1L11Q) # !Y1L294 & MB1L55Q & B1L11Q;


--Y1L784 is slaveregister:slaveregister_inst|Mux_416_rtl_431_rtl_664~1
--operation mode is normal

Y1L784 = Y1L684 & (Y1L394 # !B1L8Q) # !Y1L684 & A1L123 & B1L8Q;


--A1L082 is rtl~340
--operation mode is normal

A1L082 = Y1L594 & (Y1L784 # B1L9Q) # !Y1L594 & Y1L784 & !B1L9Q;


--Y1L095 is slaveregister:slaveregister_inst|Mux_781_rtl_480_rtl_799~0
--operation mode is normal

Y1L095 = B1L71Q & (B1L91Q # A1L082) # !B1L71Q & !B1L91Q & LE1_q[6];


--JB2_q[6] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]
JB2_q[6]_data_in = C2L7;
JB2_q[6]_write_enable = A1L722;
JB2_q[6]_clock_0 = GLOBAL(HE1_outclock1);
JB2_q[6]_clock_1 = GLOBAL(HE1_outclock1);
JB2_q[6]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[6]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[6] = MEMORY_SEGMENT(JB2_q[6]_data_in, JB2_q[6]_write_enable, JB2_q[6]_clock_0, JB2_q[6]_clock_1, , , , , VCC, JB2_q[6]_write_address, JB2_q[6]_read_address);


--Y1L195 is slaveregister:slaveregister_inst|Mux_781_rtl_480_rtl_799~1
--operation mode is normal

Y1L195 = Y1L095 & (JB2_q[6] # !B1L91Q) # !Y1L095 & JB1_q[6] & B1L91Q;


--JB4_q[7] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]
JB4_q[7]_data_in = N1L8;
JB4_q[7]_write_enable = A1L522;
JB4_q[7]_clock_0 = GLOBAL(HE1_outclock1);
JB4_q[7]_clock_1 = GLOBAL(HE1_outclock1);
JB4_q[7]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB4_q[7]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB4_q[7] = MEMORY_SEGMENT(JB4_q[7]_data_in, JB4_q[7]_write_enable, JB4_q[7]_clock_0, JB4_q[7]_clock_1, , , , , VCC, JB4_q[7]_write_address, JB4_q[7]_read_address);


--A1L703 is rtl~856
--operation mode is normal

A1L703 = Y1L272 & JB4_q[7] & (B1L12Q # B1L22Q);


--LE1_q[7] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[7]
LE1_q[7]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
LE1_q[7]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
LE1_q[7] = MEMORY_SEGMENT(, , , , , , , , , LE1_q[7]_write_address, LE1_q[7]_read_address);


--A1L382 is rtl~357
--operation mode is normal

A1L382 = LE1_q[7] & !B1L12Q & !B1L22Q;


--Y1_command_2_local[7] is slaveregister:slaveregister_inst|command_2_local[7]
--operation mode is normal

Y1_command_2_local[7]_lut_out = NE1_MASTERHWDATA[7];
Y1_command_2_local[7] = DFFE(Y1_command_2_local[7]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L331);


--A1L242 is rtl~139
--operation mode is normal

A1L242 = Y1_command_2_local[7] & !B1L8Q & !B1L21Q;


--Y1_command_3_local[7] is slaveregister:slaveregister_inst|command_3_local[7]
--operation mode is normal

Y1_command_3_local[7]_lut_out = NE1_MASTERHWDATA[7];
Y1_command_3_local[7] = DFFE(Y1_command_3_local[7]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L441);


--A1L342 is rtl~140
--operation mode is normal

A1L342 = Y1_command_3_local[7] & !B1L8Q & !B1L21Q;


--H1L04Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[39]~reg0
--operation mode is normal

H1L04Q_lut_out = GB63_sload_path[39];
H1L04Q = DFFE(H1L04Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--H1L8Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[7]~reg0
--operation mode is normal

H1L8Q_lut_out = GB63_sload_path[7];
H1L8Q = DFFE(H1L8Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--Y1_command_1_local[7] is slaveregister:slaveregister_inst|command_1_local[7]
--operation mode is normal

Y1_command_1_local[7]_lut_out = NE1_MASTERHWDATA[7];
Y1_command_1_local[7] = DFFE(Y1_command_1_local[7]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L37);


--Y1L484 is slaveregister:slaveregister_inst|Mux_415_rtl_435_rtl_680~4
--operation mode is normal

Y1L484 = H1L8Q & (Y1_command_1_local[7] # B1L21Q) # !H1L8Q & Y1_command_1_local[7] & !B1L21Q;


--Y1L584 is slaveregister:slaveregister_inst|Mux_415_rtl_435_rtl_680~9
--operation mode is normal

Y1L584 = B1L8Q & H1L04Q & B1L21Q # !B1L8Q & Y1L484;


--Y1L284 is slaveregister:slaveregister_inst|Mux_415_rtl_435_rtl_679~0
--operation mode is normal

Y1L284 = B1L11Q & (B1L01Q # A1L342) # !B1L11Q & !B1L01Q & Y1L584;


--A1L952 is rtl~156
--operation mode is normal

A1L952 = B1L21Q & Y1_rx_dpr_radr_local[7];


--Y1L384 is slaveregister:slaveregister_inst|Mux_415_rtl_435_rtl_679~1
--operation mode is normal

Y1L384 = Y1L284 & (A1L952 # !B1L01Q) # !Y1L284 & A1L242 & B1L01Q;


--Q1L97Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[7]~reg0
--operation mode is normal

Q1L97Q_lut_out = GB23_sload_path[7];
Q1L97Q = DFFE(Q1L97Q_lut_out, GLOBAL(HE1_outclock0), , , Q1L87);


--A1L223 is rtl~1220
--operation mode is normal

A1L223 = B1L21Q & GB63_sload_path[39] & !B1L11Q # !B1L21Q & Q1L97Q & B1L11Q;


--Y1_com_ctrl_local[7] is slaveregister:slaveregister_inst|com_ctrl_local[7]
--operation mode is normal

Y1_com_ctrl_local[7]_lut_out = NE1_MASTERHWDATA[7];
Y1_com_ctrl_local[7] = DFFE(Y1_com_ctrl_local[7]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L6);


--H1L75Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[7]~reg0
--operation mode is normal

H1L75Q_lut_out = GB63_sload_path[7];
H1L75Q = DFFE(H1L75Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--P1L89Q is hit_counter:inst_hit_counter|oneSPEcnt[7]~reg0
--operation mode is normal

P1L89Q_lut_out = GB13_sload_path[7];
P1L89Q = DFFE(P1L89Q_lut_out, GLOBAL(HE1_outclock0), , , P1L201);


--Y1L874 is slaveregister:slaveregister_inst|Mux_415_rtl_434_rtl_676~0
--operation mode is normal

Y1L874 = B1L21Q & (B1L11Q # H1L75Q) # !B1L21Q & !B1L11Q & P1L89Q;


--Y1_tx_dpr_wadr_local[7] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[7]
--operation mode is normal

Y1_tx_dpr_wadr_local[7]_lut_out = NE1_MASTERHWDATA[7];
Y1_tx_dpr_wadr_local[7] = DFFE(Y1_tx_dpr_wadr_local[7]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L476);


--Y1L974 is slaveregister:slaveregister_inst|Mux_415_rtl_434_rtl_676~1
--operation mode is normal

Y1L974 = Y1L874 & (Y1_tx_dpr_wadr_local[7] # !B1L11Q) # !Y1L874 & Y1_com_ctrl_local[7] & B1L11Q;


--Q1L99Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[7]~reg0
--operation mode is normal

Q1L99Q_lut_out = GB33_sload_path[7];
Q1L99Q = DFFE(Q1L99Q_lut_out, GLOBAL(HE1_outclock0), , , Q1L87);


--Y1_command_0_local[7] is slaveregister:slaveregister_inst|command_0_local[7]
--operation mode is normal

Y1_command_0_local[7]_lut_out = NE1_MASTERHWDATA[7];
Y1_command_0_local[7] = DFFE(Y1_command_0_local[7]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L96);


--Y1L674 is slaveregister:slaveregister_inst|Mux_415_rtl_434_rtl_675~0
--operation mode is normal

Y1L674 = B1L21Q & (B1L11Q # GB63_sload_path[7]) # !B1L21Q & !B1L11Q & Y1_command_0_local[7];


--Y1_command_4_local[7] is slaveregister:slaveregister_inst|command_4_local[7]
--operation mode is normal

Y1_command_4_local[7]_lut_out = NE1_MASTERHWDATA[7];
Y1_command_4_local[7] = DFFE(Y1_command_4_local[7]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L181);


--Y1L774 is slaveregister:slaveregister_inst|Mux_415_rtl_434_rtl_675~1
--operation mode is normal

Y1L774 = Y1L674 & (Y1_command_4_local[7] # !B1L11Q) # !Y1L674 & Q1L99Q & B1L11Q;


--Y1L474 is slaveregister:slaveregister_inst|Mux_415_rtl_434_rtl_674~0
--operation mode is normal

Y1L474 = B1L01Q & (B1L8Q # Y1L974) # !B1L01Q & !B1L8Q & Y1L774;


--LB1_inst16[7] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst16[7]
--operation mode is normal

LB1_inst16[7]_lut_out = GB32_q[7];
LB1_inst16[7] = DFFE(LB1_inst16[7]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst50);


--H1L98Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[39]~reg0
--operation mode is normal

H1L98Q_lut_out = GB63_sload_path[39];
H1L98Q = DFFE(H1L98Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--P1L87Q is hit_counter:inst_hit_counter|multiSPEcnt[7]~reg0
--operation mode is normal

P1L87Q_lut_out = GB03_sload_path[7];
P1L87Q = DFFE(P1L87Q_lut_out, GLOBAL(HE1_outclock0), , , P1L201);


--Y1L084 is slaveregister:slaveregister_inst|Mux_415_rtl_434_rtl_678~4
--operation mode is normal

Y1L084 = H1L98Q & (P1L87Q # B1L21Q) # !H1L98Q & P1L87Q & !B1L21Q;


--Y1L184 is slaveregister:slaveregister_inst|Mux_415_rtl_434_rtl_678~9
--operation mode is normal

Y1L184 = B1L11Q & LB1_inst16[7] & B1L21Q # !B1L11Q & Y1L084;


--Y1L574 is slaveregister:slaveregister_inst|Mux_415_rtl_434_rtl_674~1
--operation mode is normal

Y1L574 = Y1L474 & (Y1L184 # !B1L8Q) # !Y1L474 & A1L223 & B1L8Q;


--A1L282 is rtl~352
--operation mode is normal

A1L282 = Y1L384 & (Y1L574 # B1L9Q) # !Y1L384 & Y1L574 & !B1L9Q;


--JB1_q[7] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]
JB1_q[7]_data_in = C1L8;
JB1_q[7]_write_enable = A1L622;
JB1_q[7]_clock_0 = GLOBAL(HE1_outclock1);
JB1_q[7]_clock_1 = GLOBAL(HE1_outclock1);
JB1_q[7]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[7]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[7] = MEMORY_SEGMENT(JB1_q[7]_data_in, JB1_q[7]_write_enable, JB1_q[7]_clock_0, JB1_q[7]_clock_1, , , , , VCC, JB1_q[7]_write_address, JB1_q[7]_read_address);


--Y1L885 is slaveregister:slaveregister_inst|Mux_780_rtl_483_rtl_802~0
--operation mode is normal

Y1L885 = B1L91Q & (B1L71Q # JB1_q[7]) # !B1L91Q & !B1L71Q & LE1_q[7];


--JB2_q[7] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]
JB2_q[7]_data_in = C2L8;
JB2_q[7]_write_enable = A1L722;
JB2_q[7]_clock_0 = GLOBAL(HE1_outclock1);
JB2_q[7]_clock_1 = GLOBAL(HE1_outclock1);
JB2_q[7]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[7]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[7] = MEMORY_SEGMENT(JB2_q[7]_data_in, JB2_q[7]_write_enable, JB2_q[7]_clock_0, JB2_q[7]_clock_1, , , , , VCC, JB2_q[7]_write_address, JB2_q[7]_read_address);


--Y1L985 is slaveregister:slaveregister_inst|Mux_780_rtl_483_rtl_802~1
--operation mode is normal

Y1L985 = Y1L885 & (JB2_q[7] # !B1L71Q) # !Y1L885 & A1L282 & B1L71Q;


--JB4_q[8] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8]
JB4_q[8]_data_in = N1L9;
JB4_q[8]_write_enable = A1L522;
JB4_q[8]_clock_0 = GLOBAL(HE1_outclock1);
JB4_q[8]_clock_1 = GLOBAL(HE1_outclock1);
JB4_q[8]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB4_q[8]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB4_q[8] = MEMORY_SEGMENT(JB4_q[8]_data_in, JB4_q[8]_write_enable, JB4_q[8]_clock_0, JB4_q[8]_clock_1, , , , , VCC, JB4_q[8]_write_address, JB4_q[8]_read_address);


--A1L803 is rtl~868
--operation mode is normal

A1L803 = Y1L272 & JB4_q[8] & (B1L12Q # B1L22Q);


--LE1_q[8] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[8]
LE1_q[8]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
LE1_q[8]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
LE1_q[8] = MEMORY_SEGMENT(, , , , , , , , , LE1_q[8]_write_address, LE1_q[8]_read_address);


--A1L582 is rtl~372
--operation mode is normal

A1L582 = LE1_q[8] & !B1L12Q & !B1L22Q;


--JB1_q[8] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8]
JB1_q[8]_data_in = C1L9;
JB1_q[8]_write_enable = A1L622;
JB1_q[8]_clock_0 = GLOBAL(HE1_outclock1);
JB1_q[8]_clock_1 = GLOBAL(HE1_outclock1);
JB1_q[8]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[8]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[8] = MEMORY_SEGMENT(JB1_q[8]_data_in, JB1_q[8]_write_enable, JB1_q[8]_clock_0, JB1_q[8]_clock_1, , , , , VCC, JB1_q[8]_write_address, JB1_q[8]_read_address);


--Y1_command_2_local[8] is slaveregister:slaveregister_inst|command_2_local[8]
--operation mode is normal

Y1_command_2_local[8]_lut_out = NE1_MASTERHWDATA[8];
Y1_command_2_local[8] = DFFE(Y1_command_2_local[8]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L331);


--A1L323 is rtl~1227
--operation mode is normal

A1L323 = !B1L21Q & (B1L8Q & COINC_DOWN_A # !B1L8Q & Y1_command_2_local[8]);


--Y1_command_3_local[8] is slaveregister:slaveregister_inst|command_3_local[8]
--operation mode is normal

Y1_command_3_local[8]_lut_out = NE1_MASTERHWDATA[8];
Y1_command_3_local[8] = DFFE(Y1_command_3_local[8]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L441);


--A1L442 is rtl~141
--operation mode is normal

A1L442 = Y1_command_3_local[8] & !B1L8Q & !B1L21Q;


--H1L14Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[40]~reg0
--operation mode is normal

H1L14Q_lut_out = GB63_sload_path[40];
H1L14Q = DFFE(H1L14Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--H1L9Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[8]~reg0
--operation mode is normal

H1L9Q_lut_out = GB63_sload_path[8];
H1L9Q = DFFE(H1L9Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--Y1_command_1_local[8] is slaveregister:slaveregister_inst|command_1_local[8]
--operation mode is normal

Y1_command_1_local[8]_lut_out = NE1_MASTERHWDATA[8];
Y1_command_1_local[8] = DFFE(Y1_command_1_local[8]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L37);


--Y1L274 is slaveregister:slaveregister_inst|Mux_414_rtl_438_rtl_690~4
--operation mode is normal

Y1L274 = H1L9Q & (Y1_command_1_local[8] # B1L21Q) # !H1L9Q & Y1_command_1_local[8] & !B1L21Q;


--Y1L374 is slaveregister:slaveregister_inst|Mux_414_rtl_438_rtl_690~9
--operation mode is normal

Y1L374 = B1L8Q & H1L14Q & B1L21Q # !B1L8Q & Y1L274;


--Y1L074 is slaveregister:slaveregister_inst|Mux_414_rtl_438_rtl_689~0
--operation mode is normal

Y1L074 = B1L11Q & (B1L01Q # A1L442) # !B1L11Q & !B1L01Q & Y1L374;


--A1L062 is rtl~157
--operation mode is normal

A1L062 = B1L21Q & Y1_rx_dpr_radr_local[8];


--Y1L174 is slaveregister:slaveregister_inst|Mux_414_rtl_438_rtl_689~1
--operation mode is normal

Y1L174 = Y1L074 & (A1L062 # !B1L01Q) # !Y1L074 & A1L323 & B1L01Q;


--P1L97Q is hit_counter:inst_hit_counter|multiSPEcnt[8]~reg0
--operation mode is normal

P1L97Q_lut_out = GB03_sload_path[8];
P1L97Q = DFFE(P1L97Q_lut_out, GLOBAL(HE1_outclock0), , , P1L201);


--DB2L3Q is atwd:atwd1|atwd_trigger:inst_atwd_trigger|done~reg0
--operation mode is normal

DB2L3Q_lut_out = !BB2L821Q & (DB2L11 # !G1L8 & !DB2_enable_disc_sig);
DB2L3Q = DFFE(DB2L3Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--Y1L664 is slaveregister:slaveregister_inst|Mux_414_rtl_437_rtl_686~0
--operation mode is normal

Y1L664 = B1L21Q & (B1L01Q # GB63_sload_path[40]) # !B1L21Q & !B1L01Q & DB2L3Q;


--H1L09Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[40]~reg0
--operation mode is normal

H1L09Q_lut_out = GB63_sload_path[40];
H1L09Q = DFFE(H1L09Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--Y1L764 is slaveregister:slaveregister_inst|Mux_414_rtl_437_rtl_686~1
--operation mode is normal

Y1L764 = Y1L664 & (H1L09Q # !B1L01Q) # !Y1L664 & P1L97Q & B1L01Q;


--Y1_com_ctrl_local[8] is slaveregister:slaveregister_inst|com_ctrl_local[8]
--operation mode is normal

Y1_com_ctrl_local[8]_lut_out = NE1_MASTERHWDATA[8];
Y1_com_ctrl_local[8] = DFFE(Y1_com_ctrl_local[8]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L6);


--Y1_command_4_local[8] is slaveregister:slaveregister_inst|command_4_local[8]
--operation mode is normal

Y1_command_4_local[8]_lut_out = NE1_MASTERHWDATA[8];
Y1_command_4_local[8] = DFFE(Y1_command_4_local[8]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L181);


--Q1L001Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[8]~reg0
--operation mode is normal

Q1L001Q_lut_out = GB33_sload_path[8];
Q1L001Q = DFFE(Q1L001Q_lut_out, GLOBAL(HE1_outclock0), , , Q1L87);


--Y1L864 is slaveregister:slaveregister_inst|Mux_414_rtl_437_rtl_687~0
--operation mode is normal

Y1L864 = B1L21Q & (B1L01Q # Y1_command_4_local[8]) # !B1L21Q & !B1L01Q & Q1L001Q;


--Y1_tx_dpr_wadr_local[8] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[8]
--operation mode is normal

Y1_tx_dpr_wadr_local[8]_lut_out = NE1_MASTERHWDATA[8];
Y1_tx_dpr_wadr_local[8] = DFFE(Y1_tx_dpr_wadr_local[8]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L476);


--Y1L964 is slaveregister:slaveregister_inst|Mux_414_rtl_437_rtl_687~1
--operation mode is normal

Y1L964 = Y1L864 & (Y1_tx_dpr_wadr_local[8] # !B1L01Q) # !Y1L864 & Y1_com_ctrl_local[8] & B1L01Q;


--P1L99Q is hit_counter:inst_hit_counter|oneSPEcnt[8]~reg0
--operation mode is normal

P1L99Q_lut_out = GB13_sload_path[8];
P1L99Q = DFFE(P1L99Q_lut_out, GLOBAL(HE1_outclock0), , , P1L201);


--Y1_command_0_local[8] is slaveregister:slaveregister_inst|command_0_local[8]
--operation mode is normal

Y1_command_0_local[8]_lut_out = NE1_MASTERHWDATA[8];
Y1_command_0_local[8] = DFFE(Y1_command_0_local[8]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L96);


--Y1L464 is slaveregister:slaveregister_inst|Mux_414_rtl_437_rtl_685~0
--operation mode is normal

Y1L464 = B1L21Q & (B1L01Q # GB63_sload_path[8]) # !B1L21Q & !B1L01Q & Y1_command_0_local[8];


--H1L85Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[8]~reg0
--operation mode is normal

H1L85Q_lut_out = GB63_sload_path[8];
H1L85Q = DFFE(H1L85Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--Y1L564 is slaveregister:slaveregister_inst|Mux_414_rtl_437_rtl_685~1
--operation mode is normal

Y1L564 = Y1L464 & (H1L85Q # !B1L01Q) # !Y1L464 & P1L99Q & B1L01Q;


--Y1L264 is slaveregister:slaveregister_inst|Mux_414_rtl_437_rtl_684~0
--operation mode is normal

Y1L264 = B1L11Q & (B1L8Q # Y1L964) # !B1L11Q & !B1L8Q & Y1L564;


--LB1_inst16[8] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst16[8]
--operation mode is normal

LB1_inst16[8]_lut_out = GB32_q[8];
LB1_inst16[8] = DFFE(LB1_inst16[8]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst50);


--Q1L08Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[8]~reg0
--operation mode is normal

Q1L08Q_lut_out = GB23_sload_path[8];
Q1L08Q = DFFE(Q1L08Q_lut_out, GLOBAL(HE1_outclock0), , , Q1L87);


--A1L073 is rtl~1765
--operation mode is normal

A1L073 = B1L01Q & LB1_inst16[8] & B1L21Q # !B1L01Q & !B1L21Q & Q1L08Q;


--Y1L364 is slaveregister:slaveregister_inst|Mux_414_rtl_437_rtl_684~1
--operation mode is normal

Y1L364 = Y1L264 & (A1L073 # !B1L8Q) # !Y1L264 & Y1L764 & B1L8Q;


--A1L482 is rtl~367
--operation mode is normal

A1L482 = Y1L174 & (Y1L364 # B1L9Q) # !Y1L174 & Y1L364 & !B1L9Q;


--Y1L685 is slaveregister:slaveregister_inst|Mux_779_rtl_486_rtl_805~0
--operation mode is normal

Y1L685 = B1L71Q & (B1L91Q # A1L482) # !B1L71Q & !B1L91Q & LE1_q[8];


--JB2_q[8] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8]
JB2_q[8]_data_in = C2L9;
JB2_q[8]_write_enable = A1L722;
JB2_q[8]_clock_0 = GLOBAL(HE1_outclock1);
JB2_q[8]_clock_1 = GLOBAL(HE1_outclock1);
JB2_q[8]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[8]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[8] = MEMORY_SEGMENT(JB2_q[8]_data_in, JB2_q[8]_write_enable, JB2_q[8]_clock_0, JB2_q[8]_clock_1, , , , , VCC, JB2_q[8]_write_address, JB2_q[8]_read_address);


--Y1L785 is slaveregister:slaveregister_inst|Mux_779_rtl_486_rtl_805~1
--operation mode is normal

Y1L785 = Y1L685 & (JB2_q[8] # !B1L91Q) # !Y1L685 & JB1_q[8] & B1L91Q;


--JB4_q[9] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9]
JB4_q[9]_data_in = N1L01;
JB4_q[9]_write_enable = A1L522;
JB4_q[9]_clock_0 = GLOBAL(HE1_outclock1);
JB4_q[9]_clock_1 = GLOBAL(HE1_outclock1);
JB4_q[9]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB4_q[9]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB4_q[9] = MEMORY_SEGMENT(JB4_q[9]_data_in, JB4_q[9]_write_enable, JB4_q[9]_clock_0, JB4_q[9]_clock_1, , , , , VCC, JB4_q[9]_write_address, JB4_q[9]_read_address);


--A1L903 is rtl~880
--operation mode is normal

A1L903 = Y1L272 & JB4_q[9] & (B1L12Q # B1L22Q);


--LE1_q[9] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[9]
LE1_q[9]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
LE1_q[9]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
LE1_q[9] = MEMORY_SEGMENT(, , , , , , , , , LE1_q[9]_write_address, LE1_q[9]_read_address);


--A1L782 is rtl~387
--operation mode is normal

A1L782 = LE1_q[9] & !B1L12Q & !B1L22Q;


--Y1_command_2_local[9] is slaveregister:slaveregister_inst|command_2_local[9]
--operation mode is normal

Y1_command_2_local[9]_lut_out = NE1_MASTERHWDATA[9];
Y1_command_2_local[9] = DFFE(Y1_command_2_local[9]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L331);


--A1L423 is rtl~1241
--operation mode is normal

A1L423 = !B1L21Q & (B1L8Q & COINC_DOWN_ABAR # !B1L8Q & Y1_command_2_local[9]);


--Y1_command_3_local[9] is slaveregister:slaveregister_inst|command_3_local[9]
--operation mode is normal

Y1_command_3_local[9]_lut_out = NE1_MASTERHWDATA[9];
Y1_command_3_local[9] = DFFE(Y1_command_3_local[9]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L441);


--A1L542 is rtl~142
--operation mode is normal

A1L542 = Y1_command_3_local[9] & !B1L8Q & !B1L21Q;


--H1L24Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[41]~reg0
--operation mode is normal

H1L24Q_lut_out = GB63_sload_path[41];
H1L24Q = DFFE(H1L24Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--H1L01Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[9]~reg0
--operation mode is normal

H1L01Q_lut_out = GB63_sload_path[9];
H1L01Q = DFFE(H1L01Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--Y1_command_1_local[9] is slaveregister:slaveregister_inst|command_1_local[9]
--operation mode is normal

Y1_command_1_local[9]_lut_out = NE1_MASTERHWDATA[9];
Y1_command_1_local[9] = DFFE(Y1_command_1_local[9]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L37);


--Y1L064 is slaveregister:slaveregister_inst|Mux_413_rtl_441_rtl_700~4
--operation mode is normal

Y1L064 = H1L01Q & (Y1_command_1_local[9] # B1L21Q) # !H1L01Q & Y1_command_1_local[9] & !B1L21Q;


--Y1L164 is slaveregister:slaveregister_inst|Mux_413_rtl_441_rtl_700~9
--operation mode is normal

Y1L164 = B1L8Q & H1L24Q & B1L21Q # !B1L8Q & Y1L064;


--Y1L854 is slaveregister:slaveregister_inst|Mux_413_rtl_441_rtl_699~0
--operation mode is normal

Y1L854 = B1L11Q & (B1L01Q # A1L542) # !B1L11Q & !B1L01Q & Y1L164;


--A1L162 is rtl~158
--operation mode is normal

A1L162 = B1L21Q & Y1_rx_dpr_radr_local[9];


--Y1L954 is slaveregister:slaveregister_inst|Mux_413_rtl_441_rtl_699~1
--operation mode is normal

Y1L954 = Y1L854 & (A1L162 # !B1L01Q) # !Y1L854 & A1L423 & B1L01Q;


--Q1L18Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[9]~reg0
--operation mode is normal

Q1L18Q_lut_out = GB23_sload_path[9];
Q1L18Q = DFFE(Q1L18Q_lut_out, GLOBAL(HE1_outclock0), , , Q1L87);


--A1L523 is rtl~1248
--operation mode is normal

A1L523 = B1L21Q & GB63_sload_path[41] & !B1L11Q # !B1L21Q & Q1L18Q & B1L11Q;


--Y1_com_ctrl_local[9] is slaveregister:slaveregister_inst|com_ctrl_local[9]
--operation mode is normal

Y1_com_ctrl_local[9]_lut_out = !NE1_MASTERHWDATA[9];
Y1_com_ctrl_local[9] = DFFE(Y1_com_ctrl_local[9]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L6);


--H1L95Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[9]~reg0
--operation mode is normal

H1L95Q_lut_out = GB63_sload_path[9];
H1L95Q = DFFE(H1L95Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--P1L001Q is hit_counter:inst_hit_counter|oneSPEcnt[9]~reg0
--operation mode is normal

P1L001Q_lut_out = GB13_sload_path[9];
P1L001Q = DFFE(P1L001Q_lut_out, GLOBAL(HE1_outclock0), , , P1L201);


--Y1L454 is slaveregister:slaveregister_inst|Mux_413_rtl_440_rtl_696~0
--operation mode is normal

Y1L454 = B1L21Q & (B1L11Q # H1L95Q) # !B1L21Q & !B1L11Q & P1L001Q;


--Y1_tx_dpr_wadr_local[9] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[9]
--operation mode is normal

Y1_tx_dpr_wadr_local[9]_lut_out = NE1_MASTERHWDATA[9];
Y1_tx_dpr_wadr_local[9] = DFFE(Y1_tx_dpr_wadr_local[9]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L476);


--Y1L554 is slaveregister:slaveregister_inst|Mux_413_rtl_440_rtl_696~1
--operation mode is normal

Y1L554 = Y1L454 & (Y1_tx_dpr_wadr_local[9] # !B1L11Q) # !Y1L454 & !Y1_com_ctrl_local[9] & B1L11Q;


--Q1L101Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[9]~reg0
--operation mode is normal

Q1L101Q_lut_out = GB33_sload_path[9];
Q1L101Q = DFFE(Q1L101Q_lut_out, GLOBAL(HE1_outclock0), , , Q1L87);


--Y1_command_0_local[9] is slaveregister:slaveregister_inst|command_0_local[9]
--operation mode is normal

Y1_command_0_local[9]_lut_out = NE1_MASTERHWDATA[9];
Y1_command_0_local[9] = DFFE(Y1_command_0_local[9]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L96);


--Y1L254 is slaveregister:slaveregister_inst|Mux_413_rtl_440_rtl_695~0
--operation mode is normal

Y1L254 = B1L21Q & (B1L11Q # GB63_sload_path[9]) # !B1L21Q & !B1L11Q & Y1_command_0_local[9];


--Y1_command_4_local[9] is slaveregister:slaveregister_inst|command_4_local[9]
--operation mode is normal

Y1_command_4_local[9]_lut_out = NE1_MASTERHWDATA[9];
Y1_command_4_local[9] = DFFE(Y1_command_4_local[9]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L181);


--Y1L354 is slaveregister:slaveregister_inst|Mux_413_rtl_440_rtl_695~1
--operation mode is normal

Y1L354 = Y1L254 & (Y1_command_4_local[9] # !B1L11Q) # !Y1L254 & Q1L101Q & B1L11Q;


--Y1L054 is slaveregister:slaveregister_inst|Mux_413_rtl_440_rtl_694~0
--operation mode is normal

Y1L054 = B1L01Q & (B1L8Q # Y1L554) # !B1L01Q & !B1L8Q & Y1L354;


--LB1_inst16[9] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst16[9]
--operation mode is normal

LB1_inst16[9]_lut_out = GB32_q[9];
LB1_inst16[9] = DFFE(LB1_inst16[9]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst50);


--H1L19Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[41]~reg0
--operation mode is normal

H1L19Q_lut_out = GB63_sload_path[41];
H1L19Q = DFFE(H1L19Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--P1L08Q is hit_counter:inst_hit_counter|multiSPEcnt[9]~reg0
--operation mode is normal

P1L08Q_lut_out = GB03_sload_path[9];
P1L08Q = DFFE(P1L08Q_lut_out, GLOBAL(HE1_outclock0), , , P1L201);


--Y1L654 is slaveregister:slaveregister_inst|Mux_413_rtl_440_rtl_698~4
--operation mode is normal

Y1L654 = H1L19Q & (P1L08Q # B1L21Q) # !H1L19Q & P1L08Q & !B1L21Q;


--Y1L754 is slaveregister:slaveregister_inst|Mux_413_rtl_440_rtl_698~9
--operation mode is normal

Y1L754 = B1L11Q & LB1_inst16[9] & B1L21Q # !B1L11Q & Y1L654;


--Y1L154 is slaveregister:slaveregister_inst|Mux_413_rtl_440_rtl_694~1
--operation mode is normal

Y1L154 = Y1L054 & (Y1L754 # !B1L8Q) # !Y1L054 & A1L523 & B1L8Q;


--A1L682 is rtl~382
--operation mode is normal

A1L682 = Y1L954 & (Y1L154 # B1L9Q) # !Y1L954 & Y1L154 & !B1L9Q;


--JB1_q[9] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9]
JB1_q[9]_data_in = C1L01;
JB1_q[9]_write_enable = A1L622;
JB1_q[9]_clock_0 = GLOBAL(HE1_outclock1);
JB1_q[9]_clock_1 = GLOBAL(HE1_outclock1);
JB1_q[9]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[9]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[9] = MEMORY_SEGMENT(JB1_q[9]_data_in, JB1_q[9]_write_enable, JB1_q[9]_clock_0, JB1_q[9]_clock_1, , , , , VCC, JB1_q[9]_write_address, JB1_q[9]_read_address);


--Y1L485 is slaveregister:slaveregister_inst|Mux_778_rtl_489_rtl_808~0
--operation mode is normal

Y1L485 = B1L91Q & (B1L71Q # JB1_q[9]) # !B1L91Q & !B1L71Q & LE1_q[9];


--JB2_q[9] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9]
JB2_q[9]_data_in = C2L01;
JB2_q[9]_write_enable = A1L722;
JB2_q[9]_clock_0 = GLOBAL(HE1_outclock1);
JB2_q[9]_clock_1 = GLOBAL(HE1_outclock1);
JB2_q[9]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[9]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[9] = MEMORY_SEGMENT(JB2_q[9]_data_in, JB2_q[9]_write_enable, JB2_q[9]_clock_0, JB2_q[9]_clock_1, , , , , VCC, JB2_q[9]_write_address, JB2_q[9]_read_address);


--Y1L585 is slaveregister:slaveregister_inst|Mux_778_rtl_489_rtl_808~1
--operation mode is normal

Y1L585 = Y1L485 & (JB2_q[9] # !B1L71Q) # !Y1L485 & A1L682 & B1L71Q;


--JB4_q[10] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10]
JB4_q[10]_data_in = N1L11;
JB4_q[10]_write_enable = A1L522;
JB4_q[10]_clock_0 = GLOBAL(HE1_outclock1);
JB4_q[10]_clock_1 = GLOBAL(HE1_outclock1);
JB4_q[10]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB4_q[10]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB4_q[10] = MEMORY_SEGMENT(JB4_q[10]_data_in, JB4_q[10]_write_enable, JB4_q[10]_clock_0, JB4_q[10]_clock_1, , , , , VCC, JB4_q[10]_write_address, JB4_q[10]_read_address);


--A1L013 is rtl~892
--operation mode is normal

A1L013 = Y1L272 & JB4_q[10] & (B1L12Q # B1L22Q);


--LE1_q[10] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[10]
LE1_q[10]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
LE1_q[10]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
LE1_q[10] = MEMORY_SEGMENT(, , , , , , , , , LE1_q[10]_write_address, LE1_q[10]_read_address);


--A1L982 is rtl~402
--operation mode is normal

A1L982 = LE1_q[10] & !B1L12Q & !B1L22Q;


--JB1_q[10] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10]
JB1_q[10]_data_in = C1L11;
JB1_q[10]_write_enable = A1L622;
JB1_q[10]_clock_0 = GLOBAL(HE1_outclock1);
JB1_q[10]_clock_1 = GLOBAL(HE1_outclock1);
JB1_q[10]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[10]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[10] = MEMORY_SEGMENT(JB1_q[10]_data_in, JB1_q[10]_write_enable, JB1_q[10]_clock_0, JB1_q[10]_clock_1, , , , , VCC, JB1_q[10]_write_address, JB1_q[10]_read_address);


--Y1_command_2_local[10] is slaveregister:slaveregister_inst|command_2_local[10]
--operation mode is normal

Y1_command_2_local[10]_lut_out = NE1_MASTERHWDATA[10];
Y1_command_2_local[10] = DFFE(Y1_command_2_local[10]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L331);


--A1L623 is rtl~1255
--operation mode is normal

A1L623 = !B1L21Q & (B1L8Q & COINC_DOWN_B # !B1L8Q & Y1_command_2_local[10]);


--Y1_command_3_local[10] is slaveregister:slaveregister_inst|command_3_local[10]
--operation mode is normal

Y1_command_3_local[10]_lut_out = NE1_MASTERHWDATA[10];
Y1_command_3_local[10] = DFFE(Y1_command_3_local[10]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L441);


--A1L642 is rtl~143
--operation mode is normal

A1L642 = Y1_command_3_local[10] & !B1L8Q & !B1L21Q;


--H1L34Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[42]~reg0
--operation mode is normal

H1L34Q_lut_out = GB63_sload_path[42];
H1L34Q = DFFE(H1L34Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--H1L11Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[10]~reg0
--operation mode is normal

H1L11Q_lut_out = GB63_sload_path[10];
H1L11Q = DFFE(H1L11Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--Y1_command_1_local[10] is slaveregister:slaveregister_inst|command_1_local[10]
--operation mode is normal

Y1_command_1_local[10]_lut_out = NE1_MASTERHWDATA[10];
Y1_command_1_local[10] = DFFE(Y1_command_1_local[10]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L37);


--Y1L844 is slaveregister:slaveregister_inst|Mux_412_rtl_444_rtl_710~4
--operation mode is normal

Y1L844 = H1L11Q & (Y1_command_1_local[10] # B1L21Q) # !H1L11Q & Y1_command_1_local[10] & !B1L21Q;


--Y1L944 is slaveregister:slaveregister_inst|Mux_412_rtl_444_rtl_710~9
--operation mode is normal

Y1L944 = B1L8Q & H1L34Q & B1L21Q # !B1L8Q & Y1L844;


--Y1L644 is slaveregister:slaveregister_inst|Mux_412_rtl_444_rtl_709~0
--operation mode is normal

Y1L644 = B1L11Q & (B1L01Q # A1L642) # !B1L11Q & !B1L01Q & Y1L944;


--A1L262 is rtl~159
--operation mode is normal

A1L262 = B1L21Q & Y1_rx_dpr_radr_local[10];


--Y1L744 is slaveregister:slaveregister_inst|Mux_412_rtl_444_rtl_709~1
--operation mode is normal

Y1L744 = Y1L644 & (A1L262 # !B1L01Q) # !Y1L644 & A1L623 & B1L01Q;


--Q1L28Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[10]~reg0
--operation mode is normal

Q1L28Q_lut_out = GB23_sload_path[10];
Q1L28Q = DFFE(Q1L28Q_lut_out, GLOBAL(HE1_outclock0), , , Q1L87);


--A1L723 is rtl~1262
--operation mode is normal

A1L723 = B1L21Q & GB63_sload_path[42] & !B1L11Q # !B1L21Q & Q1L28Q & B1L11Q;


--Y1_com_ctrl_local[10] is slaveregister:slaveregister_inst|com_ctrl_local[10]
--operation mode is normal

Y1_com_ctrl_local[10]_lut_out = !NE1_MASTERHWDATA[10];
Y1_com_ctrl_local[10] = DFFE(Y1_com_ctrl_local[10]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L6);


--H1L06Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[10]~reg0
--operation mode is normal

H1L06Q_lut_out = GB63_sload_path[10];
H1L06Q = DFFE(H1L06Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--P1L101Q is hit_counter:inst_hit_counter|oneSPEcnt[10]~reg0
--operation mode is normal

P1L101Q_lut_out = GB13_sload_path[10];
P1L101Q = DFFE(P1L101Q_lut_out, GLOBAL(HE1_outclock0), , , P1L201);


--Y1L244 is slaveregister:slaveregister_inst|Mux_412_rtl_443_rtl_706~0
--operation mode is normal

Y1L244 = B1L21Q & (B1L11Q # H1L06Q) # !B1L21Q & !B1L11Q & P1L101Q;


--Y1_tx_dpr_wadr_local[10] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[10]
--operation mode is normal

Y1_tx_dpr_wadr_local[10]_lut_out = NE1_MASTERHWDATA[10];
Y1_tx_dpr_wadr_local[10] = DFFE(Y1_tx_dpr_wadr_local[10]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L476);


--Y1L344 is slaveregister:slaveregister_inst|Mux_412_rtl_443_rtl_706~1
--operation mode is normal

Y1L344 = Y1L244 & (Y1_tx_dpr_wadr_local[10] # !B1L11Q) # !Y1L244 & !Y1_com_ctrl_local[10] & B1L11Q;


--Q1L201Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[10]~reg0
--operation mode is normal

Q1L201Q_lut_out = GB33_sload_path[10];
Q1L201Q = DFFE(Q1L201Q_lut_out, GLOBAL(HE1_outclock0), , , Q1L87);


--Y1_command_0_local[10] is slaveregister:slaveregister_inst|command_0_local[10]
--operation mode is normal

Y1_command_0_local[10]_lut_out = NE1_MASTERHWDATA[10];
Y1_command_0_local[10] = DFFE(Y1_command_0_local[10]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L96);


--Y1L044 is slaveregister:slaveregister_inst|Mux_412_rtl_443_rtl_705~0
--operation mode is normal

Y1L044 = B1L21Q & (B1L11Q # GB63_sload_path[10]) # !B1L21Q & !B1L11Q & Y1_command_0_local[10];


--Y1_command_4_local[10] is slaveregister:slaveregister_inst|command_4_local[10]
--operation mode is normal

Y1_command_4_local[10]_lut_out = NE1_MASTERHWDATA[10];
Y1_command_4_local[10] = DFFE(Y1_command_4_local[10]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L181);


--Y1L144 is slaveregister:slaveregister_inst|Mux_412_rtl_443_rtl_705~1
--operation mode is normal

Y1L144 = Y1L044 & (Y1_command_4_local[10] # !B1L11Q) # !Y1L044 & Q1L201Q & B1L11Q;


--Y1L834 is slaveregister:slaveregister_inst|Mux_412_rtl_443_rtl_704~0
--operation mode is normal

Y1L834 = B1L01Q & (B1L8Q # Y1L344) # !B1L01Q & !B1L8Q & Y1L144;


--LB1_inst16[10] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst16[10]
--operation mode is normal

LB1_inst16[10]_lut_out = GB32_q[10];
LB1_inst16[10] = DFFE(LB1_inst16[10]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst50);


--H1L29Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[42]~reg0
--operation mode is normal

H1L29Q_lut_out = GB63_sload_path[42];
H1L29Q = DFFE(H1L29Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--P1L18Q is hit_counter:inst_hit_counter|multiSPEcnt[10]~reg0
--operation mode is normal

P1L18Q_lut_out = GB03_sload_path[10];
P1L18Q = DFFE(P1L18Q_lut_out, GLOBAL(HE1_outclock0), , , P1L201);


--Y1L444 is slaveregister:slaveregister_inst|Mux_412_rtl_443_rtl_708~4
--operation mode is normal

Y1L444 = H1L29Q & (P1L18Q # B1L21Q) # !H1L29Q & P1L18Q & !B1L21Q;


--Y1L544 is slaveregister:slaveregister_inst|Mux_412_rtl_443_rtl_708~9
--operation mode is normal

Y1L544 = B1L11Q & LB1_inst16[10] & B1L21Q # !B1L11Q & Y1L444;


--Y1L934 is slaveregister:slaveregister_inst|Mux_412_rtl_443_rtl_704~1
--operation mode is normal

Y1L934 = Y1L834 & (Y1L544 # !B1L8Q) # !Y1L834 & A1L723 & B1L8Q;


--A1L882 is rtl~397
--operation mode is normal

A1L882 = Y1L744 & (Y1L934 # B1L9Q) # !Y1L744 & Y1L934 & !B1L9Q;


--Y1L285 is slaveregister:slaveregister_inst|Mux_777_rtl_492_rtl_811~0
--operation mode is normal

Y1L285 = B1L71Q & (B1L91Q # A1L882) # !B1L71Q & !B1L91Q & LE1_q[10];


--JB2_q[10] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10]
JB2_q[10]_data_in = C2L11;
JB2_q[10]_write_enable = A1L722;
JB2_q[10]_clock_0 = GLOBAL(HE1_outclock1);
JB2_q[10]_clock_1 = GLOBAL(HE1_outclock1);
JB2_q[10]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[10]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[10] = MEMORY_SEGMENT(JB2_q[10]_data_in, JB2_q[10]_write_enable, JB2_q[10]_clock_0, JB2_q[10]_clock_1, , , , , VCC, JB2_q[10]_write_address, JB2_q[10]_read_address);


--Y1L385 is slaveregister:slaveregister_inst|Mux_777_rtl_492_rtl_811~1
--operation mode is normal

Y1L385 = Y1L285 & (JB2_q[10] # !B1L91Q) # !Y1L285 & JB1_q[10] & B1L91Q;


--JB4_q[11] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11]
JB4_q[11]_data_in = N1L21;
JB4_q[11]_write_enable = A1L522;
JB4_q[11]_clock_0 = GLOBAL(HE1_outclock1);
JB4_q[11]_clock_1 = GLOBAL(HE1_outclock1);
JB4_q[11]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB4_q[11]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB4_q[11] = MEMORY_SEGMENT(JB4_q[11]_data_in, JB4_q[11]_write_enable, JB4_q[11]_clock_0, JB4_q[11]_clock_1, , , , , VCC, JB4_q[11]_write_address, JB4_q[11]_read_address);


--A1L113 is rtl~904
--operation mode is normal

A1L113 = Y1L272 & JB4_q[11] & (B1L12Q # B1L22Q);


--LE1_q[11] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[11]
LE1_q[11]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
LE1_q[11]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
LE1_q[11] = MEMORY_SEGMENT(, , , , , , , , , LE1_q[11]_write_address, LE1_q[11]_read_address);


--A1L192 is rtl~417
--operation mode is normal

A1L192 = LE1_q[11] & !B1L12Q & !B1L22Q;


--Y1_command_2_local[11] is slaveregister:slaveregister_inst|command_2_local[11]
--operation mode is normal

Y1_command_2_local[11]_lut_out = NE1_MASTERHWDATA[11];
Y1_command_2_local[11] = DFFE(Y1_command_2_local[11]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L331);


--A1L823 is rtl~1269
--operation mode is normal

A1L823 = !B1L21Q & (B1L8Q & COINC_DOWN_BBAR # !B1L8Q & Y1_command_2_local[11]);


--Y1_command_3_local[11] is slaveregister:slaveregister_inst|command_3_local[11]
--operation mode is normal

Y1_command_3_local[11]_lut_out = NE1_MASTERHWDATA[11];
Y1_command_3_local[11] = DFFE(Y1_command_3_local[11]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L441);


--A1L742 is rtl~144
--operation mode is normal

A1L742 = Y1_command_3_local[11] & !B1L8Q & !B1L21Q;


--H1L44Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[43]~reg0
--operation mode is normal

H1L44Q_lut_out = GB63_sload_path[43];
H1L44Q = DFFE(H1L44Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--H1L21Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[11]~reg0
--operation mode is normal

H1L21Q_lut_out = GB63_sload_path[11];
H1L21Q = DFFE(H1L21Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--Y1_command_1_local[11] is slaveregister:slaveregister_inst|command_1_local[11]
--operation mode is normal

Y1_command_1_local[11]_lut_out = NE1_MASTERHWDATA[11];
Y1_command_1_local[11] = DFFE(Y1_command_1_local[11]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L37);


--Y1L634 is slaveregister:slaveregister_inst|Mux_411_rtl_447_rtl_720~4
--operation mode is normal

Y1L634 = H1L21Q & (Y1_command_1_local[11] # B1L21Q) # !H1L21Q & Y1_command_1_local[11] & !B1L21Q;


--Y1L734 is slaveregister:slaveregister_inst|Mux_411_rtl_447_rtl_720~9
--operation mode is normal

Y1L734 = B1L8Q & H1L44Q & B1L21Q # !B1L8Q & Y1L634;


--Y1L434 is slaveregister:slaveregister_inst|Mux_411_rtl_447_rtl_719~0
--operation mode is normal

Y1L434 = B1L11Q & (B1L01Q # A1L742) # !B1L11Q & !B1L01Q & Y1L734;


--A1L362 is rtl~160
--operation mode is normal

A1L362 = B1L21Q & Y1_rx_dpr_radr_local[11];


--Y1L534 is slaveregister:slaveregister_inst|Mux_411_rtl_447_rtl_719~1
--operation mode is normal

Y1L534 = Y1L434 & (A1L362 # !B1L01Q) # !Y1L434 & A1L823 & B1L01Q;


--Q1L38Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[11]~reg0
--operation mode is normal

Q1L38Q_lut_out = GB23_sload_path[11];
Q1L38Q = DFFE(Q1L38Q_lut_out, GLOBAL(HE1_outclock0), , , Q1L87);


--A1L923 is rtl~1276
--operation mode is normal

A1L923 = B1L21Q & GB63_sload_path[43] & !B1L11Q # !B1L21Q & Q1L38Q & B1L11Q;


--Y1_com_ctrl_local[11] is slaveregister:slaveregister_inst|com_ctrl_local[11]
--operation mode is normal

Y1_com_ctrl_local[11]_lut_out = NE1_MASTERHWDATA[11];
Y1_com_ctrl_local[11] = DFFE(Y1_com_ctrl_local[11]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L6);


--H1L16Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[11]~reg0
--operation mode is normal

H1L16Q_lut_out = GB63_sload_path[11];
H1L16Q = DFFE(H1L16Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--P1L301Q is hit_counter:inst_hit_counter|oneSPEcnt[11]~reg0
--operation mode is normal

P1L301Q_lut_out = GB13_sload_path[11];
P1L301Q = DFFE(P1L301Q_lut_out, GLOBAL(HE1_outclock0), , , P1L201);


--Y1L034 is slaveregister:slaveregister_inst|Mux_411_rtl_446_rtl_716~0
--operation mode is normal

Y1L034 = B1L21Q & (B1L11Q # H1L16Q) # !B1L21Q & !B1L11Q & P1L301Q;


--Y1_tx_dpr_wadr_local[11] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[11]
--operation mode is normal

Y1_tx_dpr_wadr_local[11]_lut_out = NE1_MASTERHWDATA[11];
Y1_tx_dpr_wadr_local[11] = DFFE(Y1_tx_dpr_wadr_local[11]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L476);


--Y1L134 is slaveregister:slaveregister_inst|Mux_411_rtl_446_rtl_716~1
--operation mode is normal

Y1L134 = Y1L034 & (Y1_tx_dpr_wadr_local[11] # !B1L11Q) # !Y1L034 & Y1_com_ctrl_local[11] & B1L11Q;


--Q1L301Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[11]~reg0
--operation mode is normal

Q1L301Q_lut_out = GB33_sload_path[11];
Q1L301Q = DFFE(Q1L301Q_lut_out, GLOBAL(HE1_outclock0), , , Q1L87);


--Y1_command_0_local[11] is slaveregister:slaveregister_inst|command_0_local[11]
--operation mode is normal

Y1_command_0_local[11]_lut_out = NE1_MASTERHWDATA[11];
Y1_command_0_local[11] = DFFE(Y1_command_0_local[11]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L96);


--Y1L824 is slaveregister:slaveregister_inst|Mux_411_rtl_446_rtl_715~0
--operation mode is normal

Y1L824 = B1L21Q & (B1L11Q # GB63_sload_path[11]) # !B1L21Q & !B1L11Q & Y1_command_0_local[11];


--Y1_command_4_local[11] is slaveregister:slaveregister_inst|command_4_local[11]
--operation mode is normal

Y1_command_4_local[11]_lut_out = NE1_MASTERHWDATA[11];
Y1_command_4_local[11] = DFFE(Y1_command_4_local[11]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L181);


--Y1L924 is slaveregister:slaveregister_inst|Mux_411_rtl_446_rtl_715~1
--operation mode is normal

Y1L924 = Y1L824 & (Y1_command_4_local[11] # !B1L11Q) # !Y1L824 & Q1L301Q & B1L11Q;


--Y1L624 is slaveregister:slaveregister_inst|Mux_411_rtl_446_rtl_714~0
--operation mode is normal

Y1L624 = B1L01Q & (B1L8Q # Y1L134) # !B1L01Q & !B1L8Q & Y1L924;


--LB1_inst16[11] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst16[11]
--operation mode is normal

LB1_inst16[11]_lut_out = GB32_q[11];
LB1_inst16[11] = DFFE(LB1_inst16[11]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst50);


--H1L39Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[43]~reg0
--operation mode is normal

H1L39Q_lut_out = GB63_sload_path[43];
H1L39Q = DFFE(H1L39Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--P1L28Q is hit_counter:inst_hit_counter|multiSPEcnt[11]~reg0
--operation mode is normal

P1L28Q_lut_out = GB03_sload_path[11];
P1L28Q = DFFE(P1L28Q_lut_out, GLOBAL(HE1_outclock0), , , P1L201);


--Y1L234 is slaveregister:slaveregister_inst|Mux_411_rtl_446_rtl_718~4
--operation mode is normal

Y1L234 = H1L39Q & (P1L28Q # B1L21Q) # !H1L39Q & P1L28Q & !B1L21Q;


--Y1L334 is slaveregister:slaveregister_inst|Mux_411_rtl_446_rtl_718~9
--operation mode is normal

Y1L334 = B1L11Q & LB1_inst16[11] & B1L21Q # !B1L11Q & Y1L234;


--Y1L724 is slaveregister:slaveregister_inst|Mux_411_rtl_446_rtl_714~1
--operation mode is normal

Y1L724 = Y1L624 & (Y1L334 # !B1L8Q) # !Y1L624 & A1L923 & B1L8Q;


--A1L092 is rtl~412
--operation mode is normal

A1L092 = Y1L534 & (Y1L724 # B1L9Q) # !Y1L534 & Y1L724 & !B1L9Q;


--JB1_q[11] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11]
JB1_q[11]_data_in = C1L21;
JB1_q[11]_write_enable = A1L622;
JB1_q[11]_clock_0 = GLOBAL(HE1_outclock1);
JB1_q[11]_clock_1 = GLOBAL(HE1_outclock1);
JB1_q[11]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[11]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[11] = MEMORY_SEGMENT(JB1_q[11]_data_in, JB1_q[11]_write_enable, JB1_q[11]_clock_0, JB1_q[11]_clock_1, , , , , VCC, JB1_q[11]_write_address, JB1_q[11]_read_address);


--Y1L085 is slaveregister:slaveregister_inst|Mux_776_rtl_495_rtl_814~0
--operation mode is normal

Y1L085 = B1L91Q & (B1L71Q # JB1_q[11]) # !B1L91Q & !B1L71Q & LE1_q[11];


--JB2_q[11] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11]
JB2_q[11]_data_in = C2L21;
JB2_q[11]_write_enable = A1L722;
JB2_q[11]_clock_0 = GLOBAL(HE1_outclock1);
JB2_q[11]_clock_1 = GLOBAL(HE1_outclock1);
JB2_q[11]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[11]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[11] = MEMORY_SEGMENT(JB2_q[11]_data_in, JB2_q[11]_write_enable, JB2_q[11]_clock_0, JB2_q[11]_clock_1, , , , , VCC, JB2_q[11]_write_address, JB2_q[11]_read_address);


--Y1L185 is slaveregister:slaveregister_inst|Mux_776_rtl_495_rtl_814~1
--operation mode is normal

Y1L185 = Y1L085 & (JB2_q[11] # !B1L71Q) # !Y1L085 & A1L092 & B1L71Q;


--JB4_q[12] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12]
JB4_q[12]_data_in = N1L31;
JB4_q[12]_write_enable = A1L522;
JB4_q[12]_clock_0 = GLOBAL(HE1_outclock1);
JB4_q[12]_clock_1 = GLOBAL(HE1_outclock1);
JB4_q[12]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB4_q[12]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB4_q[12] = MEMORY_SEGMENT(JB4_q[12]_data_in, JB4_q[12]_write_enable, JB4_q[12]_clock_0, JB4_q[12]_clock_1, , , , , VCC, JB4_q[12]_write_address, JB4_q[12]_read_address);


--A1L213 is rtl~916
--operation mode is normal

A1L213 = Y1L272 & JB4_q[12] & (B1L12Q # B1L22Q);


--LE1_q[12] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[12]
LE1_q[12]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
LE1_q[12]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
LE1_q[12] = MEMORY_SEGMENT(, , , , , , , , , LE1_q[12]_write_address, LE1_q[12]_read_address);


--A1L392 is rtl~432
--operation mode is normal

A1L392 = LE1_q[12] & !B1L12Q & !B1L22Q;


--JB1_q[12] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12]
JB1_q[12]_data_in = C1L31;
JB1_q[12]_write_enable = A1L622;
JB1_q[12]_clock_0 = GLOBAL(HE1_outclock1);
JB1_q[12]_clock_1 = GLOBAL(HE1_outclock1);
JB1_q[12]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[12]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[12] = MEMORY_SEGMENT(JB1_q[12]_data_in, JB1_q[12]_write_enable, JB1_q[12]_clock_0, JB1_q[12]_clock_1, , , , , VCC, JB1_q[12]_write_address, JB1_q[12]_read_address);


--A1L033 is rtl~1283
--operation mode is normal

A1L033 = !B1L21Q & (B1L8Q & COINC_UP_A # !B1L8Q & Y1_command_2_local[12]);


--Y1_command_3_local[12] is slaveregister:slaveregister_inst|command_3_local[12]
--operation mode is normal

Y1_command_3_local[12]_lut_out = NE1_MASTERHWDATA[12];
Y1_command_3_local[12] = DFFE(Y1_command_3_local[12]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L441);


--A1L842 is rtl~145
--operation mode is normal

A1L842 = Y1_command_3_local[12] & !B1L8Q & !B1L21Q;


--H1L54Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[44]~reg0
--operation mode is normal

H1L54Q_lut_out = GB63_sload_path[44];
H1L54Q = DFFE(H1L54Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--H1L31Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[12]~reg0
--operation mode is normal

H1L31Q_lut_out = GB63_sload_path[12];
H1L31Q = DFFE(H1L31Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--Y1_command_1_local[12] is slaveregister:slaveregister_inst|command_1_local[12]
--operation mode is normal

Y1_command_1_local[12]_lut_out = !NE1_MASTERHWDATA[12];
Y1_command_1_local[12] = DFFE(Y1_command_1_local[12]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L37);


--Y1L424 is slaveregister:slaveregister_inst|Mux_410_rtl_450_rtl_730~4
--operation mode is normal

Y1L424 = H1L31Q & (B1L21Q # !Y1_command_1_local[12]) # !H1L31Q & !B1L21Q & !Y1_command_1_local[12];


--Y1L524 is slaveregister:slaveregister_inst|Mux_410_rtl_450_rtl_730~9
--operation mode is normal

Y1L524 = B1L8Q & H1L54Q & B1L21Q # !B1L8Q & Y1L424;


--Y1L224 is slaveregister:slaveregister_inst|Mux_410_rtl_450_rtl_729~0
--operation mode is normal

Y1L224 = B1L11Q & (B1L01Q # A1L842) # !B1L11Q & !B1L01Q & Y1L524;


--A1L462 is rtl~161
--operation mode is normal

A1L462 = B1L21Q & Y1_rx_dpr_radr_local[12];


--Y1L324 is slaveregister:slaveregister_inst|Mux_410_rtl_450_rtl_729~1
--operation mode is normal

Y1L324 = Y1L224 & (A1L462 # !B1L01Q) # !Y1L224 & A1L033 & B1L01Q;


--Q1L48Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[12]~reg0
--operation mode is normal

Q1L48Q_lut_out = GB23_sload_path[12];
Q1L48Q = DFFE(Q1L48Q_lut_out, GLOBAL(HE1_outclock0), , , Q1L87);


--A1L133 is rtl~1290
--operation mode is normal

A1L133 = B1L21Q & GB63_sload_path[44] & !B1L11Q # !B1L21Q & Q1L48Q & B1L11Q;


--Y1_com_ctrl_local[12] is slaveregister:slaveregister_inst|com_ctrl_local[12]
--operation mode is normal

Y1_com_ctrl_local[12]_lut_out = !NE1_MASTERHWDATA[12];
Y1_com_ctrl_local[12] = DFFE(Y1_com_ctrl_local[12]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L6);


--H1L26Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[12]~reg0
--operation mode is normal

H1L26Q_lut_out = GB63_sload_path[12];
H1L26Q = DFFE(H1L26Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--P1L401Q is hit_counter:inst_hit_counter|oneSPEcnt[12]~reg0
--operation mode is normal

P1L401Q_lut_out = GB13_sload_path[12];
P1L401Q = DFFE(P1L401Q_lut_out, GLOBAL(HE1_outclock0), , , P1L201);


--Y1L814 is slaveregister:slaveregister_inst|Mux_410_rtl_449_rtl_726~0
--operation mode is normal

Y1L814 = B1L21Q & (B1L11Q # H1L26Q) # !B1L21Q & !B1L11Q & P1L401Q;


--Y1_tx_dpr_wadr_local[12] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[12]
--operation mode is normal

Y1_tx_dpr_wadr_local[12]_lut_out = NE1_MASTERHWDATA[12];
Y1_tx_dpr_wadr_local[12] = DFFE(Y1_tx_dpr_wadr_local[12]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L476);


--Y1L914 is slaveregister:slaveregister_inst|Mux_410_rtl_449_rtl_726~1
--operation mode is normal

Y1L914 = Y1L814 & (Y1_tx_dpr_wadr_local[12] # !B1L11Q) # !Y1L814 & !Y1_com_ctrl_local[12] & B1L11Q;


--Q1L401Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[12]~reg0
--operation mode is normal

Q1L401Q_lut_out = GB33_sload_path[12];
Q1L401Q = DFFE(Q1L401Q_lut_out, GLOBAL(HE1_outclock0), , , Q1L87);


--Y1_command_0_local[12] is slaveregister:slaveregister_inst|command_0_local[12]
--operation mode is normal

Y1_command_0_local[12]_lut_out = NE1_MASTERHWDATA[12];
Y1_command_0_local[12] = DFFE(Y1_command_0_local[12]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L96);


--Y1L614 is slaveregister:slaveregister_inst|Mux_410_rtl_449_rtl_725~0
--operation mode is normal

Y1L614 = B1L21Q & (B1L11Q # GB63_sload_path[12]) # !B1L21Q & !B1L11Q & Y1_command_0_local[12];


--Y1_command_4_local[12] is slaveregister:slaveregister_inst|command_4_local[12]
--operation mode is normal

Y1_command_4_local[12]_lut_out = NE1_MASTERHWDATA[12];
Y1_command_4_local[12] = DFFE(Y1_command_4_local[12]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L181);


--Y1L714 is slaveregister:slaveregister_inst|Mux_410_rtl_449_rtl_725~1
--operation mode is normal

Y1L714 = Y1L614 & (Y1_command_4_local[12] # !B1L11Q) # !Y1L614 & Q1L401Q & B1L11Q;


--Y1L414 is slaveregister:slaveregister_inst|Mux_410_rtl_449_rtl_724~0
--operation mode is normal

Y1L414 = B1L01Q & (B1L8Q # Y1L914) # !B1L01Q & !B1L8Q & Y1L714;


--LB1_inst16[12] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst16[12]
--operation mode is normal

LB1_inst16[12]_lut_out = GB32_q[12];
LB1_inst16[12] = DFFE(LB1_inst16[12]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst50);


--H1L49Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[44]~reg0
--operation mode is normal

H1L49Q_lut_out = GB63_sload_path[44];
H1L49Q = DFFE(H1L49Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--P1L38Q is hit_counter:inst_hit_counter|multiSPEcnt[12]~reg0
--operation mode is normal

P1L38Q_lut_out = GB03_sload_path[12];
P1L38Q = DFFE(P1L38Q_lut_out, GLOBAL(HE1_outclock0), , , P1L201);


--Y1L024 is slaveregister:slaveregister_inst|Mux_410_rtl_449_rtl_728~4
--operation mode is normal

Y1L024 = H1L49Q & (P1L38Q # B1L21Q) # !H1L49Q & P1L38Q & !B1L21Q;


--Y1L124 is slaveregister:slaveregister_inst|Mux_410_rtl_449_rtl_728~9
--operation mode is normal

Y1L124 = B1L11Q & LB1_inst16[12] & B1L21Q # !B1L11Q & Y1L024;


--Y1L514 is slaveregister:slaveregister_inst|Mux_410_rtl_449_rtl_724~1
--operation mode is normal

Y1L514 = Y1L414 & (Y1L124 # !B1L8Q) # !Y1L414 & A1L133 & B1L8Q;


--A1L292 is rtl~427
--operation mode is normal

A1L292 = Y1L324 & (Y1L514 # B1L9Q) # !Y1L324 & Y1L514 & !B1L9Q;


--Y1L875 is slaveregister:slaveregister_inst|Mux_775_rtl_498_rtl_817~0
--operation mode is normal

Y1L875 = B1L71Q & (B1L91Q # A1L292) # !B1L71Q & !B1L91Q & LE1_q[12];


--JB2_q[12] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12]
JB2_q[12]_data_in = C2L31;
JB2_q[12]_write_enable = A1L722;
JB2_q[12]_clock_0 = GLOBAL(HE1_outclock1);
JB2_q[12]_clock_1 = GLOBAL(HE1_outclock1);
JB2_q[12]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[12]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[12] = MEMORY_SEGMENT(JB2_q[12]_data_in, JB2_q[12]_write_enable, JB2_q[12]_clock_0, JB2_q[12]_clock_1, , , , , VCC, JB2_q[12]_write_address, JB2_q[12]_read_address);


--Y1L975 is slaveregister:slaveregister_inst|Mux_775_rtl_498_rtl_817~1
--operation mode is normal

Y1L975 = Y1L875 & (JB2_q[12] # !B1L91Q) # !Y1L875 & JB1_q[12] & B1L91Q;


--JB4_q[13] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13]
JB4_q[13]_data_in = N1L41;
JB4_q[13]_write_enable = A1L522;
JB4_q[13]_clock_0 = GLOBAL(HE1_outclock1);
JB4_q[13]_clock_1 = GLOBAL(HE1_outclock1);
JB4_q[13]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB4_q[13]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB4_q[13] = MEMORY_SEGMENT(JB4_q[13]_data_in, JB4_q[13]_write_enable, JB4_q[13]_clock_0, JB4_q[13]_clock_1, , , , , VCC, JB4_q[13]_write_address, JB4_q[13]_read_address);


--A1L313 is rtl~928
--operation mode is normal

A1L313 = Y1L272 & JB4_q[13] & (B1L12Q # B1L22Q);


--LE1_q[13] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[13]
LE1_q[13]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
LE1_q[13]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
LE1_q[13] = MEMORY_SEGMENT(, , , , , , , , , LE1_q[13]_write_address, LE1_q[13]_read_address);


--A1L592 is rtl~447
--operation mode is normal

A1L592 = LE1_q[13] & !B1L12Q & !B1L22Q;


--A1L233 is rtl~1297
--operation mode is normal

A1L233 = !B1L21Q & (B1L8Q & COINC_UP_ABAR # !B1L8Q & Y1_command_2_local[13]);


--Y1_command_3_local[13] is slaveregister:slaveregister_inst|command_3_local[13]
--operation mode is normal

Y1_command_3_local[13]_lut_out = NE1_MASTERHWDATA[13];
Y1_command_3_local[13] = DFFE(Y1_command_3_local[13]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L441);


--A1L942 is rtl~146
--operation mode is normal

A1L942 = Y1_command_3_local[13] & !B1L8Q & !B1L21Q;


--H1L64Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[45]~reg0
--operation mode is normal

H1L64Q_lut_out = GB63_sload_path[45];
H1L64Q = DFFE(H1L64Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--H1L41Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[13]~reg0
--operation mode is normal

H1L41Q_lut_out = GB63_sload_path[13];
H1L41Q = DFFE(H1L41Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--Y1_command_1_local[13] is slaveregister:slaveregister_inst|command_1_local[13]
--operation mode is normal

Y1_command_1_local[13]_lut_out = !NE1_MASTERHWDATA[13];
Y1_command_1_local[13] = DFFE(Y1_command_1_local[13]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L37);


--Y1L214 is slaveregister:slaveregister_inst|Mux_409_rtl_453_rtl_740~4
--operation mode is normal

Y1L214 = H1L41Q & (B1L21Q # !Y1_command_1_local[13]) # !H1L41Q & !B1L21Q & !Y1_command_1_local[13];


--Y1L314 is slaveregister:slaveregister_inst|Mux_409_rtl_453_rtl_740~9
--operation mode is normal

Y1L314 = B1L8Q & H1L64Q & B1L21Q # !B1L8Q & Y1L214;


--Y1L014 is slaveregister:slaveregister_inst|Mux_409_rtl_453_rtl_739~0
--operation mode is normal

Y1L014 = B1L11Q & (B1L01Q # A1L942) # !B1L11Q & !B1L01Q & Y1L314;


--A1L562 is rtl~162
--operation mode is normal

A1L562 = B1L21Q & Y1_rx_dpr_radr_local[13];


--Y1L114 is slaveregister:slaveregister_inst|Mux_409_rtl_453_rtl_739~1
--operation mode is normal

Y1L114 = Y1L014 & (A1L562 # !B1L01Q) # !Y1L014 & A1L233 & B1L01Q;


--Q1L58Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[13]~reg0
--operation mode is normal

Q1L58Q_lut_out = GB23_sload_path[13];
Q1L58Q = DFFE(Q1L58Q_lut_out, GLOBAL(HE1_outclock0), , , Q1L87);


--A1L333 is rtl~1304
--operation mode is normal

A1L333 = B1L21Q & GB63_sload_path[45] & !B1L11Q # !B1L21Q & Q1L58Q & B1L11Q;


--Y1_com_ctrl_local[13] is slaveregister:slaveregister_inst|com_ctrl_local[13]
--operation mode is normal

Y1_com_ctrl_local[13]_lut_out = NE1_MASTERHWDATA[13];
Y1_com_ctrl_local[13] = DFFE(Y1_com_ctrl_local[13]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L6);


--H1L36Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[13]~reg0
--operation mode is normal

H1L36Q_lut_out = GB63_sload_path[13];
H1L36Q = DFFE(H1L36Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--P1L501Q is hit_counter:inst_hit_counter|oneSPEcnt[13]~reg0
--operation mode is normal

P1L501Q_lut_out = GB13_sload_path[13];
P1L501Q = DFFE(P1L501Q_lut_out, GLOBAL(HE1_outclock0), , , P1L201);


--Y1L604 is slaveregister:slaveregister_inst|Mux_409_rtl_452_rtl_736~0
--operation mode is normal

Y1L604 = B1L21Q & (B1L11Q # H1L36Q) # !B1L21Q & !B1L11Q & P1L501Q;


--Y1_tx_dpr_wadr_local[13] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[13]
--operation mode is normal

Y1_tx_dpr_wadr_local[13]_lut_out = NE1_MASTERHWDATA[13];
Y1_tx_dpr_wadr_local[13] = DFFE(Y1_tx_dpr_wadr_local[13]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L476);


--Y1L704 is slaveregister:slaveregister_inst|Mux_409_rtl_452_rtl_736~1
--operation mode is normal

Y1L704 = Y1L604 & (Y1_tx_dpr_wadr_local[13] # !B1L11Q) # !Y1L604 & Y1_com_ctrl_local[13] & B1L11Q;


--Q1L501Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[13]~reg0
--operation mode is normal

Q1L501Q_lut_out = GB33_sload_path[13];
Q1L501Q = DFFE(Q1L501Q_lut_out, GLOBAL(HE1_outclock0), , , Q1L87);


--Y1_command_0_local[13] is slaveregister:slaveregister_inst|command_0_local[13]
--operation mode is normal

Y1_command_0_local[13]_lut_out = NE1_MASTERHWDATA[13];
Y1_command_0_local[13] = DFFE(Y1_command_0_local[13]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L96);


--Y1L404 is slaveregister:slaveregister_inst|Mux_409_rtl_452_rtl_735~0
--operation mode is normal

Y1L404 = B1L21Q & (B1L11Q # GB63_sload_path[13]) # !B1L21Q & !B1L11Q & Y1_command_0_local[13];


--Y1_command_4_local[13] is slaveregister:slaveregister_inst|command_4_local[13]
--operation mode is normal

Y1_command_4_local[13]_lut_out = NE1_MASTERHWDATA[13];
Y1_command_4_local[13] = DFFE(Y1_command_4_local[13]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L181);


--Y1L504 is slaveregister:slaveregister_inst|Mux_409_rtl_452_rtl_735~1
--operation mode is normal

Y1L504 = Y1L404 & (Y1_command_4_local[13] # !B1L11Q) # !Y1L404 & Q1L501Q & B1L11Q;


--Y1L204 is slaveregister:slaveregister_inst|Mux_409_rtl_452_rtl_734~0
--operation mode is normal

Y1L204 = B1L01Q & (B1L8Q # Y1L704) # !B1L01Q & !B1L8Q & Y1L504;


--LB1_inst16[13] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst16[13]
--operation mode is normal

LB1_inst16[13]_lut_out = GB32_q[13];
LB1_inst16[13] = DFFE(LB1_inst16[13]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst50);


--H1L59Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[45]~reg0
--operation mode is normal

H1L59Q_lut_out = GB63_sload_path[45];
H1L59Q = DFFE(H1L59Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--P1L48Q is hit_counter:inst_hit_counter|multiSPEcnt[13]~reg0
--operation mode is normal

P1L48Q_lut_out = GB03_sload_path[13];
P1L48Q = DFFE(P1L48Q_lut_out, GLOBAL(HE1_outclock0), , , P1L201);


--Y1L804 is slaveregister:slaveregister_inst|Mux_409_rtl_452_rtl_738~4
--operation mode is normal

Y1L804 = H1L59Q & (P1L48Q # B1L21Q) # !H1L59Q & P1L48Q & !B1L21Q;


--Y1L904 is slaveregister:slaveregister_inst|Mux_409_rtl_452_rtl_738~9
--operation mode is normal

Y1L904 = B1L11Q & LB1_inst16[13] & B1L21Q # !B1L11Q & Y1L804;


--Y1L304 is slaveregister:slaveregister_inst|Mux_409_rtl_452_rtl_734~1
--operation mode is normal

Y1L304 = Y1L204 & (Y1L904 # !B1L8Q) # !Y1L204 & A1L333 & B1L8Q;


--A1L492 is rtl~442
--operation mode is normal

A1L492 = Y1L114 & (Y1L304 # B1L9Q) # !Y1L114 & Y1L304 & !B1L9Q;


--JB1_q[13] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13]
JB1_q[13]_data_in = C1L41;
JB1_q[13]_write_enable = A1L622;
JB1_q[13]_clock_0 = GLOBAL(HE1_outclock1);
JB1_q[13]_clock_1 = GLOBAL(HE1_outclock1);
JB1_q[13]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[13]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[13] = MEMORY_SEGMENT(JB1_q[13]_data_in, JB1_q[13]_write_enable, JB1_q[13]_clock_0, JB1_q[13]_clock_1, , , , , VCC, JB1_q[13]_write_address, JB1_q[13]_read_address);


--Y1L675 is slaveregister:slaveregister_inst|Mux_774_rtl_501_rtl_820~0
--operation mode is normal

Y1L675 = B1L91Q & (B1L71Q # JB1_q[13]) # !B1L91Q & !B1L71Q & LE1_q[13];


--JB2_q[13] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13]
JB2_q[13]_data_in = C2L41;
JB2_q[13]_write_enable = A1L722;
JB2_q[13]_clock_0 = GLOBAL(HE1_outclock1);
JB2_q[13]_clock_1 = GLOBAL(HE1_outclock1);
JB2_q[13]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[13]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[13] = MEMORY_SEGMENT(JB2_q[13]_data_in, JB2_q[13]_write_enable, JB2_q[13]_clock_0, JB2_q[13]_clock_1, , , , , VCC, JB2_q[13]_write_address, JB2_q[13]_read_address);


--Y1L775 is slaveregister:slaveregister_inst|Mux_774_rtl_501_rtl_820~1
--operation mode is normal

Y1L775 = Y1L675 & (JB2_q[13] # !B1L71Q) # !Y1L675 & A1L492 & B1L71Q;


--JB4_q[14] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14]
JB4_q[14]_data_in = N1L51;
JB4_q[14]_write_enable = A1L522;
JB4_q[14]_clock_0 = GLOBAL(HE1_outclock1);
JB4_q[14]_clock_1 = GLOBAL(HE1_outclock1);
JB4_q[14]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB4_q[14]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB4_q[14] = MEMORY_SEGMENT(JB4_q[14]_data_in, JB4_q[14]_write_enable, JB4_q[14]_clock_0, JB4_q[14]_clock_1, , , , , VCC, JB4_q[14]_write_address, JB4_q[14]_read_address);


--A1L413 is rtl~940
--operation mode is normal

A1L413 = Y1L272 & JB4_q[14] & (B1L12Q # B1L22Q);


--LE1_q[14] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[14]
LE1_q[14]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
LE1_q[14]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
LE1_q[14] = MEMORY_SEGMENT(, , , , , , , , , LE1_q[14]_write_address, LE1_q[14]_read_address);


--A1L792 is rtl~462
--operation mode is normal

A1L792 = LE1_q[14] & !B1L12Q & !B1L22Q;


--JB1_q[14] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14]
JB1_q[14]_data_in = C1L51;
JB1_q[14]_write_enable = A1L622;
JB1_q[14]_clock_0 = GLOBAL(HE1_outclock1);
JB1_q[14]_clock_1 = GLOBAL(HE1_outclock1);
JB1_q[14]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[14]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[14] = MEMORY_SEGMENT(JB1_q[14]_data_in, JB1_q[14]_write_enable, JB1_q[14]_clock_0, JB1_q[14]_clock_1, , , , , VCC, JB1_q[14]_write_address, JB1_q[14]_read_address);


--A1L433 is rtl~1311
--operation mode is normal

A1L433 = !B1L21Q & (B1L8Q & COINC_UP_B # !B1L8Q & Y1_command_2_local[14]);


--Y1_command_3_local[14] is slaveregister:slaveregister_inst|command_3_local[14]
--operation mode is normal

Y1_command_3_local[14]_lut_out = NE1_MASTERHWDATA[14];
Y1_command_3_local[14] = DFFE(Y1_command_3_local[14]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L441);


--A1L052 is rtl~147
--operation mode is normal

A1L052 = Y1_command_3_local[14] & !B1L8Q & !B1L21Q;


--H1L74Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[46]~reg0
--operation mode is normal

H1L74Q_lut_out = GB63_sload_path[46];
H1L74Q = DFFE(H1L74Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--H1L51Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[14]~reg0
--operation mode is normal

H1L51Q_lut_out = GB63_sload_path[14];
H1L51Q = DFFE(H1L51Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--Y1_command_1_local[14] is slaveregister:slaveregister_inst|command_1_local[14]
--operation mode is normal

Y1_command_1_local[14]_lut_out = !NE1_MASTERHWDATA[14];
Y1_command_1_local[14] = DFFE(Y1_command_1_local[14]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L37);


--Y1L004 is slaveregister:slaveregister_inst|Mux_408_rtl_456_rtl_750~4
--operation mode is normal

Y1L004 = H1L51Q & (B1L21Q # !Y1_command_1_local[14]) # !H1L51Q & !B1L21Q & !Y1_command_1_local[14];


--Y1L104 is slaveregister:slaveregister_inst|Mux_408_rtl_456_rtl_750~9
--operation mode is normal

Y1L104 = B1L8Q & H1L74Q & B1L21Q # !B1L8Q & Y1L004;


--Y1L893 is slaveregister:slaveregister_inst|Mux_408_rtl_456_rtl_749~0
--operation mode is normal

Y1L893 = B1L11Q & (B1L01Q # A1L052) # !B1L11Q & !B1L01Q & Y1L104;


--Y1_rx_dpr_radr_local[14] is slaveregister:slaveregister_inst|rx_dpr_radr_local[14]
--operation mode is normal

Y1_rx_dpr_radr_local[14]_lut_out = NE1_MASTERHWDATA[14];
Y1_rx_dpr_radr_local[14] = DFFE(Y1_rx_dpr_radr_local[14]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L936);


--A1L662 is rtl~163
--operation mode is normal

A1L662 = Y1_rx_dpr_radr_local[14] & B1L21Q;


--Y1L993 is slaveregister:slaveregister_inst|Mux_408_rtl_456_rtl_749~1
--operation mode is normal

Y1L993 = Y1L893 & (A1L662 # !B1L01Q) # !Y1L893 & A1L433 & B1L01Q;


--Q1L68Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[14]~reg0
--operation mode is normal

Q1L68Q_lut_out = GB23_sload_path[14];
Q1L68Q = DFFE(Q1L68Q_lut_out, GLOBAL(HE1_outclock0), , , Q1L87);


--A1L533 is rtl~1318
--operation mode is normal

A1L533 = B1L21Q & GB63_sload_path[46] & !B1L11Q # !B1L21Q & Q1L68Q & B1L11Q;


--Y1_com_ctrl_local[14] is slaveregister:slaveregister_inst|com_ctrl_local[14]
--operation mode is normal

Y1_com_ctrl_local[14]_lut_out = NE1_MASTERHWDATA[14];
Y1_com_ctrl_local[14] = DFFE(Y1_com_ctrl_local[14]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L6);


--H1L46Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[14]~reg0
--operation mode is normal

H1L46Q_lut_out = GB63_sload_path[14];
H1L46Q = DFFE(H1L46Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--P1L601Q is hit_counter:inst_hit_counter|oneSPEcnt[14]~reg0
--operation mode is normal

P1L601Q_lut_out = GB13_sload_path[14];
P1L601Q = DFFE(P1L601Q_lut_out, GLOBAL(HE1_outclock0), , , P1L201);


--Y1L493 is slaveregister:slaveregister_inst|Mux_408_rtl_455_rtl_746~0
--operation mode is normal

Y1L493 = B1L21Q & (B1L11Q # H1L46Q) # !B1L21Q & !B1L11Q & P1L601Q;


--Y1_tx_dpr_wadr_local[14] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[14]
--operation mode is normal

Y1_tx_dpr_wadr_local[14]_lut_out = NE1_MASTERHWDATA[14];
Y1_tx_dpr_wadr_local[14] = DFFE(Y1_tx_dpr_wadr_local[14]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L476);


--Y1L593 is slaveregister:slaveregister_inst|Mux_408_rtl_455_rtl_746~1
--operation mode is normal

Y1L593 = Y1L493 & (Y1_tx_dpr_wadr_local[14] # !B1L11Q) # !Y1L493 & Y1_com_ctrl_local[14] & B1L11Q;


--Q1L601Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[14]~reg0
--operation mode is normal

Q1L601Q_lut_out = GB33_sload_path[14];
Q1L601Q = DFFE(Q1L601Q_lut_out, GLOBAL(HE1_outclock0), , , Q1L87);


--Y1_command_0_local[14] is slaveregister:slaveregister_inst|command_0_local[14]
--operation mode is normal

Y1_command_0_local[14]_lut_out = NE1_MASTERHWDATA[14];
Y1_command_0_local[14] = DFFE(Y1_command_0_local[14]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L96);


--Y1L293 is slaveregister:slaveregister_inst|Mux_408_rtl_455_rtl_745~0
--operation mode is normal

Y1L293 = B1L21Q & (B1L11Q # GB63_sload_path[14]) # !B1L21Q & !B1L11Q & Y1_command_0_local[14];


--Y1_command_4_local[14] is slaveregister:slaveregister_inst|command_4_local[14]
--operation mode is normal

Y1_command_4_local[14]_lut_out = NE1_MASTERHWDATA[14];
Y1_command_4_local[14] = DFFE(Y1_command_4_local[14]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L181);


--Y1L393 is slaveregister:slaveregister_inst|Mux_408_rtl_455_rtl_745~1
--operation mode is normal

Y1L393 = Y1L293 & (Y1_command_4_local[14] # !B1L11Q) # !Y1L293 & Q1L601Q & B1L11Q;


--Y1L093 is slaveregister:slaveregister_inst|Mux_408_rtl_455_rtl_744~0
--operation mode is normal

Y1L093 = B1L01Q & (B1L8Q # Y1L593) # !B1L01Q & !B1L8Q & Y1L393;


--LB1_inst16[14] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst16[14]
--operation mode is normal

LB1_inst16[14]_lut_out = GB32_q[14];
LB1_inst16[14] = DFFE(LB1_inst16[14]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst50);


--H1L69Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[46]~reg0
--operation mode is normal

H1L69Q_lut_out = GB63_sload_path[46];
H1L69Q = DFFE(H1L69Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--P1L58Q is hit_counter:inst_hit_counter|multiSPEcnt[14]~reg0
--operation mode is normal

P1L58Q_lut_out = GB03_sload_path[14];
P1L58Q = DFFE(P1L58Q_lut_out, GLOBAL(HE1_outclock0), , , P1L201);


--Y1L693 is slaveregister:slaveregister_inst|Mux_408_rtl_455_rtl_748~4
--operation mode is normal

Y1L693 = H1L69Q & (P1L58Q # B1L21Q) # !H1L69Q & P1L58Q & !B1L21Q;


--Y1L793 is slaveregister:slaveregister_inst|Mux_408_rtl_455_rtl_748~9
--operation mode is normal

Y1L793 = B1L11Q & LB1_inst16[14] & B1L21Q # !B1L11Q & Y1L693;


--Y1L193 is slaveregister:slaveregister_inst|Mux_408_rtl_455_rtl_744~1
--operation mode is normal

Y1L193 = Y1L093 & (Y1L793 # !B1L8Q) # !Y1L093 & A1L533 & B1L8Q;


--A1L692 is rtl~457
--operation mode is normal

A1L692 = Y1L993 & (Y1L193 # B1L9Q) # !Y1L993 & Y1L193 & !B1L9Q;


--Y1L475 is slaveregister:slaveregister_inst|Mux_773_rtl_504_rtl_823~0
--operation mode is normal

Y1L475 = B1L71Q & (B1L91Q # A1L692) # !B1L71Q & !B1L91Q & LE1_q[14];


--JB2_q[14] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14]
JB2_q[14]_data_in = C2L51;
JB2_q[14]_write_enable = A1L722;
JB2_q[14]_clock_0 = GLOBAL(HE1_outclock1);
JB2_q[14]_clock_1 = GLOBAL(HE1_outclock1);
JB2_q[14]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[14]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[14] = MEMORY_SEGMENT(JB2_q[14]_data_in, JB2_q[14]_write_enable, JB2_q[14]_clock_0, JB2_q[14]_clock_1, , , , , VCC, JB2_q[14]_write_address, JB2_q[14]_read_address);


--Y1L575 is slaveregister:slaveregister_inst|Mux_773_rtl_504_rtl_823~1
--operation mode is normal

Y1L575 = Y1L475 & (JB2_q[14] # !B1L91Q) # !Y1L475 & JB1_q[14] & B1L91Q;


--JB4_q[15] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15]
JB4_q[15]_data_in = N1L61;
JB4_q[15]_write_enable = A1L522;
JB4_q[15]_clock_0 = GLOBAL(HE1_outclock1);
JB4_q[15]_clock_1 = GLOBAL(HE1_outclock1);
JB4_q[15]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB4_q[15]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB4_q[15] = MEMORY_SEGMENT(JB4_q[15]_data_in, JB4_q[15]_write_enable, JB4_q[15]_clock_0, JB4_q[15]_clock_1, , , , , VCC, JB4_q[15]_write_address, JB4_q[15]_read_address);


--A1L513 is rtl~952
--operation mode is normal

A1L513 = Y1L272 & JB4_q[15] & (B1L12Q # B1L22Q);


--LE1_q[15] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[15]
LE1_q[15]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
LE1_q[15]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
LE1_q[15] = MEMORY_SEGMENT(, , , , , , , , , LE1_q[15]_write_address, LE1_q[15]_read_address);


--A1L992 is rtl~477
--operation mode is normal

A1L992 = LE1_q[15] & !B1L12Q & !B1L22Q;


--A1L633 is rtl~1325
--operation mode is normal

A1L633 = !B1L21Q & (B1L8Q & COINC_UP_BBAR # !B1L8Q & Y1_command_2_local[15]);


--Y1_command_3_local[15] is slaveregister:slaveregister_inst|command_3_local[15]
--operation mode is normal

Y1_command_3_local[15]_lut_out = NE1_MASTERHWDATA[15];
Y1_command_3_local[15] = DFFE(Y1_command_3_local[15]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L441);


--A1L152 is rtl~148
--operation mode is normal

A1L152 = Y1_command_3_local[15] & !B1L8Q & !B1L21Q;


--H1L84Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[47]~reg0
--operation mode is normal

H1L84Q_lut_out = GB63_sload_path[47];
H1L84Q = DFFE(H1L84Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--H1L61Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[15]~reg0
--operation mode is normal

H1L61Q_lut_out = GB63_sload_path[15];
H1L61Q = DFFE(H1L61Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--Y1_command_1_local[15] is slaveregister:slaveregister_inst|command_1_local[15]
--operation mode is normal

Y1_command_1_local[15]_lut_out = !NE1_MASTERHWDATA[15];
Y1_command_1_local[15] = DFFE(Y1_command_1_local[15]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L37);


--Y1L883 is slaveregister:slaveregister_inst|Mux_407_rtl_459_rtl_760~4
--operation mode is normal

Y1L883 = H1L61Q & (B1L21Q # !Y1_command_1_local[15]) # !H1L61Q & !B1L21Q & !Y1_command_1_local[15];


--Y1L983 is slaveregister:slaveregister_inst|Mux_407_rtl_459_rtl_760~9
--operation mode is normal

Y1L983 = B1L8Q & H1L84Q & B1L21Q # !B1L8Q & Y1L883;


--Y1L683 is slaveregister:slaveregister_inst|Mux_407_rtl_459_rtl_759~0
--operation mode is normal

Y1L683 = B1L11Q & (B1L01Q # A1L152) # !B1L11Q & !B1L01Q & Y1L983;


--Y1_rx_dpr_radr_local[15] is slaveregister:slaveregister_inst|rx_dpr_radr_local[15]
--operation mode is normal

Y1_rx_dpr_radr_local[15]_lut_out = NE1_MASTERHWDATA[15];
Y1_rx_dpr_radr_local[15] = DFFE(Y1_rx_dpr_radr_local[15]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L936);


--A1L762 is rtl~164
--operation mode is normal

A1L762 = Y1_rx_dpr_radr_local[15] & B1L21Q;


--Y1L783 is slaveregister:slaveregister_inst|Mux_407_rtl_459_rtl_759~1
--operation mode is normal

Y1L783 = Y1L683 & (A1L762 # !B1L01Q) # !Y1L683 & A1L633 & B1L01Q;


--Q1L78Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[15]~reg0
--operation mode is normal

Q1L78Q_lut_out = GB23_sload_path[15];
Q1L78Q = DFFE(Q1L78Q_lut_out, GLOBAL(HE1_outclock0), , , Q1L87);


--A1L733 is rtl~1332
--operation mode is normal

A1L733 = B1L21Q & GB63_sload_path[47] & !B1L11Q # !B1L21Q & Q1L78Q & B1L11Q;


--Y1_com_ctrl_local[15] is slaveregister:slaveregister_inst|com_ctrl_local[15]
--operation mode is normal

Y1_com_ctrl_local[15]_lut_out = NE1_MASTERHWDATA[15];
Y1_com_ctrl_local[15] = DFFE(Y1_com_ctrl_local[15]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L6);


--H1L56Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[15]~reg0
--operation mode is normal

H1L56Q_lut_out = GB63_sload_path[15];
H1L56Q = DFFE(H1L56Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--P1L701Q is hit_counter:inst_hit_counter|oneSPEcnt[15]~reg0
--operation mode is normal

P1L701Q_lut_out = GB13_sload_path[15];
P1L701Q = DFFE(P1L701Q_lut_out, GLOBAL(HE1_outclock0), , , P1L201);


--Y1L283 is slaveregister:slaveregister_inst|Mux_407_rtl_458_rtl_756~0
--operation mode is normal

Y1L283 = B1L21Q & (B1L11Q # H1L56Q) # !B1L21Q & !B1L11Q & P1L701Q;


--Y1_tx_dpr_wadr_local[15] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[15]
--operation mode is normal

Y1_tx_dpr_wadr_local[15]_lut_out = NE1_MASTERHWDATA[15];
Y1_tx_dpr_wadr_local[15] = DFFE(Y1_tx_dpr_wadr_local[15]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L476);


--Y1L383 is slaveregister:slaveregister_inst|Mux_407_rtl_458_rtl_756~1
--operation mode is normal

Y1L383 = Y1L283 & (Y1_tx_dpr_wadr_local[15] # !B1L11Q) # !Y1L283 & Y1_com_ctrl_local[15] & B1L11Q;


--Q1L701Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[15]~reg0
--operation mode is normal

Q1L701Q_lut_out = GB33_sload_path[15];
Q1L701Q = DFFE(Q1L701Q_lut_out, GLOBAL(HE1_outclock0), , , Q1L87);


--Y1_command_0_local[15] is slaveregister:slaveregister_inst|command_0_local[15]
--operation mode is normal

Y1_command_0_local[15]_lut_out = NE1_MASTERHWDATA[15];
Y1_command_0_local[15] = DFFE(Y1_command_0_local[15]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L96);


--Y1L083 is slaveregister:slaveregister_inst|Mux_407_rtl_458_rtl_755~0
--operation mode is normal

Y1L083 = B1L21Q & (B1L11Q # GB63_sload_path[15]) # !B1L21Q & !B1L11Q & Y1_command_0_local[15];


--Y1_command_4_local[15] is slaveregister:slaveregister_inst|command_4_local[15]
--operation mode is normal

Y1_command_4_local[15]_lut_out = NE1_MASTERHWDATA[15];
Y1_command_4_local[15] = DFFE(Y1_command_4_local[15]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L181);


--Y1L183 is slaveregister:slaveregister_inst|Mux_407_rtl_458_rtl_755~1
--operation mode is normal

Y1L183 = Y1L083 & (Y1_command_4_local[15] # !B1L11Q) # !Y1L083 & Q1L701Q & B1L11Q;


--Y1L873 is slaveregister:slaveregister_inst|Mux_407_rtl_458_rtl_754~0
--operation mode is normal

Y1L873 = B1L01Q & (B1L8Q # Y1L383) # !B1L01Q & !B1L8Q & Y1L183;


--LB1_inst16[15] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst16[15]
--operation mode is normal

LB1_inst16[15]_lut_out = GB32_q[15];
LB1_inst16[15] = DFFE(LB1_inst16[15]_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , LB1_inst50);


--H1L79Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[47]~reg0
--operation mode is normal

H1L79Q_lut_out = GB63_sload_path[47];
H1L79Q = DFFE(H1L79Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--P1L68Q is hit_counter:inst_hit_counter|multiSPEcnt[15]~reg0
--operation mode is normal

P1L68Q_lut_out = GB03_sload_path[15];
P1L68Q = DFFE(P1L68Q_lut_out, GLOBAL(HE1_outclock0), , , P1L201);


--Y1L483 is slaveregister:slaveregister_inst|Mux_407_rtl_458_rtl_758~4
--operation mode is normal

Y1L483 = H1L79Q & (P1L68Q # B1L21Q) # !H1L79Q & P1L68Q & !B1L21Q;


--Y1L583 is slaveregister:slaveregister_inst|Mux_407_rtl_458_rtl_758~9
--operation mode is normal

Y1L583 = B1L11Q & LB1_inst16[15] & B1L21Q # !B1L11Q & Y1L483;


--Y1L973 is slaveregister:slaveregister_inst|Mux_407_rtl_458_rtl_754~1
--operation mode is normal

Y1L973 = Y1L873 & (Y1L583 # !B1L8Q) # !Y1L873 & A1L733 & B1L8Q;


--A1L892 is rtl~472
--operation mode is normal

A1L892 = Y1L783 & (Y1L973 # B1L9Q) # !Y1L783 & Y1L973 & !B1L9Q;


--JB1_q[15] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15]
JB1_q[15]_data_in = C1L61;
JB1_q[15]_write_enable = A1L622;
JB1_q[15]_clock_0 = GLOBAL(HE1_outclock1);
JB1_q[15]_clock_1 = GLOBAL(HE1_outclock1);
JB1_q[15]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[15]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[15] = MEMORY_SEGMENT(JB1_q[15]_data_in, JB1_q[15]_write_enable, JB1_q[15]_clock_0, JB1_q[15]_clock_1, , , , , VCC, JB1_q[15]_write_address, JB1_q[15]_read_address);


--Y1L275 is slaveregister:slaveregister_inst|Mux_772_rtl_507_rtl_826~0
--operation mode is normal

Y1L275 = B1L91Q & (B1L71Q # JB1_q[15]) # !B1L91Q & !B1L71Q & LE1_q[15];


--JB2_q[15] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15]
JB2_q[15]_data_in = C2L61;
JB2_q[15]_write_enable = A1L722;
JB2_q[15]_clock_0 = GLOBAL(HE1_outclock1);
JB2_q[15]_clock_1 = GLOBAL(HE1_outclock1);
JB2_q[15]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[15]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[15] = MEMORY_SEGMENT(JB2_q[15]_data_in, JB2_q[15]_write_enable, JB2_q[15]_clock_0, JB2_q[15]_clock_1, , , , , VCC, JB2_q[15]_write_address, JB2_q[15]_read_address);


--Y1L375 is slaveregister:slaveregister_inst|Mux_772_rtl_507_rtl_826~1
--operation mode is normal

Y1L375 = Y1L275 & (JB2_q[15] # !B1L71Q) # !Y1L275 & A1L892 & B1L71Q;


--Y1L406 is slaveregister:slaveregister_inst|Mux_859~8
--operation mode is normal

Y1L406 = B1L71Q & !B1L91Q;


--Y1L362 is slaveregister:slaveregister_inst|i~531
--operation mode is normal

Y1L362 = Y1L406 & !B1L81Q & (B1L12Q # B1L22Q);


--H1L66Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[16]~reg0
--operation mode is normal

H1L66Q_lut_out = GB63_sload_path[16];
H1L66Q = DFFE(H1L66Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--Y1_command_2_local[16] is slaveregister:slaveregister_inst|command_2_local[16]
--operation mode is normal

Y1_command_2_local[16]_lut_out = NE1_MASTERHWDATA[16];
Y1_command_2_local[16] = DFFE(Y1_command_2_local[16]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L331);


--A1L833 is rtl~1339
--operation mode is normal

A1L833 = B1L9Q & Y1_command_2_local[16] & !B1L21Q # !B1L9Q & H1L66Q & B1L21Q;


--Y1_command_4_local[16] is slaveregister:slaveregister_inst|command_4_local[16]
--operation mode is normal

Y1_command_4_local[16]_lut_out = NE1_MASTERHWDATA[16];
Y1_command_4_local[16] = DFFE(Y1_command_4_local[16]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L181);


--Y1_command_3_local[16] is slaveregister:slaveregister_inst|command_3_local[16]
--operation mode is normal

Y1_command_3_local[16]_lut_out = NE1_MASTERHWDATA[16];
Y1_command_3_local[16] = DFFE(Y1_command_3_local[16]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L441);


--A1L933 is rtl~1346
--operation mode is normal

A1L933 = B1L9Q & Y1_command_3_local[16] & !B1L21Q # !B1L9Q & Y1_command_4_local[16] & B1L21Q;


--Y1_command_1_local[16] is slaveregister:slaveregister_inst|command_1_local[16]
--operation mode is normal

Y1_command_1_local[16]_lut_out = NE1_MASTERHWDATA[16];
Y1_command_1_local[16] = DFFE(Y1_command_1_local[16]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L37);


--Y1_command_0_local[16] is slaveregister:slaveregister_inst|command_0_local[16]
--operation mode is normal

Y1_command_0_local[16]_lut_out = NE1_MASTERHWDATA[16];
Y1_command_0_local[16] = DFFE(Y1_command_0_local[16]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L96);


--Y1L473 is slaveregister:slaveregister_inst|Mux_406_rtl_365_rtl_519~0
--operation mode is normal

Y1L473 = B1L21Q & (B1L9Q # GB63_sload_path[16]) # !B1L21Q & !B1L9Q & Y1_command_0_local[16];


--H1L71Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[16]~reg0
--operation mode is normal

H1L71Q_lut_out = GB63_sload_path[16];
H1L71Q = DFFE(H1L71Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--Y1L573 is slaveregister:slaveregister_inst|Mux_406_rtl_365_rtl_519~1
--operation mode is normal

Y1L573 = Y1L473 & (H1L71Q # !B1L9Q) # !Y1L473 & Y1_command_1_local[16] & B1L9Q;


--Y1L273 is slaveregister:slaveregister_inst|Mux_406_rtl_365_rtl_518~0
--operation mode is normal

Y1L273 = B1L11Q & (B1L01Q # A1L933) # !B1L11Q & !B1L01Q & Y1L573;


--Y1_rx_dpr_radr_local[16] is slaveregister:slaveregister_inst|rx_dpr_radr_local[16]
--operation mode is normal

Y1_rx_dpr_radr_local[16]_lut_out = NE1_MASTERHWDATA[16];
Y1_rx_dpr_radr_local[16] = DFFE(Y1_rx_dpr_radr_local[16]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L936);


--Y1_tx_dpr_wadr_local[16] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[16]
--operation mode is normal

Y1_tx_dpr_wadr_local[16]_lut_out = NE1_MASTERHWDATA[16];
Y1_tx_dpr_wadr_local[16] = DFFE(Y1_tx_dpr_wadr_local[16]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L476);


--Y1_com_ctrl_local[16] is slaveregister:slaveregister_inst|com_ctrl_local[16]
--operation mode is normal

Y1_com_ctrl_local[16]_lut_out = NE1_MASTERHWDATA[16];
Y1_com_ctrl_local[16] = DFFE(Y1_com_ctrl_local[16]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L6);


--Y1L673 is slaveregister:slaveregister_inst|Mux_406_rtl_365_rtl_522~4
--operation mode is normal

Y1L673 = Y1_tx_dpr_wadr_local[16] & (Y1_com_ctrl_local[16] # B1L21Q) # !Y1_tx_dpr_wadr_local[16] & Y1_com_ctrl_local[16] & !B1L21Q;


--Y1L773 is slaveregister:slaveregister_inst|Mux_406_rtl_365_rtl_522~9
--operation mode is normal

Y1L773 = B1L9Q & Y1_rx_dpr_radr_local[16] & B1L21Q # !B1L9Q & Y1L673;


--Y1L373 is slaveregister:slaveregister_inst|Mux_406_rtl_365_rtl_518~1
--operation mode is normal

Y1L373 = Y1L273 & (Y1L773 # !B1L01Q) # !Y1L273 & A1L833 & B1L01Q;


--H1L76Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[17]~reg0
--operation mode is normal

H1L76Q_lut_out = GB63_sload_path[17];
H1L76Q = DFFE(H1L76Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--Y1_command_2_local[17] is slaveregister:slaveregister_inst|command_2_local[17]
--operation mode is normal

Y1_command_2_local[17]_lut_out = NE1_MASTERHWDATA[17];
Y1_command_2_local[17] = DFFE(Y1_command_2_local[17]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L331);


--A1L043 is rtl~1353
--operation mode is normal

A1L043 = B1L9Q & Y1_command_2_local[17] & !B1L21Q # !B1L9Q & H1L76Q & B1L21Q;


--Y1_command_4_local[17] is slaveregister:slaveregister_inst|command_4_local[17]
--operation mode is normal

Y1_command_4_local[17]_lut_out = NE1_MASTERHWDATA[17];
Y1_command_4_local[17] = DFFE(Y1_command_4_local[17]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L181);


--Y1_command_3_local[17] is slaveregister:slaveregister_inst|command_3_local[17]
--operation mode is normal

Y1_command_3_local[17]_lut_out = NE1_MASTERHWDATA[17];
Y1_command_3_local[17] = DFFE(Y1_command_3_local[17]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L441);


--A1L143 is rtl~1360
--operation mode is normal

A1L143 = B1L9Q & Y1_command_3_local[17] & !B1L21Q # !B1L9Q & Y1_command_4_local[17] & B1L21Q;


--Y1_command_1_local[17] is slaveregister:slaveregister_inst|command_1_local[17]
--operation mode is normal

Y1_command_1_local[17]_lut_out = NE1_MASTERHWDATA[17];
Y1_command_1_local[17] = DFFE(Y1_command_1_local[17]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L37);


--Y1_command_0_local[17] is slaveregister:slaveregister_inst|command_0_local[17]
--operation mode is normal

Y1_command_0_local[17]_lut_out = NE1_MASTERHWDATA[17];
Y1_command_0_local[17] = DFFE(Y1_command_0_local[17]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L96);


--Y1L863 is slaveregister:slaveregister_inst|Mux_405_rtl_368_rtl_524~0
--operation mode is normal

Y1L863 = B1L21Q & (B1L9Q # GB63_sload_path[17]) # !B1L21Q & !B1L9Q & Y1_command_0_local[17];


--H1L81Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[17]~reg0
--operation mode is normal

H1L81Q_lut_out = GB63_sload_path[17];
H1L81Q = DFFE(H1L81Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--Y1L963 is slaveregister:slaveregister_inst|Mux_405_rtl_368_rtl_524~1
--operation mode is normal

Y1L963 = Y1L863 & (H1L81Q # !B1L9Q) # !Y1L863 & Y1_command_1_local[17] & B1L9Q;


--Y1L663 is slaveregister:slaveregister_inst|Mux_405_rtl_368_rtl_523~0
--operation mode is normal

Y1L663 = B1L11Q & (B1L01Q # A1L143) # !B1L11Q & !B1L01Q & Y1L963;


--Y1_rx_dpr_radr_local[17] is slaveregister:slaveregister_inst|rx_dpr_radr_local[17]
--operation mode is normal

Y1_rx_dpr_radr_local[17]_lut_out = NE1_MASTERHWDATA[17];
Y1_rx_dpr_radr_local[17] = DFFE(Y1_rx_dpr_radr_local[17]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L936);


--Y1_tx_dpr_wadr_local[17] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[17]
--operation mode is normal

Y1_tx_dpr_wadr_local[17]_lut_out = NE1_MASTERHWDATA[17];
Y1_tx_dpr_wadr_local[17] = DFFE(Y1_tx_dpr_wadr_local[17]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L476);


--Y1_com_ctrl_local[17] is slaveregister:slaveregister_inst|com_ctrl_local[17]
--operation mode is normal

Y1_com_ctrl_local[17]_lut_out = NE1_MASTERHWDATA[17];
Y1_com_ctrl_local[17] = DFFE(Y1_com_ctrl_local[17]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L6);


--Y1L073 is slaveregister:slaveregister_inst|Mux_405_rtl_368_rtl_527~4
--operation mode is normal

Y1L073 = Y1_tx_dpr_wadr_local[17] & (Y1_com_ctrl_local[17] # B1L21Q) # !Y1_tx_dpr_wadr_local[17] & Y1_com_ctrl_local[17] & !B1L21Q;


--Y1L173 is slaveregister:slaveregister_inst|Mux_405_rtl_368_rtl_527~9
--operation mode is normal

Y1L173 = B1L9Q & Y1_rx_dpr_radr_local[17] & B1L21Q # !B1L9Q & Y1L073;


--Y1L763 is slaveregister:slaveregister_inst|Mux_405_rtl_368_rtl_523~1
--operation mode is normal

Y1L763 = Y1L663 & (Y1L173 # !B1L01Q) # !Y1L663 & A1L043 & B1L01Q;


--H1L86Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[18]~reg0
--operation mode is normal

H1L86Q_lut_out = GB63_sload_path[18];
H1L86Q = DFFE(H1L86Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--Y1_command_2_local[18] is slaveregister:slaveregister_inst|command_2_local[18]
--operation mode is normal

Y1_command_2_local[18]_lut_out = NE1_MASTERHWDATA[18];
Y1_command_2_local[18] = DFFE(Y1_command_2_local[18]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L331);


--A1L243 is rtl~1367
--operation mode is normal

A1L243 = B1L9Q & Y1_command_2_local[18] & !B1L21Q # !B1L9Q & H1L86Q & B1L21Q;


--Y1_command_4_local[18] is slaveregister:slaveregister_inst|command_4_local[18]
--operation mode is normal

Y1_command_4_local[18]_lut_out = NE1_MASTERHWDATA[18];
Y1_command_4_local[18] = DFFE(Y1_command_4_local[18]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L181);


--Y1_command_3_local[18] is slaveregister:slaveregister_inst|command_3_local[18]
--operation mode is normal

Y1_command_3_local[18]_lut_out = NE1_MASTERHWDATA[18];
Y1_command_3_local[18] = DFFE(Y1_command_3_local[18]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L441);


--A1L343 is rtl~1374
--operation mode is normal

A1L343 = B1L9Q & Y1_command_3_local[18] & !B1L21Q # !B1L9Q & Y1_command_4_local[18] & B1L21Q;


--Y1_command_1_local[18] is slaveregister:slaveregister_inst|command_1_local[18]
--operation mode is normal

Y1_command_1_local[18]_lut_out = NE1_MASTERHWDATA[18];
Y1_command_1_local[18] = DFFE(Y1_command_1_local[18]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L37);


--Y1_command_0_local[18] is slaveregister:slaveregister_inst|command_0_local[18]
--operation mode is normal

Y1_command_0_local[18]_lut_out = NE1_MASTERHWDATA[18];
Y1_command_0_local[18] = DFFE(Y1_command_0_local[18]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L96);


--Y1L263 is slaveregister:slaveregister_inst|Mux_404_rtl_371_rtl_529~0
--operation mode is normal

Y1L263 = B1L21Q & (B1L9Q # GB63_sload_path[18]) # !B1L21Q & !B1L9Q & Y1_command_0_local[18];


--H1L91Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[18]~reg0
--operation mode is normal

H1L91Q_lut_out = GB63_sload_path[18];
H1L91Q = DFFE(H1L91Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--Y1L363 is slaveregister:slaveregister_inst|Mux_404_rtl_371_rtl_529~1
--operation mode is normal

Y1L363 = Y1L263 & (H1L91Q # !B1L9Q) # !Y1L263 & Y1_command_1_local[18] & B1L9Q;


--Y1L063 is slaveregister:slaveregister_inst|Mux_404_rtl_371_rtl_528~0
--operation mode is normal

Y1L063 = B1L11Q & (B1L01Q # A1L343) # !B1L11Q & !B1L01Q & Y1L363;


--Y1_rx_dpr_radr_local[18] is slaveregister:slaveregister_inst|rx_dpr_radr_local[18]
--operation mode is normal

Y1_rx_dpr_radr_local[18]_lut_out = NE1_MASTERHWDATA[18];
Y1_rx_dpr_radr_local[18] = DFFE(Y1_rx_dpr_radr_local[18]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L936);


--Y1_tx_dpr_wadr_local[18] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[18]
--operation mode is normal

Y1_tx_dpr_wadr_local[18]_lut_out = NE1_MASTERHWDATA[18];
Y1_tx_dpr_wadr_local[18] = DFFE(Y1_tx_dpr_wadr_local[18]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L476);


--Y1_com_ctrl_local[18] is slaveregister:slaveregister_inst|com_ctrl_local[18]
--operation mode is normal

Y1_com_ctrl_local[18]_lut_out = NE1_MASTERHWDATA[18];
Y1_com_ctrl_local[18] = DFFE(Y1_com_ctrl_local[18]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L6);


--Y1L463 is slaveregister:slaveregister_inst|Mux_404_rtl_371_rtl_532~4
--operation mode is normal

Y1L463 = Y1_tx_dpr_wadr_local[18] & (Y1_com_ctrl_local[18] # B1L21Q) # !Y1_tx_dpr_wadr_local[18] & Y1_com_ctrl_local[18] & !B1L21Q;


--Y1L563 is slaveregister:slaveregister_inst|Mux_404_rtl_371_rtl_532~9
--operation mode is normal

Y1L563 = B1L9Q & Y1_rx_dpr_radr_local[18] & B1L21Q # !B1L9Q & Y1L463;


--Y1L163 is slaveregister:slaveregister_inst|Mux_404_rtl_371_rtl_528~1
--operation mode is normal

Y1L163 = Y1L063 & (Y1L563 # !B1L01Q) # !Y1L063 & A1L243 & B1L01Q;


--H1L96Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[19]~reg0
--operation mode is normal

H1L96Q_lut_out = GB63_sload_path[19];
H1L96Q = DFFE(H1L96Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--Y1_command_2_local[19] is slaveregister:slaveregister_inst|command_2_local[19]
--operation mode is normal

Y1_command_2_local[19]_lut_out = NE1_MASTERHWDATA[19];
Y1_command_2_local[19] = DFFE(Y1_command_2_local[19]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L331);


--A1L443 is rtl~1381
--operation mode is normal

A1L443 = B1L9Q & Y1_command_2_local[19] & !B1L21Q # !B1L9Q & H1L96Q & B1L21Q;


--Y1_command_4_local[19] is slaveregister:slaveregister_inst|command_4_local[19]
--operation mode is normal

Y1_command_4_local[19]_lut_out = NE1_MASTERHWDATA[19];
Y1_command_4_local[19] = DFFE(Y1_command_4_local[19]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L181);


--Y1_command_3_local[19] is slaveregister:slaveregister_inst|command_3_local[19]
--operation mode is normal

Y1_command_3_local[19]_lut_out = NE1_MASTERHWDATA[19];
Y1_command_3_local[19] = DFFE(Y1_command_3_local[19]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L441);


--A1L543 is rtl~1388
--operation mode is normal

A1L543 = B1L9Q & Y1_command_3_local[19] & !B1L21Q # !B1L9Q & Y1_command_4_local[19] & B1L21Q;


--Y1_command_1_local[19] is slaveregister:slaveregister_inst|command_1_local[19]
--operation mode is normal

Y1_command_1_local[19]_lut_out = NE1_MASTERHWDATA[19];
Y1_command_1_local[19] = DFFE(Y1_command_1_local[19]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L37);


--Y1_command_0_local[19] is slaveregister:slaveregister_inst|command_0_local[19]
--operation mode is normal

Y1_command_0_local[19]_lut_out = NE1_MASTERHWDATA[19];
Y1_command_0_local[19] = DFFE(Y1_command_0_local[19]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L96);


--Y1L653 is slaveregister:slaveregister_inst|Mux_403_rtl_374_rtl_534~0
--operation mode is normal

Y1L653 = B1L21Q & (B1L9Q # GB63_sload_path[19]) # !B1L21Q & !B1L9Q & Y1_command_0_local[19];


--H1L02Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[19]~reg0
--operation mode is normal

H1L02Q_lut_out = GB63_sload_path[19];
H1L02Q = DFFE(H1L02Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--Y1L753 is slaveregister:slaveregister_inst|Mux_403_rtl_374_rtl_534~1
--operation mode is normal

Y1L753 = Y1L653 & (H1L02Q # !B1L9Q) # !Y1L653 & Y1_command_1_local[19] & B1L9Q;


--Y1L453 is slaveregister:slaveregister_inst|Mux_403_rtl_374_rtl_533~0
--operation mode is normal

Y1L453 = B1L11Q & (B1L01Q # A1L543) # !B1L11Q & !B1L01Q & Y1L753;


--Y1_rx_dpr_radr_local[19] is slaveregister:slaveregister_inst|rx_dpr_radr_local[19]
--operation mode is normal

Y1_rx_dpr_radr_local[19]_lut_out = NE1_MASTERHWDATA[19];
Y1_rx_dpr_radr_local[19] = DFFE(Y1_rx_dpr_radr_local[19]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L936);


--Y1_tx_dpr_wadr_local[19] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[19]
--operation mode is normal

Y1_tx_dpr_wadr_local[19]_lut_out = NE1_MASTERHWDATA[19];
Y1_tx_dpr_wadr_local[19] = DFFE(Y1_tx_dpr_wadr_local[19]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L476);


--Y1_com_ctrl_local[19] is slaveregister:slaveregister_inst|com_ctrl_local[19]
--operation mode is normal

Y1_com_ctrl_local[19]_lut_out = NE1_MASTERHWDATA[19];
Y1_com_ctrl_local[19] = DFFE(Y1_com_ctrl_local[19]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L6);


--Y1L853 is slaveregister:slaveregister_inst|Mux_403_rtl_374_rtl_537~4
--operation mode is normal

Y1L853 = Y1_tx_dpr_wadr_local[19] & (Y1_com_ctrl_local[19] # B1L21Q) # !Y1_tx_dpr_wadr_local[19] & Y1_com_ctrl_local[19] & !B1L21Q;


--Y1L953 is slaveregister:slaveregister_inst|Mux_403_rtl_374_rtl_537~9
--operation mode is normal

Y1L953 = B1L9Q & Y1_rx_dpr_radr_local[19] & B1L21Q # !B1L9Q & Y1L853;


--Y1L553 is slaveregister:slaveregister_inst|Mux_403_rtl_374_rtl_533~1
--operation mode is normal

Y1L553 = Y1L453 & (Y1L953 # !B1L01Q) # !Y1L453 & A1L443 & B1L01Q;


--H1L07Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[20]~reg0
--operation mode is normal

H1L07Q_lut_out = GB63_sload_path[20];
H1L07Q = DFFE(H1L07Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--Y1_command_2_local[20] is slaveregister:slaveregister_inst|command_2_local[20]
--operation mode is normal

Y1_command_2_local[20]_lut_out = NE1_MASTERHWDATA[20];
Y1_command_2_local[20] = DFFE(Y1_command_2_local[20]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L331);


--A1L643 is rtl~1395
--operation mode is normal

A1L643 = B1L9Q & Y1_command_2_local[20] & !B1L21Q # !B1L9Q & H1L07Q & B1L21Q;


--Y1_command_4_local[20] is slaveregister:slaveregister_inst|command_4_local[20]
--operation mode is normal

Y1_command_4_local[20]_lut_out = NE1_MASTERHWDATA[20];
Y1_command_4_local[20] = DFFE(Y1_command_4_local[20]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L181);


--Y1_command_3_local[20] is slaveregister:slaveregister_inst|command_3_local[20]
--operation mode is normal

Y1_command_3_local[20]_lut_out = NE1_MASTERHWDATA[20];
Y1_command_3_local[20] = DFFE(Y1_command_3_local[20]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L441);


--A1L743 is rtl~1402
--operation mode is normal

A1L743 = B1L9Q & Y1_command_3_local[20] & !B1L21Q # !B1L9Q & Y1_command_4_local[20] & B1L21Q;


--Y1_command_1_local[20] is slaveregister:slaveregister_inst|command_1_local[20]
--operation mode is normal

Y1_command_1_local[20]_lut_out = NE1_MASTERHWDATA[20];
Y1_command_1_local[20] = DFFE(Y1_command_1_local[20]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L37);


--Y1_command_0_local[20] is slaveregister:slaveregister_inst|command_0_local[20]
--operation mode is normal

Y1_command_0_local[20]_lut_out = NE1_MASTERHWDATA[20];
Y1_command_0_local[20] = DFFE(Y1_command_0_local[20]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L96);


--Y1L053 is slaveregister:slaveregister_inst|Mux_402_rtl_377_rtl_539~0
--operation mode is normal

Y1L053 = B1L21Q & (B1L9Q # GB63_sload_path[20]) # !B1L21Q & !B1L9Q & Y1_command_0_local[20];


--H1L12Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[20]~reg0
--operation mode is normal

H1L12Q_lut_out = GB63_sload_path[20];
H1L12Q = DFFE(H1L12Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--Y1L153 is slaveregister:slaveregister_inst|Mux_402_rtl_377_rtl_539~1
--operation mode is normal

Y1L153 = Y1L053 & (H1L12Q # !B1L9Q) # !Y1L053 & Y1_command_1_local[20] & B1L9Q;


--Y1L843 is slaveregister:slaveregister_inst|Mux_402_rtl_377_rtl_538~0
--operation mode is normal

Y1L843 = B1L11Q & (B1L01Q # A1L743) # !B1L11Q & !B1L01Q & Y1L153;


--Y1_rx_dpr_radr_local[20] is slaveregister:slaveregister_inst|rx_dpr_radr_local[20]
--operation mode is normal

Y1_rx_dpr_radr_local[20]_lut_out = NE1_MASTERHWDATA[20];
Y1_rx_dpr_radr_local[20] = DFFE(Y1_rx_dpr_radr_local[20]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L936);


--Y1_tx_dpr_wadr_local[20] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[20]
--operation mode is normal

Y1_tx_dpr_wadr_local[20]_lut_out = NE1_MASTERHWDATA[20];
Y1_tx_dpr_wadr_local[20] = DFFE(Y1_tx_dpr_wadr_local[20]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L476);


--Y1_com_ctrl_local[20] is slaveregister:slaveregister_inst|com_ctrl_local[20]
--operation mode is normal

Y1_com_ctrl_local[20]_lut_out = NE1_MASTERHWDATA[20];
Y1_com_ctrl_local[20] = DFFE(Y1_com_ctrl_local[20]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L6);


--Y1L253 is slaveregister:slaveregister_inst|Mux_402_rtl_377_rtl_542~4
--operation mode is normal

Y1L253 = Y1_tx_dpr_wadr_local[20] & (Y1_com_ctrl_local[20] # B1L21Q) # !Y1_tx_dpr_wadr_local[20] & Y1_com_ctrl_local[20] & !B1L21Q;


--Y1L353 is slaveregister:slaveregister_inst|Mux_402_rtl_377_rtl_542~9
--operation mode is normal

Y1L353 = B1L9Q & Y1_rx_dpr_radr_local[20] & B1L21Q # !B1L9Q & Y1L253;


--Y1L943 is slaveregister:slaveregister_inst|Mux_402_rtl_377_rtl_538~1
--operation mode is normal

Y1L943 = Y1L843 & (Y1L353 # !B1L01Q) # !Y1L843 & A1L643 & B1L01Q;


--H1L17Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[21]~reg0
--operation mode is normal

H1L17Q_lut_out = GB63_sload_path[21];
H1L17Q = DFFE(H1L17Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--Y1_command_2_local[21] is slaveregister:slaveregister_inst|command_2_local[21]
--operation mode is normal

Y1_command_2_local[21]_lut_out = NE1_MASTERHWDATA[21];
Y1_command_2_local[21] = DFFE(Y1_command_2_local[21]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L331);


--A1L843 is rtl~1409
--operation mode is normal

A1L843 = B1L9Q & Y1_command_2_local[21] & !B1L21Q # !B1L9Q & H1L17Q & B1L21Q;


--Y1_command_4_local[21] is slaveregister:slaveregister_inst|command_4_local[21]
--operation mode is normal

Y1_command_4_local[21]_lut_out = NE1_MASTERHWDATA[21];
Y1_command_4_local[21] = DFFE(Y1_command_4_local[21]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L181);


--Y1_command_3_local[21] is slaveregister:slaveregister_inst|command_3_local[21]
--operation mode is normal

Y1_command_3_local[21]_lut_out = NE1_MASTERHWDATA[21];
Y1_command_3_local[21] = DFFE(Y1_command_3_local[21]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L441);


--A1L943 is rtl~1416
--operation mode is normal

A1L943 = B1L9Q & Y1_command_3_local[21] & !B1L21Q # !B1L9Q & Y1_command_4_local[21] & B1L21Q;


--Y1_command_1_local[21] is slaveregister:slaveregister_inst|command_1_local[21]
--operation mode is normal

Y1_command_1_local[21]_lut_out = NE1_MASTERHWDATA[21];
Y1_command_1_local[21] = DFFE(Y1_command_1_local[21]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L37);


--Y1_command_0_local[21] is slaveregister:slaveregister_inst|command_0_local[21]
--operation mode is normal

Y1_command_0_local[21]_lut_out = NE1_MASTERHWDATA[21];
Y1_command_0_local[21] = DFFE(Y1_command_0_local[21]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L96);


--Y1L443 is slaveregister:slaveregister_inst|Mux_401_rtl_380_rtl_544~0
--operation mode is normal

Y1L443 = B1L21Q & (B1L9Q # GB63_sload_path[21]) # !B1L21Q & !B1L9Q & Y1_command_0_local[21];


--H1L22Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[21]~reg0
--operation mode is normal

H1L22Q_lut_out = GB63_sload_path[21];
H1L22Q = DFFE(H1L22Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--Y1L543 is slaveregister:slaveregister_inst|Mux_401_rtl_380_rtl_544~1
--operation mode is normal

Y1L543 = Y1L443 & (H1L22Q # !B1L9Q) # !Y1L443 & Y1_command_1_local[21] & B1L9Q;


--Y1L243 is slaveregister:slaveregister_inst|Mux_401_rtl_380_rtl_543~0
--operation mode is normal

Y1L243 = B1L11Q & (B1L01Q # A1L943) # !B1L11Q & !B1L01Q & Y1L543;


--Y1_rx_dpr_radr_local[21] is slaveregister:slaveregister_inst|rx_dpr_radr_local[21]
--operation mode is normal

Y1_rx_dpr_radr_local[21]_lut_out = NE1_MASTERHWDATA[21];
Y1_rx_dpr_radr_local[21] = DFFE(Y1_rx_dpr_radr_local[21]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L936);


--Y1_tx_dpr_wadr_local[21] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[21]
--operation mode is normal

Y1_tx_dpr_wadr_local[21]_lut_out = NE1_MASTERHWDATA[21];
Y1_tx_dpr_wadr_local[21] = DFFE(Y1_tx_dpr_wadr_local[21]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L476);


--Y1_com_ctrl_local[21] is slaveregister:slaveregister_inst|com_ctrl_local[21]
--operation mode is normal

Y1_com_ctrl_local[21]_lut_out = !NE1_MASTERHWDATA[21];
Y1_com_ctrl_local[21] = DFFE(Y1_com_ctrl_local[21]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L6);


--Y1L643 is slaveregister:slaveregister_inst|Mux_401_rtl_380_rtl_547~4
--operation mode is normal

Y1L643 = Y1_tx_dpr_wadr_local[21] & (B1L21Q # !Y1_com_ctrl_local[21]) # !Y1_tx_dpr_wadr_local[21] & !B1L21Q & !Y1_com_ctrl_local[21];


--Y1L743 is slaveregister:slaveregister_inst|Mux_401_rtl_380_rtl_547~9
--operation mode is normal

Y1L743 = B1L9Q & Y1_rx_dpr_radr_local[21] & B1L21Q # !B1L9Q & Y1L643;


--Y1L343 is slaveregister:slaveregister_inst|Mux_401_rtl_380_rtl_543~1
--operation mode is normal

Y1L343 = Y1L243 & (Y1L743 # !B1L01Q) # !Y1L243 & A1L843 & B1L01Q;


--H1L27Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[22]~reg0
--operation mode is normal

H1L27Q_lut_out = GB63_sload_path[22];
H1L27Q = DFFE(H1L27Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--Y1_command_2_local[22] is slaveregister:slaveregister_inst|command_2_local[22]
--operation mode is normal

Y1_command_2_local[22]_lut_out = NE1_MASTERHWDATA[22];
Y1_command_2_local[22] = DFFE(Y1_command_2_local[22]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L331);


--A1L053 is rtl~1423
--operation mode is normal

A1L053 = B1L9Q & Y1_command_2_local[22] & !B1L21Q # !B1L9Q & H1L27Q & B1L21Q;


--Y1_command_4_local[22] is slaveregister:slaveregister_inst|command_4_local[22]
--operation mode is normal

Y1_command_4_local[22]_lut_out = NE1_MASTERHWDATA[22];
Y1_command_4_local[22] = DFFE(Y1_command_4_local[22]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L181);


--Y1_command_3_local[22] is slaveregister:slaveregister_inst|command_3_local[22]
--operation mode is normal

Y1_command_3_local[22]_lut_out = NE1_MASTERHWDATA[22];
Y1_command_3_local[22] = DFFE(Y1_command_3_local[22]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L441);


--A1L153 is rtl~1430
--operation mode is normal

A1L153 = B1L9Q & Y1_command_3_local[22] & !B1L21Q # !B1L9Q & Y1_command_4_local[22] & B1L21Q;


--Y1_command_1_local[22] is slaveregister:slaveregister_inst|command_1_local[22]
--operation mode is normal

Y1_command_1_local[22]_lut_out = NE1_MASTERHWDATA[22];
Y1_command_1_local[22] = DFFE(Y1_command_1_local[22]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L37);


--Y1_command_0_local[22] is slaveregister:slaveregister_inst|command_0_local[22]
--operation mode is normal

Y1_command_0_local[22]_lut_out = NE1_MASTERHWDATA[22];
Y1_command_0_local[22] = DFFE(Y1_command_0_local[22]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L96);


--Y1L833 is slaveregister:slaveregister_inst|Mux_400_rtl_383_rtl_549~0
--operation mode is normal

Y1L833 = B1L21Q & (B1L9Q # GB63_sload_path[22]) # !B1L21Q & !B1L9Q & Y1_command_0_local[22];


--H1L32Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[22]~reg0
--operation mode is normal

H1L32Q_lut_out = GB63_sload_path[22];
H1L32Q = DFFE(H1L32Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--Y1L933 is slaveregister:slaveregister_inst|Mux_400_rtl_383_rtl_549~1
--operation mode is normal

Y1L933 = Y1L833 & (H1L32Q # !B1L9Q) # !Y1L833 & Y1_command_1_local[22] & B1L9Q;


--Y1L633 is slaveregister:slaveregister_inst|Mux_400_rtl_383_rtl_548~0
--operation mode is normal

Y1L633 = B1L11Q & (B1L01Q # A1L153) # !B1L11Q & !B1L01Q & Y1L933;


--Y1_rx_dpr_radr_local[22] is slaveregister:slaveregister_inst|rx_dpr_radr_local[22]
--operation mode is normal

Y1_rx_dpr_radr_local[22]_lut_out = NE1_MASTERHWDATA[22];
Y1_rx_dpr_radr_local[22] = DFFE(Y1_rx_dpr_radr_local[22]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L936);


--Y1_tx_dpr_wadr_local[22] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[22]
--operation mode is normal

Y1_tx_dpr_wadr_local[22]_lut_out = NE1_MASTERHWDATA[22];
Y1_tx_dpr_wadr_local[22] = DFFE(Y1_tx_dpr_wadr_local[22]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L476);


--Y1_com_ctrl_local[22] is slaveregister:slaveregister_inst|com_ctrl_local[22]
--operation mode is normal

Y1_com_ctrl_local[22]_lut_out = NE1_MASTERHWDATA[22];
Y1_com_ctrl_local[22] = DFFE(Y1_com_ctrl_local[22]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L6);


--Y1L043 is slaveregister:slaveregister_inst|Mux_400_rtl_383_rtl_552~4
--operation mode is normal

Y1L043 = Y1_tx_dpr_wadr_local[22] & (Y1_com_ctrl_local[22] # B1L21Q) # !Y1_tx_dpr_wadr_local[22] & Y1_com_ctrl_local[22] & !B1L21Q;


--Y1L143 is slaveregister:slaveregister_inst|Mux_400_rtl_383_rtl_552~9
--operation mode is normal

Y1L143 = B1L9Q & Y1_rx_dpr_radr_local[22] & B1L21Q # !B1L9Q & Y1L043;


--Y1L733 is slaveregister:slaveregister_inst|Mux_400_rtl_383_rtl_548~1
--operation mode is normal

Y1L733 = Y1L633 & (Y1L143 # !B1L01Q) # !Y1L633 & A1L053 & B1L01Q;


--H1L37Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[23]~reg0
--operation mode is normal

H1L37Q_lut_out = GB63_sload_path[23];
H1L37Q = DFFE(H1L37Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--Y1_command_2_local[23] is slaveregister:slaveregister_inst|command_2_local[23]
--operation mode is normal

Y1_command_2_local[23]_lut_out = NE1_MASTERHWDATA[23];
Y1_command_2_local[23] = DFFE(Y1_command_2_local[23]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L331);


--A1L253 is rtl~1437
--operation mode is normal

A1L253 = B1L9Q & Y1_command_2_local[23] & !B1L21Q # !B1L9Q & H1L37Q & B1L21Q;


--Y1_command_4_local[23] is slaveregister:slaveregister_inst|command_4_local[23]
--operation mode is normal

Y1_command_4_local[23]_lut_out = NE1_MASTERHWDATA[23];
Y1_command_4_local[23] = DFFE(Y1_command_4_local[23]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L181);


--Y1_command_3_local[23] is slaveregister:slaveregister_inst|command_3_local[23]
--operation mode is normal

Y1_command_3_local[23]_lut_out = NE1_MASTERHWDATA[23];
Y1_command_3_local[23] = DFFE(Y1_command_3_local[23]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L441);


--A1L353 is rtl~1444
--operation mode is normal

A1L353 = B1L9Q & Y1_command_3_local[23] & !B1L21Q # !B1L9Q & Y1_command_4_local[23] & B1L21Q;


--Y1_command_1_local[23] is slaveregister:slaveregister_inst|command_1_local[23]
--operation mode is normal

Y1_command_1_local[23]_lut_out = NE1_MASTERHWDATA[23];
Y1_command_1_local[23] = DFFE(Y1_command_1_local[23]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L37);


--Y1_command_0_local[23] is slaveregister:slaveregister_inst|command_0_local[23]
--operation mode is normal

Y1_command_0_local[23]_lut_out = NE1_MASTERHWDATA[23];
Y1_command_0_local[23] = DFFE(Y1_command_0_local[23]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L96);


--Y1L233 is slaveregister:slaveregister_inst|Mux_399_rtl_386_rtl_554~0
--operation mode is normal

Y1L233 = B1L21Q & (B1L9Q # GB63_sload_path[23]) # !B1L21Q & !B1L9Q & Y1_command_0_local[23];


--H1L42Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[23]~reg0
--operation mode is normal

H1L42Q_lut_out = GB63_sload_path[23];
H1L42Q = DFFE(H1L42Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--Y1L333 is slaveregister:slaveregister_inst|Mux_399_rtl_386_rtl_554~1
--operation mode is normal

Y1L333 = Y1L233 & (H1L42Q # !B1L9Q) # !Y1L233 & Y1_command_1_local[23] & B1L9Q;


--Y1L033 is slaveregister:slaveregister_inst|Mux_399_rtl_386_rtl_553~0
--operation mode is normal

Y1L033 = B1L11Q & (B1L01Q # A1L353) # !B1L11Q & !B1L01Q & Y1L333;


--Y1_rx_dpr_radr_local[23] is slaveregister:slaveregister_inst|rx_dpr_radr_local[23]
--operation mode is normal

Y1_rx_dpr_radr_local[23]_lut_out = NE1_MASTERHWDATA[23];
Y1_rx_dpr_radr_local[23] = DFFE(Y1_rx_dpr_radr_local[23]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L936);


--Y1_tx_dpr_wadr_local[23] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[23]
--operation mode is normal

Y1_tx_dpr_wadr_local[23]_lut_out = NE1_MASTERHWDATA[23];
Y1_tx_dpr_wadr_local[23] = DFFE(Y1_tx_dpr_wadr_local[23]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L476);


--Y1_com_ctrl_local[23] is slaveregister:slaveregister_inst|com_ctrl_local[23]
--operation mode is normal

Y1_com_ctrl_local[23]_lut_out = NE1_MASTERHWDATA[23];
Y1_com_ctrl_local[23] = DFFE(Y1_com_ctrl_local[23]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L6);


--Y1L433 is slaveregister:slaveregister_inst|Mux_399_rtl_386_rtl_557~4
--operation mode is normal

Y1L433 = Y1_tx_dpr_wadr_local[23] & (Y1_com_ctrl_local[23] # B1L21Q) # !Y1_tx_dpr_wadr_local[23] & Y1_com_ctrl_local[23] & !B1L21Q;


--Y1L533 is slaveregister:slaveregister_inst|Mux_399_rtl_386_rtl_557~9
--operation mode is normal

Y1L533 = B1L9Q & Y1_rx_dpr_radr_local[23] & B1L21Q # !B1L9Q & Y1L433;


--Y1L133 is slaveregister:slaveregister_inst|Mux_399_rtl_386_rtl_553~1
--operation mode is normal

Y1L133 = Y1L033 & (Y1L533 # !B1L01Q) # !Y1L033 & A1L253 & B1L01Q;


--Y1L923 is slaveregister:slaveregister_inst|Mux_398_rtl_390_rtl_565_rtl_829~0
--operation mode is normal

Y1L923 = B1L11Q $ B1L9Q;


--Y1L662 is slaveregister:slaveregister_inst|i~680
--operation mode is normal

Y1L662 = FL_ATTN & Y1L431 & B1L8Q & Y1L923;


--H1L47Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[24]~reg0
--operation mode is normal

H1L47Q_lut_out = GB63_sload_path[24];
H1L47Q = DFFE(H1L47Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--A1L453 is rtl~1451
--operation mode is normal

A1L453 = B1L9Q & Y1_command_2_local[24] & !B1L21Q # !B1L9Q & H1L47Q & B1L21Q;


--Y1_command_4_local[24] is slaveregister:slaveregister_inst|command_4_local[24]
--operation mode is normal

Y1_command_4_local[24]_lut_out = NE1_MASTERHWDATA[24];
Y1_command_4_local[24] = DFFE(Y1_command_4_local[24]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L181);


--Y1_command_3_local[24] is slaveregister:slaveregister_inst|command_3_local[24]
--operation mode is normal

Y1_command_3_local[24]_lut_out = NE1_MASTERHWDATA[24];
Y1_command_3_local[24] = DFFE(Y1_command_3_local[24]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L441);


--A1L553 is rtl~1458
--operation mode is normal

A1L553 = B1L9Q & Y1_command_3_local[24] & !B1L21Q # !B1L9Q & Y1_command_4_local[24] & B1L21Q;


--Y1_command_1_local[24] is slaveregister:slaveregister_inst|command_1_local[24]
--operation mode is normal

Y1_command_1_local[24]_lut_out = NE1_MASTERHWDATA[24];
Y1_command_1_local[24] = DFFE(Y1_command_1_local[24]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L37);


--Y1_command_0_local[24] is slaveregister:slaveregister_inst|command_0_local[24]
--operation mode is normal

Y1_command_0_local[24]_lut_out = NE1_MASTERHWDATA[24];
Y1_command_0_local[24] = DFFE(Y1_command_0_local[24]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L96);


--Y1L523 is slaveregister:slaveregister_inst|Mux_398_rtl_389_rtl_559~0
--operation mode is normal

Y1L523 = B1L21Q & (B1L9Q # GB63_sload_path[24]) # !B1L21Q & !B1L9Q & Y1_command_0_local[24];


--H1L52Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[24]~reg0
--operation mode is normal

H1L52Q_lut_out = GB63_sload_path[24];
H1L52Q = DFFE(H1L52Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--Y1L623 is slaveregister:slaveregister_inst|Mux_398_rtl_389_rtl_559~1
--operation mode is normal

Y1L623 = Y1L523 & (H1L52Q # !B1L9Q) # !Y1L523 & Y1_command_1_local[24] & B1L9Q;


--Y1L323 is slaveregister:slaveregister_inst|Mux_398_rtl_389_rtl_558~0
--operation mode is normal

Y1L323 = B1L11Q & (B1L01Q # A1L553) # !B1L11Q & !B1L01Q & Y1L623;


--Y1_rx_dpr_radr_local[24] is slaveregister:slaveregister_inst|rx_dpr_radr_local[24]
--operation mode is normal

Y1_rx_dpr_radr_local[24]_lut_out = NE1_MASTERHWDATA[24];
Y1_rx_dpr_radr_local[24] = DFFE(Y1_rx_dpr_radr_local[24]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L936);


--Y1_tx_dpr_wadr_local[24] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[24]
--operation mode is normal

Y1_tx_dpr_wadr_local[24]_lut_out = NE1_MASTERHWDATA[24];
Y1_tx_dpr_wadr_local[24] = DFFE(Y1_tx_dpr_wadr_local[24]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L476);


--Y1_com_ctrl_local[24] is slaveregister:slaveregister_inst|com_ctrl_local[24]
--operation mode is normal

Y1_com_ctrl_local[24]_lut_out = !NE1_MASTERHWDATA[24];
Y1_com_ctrl_local[24] = DFFE(Y1_com_ctrl_local[24]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L6);


--Y1L723 is slaveregister:slaveregister_inst|Mux_398_rtl_389_rtl_562~4
--operation mode is normal

Y1L723 = Y1_tx_dpr_wadr_local[24] & (B1L21Q # !Y1_com_ctrl_local[24]) # !Y1_tx_dpr_wadr_local[24] & !B1L21Q & !Y1_com_ctrl_local[24];


--Y1L823 is slaveregister:slaveregister_inst|Mux_398_rtl_389_rtl_562~9
--operation mode is normal

Y1L823 = B1L9Q & Y1_rx_dpr_radr_local[24] & B1L21Q # !B1L9Q & Y1L723;


--Y1L423 is slaveregister:slaveregister_inst|Mux_398_rtl_389_rtl_558~1
--operation mode is normal

Y1L423 = Y1L323 & (Y1L823 # !B1L01Q) # !Y1L323 & A1L453 & B1L01Q;


--H1L57Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[25]~reg0
--operation mode is normal

H1L57Q_lut_out = GB63_sload_path[25];
H1L57Q = DFFE(H1L57Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--Y1_command_2_local[25] is slaveregister:slaveregister_inst|command_2_local[25]
--operation mode is normal

Y1_command_2_local[25]_lut_out = NE1_MASTERHWDATA[25];
Y1_command_2_local[25] = DFFE(Y1_command_2_local[25]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L331);


--A1L653 is rtl~1465
--operation mode is normal

A1L653 = B1L9Q & Y1_command_2_local[25] & !B1L21Q # !B1L9Q & H1L57Q & B1L21Q;


--Y1_command_4_local[25] is slaveregister:slaveregister_inst|command_4_local[25]
--operation mode is normal

Y1_command_4_local[25]_lut_out = NE1_MASTERHWDATA[25];
Y1_command_4_local[25] = DFFE(Y1_command_4_local[25]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L181);


--Y1_command_3_local[25] is slaveregister:slaveregister_inst|command_3_local[25]
--operation mode is normal

Y1_command_3_local[25]_lut_out = NE1_MASTERHWDATA[25];
Y1_command_3_local[25] = DFFE(Y1_command_3_local[25]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L441);


--A1L753 is rtl~1472
--operation mode is normal

A1L753 = B1L9Q & Y1_command_3_local[25] & !B1L21Q # !B1L9Q & Y1_command_4_local[25] & B1L21Q;


--Y1_command_1_local[25] is slaveregister:slaveregister_inst|command_1_local[25]
--operation mode is normal

Y1_command_1_local[25]_lut_out = NE1_MASTERHWDATA[25];
Y1_command_1_local[25] = DFFE(Y1_command_1_local[25]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L37);


--Y1_command_0_local[25] is slaveregister:slaveregister_inst|command_0_local[25]
--operation mode is normal

Y1_command_0_local[25]_lut_out = NE1_MASTERHWDATA[25];
Y1_command_0_local[25] = DFFE(Y1_command_0_local[25]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L96);


--Y1L913 is slaveregister:slaveregister_inst|Mux_397_rtl_392_rtl_567~0
--operation mode is normal

Y1L913 = B1L21Q & (B1L9Q # GB63_sload_path[25]) # !B1L21Q & !B1L9Q & Y1_command_0_local[25];


--H1L62Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[25]~reg0
--operation mode is normal

H1L62Q_lut_out = GB63_sload_path[25];
H1L62Q = DFFE(H1L62Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--Y1L023 is slaveregister:slaveregister_inst|Mux_397_rtl_392_rtl_567~1
--operation mode is normal

Y1L023 = Y1L913 & (H1L62Q # !B1L9Q) # !Y1L913 & Y1_command_1_local[25] & B1L9Q;


--Y1L713 is slaveregister:slaveregister_inst|Mux_397_rtl_392_rtl_566~0
--operation mode is normal

Y1L713 = B1L11Q & (B1L01Q # A1L753) # !B1L11Q & !B1L01Q & Y1L023;


--Y1_rx_dpr_radr_local[25] is slaveregister:slaveregister_inst|rx_dpr_radr_local[25]
--operation mode is normal

Y1_rx_dpr_radr_local[25]_lut_out = NE1_MASTERHWDATA[25];
Y1_rx_dpr_radr_local[25] = DFFE(Y1_rx_dpr_radr_local[25]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L936);


--Y1_tx_dpr_wadr_local[25] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[25]
--operation mode is normal

Y1_tx_dpr_wadr_local[25]_lut_out = NE1_MASTERHWDATA[25];
Y1_tx_dpr_wadr_local[25] = DFFE(Y1_tx_dpr_wadr_local[25]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L476);


--Y1_com_ctrl_local[25] is slaveregister:slaveregister_inst|com_ctrl_local[25]
--operation mode is normal

Y1_com_ctrl_local[25]_lut_out = NE1_MASTERHWDATA[25];
Y1_com_ctrl_local[25] = DFFE(Y1_com_ctrl_local[25]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L6);


--Y1L123 is slaveregister:slaveregister_inst|Mux_397_rtl_392_rtl_570~4
--operation mode is normal

Y1L123 = Y1_tx_dpr_wadr_local[25] & (Y1_com_ctrl_local[25] # B1L21Q) # !Y1_tx_dpr_wadr_local[25] & Y1_com_ctrl_local[25] & !B1L21Q;


--Y1L223 is slaveregister:slaveregister_inst|Mux_397_rtl_392_rtl_570~9
--operation mode is normal

Y1L223 = B1L9Q & Y1_rx_dpr_radr_local[25] & B1L21Q # !B1L9Q & Y1L123;


--Y1L813 is slaveregister:slaveregister_inst|Mux_397_rtl_392_rtl_566~1
--operation mode is normal

Y1L813 = Y1L713 & (Y1L223 # !B1L01Q) # !Y1L713 & A1L653 & B1L01Q;


--H1L67Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[26]~reg0
--operation mode is normal

H1L67Q_lut_out = GB63_sload_path[26];
H1L67Q = DFFE(H1L67Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--A1L853 is rtl~1479
--operation mode is normal

A1L853 = B1L9Q & Y1_command_2_local[26] & !B1L21Q # !B1L9Q & H1L67Q & B1L21Q;


--Y1_command_4_local[26] is slaveregister:slaveregister_inst|command_4_local[26]
--operation mode is normal

Y1_command_4_local[26]_lut_out = NE1_MASTERHWDATA[26];
Y1_command_4_local[26] = DFFE(Y1_command_4_local[26]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L181);


--Y1_command_3_local[26] is slaveregister:slaveregister_inst|command_3_local[26]
--operation mode is normal

Y1_command_3_local[26]_lut_out = NE1_MASTERHWDATA[26];
Y1_command_3_local[26] = DFFE(Y1_command_3_local[26]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L441);


--A1L953 is rtl~1486
--operation mode is normal

A1L953 = B1L9Q & Y1_command_3_local[26] & !B1L21Q # !B1L9Q & Y1_command_4_local[26] & B1L21Q;


--Y1_command_1_local[26] is slaveregister:slaveregister_inst|command_1_local[26]
--operation mode is normal

Y1_command_1_local[26]_lut_out = NE1_MASTERHWDATA[26];
Y1_command_1_local[26] = DFFE(Y1_command_1_local[26]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L37);


--Y1_command_0_local[26] is slaveregister:slaveregister_inst|command_0_local[26]
--operation mode is normal

Y1_command_0_local[26]_lut_out = NE1_MASTERHWDATA[26];
Y1_command_0_local[26] = DFFE(Y1_command_0_local[26]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L96);


--Y1L313 is slaveregister:slaveregister_inst|Mux_396_rtl_395_rtl_572~0
--operation mode is normal

Y1L313 = B1L21Q & (B1L9Q # GB63_sload_path[26]) # !B1L21Q & !B1L9Q & Y1_command_0_local[26];


--H1L72Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[26]~reg0
--operation mode is normal

H1L72Q_lut_out = GB63_sload_path[26];
H1L72Q = DFFE(H1L72Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--Y1L413 is slaveregister:slaveregister_inst|Mux_396_rtl_395_rtl_572~1
--operation mode is normal

Y1L413 = Y1L313 & (H1L72Q # !B1L9Q) # !Y1L313 & Y1_command_1_local[26] & B1L9Q;


--Y1L113 is slaveregister:slaveregister_inst|Mux_396_rtl_395_rtl_571~0
--operation mode is normal

Y1L113 = B1L11Q & (B1L01Q # A1L953) # !B1L11Q & !B1L01Q & Y1L413;


--Y1_rx_dpr_radr_local[26] is slaveregister:slaveregister_inst|rx_dpr_radr_local[26]
--operation mode is normal

Y1_rx_dpr_radr_local[26]_lut_out = NE1_MASTERHWDATA[26];
Y1_rx_dpr_radr_local[26] = DFFE(Y1_rx_dpr_radr_local[26]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L936);


--Y1_tx_dpr_wadr_local[26] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[26]
--operation mode is normal

Y1_tx_dpr_wadr_local[26]_lut_out = NE1_MASTERHWDATA[26];
Y1_tx_dpr_wadr_local[26] = DFFE(Y1_tx_dpr_wadr_local[26]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L476);


--Y1_com_ctrl_local[26] is slaveregister:slaveregister_inst|com_ctrl_local[26]
--operation mode is normal

Y1_com_ctrl_local[26]_lut_out = NE1_MASTERHWDATA[26];
Y1_com_ctrl_local[26] = DFFE(Y1_com_ctrl_local[26]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L6);


--Y1L513 is slaveregister:slaveregister_inst|Mux_396_rtl_395_rtl_575~4
--operation mode is normal

Y1L513 = Y1_tx_dpr_wadr_local[26] & (Y1_com_ctrl_local[26] # B1L21Q) # !Y1_tx_dpr_wadr_local[26] & Y1_com_ctrl_local[26] & !B1L21Q;


--Y1L613 is slaveregister:slaveregister_inst|Mux_396_rtl_395_rtl_575~9
--operation mode is normal

Y1L613 = B1L9Q & Y1_rx_dpr_radr_local[26] & B1L21Q # !B1L9Q & Y1L513;


--Y1L213 is slaveregister:slaveregister_inst|Mux_396_rtl_395_rtl_571~1
--operation mode is normal

Y1L213 = Y1L113 & (Y1L613 # !B1L01Q) # !Y1L113 & A1L853 & B1L01Q;


--H1L77Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[27]~reg0
--operation mode is normal

H1L77Q_lut_out = GB63_sload_path[27];
H1L77Q = DFFE(H1L77Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--Y1_command_2_local[27] is slaveregister:slaveregister_inst|command_2_local[27]
--operation mode is normal

Y1_command_2_local[27]_lut_out = NE1_MASTERHWDATA[27];
Y1_command_2_local[27] = DFFE(Y1_command_2_local[27]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L331);


--A1L063 is rtl~1493
--operation mode is normal

A1L063 = B1L9Q & Y1_command_2_local[27] & !B1L21Q # !B1L9Q & H1L77Q & B1L21Q;


--Y1_command_4_local[27] is slaveregister:slaveregister_inst|command_4_local[27]
--operation mode is normal

Y1_command_4_local[27]_lut_out = NE1_MASTERHWDATA[27];
Y1_command_4_local[27] = DFFE(Y1_command_4_local[27]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L181);


--Y1_command_3_local[27] is slaveregister:slaveregister_inst|command_3_local[27]
--operation mode is normal

Y1_command_3_local[27]_lut_out = NE1_MASTERHWDATA[27];
Y1_command_3_local[27] = DFFE(Y1_command_3_local[27]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L441);


--A1L163 is rtl~1500
--operation mode is normal

A1L163 = B1L9Q & Y1_command_3_local[27] & !B1L21Q # !B1L9Q & Y1_command_4_local[27] & B1L21Q;


--Y1_command_1_local[27] is slaveregister:slaveregister_inst|command_1_local[27]
--operation mode is normal

Y1_command_1_local[27]_lut_out = NE1_MASTERHWDATA[27];
Y1_command_1_local[27] = DFFE(Y1_command_1_local[27]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L37);


--Y1_command_0_local[27] is slaveregister:slaveregister_inst|command_0_local[27]
--operation mode is normal

Y1_command_0_local[27]_lut_out = NE1_MASTERHWDATA[27];
Y1_command_0_local[27] = DFFE(Y1_command_0_local[27]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L96);


--Y1L703 is slaveregister:slaveregister_inst|Mux_395_rtl_398_rtl_577~0
--operation mode is normal

Y1L703 = B1L21Q & (B1L9Q # GB63_sload_path[27]) # !B1L21Q & !B1L9Q & Y1_command_0_local[27];


--H1L82Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[27]~reg0
--operation mode is normal

H1L82Q_lut_out = GB63_sload_path[27];
H1L82Q = DFFE(H1L82Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--Y1L803 is slaveregister:slaveregister_inst|Mux_395_rtl_398_rtl_577~1
--operation mode is normal

Y1L803 = Y1L703 & (H1L82Q # !B1L9Q) # !Y1L703 & Y1_command_1_local[27] & B1L9Q;


--Y1L503 is slaveregister:slaveregister_inst|Mux_395_rtl_398_rtl_576~0
--operation mode is normal

Y1L503 = B1L11Q & (B1L01Q # A1L163) # !B1L11Q & !B1L01Q & Y1L803;


--Y1_rx_dpr_radr_local[27] is slaveregister:slaveregister_inst|rx_dpr_radr_local[27]
--operation mode is normal

Y1_rx_dpr_radr_local[27]_lut_out = NE1_MASTERHWDATA[27];
Y1_rx_dpr_radr_local[27] = DFFE(Y1_rx_dpr_radr_local[27]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L936);


--Y1_tx_dpr_wadr_local[27] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[27]
--operation mode is normal

Y1_tx_dpr_wadr_local[27]_lut_out = NE1_MASTERHWDATA[27];
Y1_tx_dpr_wadr_local[27] = DFFE(Y1_tx_dpr_wadr_local[27]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L476);


--Y1_com_ctrl_local[27] is slaveregister:slaveregister_inst|com_ctrl_local[27]
--operation mode is normal

Y1_com_ctrl_local[27]_lut_out = NE1_MASTERHWDATA[27];
Y1_com_ctrl_local[27] = DFFE(Y1_com_ctrl_local[27]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L6);


--Y1L903 is slaveregister:slaveregister_inst|Mux_395_rtl_398_rtl_580~4
--operation mode is normal

Y1L903 = Y1_tx_dpr_wadr_local[27] & (Y1_com_ctrl_local[27] # B1L21Q) # !Y1_tx_dpr_wadr_local[27] & Y1_com_ctrl_local[27] & !B1L21Q;


--Y1L013 is slaveregister:slaveregister_inst|Mux_395_rtl_398_rtl_580~9
--operation mode is normal

Y1L013 = B1L9Q & Y1_rx_dpr_radr_local[27] & B1L21Q # !B1L9Q & Y1L903;


--Y1L603 is slaveregister:slaveregister_inst|Mux_395_rtl_398_rtl_576~1
--operation mode is normal

Y1L603 = Y1L503 & (Y1L013 # !B1L01Q) # !Y1L503 & A1L063 & B1L01Q;


--Y1L762 is slaveregister:slaveregister_inst|i~687
--operation mode is normal

Y1L762 = FL_TDO & Y1L431 & B1L8Q & Y1L923;


--H1L87Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[28]~reg0
--operation mode is normal

H1L87Q_lut_out = GB63_sload_path[28];
H1L87Q = DFFE(H1L87Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--A1L263 is rtl~1507
--operation mode is normal

A1L263 = B1L9Q & Y1_command_2_local[28] & !B1L21Q # !B1L9Q & H1L87Q & B1L21Q;


--Y1_command_4_local[28] is slaveregister:slaveregister_inst|command_4_local[28]
--operation mode is normal

Y1_command_4_local[28]_lut_out = NE1_MASTERHWDATA[28];
Y1_command_4_local[28] = DFFE(Y1_command_4_local[28]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L181);


--Y1_command_3_local[28] is slaveregister:slaveregister_inst|command_3_local[28]
--operation mode is normal

Y1_command_3_local[28]_lut_out = NE1_MASTERHWDATA[28];
Y1_command_3_local[28] = DFFE(Y1_command_3_local[28]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L441);


--A1L363 is rtl~1514
--operation mode is normal

A1L363 = B1L9Q & Y1_command_3_local[28] & !B1L21Q # !B1L9Q & Y1_command_4_local[28] & B1L21Q;


--Y1_command_1_local[28] is slaveregister:slaveregister_inst|command_1_local[28]
--operation mode is normal

Y1_command_1_local[28]_lut_out = NE1_MASTERHWDATA[28];
Y1_command_1_local[28] = DFFE(Y1_command_1_local[28]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L37);


--Y1_command_0_local[28] is slaveregister:slaveregister_inst|command_0_local[28]
--operation mode is normal

Y1_command_0_local[28]_lut_out = NE1_MASTERHWDATA[28];
Y1_command_0_local[28] = DFFE(Y1_command_0_local[28]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L96);


--Y1L103 is slaveregister:slaveregister_inst|Mux_394_rtl_401_rtl_582~0
--operation mode is normal

Y1L103 = B1L21Q & (B1L9Q # GB63_sload_path[28]) # !B1L21Q & !B1L9Q & Y1_command_0_local[28];


--H1L92Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[28]~reg0
--operation mode is normal

H1L92Q_lut_out = GB63_sload_path[28];
H1L92Q = DFFE(H1L92Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--Y1L203 is slaveregister:slaveregister_inst|Mux_394_rtl_401_rtl_582~1
--operation mode is normal

Y1L203 = Y1L103 & (H1L92Q # !B1L9Q) # !Y1L103 & Y1_command_1_local[28] & B1L9Q;


--Y1L992 is slaveregister:slaveregister_inst|Mux_394_rtl_401_rtl_581~0
--operation mode is normal

Y1L992 = B1L11Q & (B1L01Q # A1L363) # !B1L11Q & !B1L01Q & Y1L203;


--Y1_rx_dpr_radr_local[28] is slaveregister:slaveregister_inst|rx_dpr_radr_local[28]
--operation mode is normal

Y1_rx_dpr_radr_local[28]_lut_out = NE1_MASTERHWDATA[28];
Y1_rx_dpr_radr_local[28] = DFFE(Y1_rx_dpr_radr_local[28]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L936);


--Y1_tx_dpr_wadr_local[28] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[28]
--operation mode is normal

Y1_tx_dpr_wadr_local[28]_lut_out = NE1_MASTERHWDATA[28];
Y1_tx_dpr_wadr_local[28] = DFFE(Y1_tx_dpr_wadr_local[28]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L476);


--Y1_com_ctrl_local[28] is slaveregister:slaveregister_inst|com_ctrl_local[28]
--operation mode is normal

Y1_com_ctrl_local[28]_lut_out = NE1_MASTERHWDATA[28];
Y1_com_ctrl_local[28] = DFFE(Y1_com_ctrl_local[28]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L6);


--Y1L303 is slaveregister:slaveregister_inst|Mux_394_rtl_401_rtl_585~4
--operation mode is normal

Y1L303 = Y1_tx_dpr_wadr_local[28] & (Y1_com_ctrl_local[28] # B1L21Q) # !Y1_tx_dpr_wadr_local[28] & Y1_com_ctrl_local[28] & !B1L21Q;


--Y1L403 is slaveregister:slaveregister_inst|Mux_394_rtl_401_rtl_585~9
--operation mode is normal

Y1L403 = B1L9Q & Y1_rx_dpr_radr_local[28] & B1L21Q # !B1L9Q & Y1L303;


--Y1L003 is slaveregister:slaveregister_inst|Mux_394_rtl_401_rtl_581~1
--operation mode is normal

Y1L003 = Y1L992 & (Y1L403 # !B1L01Q) # !Y1L992 & A1L263 & B1L01Q;


--H1L97Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[29]~reg0
--operation mode is normal

H1L97Q_lut_out = GB63_sload_path[29];
H1L97Q = DFFE(H1L97Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--A1L463 is rtl~1521
--operation mode is normal

A1L463 = B1L9Q & Y1_command_2_local[29] & !B1L21Q # !B1L9Q & H1L97Q & B1L21Q;


--Y1_command_4_local[29] is slaveregister:slaveregister_inst|command_4_local[29]
--operation mode is normal

Y1_command_4_local[29]_lut_out = NE1_MASTERHWDATA[29];
Y1_command_4_local[29] = DFFE(Y1_command_4_local[29]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L181);


--Y1_command_3_local[29] is slaveregister:slaveregister_inst|command_3_local[29]
--operation mode is normal

Y1_command_3_local[29]_lut_out = NE1_MASTERHWDATA[29];
Y1_command_3_local[29] = DFFE(Y1_command_3_local[29]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L441);


--A1L563 is rtl~1528
--operation mode is normal

A1L563 = B1L9Q & Y1_command_3_local[29] & !B1L21Q # !B1L9Q & Y1_command_4_local[29] & B1L21Q;


--Y1_command_1_local[29] is slaveregister:slaveregister_inst|command_1_local[29]
--operation mode is normal

Y1_command_1_local[29]_lut_out = NE1_MASTERHWDATA[29];
Y1_command_1_local[29] = DFFE(Y1_command_1_local[29]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L37);


--Y1_command_0_local[29] is slaveregister:slaveregister_inst|command_0_local[29]
--operation mode is normal

Y1_command_0_local[29]_lut_out = NE1_MASTERHWDATA[29];
Y1_command_0_local[29] = DFFE(Y1_command_0_local[29]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L96);


--Y1L592 is slaveregister:slaveregister_inst|Mux_393_rtl_404_rtl_590~0
--operation mode is normal

Y1L592 = B1L21Q & (B1L9Q # GB63_sload_path[29]) # !B1L21Q & !B1L9Q & Y1_command_0_local[29];


--H1L03Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[29]~reg0
--operation mode is normal

H1L03Q_lut_out = GB63_sload_path[29];
H1L03Q = DFFE(H1L03Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--Y1L692 is slaveregister:slaveregister_inst|Mux_393_rtl_404_rtl_590~1
--operation mode is normal

Y1L692 = Y1L592 & (H1L03Q # !B1L9Q) # !Y1L592 & Y1_command_1_local[29] & B1L9Q;


--Y1L392 is slaveregister:slaveregister_inst|Mux_393_rtl_404_rtl_589~0
--operation mode is normal

Y1L392 = B1L11Q & (B1L01Q # A1L563) # !B1L11Q & !B1L01Q & Y1L692;


--Y1_rx_dpr_radr_local[29] is slaveregister:slaveregister_inst|rx_dpr_radr_local[29]
--operation mode is normal

Y1_rx_dpr_radr_local[29]_lut_out = NE1_MASTERHWDATA[29];
Y1_rx_dpr_radr_local[29] = DFFE(Y1_rx_dpr_radr_local[29]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L936);


--Y1_tx_dpr_wadr_local[29] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[29]
--operation mode is normal

Y1_tx_dpr_wadr_local[29]_lut_out = NE1_MASTERHWDATA[29];
Y1_tx_dpr_wadr_local[29] = DFFE(Y1_tx_dpr_wadr_local[29]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L476);


--Y1_com_ctrl_local[29] is slaveregister:slaveregister_inst|com_ctrl_local[29]
--operation mode is normal

Y1_com_ctrl_local[29]_lut_out = NE1_MASTERHWDATA[29];
Y1_com_ctrl_local[29] = DFFE(Y1_com_ctrl_local[29]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L6);


--Y1L792 is slaveregister:slaveregister_inst|Mux_393_rtl_404_rtl_593~4
--operation mode is normal

Y1L792 = Y1_tx_dpr_wadr_local[29] & (Y1_com_ctrl_local[29] # B1L21Q) # !Y1_tx_dpr_wadr_local[29] & Y1_com_ctrl_local[29] & !B1L21Q;


--Y1L892 is slaveregister:slaveregister_inst|Mux_393_rtl_404_rtl_593~9
--operation mode is normal

Y1L892 = B1L9Q & Y1_rx_dpr_radr_local[29] & B1L21Q # !B1L9Q & Y1L792;


--Y1L492 is slaveregister:slaveregister_inst|Mux_393_rtl_404_rtl_589~1
--operation mode is normal

Y1L492 = Y1L392 & (Y1L892 # !B1L01Q) # !Y1L392 & A1L463 & B1L01Q;


--H1L08Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[30]~reg0
--operation mode is normal

H1L08Q_lut_out = GB63_sload_path[30];
H1L08Q = DFFE(H1L08Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--A1L663 is rtl~1535
--operation mode is normal

A1L663 = B1L9Q & Y1_command_2_local[30] & !B1L21Q # !B1L9Q & H1L08Q & B1L21Q;


--Y1_command_4_local[30] is slaveregister:slaveregister_inst|command_4_local[30]
--operation mode is normal

Y1_command_4_local[30]_lut_out = NE1_MASTERHWDATA[30];
Y1_command_4_local[30] = DFFE(Y1_command_4_local[30]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L181);


--Y1_command_3_local[30] is slaveregister:slaveregister_inst|command_3_local[30]
--operation mode is normal

Y1_command_3_local[30]_lut_out = NE1_MASTERHWDATA[30];
Y1_command_3_local[30] = DFFE(Y1_command_3_local[30]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L441);


--A1L763 is rtl~1542
--operation mode is normal

A1L763 = B1L9Q & Y1_command_3_local[30] & !B1L21Q # !B1L9Q & Y1_command_4_local[30] & B1L21Q;


--Y1_command_1_local[30] is slaveregister:slaveregister_inst|command_1_local[30]
--operation mode is normal

Y1_command_1_local[30]_lut_out = NE1_MASTERHWDATA[30];
Y1_command_1_local[30] = DFFE(Y1_command_1_local[30]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L37);


--Y1_command_0_local[30] is slaveregister:slaveregister_inst|command_0_local[30]
--operation mode is normal

Y1_command_0_local[30]_lut_out = NE1_MASTERHWDATA[30];
Y1_command_0_local[30] = DFFE(Y1_command_0_local[30]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L96);


--Y1L982 is slaveregister:slaveregister_inst|Mux_392_rtl_407_rtl_595~0
--operation mode is normal

Y1L982 = B1L21Q & (B1L9Q # GB63_sload_path[30]) # !B1L21Q & !B1L9Q & Y1_command_0_local[30];


--H1L13Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[30]~reg0
--operation mode is normal

H1L13Q_lut_out = GB63_sload_path[30];
H1L13Q = DFFE(H1L13Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--Y1L092 is slaveregister:slaveregister_inst|Mux_392_rtl_407_rtl_595~1
--operation mode is normal

Y1L092 = Y1L982 & (H1L13Q # !B1L9Q) # !Y1L982 & Y1_command_1_local[30] & B1L9Q;


--Y1L782 is slaveregister:slaveregister_inst|Mux_392_rtl_407_rtl_594~0
--operation mode is normal

Y1L782 = B1L11Q & (B1L01Q # A1L763) # !B1L11Q & !B1L01Q & Y1L092;


--Y1_rx_dpr_radr_local[30] is slaveregister:slaveregister_inst|rx_dpr_radr_local[30]
--operation mode is normal

Y1_rx_dpr_radr_local[30]_lut_out = NE1_MASTERHWDATA[30];
Y1_rx_dpr_radr_local[30] = DFFE(Y1_rx_dpr_radr_local[30]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L936);


--Y1_tx_dpr_wadr_local[30] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[30]
--operation mode is normal

Y1_tx_dpr_wadr_local[30]_lut_out = NE1_MASTERHWDATA[30];
Y1_tx_dpr_wadr_local[30] = DFFE(Y1_tx_dpr_wadr_local[30]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L476);


--Y1_com_ctrl_local[30] is slaveregister:slaveregister_inst|com_ctrl_local[30]
--operation mode is normal

Y1_com_ctrl_local[30]_lut_out = NE1_MASTERHWDATA[30];
Y1_com_ctrl_local[30] = DFFE(Y1_com_ctrl_local[30]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L6);


--Y1L192 is slaveregister:slaveregister_inst|Mux_392_rtl_407_rtl_598~4
--operation mode is normal

Y1L192 = Y1_tx_dpr_wadr_local[30] & (Y1_com_ctrl_local[30] # B1L21Q) # !Y1_tx_dpr_wadr_local[30] & Y1_com_ctrl_local[30] & !B1L21Q;


--Y1L292 is slaveregister:slaveregister_inst|Mux_392_rtl_407_rtl_598~9
--operation mode is normal

Y1L292 = B1L9Q & Y1_rx_dpr_radr_local[30] & B1L21Q # !B1L9Q & Y1L192;


--Y1L882 is slaveregister:slaveregister_inst|Mux_392_rtl_407_rtl_594~1
--operation mode is normal

Y1L882 = Y1L782 & (Y1L292 # !B1L01Q) # !Y1L782 & A1L663 & B1L01Q;


--H1L18Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[31]~reg0
--operation mode is normal

H1L18Q_lut_out = GB63_sload_path[31];
H1L18Q = DFFE(H1L18Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L001);


--A1L863 is rtl~1549
--operation mode is normal

A1L863 = B1L9Q & Y1_command_2_local[31] & !B1L21Q # !B1L9Q & H1L18Q & B1L21Q;


--Y1_command_4_local[31] is slaveregister:slaveregister_inst|command_4_local[31]
--operation mode is normal

Y1_command_4_local[31]_lut_out = NE1_MASTERHWDATA[31];
Y1_command_4_local[31] = DFFE(Y1_command_4_local[31]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L181);


--Y1_command_3_local[31] is slaveregister:slaveregister_inst|command_3_local[31]
--operation mode is normal

Y1_command_3_local[31]_lut_out = NE1_MASTERHWDATA[31];
Y1_command_3_local[31] = DFFE(Y1_command_3_local[31]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L441);


--A1L963 is rtl~1556
--operation mode is normal

A1L963 = B1L9Q & Y1_command_3_local[31] & !B1L21Q # !B1L9Q & Y1_command_4_local[31] & B1L21Q;


--Y1_command_1_local[31] is slaveregister:slaveregister_inst|command_1_local[31]
--operation mode is normal

Y1_command_1_local[31]_lut_out = NE1_MASTERHWDATA[31];
Y1_command_1_local[31] = DFFE(Y1_command_1_local[31]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L37);


--Y1_command_0_local[31] is slaveregister:slaveregister_inst|command_0_local[31]
--operation mode is normal

Y1_command_0_local[31]_lut_out = NE1_MASTERHWDATA[31];
Y1_command_0_local[31] = DFFE(Y1_command_0_local[31]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L96);


--Y1L382 is slaveregister:slaveregister_inst|Mux_391_rtl_410_rtl_600~0
--operation mode is normal

Y1L382 = B1L21Q & (B1L9Q # GB63_sload_path[31]) # !B1L21Q & !B1L9Q & Y1_command_0_local[31];


--H1L23Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[31]~reg0
--operation mode is normal

H1L23Q_lut_out = GB63_sload_path[31];
H1L23Q = DFFE(H1L23Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , H1L99);


--Y1L482 is slaveregister:slaveregister_inst|Mux_391_rtl_410_rtl_600~1
--operation mode is normal

Y1L482 = Y1L382 & (H1L23Q # !B1L9Q) # !Y1L382 & Y1_command_1_local[31] & B1L9Q;


--Y1L182 is slaveregister:slaveregister_inst|Mux_391_rtl_410_rtl_599~0
--operation mode is normal

Y1L182 = B1L11Q & (B1L01Q # A1L963) # !B1L11Q & !B1L01Q & Y1L482;


--Y1_rx_dpr_radr_local[31] is slaveregister:slaveregister_inst|rx_dpr_radr_local[31]
--operation mode is normal

Y1_rx_dpr_radr_local[31]_lut_out = NE1_MASTERHWDATA[31];
Y1_rx_dpr_radr_local[31] = DFFE(Y1_rx_dpr_radr_local[31]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L936);


--Y1_tx_dpr_wadr_local[31] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[31]
--operation mode is normal

Y1_tx_dpr_wadr_local[31]_lut_out = NE1_MASTERHWDATA[31];
Y1_tx_dpr_wadr_local[31] = DFFE(Y1_tx_dpr_wadr_local[31]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L476);


--Y1_com_ctrl_local[31] is slaveregister:slaveregister_inst|com_ctrl_local[31]
--operation mode is normal

Y1_com_ctrl_local[31]_lut_out = NE1_MASTERHWDATA[31];
Y1_com_ctrl_local[31] = DFFE(Y1_com_ctrl_local[31]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L6);


--Y1L582 is slaveregister:slaveregister_inst|Mux_391_rtl_410_rtl_603~4
--operation mode is normal

Y1L582 = Y1_tx_dpr_wadr_local[31] & (Y1_com_ctrl_local[31] # B1L21Q) # !Y1_tx_dpr_wadr_local[31] & Y1_com_ctrl_local[31] & !B1L21Q;


--Y1L682 is slaveregister:slaveregister_inst|Mux_391_rtl_410_rtl_603~9
--operation mode is normal

Y1L682 = B1L9Q & Y1_rx_dpr_radr_local[31] & B1L21Q # !B1L9Q & Y1L582;


--Y1L282 is slaveregister:slaveregister_inst|Mux_391_rtl_410_rtl_599~1
--operation mode is normal

Y1L282 = Y1L182 & (Y1L682 # !B1L01Q) # !Y1L182 & A1L863 & B1L01Q;


--B1L4Q is ahb_slave:ahb_slave_inst|masterhresp[0]~reg0
--operation mode is normal

B1L4Q_lut_out = B1L55Q # B1L43 & (B1L04 # !B1L1);
B1L4Q = DFFE(B1L4Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--BD1L9 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|rxcteq5~38
--operation mode is normal

BD1L9 = GB21_sload_path[0] & !GB21_sload_path[1] & !GB21_sload_path[3] & !GB21_sload_path[4];


--BD1L2 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|altr_temp~333
--operation mode is normal

BD1L2 = BD1L9 & BD1L71Q & GB21_sload_path[2] & !DC1L51Q;


--XC1L1 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|Par_74180:inst|54~25
--operation mode is normal

XC1L1 = CD1_dffs[3] $ CD1_dffs[2] $ CD1_dffs[1] $ CD1_dffs[0];


--XC1L2 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|Par_74180:inst|54~30
--operation mode is normal

XC1L2 = CD1_dffs[6] $ CD1_dffs[5] $ CD1_dffs[4];


--MB1L821Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~35
--operation mode is normal

MB1L821Q_lut_out = MB1L721Q & (SD1L53Q # MB1L821Q & !SD1L31Q) # !MB1L721Q & MB1L821Q & !SD1L31Q;
MB1L821Q = DFFE(MB1L821Q_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--MB1L421Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~31
--operation mode is normal

MB1L421Q_lut_out = UB1L02Q & (MB1L17Q # MB1L421Q & !SD1L31Q) # !UB1L02Q & MB1L421Q & !SD1L31Q;
MB1L421Q = DFFE(MB1L421Q_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--MB1L021Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~26
--operation mode is normal

MB1L021Q_lut_out = MB1L711Q & (SD1L53Q # MB1L021Q & !SD1L31Q) # !MB1L711Q & MB1L021Q & !SD1L31Q;
MB1L021Q = DFFE(MB1L021Q_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--MB1L121Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~28
--operation mode is normal

MB1L121Q_lut_out = MB1L59 # UB1L83 & UB1L4 & MB1L211Q;
MB1L121Q = DFFE(MB1L121Q_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--MB1L811Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~24
--operation mode is normal

MB1L811Q_lut_out = MB1L03 & (MB1L811Q & !SD1L31Q # !Y1_com_ctrl_local[2]) # !MB1L03 & MB1L811Q & !SD1L31Q;
MB1L811Q = DFFE(MB1L811Q_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--MB1L45 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|CMD_WAIT~30
--operation mode is normal

MB1L45 = !MB1L421Q & !MB1L021Q & !MB1L121Q & !MB1L811Q;


--MB1L321Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~30
--operation mode is normal

MB1L321Q_lut_out = MB1L11 # MB1L69 & !RB1L92 & !RB1L13;
MB1L321Q = DFFE(MB1L321Q_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--MB1L221Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~29
--operation mode is normal

MB1L221Q_lut_out = MB1L2 # MB1L9 # MB1L221Q & !SD1L31Q;
MB1L221Q = DFFE(MB1L221Q_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--MB1L35 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|CMD_WAIT~19
--operation mode is normal

MB1L35 = !MB1L321Q & !MB1L221Q;


--MB1L15 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|CMD_WAIT~15
--operation mode is normal

MB1L15 = SD1L31Q & (MB1L821Q # !MB1L35 # !MB1L45);


--MB1L521Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~32
--operation mode is normal

MB1L521Q_lut_out = MB1L611Q & (NB1L31Q # MB1L521Q & !NB1L61Q) # !MB1L611Q & MB1L521Q & !NB1L61Q;
MB1L521Q = DFFE(MB1L521Q_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--NB1L61Q is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|pulse_sent~reg
--operation mode is normal

NB1L61Q_lut_out = MB1L521Q & NB1L6;
NB1L61Q = DFFE(NB1L61Q_lut_out, GLOBAL(HE1_outclock0), MB1L351Q, , );


--MB1L6 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|altr_temp~2385
--operation mode is normal

MB1L6 = MB1L521Q & NB1L61Q;


--MB1L111Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~15
--operation mode is normal

MB1L111Q_lut_out = MB1L111Q # !MB1_SV10 & !MB1_SV11 & !MB1_SV12;
MB1L111Q = DFFE(MB1L111Q_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--MB1L61 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|altr_temp~2837
--operation mode is normal

MB1L61 = !MB1L111Q & (MB1_SV10 # MB1_SV11 # MB1_SV12);


--MB1L311Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~18
--operation mode is normal

MB1L311Q_lut_out = UB1L8 & MB1L521Q & NB1L61Q # !UB1L8 & (MB1L311Q # MB1L521Q & NB1L61Q);
MB1L311Q = DFFE(MB1L311Q_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--UB1L9 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|drreq_rcvd~50
--operation mode is normal

UB1L9 = CD1_dffs[4] & !CD1_dffs[3];


--UB1L8 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|drreq_rcvd~23
--operation mode is normal

UB1L8 = UB1L23 & UB1L9 & CD1_dffs[2] & !CD1_dffs[5];

--UB1L01 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|drreq_rcvd~54
--operation mode is normal

UB1L01 = UB1L23 & UB1L9 & CD1_dffs[2] & !CD1_dffs[5];


--MB1L86 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|rec_ctrl~34
--operation mode is normal

MB1L86 = MB1L6 # MB1L61 # MB1L311Q & !UB1L8;


--UB1L02Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|msg_err~reg
--operation mode is normal

UB1L02Q_lut_out = UB1L22Q & (BD1L6Q # BD1L4Q & !UB1L11);
UB1L02Q = DFFE(UB1L02Q_lut_out, GLOBAL(HE1_outclock0), KB1_inst5, , );


--MB1L12 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|altr_temp~3644
--operation mode is normal

MB1L12 = MB1L17Q & !UB1L02Q;


--UB1L41 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|eof_rcvd~50
--operation mode is normal

UB1L41 = CD1_dffs[3] & !CD1_dffs[4] & !CD1_dffs[2];


--MB1L5 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|altr_temp~2379
--operation mode is normal

MB1L5 = MB1L12 & (CD1_dffs[5] # !UB1L41 # !UB1L23);


--MB1L07 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|rec_data~49
--operation mode is normal

MB1L07 = !MB1L5 & (CD1_dffs[3] # !MB1L211Q # !UB1L33);


--A1L422 is rtl~0
--operation mode is normal

A1L422 = A_nB $ CD1_dffs[0];

--A1L173 is rtl~4561
--operation mode is normal

A1L173 = A_nB $ CD1_dffs[0];


--UB1L21 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|eof_rcvd~43
--operation mode is normal

UB1L21 = A1L422 & BD1L4Q & !MB1L96Q & !CD1_dffs[5];


--UB1L13 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|stf_rcvd~23
--operation mode is normal

UB1L13 = UB1L21 & CD1_dffs[2] & !CD1_dffs[4] & !CD1_dffs[3];


--MB1L42 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|altr_temp~3701
--operation mode is normal

MB1L42 = !UB1L83 & !MB1L92;


--MB1L32 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|altr_temp~3697
--operation mode is normal

MB1L32 = MB1L211Q & (!CD1_dffs[2] # !UB1L9 # !UB1L21);

--MB1L13 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|altr_temp~3812
--operation mode is normal

MB1L13 = MB1L211Q & (!CD1_dffs[2] # !UB1L9 # !UB1L21);


--MB1L011Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg2~19
--operation mode is normal

MB1L011Q_lut_out = MB1L011Q & !GB63_sload_path[18] # !MB1L301Q;
MB1L011Q = DFFE(MB1L011Q_lut_out, GLOBAL(HE1_outclock0), , , );


--MB1L301Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg2~12
--operation mode is normal

MB1L301Q_lut_out = VCC;
MB1L301Q = DFFE(MB1L301Q_lut_out, GLOBAL(HE1_outclock0), , , );


--MB1L451 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|WAIT_6ms~0
--operation mode is normal

MB1L451 = MB1L011Q & !GB63_sload_path[18] # !MB1L301Q;


--MB1L601Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg2~15
--operation mode is normal

MB1L601Q_lut_out = UB1L3 & MB1L501Q # !UB1L3 & MB1L601Q & !MB1L66;
MB1L601Q = DFFE(MB1L601Q_lut_out, GLOBAL(HE1_outclock0), , , );


--MB1L701Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg2~16
--operation mode is normal

MB1L701Q_lut_out = UB1L3 & MB1L601Q # !UB1L3 & MB1L701Q & !MB1L66;
MB1L701Q = DFFE(MB1L701Q_lut_out, GLOBAL(HE1_outclock0), , , );


--MB1L95 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|CRES_3~0
--operation mode is normal

MB1L95 = UB1L3 & MB1L601Q # !UB1L3 & MB1L701Q & !MB1L66;


--MB1L501Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg2~14
--operation mode is normal

MB1L501Q_lut_out = UB1L3 & MB1L801Q # !UB1L3 & MB1L501Q & !MB1L66;
MB1L501Q = DFFE(MB1L501Q_lut_out, GLOBAL(HE1_outclock0), , , );


--MB1L85 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|CRES_2~0
--operation mode is normal

MB1L85 = UB1L3 & MB1L501Q # !UB1L3 & MB1L601Q & !MB1L66;


--MB1L901Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg2~18
--operation mode is normal

MB1L901Q_lut_out = MB1L901Q # MB1L71 & MB1L401Q & !MB1_SV1;
MB1L901Q = DFFE(MB1L901Q_lut_out, GLOBAL(HE1_outclock0), , , );


--MB1_SV2 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SV2
--operation mode is normal

MB1_SV2_lut_out = MB1L041 # MB1L201 # !MB1L931 # !MB1L67;
MB1_SV2 = DFFE(MB1_SV2_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--MB1_SV3 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SV3
--operation mode is normal

MB1_SV3_lut_out = MB1L101 # MB1L341 # !MB1L46 # !MB1L631;
MB1_SV3 = DFFE(MB1_SV3_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--MB1_SV8 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SV8
--operation mode is normal

MB1_SV8_lut_out = !MB1L79 & !MB1L49 & !MB1L641 & MB1L831;
MB1_SV8 = DFFE(MB1_SV8_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--MB1_SV0 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SV0
--operation mode is normal

MB1_SV0_lut_out = MB1L101 # MB1L001 # MB1L051 # MB1L231;
MB1_SV0 = DFFE(MB1_SV0_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--MB1L71 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|altr_temp~2838
--operation mode is normal

MB1L71 = MB1_SV2 & !MB1_SV3 & !MB1_SV8 & MB1_SV0 # !MB1_SV2 & MB1_SV3 & MB1_SV8 & !MB1_SV0;


--MB1L401Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg2~13
--operation mode is normal

MB1L401Q_lut_out = UB1L3 & (MB1L701Q # MB1L401Q & !MB1L81) # !UB1L3 & MB1L401Q & !MB1L81;
MB1L401Q = DFFE(MB1L401Q_lut_out, GLOBAL(HE1_outclock0), , , );


--MB1_SV1 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SV1
--operation mode is normal

MB1_SV1_lut_out = MB1L39 # MB1L19 # MB1L531 # !MB1L631;
MB1_SV1 = DFFE(MB1_SV1_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--MB1L26 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|DOM_RBT~0
--operation mode is normal

MB1L26 = MB1L901Q # MB1L71 & MB1L401Q & !MB1_SV1;


--MB1L7 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|altr_temp~2451
--operation mode is normal

MB1L7 = MB1L011Q & GB63_sload_path[18];


--MB1L801Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg2~17
--operation mode is normal

MB1L801Q_lut_out = MB1L16 # MB1L66 & !MB1L27;
MB1L801Q = DFFE(MB1L801Q_lut_out, GLOBAL(HE1_outclock0), , , );


--UB1L6 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|comres_rcvd~37
--operation mode is normal

UB1L6 = BD1L4Q & !CD1_dffs[4] & (A_nB $ CD1_dffs[0]);


--MB1L16 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|CRES_WAIT~26
--operation mode is normal

MB1L16 = MB1L7 # MB1L801Q & (!UB1L7 # !UB1L6);


--MB1L27 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|rec_ena~78
--operation mode is normal

MB1L27 = !MB1L701Q & !MB1L601Q & !MB1L501Q;


--MB1L06 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|CRES_WAIT~14
--operation mode is normal

MB1L06 = MB1L16 # MB1L66 & !MB1L27;


--MB1L75 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|CRES_1~0
--operation mode is normal

MB1L75 = UB1L3 & MB1L801Q # !UB1L3 & MB1L501Q & !MB1L66;


--NB1L8 is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~38
--operation mode is normal

NB1L8 = !GB72_sload_path[11] & !GB72_sload_path[12] & !GB72_sload_path[13] & !GB72_sload_path[14];


--NB1L9 is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~42
--operation mode is normal

NB1L9 = GB72_sload_path[8] & !GB72_sload_path[7] & !GB72_sload_path[9] & !GB72_sload_path[10];


--NB1L01 is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~71
--operation mode is normal

NB1L01 = GB72_sload_path[3] & GB72_sload_path[5] & !GB72_sload_path[6];


--NB1L7 is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~10
--operation mode is normal

NB1L7 = NB1L8 & NB1L9 & NB1L01 & !GB72_sload_path[0];

--NB1L21 is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~89
--operation mode is normal

NB1L21 = NB1L8 & NB1L9 & NB1L01 & !GB72_sload_path[0];


--NB1L2 is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|altr_temp~218
--operation mode is normal

NB1L2 = GB72_sload_path[4] & !GB72_sload_path[1] & !GB72_sload_path[2];


--MB1L351Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|timer_clrn~reg
--operation mode is normal

MB1L351Q_lut_out = MB1L51 # MB1L251 # UB1L93 & MB1L211Q;
MB1L351Q = DFFE(MB1L351Q_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--CE1L9Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|txshclr~reg
--operation mode is normal

CE1L9Q_lut_out = !CE1L7 & (SD1L03Q # !CE1L6Q # !GB91L11);
CE1L9Q = DFFE(CE1L9Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--CD3_dffs[1] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

CD3_dffs[1]_lut_out = RC32L3 & (CD3_dffs[2] # CE1L11Q) # !RC32L3 & CD3_dffs[2] & !CE1L11Q;
CD3_dffs[1] = DFFE(CD3_dffs[1]_lut_out, GLOBAL(HE1_outclock0), CE1L9Q, , CE1L01Q);


--CE1L01Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|txshen~reg
--operation mode is normal

CE1L01Q_lut_out = CE1L1 # !CE1L21;
CE1L01Q = DFFE(CE1L01Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--NB1L1 is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|altr_temp~36
--operation mode is normal

NB1L1 = NB1L7 & GB72_sload_path[4] & !GB72_sload_path[1] & !GB72_sload_path[2];


--DB1_enable_LED_sig is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_LED_sig
--operation mode is normal

DB1_enable_LED_sig_lut_out = Y1_command_0_local[3] & (DB1_enable_LED_sig & !DB1_ATWDTrigger_sig # !DB1_enable_LED_old) # !Y1_command_0_local[3] & DB1_enable_LED_sig & !DB1_ATWDTrigger_sig;
DB1_enable_LED_sig = DFFE(DB1_enable_LED_sig_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--X1_SRG[10] is led2atwddelay:LED2ATWDdelay_inst|SRG[10]
--operation mode is normal

X1_SRG[10]_lut_out = X1_SRG[9];
X1_SRG[10] = DFFE(X1_SRG[10]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--X1_SRG[9] is led2atwddelay:LED2ATWDdelay_inst|SRG[9]
--operation mode is normal

X1_SRG[9]_lut_out = X1_SRG[8];
X1_SRG[9] = DFFE(X1_SRG[9]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--X1_SRG[8] is led2atwddelay:LED2ATWDdelay_inst|SRG[8]
--operation mode is normal

X1_SRG[8]_lut_out = X1_SRG[7];
X1_SRG[8] = DFFE(X1_SRG[8]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--X1L11 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_511~0
--operation mode is normal

X1L11 = Y1_command_4_local[0] & (Y1_command_4_local[1] # X1_SRG[9]) # !Y1_command_4_local[0] & !Y1_command_4_local[1] & X1_SRG[8];


--X1_SRG[11] is led2atwddelay:LED2ATWDdelay_inst|SRG[11]
--operation mode is normal

X1_SRG[11]_lut_out = X1_SRG[10];
X1_SRG[11] = DFFE(X1_SRG[11]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--X1L21 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_511~1
--operation mode is normal

X1L21 = X1L11 & (X1_SRG[11] # !Y1_command_4_local[1]) # !X1L11 & X1_SRG[10] & Y1_command_4_local[1];


--X1_SRG[5] is led2atwddelay:LED2ATWDdelay_inst|SRG[5]
--operation mode is normal

X1_SRG[5]_lut_out = X1_SRG[4];
X1_SRG[5] = DFFE(X1_SRG[5]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--X1_SRG[6] is led2atwddelay:LED2ATWDdelay_inst|SRG[6]
--operation mode is normal

X1_SRG[6]_lut_out = X1_SRG[5];
X1_SRG[6] = DFFE(X1_SRG[6]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--X1_SRG[4] is led2atwddelay:LED2ATWDdelay_inst|SRG[4]
--operation mode is normal

X1_SRG[4]_lut_out = X1_SRG[3];
X1_SRG[4] = DFFE(X1_SRG[4]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--X1L9 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_510~0
--operation mode is normal

X1L9 = Y1_command_4_local[1] & (Y1_command_4_local[0] # X1_SRG[6]) # !Y1_command_4_local[1] & !Y1_command_4_local[0] & X1_SRG[4];


--X1_SRG[7] is led2atwddelay:LED2ATWDdelay_inst|SRG[7]
--operation mode is normal

X1_SRG[7]_lut_out = X1_SRG[6];
X1_SRG[7] = DFFE(X1_SRG[7]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--X1L01 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_510~1
--operation mode is normal

X1L01 = X1L9 & (X1_SRG[7] # !Y1_command_4_local[0]) # !X1L9 & X1_SRG[5] & Y1_command_4_local[0];


--X1_SRG[2] is led2atwddelay:LED2ATWDdelay_inst|SRG[2]
--operation mode is normal

X1_SRG[2]_lut_out = X1_SRG[1];
X1_SRG[2] = DFFE(X1_SRG[2]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--X1_SRG[1] is led2atwddelay:LED2ATWDdelay_inst|SRG[1]
--operation mode is normal

X1_SRG[1]_lut_out = X1_SRG[0];
X1_SRG[1] = DFFE(X1_SRG[1]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--X1_SRG[0] is led2atwddelay:LED2ATWDdelay_inst|SRG[0]
--operation mode is normal

X1_SRG[0]_lut_out = W1_LEDdelay[0] & X1L3 & X1L4;
X1_SRG[0] = DFFE(X1_SRG[0]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--X1L7 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_509~0
--operation mode is normal

X1L7 = Y1_command_4_local[0] & (Y1_command_4_local[1] # X1_SRG[1]) # !Y1_command_4_local[0] & !Y1_command_4_local[1] & X1_SRG[0];


--X1_SRG[3] is led2atwddelay:LED2ATWDdelay_inst|SRG[3]
--operation mode is normal

X1_SRG[3]_lut_out = X1_SRG[2];
X1_SRG[3] = DFFE(X1_SRG[3]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--X1L8 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_509~1
--operation mode is normal

X1L8 = X1L7 & (X1_SRG[3] # !Y1_command_4_local[1]) # !X1L7 & X1_SRG[2] & Y1_command_4_local[1];


--X1L5 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_508~0
--operation mode is normal

X1L5 = Y1_command_4_local[2] & (Y1_command_4_local[3] # X1L01) # !Y1_command_4_local[2] & !Y1_command_4_local[3] & X1L8;


--X1_SRG[13] is led2atwddelay:LED2ATWDdelay_inst|SRG[13]
--operation mode is normal

X1_SRG[13]_lut_out = X1_SRG[12];
X1_SRG[13] = DFFE(X1_SRG[13]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--X1_SRG[14] is led2atwddelay:LED2ATWDdelay_inst|SRG[14]
--operation mode is normal

X1_SRG[14]_lut_out = X1_SRG[13];
X1_SRG[14] = DFFE(X1_SRG[14]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--X1_SRG[12] is led2atwddelay:LED2ATWDdelay_inst|SRG[12]
--operation mode is normal

X1_SRG[12]_lut_out = X1_SRG[11];
X1_SRG[12] = DFFE(X1_SRG[12]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--X1L31 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_512~0
--operation mode is normal

X1L31 = Y1_command_4_local[1] & (Y1_command_4_local[0] # X1_SRG[14]) # !Y1_command_4_local[1] & !Y1_command_4_local[0] & X1_SRG[12];


--X1_SRG[15] is led2atwddelay:LED2ATWDdelay_inst|SRG[15]
--operation mode is normal

X1_SRG[15]_lut_out = X1_SRG[14];
X1_SRG[15] = DFFE(X1_SRG[15]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--X1L41 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_512~1
--operation mode is normal

X1L41 = X1L31 & (X1_SRG[15] # !Y1_command_4_local[0]) # !X1L31 & X1_SRG[13] & Y1_command_4_local[0];


--X1L6 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_508~1
--operation mode is normal

X1L6 = X1L5 & (X1L41 # !Y1_command_4_local[3]) # !X1L5 & X1L21 & Y1_command_4_local[3];


--BB1L821Q is atwd:atwd0|atwd_control:inst_atwd_control|busy~reg0
--operation mode is normal

BB1L821Q_lut_out = BB1L562Q # BB1_reduce_or_165 & BB1L821Q # !BB1L452Q;
BB1L821Q = DFFE(BB1L821Q_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--DB1L51 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|set_sig~8
--operation mode is normal

DB1L51 = DB1_ATWDTrigger_sig # DB1_enable_LED_sig & X1L6 & !BB1L821Q;


--DB1_enable_old is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_old
--operation mode is normal

DB1_enable_old_lut_out = Y1_command_0_local[0];
DB1_enable_old = DFFE(DB1_enable_old_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--DB1L01 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~253
--operation mode is normal

DB1L01 = Y1_command_0_local[0] & !DB1_enable_old & !BB1L821Q;


--BB1L902Q is atwd:atwd0|atwd_control:inst_atwd_control|reset_trig~reg0
--operation mode is normal

BB1L902Q_lut_out = BB1L362Q # BB1L902Q & (BB1L852Q # !BB1L102);
BB1L902Q = DFFE(BB1L902Q_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--DB1_enable_disc_sig is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_disc_sig
--operation mode is normal

DB1_enable_disc_sig_lut_out = G1L1 & DB1_enable_disc_sig & !DB1_ATWDTrigger_sig # !G1L1 & (DB1_enable_disc_sig & !DB1_ATWDTrigger_sig # !DB1_enable_disc_old);
DB1_enable_disc_sig = DFFE(DB1_enable_disc_sig_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--DB1L9 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~43
--operation mode is normal

DB1L9 = BB1L821Q # !DB1_enable_disc_sig;


--G1_atwd0_pong_enable is atwd_ping_pong:inst_atwd_ping_pong|atwd0_pong_enable
--operation mode is normal

G1_atwd0_pong_enable_lut_out = G1L5Q # G1L6Q & G1_atwd0_pong_enable;
G1_atwd0_pong_enable = DFFE(G1_atwd0_pong_enable_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--G1L1 is atwd_ping_pong:inst_atwd_ping_pong|atwd0_enable_disc_sig~2
--operation mode is normal

G1L1 = G1_atwd0_pong_enable & !Y1_command_0_local[1] & !Y1_command_0_local[15] # !G1_atwd0_pong_enable & (Y1_command_0_local[15] # !Y1_command_0_local[1]);


--V1L2Q is roc:inst_ROC|RST_state~6
--operation mode is normal

V1L2Q_lut_out = V1L1Q # V1L2Q;
V1L2Q = DFFE(V1L2Q_lut_out, GLOBAL(HE1_outclock0), , , );


--CB1L831Q is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_done~reg0
--operation mode is normal

CB1L831Q_lut_out = CB1L871Q # CB1L831Q & (CB1L571Q # !CB1L451);
CB1L831Q = DFFE(CB1L831Q_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1L012 is atwd:atwd0|atwd_control:inst_atwd_control|Select_129_rtl_34_rtl_336~1
--operation mode is normal

BB1L012 = BB1L162Q & !CB1L831Q;


--BB1_digitize_cnt[28] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[28]
--operation mode is normal

BB1_digitize_cnt[28]_lut_out = BB1L802 & (BB1_digitize_cnt[28] # BB1L021 & BB1L552Q) # !BB1L802 & BB1L021 & BB1L552Q;
BB1_digitize_cnt[28] = DFFE(BB1_digitize_cnt[28]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_digitize_cnt[29] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[29]
--operation mode is normal

BB1_digitize_cnt[29]_lut_out = BB1L802 & (BB1_digitize_cnt[29] # BB1L221 & BB1L552Q) # !BB1L802 & BB1L221 & BB1L552Q;
BB1_digitize_cnt[29] = DFFE(BB1_digitize_cnt[29]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_digitize_cnt[30] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[30]
--operation mode is normal

BB1_digitize_cnt[30]_lut_out = BB1L802 & (BB1_digitize_cnt[30] # BB1L421 & BB1L552Q) # !BB1L802 & BB1L421 & BB1L552Q;
BB1_digitize_cnt[30] = DFFE(BB1_digitize_cnt[30]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_digitize_cnt[31] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[31]
--operation mode is normal

BB1_digitize_cnt[31]_lut_out = BB1L802 & (BB1_digitize_cnt[31] # BB1L621 & BB1L552Q) # !BB1L802 & BB1L621 & BB1L552Q;
BB1_digitize_cnt[31] = DFFE(BB1_digitize_cnt[31]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1L681 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~95
--operation mode is normal

BB1L681 = BB1_digitize_cnt[28] # BB1_digitize_cnt[29] # BB1_digitize_cnt[30] # BB1_digitize_cnt[31];


--BB1_digitize_cnt[24] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[24]
--operation mode is normal

BB1_digitize_cnt[24]_lut_out = BB1L802 & (BB1_digitize_cnt[24] # BB1L211 & BB1L552Q) # !BB1L802 & BB1L211 & BB1L552Q;
BB1_digitize_cnt[24] = DFFE(BB1_digitize_cnt[24]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_digitize_cnt[25] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[25]
--operation mode is normal

BB1_digitize_cnt[25]_lut_out = BB1L802 & (BB1_digitize_cnt[25] # BB1L411 & BB1L552Q) # !BB1L802 & BB1L411 & BB1L552Q;
BB1_digitize_cnt[25] = DFFE(BB1_digitize_cnt[25]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_digitize_cnt[26] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[26]
--operation mode is normal

BB1_digitize_cnt[26]_lut_out = BB1L802 & (BB1_digitize_cnt[26] # BB1L611 & BB1L552Q) # !BB1L802 & BB1L611 & BB1L552Q;
BB1_digitize_cnt[26] = DFFE(BB1_digitize_cnt[26]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_digitize_cnt[27] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[27]
--operation mode is normal

BB1_digitize_cnt[27]_lut_out = BB1L802 & (BB1_digitize_cnt[27] # BB1L811 & BB1L552Q) # !BB1L802 & BB1L811 & BB1L552Q;
BB1_digitize_cnt[27] = DFFE(BB1_digitize_cnt[27]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1L781 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~100
--operation mode is normal

BB1L781 = BB1_digitize_cnt[24] # BB1_digitize_cnt[25] # BB1_digitize_cnt[26] # BB1_digitize_cnt[27];


--BB1_digitize_cnt[20] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[20]
--operation mode is normal

BB1_digitize_cnt[20]_lut_out = BB1L802 & (BB1_digitize_cnt[20] # BB1L401 & BB1L552Q) # !BB1L802 & BB1L401 & BB1L552Q;
BB1_digitize_cnt[20] = DFFE(BB1_digitize_cnt[20]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_digitize_cnt[21] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[21]
--operation mode is normal

BB1_digitize_cnt[21]_lut_out = BB1L802 & (BB1_digitize_cnt[21] # BB1L601 & BB1L552Q) # !BB1L802 & BB1L601 & BB1L552Q;
BB1_digitize_cnt[21] = DFFE(BB1_digitize_cnt[21]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_digitize_cnt[22] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[22]
--operation mode is normal

BB1_digitize_cnt[22]_lut_out = BB1L802 & (BB1_digitize_cnt[22] # BB1L801 & BB1L552Q) # !BB1L802 & BB1L801 & BB1L552Q;
BB1_digitize_cnt[22] = DFFE(BB1_digitize_cnt[22]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_digitize_cnt[23] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[23]
--operation mode is normal

BB1_digitize_cnt[23]_lut_out = BB1L802 & (BB1_digitize_cnt[23] # BB1L011 & BB1L552Q) # !BB1L802 & BB1L011 & BB1L552Q;
BB1_digitize_cnt[23] = DFFE(BB1_digitize_cnt[23]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1L881 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~109
--operation mode is normal

BB1L881 = BB1_digitize_cnt[20] # BB1_digitize_cnt[21] # BB1_digitize_cnt[22] # BB1_digitize_cnt[23];


--BB1_digitize_cnt[16] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[16]
--operation mode is normal

BB1_digitize_cnt[16]_lut_out = BB1L802 & (BB1_digitize_cnt[16] # BB1L69 & BB1L552Q) # !BB1L802 & BB1L69 & BB1L552Q;
BB1_digitize_cnt[16] = DFFE(BB1_digitize_cnt[16]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_digitize_cnt[17] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[17]
--operation mode is normal

BB1_digitize_cnt[17]_lut_out = BB1L802 & (BB1_digitize_cnt[17] # BB1L89 & BB1L552Q) # !BB1L802 & BB1L89 & BB1L552Q;
BB1_digitize_cnt[17] = DFFE(BB1_digitize_cnt[17]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_digitize_cnt[18] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[18]
--operation mode is normal

BB1_digitize_cnt[18]_lut_out = BB1L802 & (BB1_digitize_cnt[18] # BB1L001 & BB1L552Q) # !BB1L802 & BB1L001 & BB1L552Q;
BB1_digitize_cnt[18] = DFFE(BB1_digitize_cnt[18]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_digitize_cnt[19] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[19]
--operation mode is normal

BB1_digitize_cnt[19]_lut_out = BB1L802 & (BB1_digitize_cnt[19] # BB1L201 & BB1L552Q) # !BB1L802 & BB1L201 & BB1L552Q;
BB1_digitize_cnt[19] = DFFE(BB1_digitize_cnt[19]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1L981 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~122
--operation mode is normal

BB1L981 = BB1_digitize_cnt[16] # BB1_digitize_cnt[17] # BB1_digitize_cnt[18] # BB1_digitize_cnt[19];


--BB1L491 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~263
--operation mode is normal

BB1L491 = BB1L681 # BB1L781 # BB1L881 # BB1L981;


--BB1_digitize_cnt[12] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[12]
--operation mode is normal

BB1_digitize_cnt[12]_lut_out = BB1L802 & (BB1_digitize_cnt[12] # BB1L88 & BB1L552Q) # !BB1L802 & BB1L88 & BB1L552Q;
BB1_digitize_cnt[12] = DFFE(BB1_digitize_cnt[12]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_digitize_cnt[13] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[13]
--operation mode is normal

BB1_digitize_cnt[13]_lut_out = BB1L802 & (BB1_digitize_cnt[13] # BB1L09 & BB1L552Q) # !BB1L802 & BB1L09 & BB1L552Q;
BB1_digitize_cnt[13] = DFFE(BB1_digitize_cnt[13]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_digitize_cnt[14] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[14]
--operation mode is normal

BB1_digitize_cnt[14]_lut_out = BB1L802 & (BB1_digitize_cnt[14] # BB1L29 & BB1L552Q) # !BB1L802 & BB1L29 & BB1L552Q;
BB1_digitize_cnt[14] = DFFE(BB1_digitize_cnt[14]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_digitize_cnt[15] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[15]
--operation mode is normal

BB1_digitize_cnt[15]_lut_out = BB1L802 & (BB1_digitize_cnt[15] # BB1L49 & BB1L552Q) # !BB1L802 & BB1L49 & BB1L552Q;
BB1_digitize_cnt[15] = DFFE(BB1_digitize_cnt[15]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1L091 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~139
--operation mode is normal

BB1L091 = BB1_digitize_cnt[12] # BB1_digitize_cnt[13] # BB1_digitize_cnt[14] # BB1_digitize_cnt[15];


--BB1_digitize_cnt[8] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[8]
--operation mode is normal

BB1_digitize_cnt[8]_lut_out = BB1L802 & (BB1_digitize_cnt[8] # BB1L08 & BB1L552Q) # !BB1L802 & BB1L08 & BB1L552Q;
BB1_digitize_cnt[8] = DFFE(BB1_digitize_cnt[8]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_digitize_cnt[10] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[10]
--operation mode is normal

BB1_digitize_cnt[10]_lut_out = BB1L802 & (BB1_digitize_cnt[10] # BB1L48 & BB1L552Q) # !BB1L802 & BB1L48 & BB1L552Q;
BB1_digitize_cnt[10] = DFFE(BB1_digitize_cnt[10]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_digitize_cnt[11] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[11]
--operation mode is normal

BB1_digitize_cnt[11]_lut_out = BB1L802 & (BB1_digitize_cnt[11] # BB1L68 & BB1L552Q) # !BB1L802 & BB1L68 & BB1L552Q;
BB1_digitize_cnt[11] = DFFE(BB1_digitize_cnt[11]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_digitize_cnt[9] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[9]
--operation mode is normal

BB1_digitize_cnt[9]_lut_out = BB1L802 & (BB1_digitize_cnt[9] # BB1L28 & BB1L552Q) # !BB1L802 & BB1L28 & BB1L552Q;
BB1_digitize_cnt[9] = DFFE(BB1_digitize_cnt[9]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1L191 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~160
--operation mode is normal

BB1L191 = BB1_digitize_cnt[8] # BB1_digitize_cnt[10] # BB1_digitize_cnt[11] # !BB1_digitize_cnt[9];


--BB1_digitize_cnt[4] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[4]
--operation mode is normal

BB1_digitize_cnt[4]_lut_out = BB1L802 & (BB1_digitize_cnt[4] # BB1L27 & BB1L552Q) # !BB1L802 & BB1L27 & BB1L552Q;
BB1_digitize_cnt[4] = DFFE(BB1_digitize_cnt[4]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_digitize_cnt[5] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[5]
--operation mode is normal

BB1_digitize_cnt[5]_lut_out = BB1L802 & (BB1_digitize_cnt[5] # BB1L47 & BB1L552Q) # !BB1L802 & BB1L47 & BB1L552Q;
BB1_digitize_cnt[5] = DFFE(BB1_digitize_cnt[5]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_digitize_cnt[6] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[6]
--operation mode is normal

BB1_digitize_cnt[6]_lut_out = BB1L802 & (BB1_digitize_cnt[6] # BB1L67 & BB1L552Q) # !BB1L802 & BB1L67 & BB1L552Q;
BB1_digitize_cnt[6] = DFFE(BB1_digitize_cnt[6]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_digitize_cnt[7] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[7]
--operation mode is normal

BB1_digitize_cnt[7]_lut_out = BB1L802 & (BB1_digitize_cnt[7] # BB1L87 & BB1L552Q) # !BB1L802 & BB1L87 & BB1L552Q;
BB1_digitize_cnt[7] = DFFE(BB1_digitize_cnt[7]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1L291 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~185
--operation mode is normal

BB1L291 = BB1_digitize_cnt[4] # BB1_digitize_cnt[5] # BB1_digitize_cnt[6] # BB1_digitize_cnt[7];


--BB1_digitize_cnt[0] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[0]
--operation mode is normal

BB1_digitize_cnt[0]_lut_out = BB1L46 & (BB1L552Q # BB1L802 & BB1_digitize_cnt[0]) # !BB1L46 & BB1L802 & BB1_digitize_cnt[0];
BB1_digitize_cnt[0] = DFFE(BB1_digitize_cnt[0]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_digitize_cnt[1] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[1]
--operation mode is normal

BB1_digitize_cnt[1]_lut_out = BB1L802 & (BB1_digitize_cnt[1] # BB1L66 & BB1L552Q) # !BB1L802 & BB1L66 & BB1L552Q;
BB1_digitize_cnt[1] = DFFE(BB1_digitize_cnt[1]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_digitize_cnt[2] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[2]
--operation mode is normal

BB1_digitize_cnt[2]_lut_out = BB1L802 & (BB1_digitize_cnt[2] # BB1L86 & BB1L552Q) # !BB1L802 & BB1L86 & BB1L552Q;
BB1_digitize_cnt[2] = DFFE(BB1_digitize_cnt[2]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_digitize_cnt[3] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[3]
--operation mode is normal

BB1_digitize_cnt[3]_lut_out = BB1L802 & (BB1_digitize_cnt[3] # BB1L07 & BB1L552Q) # !BB1L802 & BB1L07 & BB1L552Q;
BB1_digitize_cnt[3] = DFFE(BB1_digitize_cnt[3]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1L391 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~214
--operation mode is normal

BB1L391 = BB1_digitize_cnt[0] # BB1_digitize_cnt[1] # BB1_digitize_cnt[2] # BB1_digitize_cnt[3];


--BB1L591 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~268
--operation mode is normal

BB1L591 = BB1L091 # BB1L191 # BB1L291 # BB1L391;


--DB1_TriggerComplete_in_sync is atwd:atwd0|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_sync
--operation mode is normal

DB1_TriggerComplete_in_sync_lut_out = DB1_TriggerComplete_in_0;
DB1_TriggerComplete_in_sync = DFFE(DB1_TriggerComplete_in_sync_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--BB1_reduce_nor_45 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45
--operation mode is normal

BB1_reduce_nor_45 = BB1L491 # BB1L591;


--BB1_settle_cnt[28] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[28]
--operation mode is normal

BB1_settle_cnt[28]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[28] # BB1L75 & BB1L462Q) # !BB1_reduce_or_180 & BB1L75 & BB1L462Q;
BB1_settle_cnt[28] = DFFE(BB1_settle_cnt[28]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_settle_cnt[29] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[29]
--operation mode is normal

BB1_settle_cnt[29]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[29] # BB1L95 & BB1L462Q) # !BB1_reduce_or_180 & BB1L95 & BB1L462Q;
BB1_settle_cnt[29] = DFFE(BB1_settle_cnt[29]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_settle_cnt[30] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[30]
--operation mode is normal

BB1_settle_cnt[30]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[30] # BB1L16 & BB1L462Q) # !BB1_reduce_or_180 & BB1L16 & BB1L462Q;
BB1_settle_cnt[30] = DFFE(BB1_settle_cnt[30]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_settle_cnt[31] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[31]
--operation mode is normal

BB1_settle_cnt[31]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[31] # BB1L36 & BB1L462Q) # !BB1_reduce_or_180 & BB1L36 & BB1L462Q;
BB1_settle_cnt[31] = DFFE(BB1_settle_cnt[31]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1L571 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~95
--operation mode is normal

BB1L571 = BB1_settle_cnt[28] # BB1_settle_cnt[29] # BB1_settle_cnt[30] # BB1_settle_cnt[31];


--BB1_settle_cnt[24] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[24]
--operation mode is normal

BB1_settle_cnt[24]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[24] # BB1L94 & BB1L462Q) # !BB1_reduce_or_180 & BB1L94 & BB1L462Q;
BB1_settle_cnt[24] = DFFE(BB1_settle_cnt[24]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_settle_cnt[25] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[25]
--operation mode is normal

BB1_settle_cnt[25]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[25] # BB1L15 & BB1L462Q) # !BB1_reduce_or_180 & BB1L15 & BB1L462Q;
BB1_settle_cnt[25] = DFFE(BB1_settle_cnt[25]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_settle_cnt[26] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[26]
--operation mode is normal

BB1_settle_cnt[26]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[26] # BB1L35 & BB1L462Q) # !BB1_reduce_or_180 & BB1L35 & BB1L462Q;
BB1_settle_cnt[26] = DFFE(BB1_settle_cnt[26]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_settle_cnt[27] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[27]
--operation mode is normal

BB1_settle_cnt[27]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[27] # BB1L55 & BB1L462Q) # !BB1_reduce_or_180 & BB1L55 & BB1L462Q;
BB1_settle_cnt[27] = DFFE(BB1_settle_cnt[27]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1L671 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~100
--operation mode is normal

BB1L671 = BB1_settle_cnt[24] # BB1_settle_cnt[25] # BB1_settle_cnt[26] # BB1_settle_cnt[27];


--BB1_settle_cnt[20] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[20]
--operation mode is normal

BB1_settle_cnt[20]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[20] # BB1L14 & BB1L462Q) # !BB1_reduce_or_180 & BB1L14 & BB1L462Q;
BB1_settle_cnt[20] = DFFE(BB1_settle_cnt[20]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_settle_cnt[21] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[21]
--operation mode is normal

BB1_settle_cnt[21]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[21] # BB1L34 & BB1L462Q) # !BB1_reduce_or_180 & BB1L34 & BB1L462Q;
BB1_settle_cnt[21] = DFFE(BB1_settle_cnt[21]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_settle_cnt[22] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[22]
--operation mode is normal

BB1_settle_cnt[22]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[22] # BB1L54 & BB1L462Q) # !BB1_reduce_or_180 & BB1L54 & BB1L462Q;
BB1_settle_cnt[22] = DFFE(BB1_settle_cnt[22]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_settle_cnt[23] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[23]
--operation mode is normal

BB1_settle_cnt[23]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[23] # BB1L74 & BB1L462Q) # !BB1_reduce_or_180 & BB1L74 & BB1L462Q;
BB1_settle_cnt[23] = DFFE(BB1_settle_cnt[23]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1L771 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~109
--operation mode is normal

BB1L771 = BB1_settle_cnt[20] # BB1_settle_cnt[21] # BB1_settle_cnt[22] # BB1_settle_cnt[23];


--BB1_settle_cnt[16] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[16]
--operation mode is normal

BB1_settle_cnt[16]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[16] # BB1L33 & BB1L462Q) # !BB1_reduce_or_180 & BB1L33 & BB1L462Q;
BB1_settle_cnt[16] = DFFE(BB1_settle_cnt[16]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_settle_cnt[17] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[17]
--operation mode is normal

BB1_settle_cnt[17]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[17] # BB1L53 & BB1L462Q) # !BB1_reduce_or_180 & BB1L53 & BB1L462Q;
BB1_settle_cnt[17] = DFFE(BB1_settle_cnt[17]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_settle_cnt[18] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[18]
--operation mode is normal

BB1_settle_cnt[18]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[18] # BB1L73 & BB1L462Q) # !BB1_reduce_or_180 & BB1L73 & BB1L462Q;
BB1_settle_cnt[18] = DFFE(BB1_settle_cnt[18]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_settle_cnt[19] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[19]
--operation mode is normal

BB1_settle_cnt[19]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[19] # BB1L93 & BB1L462Q) # !BB1_reduce_or_180 & BB1L93 & BB1L462Q;
BB1_settle_cnt[19] = DFFE(BB1_settle_cnt[19]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1L871 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~122
--operation mode is normal

BB1L871 = BB1_settle_cnt[16] # BB1_settle_cnt[17] # BB1_settle_cnt[18] # BB1_settle_cnt[19];


--BB1L381 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~263
--operation mode is normal

BB1L381 = BB1L571 # BB1L671 # BB1L771 # BB1L871;


--BB1_settle_cnt[12] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[12]
--operation mode is normal

BB1_settle_cnt[12]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[12] # BB1L52 & BB1L462Q) # !BB1_reduce_or_180 & BB1L52 & BB1L462Q;
BB1_settle_cnt[12] = DFFE(BB1_settle_cnt[12]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_settle_cnt[13] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[13]
--operation mode is normal

BB1_settle_cnt[13]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[13] # BB1L72 & BB1L462Q) # !BB1_reduce_or_180 & BB1L72 & BB1L462Q;
BB1_settle_cnt[13] = DFFE(BB1_settle_cnt[13]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_settle_cnt[14] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[14]
--operation mode is normal

BB1_settle_cnt[14]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[14] # BB1L92 & BB1L462Q) # !BB1_reduce_or_180 & BB1L92 & BB1L462Q;
BB1_settle_cnt[14] = DFFE(BB1_settle_cnt[14]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_settle_cnt[15] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[15]
--operation mode is normal

BB1_settle_cnt[15]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[15] # BB1L13 & BB1L462Q) # !BB1_reduce_or_180 & BB1L13 & BB1L462Q;
BB1_settle_cnt[15] = DFFE(BB1_settle_cnt[15]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1L971 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~139
--operation mode is normal

BB1L971 = BB1_settle_cnt[12] # BB1_settle_cnt[13] # BB1_settle_cnt[14] # BB1_settle_cnt[15];


--BB1_settle_cnt[8] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[8]
--operation mode is normal

BB1_settle_cnt[8]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[8] # BB1L71 & BB1L462Q) # !BB1_reduce_or_180 & BB1L71 & BB1L462Q;
BB1_settle_cnt[8] = DFFE(BB1_settle_cnt[8]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_settle_cnt[9] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[9]
--operation mode is normal

BB1_settle_cnt[9]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[9] # BB1L91 & BB1L462Q) # !BB1_reduce_or_180 & BB1L91 & BB1L462Q;
BB1_settle_cnt[9] = DFFE(BB1_settle_cnt[9]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_settle_cnt[10] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[10]
--operation mode is normal

BB1_settle_cnt[10]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[10] # BB1L12 & BB1L462Q) # !BB1_reduce_or_180 & BB1L12 & BB1L462Q;
BB1_settle_cnt[10] = DFFE(BB1_settle_cnt[10]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_settle_cnt[11] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[11]
--operation mode is normal

BB1_settle_cnt[11]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[11] # BB1L32 & BB1L462Q) # !BB1_reduce_or_180 & BB1L32 & BB1L462Q;
BB1_settle_cnt[11] = DFFE(BB1_settle_cnt[11]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1L081 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~160
--operation mode is normal

BB1L081 = BB1_settle_cnt[8] # BB1_settle_cnt[9] # BB1_settle_cnt[10] # BB1_settle_cnt[11];


--BB1_settle_cnt[4] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[4]
--operation mode is normal

BB1_settle_cnt[4]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[4] # BB1L9 & BB1L462Q) # !BB1_reduce_or_180 & BB1L9 & BB1L462Q;
BB1_settle_cnt[4] = DFFE(BB1_settle_cnt[4]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_settle_cnt[5] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[5]
--operation mode is normal

BB1_settle_cnt[5]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[5] # BB1L11 & BB1L462Q) # !BB1_reduce_or_180 & BB1L11 & BB1L462Q;
BB1_settle_cnt[5] = DFFE(BB1_settle_cnt[5]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_settle_cnt[6] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[6]
--operation mode is normal

BB1_settle_cnt[6]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[6] # BB1L31 & BB1L462Q) # !BB1_reduce_or_180 & BB1L31 & BB1L462Q;
BB1_settle_cnt[6] = DFFE(BB1_settle_cnt[6]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_settle_cnt[7] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[7]
--operation mode is normal

BB1_settle_cnt[7]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[7] # BB1L51 & BB1L462Q) # !BB1_reduce_or_180 & BB1L51 & BB1L462Q;
BB1_settle_cnt[7] = DFFE(BB1_settle_cnt[7]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1L181 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~185
--operation mode is normal

BB1L181 = BB1_settle_cnt[4] # BB1_settle_cnt[5] # BB1_settle_cnt[6] # !BB1_settle_cnt[7];


--BB1_settle_cnt[0] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[0]
--operation mode is normal

BB1_settle_cnt[0]_lut_out = BB1L1 & (BB1L462Q # BB1_reduce_or_180 & BB1_settle_cnt[0]) # !BB1L1 & BB1_reduce_or_180 & BB1_settle_cnt[0];
BB1_settle_cnt[0] = DFFE(BB1_settle_cnt[0]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_settle_cnt[1] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[1]
--operation mode is normal

BB1_settle_cnt[1]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[1] # BB1L3 & BB1L462Q) # !BB1_reduce_or_180 & BB1L3 & BB1L462Q;
BB1_settle_cnt[1] = DFFE(BB1_settle_cnt[1]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_settle_cnt[2] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[2]
--operation mode is normal

BB1_settle_cnt[2]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[2] # BB1L5 & BB1L462Q) # !BB1_reduce_or_180 & BB1L5 & BB1L462Q;
BB1_settle_cnt[2] = DFFE(BB1_settle_cnt[2]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1_settle_cnt[3] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[3]
--operation mode is normal

BB1_settle_cnt[3]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[3] # BB1L7 & BB1L462Q) # !BB1_reduce_or_180 & BB1L7 & BB1L462Q;
BB1_settle_cnt[3] = DFFE(BB1_settle_cnt[3]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB1L281 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~214
--operation mode is normal

BB1L281 = BB1_settle_cnt[0] # BB1_settle_cnt[1] # BB1_settle_cnt[2] # BB1_settle_cnt[3];


--BB1L481 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~268
--operation mode is normal

BB1L481 = BB1L971 # BB1L081 # BB1L181 # BB1L281;


--BB1_reduce_nor_29 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29
--operation mode is normal

BB1_reduce_nor_29 = BB1L381 # BB1L481;


--BB1L112 is atwd:atwd0|atwd_control:inst_atwd_control|Select_133_rtl_36_rtl_338~4
--operation mode is normal

BB1L112 = BB1_channel[0] & BB1_channel[1];


--BB1L302 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_165~0
--operation mode is normal

BB1L302 = !BB1L362Q & !BB1L852Q;


--BB1L912 is atwd:atwd0|atwd_control:inst_atwd_control|Select_176_rtl_65~63
--operation mode is normal

BB1L912 = BB1L262Q # BB1L752Q # BB1L652Q # !BB1L452Q;


--CB1L571Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~9
--operation mode is normal

CB1L571Q_lut_out = BB1L352Q & (CB1L351 & !GB1_sload_path[1] # !CB1L471Q) # !BB1L352Q & CB1L351 & !GB1_sload_path[1];
CB1L571Q = DFFE(CB1L571Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--CB1L871Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~12
--operation mode is normal

CB1L871Q_lut_out = CB1L771Q & !CB1L741 & !CB1L841 & !GB1_sload_path[1];
CB1L871Q = DFFE(CB1L871Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--DB2_enable_old is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_old
--operation mode is normal

DB2_enable_old_lut_out = Y1_command_0_local[8];
DB2_enable_old = DFFE(DB2_enable_old_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2L821Q is atwd:atwd1|atwd_control:inst_atwd_control|busy~reg0
--operation mode is normal

BB2L821Q_lut_out = BB2L462Q # BB2_reduce_or_165 & BB2L821Q # !BB1L452Q;
BB2L821Q = DFFE(BB2L821Q_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--DB2L01 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~253
--operation mode is normal

DB2L01 = Y1_command_0_local[8] & !DB2_enable_old & !BB2L821Q;


--DB2_enable_LED_sig is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_LED_sig
--operation mode is normal

DB2_enable_LED_sig_lut_out = Y1_command_0_local[11] & (DB2_enable_LED_sig & !DB2_ATWDTrigger_sig # !DB2_enable_LED_old) # !Y1_command_0_local[11] & DB2_enable_LED_sig & !DB2_ATWDTrigger_sig;
DB2_enable_LED_sig = DFFE(DB2_enable_LED_sig_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--DB2L9 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~246
--operation mode is normal

DB2L9 = DB2_enable_LED_sig & !BB2L821Q;


--DB2_set_sig is atwd:atwd1|atwd_trigger:inst_atwd_trigger|set_sig
--operation mode is normal

DB2_set_sig = DB2L01 # DB2_ATWDTrigger_sig # X1L6 & DB2L9;


--BB2L112Q is atwd:atwd1|atwd_control:inst_atwd_control|reset_trig~reg0
--operation mode is normal

BB2L112Q_lut_out = BB2L262Q # BB2L112Q & (BB2L852Q # !BB2L202);
BB2L112Q = DFFE(BB2L112Q_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--DB2_enable_disc_sig is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_disc_sig
--operation mode is normal

DB2_enable_disc_sig_lut_out = G1L8 & DB2_enable_disc_sig & !DB2_ATWDTrigger_sig # !G1L8 & (DB2_enable_disc_sig & !DB2_ATWDTrigger_sig # !DB2_enable_disc_old);
DB2_enable_disc_sig = DFFE(DB2_enable_disc_sig_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--G1_atwd1_pong_enable is atwd_ping_pong:inst_atwd_ping_pong|atwd1_pong_enable
--operation mode is normal

G1_atwd1_pong_enable_lut_out = G1L11Q # G1L21Q & G1_atwd1_pong_enable;
G1_atwd1_pong_enable = DFFE(G1_atwd1_pong_enable_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--G1L8 is atwd_ping_pong:inst_atwd_ping_pong|atwd1_enable_disc_sig~2
--operation mode is normal

G1L8 = G1_atwd1_pong_enable & !Y1_command_0_local[9] & !Y1_command_0_local[15] # !G1_atwd1_pong_enable & (Y1_command_0_local[15] # !Y1_command_0_local[9]);


--CB2L831Q is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_done~reg0
--operation mode is normal

CB2L831Q_lut_out = CB2L871Q # CB2L831Q & (CB2L571Q # !CB2L451);
CB2L831Q = DFFE(CB2L831Q_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2L312 is atwd:atwd1|atwd_control:inst_atwd_control|Select_129_rtl_15_rtl_319~1
--operation mode is normal

BB2L312 = BB2L062Q & !CB2L831Q;


--BB2_digitize_cnt[28] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[28]
--operation mode is normal

BB2_digitize_cnt[28]_lut_out = BB2L012 & (BB2_digitize_cnt[28] # BB2L021 & BB2L552Q) # !BB2L012 & BB2L021 & BB2L552Q;
BB2_digitize_cnt[28] = DFFE(BB2_digitize_cnt[28]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_digitize_cnt[29] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[29]
--operation mode is normal

BB2_digitize_cnt[29]_lut_out = BB2L012 & (BB2_digitize_cnt[29] # BB2L221 & BB2L552Q) # !BB2L012 & BB2L221 & BB2L552Q;
BB2_digitize_cnt[29] = DFFE(BB2_digitize_cnt[29]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_digitize_cnt[30] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[30]
--operation mode is normal

BB2_digitize_cnt[30]_lut_out = BB2L012 & (BB2_digitize_cnt[30] # BB2L421 & BB2L552Q) # !BB2L012 & BB2L421 & BB2L552Q;
BB2_digitize_cnt[30] = DFFE(BB2_digitize_cnt[30]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_digitize_cnt[31] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[31]
--operation mode is normal

BB2_digitize_cnt[31]_lut_out = BB2L012 & (BB2_digitize_cnt[31] # BB2L621 & BB2L552Q) # !BB2L012 & BB2L621 & BB2L552Q;
BB2_digitize_cnt[31] = DFFE(BB2_digitize_cnt[31]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2L681 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~95
--operation mode is normal

BB2L681 = BB2_digitize_cnt[28] # BB2_digitize_cnt[29] # BB2_digitize_cnt[30] # BB2_digitize_cnt[31];


--BB2_digitize_cnt[24] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[24]
--operation mode is normal

BB2_digitize_cnt[24]_lut_out = BB2L012 & (BB2_digitize_cnt[24] # BB2L211 & BB2L552Q) # !BB2L012 & BB2L211 & BB2L552Q;
BB2_digitize_cnt[24] = DFFE(BB2_digitize_cnt[24]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_digitize_cnt[25] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[25]
--operation mode is normal

BB2_digitize_cnt[25]_lut_out = BB2L012 & (BB2_digitize_cnt[25] # BB2L411 & BB2L552Q) # !BB2L012 & BB2L411 & BB2L552Q;
BB2_digitize_cnt[25] = DFFE(BB2_digitize_cnt[25]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_digitize_cnt[26] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[26]
--operation mode is normal

BB2_digitize_cnt[26]_lut_out = BB2L012 & (BB2_digitize_cnt[26] # BB2L611 & BB2L552Q) # !BB2L012 & BB2L611 & BB2L552Q;
BB2_digitize_cnt[26] = DFFE(BB2_digitize_cnt[26]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_digitize_cnt[27] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[27]
--operation mode is normal

BB2_digitize_cnt[27]_lut_out = BB2L012 & (BB2_digitize_cnt[27] # BB2L811 & BB2L552Q) # !BB2L012 & BB2L811 & BB2L552Q;
BB2_digitize_cnt[27] = DFFE(BB2_digitize_cnt[27]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2L781 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~100
--operation mode is normal

BB2L781 = BB2_digitize_cnt[24] # BB2_digitize_cnt[25] # BB2_digitize_cnt[26] # BB2_digitize_cnt[27];


--BB2_digitize_cnt[20] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[20]
--operation mode is normal

BB2_digitize_cnt[20]_lut_out = BB2L012 & (BB2_digitize_cnt[20] # BB2L401 & BB2L552Q) # !BB2L012 & BB2L401 & BB2L552Q;
BB2_digitize_cnt[20] = DFFE(BB2_digitize_cnt[20]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_digitize_cnt[21] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[21]
--operation mode is normal

BB2_digitize_cnt[21]_lut_out = BB2L012 & (BB2_digitize_cnt[21] # BB2L601 & BB2L552Q) # !BB2L012 & BB2L601 & BB2L552Q;
BB2_digitize_cnt[21] = DFFE(BB2_digitize_cnt[21]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_digitize_cnt[22] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[22]
--operation mode is normal

BB2_digitize_cnt[22]_lut_out = BB2L012 & (BB2_digitize_cnt[22] # BB2L801 & BB2L552Q) # !BB2L012 & BB2L801 & BB2L552Q;
BB2_digitize_cnt[22] = DFFE(BB2_digitize_cnt[22]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_digitize_cnt[23] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[23]
--operation mode is normal

BB2_digitize_cnt[23]_lut_out = BB2L012 & (BB2_digitize_cnt[23] # BB2L011 & BB2L552Q) # !BB2L012 & BB2L011 & BB2L552Q;
BB2_digitize_cnt[23] = DFFE(BB2_digitize_cnt[23]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2L881 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~109
--operation mode is normal

BB2L881 = BB2_digitize_cnt[20] # BB2_digitize_cnt[21] # BB2_digitize_cnt[22] # BB2_digitize_cnt[23];


--BB2_digitize_cnt[16] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[16]
--operation mode is normal

BB2_digitize_cnt[16]_lut_out = BB2L012 & (BB2_digitize_cnt[16] # BB2L69 & BB2L552Q) # !BB2L012 & BB2L69 & BB2L552Q;
BB2_digitize_cnt[16] = DFFE(BB2_digitize_cnt[16]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_digitize_cnt[17] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[17]
--operation mode is normal

BB2_digitize_cnt[17]_lut_out = BB2L012 & (BB2_digitize_cnt[17] # BB2L89 & BB2L552Q) # !BB2L012 & BB2L89 & BB2L552Q;
BB2_digitize_cnt[17] = DFFE(BB2_digitize_cnt[17]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_digitize_cnt[18] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[18]
--operation mode is normal

BB2_digitize_cnt[18]_lut_out = BB2L012 & (BB2_digitize_cnt[18] # BB2L001 & BB2L552Q) # !BB2L012 & BB2L001 & BB2L552Q;
BB2_digitize_cnt[18] = DFFE(BB2_digitize_cnt[18]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_digitize_cnt[19] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[19]
--operation mode is normal

BB2_digitize_cnt[19]_lut_out = BB2L012 & (BB2_digitize_cnt[19] # BB2L201 & BB2L552Q) # !BB2L012 & BB2L201 & BB2L552Q;
BB2_digitize_cnt[19] = DFFE(BB2_digitize_cnt[19]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2L981 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~122
--operation mode is normal

BB2L981 = BB2_digitize_cnt[16] # BB2_digitize_cnt[17] # BB2_digitize_cnt[18] # BB2_digitize_cnt[19];


--BB2L491 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~263
--operation mode is normal

BB2L491 = BB2L681 # BB2L781 # BB2L881 # BB2L981;


--BB2_digitize_cnt[12] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[12]
--operation mode is normal

BB2_digitize_cnt[12]_lut_out = BB2L012 & (BB2_digitize_cnt[12] # BB2L88 & BB2L552Q) # !BB2L012 & BB2L88 & BB2L552Q;
BB2_digitize_cnt[12] = DFFE(BB2_digitize_cnt[12]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_digitize_cnt[13] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[13]
--operation mode is normal

BB2_digitize_cnt[13]_lut_out = BB2L012 & (BB2_digitize_cnt[13] # BB2L09 & BB2L552Q) # !BB2L012 & BB2L09 & BB2L552Q;
BB2_digitize_cnt[13] = DFFE(BB2_digitize_cnt[13]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_digitize_cnt[14] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[14]
--operation mode is normal

BB2_digitize_cnt[14]_lut_out = BB2L012 & (BB2_digitize_cnt[14] # BB2L29 & BB2L552Q) # !BB2L012 & BB2L29 & BB2L552Q;
BB2_digitize_cnt[14] = DFFE(BB2_digitize_cnt[14]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_digitize_cnt[15] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[15]
--operation mode is normal

BB2_digitize_cnt[15]_lut_out = BB2L012 & (BB2_digitize_cnt[15] # BB2L49 & BB2L552Q) # !BB2L012 & BB2L49 & BB2L552Q;
BB2_digitize_cnt[15] = DFFE(BB2_digitize_cnt[15]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2L091 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~139
--operation mode is normal

BB2L091 = BB2_digitize_cnt[12] # BB2_digitize_cnt[13] # BB2_digitize_cnt[14] # BB2_digitize_cnt[15];


--BB2_digitize_cnt[8] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[8]
--operation mode is normal

BB2_digitize_cnt[8]_lut_out = BB2L012 & (BB2_digitize_cnt[8] # BB2L08 & BB2L552Q) # !BB2L012 & BB2L08 & BB2L552Q;
BB2_digitize_cnt[8] = DFFE(BB2_digitize_cnt[8]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_digitize_cnt[10] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[10]
--operation mode is normal

BB2_digitize_cnt[10]_lut_out = BB2L012 & (BB2_digitize_cnt[10] # BB2L48 & BB2L552Q) # !BB2L012 & BB2L48 & BB2L552Q;
BB2_digitize_cnt[10] = DFFE(BB2_digitize_cnt[10]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_digitize_cnt[11] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[11]
--operation mode is normal

BB2_digitize_cnt[11]_lut_out = BB2L012 & (BB2_digitize_cnt[11] # BB2L68 & BB2L552Q) # !BB2L012 & BB2L68 & BB2L552Q;
BB2_digitize_cnt[11] = DFFE(BB2_digitize_cnt[11]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_digitize_cnt[9] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[9]
--operation mode is normal

BB2_digitize_cnt[9]_lut_out = BB2L012 & (BB2_digitize_cnt[9] # BB2L28 & BB2L552Q) # !BB2L012 & BB2L28 & BB2L552Q;
BB2_digitize_cnt[9] = DFFE(BB2_digitize_cnt[9]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2L191 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~160
--operation mode is normal

BB2L191 = BB2_digitize_cnt[8] # BB2_digitize_cnt[10] # BB2_digitize_cnt[11] # !BB2_digitize_cnt[9];


--BB2_digitize_cnt[4] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[4]
--operation mode is normal

BB2_digitize_cnt[4]_lut_out = BB2L012 & (BB2_digitize_cnt[4] # BB2L27 & BB2L552Q) # !BB2L012 & BB2L27 & BB2L552Q;
BB2_digitize_cnt[4] = DFFE(BB2_digitize_cnt[4]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_digitize_cnt[5] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[5]
--operation mode is normal

BB2_digitize_cnt[5]_lut_out = BB2L012 & (BB2_digitize_cnt[5] # BB2L47 & BB2L552Q) # !BB2L012 & BB2L47 & BB2L552Q;
BB2_digitize_cnt[5] = DFFE(BB2_digitize_cnt[5]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_digitize_cnt[6] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[6]
--operation mode is normal

BB2_digitize_cnt[6]_lut_out = BB2L012 & (BB2_digitize_cnt[6] # BB2L67 & BB2L552Q) # !BB2L012 & BB2L67 & BB2L552Q;
BB2_digitize_cnt[6] = DFFE(BB2_digitize_cnt[6]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_digitize_cnt[7] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[7]
--operation mode is normal

BB2_digitize_cnt[7]_lut_out = BB2L012 & (BB2_digitize_cnt[7] # BB2L87 & BB2L552Q) # !BB2L012 & BB2L87 & BB2L552Q;
BB2_digitize_cnt[7] = DFFE(BB2_digitize_cnt[7]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2L291 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~185
--operation mode is normal

BB2L291 = BB2_digitize_cnt[4] # BB2_digitize_cnt[5] # BB2_digitize_cnt[6] # BB2_digitize_cnt[7];


--BB2_digitize_cnt[0] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[0]
--operation mode is normal

BB2_digitize_cnt[0]_lut_out = BB2L46 & (BB2L552Q # BB2L012 & BB2_digitize_cnt[0]) # !BB2L46 & BB2L012 & BB2_digitize_cnt[0];
BB2_digitize_cnt[0] = DFFE(BB2_digitize_cnt[0]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_digitize_cnt[1] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[1]
--operation mode is normal

BB2_digitize_cnt[1]_lut_out = BB2L012 & (BB2_digitize_cnt[1] # BB2L66 & BB2L552Q) # !BB2L012 & BB2L66 & BB2L552Q;
BB2_digitize_cnt[1] = DFFE(BB2_digitize_cnt[1]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_digitize_cnt[2] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[2]
--operation mode is normal

BB2_digitize_cnt[2]_lut_out = BB2L012 & (BB2_digitize_cnt[2] # BB2L86 & BB2L552Q) # !BB2L012 & BB2L86 & BB2L552Q;
BB2_digitize_cnt[2] = DFFE(BB2_digitize_cnt[2]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_digitize_cnt[3] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[3]
--operation mode is normal

BB2_digitize_cnt[3]_lut_out = BB2L012 & (BB2_digitize_cnt[3] # BB2L07 & BB2L552Q) # !BB2L012 & BB2L07 & BB2L552Q;
BB2_digitize_cnt[3] = DFFE(BB2_digitize_cnt[3]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2L391 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~214
--operation mode is normal

BB2L391 = BB2_digitize_cnt[0] # BB2_digitize_cnt[1] # BB2_digitize_cnt[2] # BB2_digitize_cnt[3];


--BB2L591 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~268
--operation mode is normal

BB2L591 = BB2L091 # BB2L191 # BB2L291 # BB2L391;


--DB2_TriggerComplete_in_sync is atwd:atwd1|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_sync
--operation mode is normal

DB2_TriggerComplete_in_sync_lut_out = DB2_TriggerComplete_in_0;
DB2_TriggerComplete_in_sync = DFFE(DB2_TriggerComplete_in_sync_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--BB2_reduce_nor_45 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45
--operation mode is normal

BB2_reduce_nor_45 = BB2L491 # BB2L591;


--BB2_settle_cnt[28] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[28]
--operation mode is normal

BB2_settle_cnt[28]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[28] # BB2L75 & BB2L362Q) # !BB2_reduce_or_180 & BB2L75 & BB2L362Q;
BB2_settle_cnt[28] = DFFE(BB2_settle_cnt[28]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_settle_cnt[29] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[29]
--operation mode is normal

BB2_settle_cnt[29]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[29] # BB2L95 & BB2L362Q) # !BB2_reduce_or_180 & BB2L95 & BB2L362Q;
BB2_settle_cnt[29] = DFFE(BB2_settle_cnt[29]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_settle_cnt[30] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[30]
--operation mode is normal

BB2_settle_cnt[30]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[30] # BB2L16 & BB2L362Q) # !BB2_reduce_or_180 & BB2L16 & BB2L362Q;
BB2_settle_cnt[30] = DFFE(BB2_settle_cnt[30]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_settle_cnt[31] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[31]
--operation mode is normal

BB2_settle_cnt[31]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[31] # BB2L36 & BB2L362Q) # !BB2_reduce_or_180 & BB2L36 & BB2L362Q;
BB2_settle_cnt[31] = DFFE(BB2_settle_cnt[31]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2L571 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~95
--operation mode is normal

BB2L571 = BB2_settle_cnt[28] # BB2_settle_cnt[29] # BB2_settle_cnt[30] # BB2_settle_cnt[31];


--BB2_settle_cnt[24] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[24]
--operation mode is normal

BB2_settle_cnt[24]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[24] # BB2L94 & BB2L362Q) # !BB2_reduce_or_180 & BB2L94 & BB2L362Q;
BB2_settle_cnt[24] = DFFE(BB2_settle_cnt[24]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_settle_cnt[25] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[25]
--operation mode is normal

BB2_settle_cnt[25]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[25] # BB2L15 & BB2L362Q) # !BB2_reduce_or_180 & BB2L15 & BB2L362Q;
BB2_settle_cnt[25] = DFFE(BB2_settle_cnt[25]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_settle_cnt[26] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[26]
--operation mode is normal

BB2_settle_cnt[26]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[26] # BB2L35 & BB2L362Q) # !BB2_reduce_or_180 & BB2L35 & BB2L362Q;
BB2_settle_cnt[26] = DFFE(BB2_settle_cnt[26]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_settle_cnt[27] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[27]
--operation mode is normal

BB2_settle_cnt[27]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[27] # BB2L55 & BB2L362Q) # !BB2_reduce_or_180 & BB2L55 & BB2L362Q;
BB2_settle_cnt[27] = DFFE(BB2_settle_cnt[27]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2L671 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~100
--operation mode is normal

BB2L671 = BB2_settle_cnt[24] # BB2_settle_cnt[25] # BB2_settle_cnt[26] # BB2_settle_cnt[27];


--BB2_settle_cnt[20] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[20]
--operation mode is normal

BB2_settle_cnt[20]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[20] # BB2L14 & BB2L362Q) # !BB2_reduce_or_180 & BB2L14 & BB2L362Q;
BB2_settle_cnt[20] = DFFE(BB2_settle_cnt[20]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_settle_cnt[21] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[21]
--operation mode is normal

BB2_settle_cnt[21]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[21] # BB2L34 & BB2L362Q) # !BB2_reduce_or_180 & BB2L34 & BB2L362Q;
BB2_settle_cnt[21] = DFFE(BB2_settle_cnt[21]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_settle_cnt[22] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[22]
--operation mode is normal

BB2_settle_cnt[22]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[22] # BB2L54 & BB2L362Q) # !BB2_reduce_or_180 & BB2L54 & BB2L362Q;
BB2_settle_cnt[22] = DFFE(BB2_settle_cnt[22]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_settle_cnt[23] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[23]
--operation mode is normal

BB2_settle_cnt[23]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[23] # BB2L74 & BB2L362Q) # !BB2_reduce_or_180 & BB2L74 & BB2L362Q;
BB2_settle_cnt[23] = DFFE(BB2_settle_cnt[23]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2L771 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~109
--operation mode is normal

BB2L771 = BB2_settle_cnt[20] # BB2_settle_cnt[21] # BB2_settle_cnt[22] # BB2_settle_cnt[23];


--BB2_settle_cnt[16] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[16]
--operation mode is normal

BB2_settle_cnt[16]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[16] # BB2L33 & BB2L362Q) # !BB2_reduce_or_180 & BB2L33 & BB2L362Q;
BB2_settle_cnt[16] = DFFE(BB2_settle_cnt[16]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_settle_cnt[17] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[17]
--operation mode is normal

BB2_settle_cnt[17]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[17] # BB2L53 & BB2L362Q) # !BB2_reduce_or_180 & BB2L53 & BB2L362Q;
BB2_settle_cnt[17] = DFFE(BB2_settle_cnt[17]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_settle_cnt[18] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[18]
--operation mode is normal

BB2_settle_cnt[18]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[18] # BB2L73 & BB2L362Q) # !BB2_reduce_or_180 & BB2L73 & BB2L362Q;
BB2_settle_cnt[18] = DFFE(BB2_settle_cnt[18]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_settle_cnt[19] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[19]
--operation mode is normal

BB2_settle_cnt[19]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[19] # BB2L93 & BB2L362Q) # !BB2_reduce_or_180 & BB2L93 & BB2L362Q;
BB2_settle_cnt[19] = DFFE(BB2_settle_cnt[19]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2L871 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~122
--operation mode is normal

BB2L871 = BB2_settle_cnt[16] # BB2_settle_cnt[17] # BB2_settle_cnt[18] # BB2_settle_cnt[19];


--BB2L381 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~263
--operation mode is normal

BB2L381 = BB2L571 # BB2L671 # BB2L771 # BB2L871;


--BB2_settle_cnt[12] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[12]
--operation mode is normal

BB2_settle_cnt[12]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[12] # BB2L52 & BB2L362Q) # !BB2_reduce_or_180 & BB2L52 & BB2L362Q;
BB2_settle_cnt[12] = DFFE(BB2_settle_cnt[12]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_settle_cnt[13] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[13]
--operation mode is normal

BB2_settle_cnt[13]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[13] # BB2L72 & BB2L362Q) # !BB2_reduce_or_180 & BB2L72 & BB2L362Q;
BB2_settle_cnt[13] = DFFE(BB2_settle_cnt[13]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_settle_cnt[14] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[14]
--operation mode is normal

BB2_settle_cnt[14]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[14] # BB2L92 & BB2L362Q) # !BB2_reduce_or_180 & BB2L92 & BB2L362Q;
BB2_settle_cnt[14] = DFFE(BB2_settle_cnt[14]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_settle_cnt[15] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[15]
--operation mode is normal

BB2_settle_cnt[15]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[15] # BB2L13 & BB2L362Q) # !BB2_reduce_or_180 & BB2L13 & BB2L362Q;
BB2_settle_cnt[15] = DFFE(BB2_settle_cnt[15]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2L971 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~139
--operation mode is normal

BB2L971 = BB2_settle_cnt[12] # BB2_settle_cnt[13] # BB2_settle_cnt[14] # BB2_settle_cnt[15];


--BB2_settle_cnt[8] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[8]
--operation mode is normal

BB2_settle_cnt[8]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[8] # BB2L71 & BB2L362Q) # !BB2_reduce_or_180 & BB2L71 & BB2L362Q;
BB2_settle_cnt[8] = DFFE(BB2_settle_cnt[8]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_settle_cnt[9] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[9]
--operation mode is normal

BB2_settle_cnt[9]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[9] # BB2L91 & BB2L362Q) # !BB2_reduce_or_180 & BB2L91 & BB2L362Q;
BB2_settle_cnt[9] = DFFE(BB2_settle_cnt[9]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_settle_cnt[10] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[10]
--operation mode is normal

BB2_settle_cnt[10]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[10] # BB2L12 & BB2L362Q) # !BB2_reduce_or_180 & BB2L12 & BB2L362Q;
BB2_settle_cnt[10] = DFFE(BB2_settle_cnt[10]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_settle_cnt[11] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[11]
--operation mode is normal

BB2_settle_cnt[11]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[11] # BB2L32 & BB2L362Q) # !BB2_reduce_or_180 & BB2L32 & BB2L362Q;
BB2_settle_cnt[11] = DFFE(BB2_settle_cnt[11]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2L081 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~160
--operation mode is normal

BB2L081 = BB2_settle_cnt[8] # BB2_settle_cnt[9] # BB2_settle_cnt[10] # BB2_settle_cnt[11];


--BB2_settle_cnt[4] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[4]
--operation mode is normal

BB2_settle_cnt[4]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[4] # BB2L9 & BB2L362Q) # !BB2_reduce_or_180 & BB2L9 & BB2L362Q;
BB2_settle_cnt[4] = DFFE(BB2_settle_cnt[4]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_settle_cnt[5] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[5]
--operation mode is normal

BB2_settle_cnt[5]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[5] # BB2L11 & BB2L362Q) # !BB2_reduce_or_180 & BB2L11 & BB2L362Q;
BB2_settle_cnt[5] = DFFE(BB2_settle_cnt[5]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_settle_cnt[6] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[6]
--operation mode is normal

BB2_settle_cnt[6]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[6] # BB2L31 & BB2L362Q) # !BB2_reduce_or_180 & BB2L31 & BB2L362Q;
BB2_settle_cnt[6] = DFFE(BB2_settle_cnt[6]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_settle_cnt[7] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[7]
--operation mode is normal

BB2_settle_cnt[7]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[7] # BB2L51 & BB2L362Q) # !BB2_reduce_or_180 & BB2L51 & BB2L362Q;
BB2_settle_cnt[7] = DFFE(BB2_settle_cnt[7]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2L181 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~185
--operation mode is normal

BB2L181 = BB2_settle_cnt[4] # BB2_settle_cnt[5] # BB2_settle_cnt[6] # !BB2_settle_cnt[7];


--BB2_settle_cnt[0] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[0]
--operation mode is normal

BB2_settle_cnt[0]_lut_out = BB2L1 & (BB2L362Q # BB2_reduce_or_180 & BB2_settle_cnt[0]) # !BB2L1 & BB2_reduce_or_180 & BB2_settle_cnt[0];
BB2_settle_cnt[0] = DFFE(BB2_settle_cnt[0]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_settle_cnt[1] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[1]
--operation mode is normal

BB2_settle_cnt[1]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[1] # BB2L3 & BB2L362Q) # !BB2_reduce_or_180 & BB2L3 & BB2L362Q;
BB2_settle_cnt[1] = DFFE(BB2_settle_cnt[1]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_settle_cnt[2] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[2]
--operation mode is normal

BB2_settle_cnt[2]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[2] # BB2L5 & BB2L362Q) # !BB2_reduce_or_180 & BB2L5 & BB2L362Q;
BB2_settle_cnt[2] = DFFE(BB2_settle_cnt[2]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2_settle_cnt[3] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[3]
--operation mode is normal

BB2_settle_cnt[3]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[3] # BB2L7 & BB2L362Q) # !BB2_reduce_or_180 & BB2L7 & BB2L362Q;
BB2_settle_cnt[3] = DFFE(BB2_settle_cnt[3]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2L281 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~214
--operation mode is normal

BB2L281 = BB2_settle_cnt[0] # BB2_settle_cnt[1] # BB2_settle_cnt[2] # BB2_settle_cnt[3];


--BB2L481 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~268
--operation mode is normal

BB2L481 = BB2L971 # BB2L081 # BB2L181 # BB2L281;


--BB2_reduce_nor_29 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29
--operation mode is normal

BB2_reduce_nor_29 = BB2L381 # BB2L481;


--BB2L412 is atwd:atwd1|atwd_control:inst_atwd_control|Select_133_rtl_17_rtl_321~4
--operation mode is normal

BB2L412 = BB2_channel[0] & BB2_channel[1];


--BB2L402 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_165~0
--operation mode is normal

BB2L402 = !BB2L262Q & !BB2L852Q;


--BB2L022 is atwd:atwd1|atwd_control:inst_atwd_control|Select_176_rtl_67~63
--operation mode is normal

BB2L022 = BB2L162Q # BB2L752Q # BB2L652Q # !BB1L452Q;


--CB2L571Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~9
--operation mode is normal

CB2L571Q_lut_out = BB2L452Q & (CB2L351 & !GB2_sload_path[1] # !CB2L471Q) # !BB2L452Q & CB2L351 & !GB2_sload_path[1];
CB2L571Q = DFFE(CB2L571Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--CB2L871Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~12
--operation mode is normal

CB2L871Q_lut_out = CB2L771Q & !CB2L741 & !CB2L841 & !GB2_sload_path[1];
CB2L871Q = DFFE(CB2L871Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--P1_MultiSPE0 is hit_counter:inst_hit_counter|MultiSPE0
--operation mode is normal

P1_MultiSPE0_lut_out = MultiSPE;
P1_MultiSPE0 = DFFE(P1_MultiSPE0_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--P1_OneSPE0 is hit_counter:inst_hit_counter|OneSPE0
--operation mode is normal

P1_OneSPE0_lut_out = OneSPE;
P1_OneSPE0 = DFFE(P1_OneSPE0_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--M1_tick_old0 is fe_testpulse:inst_fe_testpulse|tick_old0
--operation mode is normal

M1_tick_old0_lut_out = M1_tick_old;
M1_tick_old0 = DFFE(M1_tick_old0_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--M1_tick_old1 is fe_testpulse:inst_fe_testpulse|tick_old1
--operation mode is normal

M1_tick_old1_lut_out = M1_tick_old0;
M1_tick_old1 = DFFE(M1_tick_old1_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--M1_cnt_oo is fe_testpulse:inst_fe_testpulse|cnt_oo
--operation mode is normal

M1_cnt_oo_lut_out = M1_cnt_o;
M1_cnt_oo = DFFE(M1_cnt_oo_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--M1_cnt_o is fe_testpulse:inst_fe_testpulse|cnt_o
--operation mode is normal

M1_cnt_o_lut_out = M1L7 & (M1L51 # !Y1_command_1_local[19]) # !M1L7 & M1L31 & Y1_command_1_local[19];
M1_cnt_o = DFFE(M1_cnt_o_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--M1L4 is fe_testpulse:inst_fe_testpulse|i~0
--operation mode is normal

M1L4 = M1_cnt_oo $ M1_cnt_o;


--M1_tick_old is fe_testpulse:inst_fe_testpulse|tick_old
--operation mode is normal

M1_tick_old_lut_out = M1_cnt_oo $ M1_cnt_o;
M1_tick_old = DFFE(M1_tick_old_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--M1_tick_old3 is fe_testpulse:inst_fe_testpulse|tick_old3
--operation mode is normal

M1_tick_old3_lut_out = M1_tick_old2;
M1_tick_old3 = DFFE(M1_tick_old3_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--M1_tick_old2 is fe_testpulse:inst_fe_testpulse|tick_old2
--operation mode is normal

M1_tick_old2_lut_out = M1_tick_old1;
M1_tick_old2 = DFFE(M1_tick_old2_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--M1L6 is fe_testpulse:inst_fe_testpulse|i~48
--operation mode is normal

M1L6 = M1_tick_old0 # M1_tick_old1 # M1_cnt_oo $ M1_cnt_o;


--L1_cntp[3] is fe_r2r:inst_fe_r2r|cntp[3]
--operation mode is normal

L1_cntp[3]_lut_out = Y1_command_0_local[30] & (L1L83 # L1L24 & !L1L16Q);
L1_cntp[3] = DFFE(L1_cntp[3]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--L1_cntp[2] is fe_r2r:inst_fe_r2r|cntp[2]
--operation mode is normal

L1_cntp[2]_lut_out = Y1_command_0_local[30] & (L1L74 # L1L23 & !L1L16Q);
L1_cntp[2] = DFFE(L1_cntp[2]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--L1_cntp[1] is fe_r2r:inst_fe_r2r|cntp[1]
--operation mode is normal

L1_cntp[1]_lut_out = Y1_command_0_local[30] & (L1L84 # L1L33 & !L1L16Q);
L1_cntp[1] = DFFE(L1_cntp[1]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--L1_cntp[0] is fe_r2r:inst_fe_r2r|cntp[0]
--operation mode is normal

L1_cntp[0]_lut_out = Y1_command_0_local[30] & (L1L94 # L1L43 & !L1L16Q);
L1_cntp[0] = DFFE(L1_cntp[0]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--L1_cntn[3] is fe_r2r:inst_fe_r2r|cntn[3]
--operation mode is normal

L1_cntn[3]_lut_out = Y1_command_0_local[30] & (L1L93 # L1L34 & L1L36Q);
L1_cntn[3] = DFFE(L1_cntn[3]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--L1_cntn[2] is fe_r2r:inst_fe_r2r|cntn[2]
--operation mode is normal

L1_cntn[2]_lut_out = Y1_command_0_local[30] & (L1L15 # L1L36Q & L1L53);
L1_cntn[2] = DFFE(L1_cntn[2]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--L1_cntn[1] is fe_r2r:inst_fe_r2r|cntn[1]
--operation mode is normal

L1_cntn[1]_lut_out = Y1_command_0_local[30] & (L1L25 # L1L36Q & L1L63);
L1_cntn[1] = DFFE(L1_cntn[1]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--L1_cntn[0] is fe_r2r:inst_fe_r2r|cntn[0]
--operation mode is normal

L1_cntn[0]_lut_out = Y1_command_0_local[30] & (L1L35 # L1L36Q & L1L73);
L1_cntn[0] = DFFE(L1_cntn[0]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--U1L32 is r2r:inst_r2r|i~211
--operation mode is normal

U1L32 = !U1_cnt[4] # !U1_cnt[3] # !U1_cnt[2] # !U1_cnt[1];


--U1L42 is r2r:inst_r2r|i~225
--operation mode is normal

U1L42 = U1_cnt[1] # U1_cnt[2] # U1_cnt[3] # U1_cnt[4];


--U1L72 is r2r:inst_r2r|i~241
--operation mode is normal

U1L72 = U1L32 & (U1L42 & !U1_cnt[0] # !U1_cnt[6]) # !U1L32 & U1L42 & !U1_cnt[0];


--U1_up is r2r:inst_r2r|up
--operation mode is normal

U1_up_lut_out = !U1_up;
U1_up = DFFE(U1_up_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , U1L63);


--U1L62 is r2r:inst_r2r|i~240
--operation mode is normal

U1L62 = U1_up & (U1_cnt[6] # U1_cnt[0] & !U1_cnt[5]) # !U1_up & U1_cnt[0] & !U1_cnt[5];


--U1L22 is r2r:inst_r2r|i~109
--operation mode is normal

U1L22 = U1L72 # U1L62 # U1_cnt[5] & !U1_up;


--W1_LEDdelay[2] is single_led:inst_single_led|LEDdelay[2]
--operation mode is normal

W1_LEDdelay[2]_lut_out = W1_LEDdelay[1];
W1_LEDdelay[2] = DFFE(W1_LEDdelay[2]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--J1_coinc_down_high_delay[2] is coinc:inst_coinc|coinc_down_high_delay[2]
--operation mode is normal

J1_coinc_down_high_delay[2]_lut_out = J1_coinc_down_high_delay[1];
J1_coinc_down_high_delay[2] = DFFE(J1_coinc_down_high_delay[2]_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--J1L681 is coinc:inst_coinc|i~1121
--operation mode is normal

J1L681 = Y1_command_2_local[8] & !J1_coinc_down_high_delay[2];


--J1L871 is coinc:inst_coinc|i~5
--operation mode is normal

J1L871 = Y1_command_2_local[1] # Y1_command_2_local[0];


--J1L432Q is coinc:inst_coinc|state~9
--operation mode is normal

J1L432Q_lut_out = J1L632 # J1L871 & !J1_reduce_nor_22 & !J1L332Q;
J1L432Q = DFFE(J1L432Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--J1_last_down_pol is coinc:inst_coinc|last_down_pol
--operation mode is normal

J1_last_down_pol_lut_out = !J1_last_down_pol;
J1_last_down_pol = DFFE(J1_last_down_pol_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L091);


--J1_coinc_down_low_delay[2] is coinc:inst_coinc|coinc_down_low_delay[2]
--operation mode is normal

J1_coinc_down_low_delay[2]_lut_out = J1_coinc_down_low_delay[1];
J1_coinc_down_low_delay[2] = DFFE(J1_coinc_down_low_delay[2]_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--J1L481 is coinc:inst_coinc|i~645
--operation mode is normal

J1L481 = Y1_command_2_local[9] & (Y1_command_2_local[8] & !J1_coinc_down_high_delay[2] # !J1_coinc_down_low_delay[2]) # !Y1_command_2_local[9] & Y1_command_2_local[8] & !J1_coinc_down_high_delay[2];


--J1L532Q is coinc:inst_coinc|state~10
--operation mode is normal

J1L532Q_lut_out = J1L871 & (J1_reduce_nor_96 & J1L532Q # !J1_reduce_nor_96 & J1L432Q) # !J1L871 & J1L532Q;
J1L532Q = DFFE(J1L532Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--J1L581 is coinc:inst_coinc|i~1120
--operation mode is normal

J1L581 = !J1L532Q & !J1L432Q;


--J1_last_down is coinc:inst_coinc|last_down
--operation mode is normal

J1_last_down_lut_out = J1L181 $ (!J1L412 & !J1L512 & J1L532Q);
J1_last_down = DFFE(J1_last_down_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L871);


--J1L181 is coinc:inst_coinc|i~331
--operation mode is normal

J1L181 = J1_last_down & Y1_command_2_local[0] # !Y1_command_2_local[1];


--J1_coinc_up_high_delay[2] is coinc:inst_coinc|coinc_up_high_delay[2]
--operation mode is normal

J1_coinc_up_high_delay[2]_lut_out = J1_coinc_up_high_delay[1];
J1_coinc_up_high_delay[2] = DFFE(J1_coinc_up_high_delay[2]_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--J1L781 is coinc:inst_coinc|i~1122
--operation mode is normal

J1L781 = Y1_command_2_local[10] & !J1_coinc_up_high_delay[2];


--J1_last_up_pol is coinc:inst_coinc|last_up_pol
--operation mode is normal

J1_last_up_pol_lut_out = !J1_last_up_pol;
J1_last_up_pol = DFFE(J1_last_up_pol_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L291);


--J1L332Q is coinc:inst_coinc|state~8
--operation mode is normal

J1L332Q_lut_out = J1L381 & J1L332Q & (J1L581 # !J1L871) # !J1L381 & (J1L871 # J1L332Q);
J1L332Q = DFFE(J1L332Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--J1_coinc_up_low_delay[2] is coinc:inst_coinc|coinc_up_low_delay[2]
--operation mode is normal

J1_coinc_up_low_delay[2]_lut_out = J1_coinc_up_low_delay[1];
J1_coinc_up_low_delay[2] = DFFE(J1_coinc_up_low_delay[2]_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--J1L281 is coinc:inst_coinc|i~610
--operation mode is normal

J1L281 = Y1_command_2_local[11] & (Y1_command_2_local[10] & !J1_coinc_up_high_delay[2] # !J1_coinc_up_low_delay[2]) # !Y1_command_2_local[11] & Y1_command_2_local[10] & !J1_coinc_up_high_delay[2];


--B1L44 is ahb_slave:ahb_slave_inst|Select_549_rtl_70~161
--operation mode is normal

B1L44 = B1L65Q # B1L45Q & NE1_MASTERHTRANS[1];


--B1_reduce_nor_10 is ahb_slave:ahb_slave_inst|reduce_nor_10
--operation mode is normal

B1_reduce_nor_10 = NE1_MASTERHTRANS[1] & !NE1_MASTERHTRANS[0];

--B1L7 is ahb_slave:ahb_slave_inst|reduce_nor_10~17
--operation mode is normal

B1L7 = NE1_MASTERHTRANS[1] & !NE1_MASTERHTRANS[0];


--B1L24 is ahb_slave:ahb_slave_inst|Select_549_rtl_70~30
--operation mode is normal

B1L24 = B1L1 & !B1L25Q & (B1_reduce_nor_10 # B1L32Q);


--B1L13 is ahb_slave:ahb_slave_inst|Select_539_rtl_43_rtl_349~151
--operation mode is normal

B1L13 = NE1_MASTERHBURST[0] & !NE1_MASTERHBURST[1] & !NE1_MASTERHBURST[2];

--B1L33 is ahb_slave:ahb_slave_inst|Select_539_rtl_43_rtl_349~174
--operation mode is normal

B1L33 = NE1_MASTERHBURST[0] & !NE1_MASTERHBURST[1] & !NE1_MASTERHBURST[2];


--B1L34 is ahb_slave:ahb_slave_inst|Select_549_rtl_70~31
--operation mode is normal

B1L34 = B1L35Q & (B1L13 # NE1_MASTERHTRANS[0] & !NE1_MASTERHTRANS[1]);


--B1L64 is ahb_slave:ahb_slave_inst|Select_575~16
--operation mode is normal

B1L64 = B1L1 & B1_reduce_nor_4 & B1_reduce_nor_10 & !B1L25Q;


--B1L14 is ahb_slave:ahb_slave_inst|Select_549_rtl_70~3
--operation mode is normal

B1L14 = B1L45Q & NE1_MASTERHTRANS[1];


--B1L54 is ahb_slave:ahb_slave_inst|Select_575~14
--operation mode is normal

B1L54 = B1L13 & B1L35Q & NE1_MASTERHTRANS[1];


--B1L74 is ahb_slave:ahb_slave_inst|Select_576~12
--operation mode is normal

B1L74 = B1L64 # B1L14 # B1L54 # B1L65Q;


--B1L15 is ahb_slave:ahb_slave_inst|Select_583~385
--operation mode is normal

B1L15 = !B1L55Q & (NE1_MASTERHTRANS[1] # !B1L45Q);


--B1L84 is ahb_slave:ahb_slave_inst|Select_583~19
--operation mode is normal

B1L84 = !B1L25Q & (!B1_reduce_nor_10 # !B1_reduce_nor_4 # !B1L1);


--B1L05 is ahb_slave:ahb_slave_inst|Select_583~377
--operation mode is normal

B1L05 = B1L15 & !B1L84 & (B1L2 # !B1L35Q);


--B1L94 is ahb_slave:ahb_slave_inst|Select_583~40
--operation mode is normal

B1L94 = NE1_MASTERHWRITE & (B1L64 # B1L14 # B1L54);


--SD1L76Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~15
--operation mode is normal

SD1L76Q_lut_out = SD1L76Q & (CE1L8Q # SD1L01 & !MB1L68Q) # !SD1L76Q & SD1L01 & !MB1L68Q;
SD1L76Q = DFFE(SD1L76Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--CE1L8Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|txidle~reg
--operation mode is normal

CE1L8Q_lut_out = !CE1L3Q & (SD1L03Q # CE1L8Q);
CE1L8Q = DFFE(CE1L8Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--SD1L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|altr_temp~56
--operation mode is normal

SD1L2 = SD1L76Q & !CE1L8Q;


--MB1L38Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|send_ctrl~reg
--operation mode is normal

MB1L38Q_lut_out = MB1L64 # MB1L28 # !MB1L87 # !MB1L14;
MB1L38Q = DFFE(MB1L38Q_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--SD1L56Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~13
--operation mode is normal

SD1L56Q_lut_out = SD1L4 # SD1L53Q # !CD3L1 & SD1L56Q;
SD1L56Q = DFFE(SD1L56Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--MB1L78Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|send_id~reg
--operation mode is normal

MB1L78Q_lut_out = MB1L92 & (MB1L211Q # MB1L78Q & !SD1L31Q) # !MB1L92 & MB1L78Q & !SD1L31Q;
MB1L78Q = DFFE(MB1L78Q_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--SD1L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|altr_temp~55
--operation mode is normal

SD1L1 = MB1L38Q & SD1L56Q & MB1L78Q & CE1L11Q;


--SD1L01 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|altr_temp~3905
--operation mode is normal

SD1L01 = MB1L38Q & SD1L56Q & CE1L11Q & !MB1L78Q;


--BD1L1 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|altr_temp~206
--operation mode is normal

BD1L1 = BD1L71Q & !DC1L51Q & (!GB21_sload_path[2] # !BD1L9);


--BD1L8 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|rxcteq5~32
--operation mode is normal

BD1L8 = GB21_sload_path[0] & !GB21_sload_path[1];


--BD1_rxcteq9 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|rxcteq9
--operation mode is normal

BD1_rxcteq9 = BD1L8 & GB21_sload_path[3] & !GB21_sload_path[2] & !GB21_sload_path[4];

--BD1L11 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|rxcteq9~20
--operation mode is normal

BD1L11 = BD1L8 & GB21_sload_path[3] & !GB21_sload_path[2] & !GB21_sload_path[4];


--BD1L91Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|sreg~21
--operation mode is normal

BD1L91Q_lut_out = BD1L81Q # BD1L31Q # BD1L91Q & !BD1_rxcteq9;
BD1L91Q = DFFE(BD1L91Q_lut_out, GLOBAL(HE1_outclock0), GB7L6, , );


--VB1L32Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|hl_edge~reg
--operation mode is normal

VB1L32Q_lut_out = VB1L611 & (VB1_ind[9] & (VB1L01 # !VB1_ina[9]) # !VB1_ind[9] & VB1L01 & !VB1_ina[9]);
VB1L32Q = DFFE(VB1L32Q_lut_out, GLOBAL(HE1_outclock0), !KB1L1, , );


--DC1L71Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~13
--operation mode is normal

DC1L71Q_lut_out = BD1L5Q & (DC1L8 # DC1L12Q & GB01_sload_path[4]);
DC1L71Q = DFFE(DC1L71Q_lut_out, GLOBAL(HE1_outclock0), !KB1L1, , );


--DC1L32 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|STB~5
--operation mode is normal

DC1L32 = DC1L71Q & BD1L5Q;


--DC1L02Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~16
--operation mode is normal

DC1L02Q_lut_out = DC1L22 & (GB01_sload_path[2] # DC1L3 & DC1L02Q) # !DC1L22 & DC1L3 & DC1L02Q;
DC1L02Q = DFFE(DC1L02Q_lut_out, GLOBAL(HE1_outclock0), !KB1L1, , );


--MB1L47Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|rec_ena~reg
--operation mode is normal

MB1L47Q_lut_out = MB1L37 # MB1L401Q & (MB1_SV1 # !MB1L71);
MB1L47Q = DFFE(MB1L47Q_lut_out, GLOBAL(HE1_outclock0), , , );


--KB1L1 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|inst1~23
--operation mode is normal

KB1L1 = MB1L38Q # MB1L521Q # MB1L68Q # !MB1L47Q;


--UB1L1 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|altr_temp~698
--operation mode is normal

UB1L1 = UB1L62Q & !BD1L6Q;


--KB1_inst35 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|inst35
--operation mode is normal

KB1_inst35 = UB1L32Q & BD1L6Q;


--UB1L42Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|sreg~16
--operation mode is normal

UB1L42Q_lut_out = UB1L23 & UB1L41 & UB1L22Q & !CD1_dffs[5];
UB1L42Q = DFFE(UB1L42Q_lut_out, GLOBAL(HE1_outclock0), KB1_inst5, , );


--UB1L63 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|STF_WAIT~40
--operation mode is normal

UB1L63 = UB1L42Q # UB1L02Q;


--BD1L3Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|cerr~reg
--operation mode is normal

BD1L3Q_lut_out = BD1L2 & (XC1L1 $ XC1L2 # !CD1_dffs[7]);
BD1L3Q = DFFE(BD1L3Q_lut_out, GLOBAL(HE1_outclock0), GB7L6, , );


--UB1L2 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|altr_temp~938
--operation mode is normal

UB1L2 = !BD1L4Q & !BD1L6Q;


--BD1L51Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|sreg~16
--operation mode is normal

BD1L51Q_lut_out = BD1L21 # BD1L51Q & !BD1_rxcteq5 & !DC1L51Q;
BD1L51Q = DFFE(BD1L51Q_lut_out, GLOBAL(HE1_outclock0), GB7L6, , );


--SD1L19Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~40
--operation mode is normal

SD1L19Q_lut_out = CD3L1 & SD1L56Q & MB1L68Q & !MB1L78Q;
SD1L19Q = DFFE(SD1L19Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--SD1L86Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~17
--operation mode is normal

SD1L86Q_lut_out = CE1L11Q & (SD1L37Q # SD1L88Q);
SD1L86Q = DFFE(SD1L86Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--SD1L17Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~20
--operation mode is normal

SD1L17Q_lut_out = SD1L98Q & (CE1L11Q # SD1L17Q & !WC6L1) # !SD1L98Q & SD1L17Q & !WC6L1;
SD1L17Q = DFFE(SD1L17Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--SD1L07Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~19
--operation mode is normal

SD1L07Q_lut_out = SD1L58Q & (CE1L11Q # SD1L07Q & !WC6L1) # !SD1L58Q & SD1L07Q & !WC6L1;
SD1L07Q = DFFE(SD1L07Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--SD1L96Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~18
--operation mode is normal

SD1L96Q_lut_out = SD1L68Q & (CE1L11Q # SD1L96Q & !WC6L1) # !SD1L68Q & SD1L96Q & !WC6L1;
SD1L96Q = DFFE(SD1L96Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--SD1L27Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~21
--operation mode is normal

SD1L27Q_lut_out = !WC6L1 & (SD1L27Q # SD1L86Q & !GB12L81);
SD1L27Q = DFFE(SD1L27Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--SD1L33 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|frd_next~67
--operation mode is normal

SD1L33 = !SD1L17Q & !SD1L07Q & !SD1L96Q & !SD1L27Q;


--SD1L23 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|frd_next~13
--operation mode is normal

SD1L23 = WC6L1 & (SD1L86Q & !GB12L81 # !SD1L33);


--SD1L58Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~34
--operation mode is normal

SD1L58Q_lut_out = WC6L1 & (SD1L96Q # SD1L58Q & !CE1L11Q) # !WC6L1 & SD1L58Q & !CE1L11Q;
SD1L58Q = DFFE(SD1L58Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--SD1L37Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~22
--operation mode is normal

SD1L37Q_lut_out = WC6L1 & (SD1L13 # SD1L37Q & !CE1L11Q) # !WC6L1 & SD1L37Q & !CE1L11Q;
SD1L37Q = DFFE(SD1L37Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--SD1L91 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|data_val~158
--operation mode is normal

SD1L91 = !SD1L58Q & !SD1L37Q;


--SD1L68Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~35
--operation mode is normal

SD1L68Q_lut_out = SD1L19Q # SD1L68Q & !CE1L11Q;
SD1L68Q = DFFE(SD1L68Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--SD1L98Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~38
--operation mode is normal

SD1L98Q_lut_out = WC6L1 & (SD1L07Q # SD1L98Q & !CE1L11Q) # !WC6L1 & SD1L98Q & !CE1L11Q;
SD1L98Q = DFFE(SD1L98Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--SD1L88Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~37
--operation mode is normal

SD1L88Q_lut_out = WC6L1 & (SD1L17Q # SD1L88Q & !CE1L11Q) # !WC6L1 & SD1L88Q & !CE1L11Q;
SD1L88Q = DFFE(SD1L88Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--SD1L61 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|data_val~116
--operation mode is normal

SD1L61 = SD1L91 & !SD1L68Q & !SD1L98Q & !SD1L88Q;


--CE1L6Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|sreg1~16
--operation mode is normal

CE1L6Q_lut_out = PC31L3 & CE1L5Q & GB81_sload_path[4] & !GB81_sload_path[0];
CE1L6Q = DFFE(CE1L6Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--SD1L03Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|data_val~reg
--operation mode is normal

SD1L03Q_lut_out = SD1L52 # SD1L51 # SD1L42 # !SD1L62;
SD1L03Q = DFFE(SD1L03Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--CE1L4Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|sreg1~14
--operation mode is normal

CE1L4Q_lut_out = SD1L03Q & !CE1L8Q;
CE1L4Q = DFFE(CE1L4Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--CE1L21 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|TXSLD~4
--operation mode is normal

CE1L21 = !CE1L4Q & (!SD1L03Q # !CE1L6Q # !GB91L11);


--B1L23 is ahb_slave:ahb_slave_inst|Select_539_rtl_43_rtl_349~153
--operation mode is normal

B1L23 = NE1_MASTERHTRANS[1] & (B1L45Q # B1L13 & B1L35Q);


--B1L53 is ahb_slave:ahb_slave_inst|Select_543_rtl_45~96
--operation mode is normal

B1L53 = B1L1 & !B1L25Q & (NE1_MASTERHTRANS[0] # NE1_MASTERHTRANS[1]);


--B1L72 is ahb_slave:ahb_slave_inst|Select_536_rtl_41~234
--operation mode is normal

B1L72 = !B1L45Q & !B1L35Q;


--B1L82 is ahb_slave:ahb_slave_inst|Select_536_rtl_41~248
--operation mode is normal

B1L82 = B1L55Q # !B1_reduce_nor_4 & (!B1L25Q # !B1L72);


--B1L62 is ahb_slave:ahb_slave_inst|Select_536_rtl_41~233
--operation mode is normal

B1L62 = B1L1 & !B1L25Q;


--B1L52 is ahb_slave:ahb_slave_inst|Select_536_rtl_41~20
--operation mode is normal

B1L52 = B1L35Q & !B1L13 & (NE1_MASTERHTRANS[1] # !NE1_MASTERHTRANS[0]);


--B1L03 is ahb_slave:ahb_slave_inst|Select_539_rtl_43_rtl_349~121
--operation mode is normal

B1L03 = NE1_MASTERHTRANS[0] & !NE1_MASTERHTRANS[1] & (B1L45Q # B1L35Q);


--R1_data[0] is master_data_source:inst_master_data_source|data[0]
--operation mode is normal

R1_data[0]_lut_out = R1L79 & !R1L111 & !R1L211;
R1_data[0] = DFFE(R1_data[0]_lut_out, !GLOBAL(HE1_outclock0), !V1L3Q, , );


--R1L79 is master_data_source:inst_master_data_source|i~420
--operation mode is normal

R1L79 = R1L1 & (R1_data[0] # NE1_SLAVEHREADYO) # !R1L1 & R1_data[0] & !NE1_SLAVEHREADYO;


--R1_data[28] is master_data_source:inst_master_data_source|data[28]
--operation mode is normal

R1_data[28]_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L75 # !NE1_SLAVEHREADYO & R1_data[28]);
R1_data[28] = DFFE(R1_data[28]_lut_out, !GLOBAL(HE1_outclock0), !V1L3Q, , );


--R1_data[29] is master_data_source:inst_master_data_source|data[29]
--operation mode is normal

R1_data[29]_lut_out = !R1L111 & !R1L211 & R1L95 & NE1_SLAVEHREADYO;
R1_data[29] = DFFE(R1_data[29]_lut_out, !GLOBAL(HE1_outclock0), !V1L3Q, , );


--R1_data[30] is master_data_source:inst_master_data_source|data[30]
--operation mode is normal

R1_data[30]_lut_out = !R1L111 & !R1L211 & R1L16 & NE1_SLAVEHREADYO;
R1_data[30] = DFFE(R1_data[30]_lut_out, !GLOBAL(HE1_outclock0), !V1L3Q, , );


--R1_data[31] is master_data_source:inst_master_data_source|data[31]
--operation mode is normal

R1_data[31]_lut_out = !R1L111 & !R1L211 & R1L36 & NE1_SLAVEHREADYO;
R1_data[31] = DFFE(R1_data[31]_lut_out, !GLOBAL(HE1_outclock0), !V1L3Q, , );


--R1L501 is master_data_source:inst_master_data_source|LessThan_12~199
--operation mode is normal

R1L501 = R1_data[28] # R1_data[29] # R1_data[30] # R1_data[31];


--R1_data[24] is master_data_source:inst_master_data_source|data[24]
--operation mode is normal

R1_data[24]_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L94 # !NE1_SLAVEHREADYO & R1_data[24]);
R1_data[24] = DFFE(R1_data[24]_lut_out, !GLOBAL(HE1_outclock0), !V1L3Q, , );


--R1_data[25] is master_data_source:inst_master_data_source|data[25]
--operation mode is normal

R1_data[25]_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L15 # !NE1_SLAVEHREADYO & R1_data[25]);
R1_data[25] = DFFE(R1_data[25]_lut_out, !GLOBAL(HE1_outclock0), !V1L3Q, , );


--R1_data[26] is master_data_source:inst_master_data_source|data[26]
--operation mode is normal

R1_data[26]_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L35 # !NE1_SLAVEHREADYO & R1_data[26]);
R1_data[26] = DFFE(R1_data[26]_lut_out, !GLOBAL(HE1_outclock0), !V1L3Q, , );


--R1_data[27] is master_data_source:inst_master_data_source|data[27]
--operation mode is normal

R1_data[27]_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L55 # !NE1_SLAVEHREADYO & R1_data[27]);
R1_data[27] = DFFE(R1_data[27]_lut_out, !GLOBAL(HE1_outclock0), !V1L3Q, , );


--R1L601 is master_data_source:inst_master_data_source|LessThan_12~204
--operation mode is normal

R1L601 = R1_data[24] # R1_data[25] # R1_data[26] # R1_data[27];


--R1_data[20] is master_data_source:inst_master_data_source|data[20]
--operation mode is normal

R1_data[20]_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L14 # !NE1_SLAVEHREADYO & R1_data[20]);
R1_data[20] = DFFE(R1_data[20]_lut_out, !GLOBAL(HE1_outclock0), !V1L3Q, , );


--R1_data[21] is master_data_source:inst_master_data_source|data[21]
--operation mode is normal

R1_data[21]_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L34 # !NE1_SLAVEHREADYO & R1_data[21]);
R1_data[21] = DFFE(R1_data[21]_lut_out, !GLOBAL(HE1_outclock0), !V1L3Q, , );


--R1_data[22] is master_data_source:inst_master_data_source|data[22]
--operation mode is normal

R1_data[22]_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L54 # !NE1_SLAVEHREADYO & R1_data[22]);
R1_data[22] = DFFE(R1_data[22]_lut_out, !GLOBAL(HE1_outclock0), !V1L3Q, , );


--R1_data[23] is master_data_source:inst_master_data_source|data[23]
--operation mode is normal

R1_data[23]_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L74 # !NE1_SLAVEHREADYO & R1_data[23]);
R1_data[23] = DFFE(R1_data[23]_lut_out, !GLOBAL(HE1_outclock0), !V1L3Q, , );


--R1L701 is master_data_source:inst_master_data_source|LessThan_12~213
--operation mode is normal

R1L701 = R1_data[20] # R1_data[21] # R1_data[22] # R1_data[23];


--R1_data[16] is master_data_source:inst_master_data_source|data[16]
--operation mode is normal

R1_data[16]_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L33 # !NE1_SLAVEHREADYO & R1_data[16]);
R1_data[16] = DFFE(R1_data[16]_lut_out, !GLOBAL(HE1_outclock0), !V1L3Q, , );


--R1_data[17] is master_data_source:inst_master_data_source|data[17]
--operation mode is normal

R1_data[17]_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L53 # !NE1_SLAVEHREADYO & R1_data[17]);
R1_data[17] = DFFE(R1_data[17]_lut_out, !GLOBAL(HE1_outclock0), !V1L3Q, , );


--R1_data[18] is master_data_source:inst_master_data_source|data[18]
--operation mode is normal

R1_data[18]_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L73 # !NE1_SLAVEHREADYO & R1_data[18]);
R1_data[18] = DFFE(R1_data[18]_lut_out, !GLOBAL(HE1_outclock0), !V1L3Q, , );


--R1_data[19] is master_data_source:inst_master_data_source|data[19]
--operation mode is normal

R1_data[19]_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L93 # !NE1_SLAVEHREADYO & R1_data[19]);
R1_data[19] = DFFE(R1_data[19]_lut_out, !GLOBAL(HE1_outclock0), !V1L3Q, , );


--R1L801 is master_data_source:inst_master_data_source|LessThan_12~226
--operation mode is normal

R1L801 = R1_data[16] # R1_data[17] # R1_data[18] # R1_data[19];


--R1L111 is master_data_source:inst_master_data_source|LessThan_12~301
--operation mode is normal

R1L111 = R1L501 # R1L601 # R1L701 # R1L801;


--R1_data[14] is master_data_source:inst_master_data_source|data[14]
--operation mode is normal

R1_data[14]_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L92 # !NE1_SLAVEHREADYO & R1_data[14]);
R1_data[14] = DFFE(R1_data[14]_lut_out, !GLOBAL(HE1_outclock0), !V1L3Q, , );


--R1_data[15] is master_data_source:inst_master_data_source|data[15]
--operation mode is normal

R1_data[15]_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L13 # !NE1_SLAVEHREADYO & R1_data[15]);
R1_data[15] = DFFE(R1_data[15]_lut_out, !GLOBAL(HE1_outclock0), !V1L3Q, , );


--R1L011 is master_data_source:inst_master_data_source|LessThan_12~296
--operation mode is normal

R1L011 = R1_data[14] # R1_data[15];


--R1_data[9] is master_data_source:inst_master_data_source|data[9]
--operation mode is normal

R1_data[9]_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L91 # !NE1_SLAVEHREADYO & R1_data[9]);
R1_data[9] = DFFE(R1_data[9]_lut_out, !GLOBAL(HE1_outclock0), !V1L3Q, , );


--R1_data[8] is master_data_source:inst_master_data_source|data[8]
--operation mode is normal

R1_data[8]_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L71 # !NE1_SLAVEHREADYO & R1_data[8]);
R1_data[8] = DFFE(R1_data[8]_lut_out, !GLOBAL(HE1_outclock0), !V1L3Q, , );


--R1_data[10] is master_data_source:inst_master_data_source|data[10]
--operation mode is normal

R1_data[10]_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L12 # !NE1_SLAVEHREADYO & R1_data[10]);
R1_data[10] = DFFE(R1_data[10]_lut_out, !GLOBAL(HE1_outclock0), !V1L3Q, , );


--R1_data[11] is master_data_source:inst_master_data_source|data[11]
--operation mode is normal

R1_data[11]_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L32 # !NE1_SLAVEHREADYO & R1_data[11]);
R1_data[11] = DFFE(R1_data[11]_lut_out, !GLOBAL(HE1_outclock0), !V1L3Q, , );


--R1L901 is master_data_source:inst_master_data_source|LessThan_12~264
--operation mode is normal

R1L901 = R1_data[9] # R1_data[8] # R1_data[10] # R1_data[11];


--R1_data[12] is master_data_source:inst_master_data_source|data[12]
--operation mode is normal

R1_data[12]_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L52 # !NE1_SLAVEHREADYO & R1_data[12]);
R1_data[12] = DFFE(R1_data[12]_lut_out, !GLOBAL(HE1_outclock0), !V1L3Q, , );


--R1_data[13] is master_data_source:inst_master_data_source|data[13]
--operation mode is normal

R1_data[13]_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L72 # !NE1_SLAVEHREADYO & R1_data[13]);
R1_data[13] = DFFE(R1_data[13]_lut_out, !GLOBAL(HE1_outclock0), !V1L3Q, , );


--R1L211 is master_data_source:inst_master_data_source|LessThan_12~306
--operation mode is normal

R1L211 = R1L011 # R1L901 # R1_data[12] # R1_data[13];


--R1_data[1] is master_data_source:inst_master_data_source|data[1]
--operation mode is normal

R1_data[1]_lut_out = R1L89 & !R1L111 & !R1L211;
R1_data[1] = DFFE(R1_data[1]_lut_out, !GLOBAL(HE1_outclock0), !V1L3Q, , );


--R1L89 is master_data_source:inst_master_data_source|i~427
--operation mode is normal

R1L89 = R1L3 & (R1_data[1] # NE1_SLAVEHREADYO) # !R1L3 & R1_data[1] & !NE1_SLAVEHREADYO;


--R1_data[2] is master_data_source:inst_master_data_source|data[2]
--operation mode is normal

R1_data[2]_lut_out = R1L99 & !R1L111 & !R1L211;
R1_data[2] = DFFE(R1_data[2]_lut_out, !GLOBAL(HE1_outclock0), !V1L3Q, , );


--R1L99 is master_data_source:inst_master_data_source|i~434
--operation mode is normal

R1L99 = R1L5 & (R1_data[2] # NE1_SLAVEHREADYO) # !R1L5 & R1_data[2] & !NE1_SLAVEHREADYO;


--R1_data[3] is master_data_source:inst_master_data_source|data[3]
--operation mode is normal

R1_data[3]_lut_out = R1L001 & !R1L111 & !R1L211;
R1_data[3] = DFFE(R1_data[3]_lut_out, !GLOBAL(HE1_outclock0), !V1L3Q, , );


--R1L001 is master_data_source:inst_master_data_source|i~441
--operation mode is normal

R1L001 = R1L7 & (R1_data[3] # NE1_SLAVEHREADYO) # !R1L7 & R1_data[3] & !NE1_SLAVEHREADYO;


--R1_data[4] is master_data_source:inst_master_data_source|data[4]
--operation mode is normal

R1_data[4]_lut_out = R1L101 & !R1L111 & !R1L211;
R1_data[4] = DFFE(R1_data[4]_lut_out, !GLOBAL(HE1_outclock0), !V1L3Q, , );


--R1L101 is master_data_source:inst_master_data_source|i~448
--operation mode is normal

R1L101 = R1L9 & (R1_data[4] # NE1_SLAVEHREADYO) # !R1L9 & R1_data[4] & !NE1_SLAVEHREADYO;


--R1_data[5] is master_data_source:inst_master_data_source|data[5]
--operation mode is normal

R1_data[5]_lut_out = R1L201 & !R1L111 & !R1L211;
R1_data[5] = DFFE(R1_data[5]_lut_out, !GLOBAL(HE1_outclock0), !V1L3Q, , );


--R1L201 is master_data_source:inst_master_data_source|i~455
--operation mode is normal

R1L201 = R1L11 & (R1_data[5] # NE1_SLAVEHREADYO) # !R1L11 & R1_data[5] & !NE1_SLAVEHREADYO;


--R1_data[6] is master_data_source:inst_master_data_source|data[6]
--operation mode is normal

R1_data[6]_lut_out = R1L301 & !R1L111 & !R1L211;
R1_data[6] = DFFE(R1_data[6]_lut_out, !GLOBAL(HE1_outclock0), !V1L3Q, , );


--R1L301 is master_data_source:inst_master_data_source|i~462
--operation mode is normal

R1L301 = R1L31 & (R1_data[6] # NE1_SLAVEHREADYO) # !R1L31 & R1_data[6] & !NE1_SLAVEHREADYO;


--R1_data[7] is master_data_source:inst_master_data_source|data[7]
--operation mode is normal

R1_data[7]_lut_out = !R1L401 & (NE1_SLAVEHREADYO & R1L51 # !NE1_SLAVEHREADYO & R1_data[7]);
R1_data[7] = DFFE(R1_data[7]_lut_out, !GLOBAL(HE1_outclock0), !V1L3Q, , );


--R1L401 is master_data_source:inst_master_data_source|LessThan_12~127
--operation mode is normal

R1L401 = R1L111 # R1L211;


--Y1L072 is slaveregister:slaveregister_inst|i~1133
--operation mode is normal

Y1L072 = B1L32Q & B1L42Q & !B1L02Q;


--N1L1 is flash_adc:inst_flash_ADC|data_sig[0]~7
--operation mode is normal

N1L1 = Y1L272 & (Y1L072 & NE1_MASTERHWDATA[0] # !Y1L072 & FLASH_AD_D[0]) # !Y1L272 & FLASH_AD_D[0];


--N1_wren is flash_adc:inst_flash_ADC|wren
--operation mode is normal

N1_wren_lut_out = !N1L91 & (N1L32 # N1_wren & !N1L02);
N1_wren = DFFE(N1_wren_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--A1L522 is rtl~16
--operation mode is normal

A1L522 = N1_wren # Y1L272 & Y1L072;


--N1_wraddress[0] is flash_adc:inst_flash_ADC|wraddress[0]
--operation mode is normal

N1_wraddress[0]_lut_out = GB92_sload_path[0];
N1_wraddress[0] = DFFE(N1_wraddress[0]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , N1L32);


--N1L23 is flash_adc:inst_flash_ADC|wraddress_sig[0]~2
--operation mode is normal

N1L23 = Y1L272 & (Y1L072 & B1L8Q # !Y1L072 & N1_wraddress[0]) # !Y1L272 & N1_wraddress[0];


--N1_wraddress[1] is flash_adc:inst_flash_ADC|wraddress[1]
--operation mode is normal

N1_wraddress[1]_lut_out = GB92_sload_path[1];
N1_wraddress[1] = DFFE(N1_wraddress[1]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , N1L32);


--N1L33 is flash_adc:inst_flash_ADC|wraddress_sig[1]~5
--operation mode is normal

N1L33 = Y1L272 & (Y1L072 & B1L9Q # !Y1L072 & N1_wraddress[1]) # !Y1L272 & N1_wraddress[1];


--N1_wraddress[2] is flash_adc:inst_flash_ADC|wraddress[2]
--operation mode is normal

N1_wraddress[2]_lut_out = GB92_sload_path[2];
N1_wraddress[2] = DFFE(N1_wraddress[2]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , N1L32);


--N1L43 is flash_adc:inst_flash_ADC|wraddress_sig[2]~8
--operation mode is normal

N1L43 = Y1L272 & (Y1L072 & B1L01Q # !Y1L072 & N1_wraddress[2]) # !Y1L272 & N1_wraddress[2];


--N1_wraddress[3] is flash_adc:inst_flash_ADC|wraddress[3]
--operation mode is normal

N1_wraddress[3]_lut_out = GB92_sload_path[3];
N1_wraddress[3] = DFFE(N1_wraddress[3]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , N1L32);


--N1L53 is flash_adc:inst_flash_ADC|wraddress_sig[3]~11
--operation mode is normal

N1L53 = Y1L272 & (Y1L072 & B1L11Q # !Y1L072 & N1_wraddress[3]) # !Y1L272 & N1_wraddress[3];


--N1_wraddress[4] is flash_adc:inst_flash_ADC|wraddress[4]
--operation mode is normal

N1_wraddress[4]_lut_out = GB92_sload_path[4];
N1_wraddress[4] = DFFE(N1_wraddress[4]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , N1L32);


--N1L63 is flash_adc:inst_flash_ADC|wraddress_sig[4]~14
--operation mode is normal

N1L63 = Y1L272 & (Y1L072 & B1L21Q # !Y1L072 & N1_wraddress[4]) # !Y1L272 & N1_wraddress[4];


--B1L31Q is ahb_slave:ahb_slave_inst|reg_address[7]~reg0
--operation mode is normal

B1L31Q_lut_out = B1L74 & (NE1_MASTERHADDR[7] # B1L31Q & !B1L05) # !B1L74 & B1L31Q & !B1L05;
B1L31Q = DFFE(B1L31Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--N1_wraddress[5] is flash_adc:inst_flash_ADC|wraddress[5]
--operation mode is normal

N1_wraddress[5]_lut_out = GB92_sload_path[5];
N1_wraddress[5] = DFFE(N1_wraddress[5]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , N1L32);


--N1L73 is flash_adc:inst_flash_ADC|wraddress_sig[5]~17
--operation mode is normal

N1L73 = Y1L272 & (Y1L072 & B1L31Q # !Y1L072 & N1_wraddress[5]) # !Y1L272 & N1_wraddress[5];


--B1L41Q is ahb_slave:ahb_slave_inst|reg_address[8]~reg0
--operation mode is normal

B1L41Q_lut_out = B1L74 & (NE1_MASTERHADDR[8] # B1L41Q & !B1L05) # !B1L74 & B1L41Q & !B1L05;
B1L41Q = DFFE(B1L41Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--N1_wraddress[6] is flash_adc:inst_flash_ADC|wraddress[6]
--operation mode is normal

N1_wraddress[6]_lut_out = GB92_sload_path[6];
N1_wraddress[6] = DFFE(N1_wraddress[6]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , N1L32);


--N1L83 is flash_adc:inst_flash_ADC|wraddress_sig[6]~20
--operation mode is normal

N1L83 = Y1L272 & (Y1L072 & B1L41Q # !Y1L072 & N1_wraddress[6]) # !Y1L272 & N1_wraddress[6];


--B1L51Q is ahb_slave:ahb_slave_inst|reg_address[9]~reg0
--operation mode is normal

B1L51Q_lut_out = B1L74 & (NE1_MASTERHADDR[9] # B1L51Q & !B1L05) # !B1L74 & B1L51Q & !B1L05;
B1L51Q = DFFE(B1L51Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--N1_wraddress[7] is flash_adc:inst_flash_ADC|wraddress[7]
--operation mode is normal

N1_wraddress[7]_lut_out = GB92_sload_path[7];
N1_wraddress[7] = DFFE(N1_wraddress[7]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , N1L32);


--N1L93 is flash_adc:inst_flash_ADC|wraddress_sig[7]~23
--operation mode is normal

N1L93 = Y1L272 & (Y1L072 & B1L51Q # !Y1L072 & N1_wraddress[7]) # !Y1L272 & N1_wraddress[7];


--B1L61Q is ahb_slave:ahb_slave_inst|reg_address[10]~reg0
--operation mode is normal

B1L61Q_lut_out = B1L74 & (NE1_MASTERHADDR[10] # B1L61Q & !B1L05) # !B1L74 & B1L61Q & !B1L05;
B1L61Q = DFFE(B1L61Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--N1_wraddress[8] is flash_adc:inst_flash_ADC|wraddress[8]
--operation mode is normal

N1_wraddress[8]_lut_out = GB92_sload_path[8];
N1_wraddress[8] = DFFE(N1_wraddress[8]_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , N1L32);


--N1L04 is flash_adc:inst_flash_ADC|wraddress_sig[8]~26
--operation mode is normal

N1L04 = Y1L272 & (Y1L072 & B1L61Q # !Y1L072 & N1_wraddress[8]) # !Y1L272 & N1_wraddress[8];


--Y1L462 is slaveregister:slaveregister_inst|i~626
--operation mode is normal

Y1L462 = B1L91Q & Y1L072 & !B1L81Q & !B1L71Q;


--CB1L49Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~reg0
--operation mode is normal

CB1L49Q_lut_out = ATWD0_D[0];
CB1L49Q = DFFE(CB1L49Q_lut_out, GLOBAL(HE1_outclock1), , , CB1L39);


--CB1L79Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[3]~reg0
--operation mode is normal

CB1L79Q_lut_out = ATWD0_D[3];
CB1L79Q = DFFE(CB1L79Q_lut_out, GLOBAL(HE1_outclock1), , , CB1L39);


--CB1L69Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[2]~reg0
--operation mode is normal

CB1L69Q_lut_out = ATWD0_D[2];
CB1L69Q = DFFE(CB1L69Q_lut_out, GLOBAL(HE1_outclock1), , , CB1L39);


--CB1L59Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[1]~reg0
--operation mode is normal

CB1L59Q_lut_out = ATWD0_D[1];
CB1L59Q = DFFE(CB1L59Q_lut_out, GLOBAL(HE1_outclock1), , , CB1L39);


--CB1L99Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[5]~reg0
--operation mode is normal

CB1L99Q_lut_out = ATWD0_D[5];
CB1L99Q = DFFE(CB1L99Q_lut_out, GLOBAL(HE1_outclock1), , , CB1L39);


--CB1L89Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[4]~reg0
--operation mode is normal

CB1L89Q_lut_out = ATWD0_D[4];
CB1L89Q = DFFE(CB1L89Q_lut_out, GLOBAL(HE1_outclock1), , , CB1L39);


--CB1L201Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[8]~reg0
--operation mode is normal

CB1L201Q_lut_out = ATWD0_D[8];
CB1L201Q = DFFE(CB1L201Q_lut_out, GLOBAL(HE1_outclock1), , , CB1L39);


--CB1L301Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[9]~reg0
--operation mode is normal

CB1L301Q_lut_out = ATWD0_D[9];
CB1L301Q = DFFE(CB1L301Q_lut_out, GLOBAL(HE1_outclock1), , , CB1L39);


--CB1L101Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[7]~reg0
--operation mode is normal

CB1L101Q_lut_out = ATWD0_D[7];
CB1L101Q = DFFE(CB1L101Q_lut_out, GLOBAL(HE1_outclock1), , , CB1L39);


--CB1L001Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[6]~reg0
--operation mode is normal

CB1L001Q_lut_out = ATWD0_D[6];
CB1L001Q = DFFE(CB1L001Q_lut_out, GLOBAL(HE1_outclock1), , , CB1L39);


--FB1_bin_sig[6] is atwd:atwd0|gray2bin:inst_gray2bin|bin_sig[6]
--operation mode is normal

FB1_bin_sig[6] = CB1L201Q $ CB1L301Q $ CB1L101Q $ CB1L001Q;


--FB1_bin_sig[4] is atwd:atwd0|gray2bin:inst_gray2bin|bin_sig[4]
--operation mode is normal

FB1_bin_sig[4] = CB1L99Q $ CB1L89Q $ FB1_bin_sig[6];


--FB1_bin_sig[1] is atwd:atwd0|gray2bin:inst_gray2bin|bin_sig[1]
--operation mode is normal

FB1_bin_sig[1] = CB1L79Q $ CB1L69Q $ CB1L59Q $ FB1_bin_sig[4];


--C1L1 is atwd:atwd0|data_sig[0]~8
--operation mode is normal

C1L1 = Y1L462 & NE1_MASTERHWDATA[0] # !Y1L462 & (CB1L49Q $ FB1_bin_sig[1]);


--CB1L401Q is atwd:atwd0|atwd_readout:inst_atwd_readout|data_valid~reg0
--operation mode is normal

CB1L401Q_lut_out = CB1L771Q # CB1L401Q & (CB1L671Q # !CB1L051);
CB1L401Q = DFFE(CB1L401Q_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--Y1L772 is slaveregister:slaveregister_inst|i~1191
--operation mode is normal

Y1L772 = B1L32Q & B1L42Q & !B1L81Q & !B1L02Q;


--A1L622 is rtl~17
--operation mode is normal

A1L622 = CB1L401Q # B1L91Q & Y1L772 & !B1L71Q;


--CB1_addr_cnt[0] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[0]
--operation mode is normal

CB1_addr_cnt[0]_lut_out = CB1L271 # CB1L66 & CB1L671Q;
CB1_addr_cnt[0] = DFFE(CB1_addr_cnt[0]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--Y1L962 is slaveregister:slaveregister_inst|i~1131
--operation mode is normal

Y1L962 = B1L91Q & Y1L072 & !B1L81Q;


--C1L71 is atwd:atwd0|wraddress_sig[0]~2
--operation mode is normal

C1L71 = Y1L962 & (B1L71Q & CB1_addr_cnt[0] # !B1L71Q & B1L8Q) # !Y1L962 & CB1_addr_cnt[0];


--CB1_addr_cnt[1] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[1]
--operation mode is normal

CB1_addr_cnt[1]_lut_out = CB1L071 # CB1L86 & CB1L671Q;
CB1_addr_cnt[1] = DFFE(CB1_addr_cnt[1]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--C1L81 is atwd:atwd0|wraddress_sig[1]~5
--operation mode is normal

C1L81 = Y1L962 & (B1L71Q & CB1_addr_cnt[1] # !B1L71Q & B1L9Q) # !Y1L962 & CB1_addr_cnt[1];


--CB1_addr_cnt[2] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[2]
--operation mode is normal

CB1_addr_cnt[2]_lut_out = CB1L861 # CB1L07 & CB1L671Q;
CB1_addr_cnt[2] = DFFE(CB1_addr_cnt[2]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--C1L91 is atwd:atwd0|wraddress_sig[2]~8
--operation mode is normal

C1L91 = Y1L962 & (B1L71Q & CB1_addr_cnt[2] # !B1L71Q & B1L01Q) # !Y1L962 & CB1_addr_cnt[2];


--CB1_addr_cnt[3] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[3]
--operation mode is normal

CB1_addr_cnt[3]_lut_out = CB1L661 # CB1L27 & CB1L671Q;
CB1_addr_cnt[3] = DFFE(CB1_addr_cnt[3]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--C1L02 is atwd:atwd0|wraddress_sig[3]~11
--operation mode is normal

C1L02 = Y1L962 & (B1L71Q & CB1_addr_cnt[3] # !B1L71Q & B1L11Q) # !Y1L962 & CB1_addr_cnt[3];


--CB1_addr_cnt[4] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[4]
--operation mode is normal

CB1_addr_cnt[4]_lut_out = CB1L461 # CB1L47 & CB1L671Q;
CB1_addr_cnt[4] = DFFE(CB1_addr_cnt[4]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--C1L12 is atwd:atwd0|wraddress_sig[4]~14
--operation mode is normal

C1L12 = Y1L962 & (B1L71Q & CB1_addr_cnt[4] # !B1L71Q & B1L21Q) # !Y1L962 & CB1_addr_cnt[4];


--CB1_addr_cnt[5] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[5]
--operation mode is normal

CB1_addr_cnt[5]_lut_out = CB1L261 # CB1L67 & CB1L671Q;
CB1_addr_cnt[5] = DFFE(CB1_addr_cnt[5]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--C1L22 is atwd:atwd0|wraddress_sig[5]~17
--operation mode is normal

C1L22 = Y1L962 & (B1L71Q & CB1_addr_cnt[5] # !B1L71Q & B1L31Q) # !Y1L962 & CB1_addr_cnt[5];


--CB1_addr_cnt[6] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[6]
--operation mode is normal

CB1_addr_cnt[6]_lut_out = CB1L061 # CB1L87 & CB1L671Q;
CB1_addr_cnt[6] = DFFE(CB1_addr_cnt[6]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--C1L32 is atwd:atwd0|wraddress_sig[6]~20
--operation mode is normal

C1L32 = Y1L962 & (B1L71Q & CB1_addr_cnt[6] # !B1L71Q & B1L41Q) # !Y1L962 & CB1_addr_cnt[6];


--CB1_addr_cnt[7] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[7]
--operation mode is normal

CB1_addr_cnt[7]_lut_out = CB1L851 # CB1L08 & CB1L671Q;
CB1_addr_cnt[7] = DFFE(CB1_addr_cnt[7]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--C1L42 is atwd:atwd0|wraddress_sig[7]~23
--operation mode is normal

C1L42 = Y1L962 & (B1L71Q & CB1_addr_cnt[7] # !B1L71Q & B1L51Q) # !Y1L962 & CB1_addr_cnt[7];


--CB1_addr_cnt[8] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[8]
--operation mode is normal

CB1_addr_cnt[8]_lut_out = CB1L651 # CB1L28 & CB1L671Q;
CB1_addr_cnt[8] = DFFE(CB1_addr_cnt[8]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--C1L52 is atwd:atwd0|wraddress_sig[8]~26
--operation mode is normal

C1L52 = Y1L962 & (B1L71Q & CB1_addr_cnt[8] # !B1L71Q & B1L61Q) # !Y1L962 & CB1_addr_cnt[8];


--H1_atwd0_trigger_last is atwd_timestamp:inst_atwd_timestamp|atwd0_trigger_last
--operation mode is normal

H1_atwd0_trigger_last_lut_out = DB1_ATWDTrigger_sig;
H1_atwd0_trigger_last = DFFE(H1_atwd0_trigger_last_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--H1L99 is atwd_timestamp:inst_atwd_timestamp|i~0
--operation mode is normal

H1L99 = DB1_ATWDTrigger_sig & !H1_atwd0_trigger_last;


--Y1L47 is slaveregister:slaveregister_inst|command_1_local[0]~73
--operation mode is normal

Y1L47 = !B1L11Q & !B1L01Q & !B1L21Q;


--Y1L37 is slaveregister:slaveregister_inst|command_1_local[0]~32
--operation mode is normal

Y1L37 = Y1L172 & Y1L47 & B1L42Q & B1L9Q;


--P1L901 is hit_counter:inst_hit_counter|reduce_nor_3~102
--operation mode is normal

P1L901 = P1_cnt100ms[3] # P1_cnt100ms[2] # P1_cnt100ms[1] # P1_cnt100ms[0];


--P1L011 is hit_counter:inst_hit_counter|reduce_nor_3~107
--operation mode is normal

P1L011 = P1_cnt100ms[6] # P1_cnt100ms[5] # P1_cnt100ms[4] # !P1_cnt100ms[7];


--P1L111 is hit_counter:inst_hit_counter|reduce_nor_3~116
--operation mode is normal

P1L111 = P1_cnt100ms[11] # P1_cnt100ms[9] # P1_cnt100ms[8] # !P1_cnt100ms[10];


--P1L211 is hit_counter:inst_hit_counter|reduce_nor_3~129
--operation mode is normal

P1L211 = P1_cnt100ms[14] # P1_cnt100ms[13] # P1_cnt100ms[12] # !P1_cnt100ms[15];


--P1L711 is hit_counter:inst_hit_counter|reduce_nor_3~270
--operation mode is normal

P1L711 = P1L901 # P1L011 # P1L111 # P1L211;


--P1L311 is hit_counter:inst_hit_counter|reduce_nor_3~146
--operation mode is normal

P1L311 = P1_cnt100ms[16] # !P1_cnt100ms[17] # !P1_cnt100ms[18] # !P1_cnt100ms[19];


--P1L411 is hit_counter:inst_hit_counter|reduce_nor_3~167
--operation mode is normal

P1L411 = P1_cnt100ms[23] # P1_cnt100ms[22] # P1_cnt100ms[21] # !P1_cnt100ms[20];


--P1L511 is hit_counter:inst_hit_counter|reduce_nor_3~192
--operation mode is normal

P1L511 = P1_cnt100ms[27] # P1_cnt100ms[26] # P1_cnt100ms[25] # P1_cnt100ms[24];


--P1L611 is hit_counter:inst_hit_counter|reduce_nor_3~221
--operation mode is normal

P1L611 = P1_cnt100ms[31] # P1_cnt100ms[30] # P1_cnt100ms[29] # P1_cnt100ms[28];


--P1L811 is hit_counter:inst_hit_counter|reduce_nor_3~275
--operation mode is normal

P1L811 = P1L311 # P1L411 # P1L511 # P1L611;


--P1L201 is hit_counter:inst_hit_counter|oneSPEcnt[11]~9
--operation mode is normal

P1L201 = !P1L711 & !P1L811 & !V1L3Q;


--H1_atwd1_trigger_last is atwd_timestamp:inst_atwd_timestamp|atwd1_trigger_last
--operation mode is normal

H1_atwd1_trigger_last_lut_out = DB2_ATWDTrigger_sig;
H1_atwd1_trigger_last = DFFE(H1_atwd1_trigger_last_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--H1L001 is atwd_timestamp:inst_atwd_timestamp|i~1
--operation mode is normal

H1L001 = DB2_ATWDTrigger_sig & !H1_atwd1_trigger_last;


--Q1L901 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~102
--operation mode is normal

Q1L901 = Q1_cnt100ms[3] # Q1_cnt100ms[2] # Q1_cnt100ms[1] # Q1_cnt100ms[0];


--Q1L011 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~107
--operation mode is normal

Q1L011 = Q1_cnt100ms[6] # Q1_cnt100ms[5] # Q1_cnt100ms[4] # !Q1_cnt100ms[7];


--Q1L111 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~116
--operation mode is normal

Q1L111 = Q1_cnt100ms[11] # Q1_cnt100ms[9] # Q1_cnt100ms[8] # !Q1_cnt100ms[10];


--Q1L211 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~129
--operation mode is normal

Q1L211 = Q1_cnt100ms[14] # Q1_cnt100ms[13] # Q1_cnt100ms[12] # !Q1_cnt100ms[15];


--Q1L711 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~270
--operation mode is normal

Q1L711 = Q1L901 # Q1L011 # Q1L111 # Q1L211;


--Q1L311 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~146
--operation mode is normal

Q1L311 = Q1_cnt100ms[16] # !Q1_cnt100ms[17] # !Q1_cnt100ms[18] # !Q1_cnt100ms[19];


--Q1L411 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~167
--operation mode is normal

Q1L411 = Q1_cnt100ms[23] # Q1_cnt100ms[22] # Q1_cnt100ms[21] # !Q1_cnt100ms[20];


--Q1L511 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~192
--operation mode is normal

Q1L511 = Q1_cnt100ms[27] # Q1_cnt100ms[26] # Q1_cnt100ms[25] # Q1_cnt100ms[24];


--Q1L611 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~221
--operation mode is normal

Q1L611 = Q1_cnt100ms[31] # Q1_cnt100ms[30] # Q1_cnt100ms[29] # Q1_cnt100ms[28];


--Q1L811 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~275
--operation mode is normal

Q1L811 = Q1L311 # Q1L411 # Q1L511 # Q1L611;


--Q1L87 is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[7]~15
--operation mode is normal

Q1L87 = !Q1L711 & !Q1L811 & !V1L3Q;


--Y1L5 is slaveregister:slaveregister_inst|com_ctrl_local[2]~73
--operation mode is normal

Y1L5 = Y1L872 & B1L42Q & !B1L8Q & !B1L9Q;

--Y1L7 is slaveregister:slaveregister_inst|com_ctrl_local[2]~86
--operation mode is normal

Y1L7 = Y1L872 & B1L42Q & !B1L8Q & !B1L9Q;


--Y1L181 is slaveregister:slaveregister_inst|command_4_local[3]~32
--operation mode is normal

Y1L181 = Y1L5 & B1L11Q & B1L21Q & !B1L01Q;


--DB1L11 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~265
--operation mode is normal

DB1L11 = Y1_command_0_local[0] # Y1_command_0_local[3] & !DB1_enable_LED_sig;


--Y1L96 is slaveregister:slaveregister_inst|command_0_local[30]~32
--operation mode is normal

Y1L96 = Y1L172 & Y1L47 & B1L42Q & !B1L9Q;


--Y1L476 is slaveregister:slaveregister_inst|tx_dpr_wadr_local[0]~32
--operation mode is normal

Y1L476 = Y1L5 & B1L11Q & B1L01Q & B1L21Q;


--Y1L562 is slaveregister:slaveregister_inst|i~629
--operation mode is normal

Y1L562 = B1L71Q & B1L91Q & Y1L072 & !B1L81Q;


--CB2L49Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~reg0
--operation mode is normal

CB2L49Q_lut_out = ATWD1_D[0];
CB2L49Q = DFFE(CB2L49Q_lut_out, GLOBAL(HE1_outclock1), , , CB2L39);


--CB2L79Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[3]~reg0
--operation mode is normal

CB2L79Q_lut_out = ATWD1_D[3];
CB2L79Q = DFFE(CB2L79Q_lut_out, GLOBAL(HE1_outclock1), , , CB2L39);


--CB2L69Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[2]~reg0
--operation mode is normal

CB2L69Q_lut_out = ATWD1_D[2];
CB2L69Q = DFFE(CB2L69Q_lut_out, GLOBAL(HE1_outclock1), , , CB2L39);


--CB2L59Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[1]~reg0
--operation mode is normal

CB2L59Q_lut_out = ATWD1_D[1];
CB2L59Q = DFFE(CB2L59Q_lut_out, GLOBAL(HE1_outclock1), , , CB2L39);


--CB2L99Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[5]~reg0
--operation mode is normal

CB2L99Q_lut_out = ATWD1_D[5];
CB2L99Q = DFFE(CB2L99Q_lut_out, GLOBAL(HE1_outclock1), , , CB2L39);


--CB2L89Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[4]~reg0
--operation mode is normal

CB2L89Q_lut_out = ATWD1_D[4];
CB2L89Q = DFFE(CB2L89Q_lut_out, GLOBAL(HE1_outclock1), , , CB2L39);


--CB2L201Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[8]~reg0
--operation mode is normal

CB2L201Q_lut_out = ATWD1_D[8];
CB2L201Q = DFFE(CB2L201Q_lut_out, GLOBAL(HE1_outclock1), , , CB2L39);


--CB2L301Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[9]~reg0
--operation mode is normal

CB2L301Q_lut_out = ATWD1_D[9];
CB2L301Q = DFFE(CB2L301Q_lut_out, GLOBAL(HE1_outclock1), , , CB2L39);


--CB2L101Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[7]~reg0
--operation mode is normal

CB2L101Q_lut_out = ATWD1_D[7];
CB2L101Q = DFFE(CB2L101Q_lut_out, GLOBAL(HE1_outclock1), , , CB2L39);


--CB2L001Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[6]~reg0
--operation mode is normal

CB2L001Q_lut_out = ATWD1_D[6];
CB2L001Q = DFFE(CB2L001Q_lut_out, GLOBAL(HE1_outclock1), , , CB2L39);


--FB2_bin_sig[6] is atwd:atwd1|gray2bin:inst_gray2bin|bin_sig[6]
--operation mode is normal

FB2_bin_sig[6] = CB2L201Q $ CB2L301Q $ CB2L101Q $ CB2L001Q;


--FB2_bin_sig[4] is atwd:atwd1|gray2bin:inst_gray2bin|bin_sig[4]
--operation mode is normal

FB2_bin_sig[4] = CB2L99Q $ CB2L89Q $ FB2_bin_sig[6];


--FB2_bin_sig[1] is atwd:atwd1|gray2bin:inst_gray2bin|bin_sig[1]
--operation mode is normal

FB2_bin_sig[1] = CB2L79Q $ CB2L69Q $ CB2L59Q $ FB2_bin_sig[4];


--C2L1 is atwd:atwd1|data_sig[0]~8
--operation mode is normal

C2L1 = Y1L562 & NE1_MASTERHWDATA[0] # !Y1L562 & (CB2L49Q $ FB2_bin_sig[1]);


--CB2L401Q is atwd:atwd1|atwd_readout:inst_atwd_readout|data_valid~reg0
--operation mode is normal

CB2L401Q_lut_out = CB2L771Q # CB2L401Q & (CB2L671Q # !CB2L051);
CB2L401Q = DFFE(CB2L401Q_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--A1L722 is rtl~18
--operation mode is normal

A1L722 = CB2L401Q # B1L71Q & B1L91Q & Y1L772;


--CB2_addr_cnt[0] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[0]
--operation mode is normal

CB2_addr_cnt[0]_lut_out = CB2L271 # CB2L66 & CB2L671Q;
CB2_addr_cnt[0] = DFFE(CB2_addr_cnt[0]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--C2L71 is atwd:atwd1|wraddress_sig[0]~2
--operation mode is normal

C2L71 = B1L71Q & (Y1L962 & B1L8Q # !Y1L962 & CB2_addr_cnt[0]) # !B1L71Q & CB2_addr_cnt[0];


--CB2_addr_cnt[1] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[1]
--operation mode is normal

CB2_addr_cnt[1]_lut_out = CB2L071 # CB2L86 & CB2L671Q;
CB2_addr_cnt[1] = DFFE(CB2_addr_cnt[1]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--C2L81 is atwd:atwd1|wraddress_sig[1]~5
--operation mode is normal

C2L81 = B1L71Q & (Y1L962 & B1L9Q # !Y1L962 & CB2_addr_cnt[1]) # !B1L71Q & CB2_addr_cnt[1];


--CB2_addr_cnt[2] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[2]
--operation mode is normal

CB2_addr_cnt[2]_lut_out = CB2L861 # CB2L07 & CB2L671Q;
CB2_addr_cnt[2] = DFFE(CB2_addr_cnt[2]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--C2L91 is atwd:atwd1|wraddress_sig[2]~8
--operation mode is normal

C2L91 = B1L71Q & (Y1L962 & B1L01Q # !Y1L962 & CB2_addr_cnt[2]) # !B1L71Q & CB2_addr_cnt[2];


--CB2_addr_cnt[3] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[3]
--operation mode is normal

CB2_addr_cnt[3]_lut_out = CB2L661 # CB2L27 & CB2L671Q;
CB2_addr_cnt[3] = DFFE(CB2_addr_cnt[3]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--C2L02 is atwd:atwd1|wraddress_sig[3]~11
--operation mode is normal

C2L02 = B1L71Q & (Y1L962 & B1L11Q # !Y1L962 & CB2_addr_cnt[3]) # !B1L71Q & CB2_addr_cnt[3];


--CB2_addr_cnt[4] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[4]
--operation mode is normal

CB2_addr_cnt[4]_lut_out = CB2L461 # CB2L47 & CB2L671Q;
CB2_addr_cnt[4] = DFFE(CB2_addr_cnt[4]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--C2L12 is atwd:atwd1|wraddress_sig[4]~14
--operation mode is normal

C2L12 = B1L71Q & (Y1L962 & B1L21Q # !Y1L962 & CB2_addr_cnt[4]) # !B1L71Q & CB2_addr_cnt[4];


--CB2_addr_cnt[5] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[5]
--operation mode is normal

CB2_addr_cnt[5]_lut_out = CB2L261 # CB2L67 & CB2L671Q;
CB2_addr_cnt[5] = DFFE(CB2_addr_cnt[5]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--C2L22 is atwd:atwd1|wraddress_sig[5]~17
--operation mode is normal

C2L22 = B1L71Q & (Y1L962 & B1L31Q # !Y1L962 & CB2_addr_cnt[5]) # !B1L71Q & CB2_addr_cnt[5];


--CB2_addr_cnt[6] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[6]
--operation mode is normal

CB2_addr_cnt[6]_lut_out = CB2L061 # CB2L87 & CB2L671Q;
CB2_addr_cnt[6] = DFFE(CB2_addr_cnt[6]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--C2L32 is atwd:atwd1|wraddress_sig[6]~20
--operation mode is normal

C2L32 = B1L71Q & (Y1L962 & B1L41Q # !Y1L962 & CB2_addr_cnt[6]) # !B1L71Q & CB2_addr_cnt[6];


--CB2_addr_cnt[7] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[7]
--operation mode is normal

CB2_addr_cnt[7]_lut_out = CB2L851 # CB2L08 & CB2L671Q;
CB2_addr_cnt[7] = DFFE(CB2_addr_cnt[7]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--C2L42 is atwd:atwd1|wraddress_sig[7]~23
--operation mode is normal

C2L42 = B1L71Q & (Y1L962 & B1L51Q # !Y1L962 & CB2_addr_cnt[7]) # !B1L71Q & CB2_addr_cnt[7];


--CB2_addr_cnt[8] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[8]
--operation mode is normal

CB2_addr_cnt[8]_lut_out = CB2L651 # CB2L28 & CB2L671Q;
CB2_addr_cnt[8] = DFFE(CB2_addr_cnt[8]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--C2L52 is atwd:atwd1|wraddress_sig[8]~26
--operation mode is normal

C2L52 = B1L71Q & (Y1L962 & B1L61Q # !Y1L962 & CB2_addr_cnt[8]) # !B1L71Q & CB2_addr_cnt[8];


--N1L2 is flash_adc:inst_flash_ADC|data_sig[1]~10
--operation mode is normal

N1L2 = Y1L272 & (Y1L072 & NE1_MASTERHWDATA[1] # !Y1L072 & FLASH_AD_D[1]) # !Y1L272 & FLASH_AD_D[1];


--LB1_inst44 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst44
--operation mode is normal

LB1_inst44_lut_out = Y1_com_ctrl_local[0];
LB1_inst44 = DFFE(LB1_inst44_lut_out, GLOBAL(HE1_outclock0), , , );


--LB1_inst46 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst46
--operation mode is normal

LB1_inst46 = Y1_com_ctrl_local[0] & !LB1_inst44;


--LB1_inst48 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst48
--operation mode is normal

LB1_inst48 = LB1_inst46 $ (WC6L1 & SD1L53Q & MB1L68Q);


--SD1L78Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~36
--operation mode is normal

SD1L78Q_lut_out = SD1L16 # SD1L5 # GB12L81 & SD1L86Q;
SD1L78Q = DFFE(SD1L78Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--MB1L621Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~33
--operation mode is normal

MB1L621Q_lut_out = UB1L8 & (MB1L02 # MB1L621Q & !SD1L31Q) # !UB1L8 & MB1L621Q & !SD1L31Q;
MB1L621Q = DFFE(MB1L621Q_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--MB1L711Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~23
--operation mode is normal

MB1L711Q_lut_out = SD1L31Q & (MB1L711Q & !SD1L53Q # !MB1L09) # !SD1L31Q & MB1L711Q & !SD1L53Q;
MB1L711Q = DFFE(MB1L711Q_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--MB1L721Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~34
--operation mode is normal

MB1L721Q_lut_out = UB1L8 & (MB1L311Q # MB1L721Q & !SD1L53Q) # !UB1L8 & MB1L721Q & !SD1L53Q;
MB1L721Q = DFFE(MB1L721Q_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--MB1L48 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|send_data~31
--operation mode is normal

MB1L48 = !SD1L53Q & (MB1L711Q # MB1L721Q);


--MB1L58 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|send_data~179
--operation mode is normal

MB1L58 = MB1L621Q # MB1L48 # MB1L78Q & SD1L31Q;


--MB1L02 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|altr_temp~3643
--operation mode is normal

MB1L02 = MB1L211Q & (WC6L91 # GB62_pre_out[15] # GB62_pre_out[14]);


--C1L2 is atwd:atwd0|data_sig[1]~11
--operation mode is normal

C1L2 = Y1L962 & (B1L71Q & FB1_bin_sig[1] # !B1L71Q & NE1_MASTERHWDATA[1]) # !Y1L962 & FB1_bin_sig[1];


--C2L2 is atwd:atwd1|data_sig[1]~11
--operation mode is normal

C2L2 = B1L71Q & (Y1L962 & NE1_MASTERHWDATA[1] # !Y1L962 & FB2_bin_sig[1]) # !B1L71Q & FB2_bin_sig[1];


--N1L3 is flash_adc:inst_flash_ADC|data_sig[2]~13
--operation mode is normal

N1L3 = Y1L272 & (Y1L072 & NE1_MASTERHWDATA[2] # !Y1L072 & FLASH_AD_D[2]) # !Y1L272 & FLASH_AD_D[2];


--FB1_bin_sig[3] is atwd:atwd0|gray2bin:inst_gray2bin|bin_sig[3]
--operation mode is normal

FB1_bin_sig[3] = CB1L99Q $ CB1L89Q $ CB1L79Q $ FB1_bin_sig[6];


--C1L3 is atwd:atwd0|data_sig[2]~14
--operation mode is normal

C1L3 = Y1L462 & NE1_MASTERHWDATA[2] # !Y1L462 & (CB1L69Q $ FB1_bin_sig[3]);


--FB2_bin_sig[3] is atwd:atwd1|gray2bin:inst_gray2bin|bin_sig[3]
--operation mode is normal

FB2_bin_sig[3] = CB2L99Q $ CB2L89Q $ CB2L79Q $ FB2_bin_sig[6];


--C2L3 is atwd:atwd1|data_sig[2]~14
--operation mode is normal

C2L3 = Y1L562 & NE1_MASTERHWDATA[2] # !Y1L562 & (CB2L69Q $ FB2_bin_sig[3]);


--N1L4 is flash_adc:inst_flash_ADC|data_sig[3]~16
--operation mode is normal

N1L4 = Y1L272 & (Y1L072 & NE1_MASTERHWDATA[3] # !Y1L072 & FLASH_AD_D[3]) # !Y1L272 & FLASH_AD_D[3];


--KB1_inst44 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|inst44
--operation mode is normal

KB1_inst44_lut_out = Y1L176Q;
KB1_inst44 = DFFE(KB1_inst44_lut_out, GLOBAL(HE1_outclock0), , , );


--Y1L176Q is slaveregister:slaveregister_inst|rx_dpr_radr_stb~reg0
--operation mode is normal

Y1L176Q_lut_out = Y1L872 & Y1L242 & B1L11Q & !B1L8Q;
Y1L176Q = DFFE(Y1L176Q_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--KB1_inst48 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|inst48
--operation mode is normal

KB1_inst48 = UB1L42Q $ (!KB1_inst44 & Y1L176Q);


--C1L4 is atwd:atwd0|data_sig[3]~17
--operation mode is normal

C1L4 = Y1L962 & (B1L71Q & FB1_bin_sig[3] # !B1L71Q & NE1_MASTERHWDATA[3]) # !Y1L962 & FB1_bin_sig[3];


--C2L4 is atwd:atwd1|data_sig[3]~17
--operation mode is normal

C2L4 = B1L71Q & (Y1L962 & NE1_MASTERHWDATA[3] # !Y1L962 & FB2_bin_sig[3]) # !B1L71Q & FB2_bin_sig[3];


--N1L5 is flash_adc:inst_flash_ADC|data_sig[4]~19
--operation mode is normal

N1L5 = Y1L272 & (Y1L072 & NE1_MASTERHWDATA[4] # !Y1L072 & FLASH_AD_D[4]) # !Y1L272 & FLASH_AD_D[4];


--C1L5 is atwd:atwd0|data_sig[4]~20
--operation mode is normal

C1L5 = Y1L962 & (B1L71Q & FB1_bin_sig[4] # !B1L71Q & NE1_MASTERHWDATA[4]) # !Y1L962 & FB1_bin_sig[4];


--C2L5 is atwd:atwd1|data_sig[4]~20
--operation mode is normal

C2L5 = B1L71Q & (Y1L962 & NE1_MASTERHWDATA[4] # !Y1L962 & FB2_bin_sig[4]) # !B1L71Q & FB2_bin_sig[4];


--N1L6 is flash_adc:inst_flash_ADC|data_sig[5]~22
--operation mode is normal

N1L6 = Y1L272 & (Y1L072 & NE1_MASTERHWDATA[5] # !Y1L072 & FLASH_AD_D[5]) # !Y1L272 & FLASH_AD_D[5];


--C1L6 is atwd:atwd0|data_sig[5]~23
--operation mode is normal

C1L6 = Y1L462 & NE1_MASTERHWDATA[5] # !Y1L462 & (CB1L99Q $ FB1_bin_sig[6]);


--C2L6 is atwd:atwd1|data_sig[5]~23
--operation mode is normal

C2L6 = Y1L562 & NE1_MASTERHWDATA[5] # !Y1L562 & (CB2L99Q $ FB2_bin_sig[6]);


--N1L7 is flash_adc:inst_flash_ADC|data_sig[6]~25
--operation mode is normal

N1L7 = Y1L272 & (Y1L072 & NE1_MASTERHWDATA[6] # !Y1L072 & FLASH_AD_D[6]) # !Y1L272 & FLASH_AD_D[6];


--C1L7 is atwd:atwd0|data_sig[6]~26
--operation mode is normal

C1L7 = Y1L962 & (B1L71Q & FB1_bin_sig[6] # !B1L71Q & NE1_MASTERHWDATA[6]) # !Y1L962 & FB1_bin_sig[6];


--MB1L62 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|altr_temp~3769
--operation mode is normal

MB1L62 = MB1_SV2 & SD1L31Q & !MB1_SV3 & !MB1_SV8;


--C2L7 is atwd:atwd1|data_sig[6]~26
--operation mode is normal

C2L7 = B1L71Q & (Y1L962 & NE1_MASTERHWDATA[6] # !Y1L962 & FB2_bin_sig[6]) # !B1L71Q & FB2_bin_sig[6];


--N1L8 is flash_adc:inst_flash_ADC|data_sig[7]~28
--operation mode is normal

N1L8 = Y1L272 & (Y1L072 & NE1_MASTERHWDATA[7] # !Y1L072 & FLASH_AD_D[7]) # !Y1L272 & FLASH_AD_D[7];


--FB1_bin_sig[7] is atwd:atwd0|gray2bin:inst_gray2bin|bin_sig[7]
--operation mode is normal

FB1_bin_sig[7] = CB1L201Q $ CB1L301Q $ CB1L101Q;


--C1L8 is atwd:atwd0|data_sig[7]~29
--operation mode is normal

C1L8 = Y1L962 & (B1L71Q & FB1_bin_sig[7] # !B1L71Q & NE1_MASTERHWDATA[7]) # !Y1L962 & FB1_bin_sig[7];


--FB2_bin_sig[7] is atwd:atwd1|gray2bin:inst_gray2bin|bin_sig[7]
--operation mode is normal

FB2_bin_sig[7] = CB2L201Q $ CB2L301Q $ CB2L101Q;


--C2L8 is atwd:atwd1|data_sig[7]~29
--operation mode is normal

C2L8 = B1L71Q & (Y1L962 & NE1_MASTERHWDATA[7] # !Y1L962 & FB2_bin_sig[7]) # !B1L71Q & FB2_bin_sig[7];


--N1L9 is flash_adc:inst_flash_ADC|data_sig[8]~31
--operation mode is normal

N1L9 = Y1L272 & (Y1L072 & NE1_MASTERHWDATA[8] # !Y1L072 & FLASH_AD_D[8]) # !Y1L272 & FLASH_AD_D[8];


--C1L9 is atwd:atwd0|data_sig[8]~32
--operation mode is normal

C1L9 = Y1L462 & NE1_MASTERHWDATA[8] # !Y1L462 & (CB1L201Q $ CB1L301Q);


--DB2L11 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~265
--operation mode is normal

DB2L11 = Y1_command_0_local[8] # Y1_command_0_local[11] & !DB2_enable_LED_sig;


--C2L9 is atwd:atwd1|data_sig[8]~32
--operation mode is normal

C2L9 = Y1L562 & NE1_MASTERHWDATA[8] # !Y1L562 & (CB2L201Q $ CB2L301Q);


--N1L01 is flash_adc:inst_flash_ADC|data_sig[9]~34
--operation mode is normal

N1L01 = Y1L272 & (Y1L072 & NE1_MASTERHWDATA[9] # !Y1L072 & FLASH_AD_D[9]) # !Y1L272 & FLASH_AD_D[9];


--C1L01 is atwd:atwd0|data_sig[9]~35
--operation mode is normal

C1L01 = Y1L962 & (B1L71Q & CB1L301Q # !B1L71Q & NE1_MASTERHWDATA[9]) # !Y1L962 & CB1L301Q;


--C2L01 is atwd:atwd1|data_sig[9]~35
--operation mode is normal

C2L01 = B1L71Q & (Y1L962 & NE1_MASTERHWDATA[9] # !Y1L962 & CB2L301Q) # !B1L71Q & CB2L301Q;


--N1L11 is flash_adc:inst_flash_ADC|data_sig[10]~37
--operation mode is normal

N1L11 = Y1L272 & (Y1L072 & NE1_MASTERHWDATA[10] # !Y1L072 & FLASH_NCO) # !Y1L272 & FLASH_NCO;


--C1L11 is atwd:atwd0|data_sig[10]~0
--operation mode is normal

C1L11 = B1L91Q & NE1_MASTERHWDATA[10] & Y1L772 & !B1L71Q;


--C2L11 is atwd:atwd1|data_sig[10]~0
--operation mode is normal

C2L11 = B1L71Q & B1L91Q & NE1_MASTERHWDATA[10] & Y1L772;


--N1L21 is flash_adc:inst_flash_ADC|data_sig[11]~0
--operation mode is normal

N1L21 = Y1L272 & NE1_MASTERHWDATA[11] & Y1L072;


--C1L21 is atwd:atwd0|data_sig[11]~1
--operation mode is normal

C1L21 = B1L91Q & NE1_MASTERHWDATA[11] & Y1L772 & !B1L71Q;


--C2L21 is atwd:atwd1|data_sig[11]~1
--operation mode is normal

C2L21 = B1L71Q & B1L91Q & NE1_MASTERHWDATA[11] & Y1L772;


--N1L31 is flash_adc:inst_flash_ADC|data_sig[12]~1
--operation mode is normal

N1L31 = Y1L272 & NE1_MASTERHWDATA[12] & Y1L072;


--C1L31 is atwd:atwd0|data_sig[12]~2
--operation mode is normal

C1L31 = B1L91Q & NE1_MASTERHWDATA[12] & Y1L772 & !B1L71Q;


--C2L31 is atwd:atwd1|data_sig[12]~2
--operation mode is normal

C2L31 = B1L71Q & B1L91Q & NE1_MASTERHWDATA[12] & Y1L772;


--N1L41 is flash_adc:inst_flash_ADC|data_sig[13]~2
--operation mode is normal

N1L41 = Y1L272 & NE1_MASTERHWDATA[13] & Y1L072;


--C1L41 is atwd:atwd0|data_sig[13]~3
--operation mode is normal

C1L41 = B1L91Q & NE1_MASTERHWDATA[13] & Y1L772 & !B1L71Q;


--C2L41 is atwd:atwd1|data_sig[13]~3
--operation mode is normal

C2L41 = B1L71Q & B1L91Q & NE1_MASTERHWDATA[13] & Y1L772;


--N1L51 is flash_adc:inst_flash_ADC|data_sig[14]~3
--operation mode is normal

N1L51 = Y1L272 & NE1_MASTERHWDATA[14] & Y1L072;


--C1L51 is atwd:atwd0|data_sig[14]~4
--operation mode is normal

C1L51 = B1L91Q & NE1_MASTERHWDATA[14] & Y1L772 & !B1L71Q;


--C2L51 is atwd:atwd1|data_sig[14]~4
--operation mode is normal

C2L51 = B1L71Q & B1L91Q & NE1_MASTERHWDATA[14] & Y1L772;


--N1L61 is flash_adc:inst_flash_ADC|data_sig[15]~4
--operation mode is normal

N1L61 = Y1L272 & NE1_MASTERHWDATA[15] & Y1L072;


--C1L61 is atwd:atwd0|data_sig[15]~5
--operation mode is normal

C1L61 = B1L91Q & NE1_MASTERHWDATA[15] & Y1L772 & !B1L71Q;


--C2L61 is atwd:atwd1|data_sig[15]~5
--operation mode is normal

C2L61 = B1L71Q & B1L91Q & NE1_MASTERHWDATA[15] & Y1L772;


--B1L43 is ahb_slave:ahb_slave_inst|Select_541_rtl_44_rtl_295~38
--operation mode is normal

B1L43 = !B1L25Q & (NE1_MASTERHTRANS[0] # NE1_MASTERHTRANS[1]);


--B1L04 is ahb_slave:ahb_slave_inst|Select_548_rtl_71_rtl_296~7
--operation mode is normal

B1L04 = B1L4Q & (NE1_MASTERHTRANS[0] # !NE1_MASTERHTRANS[1]);


--MB1L201 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SND_TC_EOF~0
--operation mode is normal

MB1L201 = MB1L721Q & (SD1L53Q # MB1L821Q & !SD1L31Q) # !MB1L721Q & MB1L821Q & !SD1L31Q;


--MB1L89 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SND_MRWE~0
--operation mode is normal

MB1L89 = UB1L02Q & (MB1L17Q # MB1L421Q & !SD1L31Q) # !UB1L02Q & MB1L421Q & !SD1L31Q;


--MB1L29 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SND_EOF~0
--operation mode is normal

MB1L29 = MB1L711Q & (SD1L53Q # MB1L021Q & !SD1L31Q) # !MB1L711Q & MB1L021Q & !SD1L31Q;


--MB1L52 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|altr_temp~3708
--operation mode is normal

MB1L52 = !MB1_SV10 & !MB1_SV11 & !MB1_SV12;


--MB1L59 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SND_IDLE~52
--operation mode is normal

MB1L59 = MB1L52 & (MB1L121Q & !SD1L31Q # !MB1L111Q) # !MB1L52 & MB1L121Q & !SD1L31Q;


--MB1L49 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SND_IDLE~0
--operation mode is normal

MB1L49 = MB1L59 # UB1L83 & UB1L4 & MB1L211Q;


--MB1L19 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SND_DRAND~0
--operation mode is normal

MB1L19 = MB1L03 & (MB1L811Q & !SD1L31Q # !Y1_com_ctrl_local[2]) # !MB1L03 & MB1L811Q & !SD1L31Q;


--MB1L11 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|altr_temp~2640
--operation mode is normal

MB1L11 = MB1L321Q & !SD1L31Q;


--MB1L91 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|altr_temp~3638
--operation mode is normal

MB1L91 = UB1L23 & UB1L41 & MB1L12 & !CD1_dffs[5];


--MB1L69 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SND_MRWB~20
--operation mode is normal

MB1L69 = MB1L91 # UB1L73 & MB1L211Q & !CD1_dffs[2];


--RB1L92 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|op_2~65
--operation mode is normal

RB1L92 = !RB1L52 & !RB1L72;


--MB1L79 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SND_MRWB~25
--operation mode is normal

MB1L79 = MB1L11 # MB1L69 & !RB1L92 & !RB1L13;


--MB1L2 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|altr_temp~122
--operation mode is normal

MB1L2 = MB1L91 & (RB1L13 # !RB1L52 & !RB1L72);


--MB1L3 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|altr_temp~2321
--operation mode is normal

MB1L3 = UB1L83 & !CD1_dffs[3] & !CD1_dffs[2];


--MB1L9 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|altr_temp~2598
--operation mode is normal

MB1L9 = MB1L3 & MB1L211Q & (RB1L92 # RB1L13);


--MB1L611Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~22
--operation mode is normal

MB1L611Q_lut_out = MB1L411Q & (DD1L3Q # MB1L611Q & !NB1L31Q) # !MB1L411Q & MB1L611Q & !NB1L31Q;
MB1L611Q = DFFE(MB1L611Q_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--NB1L31Q is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~reg
--operation mode is normal

NB1L31Q_lut_out = NB1L7 & GB72_sload_path[2] & !GB72_sload_path[1] & !GB72_sload_path[4];
NB1L31Q = DFFE(NB1L31Q_lut_out, GLOBAL(HE1_outclock0), MB1L351Q, , );


--MB1L99 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SND_PULSE~0
--operation mode is normal

MB1L99 = MB1L611Q & (NB1L31Q # MB1L521Q & !NB1L61Q) # !MB1L611Q & MB1L521Q & !NB1L61Q;


--MB1L46 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|DRREQ_WT~46
--operation mode is normal

MB1L46 = UB1L8 & (!NB1L61Q # !MB1L521Q) # !UB1L8 & !MB1L311Q & (!NB1L61Q # !MB1L521Q);


--UB1L22Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|sreg~13
--operation mode is normal

UB1L22Q_lut_out = BD1L6Q & UB1L72Q # !BD1L6Q & UB1L22Q & !BD1L4Q;
UB1L22Q = DFFE(UB1L22Q_lut_out, GLOBAL(HE1_outclock0), KB1_inst5, , );


--UB1L31 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|eof_rcvd~44
--operation mode is normal

UB1L31 = CD1_dffs[3] & !CD1_dffs[2];


--UB1L11 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|eof_rcvd~23
--operation mode is normal

UB1L11 = UB1L23 & UB1L31 & !CD1_dffs[5] & !CD1_dffs[4];


--MB1L01 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|altr_temp~2610
--operation mode is normal

MB1L01 = MB1L221Q & !SD1L31Q;


--LB1_inst9 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst9
--operation mode is normal

LB1_inst9_lut_out = Y1L262Q;
LB1_inst9 = DFFE(LB1_inst9_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--MB1L4 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|altr_temp~2322
--operation mode is normal

MB1L4 = UB1L33 & LB1_inst9 & MB1L211Q & CD1_dffs[3];


--MB1L141 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SV2~77
--operation mode is normal

MB1L141 = MB1L4 # MB1L78Q & !SD1L31Q # !MB1L07;


--MB1L041 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SV2~66
--operation mode is normal

MB1L041 = MB1L2 # MB1L9 # MB1L01 # MB1L141;


--MB1L511Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~21
--operation mode is normal

MB1L511Q_lut_out = MB1L51 # UB1L83 & UB1L31 & MB1L211Q;
MB1L511Q = DFFE(MB1L511Q_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--MB1L51 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|altr_temp~2739
--operation mode is normal

MB1L51 = MB1L511Q & !NB1L31Q;


--MB1L67 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|REC_WT~34
--operation mode is normal

MB1L67 = !MB1L51 & (!MB1L211Q # !UB1L31 # !UB1L83);


--MB1L411Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~20
--operation mode is normal

MB1L411Q_lut_out = MB1L511Q & (NB1L31Q # MB1L411Q & !DD1L3Q) # !MB1L511Q & MB1L411Q & !DD1L3Q;
MB1L411Q = DFFE(MB1L411Q_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--DD1L3Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|pulse_rcvd~reg
--operation mode is normal

DD1L3Q_lut_out = DD1L7Q & !PC01_agb_out;
DD1L3Q = DFFE(DD1L3Q_lut_out, GLOBAL(HE1_outclock0), !UB1L93, , );


--MB1L57 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|REC_PULSE~0
--operation mode is normal

MB1L57 = MB1L511Q & (NB1L31Q # MB1L411Q & !DD1L3Q) # !MB1L511Q & MB1L411Q & !DD1L3Q;


--MB1L88 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SEND_WT~0
--operation mode is normal

MB1L88 = MB1L411Q & (DD1L3Q # MB1L611Q & !NB1L31Q) # !MB1L411Q & MB1L611Q & !NB1L31Q;


--MB1L1 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|altr_temp~90
--operation mode is normal

MB1L1 = UB1L83 & MB1L211Q & CD1_dffs[2] & !CD1_dffs[3];


--MB1L831 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SV2~36
--operation mode is normal

MB1L831 = !MB1L57 & !MB1L88 & !MB1L1 & !MB1L65Q;


--MB1L931 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SV2~42
--operation mode is normal

MB1L931 = MB1L831 & !MB1L79 & !MB1L49;


--MB1L101 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SND_TC_DAT~0
--operation mode is normal

MB1L101 = UB1L8 & (MB1L311Q # MB1L721Q & !SD1L53Q) # !UB1L8 & MB1L721Q & !SD1L53Q;


--MB1L001 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SND_STF~0
--operation mode is normal

MB1L001 = UB1L8 & (MB1L02 # MB1L621Q & !SD1L31Q) # !UB1L8 & MB1L621Q & !SD1L31Q;


--MB1L341 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SV3~48
--operation mode is normal

MB1L341 = MB1L88 # MB1L001 # MB1L36 # !MB1L67;


--MB1L541 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SV8~33
--operation mode is normal

MB1L541 = MB1L29 # MB1L99 # !MB1L52 & !MB1L111Q;


--MB1L641 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SV8~50
--operation mode is normal

MB1L641 = MB1L101 # MB1L19 # MB1L541 # !MB1L46;


--MB1L231 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SV0~92
--operation mode is normal

MB1L231 = MB1L201 # MB1L99 # MB1L89;


--MB1L81 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|altr_temp~2844
--operation mode is normal

MB1L81 = MB1L71 & !MB1_SV1;


--MB1L39 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SND_ID_STF~0
--operation mode is normal

MB1L39 = MB1L92 & (MB1L211Q # MB1L78Q & !SD1L31Q) # !MB1L92 & MB1L78Q & !SD1L31Q;


--MB1L09 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SND_DAT~20
--operation mode is normal

MB1L09 = !MB1L621Q & !MB1L78Q;


--MB1L98 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SND_DAT~13
--operation mode is normal

MB1L98 = SD1L31Q & (MB1L711Q & !SD1L53Q # !MB1L09) # !SD1L31Q & MB1L711Q & !SD1L53Q;


--UB1L91 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|idle_rcvd~23
--operation mode is normal

UB1L91 = UB1L23 & UB1L4 & CD1_dffs[5] & CD1_dffs[4];


--MB1L531 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SV1~47
--operation mode is normal

MB1L531 = MB1L98 # MB1L59 # UB1L91 & MB1L211Q;


--MB1L41 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|altr_temp~2703
--operation mode is normal

MB1L41 = MB1L521Q & !NB1L61Q;


--MB1L251 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|timer_clrn~43
--operation mode is normal

MB1L251 = MB1L611Q # MB1L41 # MB1L411Q & DD1L3Q;


--UB1L93 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|tcal_rcvd~26
--operation mode is normal

UB1L93 = UB1L23 & UB1L31 & CD1_dffs[5] & CD1_dffs[4];


--CE1L3Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|sreg1~13
--operation mode is normal

CE1L3Q_lut_out = GB91L11 & CE1L6Q & !SD1L03Q;
CE1L3Q = DFFE(CE1L3Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--CE1L7 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|txctclr~10
--operation mode is normal

CE1L7 = CE1L3Q # !CE1L8Q;


--PC51_aeb_out is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out
--operation mode is normal

PC51_aeb_out = PC41_aeb_out & PC31_aeb_out;


--CD3_dffs[2] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

CD3_dffs[2]_lut_out = RC82L3 & (CD3_dffs[3] # CE1L11Q) # !RC82L3 & CD3_dffs[3] & !CE1L11Q;
CD3_dffs[2] = DFFE(CD3_dffs[2]_lut_out, GLOBAL(HE1_outclock0), CE1L9Q, , CE1L01Q);


--PC31L3 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out~8
--operation mode is normal

PC31L3 = GB81_sload_path[1] & !GB81_sload_path[2] & !GB81_sload_path[3];


--CE1L5Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|sreg1~15
--operation mode is normal

CE1L5Q_lut_out = CE1L2 # CE1L11Q # CE1L6Q & !GB91L11;
CE1L5Q = DFFE(CE1L5Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--CE1L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|altr_temp~9
--operation mode is normal

CE1L1 = PC31L3 & CE1L5Q & GB81_sload_path[4] & !GB81_sload_path[0];


--DB1_enable_LED_old is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_LED_old
--operation mode is normal

DB1_enable_LED_old_lut_out = Y1_command_0_local[3];
DB1_enable_LED_old = DFFE(DB1_enable_LED_old_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--W1_LEDdelay[0] is single_led:inst_single_led|LEDdelay[0]
--operation mode is normal

W1_LEDdelay[0]_lut_out = W1_tick # W1_cnt_old[15] $ GB43_sload_path[15];
W1_LEDdelay[0] = DFFE(W1_LEDdelay[0]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--BB1L402 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_165~12
--operation mode is normal

BB1L402 = BB1L462Q # BB1L752Q;


--BB1L991 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_150~7
--operation mode is normal

BB1L991 = !BB1L262Q & !BB1L952Q & !BB1L062Q & !BB1L162Q;


--BB1_reduce_or_165 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_165
--operation mode is normal

BB1_reduce_or_165 = BB1L402 # BB1L552Q # !BB1L991 # !BB1L302;


--DB1_enable_disc_old is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_disc_old
--operation mode is normal

DB1_enable_disc_old_lut_out = G1_atwd0_pong_enable & (Y1_command_0_local[1] # Y1_command_0_local[15]) # !G1_atwd0_pong_enable & Y1_command_0_local[1] & !Y1_command_0_local[15];
DB1_enable_disc_old = DFFE(DB1_enable_disc_old_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--G1L5Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~9
--operation mode is normal

G1L5Q_lut_out = Y1_command_0_local[15] & (G1L51 # G1L41 # !G1L4Q);
G1L5Q = DFFE(G1L5Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--G1L6Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~10
--operation mode is normal

G1L6Q_lut_out = Y1_command_0_local[15] & (G1L61 # G1L5Q & DB1_TriggerComplete_in_sync);
G1L6Q = DFFE(G1L6Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--V1L1Q is roc:inst_ROC|RST_state~5
--operation mode is normal

V1L1Q_lut_out = !MB1L301Q;
V1L1Q = DFFE(V1L1Q_lut_out, GLOBAL(HE1_outclock0), , , );


--CB1L451 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_70_rtl_267~20
--operation mode is normal

CB1L451 = !CB1L081Q & !CB1L971Q & !CB1L771Q & !CB1L671Q;


--BB1L802 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_244~11
--operation mode is normal

BB1L802 = BB1L262Q # BB1L162Q # !BB1L702 # !BB1L691;


--DB1_TriggerComplete_in_0 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_0
--operation mode is normal

DB1_TriggerComplete_in_0_lut_out = !TriggerComplete_0;
DB1_TriggerComplete_in_0 = DFFE(DB1_TriggerComplete_in_0_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--BB1_reduce_or_180 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_180
--operation mode is normal

BB1_reduce_or_180 = BB1L562Q # BB1L552Q # !BB1L702 # !BB1L991;


--BB1L352Q is atwd:atwd0|atwd_control:inst_atwd_control|start_readout~reg0
--operation mode is normal

BB1L352Q_lut_out = BB1L162Q # BB1_reduce_or_168 & BB1L352Q;
BB1L352Q = DFFE(BB1L352Q_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB1_readout_cnt[28] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[28]
--operation mode is normal

CB1_readout_cnt[28]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[28] # CB1L95 & CB1L671Q) # !CB1_reduce_or_143 & CB1L95 & CB1L671Q;
CB1_readout_cnt[28] = DFFE(CB1_readout_cnt[28]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB1_readout_cnt[29] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[29]
--operation mode is normal

CB1_readout_cnt[29]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[29] # CB1L16 & CB1L671Q) # !CB1_reduce_or_143 & CB1L16 & CB1L671Q;
CB1_readout_cnt[29] = DFFE(CB1_readout_cnt[29]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB1_readout_cnt[30] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[30]
--operation mode is normal

CB1_readout_cnt[30]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[30] # CB1L36 & CB1L671Q) # !CB1_reduce_or_143 & CB1L36 & CB1L671Q;
CB1_readout_cnt[30] = DFFE(CB1_readout_cnt[30]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB1_readout_cnt[31] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[31]
--operation mode is normal

CB1_readout_cnt[31]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[31] # CB1L56 & CB1L671Q) # !CB1_reduce_or_143 & CB1L56 & CB1L671Q;
CB1_readout_cnt[31] = DFFE(CB1_readout_cnt[31]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB1L931 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~95
--operation mode is normal

CB1L931 = CB1_readout_cnt[28] # CB1_readout_cnt[29] # CB1_readout_cnt[30] # CB1_readout_cnt[31];


--CB1_readout_cnt[24] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[24]
--operation mode is normal

CB1_readout_cnt[24]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[24] # CB1L15 & CB1L671Q) # !CB1_reduce_or_143 & CB1L15 & CB1L671Q;
CB1_readout_cnt[24] = DFFE(CB1_readout_cnt[24]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB1_readout_cnt[25] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[25]
--operation mode is normal

CB1_readout_cnt[25]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[25] # CB1L35 & CB1L671Q) # !CB1_reduce_or_143 & CB1L35 & CB1L671Q;
CB1_readout_cnt[25] = DFFE(CB1_readout_cnt[25]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB1_readout_cnt[26] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[26]
--operation mode is normal

CB1_readout_cnt[26]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[26] # CB1L55 & CB1L671Q) # !CB1_reduce_or_143 & CB1L55 & CB1L671Q;
CB1_readout_cnt[26] = DFFE(CB1_readout_cnt[26]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB1_readout_cnt[27] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[27]
--operation mode is normal

CB1_readout_cnt[27]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[27] # CB1L75 & CB1L671Q) # !CB1_reduce_or_143 & CB1L75 & CB1L671Q;
CB1_readout_cnt[27] = DFFE(CB1_readout_cnt[27]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB1L041 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~100
--operation mode is normal

CB1L041 = CB1_readout_cnt[24] # CB1_readout_cnt[25] # CB1_readout_cnt[26] # CB1_readout_cnt[27];


--CB1_readout_cnt[20] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[20]
--operation mode is normal

CB1_readout_cnt[20]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[20] # CB1L34 & CB1L671Q) # !CB1_reduce_or_143 & CB1L34 & CB1L671Q;
CB1_readout_cnt[20] = DFFE(CB1_readout_cnt[20]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB1_readout_cnt[21] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[21]
--operation mode is normal

CB1_readout_cnt[21]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[21] # CB1L54 & CB1L671Q) # !CB1_reduce_or_143 & CB1L54 & CB1L671Q;
CB1_readout_cnt[21] = DFFE(CB1_readout_cnt[21]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB1_readout_cnt[22] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[22]
--operation mode is normal

CB1_readout_cnt[22]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[22] # CB1L74 & CB1L671Q) # !CB1_reduce_or_143 & CB1L74 & CB1L671Q;
CB1_readout_cnt[22] = DFFE(CB1_readout_cnt[22]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB1_readout_cnt[23] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[23]
--operation mode is normal

CB1_readout_cnt[23]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[23] # CB1L94 & CB1L671Q) # !CB1_reduce_or_143 & CB1L94 & CB1L671Q;
CB1_readout_cnt[23] = DFFE(CB1_readout_cnt[23]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB1L141 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~109
--operation mode is normal

CB1L141 = CB1_readout_cnt[20] # CB1_readout_cnt[21] # CB1_readout_cnt[22] # CB1_readout_cnt[23];


--CB1_readout_cnt[16] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[16]
--operation mode is normal

CB1_readout_cnt[16]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[16] # CB1L53 & CB1L671Q) # !CB1_reduce_or_143 & CB1L53 & CB1L671Q;
CB1_readout_cnt[16] = DFFE(CB1_readout_cnt[16]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB1_readout_cnt[17] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[17]
--operation mode is normal

CB1_readout_cnt[17]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[17] # CB1L73 & CB1L671Q) # !CB1_reduce_or_143 & CB1L73 & CB1L671Q;
CB1_readout_cnt[17] = DFFE(CB1_readout_cnt[17]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB1_readout_cnt[18] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[18]
--operation mode is normal

CB1_readout_cnt[18]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[18] # CB1L93 & CB1L671Q) # !CB1_reduce_or_143 & CB1L93 & CB1L671Q;
CB1_readout_cnt[18] = DFFE(CB1_readout_cnt[18]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB1_readout_cnt[19] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[19]
--operation mode is normal

CB1_readout_cnt[19]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[19] # CB1L14 & CB1L671Q) # !CB1_reduce_or_143 & CB1L14 & CB1L671Q;
CB1_readout_cnt[19] = DFFE(CB1_readout_cnt[19]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB1L241 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~122
--operation mode is normal

CB1L241 = CB1_readout_cnt[16] # CB1_readout_cnt[17] # CB1_readout_cnt[18] # CB1_readout_cnt[19];


--CB1L741 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~263
--operation mode is normal

CB1L741 = CB1L931 # CB1L041 # CB1L141 # CB1L241;


--CB1_readout_cnt[12] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[12]
--operation mode is normal

CB1_readout_cnt[12]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[12] # CB1L72 & CB1L671Q) # !CB1_reduce_or_143 & CB1L72 & CB1L671Q;
CB1_readout_cnt[12] = DFFE(CB1_readout_cnt[12]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB1_readout_cnt[13] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[13]
--operation mode is normal

CB1_readout_cnt[13]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[13] # CB1L92 & CB1L671Q) # !CB1_reduce_or_143 & CB1L92 & CB1L671Q;
CB1_readout_cnt[13] = DFFE(CB1_readout_cnt[13]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB1_readout_cnt[14] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[14]
--operation mode is normal

CB1_readout_cnt[14]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[14] # CB1L13 & CB1L671Q) # !CB1_reduce_or_143 & CB1L13 & CB1L671Q;
CB1_readout_cnt[14] = DFFE(CB1_readout_cnt[14]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB1_readout_cnt[15] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[15]
--operation mode is normal

CB1_readout_cnt[15]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[15] # CB1L33 & CB1L671Q) # !CB1_reduce_or_143 & CB1L33 & CB1L671Q;
CB1_readout_cnt[15] = DFFE(CB1_readout_cnt[15]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB1L341 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~139
--operation mode is normal

CB1L341 = CB1_readout_cnt[12] # CB1_readout_cnt[13] # CB1_readout_cnt[14] # CB1_readout_cnt[15];


--CB1_readout_cnt[8] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[8]
--operation mode is normal

CB1_readout_cnt[8]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[8] # CB1L91 & CB1L671Q) # !CB1_reduce_or_143 & CB1L91 & CB1L671Q;
CB1_readout_cnt[8] = DFFE(CB1_readout_cnt[8]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB1_readout_cnt[9] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[9]
--operation mode is normal

CB1_readout_cnt[9]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[9] # CB1L12 & CB1L671Q) # !CB1_reduce_or_143 & CB1L12 & CB1L671Q;
CB1_readout_cnt[9] = DFFE(CB1_readout_cnt[9]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB1_readout_cnt[10] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[10]
--operation mode is normal

CB1_readout_cnt[10]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[10] # CB1L32 & CB1L671Q) # !CB1_reduce_or_143 & CB1L32 & CB1L671Q;
CB1_readout_cnt[10] = DFFE(CB1_readout_cnt[10]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB1_readout_cnt[11] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[11]
--operation mode is normal

CB1_readout_cnt[11]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[11] # CB1L52 & CB1L671Q) # !CB1_reduce_or_143 & CB1L52 & CB1L671Q;
CB1_readout_cnt[11] = DFFE(CB1_readout_cnt[11]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB1L441 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~160
--operation mode is normal

CB1L441 = CB1_readout_cnt[8] # CB1_readout_cnt[9] # CB1_readout_cnt[10] # CB1_readout_cnt[11];


--CB1_readout_cnt[4] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[4]
--operation mode is normal

CB1_readout_cnt[4]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[4] # CB1L11 & CB1L671Q) # !CB1_reduce_or_143 & CB1L11 & CB1L671Q;
CB1_readout_cnt[4] = DFFE(CB1_readout_cnt[4]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB1_readout_cnt[5] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[5]
--operation mode is normal

CB1_readout_cnt[5]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[5] # CB1L31 & CB1L671Q) # !CB1_reduce_or_143 & CB1L31 & CB1L671Q;
CB1_readout_cnt[5] = DFFE(CB1_readout_cnt[5]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB1_readout_cnt[6] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[6]
--operation mode is normal

CB1_readout_cnt[6]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[6] # CB1L51 & CB1L671Q) # !CB1_reduce_or_143 & CB1L51 & CB1L671Q;
CB1_readout_cnt[6] = DFFE(CB1_readout_cnt[6]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB1_readout_cnt[7] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[7]
--operation mode is normal

CB1_readout_cnt[7]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[7] # CB1L71 & CB1L671Q) # !CB1_reduce_or_143 & CB1L71 & CB1L671Q;
CB1_readout_cnt[7] = DFFE(CB1_readout_cnt[7]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB1L541 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~185
--operation mode is normal

CB1L541 = CB1_readout_cnt[4] # CB1_readout_cnt[5] # CB1_readout_cnt[6] # !CB1_readout_cnt[7];


--CB1_readout_cnt[0] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[0]
--operation mode is normal

CB1_readout_cnt[0]_lut_out = CB1L2 # CB1_readout_cnt[0] & (CB1L151 # CB1L871Q);
CB1_readout_cnt[0] = DFFE(CB1_readout_cnt[0]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB1_readout_cnt[1] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[1]
--operation mode is normal

CB1_readout_cnt[1]_lut_out = CB1L1 # CB1_readout_cnt[1] & (CB1L151 # CB1L871Q);
CB1_readout_cnt[1] = DFFE(CB1_readout_cnt[1]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB1_readout_cnt[2] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[2]
--operation mode is normal

CB1_readout_cnt[2]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[2] # CB1L7 & CB1L671Q) # !CB1_reduce_or_143 & CB1L7 & CB1L671Q;
CB1_readout_cnt[2] = DFFE(CB1_readout_cnt[2]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB1_readout_cnt[3] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[3]
--operation mode is normal

CB1_readout_cnt[3]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[3] # CB1L9 & CB1L671Q) # !CB1_reduce_or_143 & CB1L9 & CB1L671Q;
CB1_readout_cnt[3] = DFFE(CB1_readout_cnt[3]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB1L641 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~214
--operation mode is normal

CB1L641 = CB1_readout_cnt[0] # CB1_readout_cnt[1] # CB1_readout_cnt[2] # CB1_readout_cnt[3];


--CB1L841 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~268
--operation mode is normal

CB1L841 = CB1L341 # CB1L441 # CB1L541 # CB1L641;


--CB1L351 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_58_rtl_21~4
--operation mode is normal

CB1L351 = CB1L571Q # CB1L771Q & (CB1L741 # CB1L841);


--CB1L471Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~8
--operation mode is normal

CB1L471Q_lut_out = !CB1L081Q & (CB1L471Q # BB1L352Q);
CB1L471Q = DFFE(CB1L471Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--CB1_rst_divide is atwd:atwd0|atwd_readout:inst_atwd_readout|rst_divide
--operation mode is normal

CB1_rst_divide_lut_out = CB1_rst_divide & (CB1L871Q # !CB1L451) # !CB1L471Q;
CB1_rst_divide = DFFE(CB1_rst_divide_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--BB2L502 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_165~8
--operation mode is normal

BB2L502 = BB2L362Q # BB2L752Q # BB2L262Q # BB2L852Q;


--BB2_reduce_or_165 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_165
--operation mode is normal

BB2_reduce_or_165 = BB2L502 # BB2L552Q # !BB2L212 # !BB2L102;


--DB2_enable_LED_old is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_LED_old
--operation mode is normal

DB2_enable_LED_old_lut_out = Y1_command_0_local[11];
DB2_enable_LED_old = DFFE(DB2_enable_LED_old_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--DB2_enable_disc_old is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_disc_old
--operation mode is normal

DB2_enable_disc_old_lut_out = G1_atwd1_pong_enable & (Y1_command_0_local[9] # Y1_command_0_local[15]) # !G1_atwd1_pong_enable & Y1_command_0_local[9] & !Y1_command_0_local[15];
DB2_enable_disc_old = DFFE(DB2_enable_disc_old_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--G1L11Q is atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~9
--operation mode is normal

G1L11Q_lut_out = Y1_command_0_local[15] & (G1L91 # G1L11Q & !DB2_TriggerComplete_in_sync);
G1L11Q = DFFE(G1L11Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--G1L21Q is atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~10
--operation mode is normal

G1L21Q_lut_out = Y1_command_0_local[15] & (G1L02 # G1L11Q & DB2_TriggerComplete_in_sync);
G1L21Q = DFFE(G1L21Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--CB2L451 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_70_rtl_169~20
--operation mode is normal

CB2L451 = !CB2L081Q & !CB2L971Q & !CB2L771Q & !CB2L671Q;


--BB2L012 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_244~11
--operation mode is normal

BB2L012 = BB2L162Q # BB2L062Q # !BB2L802 # !BB2L691;


--DB2_TriggerComplete_in_0 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_0
--operation mode is normal

DB2_TriggerComplete_in_0_lut_out = !TriggerComplete_1;
DB2_TriggerComplete_in_0 = DFFE(DB2_TriggerComplete_in_0_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--BB2L002 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_150~7
--operation mode is normal

BB2L002 = !BB2L162Q & !BB2L952Q & !BB2L062Q & !BB1L062Q;


--BB2_reduce_or_180 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_180
--operation mode is normal

BB2_reduce_or_180 = BB2L462Q # BB2L552Q # !BB2L802 # !BB2L002;


--BB2L452Q is atwd:atwd1|atwd_control:inst_atwd_control|start_readout~reg0
--operation mode is normal

BB2L452Q_lut_out = BB2L062Q # BB2_reduce_or_168 & BB2L452Q;
BB2L452Q = DFFE(BB2L452Q_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB2_readout_cnt[28] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[28]
--operation mode is normal

CB2_readout_cnt[28]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[28] # CB2L95 & CB2L671Q) # !CB2_reduce_or_143 & CB2L95 & CB2L671Q;
CB2_readout_cnt[28] = DFFE(CB2_readout_cnt[28]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB2_readout_cnt[29] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[29]
--operation mode is normal

CB2_readout_cnt[29]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[29] # CB2L16 & CB2L671Q) # !CB2_reduce_or_143 & CB2L16 & CB2L671Q;
CB2_readout_cnt[29] = DFFE(CB2_readout_cnt[29]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB2_readout_cnt[30] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[30]
--operation mode is normal

CB2_readout_cnt[30]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[30] # CB2L36 & CB2L671Q) # !CB2_reduce_or_143 & CB2L36 & CB2L671Q;
CB2_readout_cnt[30] = DFFE(CB2_readout_cnt[30]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB2_readout_cnt[31] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[31]
--operation mode is normal

CB2_readout_cnt[31]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[31] # CB2L56 & CB2L671Q) # !CB2_reduce_or_143 & CB2L56 & CB2L671Q;
CB2_readout_cnt[31] = DFFE(CB2_readout_cnt[31]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB2L931 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~95
--operation mode is normal

CB2L931 = CB2_readout_cnt[28] # CB2_readout_cnt[29] # CB2_readout_cnt[30] # CB2_readout_cnt[31];


--CB2_readout_cnt[24] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[24]
--operation mode is normal

CB2_readout_cnt[24]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[24] # CB2L15 & CB2L671Q) # !CB2_reduce_or_143 & CB2L15 & CB2L671Q;
CB2_readout_cnt[24] = DFFE(CB2_readout_cnt[24]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB2_readout_cnt[25] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[25]
--operation mode is normal

CB2_readout_cnt[25]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[25] # CB2L35 & CB2L671Q) # !CB2_reduce_or_143 & CB2L35 & CB2L671Q;
CB2_readout_cnt[25] = DFFE(CB2_readout_cnt[25]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB2_readout_cnt[26] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[26]
--operation mode is normal

CB2_readout_cnt[26]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[26] # CB2L55 & CB2L671Q) # !CB2_reduce_or_143 & CB2L55 & CB2L671Q;
CB2_readout_cnt[26] = DFFE(CB2_readout_cnt[26]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB2_readout_cnt[27] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[27]
--operation mode is normal

CB2_readout_cnt[27]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[27] # CB2L75 & CB2L671Q) # !CB2_reduce_or_143 & CB2L75 & CB2L671Q;
CB2_readout_cnt[27] = DFFE(CB2_readout_cnt[27]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB2L041 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~100
--operation mode is normal

CB2L041 = CB2_readout_cnt[24] # CB2_readout_cnt[25] # CB2_readout_cnt[26] # CB2_readout_cnt[27];


--CB2_readout_cnt[20] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[20]
--operation mode is normal

CB2_readout_cnt[20]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[20] # CB2L34 & CB2L671Q) # !CB2_reduce_or_143 & CB2L34 & CB2L671Q;
CB2_readout_cnt[20] = DFFE(CB2_readout_cnt[20]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB2_readout_cnt[21] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[21]
--operation mode is normal

CB2_readout_cnt[21]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[21] # CB2L54 & CB2L671Q) # !CB2_reduce_or_143 & CB2L54 & CB2L671Q;
CB2_readout_cnt[21] = DFFE(CB2_readout_cnt[21]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB2_readout_cnt[22] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[22]
--operation mode is normal

CB2_readout_cnt[22]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[22] # CB2L74 & CB2L671Q) # !CB2_reduce_or_143 & CB2L74 & CB2L671Q;
CB2_readout_cnt[22] = DFFE(CB2_readout_cnt[22]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB2_readout_cnt[23] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[23]
--operation mode is normal

CB2_readout_cnt[23]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[23] # CB2L94 & CB2L671Q) # !CB2_reduce_or_143 & CB2L94 & CB2L671Q;
CB2_readout_cnt[23] = DFFE(CB2_readout_cnt[23]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB2L141 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~109
--operation mode is normal

CB2L141 = CB2_readout_cnt[20] # CB2_readout_cnt[21] # CB2_readout_cnt[22] # CB2_readout_cnt[23];


--CB2_readout_cnt[16] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[16]
--operation mode is normal

CB2_readout_cnt[16]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[16] # CB2L53 & CB2L671Q) # !CB2_reduce_or_143 & CB2L53 & CB2L671Q;
CB2_readout_cnt[16] = DFFE(CB2_readout_cnt[16]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB2_readout_cnt[17] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[17]
--operation mode is normal

CB2_readout_cnt[17]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[17] # CB2L73 & CB2L671Q) # !CB2_reduce_or_143 & CB2L73 & CB2L671Q;
CB2_readout_cnt[17] = DFFE(CB2_readout_cnt[17]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB2_readout_cnt[18] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[18]
--operation mode is normal

CB2_readout_cnt[18]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[18] # CB2L93 & CB2L671Q) # !CB2_reduce_or_143 & CB2L93 & CB2L671Q;
CB2_readout_cnt[18] = DFFE(CB2_readout_cnt[18]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB2_readout_cnt[19] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[19]
--operation mode is normal

CB2_readout_cnt[19]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[19] # CB2L14 & CB2L671Q) # !CB2_reduce_or_143 & CB2L14 & CB2L671Q;
CB2_readout_cnt[19] = DFFE(CB2_readout_cnt[19]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB2L241 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~122
--operation mode is normal

CB2L241 = CB2_readout_cnt[16] # CB2_readout_cnt[17] # CB2_readout_cnt[18] # CB2_readout_cnt[19];


--CB2L741 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~263
--operation mode is normal

CB2L741 = CB2L931 # CB2L041 # CB2L141 # CB2L241;


--CB2_readout_cnt[12] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[12]
--operation mode is normal

CB2_readout_cnt[12]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[12] # CB2L72 & CB2L671Q) # !CB2_reduce_or_143 & CB2L72 & CB2L671Q;
CB2_readout_cnt[12] = DFFE(CB2_readout_cnt[12]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB2_readout_cnt[13] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[13]
--operation mode is normal

CB2_readout_cnt[13]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[13] # CB2L92 & CB2L671Q) # !CB2_reduce_or_143 & CB2L92 & CB2L671Q;
CB2_readout_cnt[13] = DFFE(CB2_readout_cnt[13]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB2_readout_cnt[14] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[14]
--operation mode is normal

CB2_readout_cnt[14]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[14] # CB2L13 & CB2L671Q) # !CB2_reduce_or_143 & CB2L13 & CB2L671Q;
CB2_readout_cnt[14] = DFFE(CB2_readout_cnt[14]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB2_readout_cnt[15] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[15]
--operation mode is normal

CB2_readout_cnt[15]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[15] # CB2L33 & CB2L671Q) # !CB2_reduce_or_143 & CB2L33 & CB2L671Q;
CB2_readout_cnt[15] = DFFE(CB2_readout_cnt[15]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB2L341 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~139
--operation mode is normal

CB2L341 = CB2_readout_cnt[12] # CB2_readout_cnt[13] # CB2_readout_cnt[14] # CB2_readout_cnt[15];


--CB2_readout_cnt[8] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[8]
--operation mode is normal

CB2_readout_cnt[8]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[8] # CB2L91 & CB2L671Q) # !CB2_reduce_or_143 & CB2L91 & CB2L671Q;
CB2_readout_cnt[8] = DFFE(CB2_readout_cnt[8]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB2_readout_cnt[9] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[9]
--operation mode is normal

CB2_readout_cnt[9]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[9] # CB2L12 & CB2L671Q) # !CB2_reduce_or_143 & CB2L12 & CB2L671Q;
CB2_readout_cnt[9] = DFFE(CB2_readout_cnt[9]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB2_readout_cnt[10] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[10]
--operation mode is normal

CB2_readout_cnt[10]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[10] # CB2L32 & CB2L671Q) # !CB2_reduce_or_143 & CB2L32 & CB2L671Q;
CB2_readout_cnt[10] = DFFE(CB2_readout_cnt[10]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB2_readout_cnt[11] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[11]
--operation mode is normal

CB2_readout_cnt[11]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[11] # CB2L52 & CB2L671Q) # !CB2_reduce_or_143 & CB2L52 & CB2L671Q;
CB2_readout_cnt[11] = DFFE(CB2_readout_cnt[11]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB2L441 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~160
--operation mode is normal

CB2L441 = CB2_readout_cnt[8] # CB2_readout_cnt[9] # CB2_readout_cnt[10] # CB2_readout_cnt[11];


--CB2_readout_cnt[4] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[4]
--operation mode is normal

CB2_readout_cnt[4]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[4] # CB2L11 & CB2L671Q) # !CB2_reduce_or_143 & CB2L11 & CB2L671Q;
CB2_readout_cnt[4] = DFFE(CB2_readout_cnt[4]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB2_readout_cnt[5] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[5]
--operation mode is normal

CB2_readout_cnt[5]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[5] # CB2L31 & CB2L671Q) # !CB2_reduce_or_143 & CB2L31 & CB2L671Q;
CB2_readout_cnt[5] = DFFE(CB2_readout_cnt[5]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB2_readout_cnt[6] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[6]
--operation mode is normal

CB2_readout_cnt[6]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[6] # CB2L51 & CB2L671Q) # !CB2_reduce_or_143 & CB2L51 & CB2L671Q;
CB2_readout_cnt[6] = DFFE(CB2_readout_cnt[6]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB2_readout_cnt[7] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[7]
--operation mode is normal

CB2_readout_cnt[7]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[7] # CB2L71 & CB2L671Q) # !CB2_reduce_or_143 & CB2L71 & CB2L671Q;
CB2_readout_cnt[7] = DFFE(CB2_readout_cnt[7]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB2L541 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~185
--operation mode is normal

CB2L541 = CB2_readout_cnt[4] # CB2_readout_cnt[5] # CB2_readout_cnt[6] # !CB2_readout_cnt[7];


--CB2_readout_cnt[0] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[0]
--operation mode is normal

CB2_readout_cnt[0]_lut_out = CB2L2 # CB2_readout_cnt[0] & (CB2L151 # CB2L871Q);
CB2_readout_cnt[0] = DFFE(CB2_readout_cnt[0]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB2_readout_cnt[1] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[1]
--operation mode is normal

CB2_readout_cnt[1]_lut_out = CB2L1 # CB2_readout_cnt[1] & (CB2L151 # CB2L871Q);
CB2_readout_cnt[1] = DFFE(CB2_readout_cnt[1]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB2_readout_cnt[2] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[2]
--operation mode is normal

CB2_readout_cnt[2]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[2] # CB2L7 & CB2L671Q) # !CB2_reduce_or_143 & CB2L7 & CB2L671Q;
CB2_readout_cnt[2] = DFFE(CB2_readout_cnt[2]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB2_readout_cnt[3] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[3]
--operation mode is normal

CB2_readout_cnt[3]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[3] # CB2L9 & CB2L671Q) # !CB2_reduce_or_143 & CB2L9 & CB2L671Q;
CB2_readout_cnt[3] = DFFE(CB2_readout_cnt[3]_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--CB2L641 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~214
--operation mode is normal

CB2L641 = CB2_readout_cnt[0] # CB2_readout_cnt[1] # CB2_readout_cnt[2] # CB2_readout_cnt[3];


--CB2L841 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~268
--operation mode is normal

CB2L841 = CB2L341 # CB2L441 # CB2L541 # CB2L641;


--CB2L351 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_58_rtl_2~4
--operation mode is normal

CB2L351 = CB2L571Q # CB2L771Q & (CB2L741 # CB2L841);


--CB2L471Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~8
--operation mode is normal

CB2L471Q_lut_out = !CB2L081Q & (CB2L471Q # BB2L452Q);
CB2L471Q = DFFE(CB2L471Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--CB2_rst_divide is atwd:atwd1|atwd_readout:inst_atwd_readout|rst_divide
--operation mode is normal

CB2_rst_divide_lut_out = CB2_rst_divide & (CB2L871Q # !CB2L451) # !CB2L471Q;
CB2_rst_divide = DFFE(CB2_rst_divide_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--M1L21 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_516~0
--operation mode is normal

M1L21 = Y1_command_1_local[16] & (Y1_command_1_local[17] # GB82_sload_path[1]) # !Y1_command_1_local[16] & !Y1_command_1_local[17] & GB82_sload_path[0];


--M1L31 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_516~1
--operation mode is normal

M1L31 = M1L21 & (GB82_sload_path[3] # !Y1_command_1_local[17]) # !M1L21 & GB82_sload_path[2] & Y1_command_1_local[17];


--M1L01 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_515~0
--operation mode is normal

M1L01 = Y1_command_1_local[17] & (Y1_command_1_local[16] # GB82_sload_path[14]) # !Y1_command_1_local[17] & !Y1_command_1_local[16] & GB82_sload_path[12];


--M1L11 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_515~1
--operation mode is normal

M1L11 = M1L01 & (GB82_sload_path[15] # !Y1_command_1_local[16]) # !M1L01 & GB82_sload_path[13] & Y1_command_1_local[16];


--M1L8 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_514~0
--operation mode is normal

M1L8 = Y1_command_1_local[16] & (Y1_command_1_local[17] # GB82_sload_path[9]) # !Y1_command_1_local[16] & !Y1_command_1_local[17] & GB82_sload_path[8];


--M1L9 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_514~1
--operation mode is normal

M1L9 = M1L8 & (GB82_sload_path[11] # !Y1_command_1_local[17]) # !M1L8 & GB82_sload_path[10] & Y1_command_1_local[17];


--M1L7 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_513~0
--operation mode is normal

M1L7 = Y1_command_1_local[18] & (Y1_command_1_local[19] # M1L11) # !Y1_command_1_local[18] & !Y1_command_1_local[19] & M1L9;


--M1L41 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_517~0
--operation mode is normal

M1L41 = Y1_command_1_local[17] & (Y1_command_1_local[16] # GB82_sload_path[6]) # !Y1_command_1_local[17] & !Y1_command_1_local[16] & GB82_sload_path[4];


--M1L51 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_517~1
--operation mode is normal

M1L51 = M1L41 & (GB82_sload_path[7] # !Y1_command_1_local[16]) # !M1L41 & GB82_sload_path[5] & Y1_command_1_local[16];


--L1L46Q is fe_r2r:inst_fe_r2r|state~11
--operation mode is normal

L1L46Q_lut_out = Y1_command_0_local[30] & (L1L04 # L1L36Q & !L1_reduce_nor_33);
L1L46Q = DFFE(L1L46Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--L1L36Q is fe_r2r:inst_fe_r2r|state~10
--operation mode is normal

L1L36Q_lut_out = Y1_command_0_local[30] & (L1L13 # L1_reduce_nor_33 & L1L36Q);
L1L36Q = DFFE(L1L36Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--L1L16Q is fe_r2r:inst_fe_r2r|state~8
--operation mode is normal

L1L16Q_lut_out = !L1L06 & Y1_command_0_local[30] & (L1_reduce_nor_43 # !L1L46Q);
L1L16Q = DFFE(L1L16Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--L1L64 is fe_r2r:inst_fe_r2r|i~2860
--operation mode is normal

L1L64 = L1L46Q # L1L36Q # !L1L16Q;


--L1L26Q is fe_r2r:inst_fe_r2r|state~9
--operation mode is normal

L1L26Q_lut_out = Y1_command_0_local[30] & (L1L14 # !L1_reduce_nor_7 & !L1L16Q);
L1L26Q = DFFE(L1L26Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--L1L65 is fe_r2r:inst_fe_r2r|reduce_nor_17~0
--operation mode is normal

L1L65 = !L1_cntp[0] & !L1_cntp[1] & !L1_cntp[2];


--L1L83 is fe_r2r:inst_fe_r2r|i~951
--operation mode is normal

L1L83 = L1_cntp[3] & (L1L64 # L1L26Q & !L1L65);


--L1L24 is fe_r2r:inst_fe_r2r|i~2833
--operation mode is normal

L1L24 = L1_cntp[0] & L1_cntp[1] & L1_cntp[2];


--L1L72 is fe_r2r:inst_fe_r2r|i~169
--operation mode is normal

L1L72 = L1_cntp[2] & (L1L46Q # L1L36Q);


--L1_reduce_nor_17 is fe_r2r:inst_fe_r2r|reduce_nor_17
--operation mode is normal

L1_reduce_nor_17 = L1_cntp[0] # L1_cntp[1] # L1_cntp[2] # L1_cntp[3];


--L1L2 is fe_r2r:inst_fe_r2r|add_19_rtl_290~10
--operation mode is normal

L1L2 = L1_cntp[2] $ (L1_cntp[0] # L1_cntp[1]);


--L1L74 is fe_r2r:inst_fe_r2r|i~2871
--operation mode is normal

L1L74 = L1L72 # L1_reduce_nor_17 & L1L26Q & !L1L2;


--L1L23 is fe_r2r:inst_fe_r2r|i~261
--operation mode is normal

L1L23 = L1_cntp[2] & (L1_cntp[3] # !L1_cntp[1] # !L1_cntp[0]) # !L1_cntp[2] & L1_cntp[0] & L1_cntp[1];


--L1L82 is fe_r2r:inst_fe_r2r|i~178
--operation mode is normal

L1L82 = L1_cntp[1] & (L1L46Q # L1L36Q);


--L1L1 is fe_r2r:inst_fe_r2r|add_19_rtl_290~5
--operation mode is normal

L1L1 = L1_cntp[0] $ L1_cntp[1];


--L1L84 is fe_r2r:inst_fe_r2r|i~2881
--operation mode is normal

L1L84 = L1L82 # L1_reduce_nor_17 & L1L26Q & !L1L1;


--L1L33 is fe_r2r:inst_fe_r2r|i~270
--operation mode is normal

L1L33 = L1_cntp[0] & (L1_cntp[2] & L1_cntp[3] # !L1_cntp[1]) # !L1_cntp[0] & L1_cntp[1];


--L1L44 is fe_r2r:inst_fe_r2r|i~2835
--operation mode is normal

L1L44 = !L1L46Q & !L1L36Q;


--L1L94 is fe_r2r:inst_fe_r2r|i~2891
--operation mode is normal

L1L94 = L1_cntp[0] & !L1L44 # !L1_cntp[0] & L1_reduce_nor_17 & L1L26Q;


--L1L43 is fe_r2r:inst_fe_r2r|i~279
--operation mode is normal

L1L43 = L1_cntp[1] & L1_cntp[2] & L1_cntp[3] # !L1_cntp[0];


--L1L05 is fe_r2r:inst_fe_r2r|i~2900
--operation mode is normal

L1L05 = L1L36Q # L1L26Q # !L1L16Q;


--L1L95 is fe_r2r:inst_fe_r2r|reduce_nor_43~0
--operation mode is normal

L1L95 = !L1_cntn[0] & !L1_cntn[1] & !L1_cntn[2];


--L1L93 is fe_r2r:inst_fe_r2r|i~1491
--operation mode is normal

L1L93 = L1_cntn[3] & (L1L05 # L1L46Q & !L1L95);


--L1L34 is fe_r2r:inst_fe_r2r|i~2834
--operation mode is normal

L1L34 = L1_cntn[0] & L1_cntn[1] & L1_cntn[2];


--L1L92 is fe_r2r:inst_fe_r2r|i~206
--operation mode is normal

L1L92 = L1_cntn[2] & (L1L26Q # !L1L16Q);


--L1_reduce_nor_43 is fe_r2r:inst_fe_r2r|reduce_nor_43
--operation mode is normal

L1_reduce_nor_43 = L1_cntn[0] # L1_cntn[1] # L1_cntn[2] # L1_cntn[3];


--L1L6 is fe_r2r:inst_fe_r2r|add_45_rtl_291~10
--operation mode is normal

L1L6 = L1_cntn[2] $ (L1_cntn[0] # L1_cntn[1]);


--L1L15 is fe_r2r:inst_fe_r2r|i~2911
--operation mode is normal

L1L15 = L1L92 # L1_reduce_nor_43 & L1L46Q & !L1L6;


--L1L53 is fe_r2r:inst_fe_r2r|i~297
--operation mode is normal

L1L53 = L1_cntn[2] & (L1_cntn[3] # !L1_cntn[1] # !L1_cntn[0]) # !L1_cntn[2] & L1_cntn[0] & L1_cntn[1];


--L1L03 is fe_r2r:inst_fe_r2r|i~215
--operation mode is normal

L1L03 = L1_cntn[1] & (L1L26Q # !L1L16Q);


--L1L5 is fe_r2r:inst_fe_r2r|add_45_rtl_291~5
--operation mode is normal

L1L5 = L1_cntn[0] $ L1_cntn[1];


--L1L25 is fe_r2r:inst_fe_r2r|i~2921
--operation mode is normal

L1L25 = L1L03 # L1_reduce_nor_43 & L1L46Q & !L1L5;


--L1L63 is fe_r2r:inst_fe_r2r|i~306
--operation mode is normal

L1L63 = L1_cntn[0] & (L1_cntn[2] & L1_cntn[3] # !L1_cntn[1]) # !L1_cntn[0] & L1_cntn[1];


--L1L54 is fe_r2r:inst_fe_r2r|i~2836
--operation mode is normal

L1L54 = L1L16Q & !L1L26Q;


--L1L35 is fe_r2r:inst_fe_r2r|i~2931
--operation mode is normal

L1L35 = L1_cntn[0] & !L1L54 # !L1_cntn[0] & L1_reduce_nor_43 & L1L46Q;


--L1L73 is fe_r2r:inst_fe_r2r|i~315
--operation mode is normal

L1L73 = L1_cntn[1] & L1_cntn[2] & L1_cntn[3] # !L1_cntn[0];


--U1L52 is r2r:inst_r2r|i~235
--operation mode is normal

U1L52 = U1_cnt[5] & (U1_cnt[6] # !U1_up) # !U1_cnt[5] & (U1_cnt[0] # U1_cnt[6] & U1_up);


--U1L63 is r2r:inst_r2r|up~0
--operation mode is normal

U1L63 = Y1_command_0_local[28] & !U1L72 & !U1L52;


--W1_LEDdelay[1] is single_led:inst_single_led|LEDdelay[1]
--operation mode is normal

W1_LEDdelay[1]_lut_out = W1_LEDdelay[0];
W1_LEDdelay[1] = DFFE(W1_LEDdelay[1]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--J1_coinc_down_high_delay[1] is coinc:inst_coinc|coinc_down_high_delay[1]
--operation mode is normal

J1_coinc_down_high_delay[1]_lut_out = J1_coinc_down_high_delay[0];
J1_coinc_down_high_delay[1] = DFFE(J1_coinc_down_high_delay[1]_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--J1_wait_cnt[28] is coinc:inst_coinc|wait_cnt[28]
--operation mode is normal

J1_wait_cnt[28]_lut_out = J1L612 & (J1_wait_cnt[28] # J1L712 & J1L021) # !J1L612 & J1L712 & J1L021;
J1_wait_cnt[28] = DFFE(J1_wait_cnt[28]_lut_out, GLOBAL(HE1_outclock0), , , J1L072);


--J1_wait_cnt[29] is coinc:inst_coinc|wait_cnt[29]
--operation mode is normal

J1_wait_cnt[29]_lut_out = J1L612 & (J1_wait_cnt[29] # J1L712 & J1L221) # !J1L612 & J1L712 & J1L221;
J1_wait_cnt[29] = DFFE(J1_wait_cnt[29]_lut_out, GLOBAL(HE1_outclock0), , , J1L072);


--J1_wait_cnt[30] is coinc:inst_coinc|wait_cnt[30]
--operation mode is normal

J1_wait_cnt[30]_lut_out = J1L612 & (J1_wait_cnt[30] # J1L712 & J1L421) # !J1L612 & J1L712 & J1L421;
J1_wait_cnt[30] = DFFE(J1_wait_cnt[30]_lut_out, GLOBAL(HE1_outclock0), , , J1L072);


--J1_wait_cnt[31] is coinc:inst_coinc|wait_cnt[31]
--operation mode is normal

J1_wait_cnt[31]_lut_out = J1L612 & (J1_wait_cnt[31] # J1L712 & J1L621) # !J1L612 & J1L712 & J1L621;
J1_wait_cnt[31] = DFFE(J1_wait_cnt[31]_lut_out, GLOBAL(HE1_outclock0), , , J1L072);


--J1L602 is coinc:inst_coinc|reduce_nor_96~107
--operation mode is normal

J1L602 = J1_wait_cnt[28] # J1_wait_cnt[29] # J1_wait_cnt[30] # J1_wait_cnt[31];


--J1_wait_cnt[24] is coinc:inst_coinc|wait_cnt[24]
--operation mode is normal

J1_wait_cnt[24]_lut_out = J1L612 & (J1_wait_cnt[24] # J1L712 & J1L211) # !J1L612 & J1L712 & J1L211;
J1_wait_cnt[24] = DFFE(J1_wait_cnt[24]_lut_out, GLOBAL(HE1_outclock0), , , J1L072);


--J1_wait_cnt[25] is coinc:inst_coinc|wait_cnt[25]
--operation mode is normal

J1_wait_cnt[25]_lut_out = J1L612 & (J1_wait_cnt[25] # J1L712 & J1L411) # !J1L612 & J1L712 & J1L411;
J1_wait_cnt[25] = DFFE(J1_wait_cnt[25]_lut_out, GLOBAL(HE1_outclock0), , , J1L072);


--J1_wait_cnt[26] is coinc:inst_coinc|wait_cnt[26]
--operation mode is normal

J1_wait_cnt[26]_lut_out = J1L612 & (J1_wait_cnt[26] # J1L712 & J1L611) # !J1L612 & J1L712 & J1L611;
J1_wait_cnt[26] = DFFE(J1_wait_cnt[26]_lut_out, GLOBAL(HE1_outclock0), , , J1L072);


--J1_wait_cnt[27] is coinc:inst_coinc|wait_cnt[27]
--operation mode is normal

J1_wait_cnt[27]_lut_out = J1L612 & (J1_wait_cnt[27] # J1L712 & J1L811) # !J1L612 & J1L712 & J1L811;
J1_wait_cnt[27] = DFFE(J1_wait_cnt[27]_lut_out, GLOBAL(HE1_outclock0), , , J1L072);


--J1L702 is coinc:inst_coinc|reduce_nor_96~112
--operation mode is normal

J1L702 = J1_wait_cnt[24] # J1_wait_cnt[25] # J1_wait_cnt[26] # J1_wait_cnt[27];


--J1_wait_cnt[20] is coinc:inst_coinc|wait_cnt[20]
--operation mode is normal

J1_wait_cnt[20]_lut_out = J1L612 & (J1_wait_cnt[20] # J1L712 & J1L401) # !J1L612 & J1L712 & J1L401;
J1_wait_cnt[20] = DFFE(J1_wait_cnt[20]_lut_out, GLOBAL(HE1_outclock0), , , J1L072);


--J1_wait_cnt[21] is coinc:inst_coinc|wait_cnt[21]
--operation mode is normal

J1_wait_cnt[21]_lut_out = J1L612 & (J1_wait_cnt[21] # J1L712 & J1L601) # !J1L612 & J1L712 & J1L601;
J1_wait_cnt[21] = DFFE(J1_wait_cnt[21]_lut_out, GLOBAL(HE1_outclock0), , , J1L072);


--J1_wait_cnt[22] is coinc:inst_coinc|wait_cnt[22]
--operation mode is normal

J1_wait_cnt[22]_lut_out = J1L612 & (J1_wait_cnt[22] # J1L712 & J1L801) # !J1L612 & J1L712 & J1L801;
J1_wait_cnt[22] = DFFE(J1_wait_cnt[22]_lut_out, GLOBAL(HE1_outclock0), , , J1L072);


--J1_wait_cnt[23] is coinc:inst_coinc|wait_cnt[23]
--operation mode is normal

J1_wait_cnt[23]_lut_out = J1L612 & (J1_wait_cnt[23] # J1L712 & J1L011) # !J1L612 & J1L712 & J1L011;
J1_wait_cnt[23] = DFFE(J1_wait_cnt[23]_lut_out, GLOBAL(HE1_outclock0), , , J1L072);


--J1L802 is coinc:inst_coinc|reduce_nor_96~121
--operation mode is normal

J1L802 = J1_wait_cnt[20] # J1_wait_cnt[21] # J1_wait_cnt[22] # J1_wait_cnt[23];


--J1_wait_cnt[16] is coinc:inst_coinc|wait_cnt[16]
--operation mode is normal

J1_wait_cnt[16]_lut_out = J1L612 & (J1_wait_cnt[16] # J1L712 & J1L69) # !J1L612 & J1L712 & J1L69;
J1_wait_cnt[16] = DFFE(J1_wait_cnt[16]_lut_out, GLOBAL(HE1_outclock0), , , J1L072);


--J1_wait_cnt[17] is coinc:inst_coinc|wait_cnt[17]
--operation mode is normal

J1_wait_cnt[17]_lut_out = J1L612 & (J1_wait_cnt[17] # J1L712 & J1L89) # !J1L612 & J1L712 & J1L89;
J1_wait_cnt[17] = DFFE(J1_wait_cnt[17]_lut_out, GLOBAL(HE1_outclock0), , , J1L072);


--J1_wait_cnt[18] is coinc:inst_coinc|wait_cnt[18]
--operation mode is normal

J1_wait_cnt[18]_lut_out = J1L612 & (J1_wait_cnt[18] # J1L712 & J1L001) # !J1L612 & J1L712 & J1L001;
J1_wait_cnt[18] = DFFE(J1_wait_cnt[18]_lut_out, GLOBAL(HE1_outclock0), , , J1L072);


--J1_wait_cnt[19] is coinc:inst_coinc|wait_cnt[19]
--operation mode is normal

J1_wait_cnt[19]_lut_out = J1L612 & (J1_wait_cnt[19] # J1L712 & J1L201) # !J1L612 & J1L712 & J1L201;
J1_wait_cnt[19] = DFFE(J1_wait_cnt[19]_lut_out, GLOBAL(HE1_outclock0), , , J1L072);


--J1L902 is coinc:inst_coinc|reduce_nor_96~134
--operation mode is normal

J1L902 = J1_wait_cnt[16] # J1_wait_cnt[17] # J1_wait_cnt[18] # J1_wait_cnt[19];


--J1L412 is coinc:inst_coinc|reduce_nor_96~275
--operation mode is normal

J1L412 = J1L602 # J1L702 # J1L802 # J1L902;


--J1_wait_cnt[12] is coinc:inst_coinc|wait_cnt[12]
--operation mode is normal

J1_wait_cnt[12]_lut_out = J1L612 & (J1_wait_cnt[12] # J1L712 & J1L88) # !J1L612 & J1L712 & J1L88;
J1_wait_cnt[12] = DFFE(J1_wait_cnt[12]_lut_out, GLOBAL(HE1_outclock0), , , J1L072);


--J1_wait_cnt[13] is coinc:inst_coinc|wait_cnt[13]
--operation mode is normal

J1_wait_cnt[13]_lut_out = J1L612 & (J1_wait_cnt[13] # J1L712 & J1L09) # !J1L612 & J1L712 & J1L09;
J1_wait_cnt[13] = DFFE(J1_wait_cnt[13]_lut_out, GLOBAL(HE1_outclock0), , , J1L072);


--J1_wait_cnt[14] is coinc:inst_coinc|wait_cnt[14]
--operation mode is normal

J1_wait_cnt[14]_lut_out = J1L612 & (J1_wait_cnt[14] # J1L712 & J1L29) # !J1L612 & J1L712 & J1L29;
J1_wait_cnt[14] = DFFE(J1_wait_cnt[14]_lut_out, GLOBAL(HE1_outclock0), , , J1L072);


--J1_wait_cnt[15] is coinc:inst_coinc|wait_cnt[15]
--operation mode is normal

J1_wait_cnt[15]_lut_out = J1L612 & (J1_wait_cnt[15] # J1L712 & J1L49) # !J1L612 & J1L712 & J1L49;
J1_wait_cnt[15] = DFFE(J1_wait_cnt[15]_lut_out, GLOBAL(HE1_outclock0), , , J1L072);


--J1L012 is coinc:inst_coinc|reduce_nor_96~151
--operation mode is normal

J1L012 = J1_wait_cnt[12] # J1_wait_cnt[13] # J1_wait_cnt[14] # J1_wait_cnt[15];


--J1_wait_cnt[8] is coinc:inst_coinc|wait_cnt[8]
--operation mode is normal

J1_wait_cnt[8]_lut_out = J1L612 & (J1_wait_cnt[8] # J1L712 & J1L08) # !J1L612 & J1L712 & J1L08;
J1_wait_cnt[8] = DFFE(J1_wait_cnt[8]_lut_out, GLOBAL(HE1_outclock0), , , J1L072);


--J1_wait_cnt[9] is coinc:inst_coinc|wait_cnt[9]
--operation mode is normal

J1_wait_cnt[9]_lut_out = J1L612 & (J1_wait_cnt[9] # J1L712 & J1L28) # !J1L612 & J1L712 & J1L28;
J1_wait_cnt[9] = DFFE(J1_wait_cnt[9]_lut_out, GLOBAL(HE1_outclock0), , , J1L072);


--J1_wait_cnt[10] is coinc:inst_coinc|wait_cnt[10]
--operation mode is normal

J1_wait_cnt[10]_lut_out = J1L612 & (J1_wait_cnt[10] # J1L712 & J1L48) # !J1L612 & J1L712 & J1L48;
J1_wait_cnt[10] = DFFE(J1_wait_cnt[10]_lut_out, GLOBAL(HE1_outclock0), , , J1L072);


--J1_wait_cnt[11] is coinc:inst_coinc|wait_cnt[11]
--operation mode is normal

J1_wait_cnt[11]_lut_out = J1L612 & (J1_wait_cnt[11] # J1L712 & J1L68) # !J1L612 & J1L712 & J1L68;
J1_wait_cnt[11] = DFFE(J1_wait_cnt[11]_lut_out, GLOBAL(HE1_outclock0), , , J1L072);


--J1L112 is coinc:inst_coinc|reduce_nor_96~172
--operation mode is normal

J1L112 = J1_wait_cnt[8] # J1_wait_cnt[9] # J1_wait_cnt[10] # J1_wait_cnt[11];


--J1_wait_cnt[4] is coinc:inst_coinc|wait_cnt[4]
--operation mode is normal

J1_wait_cnt[4]_lut_out = J1L022 # J1_reduce_nor_22 & J1_wait_cnt[4] & !J1L332Q;
J1_wait_cnt[4] = DFFE(J1_wait_cnt[4]_lut_out, GLOBAL(HE1_outclock0), , , J1L072);


--J1_wait_cnt[5] is coinc:inst_coinc|wait_cnt[5]
--operation mode is normal

J1_wait_cnt[5]_lut_out = J1L912 # J1_reduce_nor_22 & J1_wait_cnt[5] & !J1L332Q;
J1_wait_cnt[5] = DFFE(J1_wait_cnt[5]_lut_out, GLOBAL(HE1_outclock0), , , J1L072);


--J1_wait_cnt[6] is coinc:inst_coinc|wait_cnt[6]
--operation mode is normal

J1_wait_cnt[6]_lut_out = J1L812 # J1_reduce_nor_22 & J1_wait_cnt[6] & !J1L332Q;
J1_wait_cnt[6] = DFFE(J1_wait_cnt[6]_lut_out, GLOBAL(HE1_outclock0), , , J1L072);


--J1_wait_cnt[7] is coinc:inst_coinc|wait_cnt[7]
--operation mode is normal

J1_wait_cnt[7]_lut_out = J1L612 & (J1_wait_cnt[7] # J1L712 & J1L87) # !J1L612 & J1L712 & J1L87;
J1_wait_cnt[7] = DFFE(J1_wait_cnt[7]_lut_out, GLOBAL(HE1_outclock0), , , J1L072);


--J1L212 is coinc:inst_coinc|reduce_nor_96~197
--operation mode is normal

J1L212 = J1_wait_cnt[4] # J1_wait_cnt[5] # J1_wait_cnt[6] # J1_wait_cnt[7];


--J1_wait_cnt[0] is coinc:inst_coinc|wait_cnt[0]
--operation mode is normal

J1_wait_cnt[0]_lut_out = J1L522 # J1_reduce_nor_22 & J1_wait_cnt[0] & !J1L332Q;
J1_wait_cnt[0] = DFFE(J1_wait_cnt[0]_lut_out, GLOBAL(HE1_outclock0), , , J1L072);


--J1_wait_cnt[1] is coinc:inst_coinc|wait_cnt[1]
--operation mode is normal

J1_wait_cnt[1]_lut_out = J1L422 # J1_reduce_nor_22 & J1_wait_cnt[1] & !J1L332Q;
J1_wait_cnt[1] = DFFE(J1_wait_cnt[1]_lut_out, GLOBAL(HE1_outclock0), , , J1L072);


--J1_wait_cnt[3] is coinc:inst_coinc|wait_cnt[3]
--operation mode is normal

J1_wait_cnt[3]_lut_out = J1L122 # J1_reduce_nor_22 & J1_wait_cnt[3] & !J1L332Q;
J1_wait_cnt[3] = DFFE(J1_wait_cnt[3]_lut_out, GLOBAL(HE1_outclock0), , , J1L072);


--J1_wait_cnt[2] is coinc:inst_coinc|wait_cnt[2]
--operation mode is normal

J1_wait_cnt[2]_lut_out = J1L322 # J1L222 # J1L612 & J1_wait_cnt[2];
J1_wait_cnt[2] = DFFE(J1_wait_cnt[2]_lut_out, GLOBAL(HE1_outclock0), , , J1L072);


--J1L312 is coinc:inst_coinc|reduce_nor_96~226
--operation mode is normal

J1L312 = J1_wait_cnt[0] # J1_wait_cnt[1] # J1_wait_cnt[3] # !J1_wait_cnt[2];


--J1L512 is coinc:inst_coinc|reduce_nor_96~280
--operation mode is normal

J1L512 = J1L012 # J1L112 # J1L212 # J1L312;


--J1L632 is coinc:inst_coinc|state~169
--operation mode is normal

J1L632 = J1L432Q & (J1L412 # J1L512 # !J1L871);


--J1_cnt[28] is coinc:inst_coinc|cnt[28]
--operation mode is normal

J1_cnt[28]_lut_out = J1L612 & (J1L75 # J1L622 & J1_cnt[28]) # !J1L612 & J1L622 & J1_cnt[28];
J1_cnt[28] = DFFE(J1_cnt[28]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L871);


--J1_cnt[29] is coinc:inst_coinc|cnt[29]
--operation mode is normal

J1_cnt[29]_lut_out = J1L612 & (J1L95 # J1L622 & J1_cnt[29]) # !J1L612 & J1L622 & J1_cnt[29];
J1_cnt[29] = DFFE(J1_cnt[29]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L871);


--J1_cnt[30] is coinc:inst_coinc|cnt[30]
--operation mode is normal

J1_cnt[30]_lut_out = J1L612 & (J1L16 # J1L622 & J1_cnt[30]) # !J1L612 & J1L622 & J1_cnt[30];
J1_cnt[30] = DFFE(J1_cnt[30]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L871);


--J1_cnt[31] is coinc:inst_coinc|cnt[31]
--operation mode is normal

J1_cnt[31]_lut_out = J1L612 & (J1L36 # J1L622 & J1_cnt[31]) # !J1L612 & J1L622 & J1_cnt[31];
J1_cnt[31] = DFFE(J1_cnt[31]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L871);


--J1L591 is coinc:inst_coinc|reduce_nor_22~125
--operation mode is normal

J1L591 = J1_cnt[28] # J1_cnt[29] # J1_cnt[30] # J1_cnt[31];


--J1_cnt[24] is coinc:inst_coinc|cnt[24]
--operation mode is normal

J1_cnt[24]_lut_out = J1L612 & (J1L94 # J1L622 & J1_cnt[24]) # !J1L612 & J1L622 & J1_cnt[24];
J1_cnt[24] = DFFE(J1_cnt[24]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L871);


--J1_cnt[25] is coinc:inst_coinc|cnt[25]
--operation mode is normal

J1_cnt[25]_lut_out = J1L612 & (J1L15 # J1L622 & J1_cnt[25]) # !J1L612 & J1L622 & J1_cnt[25];
J1_cnt[25] = DFFE(J1_cnt[25]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L871);


--J1_cnt[26] is coinc:inst_coinc|cnt[26]
--operation mode is normal

J1_cnt[26]_lut_out = J1L612 & (J1L35 # J1L622 & J1_cnt[26]) # !J1L612 & J1L622 & J1_cnt[26];
J1_cnt[26] = DFFE(J1_cnt[26]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L871);


--J1_cnt[27] is coinc:inst_coinc|cnt[27]
--operation mode is normal

J1_cnt[27]_lut_out = J1L612 & (J1L55 # J1L622 & J1_cnt[27]) # !J1L612 & J1L622 & J1_cnt[27];
J1_cnt[27] = DFFE(J1_cnt[27]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L871);


--J1L691 is coinc:inst_coinc|reduce_nor_22~130
--operation mode is normal

J1L691 = J1_cnt[24] # J1_cnt[25] # J1_cnt[26] # J1_cnt[27];


--J1_cnt[20] is coinc:inst_coinc|cnt[20]
--operation mode is normal

J1_cnt[20]_lut_out = J1L612 & (J1L14 # J1L622 & J1_cnt[20]) # !J1L612 & J1L622 & J1_cnt[20];
J1_cnt[20] = DFFE(J1_cnt[20]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L871);


--J1_cnt[21] is coinc:inst_coinc|cnt[21]
--operation mode is normal

J1_cnt[21]_lut_out = J1L612 & (J1L34 # J1L622 & J1_cnt[21]) # !J1L612 & J1L622 & J1_cnt[21];
J1_cnt[21] = DFFE(J1_cnt[21]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L871);


--J1_cnt[22] is coinc:inst_coinc|cnt[22]
--operation mode is normal

J1_cnt[22]_lut_out = J1L612 & (J1L54 # J1L622 & J1_cnt[22]) # !J1L612 & J1L622 & J1_cnt[22];
J1_cnt[22] = DFFE(J1_cnt[22]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L871);


--J1_cnt[23] is coinc:inst_coinc|cnt[23]
--operation mode is normal

J1_cnt[23]_lut_out = J1L612 & (J1L74 # J1L622 & J1_cnt[23]) # !J1L612 & J1L622 & J1_cnt[23];
J1_cnt[23] = DFFE(J1_cnt[23]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L871);


--J1L791 is coinc:inst_coinc|reduce_nor_22~139
--operation mode is normal

J1L791 = J1_cnt[20] # J1_cnt[21] # J1_cnt[22] # J1_cnt[23];


--J1_cnt[16] is coinc:inst_coinc|cnt[16]
--operation mode is normal

J1_cnt[16]_lut_out = J1L612 & (J1L33 # J1L622 & J1_cnt[16]) # !J1L612 & J1L622 & J1_cnt[16];
J1_cnt[16] = DFFE(J1_cnt[16]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L871);


--J1_cnt[17] is coinc:inst_coinc|cnt[17]
--operation mode is normal

J1_cnt[17]_lut_out = J1L612 & (J1L53 # J1L622 & J1_cnt[17]) # !J1L612 & J1L622 & J1_cnt[17];
J1_cnt[17] = DFFE(J1_cnt[17]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L871);


--J1_cnt[18] is coinc:inst_coinc|cnt[18]
--operation mode is normal

J1_cnt[18]_lut_out = J1L612 & (J1L73 # J1L622 & J1_cnt[18]) # !J1L612 & J1L622 & J1_cnt[18];
J1_cnt[18] = DFFE(J1_cnt[18]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L871);


--J1_cnt[19] is coinc:inst_coinc|cnt[19]
--operation mode is normal

J1_cnt[19]_lut_out = J1L612 & (J1L93 # J1L622 & J1_cnt[19]) # !J1L612 & J1L622 & J1_cnt[19];
J1_cnt[19] = DFFE(J1_cnt[19]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L871);


--J1L891 is coinc:inst_coinc|reduce_nor_22~152
--operation mode is normal

J1L891 = J1_cnt[16] # J1_cnt[17] # J1_cnt[18] # J1_cnt[19];


--J1L302 is coinc:inst_coinc|reduce_nor_22~293
--operation mode is normal

J1L302 = J1L591 # J1L691 # J1L791 # J1L891;


--J1_cnt[12] is coinc:inst_coinc|cnt[12]
--operation mode is normal

J1_cnt[12]_lut_out = J1L612 & (J1L52 # J1L622 & J1_cnt[12]) # !J1L612 & J1L622 & J1_cnt[12];
J1_cnt[12] = DFFE(J1_cnt[12]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L871);


--J1_cnt[13] is coinc:inst_coinc|cnt[13]
--operation mode is normal

J1_cnt[13]_lut_out = J1L612 & (J1L72 # J1L622 & J1_cnt[13]) # !J1L612 & J1L622 & J1_cnt[13];
J1_cnt[13] = DFFE(J1_cnt[13]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L871);


--J1_cnt[14] is coinc:inst_coinc|cnt[14]
--operation mode is normal

J1_cnt[14]_lut_out = J1L612 & (J1L92 # J1L622 & J1_cnt[14]) # !J1L612 & J1L622 & J1_cnt[14];
J1_cnt[14] = DFFE(J1_cnt[14]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L871);


--J1_cnt[15] is coinc:inst_coinc|cnt[15]
--operation mode is normal

J1_cnt[15]_lut_out = J1L612 & (J1L13 # J1L622 & J1_cnt[15]) # !J1L612 & J1L622 & J1_cnt[15];
J1_cnt[15] = DFFE(J1_cnt[15]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L871);


--J1L991 is coinc:inst_coinc|reduce_nor_22~169
--operation mode is normal

J1L991 = J1_cnt[12] # J1_cnt[13] # J1_cnt[14] # J1_cnt[15];


--J1_cnt[11] is coinc:inst_coinc|cnt[11]
--operation mode is normal

J1_cnt[11]_lut_out = J1L612 & (J1L32 # J1L622 & J1_cnt[11]) # !J1L612 & J1L622 & J1_cnt[11];
J1_cnt[11] = DFFE(J1_cnt[11]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L871);


--J1_cnt[8] is coinc:inst_coinc|cnt[8]
--operation mode is normal

J1_cnt[8]_lut_out = J1L622 & (J1_cnt[8] # J1L922 & !J1L332Q) # !J1L622 & J1L922 & !J1L332Q;
J1_cnt[8] = DFFE(J1_cnt[8]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L871);


--J1_cnt[9] is coinc:inst_coinc|cnt[9]
--operation mode is normal

J1_cnt[9]_lut_out = J1L622 & (J1_cnt[9] # J1L822 & !J1L332Q) # !J1L622 & J1L822 & !J1L332Q;
J1_cnt[9] = DFFE(J1_cnt[9]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L871);


--J1_cnt[10] is coinc:inst_coinc|cnt[10]
--operation mode is normal

J1_cnt[10]_lut_out = J1L622 & (J1_cnt[10] # J1L722 & !J1L332Q) # !J1L622 & J1L722 & !J1L332Q;
J1_cnt[10] = DFFE(J1_cnt[10]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L871);


--J1L002 is coinc:inst_coinc|reduce_nor_22~190
--operation mode is normal

J1L002 = J1_cnt[11] # !J1_cnt[10] # !J1_cnt[9] # !J1_cnt[8];


--J1_cnt[5] is coinc:inst_coinc|cnt[5]
--operation mode is normal

J1_cnt[5]_lut_out = J1L612 & (J1L11 # J1L622 & J1_cnt[5]) # !J1L612 & J1L622 & J1_cnt[5];
J1_cnt[5] = DFFE(J1_cnt[5]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L871);


--J1_cnt[4] is coinc:inst_coinc|cnt[4]
--operation mode is normal

J1_cnt[4]_lut_out = J1L622 & (J1_cnt[4] # J1L232 & !J1L332Q) # !J1L622 & J1L232 & !J1L332Q;
J1_cnt[4] = DFFE(J1_cnt[4]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L871);


--J1_cnt[6] is coinc:inst_coinc|cnt[6]
--operation mode is normal

J1_cnt[6]_lut_out = J1L622 & (J1_cnt[6] # J1L132 & !J1L332Q) # !J1L622 & J1L132 & !J1L332Q;
J1_cnt[6] = DFFE(J1_cnt[6]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L871);


--J1_cnt[7] is coinc:inst_coinc|cnt[7]
--operation mode is normal

J1_cnt[7]_lut_out = J1L622 & (J1_cnt[7] # J1L032 & !J1L332Q) # !J1L622 & J1L032 & !J1L332Q;
J1_cnt[7] = DFFE(J1_cnt[7]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L871);


--J1L102 is coinc:inst_coinc|reduce_nor_22~215
--operation mode is normal

J1L102 = J1_cnt[5] # !J1_cnt[7] # !J1_cnt[6] # !J1_cnt[4];


--J1_cnt[0] is coinc:inst_coinc|cnt[0]
--operation mode is normal

J1_cnt[0]_lut_out = J1L612 & (J1L1 # J1L622 & J1_cnt[0]) # !J1L612 & J1L622 & J1_cnt[0];
J1_cnt[0] = DFFE(J1_cnt[0]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L871);


--J1_cnt[1] is coinc:inst_coinc|cnt[1]
--operation mode is normal

J1_cnt[1]_lut_out = J1L612 & (J1L3 # J1L622 & J1_cnt[1]) # !J1L612 & J1L622 & J1_cnt[1];
J1_cnt[1] = DFFE(J1_cnt[1]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L871);


--J1_cnt[2] is coinc:inst_coinc|cnt[2]
--operation mode is normal

J1_cnt[2]_lut_out = J1L612 & (J1L5 # J1L622 & J1_cnt[2]) # !J1L612 & J1L622 & J1_cnt[2];
J1_cnt[2] = DFFE(J1_cnt[2]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L871);


--J1_cnt[3] is coinc:inst_coinc|cnt[3]
--operation mode is normal

J1_cnt[3]_lut_out = J1L612 & (J1L7 # J1L622 & J1_cnt[3]) # !J1L612 & J1L622 & J1_cnt[3];
J1_cnt[3] = DFFE(J1_cnt[3]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , J1L871);


--J1L202 is coinc:inst_coinc|reduce_nor_22~244
--operation mode is normal

J1L202 = J1_cnt[0] # J1_cnt[1] # J1_cnt[2] # J1_cnt[3];


--J1L402 is coinc:inst_coinc|reduce_nor_22~298
--operation mode is normal

J1L402 = J1L991 # J1L002 # J1L102 # J1L202;


--J1_reduce_nor_22 is coinc:inst_coinc|reduce_nor_22
--operation mode is normal

J1_reduce_nor_22 = J1L302 # J1L402;


--J1L091 is coinc:inst_coinc|last_down_pol~0
--operation mode is normal

J1L091 = J1L532Q & !J1L412 & !J1L512 & !J1L181;


--J1_coinc_down_low_delay[1] is coinc:inst_coinc|coinc_down_low_delay[1]
--operation mode is normal

J1_coinc_down_low_delay[1]_lut_out = J1_coinc_down_low_delay[0];
J1_coinc_down_low_delay[1] = DFFE(J1_coinc_down_low_delay[1]_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--J1_reduce_nor_96 is coinc:inst_coinc|reduce_nor_96
--operation mode is normal

J1_reduce_nor_96 = J1L412 # J1L512;


--J1_coinc_up_high_delay[1] is coinc:inst_coinc|coinc_up_high_delay[1]
--operation mode is normal

J1_coinc_up_high_delay[1]_lut_out = J1_coinc_up_high_delay[0];
J1_coinc_up_high_delay[1] = DFFE(J1_coinc_up_high_delay[1]_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--J1L391 is coinc:inst_coinc|last_up_pol~28
--operation mode is normal

J1L391 = J1L532Q & (J1_last_down & Y1_command_2_local[0] # !Y1_command_2_local[1]);


--J1L291 is coinc:inst_coinc|last_up_pol~0
--operation mode is normal

J1L291 = J1L871 & J1L391 & !J1L412 & !J1L512;


--J1L381 is coinc:inst_coinc|i~635
--operation mode is normal

J1L381 = J1_reduce_nor_22 & (J1L532Q & !J1_reduce_nor_96 # !J1L332Q) # !J1_reduce_nor_22 & J1L532Q & !J1_reduce_nor_96;


--J1_coinc_up_low_delay[1] is coinc:inst_coinc|coinc_up_low_delay[1]
--operation mode is normal

J1_coinc_up_low_delay[1]_lut_out = J1_coinc_up_low_delay[0];
J1_coinc_up_low_delay[1] = DFFE(J1_coinc_up_low_delay[1]_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--MB1L64 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|cmd_snd3~41
--operation mode is normal

MB1L64 = MB1L17Q & (UB1L02Q # UB1L11 & !RB1L82);


--MB1L63 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|cmd_snd1~23
--operation mode is normal

MB1L63 = SD1L53Q & (MB1L711Q # MB1L721Q);


--MB1L08 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|send_ctrl~242
--operation mode is normal

MB1L08 = MB1L321Q # MB1L221Q # MB1L911Q # !MB1L09;


--MB1L34 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|cmd_snd2~56
--operation mode is normal

MB1L34 = !MB1L121Q & !MB1L811Q;


--MB1L25 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|CMD_WAIT~18
--operation mode is normal

MB1L25 = MB1L34 & !MB1L421Q & !MB1L021Q & !MB1L821Q;


--MB1L18 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|send_ctrl~263
--operation mode is normal

MB1L18 = MB1L63 # !SD1L31Q & (MB1L08 # !MB1L25);


--MB1L77 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|send_ctrl~54
--operation mode is normal

MB1L77 = UB1L21 & UB1L9 & WC6L1 & CD1_dffs[2];


--MB1L28 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|send_ctrl~276
--operation mode is normal

MB1L28 = MB1L18 # MB1L211Q & (MB1L77 # !MB1L72);


--MB1L14 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|cmd_snd2~54
--operation mode is normal

MB1L14 = !MB1L03 & (MB1L111Q # !MB1L52);


--MB1L87 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|send_ctrl~210
--operation mode is normal

MB1L87 = !MB1L4 & (!RB1L92 & !RB1L13 # !MB1L91);


--CD3L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|altr_temp~104
--operation mode is normal

CD3L1 = MB1L38Q & CE1L11Q;


--SD1L46Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~12
--operation mode is normal

SD1L46Q_lut_out = !SD1L66Q & (MB1L151Q # SD1L46Q # MB1L38Q);
SD1L46Q = DFFE(SD1L46Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--SD1L4 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|altr_temp~3273
--operation mode is normal

SD1L4 = MB1L38Q & !SD1L46Q;


--BD1L81Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|sreg~19
--operation mode is normal

BD1L81Q_lut_out = BD1L9 & BD1L51Q & GB21_sload_path[2] & !DC1L51Q;
BD1L81Q = DFFE(BD1L81Q_lut_out, GLOBAL(HE1_outclock0), GB7L6, , );


--VB1_dudt[8] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|dudt[8]
--operation mode is normal

VB1_dudt[8]_lut_out = DC1L81Q;
VB1_dudt[8] = DFFE(VB1_dudt[8]_lut_out, GLOBAL(HE1_outclock0), , , !DC1L7Q);


--VB1L711 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_6_rtl_281_rtl_283_rtl_285_rtl_287_rtl_289~124
--operation mode is normal

VB1L711 = VB1L011 # VB1L801 & !VB1_dudt[8];


--VB1L211 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_6_rtl_281_rtl_283_rtl_285_rtl_286~166
--operation mode is normal

VB1L211 = VB1L201 # VB1L001 & VB1L69 & VB1L89;


--VB1L111 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_6_rtl_281_rtl_283_rtl_285_rtl_286~138
--operation mode is normal

VB1L111 = VB1L29 # VB1L49 # VB1L69 # VB1L89;


--VB1_dudt[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|dudt[4]
--operation mode is normal

VB1_dudt[4]_lut_out = !DC1L41Q;
VB1_dudt[4] = DFFE(VB1_dudt[4]_lut_out, GLOBAL(HE1_outclock0), , , !DC1L7Q);


--VB1L411 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_6_rtl_281_rtl_283_rtl_285_rtl_286~174
--operation mode is normal

VB1L411 = VB1L211 # !VB1_dudt[4] & (VB1L001 # VB1L111);


--VB1L311 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_6_rtl_281_rtl_283_rtl_285_rtl_286~169
--operation mode is normal

VB1L311 = VB1L401 # VB1L601;


--VB1L511 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_6_rtl_281_rtl_283_rtl_285_rtl_287_rtl_288~2
--operation mode is normal

VB1L511 = VB1_dudt[8] $ VB1L801;


--VB1L611 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_6_rtl_281_rtl_283_rtl_285_rtl_287_rtl_289~1
--operation mode is normal

VB1L611 = VB1L711 # !VB1L511 & (VB1L411 # VB1L311);


--VB1_ind[9] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|ind[9]
--operation mode is normal

VB1_ind[9]_lut_out = VB1_inc[9];
VB1_ind[9] = DFFE(VB1_ind[9]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1_ind[8] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|ind[8]
--operation mode is normal

VB1_ind[8]_lut_out = VB1_inc[8];
VB1_ind[8] = DFFE(VB1_ind[8]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1_ind[6] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|ind[6]
--operation mode is normal

VB1_ind[6]_lut_out = VB1_inc[6];
VB1_ind[6] = DFFE(VB1_ind[6]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1_ind[7] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|ind[7]
--operation mode is normal

VB1_ind[7]_lut_out = VB1_inc[7];
VB1_ind[7] = DFFE(VB1_ind[7]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1_ina[7] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|ina[7]
--operation mode is normal

VB1_ina[7]_lut_out = MC01_points[0][7];
VB1_ina[7] = DFFE(VB1_ina[7]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1_ina[6] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|ina[6]
--operation mode is normal

VB1_ina[6]_lut_out = MC01_points[0][6];
VB1_ina[6] = DFFE(VB1_ina[6]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1L81 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|d_greater_a~446
--operation mode is normal

VB1L81 = VB1_ind[6] & VB1_ina[6] & (VB1_ind[7] $ !VB1_ina[7]) # !VB1_ind[6] & !VB1_ina[6] & (VB1_ind[7] $ !VB1_ina[7]);


--VB1_ind[5] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|ind[5]
--operation mode is normal

VB1_ind[5]_lut_out = VB1_inc[5];
VB1_ind[5] = DFFE(VB1_ind[5]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1_ind[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|ind[4]
--operation mode is normal

VB1_ind[4]_lut_out = VB1_inc[4];
VB1_ind[4] = DFFE(VB1_ind[4]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1_ind[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|ind[3]
--operation mode is normal

VB1_ind[3]_lut_out = VB1_inc[3];
VB1_ind[3] = DFFE(VB1_ind[3]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1_ina[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|ina[3]
--operation mode is normal

VB1_ina[3]_lut_out = MC01_points[0][3];
VB1_ina[3] = DFFE(VB1_ina[3]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1L51 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|d_greater_a~128
--operation mode is normal

VB1L51 = VB1_ind[3] & !VB1_ina[3];


--VB1_ind[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|ind[2]
--operation mode is normal

VB1_ind[2]_lut_out = VB1_inc[2];
VB1_ind[2] = DFFE(VB1_ind[2]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1_ind[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|ind[1]
--operation mode is normal

VB1_ind[1]_lut_out = VB1_inc[1];
VB1_ind[1] = DFFE(VB1_ind[1]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1_ind[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|ind[0]
--operation mode is normal

VB1_ind[0]_lut_out = VB1_inc[0];
VB1_ind[0] = DFFE(VB1_ind[0]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1_ina[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|ina[0]
--operation mode is normal

VB1_ina[0]_lut_out = MC01_points[0][0];
VB1_ina[0] = DFFE(VB1_ina[0]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1_ina[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|ina[1]
--operation mode is normal

VB1_ina[1]_lut_out = MC01_points[0][1];
VB1_ina[1] = DFFE(VB1_ina[1]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1L41 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|d_greater_a~117
--operation mode is normal

VB1L41 = VB1_ind[1] & (VB1_ind[0] & !VB1_ina[0] # !VB1_ina[1]) # !VB1_ind[1] & VB1_ind[0] & !VB1_ina[0] & !VB1_ina[1];


--VB1_ina[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|ina[2]
--operation mode is normal

VB1_ina[2]_lut_out = MC01_points[0][2];
VB1_ina[2] = DFFE(VB1_ina[2]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1L21 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|d_greater_a~15
--operation mode is normal

VB1L21 = VB1_ind[3] $ VB1_ina[3];


--VB1L61 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|d_greater_a~129
--operation mode is normal

VB1L61 = !VB1L21 & (VB1_ind[2] & (VB1L41 # !VB1_ina[2]) # !VB1_ind[2] & VB1L41 & !VB1_ina[2]);


--VB1_ina[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|ina[4]
--operation mode is normal

VB1_ina[4]_lut_out = MC01_points[0][4];
VB1_ina[4] = DFFE(VB1_ina[4]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1L71 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|d_greater_a~132
--operation mode is normal

VB1L71 = VB1_ind[4] & (VB1L51 # VB1L61 # !VB1_ina[4]) # !VB1_ind[4] & !VB1_ina[4] & (VB1L51 # VB1L61);


--VB1_ina[5] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|ina[5]
--operation mode is normal

VB1_ina[5]_lut_out = MC01_points[0][5];
VB1_ina[5] = DFFE(VB1_ina[5]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1L31 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|d_greater_a~109
--operation mode is normal

VB1L31 = VB1L81 & (VB1_ind[5] & (VB1L71 # !VB1_ina[5]) # !VB1_ind[5] & VB1L71 & !VB1_ina[5]);


--VB1L91 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|d_greater_a~484
--operation mode is normal

VB1L91 = VB1_ind[7] & (VB1_ind[6] & !VB1_ina[6] # !VB1_ina[7]) # !VB1_ind[7] & VB1_ind[6] & !VB1_ina[6] & !VB1_ina[7];


--VB1_ina[8] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|ina[8]
--operation mode is normal

VB1_ina[8]_lut_out = MC01_points[0][8];
VB1_ina[8] = DFFE(VB1_ina[8]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1L01 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|altr_temp~69
--operation mode is normal

VB1L01 = VB1_ind[8] & (VB1L31 # VB1L91 # !VB1_ina[8]) # !VB1_ind[8] & !VB1_ina[8] & (VB1L31 # VB1L91);


--VB1_ina[9] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|ina[9]
--operation mode is normal

VB1_ina[9]_lut_out = MC01_points[0][9];
VB1_ina[9] = DFFE(VB1_ina[9]_lut_out, GLOBAL(HE1_outclock0), , , );


--DC1L8 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|HLWT~5
--operation mode is normal

DC1L8 = DC1L71Q & !VB1L32Q;


--DC1L12Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~18
--operation mode is normal

DC1L12Q_lut_out = DC1L51Q # DC1L12Q & BD1L5Q & !GB01_sload_path[4];
DC1L12Q = DFFE(DC1L12Q_lut_out, GLOBAL(HE1_outclock0), !KB1L1, , );


--DC1L91Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~15
--operation mode is normal

DC1L91Q_lut_out = !VB1_max_level & (DC1L11 # DC1L91Q & !GB01_sload_path[2]);
DC1L91Q = DFFE(DC1L91Q_lut_out, GLOBAL(HE1_outclock0), !KB1L1, , );


--DC1L81Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~14
--operation mode is normal

DC1L81Q_lut_out = DC1L01 # VB1_max_level & !DC1L61Q & !BD1L5Q;
DC1L81Q = DFFE(DC1L81Q_lut_out, GLOBAL(HE1_outclock0), !KB1L1, , );


--DC1L22 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|START~4
--operation mode is normal

DC1L22 = DC1L91Q # DC1L81Q;


--DC1L3 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|altr_temp~472
--operation mode is normal

DC1L3 = !VB1L32Q & !GB01_sload_path[4];


--DC1L5Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|ct_aclr~reg
--operation mode is normal

DC1L5Q_lut_out = !DC1L2 & !DC1L4 & (DC1L3 # !DC1L02Q);
DC1L5Q = DFFE(DC1L5Q_lut_out, GLOBAL(HE1_outclock0), !KB1L1, , );


--MB1L37 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|rec_ena~94
--operation mode is normal

MB1L37 = MB1L801Q # MB1L011Q & GB63_sload_path[18] # !MB1L27;


--BD1_rxcteq5 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|rxcteq5
--operation mode is normal

BD1_rxcteq5 = BD1L8 & GB21_sload_path[2] & !GB21_sload_path[3] & !GB21_sload_path[4];


--Y1L872 is slaveregister:slaveregister_inst|i~1203
--operation mode is normal

Y1L872 = (B1L22Q & !B1L81Q & !B1L12Q) & CASCADE(Y1L082);


--SD1L3 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|altr_temp~83
--operation mode is normal

SD1L3 = SD1L37Q & CE1L11Q;


--SD1L13 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|FCHK3~4
--operation mode is normal

SD1L13 = SD1L27Q # SD1L86Q & !GB12L81;


--SD1L59Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~44
--operation mode is normal

SD1L59Q_lut_out = SD1L69Q & (SD1L59Q # CE1L11Q) # !SD1L69Q & SD1L59Q & !CE1L11Q;
SD1L59Q = DFFE(SD1L59Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--SD1L29Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~41
--operation mode is normal

SD1L29Q_lut_out = SD1L89 # GB42L8 & SD1L09Q & !GB52L9;
SD1L29Q = DFFE(SD1L29Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--SD1L39Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~42
--operation mode is normal

SD1L39Q_lut_out = SD1L99 # SD1L39Q & !CE1L11Q;
SD1L39Q = DFFE(SD1L39Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--SD1L12 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|data_val~165
--operation mode is normal

SD1L12 = SD1L59Q # SD1L29Q # SD1L39Q # SD1L78Q;


--SD1L02 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|data_val~159
--operation mode is normal

SD1L02 = !SD1L68Q & !SD1L98Q;


--SD1L41 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|data_val~44
--operation mode is normal

SD1L41 = SD1L88Q # SD1L12 # !SD1L02 # !SD1L91;


--SD1L21 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|CMD~23
--operation mode is normal

SD1L21 = !SD1L53Q & (MB1L38Q & CE1L11Q # !SD1L56Q);


--SD1L52 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|data_val~276
--operation mode is normal

SD1L52 = SD1L92 # SD1L41 & !CE1L11Q # !SD1L21;


--SD1L79Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~46
--operation mode is normal

SD1L79Q_lut_out = SD1L9 # SD1L79Q & !GB42L8 & !GB52L9;
SD1L79Q = DFFE(SD1L79Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--SD1L09Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~39
--operation mode is normal

SD1L09Q_lut_out = SD1L8 # SD1L09Q & !GB42L8 & !GB52L9;
SD1L09Q = DFFE(SD1L09Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--SD1L51 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|data_val~79
--operation mode is normal

SD1L51 = GB42L8 & (SD1L79Q # SD1L09Q) # !GB42L8 & GB52L9 & (SD1L79Q # SD1L09Q);


--MD1_b_non_empty is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty
--operation mode is normal

MD1_b_non_empty_lut_out = DD1L91Q # MD1_b_full # MD1L6 & MD1_b_non_empty;
MD1_b_non_empty = DFFE(MD1_b_non_empty_lut_out, GLOBAL(HE1_outclock0), DD1L21Q, , );


--SD1L32 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|data_val~216
--operation mode is normal

SD1L32 = SD1L78Q & (CE1L11Q # SD1L59Q & !MD1_b_non_empty) # !SD1L78Q & SD1L59Q & !MD1_b_non_empty;


--MB1L151Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|tcal_data~reg
--operation mode is normal

MB1L151Q_lut_out = MB1L31 # MB1L721Q # UB1L8 & MB1L311Q;
MB1L151Q = DFFE(MB1L151Q_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--SD1L22 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|data_val~211
--operation mode is normal

SD1L22 = SD1L19Q # !SD1L46Q & (MB1L151Q # MB1L38Q);


--SD1L87Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~27
--operation mode is normal

SD1L87Q_lut_out = SD1L77Q & (SD1L87Q # CE1L11Q) # !SD1L77Q & SD1L87Q & !CE1L11Q;
SD1L87Q = DFFE(SD1L87Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--SD1L47Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~23
--operation mode is normal

SD1L47Q_lut_out = SD1L28Q & (SD1L47Q # CE1L11Q) # !SD1L28Q & SD1L47Q & !CE1L11Q;
SD1L47Q = DFFE(SD1L47Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--SD1L81 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|data_val~120
--operation mode is normal

SD1L81 = !SD1L87Q & !SD1L47Q;


--SD1L28Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~31
--operation mode is normal

SD1L28Q_lut_out = SD1L38Q & (SD1L28Q # CE1L11Q) # !SD1L38Q & SD1L28Q & !CE1L11Q;
SD1L28Q = DFFE(SD1L28Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--SD1L77Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~26
--operation mode is normal

SD1L77Q_lut_out = SD1L67Q & (SD1L77Q # CE1L11Q) # !SD1L67Q & SD1L77Q & !CE1L11Q;
SD1L77Q = DFFE(SD1L77Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--SD1L97Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~28
--operation mode is normal

SD1L97Q_lut_out = SD1L87Q & (SD1L97Q # CE1L11Q) # !SD1L87Q & SD1L97Q & !CE1L11Q;
SD1L97Q = DFFE(SD1L97Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--SD1L57Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~24
--operation mode is normal

SD1L57Q_lut_out = SD1L47Q & (SD1L57Q # CE1L11Q) # !SD1L47Q & SD1L57Q & !CE1L11Q;
SD1L57Q = DFFE(SD1L57Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--SD1L71 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|data_val~117
--operation mode is normal

SD1L71 = !SD1L28Q & !SD1L77Q & !SD1L97Q & !SD1L57Q;


--SD1L42 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|data_val~253
--operation mode is normal

SD1L42 = SD1L32 # SD1L22 # !SD1L71 # !SD1L81;


--SD1L38Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~32
--operation mode is normal

SD1L38Q_lut_out = SD1L08Q & (SD1L38Q # CE1L11Q) # !SD1L08Q & SD1L38Q & !CE1L11Q;
SD1L38Q = DFFE(SD1L38Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--SD1L18Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~30
--operation mode is normal

SD1L18Q_lut_out = SD1L48Q # SD1L18Q & !CE1L11Q;
SD1L18Q = DFFE(SD1L18Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--SD1L69Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~45
--operation mode is normal

SD1L69Q_lut_out = SD1L7 # SD1L49Q # GB52L9 & SD1L79Q;
SD1L69Q = DFFE(SD1L69Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--SD1L49Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~43
--operation mode is normal

SD1L49Q_lut_out = MD1_b_non_empty & SD1L59Q & CE1L11Q;
SD1L49Q = DFFE(SD1L49Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--SD1L48Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~33
--operation mode is normal

SD1L48Q_lut_out = MB1L38Q & SD1L56Q & MB1L78Q & CE1L11Q;
SD1L48Q = DFFE(SD1L48Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--SD1L67Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~25
--operation mode is normal

SD1L67Q_lut_out = SD1L57Q & (SD1L67Q # CE1L11Q) # !SD1L57Q & SD1L67Q & !CE1L11Q;
SD1L67Q = DFFE(SD1L67Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--SD1L08Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~29
--operation mode is normal

SD1L08Q_lut_out = SD1L18Q & (SD1L08Q # CE1L11Q) # !SD1L18Q & SD1L08Q & !CE1L11Q;
SD1L08Q = DFFE(SD1L08Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--B1L92 is ahb_slave:ahb_slave_inst|Select_538_rtl_42~98
--operation mode is normal

B1L92 = B1L35Q & (NE1_MASTERHBURST[1] # NE1_MASTERHBURST[2] # !NE1_MASTERHBURST[0]);


--N1L91 is flash_adc:inst_flash_ADC|i~0
--operation mode is normal

N1L91 = !Y1_command_0_local[17] & !Y1_command_0_local[16];


--N1_disc is flash_adc:inst_flash_ADC|disc
--operation mode is normal

N1_disc_lut_out = VCC;
N1_disc = DFFE(N1_disc_lut_out, OneSPE, Y1_command_0_local[17], , );


--N1L02 is flash_adc:inst_flash_ADC|i~2
--operation mode is normal

N1L02 = Y1_command_0_local[16] # N1_disc & Y1_command_0_local[17];


--N1L32 is flash_adc:inst_flash_ADC|wraddress[0]~8
--operation mode is normal

N1L32 = !GB92_sload_path[9] & (Y1_command_0_local[16] # N1_disc & Y1_command_0_local[17]);


--CB1L39 is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~19
--operation mode is normal

CB1L39 = CB1L671Q & !V1L3Q;


--CB1L171 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_160~12
--operation mode is normal

CB1L171 = !CB1L471Q & (CB1_addr_cnt[0] # !BB1L821Q);


--CB1L151 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_or_143~10
--operation mode is normal

CB1L151 = CB1L571Q # CB1L081Q # CB1L971Q # CB1L771Q;


--CB1L271 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_160~106
--operation mode is normal

CB1L271 = CB1L171 # CB1_addr_cnt[0] & (CB1L151 # CB1L871Q);


--CB1L961 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_158~12
--operation mode is normal

CB1L961 = !CB1L471Q & (CB1_addr_cnt[1] # !BB1L821Q);


--CB1L071 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_158~106
--operation mode is normal

CB1L071 = CB1L961 # CB1_addr_cnt[1] & (CB1L151 # CB1L871Q);


--CB1L761 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_156~12
--operation mode is normal

CB1L761 = !CB1L471Q & (CB1_addr_cnt[2] # !BB1L821Q);


--CB1L861 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_156~106
--operation mode is normal

CB1L861 = CB1L761 # CB1_addr_cnt[2] & (CB1L151 # CB1L871Q);


--CB1L561 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_154~12
--operation mode is normal

CB1L561 = !CB1L471Q & (CB1_addr_cnt[3] # !BB1L821Q);


--CB1L661 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_154~106
--operation mode is normal

CB1L661 = CB1L561 # CB1_addr_cnt[3] & (CB1L151 # CB1L871Q);


--CB1L361 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_152~12
--operation mode is normal

CB1L361 = !CB1L471Q & (CB1_addr_cnt[4] # !BB1L821Q);


--CB1L461 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_152~106
--operation mode is normal

CB1L461 = CB1L361 # CB1_addr_cnt[4] & (CB1L151 # CB1L871Q);


--CB1L161 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_150~12
--operation mode is normal

CB1L161 = !CB1L471Q & (CB1_addr_cnt[5] # !BB1L821Q);


--CB1L261 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_150~106
--operation mode is normal

CB1L261 = CB1L161 # CB1_addr_cnt[5] & (CB1L151 # CB1L871Q);


--CB1L951 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_148~12
--operation mode is normal

CB1L951 = !CB1L471Q & (CB1_addr_cnt[6] # !BB1L821Q);


--CB1L061 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_148~106
--operation mode is normal

CB1L061 = CB1L951 # CB1_addr_cnt[6] & (CB1L151 # CB1L871Q);


--CB1L751 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_146~12
--operation mode is normal

CB1L751 = !CB1L471Q & (CB1_addr_cnt[7] # !BB1L821Q);


--CB1L851 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_146~106
--operation mode is normal

CB1L851 = CB1L751 # CB1_addr_cnt[7] & (CB1L151 # CB1L871Q);


--CB1L551 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_144~12
--operation mode is normal

CB1L551 = !CB1L471Q & (CB1_addr_cnt[8] # !BB1L821Q);


--CB1L651 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_144~106
--operation mode is normal

CB1L651 = CB1L551 # CB1_addr_cnt[8] & (CB1L151 # CB1L871Q);


--Y1L57 is slaveregister:slaveregister_inst|command_1_local[0]~74
--operation mode is normal

Y1L57 = Y1L872 & B1L42Q & B1L9Q & !B1L8Q;


--Y1L441 is slaveregister:slaveregister_inst|command_3_local[0]~82
--operation mode is normal

Y1L441 = (B1L11Q & !B1L01Q & !B1L21Q) & CASCADE(Y1L57);


--P1_MultiSPE2 is hit_counter:inst_hit_counter|MultiSPE2
--operation mode is normal

P1_MultiSPE2_lut_out = P1_MultiSPE1;
P1_MultiSPE2 = DFFE(P1_MultiSPE2_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--P1L56 is hit_counter:inst_hit_counter|i~0
--operation mode is normal

P1L56 = P1_MultiSPE1 & !P1_MultiSPE2;


--P1_reduce_nor_3 is hit_counter:inst_hit_counter|reduce_nor_3
--operation mode is normal

P1_reduce_nor_3 = !P1L711 & !P1L811;


--P1_OneSPE2 is hit_counter:inst_hit_counter|OneSPE2
--operation mode is normal

P1_OneSPE2_lut_out = P1_OneSPE1;
P1_OneSPE2 = DFFE(P1_OneSPE2_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--P1L66 is hit_counter:inst_hit_counter|i~17
--operation mode is normal

P1L66 = P1_OneSPE1 & !P1_OneSPE2;


--Q1_MultiSPE1 is hit_counter_ff:inst_hit_counter_ff|MultiSPE1
--operation mode is normal

Q1_MultiSPE1_lut_out = !Q1_MultiSPE0;
Q1_MultiSPE1 = DFFE(Q1_MultiSPE1_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Q1_MultiSPE2 is hit_counter_ff:inst_hit_counter_ff|MultiSPE2
--operation mode is normal

Q1_MultiSPE2_lut_out = !Q1_MultiSPE1;
Q1_MultiSPE2 = DFFE(Q1_MultiSPE2_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--Q1L56 is hit_counter_ff:inst_hit_counter_ff|i~0
--operation mode is normal

Q1L56 = !Q1_MultiSPE1 & !Q1_MultiSPE2;


--Q1_reduce_nor_3 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3
--operation mode is normal

Q1_reduce_nor_3 = !Q1L711 & !Q1L811;


--Q1_OneSPE1 is hit_counter_ff:inst_hit_counter_ff|OneSPE1
--operation mode is normal

Q1_OneSPE1_lut_out = !Q1_OneSPE0;
Q1_OneSPE1 = DFFE(Q1_OneSPE1_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--Q1_OneSPE2 is hit_counter_ff:inst_hit_counter_ff|OneSPE2
--operation mode is normal

Q1_OneSPE2_lut_out = !Q1_OneSPE1;
Q1_OneSPE2 = DFFE(Q1_OneSPE2_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--Q1L66 is hit_counter_ff:inst_hit_counter_ff|i~17
--operation mode is normal

Q1L66 = !Q1_OneSPE1 & !Q1_OneSPE2;


--Y1L6 is slaveregister:slaveregister_inst|com_ctrl_local[2]~85
--operation mode is normal

Y1L6 = (B1L11Q & B1L01Q & !B1L21Q) & CASCADE(Y1L7);


--CB2L39 is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~19
--operation mode is normal

CB2L39 = CB2L671Q & !V1L3Q;


--CB2L171 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_160~12
--operation mode is normal

CB2L171 = !CB2L471Q & (CB2_addr_cnt[0] # !BB2L821Q);


--CB2L151 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_or_143~10
--operation mode is normal

CB2L151 = CB2L571Q # CB2L081Q # CB2L971Q # CB2L771Q;


--CB2L271 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_160~106
--operation mode is normal

CB2L271 = CB2L171 # CB2_addr_cnt[0] & (CB2L151 # CB2L871Q);


--CB2L961 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_158~12
--operation mode is normal

CB2L961 = !CB2L471Q & (CB2_addr_cnt[1] # !BB2L821Q);


--CB2L071 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_158~106
--operation mode is normal

CB2L071 = CB2L961 # CB2_addr_cnt[1] & (CB2L151 # CB2L871Q);


--CB2L761 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_156~12
--operation mode is normal

CB2L761 = !CB2L471Q & (CB2_addr_cnt[2] # !BB2L821Q);


--CB2L861 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_156~106
--operation mode is normal

CB2L861 = CB2L761 # CB2_addr_cnt[2] & (CB2L151 # CB2L871Q);


--CB2L561 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_154~12
--operation mode is normal

CB2L561 = !CB2L471Q & (CB2_addr_cnt[3] # !BB2L821Q);


--CB2L661 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_154~106
--operation mode is normal

CB2L661 = CB2L561 # CB2_addr_cnt[3] & (CB2L151 # CB2L871Q);


--CB2L361 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_152~12
--operation mode is normal

CB2L361 = !CB2L471Q & (CB2_addr_cnt[4] # !BB2L821Q);


--CB2L461 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_152~106
--operation mode is normal

CB2L461 = CB2L361 # CB2_addr_cnt[4] & (CB2L151 # CB2L871Q);


--CB2L161 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_150~12
--operation mode is normal

CB2L161 = !CB2L471Q & (CB2_addr_cnt[5] # !BB2L821Q);


--CB2L261 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_150~106
--operation mode is normal

CB2L261 = CB2L161 # CB2_addr_cnt[5] & (CB2L151 # CB2L871Q);


--CB2L951 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_148~12
--operation mode is normal

CB2L951 = !CB2L471Q & (CB2_addr_cnt[6] # !BB2L821Q);


--CB2L061 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_148~106
--operation mode is normal

CB2L061 = CB2L951 # CB2_addr_cnt[6] & (CB2L151 # CB2L871Q);


--CB2L751 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_146~12
--operation mode is normal

CB2L751 = !CB2L471Q & (CB2_addr_cnt[7] # !BB2L821Q);


--CB2L851 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_146~106
--operation mode is normal

CB2L851 = CB2L751 # CB2_addr_cnt[7] & (CB2L151 # CB2L871Q);


--CB2L551 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_144~12
--operation mode is normal

CB2L551 = !CB2L471Q & (CB2_addr_cnt[8] # !BB2L821Q);


--CB2L651 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_144~106
--operation mode is normal

CB2L651 = CB2L551 # CB2_addr_cnt[8] & (CB2L151 # CB2L871Q);


--SD1L16 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|PCT~10
--operation mode is normal

SD1L16 = CE1L11Q & (SD1L97Q # SD1L59Q & !MD1_b_non_empty);


--SD1L5 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|altr_temp~3444
--operation mode is normal

SD1L5 = SD1L78Q & !CE1L11Q;


--Y1L242 is slaveregister:slaveregister_inst|dom_id[31]~195
--operation mode is normal

Y1L242 = B1L01Q & B1L21Q & B1L9Q;


--RB1L13 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|op_2~141
--operation mode is normal

RB1L13 = (!RB1L72 & !RB1L5 & !RB1L7 & !RB1L9) & CASCADE(RB1L23);


--Y1L672 is slaveregister:slaveregister_inst|i~1174
--operation mode is normal

Y1L672 = !B1L11Q & !B1L01Q & !B1L21Q & !B1L9Q;


--N1L81Q is flash_adc:inst_flash_ADC|done~reg0
--operation mode is normal

N1L81Q_lut_out = !N1L91 & (N1L02 & GB92_sload_path[9] # !N1L02 & N1L81Q);
N1L81Q = DFFE(N1L81Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--Y1L972 is slaveregister:slaveregister_inst|i~1204
--operation mode is normal

Y1L972 = (N1L81Q & B1L8Q) & CASCADE(Y1L672);


--PC9_aeb_out is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out
--operation mode is normal

PC9_aeb_out = PC8_aeb_out & PC7_aeb_out;


--MB1L82 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|altr_temp~3809
--operation mode is normal

MB1L82 = (!UB1L83 & !MB1L92 & (CD1_dffs[3] # !UB1L33)) & CASCADE(MB1L13);


--UB1L72Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|sreg~19
--operation mode is normal

UB1L72Q_lut_out = GB9L81 & (UB1L82Q # UB1L72Q & !BD1L6Q) # !GB9L81 & UB1L72Q & !BD1L6Q;
UB1L72Q = DFFE(UB1L72Q_lut_out, GLOBAL(HE1_outclock0), KB1_inst5, , );


--UB1L83 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|sysres_rcvd~60
--operation mode is normal

UB1L83 = (CD1_dffs[5] & CD1_dffs[4]) & CASCADE(UB1L43);


--MB1L92 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|altr_temp~3810
--operation mode is normal

MB1L92 = (LB1_inst9 & CD1_dffs[3]) & CASCADE(UB1L53);


--MB1L56 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|noise~111
--operation mode is normal

MB1L56 = BD1L3Q # BD1L6Q;


--MB1L66 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|noise~116
--operation mode is normal

MB1L66 = (MB1L56 # BD1L4Q & (!UB1L7 # !UB1L6)) & CASCADE(A1L173);


--Y1L262Q is slaveregister:slaveregister_inst|dom_id[48]~reg0
--operation mode is normal

Y1L262Q_lut_out = NE1_MASTERHWDATA[16];
Y1L262Q = DFFE(Y1L262Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L162);


--DD1L7Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~16
--operation mode is normal

DD1L7Q_lut_out = DD1L6Q & (VB1L32Q # PC01_agb_out & DD1L7Q) # !DD1L6Q & PC01_agb_out & DD1L7Q;
DD1L7Q = DFFE(DD1L7Q_lut_out, GLOBAL(HE1_outclock0), !UB1L93, , );


--NB1L5 is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|altr_temp~260
--operation mode is normal

NB1L5 = (MB1L521Q & GB72_sload_path[1]) & CASCADE(NB1L11);


--PC32_aeb_out is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out
--operation mode is normal

PC32_aeb_out = PC22_aeb_out & PC12_aeb_out & PC91_aeb_out & PC02_aeb_out;


--PC31_aeb_out is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out
--operation mode is normal

PC31_aeb_out = GB81_sload_path[0] & GB81_sload_path[1] & !GB81_sload_path[2] & !GB81_sload_path[3];


--CD3_dffs[3] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

CD3_dffs[3]_lut_out = RC33L2 & (CD3_dffs[4] # CE1L11Q) # !RC33L2 & CD3_dffs[4] & !CE1L11Q;
CD3_dffs[3] = DFFE(CD3_dffs[3]_lut_out, GLOBAL(HE1_outclock0), CE1L9Q, , CE1L01Q);


--CE1L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|altr_temp~11
--operation mode is normal

CE1L2 = CE1L5Q & (GB81_sload_path[0] # !GB81_sload_path[4] # !PC31L3);


--NB1L3 is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|altr_temp~235
--operation mode is normal

NB1L3 = GB72_sload_path[1] & GB72_sload_path[6] & !GB72_sload_path[2] & !GB72_sload_path[4];


--NB1L6 is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|altr_temp~261
--operation mode is normal

NB1L6 = (NB1L8 & NB1L9 & NB1L3 & !GB72_sload_path[0]) & CASCADE(NB1L4);


--NB1L4 is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|altr_temp~240
--operation mode is normal

NB1L4 = !GB72_sload_path[3] & !GB72_sload_path[5];


--W1_tick is single_led:inst_single_led|tick
--operation mode is normal

W1_tick_lut_out = W1_cnt_old[15] $ GB43_sload_path[15];
W1_tick = DFFE(W1_tick_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--W1_cnt_old[15] is single_led:inst_single_led|cnt_old[15]
--operation mode is normal

W1_cnt_old[15]_lut_out = GB43_sload_path[15];
W1_cnt_old[15] = DFFE(W1_cnt_old[15]_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , );


--G1L51 is atwd_ping_pong:inst_atwd_ping_pong|Select_49_rtl_341~39
--operation mode is normal

G1L51 = G1L5Q & !DB1_TriggerComplete_in_sync;


--G1L7Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~11
--operation mode is normal

G1L7Q_lut_out = Y1_command_0_local[15] & (G1L71 # G1L81 & G1L7Q);
G1L7Q = DFFE(G1L7Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--G1L41 is atwd_ping_pong:inst_atwd_ping_pong|Select_49_rtl_341~33
--operation mode is normal

G1L41 = G1L7Q & (DB2_TriggerComplete_in_sync # !G1L11Q);


--G1L4Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~8
--operation mode is normal

G1L4Q_lut_out = Y1_command_0_local[15];
G1L4Q = DFFE(G1L4Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--G1_atwd0_read_done_dly is atwd_ping_pong:inst_atwd_ping_pong|atwd0_read_done_dly
--operation mode is normal

G1_atwd0_read_done_dly_lut_out = Y1_command_0_local[2];
G1_atwd0_read_done_dly = DFFE(G1_atwd0_read_done_dly_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--G1L61 is atwd_ping_pong:inst_atwd_ping_pong|Select_50_rtl_342~16
--operation mode is normal

G1L61 = G1L6Q & (G1_atwd0_read_done_dly # !Y1_command_0_local[2]);


--CB1_reduce_or_143 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_or_143
--operation mode is normal

CB1_reduce_or_143 = CB1L871Q # CB1L571Q # CB1L771Q # !CB1L051;


--CB1L2 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28_rtl_864~126
--operation mode is normal

CB1L2 = CB1L3 & CB1L671Q;


--CB1L1 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28_rtl_864~123
--operation mode is normal

CB1L1 = CB1L5 & CB1L671Q;


--G1L31Q is atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~11
--operation mode is normal

G1L31Q_lut_out = Y1_command_0_local[15] & (G1L12 # G1L51 & G1L31Q);
G1L31Q = DFFE(G1L31Q_lut_out, GLOBAL(HE1_outclock1), !V1L3Q, , );


--G1L91 is atwd_ping_pong:inst_atwd_ping_pong|Select_98_rtl_344~16
--operation mode is normal

G1L91 = G1L31Q & (DB1_TriggerComplete_in_sync # !G1L5Q);


--G1_atwd1_read_done_dly is atwd_ping_pong:inst_atwd_ping_pong|atwd1_read_done_dly
--operation mode is normal

G1_atwd1_read_done_dly_lut_out = Y1_command_0_local[10];
G1_atwd1_read_done_dly = DFFE(G1_atwd1_read_done_dly_lut_out, GLOBAL(HE1_outclock1), , , !V1L3Q);


--G1L02 is atwd_ping_pong:inst_atwd_ping_pong|Select_99_rtl_345~16
--operation mode is normal

G1L02 = G1L21Q & (G1_atwd1_read_done_dly # !Y1_command_0_local[10]);


--CB2_reduce_or_143 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_or_143
--operation mode is normal

CB2_reduce_or_143 = CB2L871Q # CB2L571Q # CB2L771Q # !CB2L051;


--CB2L2 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28_rtl_861~126
--operation mode is normal

CB2L2 = CB2L3 & CB2L671Q;


--CB2L1 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28_rtl_861~123
--operation mode is normal

CB2L1 = CB2L5 & CB2L671Q;


--L1L7 is fe_r2r:inst_fe_r2r|add_45_rtl_291~60
--operation mode is normal

L1L7 = !L1_cntn[0] & !L1_cntn[1];


--L1L04 is fe_r2r:inst_fe_r2r|i~2831
--operation mode is normal

L1L04 = L1L46Q & (L1_cntn[2] # L1_cntn[3] # !L1L7);


--L1_reduce_nor_33 is fe_r2r:inst_fe_r2r|reduce_nor_33
--operation mode is normal

L1_reduce_nor_33 = !L1_cntn[3] # !L1_cntn[2] # !L1_cntn[1] # !L1_cntn[0];


--L1L4 is fe_r2r:inst_fe_r2r|add_19_rtl_290~60
--operation mode is normal

L1L4 = !L1_cntp[0] & !L1_cntp[1];


--L1L13 is fe_r2r:inst_fe_r2r|i~233
--operation mode is normal

L1L13 = L1L4 & L1L26Q & !L1_cntp[2] & !L1_cntp[3];


--L1L3 is fe_r2r:inst_fe_r2r|add_19_rtl_290~59
--operation mode is normal

L1L3 = L1_cntp[0] & L1_cntp[1];


--L1L06 is fe_r2r:inst_fe_r2r|Select_63_rtl_303~2
--operation mode is normal

L1L06 = !L1L16Q & (!L1_cntp[3] # !L1_cntp[2] # !L1L3);


--L1L14 is fe_r2r:inst_fe_r2r|i~2832
--operation mode is normal

L1L14 = L1L26Q & (L1_cntp[2] # L1_cntp[3] # !L1L4);


--L1_reduce_nor_7 is fe_r2r:inst_fe_r2r|reduce_nor_7
--operation mode is normal

L1_reduce_nor_7 = !L1_cntp[3] # !L1_cntp[2] # !L1_cntp[1] # !L1_cntp[0];


--J1_coinc_down_high_delay[0] is coinc:inst_coinc|coinc_down_high_delay[0]
--operation mode is normal

J1_coinc_down_high_delay[0]_lut_out = Y1_command_2_local[8];
J1_coinc_down_high_delay[0] = DFFE(J1_coinc_down_high_delay[0]_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--J1L612 is coinc:inst_coinc|Select_366_rtl_347~17
--operation mode is normal

J1L612 = !J1L332Q & (J1L302 # J1L402);


--J1L712 is coinc:inst_coinc|Select_371~15
--operation mode is normal

J1L712 = J1L412 & (J1L532Q # J1L432Q) # !J1L412 & J1L512 & (J1L532Q # J1L432Q);


--J1L072 is coinc:inst_coinc|wait_cnt[31]~0
--operation mode is normal

J1L072 = !V1L3Q & (Y1_command_2_local[1] # Y1_command_2_local[0]);


--J1L022 is coinc:inst_coinc|Select_398~12
--operation mode is normal

J1L022 = J1L27 & !J1L581 & (J1L412 # J1L512);


--J1L912 is coinc:inst_coinc|Select_397~12
--operation mode is normal

J1L912 = J1L47 & !J1L581 & (J1L412 # J1L512);


--J1L812 is coinc:inst_coinc|Select_396~12
--operation mode is normal

J1L812 = J1L67 & !J1L581 & (J1L412 # J1L512);


--J1L522 is coinc:inst_coinc|Select_402~12
--operation mode is normal

J1L522 = J1L46 & !J1L581 & (J1L412 # J1L512);


--J1L422 is coinc:inst_coinc|Select_401~12
--operation mode is normal

J1L422 = J1L66 & !J1L581 & (J1L412 # J1L512);


--J1L122 is coinc:inst_coinc|Select_399~12
--operation mode is normal

J1L122 = J1L07 & !J1L581 & (J1L412 # J1L512);


--J1L322 is coinc:inst_coinc|Select_400~12
--operation mode is normal

J1L322 = J1L532Q & (J1L86 # !J1L412 & !J1L512);


--J1L222 is coinc:inst_coinc|Select_400~2
--operation mode is normal

J1L222 = J1L86 & J1L432Q & (J1L412 # J1L512);


--J1L622 is coinc:inst_coinc|Select_405~4
--operation mode is normal

J1L622 = J1L432Q # J1L532Q & (J1L412 # J1L512);


--J1L922 is coinc:inst_coinc|Select_427~4
--operation mode is normal

J1L922 = J1L71 # !J1L302 & !J1L402;


--J1L822 is coinc:inst_coinc|Select_426~4
--operation mode is normal

J1L822 = J1L91 # !J1L302 & !J1L402;


--J1L722 is coinc:inst_coinc|Select_425~4
--operation mode is normal

J1L722 = J1L12 # !J1L302 & !J1L402;


--J1L232 is coinc:inst_coinc|Select_431~4
--operation mode is normal

J1L232 = J1L9 # !J1L302 & !J1L402;


--J1L132 is coinc:inst_coinc|Select_429~4
--operation mode is normal

J1L132 = J1L31 # !J1L302 & !J1L402;


--J1L032 is coinc:inst_coinc|Select_428~4
--operation mode is normal

J1L032 = J1L51 # !J1L302 & !J1L402;


--J1_coinc_down_low_delay[0] is coinc:inst_coinc|coinc_down_low_delay[0]
--operation mode is normal

J1_coinc_down_low_delay[0]_lut_out = Y1_command_2_local[9];
J1_coinc_down_low_delay[0] = DFFE(J1_coinc_down_low_delay[0]_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--J1_coinc_up_high_delay[0] is coinc:inst_coinc|coinc_up_high_delay[0]
--operation mode is normal

J1_coinc_up_high_delay[0]_lut_out = Y1_command_2_local[10];
J1_coinc_up_high_delay[0] = DFFE(J1_coinc_up_high_delay[0]_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--J1_coinc_up_low_delay[0] is coinc:inst_coinc|coinc_up_low_delay[0]
--operation mode is normal

J1_coinc_up_low_delay[0]_lut_out = Y1_command_2_local[11];
J1_coinc_up_low_delay[0] = DFFE(J1_coinc_up_low_delay[0]_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--MB1L03 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|altr_temp~3811
--operation mode is normal

MB1L03 = (MB1L211Q & !WC6L91 & !GB62_pre_out[15] & !GB62_pre_out[14]) & CASCADE(UB1L01);


--SD1L66Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~14
--operation mode is normal

SD1L66Q_lut_out = SD1L76Q & !CE1L8Q;
SD1L66Q = DFFE(SD1L66Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--DC1L7Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|dudt_ena~reg
--operation mode is normal

DC1L7Q_lut_out = !DC1L9 & !DC1L6 & (!GB01_sload_path[4] # !DC1L02Q);
DC1L7Q = DFFE(DC1L7Q_lut_out, GLOBAL(HE1_outclock0), !KB1L1, , );


--DC1L41Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|min_ena~reg
--operation mode is normal

DC1L41Q_lut_out = !DC1L1 & !DC1L9 & !DC1L31 & !DC1L21;
DC1L41Q = DFFE(DC1L41Q_lut_out, GLOBAL(HE1_outclock0), !KB1L1, , );


--VB1_inc[9] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|inc[9]
--operation mode is normal

VB1_inc[9]_lut_out = VB1_inb[9];
VB1_inc[9] = DFFE(VB1_inc[9]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1_inc[8] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|inc[8]
--operation mode is normal

VB1_inc[8]_lut_out = VB1_inb[8];
VB1_inc[8] = DFFE(VB1_inc[8]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1_inc[6] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|inc[6]
--operation mode is normal

VB1_inc[6]_lut_out = VB1_inb[6];
VB1_inc[6] = DFFE(VB1_inc[6]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1_inc[7] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|inc[7]
--operation mode is normal

VB1_inc[7]_lut_out = VB1_inb[7];
VB1_inc[7] = DFFE(VB1_inc[7]_lut_out, GLOBAL(HE1_outclock0), , , );


--MC01_points[0][7] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][7]
--operation mode is normal

MC01_points[0][7]_lut_out = (GB11_sload_path[0] & VC33_cs_buffer[2] # !GB11_sload_path[0] & VC42_cs_buffer[2] # !GB11_sload_path[1]) & CASCADE(RC8L1);
MC01_points[0][7] = DFFE(MC01_points[0][7]_lut_out, !GLOBAL(HE1_outclock0), WB1_inst5, , );


--MC01_points[0][6] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][6]
--operation mode is normal

MC01_points[0][6]_lut_out = (GB11_sload_path[0] & VC33_cs_buffer[1] # !GB11_sload_path[0] & VC42_cs_buffer[1] # !GB11_sload_path[1]) & CASCADE(RC7L1);
MC01_points[0][6] = DFFE(MC01_points[0][6]_lut_out, !GLOBAL(HE1_outclock0), WB1_inst5, , );


--VB1_inc[5] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|inc[5]
--operation mode is normal

VB1_inc[5]_lut_out = VB1_inb[5];
VB1_inc[5] = DFFE(VB1_inc[5]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1_inc[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|inc[4]
--operation mode is normal

VB1_inc[4]_lut_out = VB1_inb[4];
VB1_inc[4] = DFFE(VB1_inc[4]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1_inc[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|inc[3]
--operation mode is normal

VB1_inc[3]_lut_out = VB1_inb[3];
VB1_inc[3] = DFFE(VB1_inc[3]_lut_out, GLOBAL(HE1_outclock0), , , );


--MC01_points[0][3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][3]
--operation mode is normal

MC01_points[0][3]_lut_out = (GB11_sload_path[0] & VC03_sout_node[3] # !GB11_sload_path[0] & VC12_sout_node[3] # !GB11_sload_path[1]) & CASCADE(RC4L1);
MC01_points[0][3] = DFFE(MC01_points[0][3]_lut_out, !GLOBAL(HE1_outclock0), WB1_inst5, , );


--VB1_inc[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|inc[2]
--operation mode is normal

VB1_inc[2]_lut_out = VB1_inb[2];
VB1_inc[2] = DFFE(VB1_inc[2]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1_inc[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|inc[1]
--operation mode is normal

VB1_inc[1]_lut_out = VB1_inb[1];
VB1_inc[1] = DFFE(VB1_inc[1]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1_inc[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|inc[0]
--operation mode is normal

VB1_inc[0]_lut_out = VB1_inb[0];
VB1_inc[0] = DFFE(VB1_inc[0]_lut_out, GLOBAL(HE1_outclock0), , , );


--MC01_points[0][0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][0]
--operation mode is normal

MC01_points[0][0]_lut_out = (GB11_sload_path[0] & VC03_sout_node[0] # !GB11_sload_path[0] & VC12_sout_node[0] # !GB11_sload_path[1]) & CASCADE(RC1L1);
MC01_points[0][0] = DFFE(MC01_points[0][0]_lut_out, !GLOBAL(HE1_outclock0), WB1_inst5, , );


--MC01_points[0][1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][1]
--operation mode is normal

MC01_points[0][1]_lut_out = (GB11_sload_path[0] & VC03_sout_node[1] # !GB11_sload_path[0] & VC12_sout_node[1] # !GB11_sload_path[1]) & CASCADE(RC2L1);
MC01_points[0][1] = DFFE(MC01_points[0][1]_lut_out, !GLOBAL(HE1_outclock0), WB1_inst5, , );


--MC01_points[0][2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][2]
--operation mode is normal

MC01_points[0][2]_lut_out = (GB11_sload_path[0] & VC03_sout_node[2] # !GB11_sload_path[0] & VC12_sout_node[2] # !GB11_sload_path[1]) & CASCADE(RC3L1);
MC01_points[0][2] = DFFE(MC01_points[0][2]_lut_out, !GLOBAL(HE1_outclock0), WB1_inst5, , );


--MC01_points[0][4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][4]
--operation mode is normal

MC01_points[0][4]_lut_out = (GB11_sload_path[0] & VC03_sout_node[4] # !GB11_sload_path[0] & VC12_sout_node[4] # !GB11_sload_path[1]) & CASCADE(RC5L1);
MC01_points[0][4] = DFFE(MC01_points[0][4]_lut_out, !GLOBAL(HE1_outclock0), WB1_inst5, , );


--MC01_points[0][5] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][5]
--operation mode is normal

MC01_points[0][5]_lut_out = (GB11_sload_path[0] & VC33_cs_buffer[0] # !GB11_sload_path[0] & VC42_cs_buffer[0] # !GB11_sload_path[1]) & CASCADE(RC6L1);
MC01_points[0][5] = DFFE(MC01_points[0][5]_lut_out, !GLOBAL(HE1_outclock0), WB1_inst5, , );


--MC01_points[0][8] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][8]
--operation mode is normal

MC01_points[0][8]_lut_out = (GB11_sload_path[0] & VC33_cs_buffer[3] # !GB11_sload_path[0] & VC42_cs_buffer[3] # !GB11_sload_path[1]) & CASCADE(RC9L1);
MC01_points[0][8] = DFFE(MC01_points[0][8]_lut_out, !GLOBAL(HE1_outclock0), WB1_inst5, , );


--MC01_points[0][9] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][9]
--operation mode is normal

MC01_points[0][9]_lut_out = (GB11_sload_path[0] & VC33_cs_buffer[4] # !GB11_sload_path[0] & VC42_cs_buffer[4] # !GB11_sload_path[1]) & CASCADE(RC01L1);
MC01_points[0][9] = DFFE(MC01_points[0][9]_lut_out, !GLOBAL(HE1_outclock0), WB1_inst5, , );


--VB1_min_level is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|min_level
--operation mode is normal

VB1_min_level_lut_out = VB1L9 & (VB1L1 & (VB1_ina[9] # !VB1_ind[9]) # !VB1L1 & VB1_ina[9] & !VB1_ind[9]);
VB1_min_level = DFFE(VB1_min_level_lut_out, GLOBAL(HE1_outclock0), !KB1L1, , );


--DC1L61Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~12
--operation mode is normal

DC1L61Q_lut_out = !DC1L2 & !DC1L9 & (!GB01_sload_path[4] # !DC1L02Q);
DC1L61Q = DFFE(DC1L61Q_lut_out, GLOBAL(HE1_outclock0), !KB1L1, , );


--DC1L11 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|MIN_DUDT~5
--operation mode is normal

DC1L11 = VB1_min_level & !DC1L61Q & !BD1L5Q;


--VB1_max_level is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|max_level
--operation mode is normal

VB1_max_level_lut_out = VB1L8 & (VB1L1 & (VB1_ina[9] # !VB1_ind[9]) # !VB1L1 & VB1_ina[9] & !VB1_ind[9]);
VB1_max_level = DFFE(VB1_max_level_lut_out, GLOBAL(HE1_outclock0), !KB1L1, , );


--DC1L01 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|MAX_DUDT~18
--operation mode is normal

DC1L01 = !GB01_sload_path[2] & (DC1L81Q # VB1_max_level & DC1L91Q);


--DC1L2 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|altr_temp~460
--operation mode is normal

DC1L2 = !DC1L61Q & (BD1L5Q # !VB1_min_level & !VB1_max_level);


--DC1L4 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|ct_aclr~114
--operation mode is normal

DC1L4 = DC1L71Q # DC1L12Q & (GB01_sload_path[4] # !BD1L5Q);


--SD1L06Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|muxsel3~reg
--operation mode is normal

SD1L06Q_lut_out = SD1L75 # SD1L85 # SD1L95 # SD1L77Q;
SD1L06Q = DFFE(SD1L06Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--SD1L65Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|muxsel2~reg
--operation mode is normal

SD1L65Q_lut_out = SD1L45 # SD1L11 # SD1L55;
SD1L65Q = DFFE(SD1L65Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--RC85L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00020|$00012~0
--operation mode is normal

RC85L1 = SD1L06Q # SD1L65Q & RC55L2 # !SD1L65Q & RC45L2;


--RC85L3 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00020|result_node~18
--operation mode is normal

RC85L3 = (RC85L2 # RC65L2 & !SD1L65Q # !SD1L06Q) & CASCADE(RC85L1);


--PC61_aeb_out is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end|aeb_out
--operation mode is normal

PC61_aeb_out = GB91_sload_path[0] & GB91_sload_path[3] & !GB91_sload_path[1] & !GB91_sload_path[2];


--SD1L89 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|TC_RX_TIME~8
--operation mode is normal

SD1L89 = MB1L151Q & (SD1L29Q & !CE1L11Q # !SD1L46Q) # !MB1L151Q & SD1L29Q & !CE1L11Q;


--SD1L99 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|TC_TX_TIME~6
--operation mode is normal

SD1L99 = GB52L9 & SD1L09Q # !GB52L9 & GB42L8 & SD1L79Q;


--SD1L36Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|shift_ct_en~reg
--operation mode is normal

SD1L36Q_lut_out = SD1L26 # !GB42L8 & !GB52L9 & !SD1L15;
SD1L36Q = DFFE(SD1L36Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--SD1L9 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|altr_temp~3717
--operation mode is normal

SD1L9 = SD1L39Q & CE1L11Q;


--SD1L8 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|altr_temp~3708
--operation mode is normal

SD1L8 = SD1L29Q & CE1L11Q;


--DD1L91Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_wrreq~reg
--operation mode is normal

DD1L91Q_lut_out = DD1L9Q # DD1L8Q # DD1L6Q # DD1L1;
DD1L91Q = DFFE(DD1L91Q_lut_out, GLOBAL(HE1_outclock0), !UB1L93, , );


--MD1_b_full is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full
--operation mode is normal

MD1_b_full_lut_out = !DD1L81Q & (MD1_b_full # MD1L3 & DD1L91Q);
MD1_b_full = DFFE(MD1_b_full_lut_out, GLOBAL(HE1_outclock0), DD1L21Q, , );


--MD1L7 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty~42
--operation mode is normal

MD1L7 = GB51_pre_out[3] # GB51_pre_out[2] # GB51_pre_out[1] # !GB51_sload_path[0];


--DD1L81Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_rdreq~reg
--operation mode is normal

DD1L81Q_lut_out = DD1L6Q # DD1L71 # PC01_agb_out & DD1L7Q;
DD1L81Q = DFFE(DD1L81Q_lut_out, GLOBAL(HE1_outclock0), !UB1L93, , );


--MD1L6 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty~6
--operation mode is normal

MD1L6 = MD1L7 # GB51_pre_out[5] # GB51_pre_out[4] # !DD1L81Q;


--DD1L21Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_aclr~reg
--operation mode is normal

DD1L21Q_lut_out = DD1L11Q & !SD1L53Q & (DD1L21Q # MB1L411Q) # !DD1L11Q & (DD1L21Q # MB1L411Q);
DD1L21Q = DFFE(DD1L21Q_lut_out, GLOBAL(HE1_outclock0), !UB1L93, , );


--MB1L31 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|altr_temp~2685
--operation mode is normal

MB1L31 = MB1L821Q & !SD1L31Q;


--SD1L7 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|altr_temp~3675
--operation mode is normal

SD1L7 = SD1L69Q & !CE1L11Q;


--SD1L11 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|altr_temp~3923
--operation mode is normal

SD1L11 = MD1_b_non_empty & SD1L59Q & CE1L11Q;


--Q1_MultiSPE0 is hit_counter_ff:inst_hit_counter_ff|MultiSPE0
--operation mode is normal

Q1_MultiSPE0_lut_out = Q1_MultiSPE_latch;
Q1_MultiSPE0 = DFFE(Q1_MultiSPE0_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--Q1_OneSPE0 is hit_counter_ff:inst_hit_counter_ff|OneSPE0
--operation mode is normal

Q1_OneSPE0_lut_out = Q1_OneSPE_latch;
Q1_OneSPE0 = DFFE(Q1_OneSPE0_lut_out, GLOBAL(HE1_outclock0), , , !V1L3Q);


--RB1L03 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|op_2~104
--operation mode is normal

RB1L03 = !RB1L11 & !RB1L31 & !RB1L51 & !RB1L71;


--RB1L23 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|op_2~142
--operation mode is normal

RB1L23 = (!RB1L91 & !RB1L12 & !RB1L32) & CASCADE(RB1L03);


--PC7_aeb_out is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out
--operation mode is normal

PC7_aeb_out = GB21_sload_path[0] & GB21_sload_path[1] & !GB21_sload_path[2] & !GB21_sload_path[3];


--Y1L062 is slaveregister:slaveregister_inst|dom_id[48]~209
--operation mode is normal

Y1L062 = B1L01Q & B1L21Q & B1L9Q & !B1L11Q;


--Y1L162 is slaveregister:slaveregister_inst|dom_id[48]~217
--operation mode is normal

Y1L162 = Y1L872 & Y1L062 & B1L8Q & B1L42Q;


--DD1L6Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~15
--operation mode is normal

DD1L6Q_lut_out = GB41L41 & (DD1L8Q # DD1L6Q & !VB1L32Q) # !GB41L41 & DD1L6Q & !VB1L32Q;
DD1L6Q = DFFE(DD1L6Q_lut_out, GLOBAL(HE1_outclock0), !UB1L93, , );


--YB1_inst10[9] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|inst10[9]
--operation mode is normal

YB1_inst10[9]_lut_out = COM_AD_D[9];
YB1_inst10[9] = DFFE(YB1_inst10[9]_lut_out, GLOBAL(HE1_outclock0), , , );


--PC01_agb_out is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|agb_out
--operation mode is normal

PC01_agb_out = YB1_inst10[9] & (PC01_lcarry[8] # !COM_AD_D[9]) # !YB1_inst10[9] & PC01_lcarry[8] & !COM_AD_D[9];


--MB1L631 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SV1~63
--operation mode is normal

MB1L631 = (!MB1L2 & !MB1L79 & !MB1L9 & !MB1L01) & CASCADE(MB1L431);


--MB1L8 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|altr_temp~2457
--operation mode is normal

MB1L8 = MB1L911Q & !SD1L31Q;


--MB1L431 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SV1~36
--operation mode is normal

MB1L431 = !MB1L8 & !MB1L29 & (!Y1_com_ctrl_local[2] # !MB1L03);


--NB1L11 is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~87
--operation mode is normal

NB1L11 = (GB72_sload_path[2] & !GB72_sload_path[4]) & CASCADE(NB1L21);


--PC22_aeb_out is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out
--operation mode is normal

PC22_aeb_out = GB72_sload_path[14] & !GB72_sload_path[12] & !GB72_sload_path[13];


--PC12_aeb_out is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[2]|aeb_out
--operation mode is normal

PC12_aeb_out = GB72_sload_path[9] & GB72_sload_path[10] & GB72_sload_path[11] & !GB72_sload_path[8];


--PC91_aeb_out is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out
--operation mode is normal

PC91_aeb_out = GB72_sload_path[0] & GB72_sload_path[1] & GB72_sload_path[2] & GB72_sload_path[3];


--PC02_aeb_out is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out
--operation mode is normal

PC02_aeb_out = GB72_sload_path[4] & !GB72_sload_path[5] & !GB72_sload_path[6] & !GB72_sload_path[7];


--RC32L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00020|$00012~0
--operation mode is normal

RC32L1 = SD1L06Q # SD1L65Q & RC02L2 # !SD1L65Q & RC91L2;


--RC32L3 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00020|result_node~18
--operation mode is normal

RC32L3 = (RC32L2 # RC12L2 & !SD1L65Q # !SD1L06Q) & CASCADE(RC32L1);


--CD3_dffs[4] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

CD3_dffs[4]_lut_out = RC83L3 & (CD3_dffs[5] # CE1L11Q) # !RC83L3 & CD3_dffs[5] & !CE1L11Q;
CD3_dffs[4] = DFFE(CD3_dffs[4]_lut_out, GLOBAL(HE1_outclock0), CE1L9Q, , CE1L01Q);


--X1L1 is led2atwddelay:LED2ATWDdelay_inst|i~58
--operation mode is normal

X1L1 = !X1_SRG[11] & !X1_SRG[8] & !X1_SRG[9] & !X1_SRG[10];


--X1L3 is led2atwddelay:LED2ATWDdelay_inst|i~130
--operation mode is normal

X1L3 = (!X1_SRG[7] & !X1_SRG[4] & !X1_SRG[6] & !X1_SRG[5]) & CASCADE(X1L1);


--X1L2 is led2atwddelay:LED2ATWDdelay_inst|i~72
--operation mode is normal

X1L2 = !X1_SRG[3] & !X1_SRG[0] & !X1_SRG[1] & !X1_SRG[2];


--X1L4 is led2atwddelay:LED2ATWDdelay_inst|i~131
--operation mode is normal

X1L4 = (!X1_SRG[15] & !X1_SRG[12] & !X1_SRG[14] & !X1_SRG[13]) & CASCADE(X1L2);


--G1L71 is atwd_ping_pong:inst_atwd_ping_pong|Select_51_rtl_343~7
--operation mode is normal

G1L71 = G1L6Q & Y1_command_0_local[2] & !G1_atwd0_read_done_dly;


--G1L81 is atwd_ping_pong:inst_atwd_ping_pong|Select_51_rtl_343~15
--operation mode is normal

G1L81 = G1L11Q & !DB2_TriggerComplete_in_sync;


--G1L12 is atwd_ping_pong:inst_atwd_ping_pong|Select_100_rtl_346~24
--operation mode is normal

G1L12 = G1L21Q & Y1_command_0_local[10] & !G1_atwd1_read_done_dly # !G1L4Q;


--DC1L9 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|IDLE~10
--operation mode is normal

DC1L9 = !BD1L5Q & (DC1L12Q # DC1L71Q);


--DC1L6 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|dudt_ena~63
--operation mode is normal

DC1L6 = !GB01_sload_path[2] & (DC1L91Q # DC1L81Q) # !DC1L61Q;


--DC1L1 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|altr_temp~424
--operation mode is normal

DC1L1 = DC1L02Q & GB01_sload_path[4];


--DC1L31 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|min_ena~55
--operation mode is normal

DC1L31 = !DC1L61Q & (BD1L5Q # !VB1_max_level);


--DC1L21 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|min_ena~53
--operation mode is normal

DC1L21 = DC1L91Q & !VB1_max_level & !GB01_sload_path[2];


--VB1_inb[9] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|inb[9]
--operation mode is normal

VB1_inb[9]_lut_out = VB1_ina[9];
VB1_inb[9] = DFFE(VB1_inb[9]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1_inb[8] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|inb[8]
--operation mode is normal

VB1_inb[8]_lut_out = VB1_ina[8];
VB1_inb[8] = DFFE(VB1_inb[8]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1_inb[6] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|inb[6]
--operation mode is normal

VB1_inb[6]_lut_out = VB1_ina[6];
VB1_inb[6] = DFFE(VB1_inb[6]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1_inb[7] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|inb[7]
--operation mode is normal

VB1_inb[7]_lut_out = VB1_ina[7];
VB1_inb[7] = DFFE(VB1_inb[7]_lut_out, GLOBAL(HE1_outclock0), , , );


--WB1_inst5 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|inst5
--operation mode is normal

WB1_inst5_lut_out = VCC;
WB1_inst5 = DFFE(WB1_inst5_lut_out, GB11L6, !KB1L1, , );


--VB1_inb[5] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|inb[5]
--operation mode is normal

VB1_inb[5]_lut_out = VB1_ina[5];
VB1_inb[5] = DFFE(VB1_inb[5]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1_inb[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|inb[4]
--operation mode is normal

VB1_inb[4]_lut_out = VB1_ina[4];
VB1_inb[4] = DFFE(VB1_inb[4]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1_inb[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|inb[3]
--operation mode is normal

VB1_inb[3]_lut_out = VB1_ina[3];
VB1_inb[3] = DFFE(VB1_inb[3]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1_inb[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|inb[2]
--operation mode is normal

VB1_inb[2]_lut_out = VB1_ina[2];
VB1_inb[2] = DFFE(VB1_inb[2]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1_inb[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|inb[1]
--operation mode is normal

VB1_inb[1]_lut_out = VB1_ina[1];
VB1_inb[1] = DFFE(VB1_inb[1]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1_inb[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|inb[0]
--operation mode is normal

VB1_inb[0]_lut_out = VB1_ina[0];
VB1_inb[0] = DFFE(VB1_inb[0]_lut_out, GLOBAL(HE1_outclock0), , , );


--VB1L11 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|altr_temp~600
--operation mode is normal

VB1L11 = VB1L47 & VB1L67 & VB1L87;


--VB1L98 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_4~56
--operation mode is normal

VB1L98 = !VB1L08 & !VB1L28 & !VB1L48;


--VB1L9 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|altr_temp~58
--operation mode is normal

VB1L9 = VB1L88 # VB1L68 # VB1L11 # !VB1L98;


--VB1L4 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|a_greater_d~132
--operation mode is normal

VB1L4 = VB1_ina[3] & !VB1_ind[3];


--VB1L3 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|a_greater_d~121
--operation mode is normal

VB1L3 = VB1_ina[1] & (VB1_ina[0] & !VB1_ind[0] # !VB1_ind[1]) # !VB1_ina[1] & VB1_ina[0] & !VB1_ind[0] & !VB1_ind[1];


--VB1L5 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|a_greater_d~133
--operation mode is normal

VB1L5 = !VB1L21 & (VB1L3 & (VB1_ina[2] # !VB1_ind[2]) # !VB1L3 & VB1_ina[2] & !VB1_ind[2]);


--VB1L6 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|a_greater_d~136
--operation mode is normal

VB1L6 = VB1_ina[4] & (VB1L4 # VB1L5 # !VB1_ind[4]) # !VB1_ina[4] & !VB1_ind[4] & (VB1L4 # VB1L5);


--VB1L2 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|a_greater_d~113
--operation mode is normal

VB1L2 = VB1L81 & (VB1L6 & (VB1_ina[5] # !VB1_ind[5]) # !VB1L6 & VB1_ina[5] & !VB1_ind[5]);


--VB1L7 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|a_greater_d~1005
--operation mode is normal

VB1L7 = VB1_ina[7] & (VB1_ina[6] & !VB1_ind[6] # !VB1_ind[7]) # !VB1_ina[7] & VB1_ina[6] & !VB1_ind[6] & !VB1_ind[7];


--VB1L1 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|a_greater_d~92
--operation mode is normal

VB1L1 = VB1_ina[8] & (VB1L2 # VB1L7 # !VB1_ind[8]) # !VB1_ina[8] & !VB1_ind[8] & (VB1L2 # VB1L7);


--VB1L09 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_4~72
--operation mode is normal

VB1L09 = VB1L08 # VB1L28 # VB1L48 # VB1L07;


--VB1L19 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|op_4~75
--operation mode is normal

VB1L19 = VB1L47 # VB1L67 # VB1L87 # VB1L27;


--VB1L8 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|altr_temp~51
--operation mode is normal

VB1L8 = VB1L88 # VB1L68 & (VB1L09 # VB1L19);


--BD1L61Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|sreg~17
--operation mode is normal

BD1L61Q_lut_out = BD1L61Q & (DC1L51Q & !BD1L5Q # !BD1_rxcteq9) # !BD1L61Q & DC1L51Q & !BD1L5Q;
BD1L61Q = DFFE(BD1L61Q_lut_out, GLOBAL(HE1_outclock0), GB7L6, , );


--BD1L21 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|RXDAT~62
--operation mode is normal

BD1L21 = (BD1L61Q # BD1L91Q & !GB31_sload_path[3]) & CASCADE(BD1L11);


--SD1L75 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|muxsel3~87
--operation mode is normal

SD1L75 = !CE1L11Q & (SD1L97Q # SD1L38Q # SD1L18Q);


--SD1L85 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|muxsel3~246
--operation mode is normal

SD1L85 = SD1L87Q # SD1L47Q # SD1L48Q # SD1L67Q;


--SD1L95 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|muxsel3~249
--operation mode is normal

SD1L95 = SD1L57Q # CE1L11Q & (SD1L28Q # SD1L08Q);


--SD1L35 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|muxsel2~233
--operation mode is normal

SD1L35 = SD1L79Q # SD1L09Q # SD1L29Q # SD1L39Q;


--SD1L25 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|muxsel2~224
--operation mode is normal

SD1L25 = SD1L87Q # SD1L69Q # SD1L49Q # SD1L48Q;


--SD1L05 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|muxsel2~21
--operation mode is normal

SD1L05 = SD1L97Q # SD1L38Q # SD1L18Q # SD1L59Q;


--SD1L45 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|muxsel2~250
--operation mode is normal

SD1L45 = SD1L35 # SD1L25 # SD1L05 & !CE1L11Q;


--SD1L6 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|altr_temp~3642
--operation mode is normal

SD1L6 = MB1L151Q & !SD1L46Q;


--SD1L55 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|muxsel2~262
--operation mode is normal

SD1L55 = SD1L6 # CE1L11Q & (SD1L77Q # SD1L08Q);


--RC35L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00020|$00012~0
--operation mode is normal

RC35L1 = SD1L06Q # SD1L65Q & RC05L2 # !SD1L65Q & RC94L2;


--RC35L3 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00020|result_node~18
--operation mode is normal

RC35L3 = (RC35L2 # RC15L2 & !SD1L65Q # !SD1L06Q) & CASCADE(RC35L1);


--SD1L92 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|data_val~299
--operation mode is normal

SD1L92 = (SD1L86Q # !SD1L33) & CASCADE(WC6L2);


--SD1L26 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|shift_ct_en~19
--operation mode is normal

SD1L26 = CE1L11Q & (SD1L29Q # SD1L39Q);


--SD1L15 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|muxsel2~197
--operation mode is normal

SD1L15 = !SD1L79Q & !SD1L09Q;


--DD1L9Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~18
--operation mode is normal

DD1L9Q_lut_out = MB1L411Q & !DD1L21Q;
DD1L9Q = DFFE(DD1L9Q_lut_out, GLOBAL(HE1_outclock0), !UB1L93, , );


--DD1L8Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~17
--operation mode is normal

DD1L8Q_lut_out = DD1L9Q # DD1L8Q & !GB41L41;
DD1L8Q = DFFE(DD1L8Q_lut_out, GLOBAL(HE1_outclock0), !UB1L93, , );


--DD1L1 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|altr_temp~247
--operation mode is normal

DD1L1 = PC01_agb_out & DD1L7Q;


--MD1_valid_wreq is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|valid_wreq
--operation mode is normal

MD1_valid_wreq = DD1L91Q & !MD1_b_full;


--MD1L1 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|altr_temp~28
--operation mode is normal

MD1L1 = DD1L81Q & (MD1_b_non_empty $ (MD1_b_full # !DD1L91Q)) # !DD1L81Q & (MD1_b_full # !DD1L91Q);


--DD1L5Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~14
--operation mode is normal

DD1L5Q_lut_out = DD1L2 # DD1L3Q # DD1L4Q & MD1_b_non_empty;
DD1L5Q = DFFE(DD1L5Q_lut_out, GLOBAL(HE1_outclock0), !UB1L93, , );


--DD1L71 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_rdreq~20
--operation mode is normal

DD1L71 = GB41L41 & (DD1L8Q # DD1L5Q & SD1L49Q) # !GB41L41 & DD1L5Q & SD1L49Q;


--DD1L11Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~21
--operation mode is normal

DD1L11Q_lut_out = DD1L4Q & (DD1L11Q & !SD1L53Q # !MD1_b_non_empty) # !DD1L4Q & DD1L11Q & !SD1L53Q;
DD1L11Q = DFFE(DD1L11Q_lut_out, GLOBAL(HE1_outclock0), !UB1L93, , );


--Q1_MultiSPE_latch is hit_counter_ff:inst_hit_counter_ff|MultiSPE_latch
--operation mode is normal

Q1_MultiSPE_latch_lut_out = VCC;
Q1_MultiSPE_latch = DFFE(Q1_MultiSPE_latch_lut_out, MultiSPE, Q1_MultiSPE1, , );


--Q1_OneSPE_latch is hit_counter_ff:inst_hit_counter_ff|OneSPE_latch
--operation mode is normal

Q1_OneSPE_latch_lut_out = VCC;
Q1_OneSPE_latch = DFFE(Q1_OneSPE_latch_lut_out, OneSPE, Q1_OneSPE1, , );


--YB1_inst10[8] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|inst10[8]
--operation mode is normal

YB1_inst10[8]_lut_out = COM_AD_D[8];
YB1_inst10[8] = DFFE(YB1_inst10[8]_lut_out, GLOBAL(HE1_outclock0), , , );


--RC82L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

RC82L1 = SD1L06Q # SD1L65Q & RC52L2 # !SD1L65Q & RC42L2;


--RC82L3 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00020|result_node~18
--operation mode is normal

RC82L3 = (RC82L2 # RC62L2 & !SD1L65Q # !SD1L06Q) & CASCADE(RC82L1);


--CD3_dffs[5] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

CD3_dffs[5]_lut_out = RC34L3 & (CD3_dffs[6] # CE1L11Q) # !RC34L3 & CD3_dffs[6] & !CE1L11Q;
CD3_dffs[5] = DFFE(CD3_dffs[5]_lut_out, GLOBAL(HE1_outclock0), CE1L9Q, , CE1L01Q);


--VC51_cs_buffer[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[2]
--operation mode is arithmetic

VC51_cs_buffer[2] = VC81_sout_node[2] $ !VC51_cout[1];

--VC51_cout[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

VC51_cout[2] = CARRY(VC81_sout_node[2] & !VC51_cout[1]);


--VC6_cs_buffer[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[2]
--operation mode is arithmetic

VC6_cs_buffer[2] = VC9_sout_node[2] $ !VC6_cout[1];

--VC6_cout[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

VC6_cout[2] = CARRY(VC9_sout_node[2] & !VC6_cout[1]);


--RC8L1 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00023|$00012~0
--operation mode is normal

RC8L1 = GB11_sload_path[1] # GB11_sload_path[0] & VC51_cs_buffer[2] # !GB11_sload_path[0] & VC6_cs_buffer[2];


--VC33_cs_buffer[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[2]
--operation mode is arithmetic

VC33_cs_buffer[2] = VC63_sout_node[2] $ !VC33_cout[1];

--VC33_cout[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

VC33_cout[2] = CARRY(VC63_sout_node[2] & !VC33_cout[1]);


--VC42_cs_buffer[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[2]
--operation mode is arithmetic

VC42_cs_buffer[2] = VC72_sout_node[2] $ !VC42_cout[1];

--VC42_cout[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

VC42_cout[2] = CARRY(VC72_sout_node[2] & !VC42_cout[1]);


--VC51_cs_buffer[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[1]
--operation mode is arithmetic

VC51_cs_buffer[1] = VC81_sout_node[1] $ VC51_cout[0];

--VC51_cout[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

VC51_cout[1] = CARRY(!VC51_cout[0] # !VC81_sout_node[1]);


--VC6_cs_buffer[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[1]
--operation mode is arithmetic

VC6_cs_buffer[1] = VC9_sout_node[1] $ VC6_cout[0];

--VC6_cout[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

VC6_cout[1] = CARRY(!VC6_cout[0] # !VC9_sout_node[1]);


--RC7L1 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00021|$00012~0
--operation mode is normal

RC7L1 = GB11_sload_path[1] # GB11_sload_path[0] & VC51_cs_buffer[1] # !GB11_sload_path[0] & VC6_cs_buffer[1];


--VC33_cs_buffer[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[1]
--operation mode is arithmetic

VC33_cs_buffer[1] = VC63_sout_node[1] $ VC33_cout[0];

--VC33_cout[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

VC33_cout[1] = CARRY(!VC33_cout[0] # !VC63_sout_node[1]);


--VC42_cs_buffer[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[1]
--operation mode is arithmetic

VC42_cs_buffer[1] = VC72_sout_node[1] $ VC42_cout[0];

--VC42_cout[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

VC42_cout[1] = CARRY(!VC42_cout[0] # !VC72_sout_node[1]);


--VC21_sout_node[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

VC21_sout_node[3]_lut_out = COM_AD_D[5] $ VC21_sout_node[3] $ VC21_cout[2];
VC21_sout_node[3] = DFFE(VC21_sout_node[3]_lut_out, GLOBAL(HE1_outclock0), !WB1L12, , );

--VC21_cout[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

VC21_cout[3] = CARRY(COM_AD_D[5] & !VC21_sout_node[3] & !VC21_cout[2] # !COM_AD_D[5] & (!VC21_cout[2] # !VC21_sout_node[3]));


--VC3_sout_node[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

VC3_sout_node[3]_lut_out = COM_AD_D[5] $ VC3_sout_node[3] $ VC3_cout[2];
VC3_sout_node[3] = DFFE(VC3_sout_node[3]_lut_out, GLOBAL(HE1_outclock0), !WB1L51, , );

--VC3_cout[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

VC3_cout[3] = CARRY(COM_AD_D[5] & !VC3_sout_node[3] & !VC3_cout[2] # !COM_AD_D[5] & (!VC3_cout[2] # !VC3_sout_node[3]));


--RC4L1 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00015|$00012~0
--operation mode is normal

RC4L1 = GB11_sload_path[1] # GB11_sload_path[0] & VC21_sout_node[3] # !GB11_sload_path[0] & VC3_sout_node[3];


--VC03_sout_node[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

VC03_sout_node[3]_lut_out = COM_AD_D[5] $ VC03_sout_node[3] $ VC03_cout[2];
VC03_sout_node[3] = DFFE(VC03_sout_node[3]_lut_out, GLOBAL(HE1_outclock0), !WB1L5, , );

--VC03_cout[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

VC03_cout[3] = CARRY(COM_AD_D[5] & !VC03_sout_node[3] & !VC03_cout[2] # !COM_AD_D[5] & (!VC03_cout[2] # !VC03_sout_node[3]));


--VC12_sout_node[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

VC12_sout_node[3]_lut_out = COM_AD_D[5] $ VC12_sout_node[3] $ VC12_cout[2];
VC12_sout_node[3] = DFFE(VC12_sout_node[3]_lut_out, GLOBAL(HE1_outclock0), !WB1L01, , );

--VC12_cout[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

VC12_cout[3] = CARRY(COM_AD_D[5] & !VC12_sout_node[3] & !VC12_cout[2] # !COM_AD_D[5] & (!VC12_cout[2] # !VC12_sout_node[3]));


--VC21_sout_node[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]
--operation mode is qfbk_counter

VC21_sout_node[0]_lut_out = COM_AD_D[2] $ VC21_sout_node[0];
VC21_sout_node[0] = DFFE(VC21_sout_node[0]_lut_out, GLOBAL(HE1_outclock0), !WB1L12, , );

--VC21_cout[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[0]
--operation mode is qfbk_counter

VC21_cout[0] = CARRY(COM_AD_D[2] & VC21_sout_node[0]);


--VC3_sout_node[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]
--operation mode is qfbk_counter

VC3_sout_node[0]_lut_out = COM_AD_D[2] $ VC3_sout_node[0];
VC3_sout_node[0] = DFFE(VC3_sout_node[0]_lut_out, GLOBAL(HE1_outclock0), !WB1L51, , );

--VC3_cout[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[0]
--operation mode is qfbk_counter

VC3_cout[0] = CARRY(COM_AD_D[2] & VC3_sout_node[0]);


--RC1L1 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00009|$00012~0
--operation mode is normal

RC1L1 = GB11_sload_path[1] # GB11_sload_path[0] & VC21_sout_node[0] # !GB11_sload_path[0] & VC3_sout_node[0];


--VC03_sout_node[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]
--operation mode is qfbk_counter

VC03_sout_node[0]_lut_out = COM_AD_D[2] $ VC03_sout_node[0];
VC03_sout_node[0] = DFFE(VC03_sout_node[0]_lut_out, GLOBAL(HE1_outclock0), !WB1L5, , );

--VC03_cout[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[0]
--operation mode is qfbk_counter

VC03_cout[0] = CARRY(COM_AD_D[2] & VC03_sout_node[0]);


--VC12_sout_node[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]
--operation mode is qfbk_counter

VC12_sout_node[0]_lut_out = COM_AD_D[2] $ VC12_sout_node[0];
VC12_sout_node[0] = DFFE(VC12_sout_node[0]_lut_out, GLOBAL(HE1_outclock0), !WB1L01, , );

--VC12_cout[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[0]
--operation mode is qfbk_counter

VC12_cout[0] = CARRY(COM_AD_D[2] & VC12_sout_node[0]);


--VC21_sout_node[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

VC21_sout_node[1]_lut_out = COM_AD_D[3] $ VC21_sout_node[1] $ VC21_cout[0];
VC21_sout_node[1] = DFFE(VC21_sout_node[1]_lut_out, GLOBAL(HE1_outclock0), !WB1L12, , );

--VC21_cout[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

VC21_cout[1] = CARRY(COM_AD_D[3] & !VC21_sout_node[1] & !VC21_cout[0] # !COM_AD_D[3] & (!VC21_cout[0] # !VC21_sout_node[1]));


--VC3_sout_node[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

VC3_sout_node[1]_lut_out = COM_AD_D[3] $ VC3_sout_node[1] $ VC3_cout[0];
VC3_sout_node[1] = DFFE(VC3_sout_node[1]_lut_out, GLOBAL(HE1_outclock0), !WB1L51, , );

--VC3_cout[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

VC3_cout[1] = CARRY(COM_AD_D[3] & !VC3_sout_node[1] & !VC3_cout[0] # !COM_AD_D[3] & (!VC3_cout[0] # !VC3_sout_node[1]));


--RC2L1 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00011|$00012~0
--operation mode is normal

RC2L1 = GB11_sload_path[1] # GB11_sload_path[0] & VC21_sout_node[1] # !GB11_sload_path[0] & VC3_sout_node[1];


--VC03_sout_node[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

VC03_sout_node[1]_lut_out = COM_AD_D[3] $ VC03_sout_node[1] $ VC03_cout[0];
VC03_sout_node[1] = DFFE(VC03_sout_node[1]_lut_out, GLOBAL(HE1_outclock0), !WB1L5, , );

--VC03_cout[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

VC03_cout[1] = CARRY(COM_AD_D[3] & !VC03_sout_node[1] & !VC03_cout[0] # !COM_AD_D[3] & (!VC03_cout[0] # !VC03_sout_node[1]));


--VC12_sout_node[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

VC12_sout_node[1]_lut_out = COM_AD_D[3] $ VC12_sout_node[1] $ VC12_cout[0];
VC12_sout_node[1] = DFFE(VC12_sout_node[1]_lut_out, GLOBAL(HE1_outclock0), !WB1L01, , );

--VC12_cout[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

VC12_cout[1] = CARRY(COM_AD_D[3] & !VC12_sout_node[1] & !VC12_cout[0] # !COM_AD_D[3] & (!VC12_cout[0] # !VC12_sout_node[1]));


--VC21_sout_node[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

VC21_sout_node[2]_lut_out = COM_AD_D[4] $ VC21_sout_node[2] $ !VC21_cout[1];
VC21_sout_node[2] = DFFE(VC21_sout_node[2]_lut_out, GLOBAL(HE1_outclock0), !WB1L12, , );

--VC21_cout[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

VC21_cout[2] = CARRY(COM_AD_D[4] & (VC21_sout_node[2] # !VC21_cout[1]) # !COM_AD_D[4] & VC21_sout_node[2] & !VC21_cout[1]);


--VC3_sout_node[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

VC3_sout_node[2]_lut_out = COM_AD_D[4] $ VC3_sout_node[2] $ !VC3_cout[1];
VC3_sout_node[2] = DFFE(VC3_sout_node[2]_lut_out, GLOBAL(HE1_outclock0), !WB1L51, , );

--VC3_cout[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

VC3_cout[2] = CARRY(COM_AD_D[4] & (VC3_sout_node[2] # !VC3_cout[1]) # !COM_AD_D[4] & VC3_sout_node[2] & !VC3_cout[1]);


--RC3L1 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00013|$00012~0
--operation mode is normal

RC3L1 = GB11_sload_path[1] # GB11_sload_path[0] & VC21_sout_node[2] # !GB11_sload_path[0] & VC3_sout_node[2];


--VC03_sout_node[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

VC03_sout_node[2]_lut_out = COM_AD_D[4] $ VC03_sout_node[2] $ !VC03_cout[1];
VC03_sout_node[2] = DFFE(VC03_sout_node[2]_lut_out, GLOBAL(HE1_outclock0), !WB1L5, , );

--VC03_cout[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

VC03_cout[2] = CARRY(COM_AD_D[4] & (VC03_sout_node[2] # !VC03_cout[1]) # !COM_AD_D[4] & VC03_sout_node[2] & !VC03_cout[1]);


--VC12_sout_node[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

VC12_sout_node[2]_lut_out = COM_AD_D[4] $ VC12_sout_node[2] $ !VC12_cout[1];
VC12_sout_node[2] = DFFE(VC12_sout_node[2]_lut_out, GLOBAL(HE1_outclock0), !WB1L01, , );

--VC12_cout[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

VC12_cout[2] = CARRY(COM_AD_D[4] & (VC12_sout_node[2] # !VC12_cout[1]) # !COM_AD_D[4] & VC12_sout_node[2] & !VC12_cout[1]);


--VC21_sout_node[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]
--operation mode is arithmetic

VC21_sout_node[4]_lut_out = COM_AD_D[6] $ VC21_sout_node[4] $ !VC21_cout[3];
VC21_sout_node[4] = DFFE(VC21_sout_node[4]_lut_out, GLOBAL(HE1_outclock0), !WB1L12, , );

--VC21_cout[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[4]
--operation mode is arithmetic

VC21_cout[4] = CARRY(COM_AD_D[6] & (VC21_sout_node[4] # !VC21_cout[3]) # !COM_AD_D[6] & VC21_sout_node[4] & !VC21_cout[3]);


--VC3_sout_node[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]
--operation mode is arithmetic

VC3_sout_node[4]_lut_out = COM_AD_D[6] $ VC3_sout_node[4] $ !VC3_cout[3];
VC3_sout_node[4] = DFFE(VC3_sout_node[4]_lut_out, GLOBAL(HE1_outclock0), !WB1L51, , );

--VC3_cout[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[4]
--operation mode is arithmetic

VC3_cout[4] = CARRY(COM_AD_D[6] & (VC3_sout_node[4] # !VC3_cout[3]) # !COM_AD_D[6] & VC3_sout_node[4] & !VC3_cout[3]);


--RC5L1 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00017|$00012~0
--operation mode is normal

RC5L1 = GB11_sload_path[1] # GB11_sload_path[0] & VC21_sout_node[4] # !GB11_sload_path[0] & VC3_sout_node[4];


--VC03_sout_node[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]
--operation mode is arithmetic

VC03_sout_node[4]_lut_out = COM_AD_D[6] $ VC03_sout_node[4] $ !VC03_cout[3];
VC03_sout_node[4] = DFFE(VC03_sout_node[4]_lut_out, GLOBAL(HE1_outclock0), !WB1L5, , );

--VC03_cout[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[4]
--operation mode is arithmetic

VC03_cout[4] = CARRY(COM_AD_D[6] & (VC03_sout_node[4] # !VC03_cout[3]) # !COM_AD_D[6] & VC03_sout_node[4] & !VC03_cout[3]);


--VC12_sout_node[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]
--operation mode is arithmetic

VC12_sout_node[4]_lut_out = COM_AD_D[6] $ VC12_sout_node[4] $ !VC12_cout[3];
VC12_sout_node[4] = DFFE(VC12_sout_node[4]_lut_out, GLOBAL(HE1_outclock0), !WB1L01, , );

--VC12_cout[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[4]
--operation mode is arithmetic

VC12_cout[4] = CARRY(COM_AD_D[6] & (VC12_sout_node[4] # !VC12_cout[3]) # !COM_AD_D[6] & VC12_sout_node[4] & !VC12_cout[3]);


--VC51_cs_buffer[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]
--operation mode is arithmetic

VC51_cs_buffer[0] = VC21_sout_node[5] $ VC81_sout_node[0];

--VC51_cout[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

VC51_cout[0] = CARRY(VC21_sout_node[5] & VC81_sout_node[0]);


--VC6_cs_buffer[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]
--operation mode is arithmetic

VC6_cs_buffer[0] = VC3_sout_node[5] $ VC9_sout_node[0];

--VC6_cout[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

VC6_cout[0] = CARRY(VC3_sout_node[5] & VC9_sout_node[0]);


--RC6L1 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00019|$00012~0
--operation mode is normal

RC6L1 = GB11_sload_path[1] # GB11_sload_path[0] & VC51_cs_buffer[0] # !GB11_sload_path[0] & VC6_cs_buffer[0];


--VC33_cs_buffer[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]
--operation mode is arithmetic

VC33_cs_buffer[0] = VC03_sout_node[5] $ VC63_sout_node[0];

--VC33_cout[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

VC33_cout[0] = CARRY(VC03_sout_node[5] & VC63_sout_node[0]);


--VC42_cs_buffer[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]
--operation mode is arithmetic

VC42_cs_buffer[0] = VC12_sout_node[5] $ VC72_sout_node[0];

--VC42_cout[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

VC42_cout[0] = CARRY(VC12_sout_node[5] & VC72_sout_node[0]);


--VC51_cs_buffer[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[3]
--operation mode is arithmetic

VC51_cs_buffer[3] = VC81_sout_node[3] $ VC51_cout[2];

--VC51_cout[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

VC51_cout[3] = CARRY(!VC51_cout[2] # !VC81_sout_node[3]);


--VC6_cs_buffer[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[3]
--operation mode is arithmetic

VC6_cs_buffer[3] = VC9_sout_node[3] $ VC6_cout[2];

--VC6_cout[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

VC6_cout[3] = CARRY(!VC6_cout[2] # !VC9_sout_node[3]);


--RC9L1 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00025|$00012~0
--operation mode is normal

RC9L1 = GB11_sload_path[1] # GB11_sload_path[0] & VC51_cs_buffer[3] # !GB11_sload_path[0] & VC6_cs_buffer[3];


--VC33_cs_buffer[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[3]
--operation mode is arithmetic

VC33_cs_buffer[3] = VC63_sout_node[3] $ VC33_cout[2];

--VC33_cout[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

VC33_cout[3] = CARRY(!VC33_cout[2] # !VC63_sout_node[3]);


--VC42_cs_buffer[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[3]
--operation mode is arithmetic

VC42_cs_buffer[3] = VC72_sout_node[3] $ VC42_cout[2];

--VC42_cout[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

VC42_cout[3] = CARRY(!VC42_cout[2] # !VC72_sout_node[3]);


--RC01L1 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00027|$00012~0
--operation mode is normal

RC01L1 = GB11_sload_path[1] # GB11_sload_path[0] & VC51_cs_buffer[4] # !GB11_sload_path[0] & VC6_cs_buffer[4];


--SD1L94Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|muxsel1~reg
--operation mode is normal

SD1L94Q_lut_out = SD1L84 # SD1L64 & !CE1L11Q # !SD1L62;
SD1L94Q = DFFE(SD1L94Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--CD2_dffs[7] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

CD2_dffs[7]_lut_out = GB63_sload_path[7] & (CD2_dffs[8] # NB1L71Q) # !GB63_sload_path[7] & CD2_dffs[8] & !NB1L71Q;
CD2_dffs[7] = DFFE(CD2_dffs[7]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[7] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

CD4_dffs[7]_lut_out = GB63_sload_path[7] & (CD4_dffs[8] # DD1L7Q) # !GB63_sload_path[7] & CD4_dffs[8] & !DD1L7Q;
CD4_dffs[7] = DFFE(CD4_dffs[7]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--SD1L54Q is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|muxsel0~reg
--operation mode is normal

SD1L54Q_lut_out = SD1L34 # SD1L44 # SD1L83 & CE1L11Q;
SD1L54Q = DFFE(SD1L54Q_lut_out, GLOBAL(HE1_outclock0), !UB1L3, , );


--RC55L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|$00012~0
--operation mode is normal

RC55L1 = SD1L94Q # SD1L54Q & CD2_dffs[7] # !SD1L54Q & CD4_dffs[7];


--JB3_q[7] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[7]
JB3_q[7]_data_in = COM_AD_D[7];
JB3_q[7]_write_enable = MD1_valid_wreq;
JB3_q[7]_clock_0 = GLOBAL(HE1_outclock0);
JB3_q[7]_clock_1 = GLOBAL(HE1_outclock0);
JB3_q[7]_clear_0 = !DD1L21Q;
JB3_q[7]_clock_enable_1 = MD1_valid_rreq;
JB3_q[7]_write_address = WR_ADDR(GB71_sload_path[0], GB71_sload_path[1], GB71_sload_path[2], GB71_sload_path[3], GB71_sload_path[4], GB71_sload_path[5]);
JB3_q[7]_read_address = RD_ADDR(JB3L11, GB61_sload_path[0], GB61_sload_path[1], GB61_sload_path[2], GB61_sload_path[3], GB61_sload_path[4]);
JB3_q[7] = MEMORY_SEGMENT(JB3_q[7]_data_in, JB3_q[7]_write_enable, JB3_q[7]_clock_0, JB3_q[7]_clock_1, JB3_q[7]_clear_0, , , JB3_q[7]_clock_enable_1, VCC, JB3_q[7]_write_address, JB3_q[7]_read_address);


--RC55L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|result_node~12
--operation mode is normal

RC55L2 = (JB3_q[7] & !SD1L54Q # !SD1L94Q) & CASCADE(RC55L1);


--RC45L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|altr_temp~6
--operation mode is normal

RC45L1 = SD1L54Q # SD1L94Q;


--RC45L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|result_node~12
--operation mode is normal

RC45L2 = (GB22_sload_path[7] & !SD1L54Q # !SD1L94Q) & CASCADE(RC45L1);


--Y1L952Q is slaveregister:slaveregister_inst|dom_id[47]~reg0
--operation mode is normal

Y1L952Q_lut_out = NE1_MASTERHWDATA[15];
Y1L952Q = DFFE(Y1L952Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L162);


--Y1L152Q is slaveregister:slaveregister_inst|dom_id[39]~reg0
--operation mode is normal

Y1L152Q_lut_out = NE1_MASTERHWDATA[7];
Y1L152Q = DFFE(Y1L152Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L162);


--RC75L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00018|$00012~0
--operation mode is normal

RC75L1 = SD1L94Q # SD1L54Q & Y1L952Q # !SD1L54Q & Y1L152Q;


--RC83L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00020|altr_temp~35
--operation mode is normal

RC83L2 = (SD1L65Q & !SD1L94Q) & CASCADE(RC73L1);


--Y1L522Q is slaveregister:slaveregister_inst|dom_id[15]~reg0
--operation mode is normal

Y1L522Q_lut_out = NE1_MASTERHWDATA[15];
Y1L522Q = DFFE(Y1L522Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L142);


--Y1L712Q is slaveregister:slaveregister_inst|dom_id[7]~reg0
--operation mode is normal

Y1L712Q_lut_out = NE1_MASTERHWDATA[7];
Y1L712Q = DFFE(Y1L712Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L142);


--RC65L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00016|$00012~0
--operation mode is normal

RC65L1 = SD1L94Q # SD1L54Q & Y1L522Q # !SD1L54Q & Y1L712Q;


--Y1L342Q is slaveregister:slaveregister_inst|dom_id[31]~reg0
--operation mode is normal

Y1L342Q_lut_out = NE1_MASTERHWDATA[31];
Y1L342Q = DFFE(Y1L342Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L142);


--Y1L332Q is slaveregister:slaveregister_inst|dom_id[23]~reg0
--operation mode is normal

Y1L332Q_lut_out = NE1_MASTERHWDATA[23];
Y1L332Q = DFFE(Y1L332Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L142);


--RC65L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00016|result_node~23
--operation mode is normal

RC65L2 = (SD1L54Q & Y1L342Q # !SD1L54Q & Y1L332Q # !SD1L94Q) & CASCADE(RC65L1);


--RC84L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00020|$00012~0
--operation mode is normal

RC84L1 = SD1L06Q # SD1L65Q & RC54L2 # !SD1L65Q & RC44L2;


--RC84L3 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00020|result_node~18
--operation mode is normal

RC84L3 = (RC84L2 # RC64L2 & !SD1L65Q # !SD1L06Q) & CASCADE(RC84L1);


--DD1L61Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_af_ct_aclr~reg
--operation mode is normal

DD1L61Q_lut_out = !DD1L31 & !DD1L41 & !DD1L51 & !DD1L11Q;
DD1L61Q = DFFE(DD1L61Q_lut_out, GLOBAL(HE1_outclock0), !UB1L93, , );


--DD1L2 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|altr_temp~307
--operation mode is normal

DD1L2 = DD1L5Q & !SD1L49Q;


--DD1L4Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~13
--operation mode is normal

DD1L4Q_lut_out = DD1L01Q;
DD1L4Q = DFFE(DD1L4Q_lut_out, GLOBAL(HE1_outclock0), !UB1L93, , );


--YB1_inst10[7] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|inst10[7]
--operation mode is normal

YB1_inst10[7]_lut_out = COM_AD_D[7];
YB1_inst10[7] = DFFE(YB1_inst10[7]_lut_out, GLOBAL(HE1_outclock0), , , );


--CD2_dffs[0] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

CD2_dffs[0]_lut_out = GB63_sload_path[0] & (CD2_dffs[1] # NB1L71Q) # !GB63_sload_path[0] & CD2_dffs[1] & !NB1L71Q;
CD2_dffs[0] = DFFE(CD2_dffs[0]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[0] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

CD4_dffs[0]_lut_out = GB63_sload_path[0] & (CD4_dffs[1] # DD1L7Q) # !GB63_sload_path[0] & CD4_dffs[1] & !DD1L7Q;
CD4_dffs[0] = DFFE(CD4_dffs[0]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--RC02L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|$00012~0
--operation mode is normal

RC02L1 = SD1L94Q # SD1L54Q & CD2_dffs[0] # !SD1L54Q & CD4_dffs[0];


--JB3_q[8] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[8]
JB3_q[8]_data_in = COM_AD_D[8];
JB3_q[8]_write_enable = MD1_valid_wreq;
JB3_q[8]_clock_0 = GLOBAL(HE1_outclock0);
JB3_q[8]_clock_1 = GLOBAL(HE1_outclock0);
JB3_q[8]_clear_0 = !DD1L21Q;
JB3_q[8]_clock_enable_1 = MD1_valid_rreq;
JB3_q[8]_write_address = WR_ADDR(GB71_sload_path[0], GB71_sload_path[1], GB71_sload_path[2], GB71_sload_path[3], GB71_sload_path[4], GB71_sload_path[5]);
JB3_q[8]_read_address = RD_ADDR(JB3L11, GB61_sload_path[0], GB61_sload_path[1], GB61_sload_path[2], GB61_sload_path[3], GB61_sload_path[4]);
JB3_q[8] = MEMORY_SEGMENT(JB3_q[8]_data_in, JB3_q[8]_write_enable, JB3_q[8]_clock_0, JB3_q[8]_clock_1, JB3_q[8]_clear_0, , , JB3_q[8]_clock_enable_1, VCC, JB3_q[8]_write_address, JB3_q[8]_read_address);


--JB3_q[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[0]
JB3_q[0]_data_in = COM_AD_D[0];
JB3_q[0]_write_enable = MD1_valid_wreq;
JB3_q[0]_clock_0 = GLOBAL(HE1_outclock0);
JB3_q[0]_clock_1 = GLOBAL(HE1_outclock0);
JB3_q[0]_clear_0 = !DD1L21Q;
JB3_q[0]_clock_enable_1 = MD1_valid_rreq;
JB3_q[0]_write_address = WR_ADDR(GB71_sload_path[0], GB71_sload_path[1], GB71_sload_path[2], GB71_sload_path[3], GB71_sload_path[4], GB71_sload_path[5]);
JB3_q[0]_read_address = RD_ADDR(JB3L11, GB61_sload_path[0], GB61_sload_path[1], GB61_sload_path[2], GB61_sload_path[3], GB61_sload_path[4]);
JB3_q[0] = MEMORY_SEGMENT(JB3_q[0]_data_in, JB3_q[0]_write_enable, JB3_q[0]_clock_0, JB3_q[0]_clock_1, JB3_q[0]_clear_0, , , JB3_q[0]_clock_enable_1, VCC, JB3_q[0]_write_address, JB3_q[0]_read_address);


--RC02L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|result_node~21
--operation mode is normal

RC02L2 = (SD1L54Q & JB3_q[8] # !SD1L54Q & JB3_q[0] # !SD1L94Q) & CASCADE(RC02L1);


--RC91L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|altr_temp~6
--operation mode is normal

RC91L1 = SD1L94Q # SD1L54Q & !A_nB;


--RC91L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|result_node~12
--operation mode is normal

RC91L2 = (GB22_sload_path[0] & !SD1L54Q # !SD1L94Q) & CASCADE(RC91L1);


--Y1L252Q is slaveregister:slaveregister_inst|dom_id[40]~reg0
--operation mode is normal

Y1L252Q_lut_out = NE1_MASTERHWDATA[8];
Y1L252Q = DFFE(Y1L252Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L162);


--Y1L442Q is slaveregister:slaveregister_inst|dom_id[32]~reg0
--operation mode is normal

Y1L442Q_lut_out = NE1_MASTERHWDATA[0];
Y1L442Q = DFFE(Y1L442Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L162);


--RC22L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00018|$00012~0
--operation mode is normal

RC22L1 = SD1L94Q # SD1L54Q & Y1L252Q # !SD1L54Q & Y1L442Q;


--Y1L812Q is slaveregister:slaveregister_inst|dom_id[8]~reg0
--operation mode is normal

Y1L812Q_lut_out = NE1_MASTERHWDATA[8];
Y1L812Q = DFFE(Y1L812Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L142);


--Y1L012Q is slaveregister:slaveregister_inst|dom_id[0]~reg0
--operation mode is normal

Y1L012Q_lut_out = NE1_MASTERHWDATA[0];
Y1L012Q = DFFE(Y1L012Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L142);


--RC12L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00016|$00012~0
--operation mode is normal

RC12L1 = SD1L94Q # SD1L54Q & Y1L812Q # !SD1L54Q & Y1L012Q;


--Y1L432Q is slaveregister:slaveregister_inst|dom_id[24]~reg0
--operation mode is normal

Y1L432Q_lut_out = NE1_MASTERHWDATA[24];
Y1L432Q = DFFE(Y1L432Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L142);


--Y1L622Q is slaveregister:slaveregister_inst|dom_id[16]~reg0
--operation mode is normal

Y1L622Q_lut_out = NE1_MASTERHWDATA[16];
Y1L622Q = DFFE(Y1L622Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L142);


--RC12L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00016|result_node~23
--operation mode is normal

RC12L2 = (SD1L54Q & Y1L432Q # !SD1L54Q & Y1L622Q # !SD1L94Q) & CASCADE(RC12L1);


--RC33L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00020|$00012~0
--operation mode is normal

RC33L1 = SD1L06Q # SD1L65Q & RC03L2 # !SD1L65Q & RC92L2;


--RC33L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00020|result_node~25
--operation mode is normal

RC33L2 = (SD1L65Q & RC23L2 # !SD1L65Q & RC13L2 # !SD1L06Q) & CASCADE(RC33L1);


--CD3_dffs[6] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

CD3_dffs[6]_lut_out = RC84L3 & (CD3_dffs[7] # CE1L11Q) # !RC84L3 & CD3_dffs[7] & !CE1L11Q;
CD3_dffs[6] = DFFE(CD3_dffs[6]_lut_out, GLOBAL(HE1_outclock0), CE1L9Q, , CE1L01Q);


--VC81_sout_node[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

VC81_sout_node[2]_lut_out = COM_AD_D[9] $ VC51_cs_buffer[2] $ !VC81_cout[1];
VC81_sout_node[2] = DFFE(VC81_sout_node[2]_lut_out, GLOBAL(HE1_outclock0), !WB1L12, , );

--VC81_cout[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

VC81_cout[2] = CARRY(COM_AD_D[9] & (VC51_cs_buffer[2] # !VC81_cout[1]) # !COM_AD_D[9] & VC51_cs_buffer[2] & !VC81_cout[1]);


--VC9_sout_node[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

VC9_sout_node[2]_lut_out = COM_AD_D[9] $ VC6_cs_buffer[2] $ !VC9_cout[1];
VC9_sout_node[2] = DFFE(VC9_sout_node[2]_lut_out, GLOBAL(HE1_outclock0), !WB1L51, , );

--VC9_cout[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

VC9_cout[2] = CARRY(COM_AD_D[9] & (VC6_cs_buffer[2] # !VC9_cout[1]) # !COM_AD_D[9] & VC6_cs_buffer[2] & !VC9_cout[1]);


--VC63_sout_node[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

VC63_sout_node[2]_lut_out = COM_AD_D[9] $ VC33_cs_buffer[2] $ !VC63_cout[1];
VC63_sout_node[2] = DFFE(VC63_sout_node[2]_lut_out, GLOBAL(HE1_outclock0), !WB1L5, , );

--VC63_cout[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

VC63_cout[2] = CARRY(COM_AD_D[9] & (VC33_cs_buffer[2] # !VC63_cout[1]) # !COM_AD_D[9] & VC33_cs_buffer[2] & !VC63_cout[1]);


--VC72_sout_node[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

VC72_sout_node[2]_lut_out = COM_AD_D[9] $ VC42_cs_buffer[2] $ !VC72_cout[1];
VC72_sout_node[2] = DFFE(VC72_sout_node[2]_lut_out, GLOBAL(HE1_outclock0), !WB1L01, , );

--VC72_cout[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

VC72_cout[2] = CARRY(COM_AD_D[9] & (VC42_cs_buffer[2] # !VC72_cout[1]) # !COM_AD_D[9] & VC42_cs_buffer[2] & !VC72_cout[1]);


--VC81_sout_node[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

VC81_sout_node[1]_lut_out = COM_AD_D[8] $ VC51_cs_buffer[1] $ VC81_cout[0];
VC81_sout_node[1] = DFFE(VC81_sout_node[1]_lut_out, GLOBAL(HE1_outclock0), !WB1L12, , );

--VC81_cout[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

VC81_cout[1] = CARRY(COM_AD_D[8] & !VC51_cs_buffer[1] & !VC81_cout[0] # !COM_AD_D[8] & (!VC81_cout[0] # !VC51_cs_buffer[1]));


--VC9_sout_node[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

VC9_sout_node[1]_lut_out = COM_AD_D[8] $ VC6_cs_buffer[1] $ VC9_cout[0];
VC9_sout_node[1] = DFFE(VC9_sout_node[1]_lut_out, GLOBAL(HE1_outclock0), !WB1L51, , );

--VC9_cout[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

VC9_cout[1] = CARRY(COM_AD_D[8] & !VC6_cs_buffer[1] & !VC9_cout[0] # !COM_AD_D[8] & (!VC9_cout[0] # !VC6_cs_buffer[1]));


--VC63_sout_node[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

VC63_sout_node[1]_lut_out = COM_AD_D[8] $ VC33_cs_buffer[1] $ VC63_cout[0];
VC63_sout_node[1] = DFFE(VC63_sout_node[1]_lut_out, GLOBAL(HE1_outclock0), !WB1L5, , );

--VC63_cout[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

VC63_cout[1] = CARRY(COM_AD_D[8] & !VC33_cs_buffer[1] & !VC63_cout[0] # !COM_AD_D[8] & (!VC63_cout[0] # !VC33_cs_buffer[1]));


--VC72_sout_node[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

VC72_sout_node[1]_lut_out = COM_AD_D[8] $ VC42_cs_buffer[1] $ VC72_cout[0];
VC72_sout_node[1] = DFFE(VC72_sout_node[1]_lut_out, GLOBAL(HE1_outclock0), !WB1L01, , );

--VC72_cout[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

VC72_cout[1] = CARRY(COM_AD_D[8] & !VC42_cs_buffer[1] & !VC72_cout[0] # !COM_AD_D[8] & (!VC72_cout[0] # !VC42_cs_buffer[1]));


--VC81_sout_node[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]
--operation mode is arithmetic

VC81_sout_node[0]_lut_out = COM_AD_D[7] $ VC51_cs_buffer[0];
VC81_sout_node[0] = DFFE(VC81_sout_node[0]_lut_out, GLOBAL(HE1_outclock0), !WB1L12, , );

--VC81_cout[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

VC81_cout[0] = CARRY(COM_AD_D[7] & VC51_cs_buffer[0]);


--VC9_sout_node[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]
--operation mode is arithmetic

VC9_sout_node[0]_lut_out = COM_AD_D[7] $ VC6_cs_buffer[0];
VC9_sout_node[0] = DFFE(VC9_sout_node[0]_lut_out, GLOBAL(HE1_outclock0), !WB1L51, , );

--VC9_cout[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

VC9_cout[0] = CARRY(COM_AD_D[7] & VC6_cs_buffer[0]);


--VC63_sout_node[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]
--operation mode is arithmetic

VC63_sout_node[0]_lut_out = COM_AD_D[7] $ VC33_cs_buffer[0];
VC63_sout_node[0] = DFFE(VC63_sout_node[0]_lut_out, GLOBAL(HE1_outclock0), !WB1L5, , );

--VC63_cout[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

VC63_cout[0] = CARRY(COM_AD_D[7] & VC33_cs_buffer[0]);


--VC72_sout_node[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]
--operation mode is arithmetic

VC72_sout_node[0]_lut_out = COM_AD_D[7] $ VC42_cs_buffer[0];
VC72_sout_node[0] = DFFE(VC72_sout_node[0]_lut_out, GLOBAL(HE1_outclock0), !WB1L01, , );

--VC72_cout[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

VC72_cout[0] = CARRY(COM_AD_D[7] & VC42_cs_buffer[0]);


--VC81_sout_node[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

VC81_sout_node[3]_lut_out = VC51_cs_buffer[3] $ VC81_cout[2];
VC81_sout_node[3] = DFFE(VC81_sout_node[3]_lut_out, GLOBAL(HE1_outclock0), !WB1L12, , );

--VC81_cout[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

VC81_cout[3] = CARRY(!VC81_cout[2] # !VC51_cs_buffer[3]);


--VC9_sout_node[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

VC9_sout_node[3]_lut_out = VC6_cs_buffer[3] $ VC9_cout[2];
VC9_sout_node[3] = DFFE(VC9_sout_node[3]_lut_out, GLOBAL(HE1_outclock0), !WB1L51, , );

--VC9_cout[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

VC9_cout[3] = CARRY(!VC9_cout[2] # !VC6_cs_buffer[3]);


--VC63_sout_node[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

VC63_sout_node[3]_lut_out = VC33_cs_buffer[3] $ VC63_cout[2];
VC63_sout_node[3] = DFFE(VC63_sout_node[3]_lut_out, GLOBAL(HE1_outclock0), !WB1L5, , );

--VC63_cout[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

VC63_cout[3] = CARRY(!VC63_cout[2] # !VC33_cs_buffer[3]);


--VC72_sout_node[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

VC72_sout_node[3]_lut_out = VC42_cs_buffer[3] $ VC72_cout[2];
VC72_sout_node[3] = DFFE(VC72_sout_node[3]_lut_out, GLOBAL(HE1_outclock0), !WB1L01, , );

--VC72_cout[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

VC72_cout[3] = CARRY(!VC72_cout[2] # !VC42_cs_buffer[3]);


--SD1L74 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|muxsel1~408
--operation mode is normal

SD1L74 = CE1L11Q & (SD1L97Q # SD1L57Q);


--SD1L84 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|muxsel1~594
--operation mode is normal

SD1L84 = SD1L74 # SD1L59Q # GB52L9 & SD1L79Q;


--SD1L64 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|muxsel1~385
--operation mode is normal

SD1L64 = SD1L28Q # SD1L77Q # SD1L78Q;


--CD2_dffs[8] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]
--operation mode is normal

CD2_dffs[8]_lut_out = GB63_sload_path[8] & (CD2_dffs[9] # NB1L71Q) # !GB63_sload_path[8] & CD2_dffs[9] & !NB1L71Q;
CD2_dffs[8] = DFFE(CD2_dffs[8]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--NB1L71Q is dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|tx_time_lat~reg
--operation mode is normal

NB1L71Q_lut_out = NB1L5;
NB1L71Q = DFFE(NB1L71Q_lut_out, GLOBAL(HE1_outclock0), MB1L351Q, , );


--LB1_inst36 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst36
--operation mode is normal

LB1_inst36 = NB1L71Q # SD1L79Q;


--CD4_dffs[8] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[8]
--operation mode is normal

CD4_dffs[8]_lut_out = GB63_sload_path[8] & (CD4_dffs[9] # DD1L7Q) # !GB63_sload_path[8] & CD4_dffs[9] & !DD1L7Q;
CD4_dffs[8] = DFFE(CD4_dffs[8]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--LB1_inst38 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst38
--operation mode is normal

LB1_inst38 = DD1L7Q # SD1L09Q;


--SD1L04 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|muxsel0~281
--operation mode is normal

SD1L04 = SD1L78Q & (CE1L11Q # SD1L76Q & CE1L8Q) # !SD1L78Q & SD1L76Q & CE1L8Q;


--SD1L93 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|muxsel0~268
--operation mode is normal

SD1L93 = SD1L08Q # SD1L59Q;


--SD1L34 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|muxsel0~302
--operation mode is normal

SD1L34 = SD1L04 # !CE1L11Q & (SD1L93 # !SD1L71);


--SD1L14 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|muxsel0~284
--operation mode is normal

SD1L14 = SD1L39Q # GB52L9 & SD1L09Q # !GB52L9 & SD1L79Q;


--SD1L24 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|muxsel0~291
--operation mode is normal

SD1L24 = SD1L48Q # SD1L18Q;


--SD1L44 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|muxsel0~305
--operation mode is normal

SD1L44 = SD1L4 # SD1L14 # SD1L24 # !SD1L21;


--SD1L73 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|muxsel0~235
--operation mode is normal

SD1L73 = MB1L38Q & SD1L56Q & !MB1L78Q & !MB1L68Q;


--SD1L63 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|muxsel0~206
--operation mode is normal

SD1L63 = !SD1L87Q & !SD1L47Q & !SD1L67Q;


--SD1L83 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|muxsel0~257
--operation mode is normal

SD1L83 = SD1L73 # SD1L69Q # SD1L38Q # !SD1L63;


--MD1_valid_rreq is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|valid_rreq
--operation mode is normal

MD1_valid_rreq = DD1L81Q & MD1_b_non_empty;


--LD1_rd_ptr_lsb is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|rd_ptr_lsb
--operation mode is normal

LD1_rd_ptr_lsb_lut_out = !LD1_rd_ptr_lsb;
LD1_rd_ptr_lsb = DFFE(LD1_rd_ptr_lsb_lut_out, GLOBAL(HE1_outclock0), DD1L21Q, , MD1_valid_rreq);


--Y1L142 is slaveregister:slaveregister_inst|dom_id[31]~129
--operation mode is normal

Y1L142 = Y1L242 & Y1L172 & B1L42Q & !B1L11Q;


--CD2_dffs[6] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

CD2_dffs[6]_lut_out = GB63_sload_path[6] & (CD2_dffs[7] # NB1L71Q) # !GB63_sload_path[6] & CD2_dffs[7] & !NB1L71Q;
CD2_dffs[6] = DFFE(CD2_dffs[6]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[6] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

CD4_dffs[6]_lut_out = GB63_sload_path[6] & (CD4_dffs[7] # DD1L7Q) # !GB63_sload_path[6] & CD4_dffs[7] & !DD1L7Q;
CD4_dffs[6] = DFFE(CD4_dffs[6]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--RC05L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|$00012~0
--operation mode is normal

RC05L1 = SD1L94Q # SD1L54Q & CD2_dffs[6] # !SD1L54Q & CD4_dffs[6];


--JB3_q[6] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[6]
JB3_q[6]_data_in = COM_AD_D[6];
JB3_q[6]_write_enable = MD1_valid_wreq;
JB3_q[6]_clock_0 = GLOBAL(HE1_outclock0);
JB3_q[6]_clock_1 = GLOBAL(HE1_outclock0);
JB3_q[6]_clear_0 = !DD1L21Q;
JB3_q[6]_clock_enable_1 = MD1_valid_rreq;
JB3_q[6]_write_address = WR_ADDR(GB71_sload_path[0], GB71_sload_path[1], GB71_sload_path[2], GB71_sload_path[3], GB71_sload_path[4], GB71_sload_path[5]);
JB3_q[6]_read_address = RD_ADDR(JB3L11, GB61_sload_path[0], GB61_sload_path[1], GB61_sload_path[2], GB61_sload_path[3], GB61_sload_path[4]);
JB3_q[6] = MEMORY_SEGMENT(JB3_q[6]_data_in, JB3_q[6]_write_enable, JB3_q[6]_clock_0, JB3_q[6]_clock_1, JB3_q[6]_clear_0, , , JB3_q[6]_clock_enable_1, VCC, JB3_q[6]_write_address, JB3_q[6]_read_address);


--RC05L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|result_node~12
--operation mode is normal

RC05L2 = (JB3_q[6] & !SD1L54Q # !SD1L94Q) & CASCADE(RC05L1);


--MB1L44Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|cmd_snd2~reg
--operation mode is normal

MB1L44Q_lut_out = MB1L04 # UB1L91 & MB1L211Q # !MB1L14;
MB1L44Q = DFFE(MB1L44Q_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--MB1L93Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|cmd_snd1~reg
--operation mode is normal

MB1L93Q_lut_out = MB1L83 # UB1L91 & MB1L211Q # !MB1L14;
MB1L93Q = DFFE(MB1L93Q_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--MB1L53Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|cmd_snd0~reg
--operation mode is normal

MB1L53Q_lut_out = MB1L43 # MB1L33 & MB1L211Q # !MB1L24;
MB1L53Q = DFFE(MB1L53Q_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--XC2L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|control_byte:inst2|Par_74180:par|54~14
--operation mode is normal

XC2L1 = A_nB $ MB1L44Q $ MB1L93Q $ !MB1L53Q;


--MB1L05Q is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|cmd_snd3~reg
--operation mode is normal

MB1L05Q_lut_out = MB1L2 # MB1L94 # MB1L54 & MB1L17Q;
MB1L05Q = DFFE(MB1L05Q_lut_out, GLOBAL(HE1_outclock0), !MB1L921, , );


--RC94L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|altr_temp~6
--operation mode is normal

RC94L1 = SD1L94Q # SD1L54Q & (XC2L1 $ MB1L05Q);


--RC94L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|result_node~12
--operation mode is normal

RC94L2 = (GB22_sload_path[6] & !SD1L54Q # !SD1L94Q) & CASCADE(RC94L1);


--Y1L852Q is slaveregister:slaveregister_inst|dom_id[46]~reg0
--operation mode is normal

Y1L852Q_lut_out = NE1_MASTERHWDATA[14];
Y1L852Q = DFFE(Y1L852Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L162);


--Y1L052Q is slaveregister:slaveregister_inst|dom_id[38]~reg0
--operation mode is normal

Y1L052Q_lut_out = NE1_MASTERHWDATA[6];
Y1L052Q = DFFE(Y1L052Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L162);


--RC25L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00018|$00012~0
--operation mode is normal

RC25L1 = SD1L94Q # SD1L54Q & Y1L852Q # !SD1L54Q & Y1L052Q;


--Y1L422Q is slaveregister:slaveregister_inst|dom_id[14]~reg0
--operation mode is normal

Y1L422Q_lut_out = NE1_MASTERHWDATA[14];
Y1L422Q = DFFE(Y1L422Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L142);


--Y1L612Q is slaveregister:slaveregister_inst|dom_id[6]~reg0
--operation mode is normal

Y1L612Q_lut_out = NE1_MASTERHWDATA[6];
Y1L612Q = DFFE(Y1L612Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L142);


--RC15L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00016|$00012~0
--operation mode is normal

RC15L1 = SD1L94Q # SD1L54Q & Y1L422Q # !SD1L54Q & Y1L612Q;


--Y1L042Q is slaveregister:slaveregister_inst|dom_id[30]~reg0
--operation mode is normal

Y1L042Q_lut_out = NE1_MASTERHWDATA[30];
Y1L042Q = DFFE(Y1L042Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L142);


--Y1L232Q is slaveregister:slaveregister_inst|dom_id[22]~reg0
--operation mode is normal

Y1L232Q_lut_out = NE1_MASTERHWDATA[22];
Y1L232Q = DFFE(Y1L232Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L142);


--RC15L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00016|result_node~23
--operation mode is normal

RC15L2 = (SD1L54Q & Y1L042Q # !SD1L54Q & Y1L232Q # !SD1L94Q) & CASCADE(RC15L1);


--RC34L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00020|$00012~0
--operation mode is normal

RC34L1 = SD1L06Q # SD1L65Q & RC04L2 # !SD1L65Q & RC93L2;


--RC34L3 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00020|result_node~18
--operation mode is normal

RC34L3 = (RC34L2 # RC14L2 & !SD1L65Q # !SD1L06Q) & CASCADE(RC34L1);


--DD1L31 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_af_ct_aclr~49
--operation mode is normal

DD1L31 = GB41L41 & (DD1L8Q # !DD1L21Q & !MB1L411Q) # !GB41L41 & !DD1L21Q & !MB1L411Q;


--DD1L41 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_af_ct_aclr~52
--operation mode is normal

DD1L41 = DD1L5Q # DD1L6Q # DD1L7Q # DD1L3Q;


--DD1L01Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~19
--operation mode is normal

DD1L01Q_lut_out = DD1L5Q & SD1L49Q;
DD1L01Q = DFFE(DD1L01Q_lut_out, GLOBAL(HE1_outclock0), !UB1L93, , );


--DD1L51 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_af_ct_aclr~74
--operation mode is normal

DD1L51 = DD1L01Q # DD1L4Q;


--YB1_inst10[6] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|inst10[6]
--operation mode is normal

YB1_inst10[6]_lut_out = COM_AD_D[6];
YB1_inst10[6] = DFFE(YB1_inst10[6]_lut_out, GLOBAL(HE1_outclock0), , , );


--CD2_dffs[1] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

CD2_dffs[1]_lut_out = GB63_sload_path[1] & (CD2_dffs[2] # NB1L71Q) # !GB63_sload_path[1] & CD2_dffs[2] & !NB1L71Q;
CD2_dffs[1] = DFFE(CD2_dffs[1]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[1] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

CD4_dffs[1]_lut_out = GB63_sload_path[1] & (CD4_dffs[2] # DD1L7Q) # !GB63_sload_path[1] & CD4_dffs[2] & !DD1L7Q;
CD4_dffs[1] = DFFE(CD4_dffs[1]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--RC52L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

RC52L1 = SD1L94Q # SD1L54Q & CD2_dffs[1] # !SD1L54Q & CD4_dffs[1];


--JB3_q[9] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[9]
JB3_q[9]_data_in = COM_AD_D[9];
JB3_q[9]_write_enable = MD1_valid_wreq;
JB3_q[9]_clock_0 = GLOBAL(HE1_outclock0);
JB3_q[9]_clock_1 = GLOBAL(HE1_outclock0);
JB3_q[9]_clear_0 = !DD1L21Q;
JB3_q[9]_clock_enable_1 = MD1_valid_rreq;
JB3_q[9]_write_address = WR_ADDR(GB71_sload_path[0], GB71_sload_path[1], GB71_sload_path[2], GB71_sload_path[3], GB71_sload_path[4], GB71_sload_path[5]);
JB3_q[9]_read_address = RD_ADDR(JB3L11, GB61_sload_path[0], GB61_sload_path[1], GB61_sload_path[2], GB61_sload_path[3], GB61_sload_path[4]);
JB3_q[9] = MEMORY_SEGMENT(JB3_q[9]_data_in, JB3_q[9]_write_enable, JB3_q[9]_clock_0, JB3_q[9]_clock_1, JB3_q[9]_clear_0, , , JB3_q[9]_clock_enable_1, VCC, JB3_q[9]_write_address, JB3_q[9]_read_address);


--JB3_q[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[1]
JB3_q[1]_data_in = COM_AD_D[1];
JB3_q[1]_write_enable = MD1_valid_wreq;
JB3_q[1]_clock_0 = GLOBAL(HE1_outclock0);
JB3_q[1]_clock_1 = GLOBAL(HE1_outclock0);
JB3_q[1]_clear_0 = !DD1L21Q;
JB3_q[1]_clock_enable_1 = MD1_valid_rreq;
JB3_q[1]_write_address = WR_ADDR(GB71_sload_path[0], GB71_sload_path[1], GB71_sload_path[2], GB71_sload_path[3], GB71_sload_path[4], GB71_sload_path[5]);
JB3_q[1]_read_address = RD_ADDR(JB3L11, GB61_sload_path[0], GB61_sload_path[1], GB61_sload_path[2], GB61_sload_path[3], GB61_sload_path[4]);
JB3_q[1] = MEMORY_SEGMENT(JB3_q[1]_data_in, JB3_q[1]_write_enable, JB3_q[1]_clock_0, JB3_q[1]_clock_1, JB3_q[1]_clear_0, , , JB3_q[1]_clock_enable_1, VCC, JB3_q[1]_write_address, JB3_q[1]_read_address);


--RC52L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|result_node~21
--operation mode is normal

RC52L2 = (SD1L54Q & JB3_q[9] # !SD1L54Q & JB3_q[1] # !SD1L94Q) & CASCADE(RC52L1);


--RC42L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|result_node~12
--operation mode is normal

RC42L2 = (GB22_sload_path[1] & !SD1L54Q # !SD1L94Q) & CASCADE(RC42L1);


--Y1L352Q is slaveregister:slaveregister_inst|dom_id[41]~reg0
--operation mode is normal

Y1L352Q_lut_out = NE1_MASTERHWDATA[9];
Y1L352Q = DFFE(Y1L352Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L162);


--Y1L542Q is slaveregister:slaveregister_inst|dom_id[33]~reg0
--operation mode is normal

Y1L542Q_lut_out = NE1_MASTERHWDATA[1];
Y1L542Q = DFFE(Y1L542Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L162);


--RC72L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00018|$00012~0
--operation mode is normal

RC72L1 = SD1L94Q # SD1L54Q & Y1L352Q # !SD1L54Q & Y1L542Q;


--Y1L912Q is slaveregister:slaveregister_inst|dom_id[9]~reg0
--operation mode is normal

Y1L912Q_lut_out = NE1_MASTERHWDATA[9];
Y1L912Q = DFFE(Y1L912Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L142);


--Y1L112Q is slaveregister:slaveregister_inst|dom_id[1]~reg0
--operation mode is normal

Y1L112Q_lut_out = NE1_MASTERHWDATA[1];
Y1L112Q = DFFE(Y1L112Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L142);


--RC62L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00016|$00012~0
--operation mode is normal

RC62L1 = SD1L94Q # SD1L54Q & Y1L912Q # !SD1L54Q & Y1L112Q;


--Y1L532Q is slaveregister:slaveregister_inst|dom_id[25]~reg0
--operation mode is normal

Y1L532Q_lut_out = NE1_MASTERHWDATA[25];
Y1L532Q = DFFE(Y1L532Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L142);


--Y1L722Q is slaveregister:slaveregister_inst|dom_id[17]~reg0
--operation mode is normal

Y1L722Q_lut_out = NE1_MASTERHWDATA[17];
Y1L722Q = DFFE(Y1L722Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L142);


--RC62L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00016|result_node~23
--operation mode is normal

RC62L2 = (SD1L54Q & Y1L532Q # !SD1L54Q & Y1L722Q # !SD1L94Q) & CASCADE(RC62L1);


--RC83L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00020|$00012~0
--operation mode is normal

RC83L1 = SD1L06Q # SD1L65Q & RC53L2 # !SD1L65Q & RC43L2;


--RC83L3 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00020|result_node~18
--operation mode is normal

RC83L3 = (RC83L2 # RC63L2 & !SD1L65Q # !SD1L06Q) & CASCADE(RC83L1);


--CD3_dffs[7] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

CD3_dffs[7]_lut_out = RC35L3 & (CD3_dffs[8] # CE1L11Q) # !RC35L3 & CD3_dffs[8] & !CE1L11Q;
CD3_dffs[7] = DFFE(CD3_dffs[7]_lut_out, GLOBAL(HE1_outclock0), CE1L9Q, , CE1L01Q);


--CD2_dffs[9] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]
--operation mode is normal

CD2_dffs[9]_lut_out = GB63_sload_path[9] & (CD2_dffs[10] # NB1L71Q) # !GB63_sload_path[9] & CD2_dffs[10] & !NB1L71Q;
CD2_dffs[9] = DFFE(CD2_dffs[9]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[9] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[9]
--operation mode is normal

CD4_dffs[9]_lut_out = GB63_sload_path[9] & (CD4_dffs[10] # DD1L7Q) # !GB63_sload_path[9] & CD4_dffs[10] & !DD1L7Q;
CD4_dffs[9] = DFFE(CD4_dffs[9]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--LD1L1 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|altr_temp~11
--operation mode is normal

LD1L1 = DD1L81Q & MD1_b_non_empty & !LD1_rd_ptr_lsb;


--MB1L04 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|cmd_snd2~11
--operation mode is normal

MB1L04 = !SD1L31Q & (MB1L121Q # MB1L811Q # MB1L911Q);


--MB1L21 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|altr_temp~2649
--operation mode is normal

MB1L21 = UB1L02Q & MB1L17Q;


--MB1L73 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|cmd_snd1~99
--operation mode is normal

MB1L73 = MB1L21 # SD1L53Q & (MB1L711Q # MB1L721Q);


--MB1L83 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|cmd_snd1~104
--operation mode is normal

MB1L83 = MB1L73 # !SD1L31Q & (MB1L911Q # !MB1L25);


--MB1L97 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|send_ctrl~229
--operation mode is normal

MB1L97 = !MB1L221Q & !MB1L911Q;


--MB1L23 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|cmd_snd0~13
--operation mode is normal

MB1L23 = !SD1L31Q & (MB1L121Q # !MB1L97 # !MB1L09);


--MB1L43 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|cmd_snd0~217
--operation mode is normal

MB1L43 = MB1L2 # MB1L23 # MB1L92 & MB1L211Q;


--MB1L22 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|altr_temp~3645
--operation mode is normal

MB1L22 = MB1L3 & (RB1L13 # !RB1L52 & !RB1L72);


--MB1L33 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|cmd_snd0~16
--operation mode is normal

MB1L33 = UB1L91 # MB1L22 # UB1L8 & WC6L1;


--MB1L24 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|cmd_snd2~55
--operation mode is normal

MB1L24 = MB1L111Q & (!Y1_com_ctrl_local[2] # !MB1L03) # !MB1L111Q & !MB1L52 & (!Y1_com_ctrl_local[2] # !MB1L03);


--MB1L74 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|cmd_snd3~108
--operation mode is normal

MB1L74 = MB1L321Q # MB1L221Q # MB1L421Q # MB1L121Q;


--MB1L84 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|cmd_snd3~118
--operation mode is normal

MB1L84 = MB1L52 & (MB1L74 & !SD1L31Q # !MB1L111Q) # !MB1L52 & MB1L74 & !SD1L31Q;


--MB1L94 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|cmd_snd3~124
--operation mode is normal

MB1L94 = MB1L84 # MB1L211Q & (UB1L91 # MB1L3);


--MB1L54 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|cmd_snd3~35
--operation mode is normal

MB1L54 = UB1L02Q # UB1L11 & !RB1L92 & !RB1L13;


--CD2_dffs[5] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

CD2_dffs[5]_lut_out = GB63_sload_path[5] & (CD2_dffs[6] # NB1L71Q) # !GB63_sload_path[5] & CD2_dffs[6] & !NB1L71Q;
CD2_dffs[5] = DFFE(CD2_dffs[5]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[5] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

CD4_dffs[5]_lut_out = GB63_sload_path[5] & (CD4_dffs[6] # DD1L7Q) # !GB63_sload_path[5] & CD4_dffs[6] & !DD1L7Q;
CD4_dffs[5] = DFFE(CD4_dffs[5]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--RC54L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|$00012~0
--operation mode is normal

RC54L1 = SD1L94Q # SD1L54Q & CD2_dffs[5] # !SD1L54Q & CD4_dffs[5];


--JB3_q[5] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[5]
JB3_q[5]_data_in = COM_AD_D[5];
JB3_q[5]_write_enable = MD1_valid_wreq;
JB3_q[5]_clock_0 = GLOBAL(HE1_outclock0);
JB3_q[5]_clock_1 = GLOBAL(HE1_outclock0);
JB3_q[5]_clear_0 = !DD1L21Q;
JB3_q[5]_clock_enable_1 = MD1_valid_rreq;
JB3_q[5]_write_address = WR_ADDR(GB71_sload_path[0], GB71_sload_path[1], GB71_sload_path[2], GB71_sload_path[3], GB71_sload_path[4], GB71_sload_path[5]);
JB3_q[5]_read_address = RD_ADDR(JB3L11, GB61_sload_path[0], GB61_sload_path[1], GB61_sload_path[2], GB61_sload_path[3], GB61_sload_path[4]);
JB3_q[5] = MEMORY_SEGMENT(JB3_q[5]_data_in, JB3_q[5]_write_enable, JB3_q[5]_clock_0, JB3_q[5]_clock_1, JB3_q[5]_clear_0, , , JB3_q[5]_clock_enable_1, VCC, JB3_q[5]_write_address, JB3_q[5]_read_address);


--RC54L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|result_node~12
--operation mode is normal

RC54L2 = (JB3_q[5] & !SD1L54Q # !SD1L94Q) & CASCADE(RC54L1);


--RC44L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|altr_temp~6
--operation mode is normal

RC44L1 = SD1L94Q # MB1L05Q & SD1L54Q;


--RC44L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|result_node~12
--operation mode is normal

RC44L2 = (GB22_sload_path[5] & !SD1L54Q # !SD1L94Q) & CASCADE(RC44L1);


--Y1L752Q is slaveregister:slaveregister_inst|dom_id[45]~reg0
--operation mode is normal

Y1L752Q_lut_out = NE1_MASTERHWDATA[13];
Y1L752Q = DFFE(Y1L752Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L162);


--Y1L942Q is slaveregister:slaveregister_inst|dom_id[37]~reg0
--operation mode is normal

Y1L942Q_lut_out = NE1_MASTERHWDATA[5];
Y1L942Q = DFFE(Y1L942Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L162);


--RC74L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00018|$00012~0
--operation mode is normal

RC74L1 = SD1L94Q # SD1L54Q & Y1L752Q # !SD1L54Q & Y1L942Q;


--Y1L322Q is slaveregister:slaveregister_inst|dom_id[13]~reg0
--operation mode is normal

Y1L322Q_lut_out = NE1_MASTERHWDATA[13];
Y1L322Q = DFFE(Y1L322Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L142);


--Y1L512Q is slaveregister:slaveregister_inst|dom_id[5]~reg0
--operation mode is normal

Y1L512Q_lut_out = NE1_MASTERHWDATA[5];
Y1L512Q = DFFE(Y1L512Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L142);


--RC64L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00016|$00012~0
--operation mode is normal

RC64L1 = SD1L94Q # SD1L54Q & Y1L322Q # !SD1L54Q & Y1L512Q;


--Y1L932Q is slaveregister:slaveregister_inst|dom_id[29]~reg0
--operation mode is normal

Y1L932Q_lut_out = NE1_MASTERHWDATA[29];
Y1L932Q = DFFE(Y1L932Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L142);


--Y1L132Q is slaveregister:slaveregister_inst|dom_id[21]~reg0
--operation mode is normal

Y1L132Q_lut_out = NE1_MASTERHWDATA[21];
Y1L132Q = DFFE(Y1L132Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L142);


--RC64L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00016|result_node~23
--operation mode is normal

RC64L2 = (SD1L54Q & Y1L932Q # !SD1L54Q & Y1L132Q # !SD1L94Q) & CASCADE(RC64L1);


--YB1_inst10[5] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|inst10[5]
--operation mode is normal

YB1_inst10[5]_lut_out = COM_AD_D[5];
YB1_inst10[5] = DFFE(YB1_inst10[5]_lut_out, GLOBAL(HE1_outclock0), , , );


--CD2_dffs[2] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

CD2_dffs[2]_lut_out = GB63_sload_path[2] & (CD2_dffs[3] # NB1L71Q) # !GB63_sload_path[2] & CD2_dffs[3] & !NB1L71Q;
CD2_dffs[2] = DFFE(CD2_dffs[2]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[2] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

CD4_dffs[2]_lut_out = GB63_sload_path[2] & (CD4_dffs[3] # DD1L7Q) # !GB63_sload_path[2] & CD4_dffs[3] & !DD1L7Q;
CD4_dffs[2] = DFFE(CD4_dffs[2]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--RC03L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|$00012~0
--operation mode is normal

RC03L1 = SD1L94Q # SD1L54Q & CD2_dffs[2] # !SD1L54Q & CD4_dffs[2];


--JB3_q[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[2]
JB3_q[2]_data_in = COM_AD_D[2];
JB3_q[2]_write_enable = MD1_valid_wreq;
JB3_q[2]_clock_0 = GLOBAL(HE1_outclock0);
JB3_q[2]_clock_1 = GLOBAL(HE1_outclock0);
JB3_q[2]_clear_0 = !DD1L21Q;
JB3_q[2]_clock_enable_1 = MD1_valid_rreq;
JB3_q[2]_write_address = WR_ADDR(GB71_sload_path[0], GB71_sload_path[1], GB71_sload_path[2], GB71_sload_path[3], GB71_sload_path[4], GB71_sload_path[5]);
JB3_q[2]_read_address = RD_ADDR(JB3L11, GB61_sload_path[0], GB61_sload_path[1], GB61_sload_path[2], GB61_sload_path[3], GB61_sload_path[4]);
JB3_q[2] = MEMORY_SEGMENT(JB3_q[2]_data_in, JB3_q[2]_write_enable, JB3_q[2]_clock_0, JB3_q[2]_clock_1, JB3_q[2]_clear_0, , , JB3_q[2]_clock_enable_1, VCC, JB3_q[2]_write_address, JB3_q[2]_read_address);


--RC03L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|result_node~12
--operation mode is normal

RC03L2 = (JB3_q[2] & !SD1L54Q # !SD1L94Q) & CASCADE(RC03L1);


--RC92L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|altr_temp~6
--operation mode is normal

RC92L1 = SD1L94Q # MB1L53Q & SD1L54Q;


--RC92L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|result_node~12
--operation mode is normal

RC92L2 = (GB22_sload_path[2] & !SD1L54Q # !SD1L94Q) & CASCADE(RC92L1);


--Y1L452Q is slaveregister:slaveregister_inst|dom_id[42]~reg0
--operation mode is normal

Y1L452Q_lut_out = NE1_MASTERHWDATA[10];
Y1L452Q = DFFE(Y1L452Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L162);


--Y1L642Q is slaveregister:slaveregister_inst|dom_id[34]~reg0
--operation mode is normal

Y1L642Q_lut_out = NE1_MASTERHWDATA[2];
Y1L642Q = DFFE(Y1L642Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L162);


--RC23L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00018|$00012~0
--operation mode is normal

RC23L1 = SD1L94Q # SD1L54Q & Y1L452Q # !SD1L54Q & Y1L642Q;


--RC23L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00018|result_node~13
--operation mode is normal

RC23L2 = (!SD1L94Q # !SD1L54Q) & CASCADE(RC23L1);


--Y1L022Q is slaveregister:slaveregister_inst|dom_id[10]~reg0
--operation mode is normal

Y1L022Q_lut_out = NE1_MASTERHWDATA[10];
Y1L022Q = DFFE(Y1L022Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L142);


--Y1L212Q is slaveregister:slaveregister_inst|dom_id[2]~reg0
--operation mode is normal

Y1L212Q_lut_out = NE1_MASTERHWDATA[2];
Y1L212Q = DFFE(Y1L212Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L142);


--RC13L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00016|$00012~0
--operation mode is normal

RC13L1 = SD1L94Q # SD1L54Q & Y1L022Q # !SD1L54Q & Y1L212Q;


--Y1L632Q is slaveregister:slaveregister_inst|dom_id[26]~reg0
--operation mode is normal

Y1L632Q_lut_out = NE1_MASTERHWDATA[26];
Y1L632Q = DFFE(Y1L632Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L142);


--Y1L822Q is slaveregister:slaveregister_inst|dom_id[18]~reg0
--operation mode is normal

Y1L822Q_lut_out = NE1_MASTERHWDATA[18];
Y1L822Q = DFFE(Y1L822Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L142);


--RC13L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00016|result_node~23
--operation mode is normal

RC13L2 = (SD1L54Q & Y1L632Q # !SD1L54Q & Y1L822Q # !SD1L94Q) & CASCADE(RC13L1);


--CD3_dffs[8] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[8]
--operation mode is normal

CD3_dffs[8]_lut_out = RC85L3 & (CD3_dffs[9] # CE1L11Q) # !RC85L3 & CD3_dffs[9] & !CE1L11Q;
CD3_dffs[8] = DFFE(CD3_dffs[8]_lut_out, GLOBAL(HE1_outclock0), CE1L9Q, , CE1L01Q);


--WB1L02Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|inst~13
--operation mode is normal

WB1L02Q_lut_out = WB1L91 $ !PC2_aeb_out;
WB1L02Q = DFFE(WB1L02Q_lut_out, !GLOBAL(HE1_outclock0), !WB1L71, , );


--WB1L12 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|inst~127
--operation mode is normal

WB1L12 = (KB1L1 # WB1L91 $ !WB1L02Q) & CASCADE(WC2L1);


--WC2L1 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:143|lpm_or:lpm_or_component|last_node[0]~16
--operation mode is normal

WC2L1 = VC51_cs_buffer[4] # VC51_cs_buffer[3] # WC2L31;


--WB1L41Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|inst4~13
--operation mode is normal

WB1L41Q_lut_out = WB1L31 $ !PC1_aeb_out;
WB1L41Q = DFFE(WB1L41Q_lut_out, !GLOBAL(HE1_outclock0), !WB1L11, , );


--WB1L51 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|inst4~127
--operation mode is normal

WB1L51 = (KB1L1 # WB1L31 $ !WB1L41Q) & CASCADE(WC1L1);


--WC1L1 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:142|lpm_or:lpm_or_component|last_node[0]~16
--operation mode is normal

WC1L1 = VC6_cs_buffer[4] # VC6_cs_buffer[3] # WC1L31;


--WB1L4Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|inst2~13
--operation mode is normal

WB1L4Q_lut_out = WB1L3 $ !PC4_aeb_out;
WB1L4Q = DFFE(WB1L4Q_lut_out, !GLOBAL(HE1_outclock0), !WB1L1, , );


--WB1L5 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|inst2~127
--operation mode is normal

WB1L5 = (KB1L1 # WB1L3 $ !WB1L4Q) & CASCADE(WC4L1);


--WC4L1 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:145|lpm_or:lpm_or_component|last_node[0]~16
--operation mode is normal

WC4L1 = VC33_cs_buffer[4] # VC33_cs_buffer[3] # WC4L31;


--WB1L9Q is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|inst3~13
--operation mode is normal

WB1L9Q_lut_out = WB1L8 $ !PC3_aeb_out;
WB1L9Q = DFFE(WB1L9Q_lut_out, !GLOBAL(HE1_outclock0), !WB1L6, , );


--WB1L01 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|inst3~127
--operation mode is normal

WB1L01 = (KB1L1 # WB1L8 $ !WB1L9Q) & CASCADE(WC3L1);


--WC3L1 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:144|lpm_or:lpm_or_component|last_node[0]~16
--operation mode is normal

WC3L1 = VC42_cs_buffer[4] # VC42_cs_buffer[3] # WC3L31;


--CD2_dffs[10] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]
--operation mode is normal

CD2_dffs[10]_lut_out = GB63_sload_path[10] & (CD2_dffs[11] # NB1L71Q) # !GB63_sload_path[10] & CD2_dffs[11] & !NB1L71Q;
CD2_dffs[10] = DFFE(CD2_dffs[10]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[10] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[10]
--operation mode is normal

CD4_dffs[10]_lut_out = GB63_sload_path[10] & (CD4_dffs[11] # DD1L7Q) # !GB63_sload_path[10] & CD4_dffs[11] & !DD1L7Q;
CD4_dffs[10] = DFFE(CD4_dffs[10]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--CD2_dffs[4] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

CD2_dffs[4]_lut_out = GB63_sload_path[4] & (CD2_dffs[5] # NB1L71Q) # !GB63_sload_path[4] & CD2_dffs[5] & !NB1L71Q;
CD2_dffs[4] = DFFE(CD2_dffs[4]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[4] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

CD4_dffs[4]_lut_out = GB63_sload_path[4] & (CD4_dffs[5] # DD1L7Q) # !GB63_sload_path[4] & CD4_dffs[5] & !DD1L7Q;
CD4_dffs[4] = DFFE(CD4_dffs[4]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--RC04L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|$00012~0
--operation mode is normal

RC04L1 = SD1L94Q # SD1L54Q & CD2_dffs[4] # !SD1L54Q & CD4_dffs[4];


--JB3_q[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[4]
JB3_q[4]_data_in = COM_AD_D[4];
JB3_q[4]_write_enable = MD1_valid_wreq;
JB3_q[4]_clock_0 = GLOBAL(HE1_outclock0);
JB3_q[4]_clock_1 = GLOBAL(HE1_outclock0);
JB3_q[4]_clear_0 = !DD1L21Q;
JB3_q[4]_clock_enable_1 = MD1_valid_rreq;
JB3_q[4]_write_address = WR_ADDR(GB71_sload_path[0], GB71_sload_path[1], GB71_sload_path[2], GB71_sload_path[3], GB71_sload_path[4], GB71_sload_path[5]);
JB3_q[4]_read_address = RD_ADDR(JB3L11, GB61_sload_path[0], GB61_sload_path[1], GB61_sload_path[2], GB61_sload_path[3], GB61_sload_path[4]);
JB3_q[4] = MEMORY_SEGMENT(JB3_q[4]_data_in, JB3_q[4]_write_enable, JB3_q[4]_clock_0, JB3_q[4]_clock_1, JB3_q[4]_clear_0, , , JB3_q[4]_clock_enable_1, VCC, JB3_q[4]_write_address, JB3_q[4]_read_address);


--RC04L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|result_node~12
--operation mode is normal

RC04L2 = (JB3_q[4] & !SD1L54Q # !SD1L94Q) & CASCADE(RC04L1);


--RC93L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|altr_temp~6
--operation mode is normal

RC93L1 = SD1L94Q # MB1L44Q & SD1L54Q;


--RC93L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|result_node~12
--operation mode is normal

RC93L2 = (GB22_sload_path[4] & !SD1L54Q # !SD1L94Q) & CASCADE(RC93L1);


--Y1L652Q is slaveregister:slaveregister_inst|dom_id[44]~reg0
--operation mode is normal

Y1L652Q_lut_out = NE1_MASTERHWDATA[12];
Y1L652Q = DFFE(Y1L652Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L162);


--Y1L842Q is slaveregister:slaveregister_inst|dom_id[36]~reg0
--operation mode is normal

Y1L842Q_lut_out = NE1_MASTERHWDATA[4];
Y1L842Q = DFFE(Y1L842Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L162);


--RC24L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00018|$00012~0
--operation mode is normal

RC24L1 = SD1L94Q # SD1L54Q & Y1L652Q # !SD1L54Q & Y1L842Q;


--Y1L222Q is slaveregister:slaveregister_inst|dom_id[12]~reg0
--operation mode is normal

Y1L222Q_lut_out = NE1_MASTERHWDATA[12];
Y1L222Q = DFFE(Y1L222Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L142);


--Y1L412Q is slaveregister:slaveregister_inst|dom_id[4]~reg0
--operation mode is normal

Y1L412Q_lut_out = NE1_MASTERHWDATA[4];
Y1L412Q = DFFE(Y1L412Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L142);


--RC14L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00016|$00012~0
--operation mode is normal

RC14L1 = SD1L94Q # SD1L54Q & Y1L222Q # !SD1L54Q & Y1L412Q;


--Y1L832Q is slaveregister:slaveregister_inst|dom_id[28]~reg0
--operation mode is normal

Y1L832Q_lut_out = NE1_MASTERHWDATA[28];
Y1L832Q = DFFE(Y1L832Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L142);


--Y1L032Q is slaveregister:slaveregister_inst|dom_id[20]~reg0
--operation mode is normal

Y1L032Q_lut_out = NE1_MASTERHWDATA[20];
Y1L032Q = DFFE(Y1L032Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L142);


--RC14L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00016|result_node~23
--operation mode is normal

RC14L2 = (SD1L54Q & Y1L832Q # !SD1L54Q & Y1L032Q # !SD1L94Q) & CASCADE(RC14L1);


--YB1_inst10[4] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|inst10[4]
--operation mode is normal

YB1_inst10[4]_lut_out = COM_AD_D[4];
YB1_inst10[4] = DFFE(YB1_inst10[4]_lut_out, GLOBAL(HE1_outclock0), , , );


--CD2_dffs[3] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

CD2_dffs[3]_lut_out = GB63_sload_path[3] & (CD2_dffs[4] # NB1L71Q) # !GB63_sload_path[3] & CD2_dffs[4] & !NB1L71Q;
CD2_dffs[3] = DFFE(CD2_dffs[3]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[3] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

CD4_dffs[3]_lut_out = GB63_sload_path[3] & (CD4_dffs[4] # DD1L7Q) # !GB63_sload_path[3] & CD4_dffs[4] & !DD1L7Q;
CD4_dffs[3] = DFFE(CD4_dffs[3]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--RC53L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|$00012~0
--operation mode is normal

RC53L1 = SD1L94Q # SD1L54Q & CD2_dffs[3] # !SD1L54Q & CD4_dffs[3];


--JB3_q[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[3]
JB3_q[3]_data_in = COM_AD_D[3];
JB3_q[3]_write_enable = MD1_valid_wreq;
JB3_q[3]_clock_0 = GLOBAL(HE1_outclock0);
JB3_q[3]_clock_1 = GLOBAL(HE1_outclock0);
JB3_q[3]_clear_0 = !DD1L21Q;
JB3_q[3]_clock_enable_1 = MD1_valid_rreq;
JB3_q[3]_write_address = WR_ADDR(GB71_sload_path[0], GB71_sload_path[1], GB71_sload_path[2], GB71_sload_path[3], GB71_sload_path[4], GB71_sload_path[5]);
JB3_q[3]_read_address = RD_ADDR(JB3L11, GB61_sload_path[0], GB61_sload_path[1], GB61_sload_path[2], GB61_sload_path[3], GB61_sload_path[4]);
JB3_q[3] = MEMORY_SEGMENT(JB3_q[3]_data_in, JB3_q[3]_write_enable, JB3_q[3]_clock_0, JB3_q[3]_clock_1, JB3_q[3]_clear_0, , , JB3_q[3]_clock_enable_1, VCC, JB3_q[3]_write_address, JB3_q[3]_read_address);


--RC53L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|result_node~12
--operation mode is normal

RC53L2 = (JB3_q[3] & !SD1L54Q # !SD1L94Q) & CASCADE(RC53L1);


--RC43L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|altr_temp~6
--operation mode is normal

RC43L1 = SD1L94Q # MB1L93Q & SD1L54Q;


--RC43L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|result_node~12
--operation mode is normal

RC43L2 = (GB22_sload_path[3] & !SD1L54Q # !SD1L94Q) & CASCADE(RC43L1);


--Y1L552Q is slaveregister:slaveregister_inst|dom_id[43]~reg0
--operation mode is normal

Y1L552Q_lut_out = NE1_MASTERHWDATA[11];
Y1L552Q = DFFE(Y1L552Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L162);


--Y1L742Q is slaveregister:slaveregister_inst|dom_id[35]~reg0
--operation mode is normal

Y1L742Q_lut_out = NE1_MASTERHWDATA[3];
Y1L742Q = DFFE(Y1L742Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L162);


--RC73L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00018|$00012~0
--operation mode is normal

RC73L1 = SD1L94Q # SD1L54Q & Y1L552Q # !SD1L54Q & Y1L742Q;


--Y1L122Q is slaveregister:slaveregister_inst|dom_id[11]~reg0
--operation mode is normal

Y1L122Q_lut_out = NE1_MASTERHWDATA[11];
Y1L122Q = DFFE(Y1L122Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L142);


--Y1L312Q is slaveregister:slaveregister_inst|dom_id[3]~reg0
--operation mode is normal

Y1L312Q_lut_out = NE1_MASTERHWDATA[3];
Y1L312Q = DFFE(Y1L312Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L142);


--RC63L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00016|$00012~0
--operation mode is normal

RC63L1 = SD1L94Q # SD1L54Q & Y1L122Q # !SD1L54Q & Y1L312Q;


--Y1L732Q is slaveregister:slaveregister_inst|dom_id[27]~reg0
--operation mode is normal

Y1L732Q_lut_out = NE1_MASTERHWDATA[27];
Y1L732Q = DFFE(Y1L732Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L142);


--Y1L922Q is slaveregister:slaveregister_inst|dom_id[19]~reg0
--operation mode is normal

Y1L922Q_lut_out = NE1_MASTERHWDATA[19];
Y1L922Q = DFFE(Y1L922Q_lut_out, GLOBAL(HE1_outclock0), !V1L3Q, , Y1L142);


--RC63L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00016|result_node~23
--operation mode is normal

RC63L2 = (SD1L54Q & Y1L732Q # !SD1L54Q & Y1L922Q # !SD1L94Q) & CASCADE(RC63L1);


--CD3_dffs[9] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[9]
--operation mode is normal

CD3_dffs[9]_lut_out = !CE1L11Q # !MB1L38Q;
CD3_dffs[9] = DFFE(CD3_dffs[9]_lut_out, GLOBAL(HE1_outclock0), CE1L9Q, , CE1L01Q);


--WC2L2 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:143|lpm_or:lpm_or_component|last_node[0]~20
--operation mode is normal

WC2L2 = VC51_cs_buffer[3] # WC2L31;


--WB1L91 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|inst~4
--operation mode is normal

WB1L91 = WB1L91 & (!VC51_cs_buffer[4] & !WC2L2 # !KB1L1) # !WB1L91 & !VC51_cs_buffer[4] & !WC2L2;


--WB1L71 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|inst~2
--operation mode is normal

WB1L71 = KB1L1 # !VC51_cs_buffer[4] & !VC51_cs_buffer[3] & !WC2L31;


--WC1L2 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:142|lpm_or:lpm_or_component|last_node[0]~20
--operation mode is normal

WC1L2 = VC6_cs_buffer[3] # WC1L31;


--WB1L31 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|inst4~4
--operation mode is normal

WB1L31 = WB1L31 & (!VC6_cs_buffer[4] & !WC1L2 # !KB1L1) # !WB1L31 & !VC6_cs_buffer[4] & !WC1L2;


--WB1L11 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|inst4~2
--operation mode is normal

WB1L11 = KB1L1 # !VC6_cs_buffer[4] & !VC6_cs_buffer[3] & !WC1L31;


--WC4L2 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:145|lpm_or:lpm_or_component|last_node[0]~20
--operation mode is normal

WC4L2 = VC33_cs_buffer[3] # WC4L31;


--WB1L3 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|inst2~4
--operation mode is normal

WB1L3 = WB1L3 & (!VC33_cs_buffer[4] & !WC4L2 # !KB1L1) # !WB1L3 & !VC33_cs_buffer[4] & !WC4L2;


--WB1L1 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|inst2~2
--operation mode is normal

WB1L1 = KB1L1 # !VC33_cs_buffer[4] & !VC33_cs_buffer[3] & !WC4L31;


--WC3L2 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:144|lpm_or:lpm_or_component|last_node[0]~20
--operation mode is normal

WC3L2 = VC42_cs_buffer[3] # WC3L31;


--WB1L8 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|inst3~4
--operation mode is normal

WB1L8 = WB1L8 & (!VC42_cs_buffer[4] & !WC3L2 # !KB1L1) # !WB1L8 & !VC42_cs_buffer[4] & !WC3L2;


--WB1L6 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|inst3~2
--operation mode is normal

WB1L6 = KB1L1 # !VC42_cs_buffer[4] & !VC42_cs_buffer[3] & !WC3L31;


--CD2_dffs[11] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]
--operation mode is normal

CD2_dffs[11]_lut_out = GB63_sload_path[11] & (CD2_dffs[12] # NB1L71Q) # !GB63_sload_path[11] & CD2_dffs[12] & !NB1L71Q;
CD2_dffs[11] = DFFE(CD2_dffs[11]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[11] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[11]
--operation mode is normal

CD4_dffs[11]_lut_out = GB63_sload_path[11] & (CD4_dffs[12] # DD1L7Q) # !GB63_sload_path[11] & CD4_dffs[12] & !DD1L7Q;
CD4_dffs[11] = DFFE(CD4_dffs[11]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--YB1_inst10[3] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|inst10[3]
--operation mode is normal

YB1_inst10[3]_lut_out = COM_AD_D[3];
YB1_inst10[3] = DFFE(YB1_inst10[3]_lut_out, GLOBAL(HE1_outclock0), , , );


--PC2_aeb_out is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[1]|comptree:comparator|cmpchain:cmp_end|aeb_out
--operation mode is normal

PC2_aeb_out = GB11_sload_path[0] & !GB11_sload_path[1];


--PC1_aeb_out is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[0]|comptree:comparator|cmpchain:cmp_end|aeb_out
--operation mode is normal

PC1_aeb_out = !GB11_sload_path[0] & !GB11_sload_path[1];


--PC4_aeb_out is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[3]|comptree:comparator|cmpchain:cmp_end|aeb_out
--operation mode is normal

PC4_aeb_out = GB11_sload_path[0] & GB11_sload_path[1];


--PC3_aeb_out is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[2]|comptree:comparator|cmpchain:cmp_end|aeb_out
--operation mode is normal

PC3_aeb_out = GB11_sload_path[1] & !GB11_sload_path[0];


--CD2_dffs[12] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]
--operation mode is normal

CD2_dffs[12]_lut_out = GB63_sload_path[12] & (CD2_dffs[13] # NB1L71Q) # !GB63_sload_path[12] & CD2_dffs[13] & !NB1L71Q;
CD2_dffs[12] = DFFE(CD2_dffs[12]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[12] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[12]
--operation mode is normal

CD4_dffs[12]_lut_out = GB63_sload_path[12] & (CD4_dffs[13] # DD1L7Q) # !GB63_sload_path[12] & CD4_dffs[13] & !DD1L7Q;
CD4_dffs[12] = DFFE(CD4_dffs[12]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--YB1_inst10[2] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|inst10[2]
--operation mode is normal

YB1_inst10[2]_lut_out = COM_AD_D[2];
YB1_inst10[2] = DFFE(YB1_inst10[2]_lut_out, GLOBAL(HE1_outclock0), , , );


--CD2_dffs[13] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]
--operation mode is normal

CD2_dffs[13]_lut_out = GB63_sload_path[13] & (CD2_dffs[14] # NB1L71Q) # !GB63_sload_path[13] & CD2_dffs[14] & !NB1L71Q;
CD2_dffs[13] = DFFE(CD2_dffs[13]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[13] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[13]
--operation mode is normal

CD4_dffs[13]_lut_out = GB63_sload_path[13] & (CD4_dffs[14] # DD1L7Q) # !GB63_sload_path[13] & CD4_dffs[14] & !DD1L7Q;
CD4_dffs[13] = DFFE(CD4_dffs[13]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--YB1_inst10[1] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|inst10[1]
--operation mode is normal

YB1_inst10[1]_lut_out = COM_AD_D[1];
YB1_inst10[1] = DFFE(YB1_inst10[1]_lut_out, GLOBAL(HE1_outclock0), , , );


--CD2_dffs[14] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]
--operation mode is normal

CD2_dffs[14]_lut_out = GB63_sload_path[14] & (CD2_dffs[15] # NB1L71Q) # !GB63_sload_path[14] & CD2_dffs[15] & !NB1L71Q;
CD2_dffs[14] = DFFE(CD2_dffs[14]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[14] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[14]
--operation mode is normal

CD4_dffs[14]_lut_out = GB63_sload_path[14] & (CD4_dffs[15] # DD1L7Q) # !GB63_sload_path[14] & CD4_dffs[15] & !DD1L7Q;
CD4_dffs[14] = DFFE(CD4_dffs[14]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--YB1_inst10[0] is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|inst10[0]
--operation mode is normal

YB1_inst10[0]_lut_out = COM_AD_D[0];
YB1_inst10[0] = DFFE(YB1_inst10[0]_lut_out, GLOBAL(HE1_outclock0), , , );


--CD2_dffs[15] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]
--operation mode is normal

CD2_dffs[15]_lut_out = GB63_sload_path[15] & (CD2_dffs[16] # NB1L71Q) # !GB63_sload_path[15] & CD2_dffs[16] & !NB1L71Q;
CD2_dffs[15] = DFFE(CD2_dffs[15]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[15] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[15]
--operation mode is normal

CD4_dffs[15]_lut_out = GB63_sload_path[15] & (CD4_dffs[16] # DD1L7Q) # !GB63_sload_path[15] & CD4_dffs[16] & !DD1L7Q;
CD4_dffs[15] = DFFE(CD4_dffs[15]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--CD2_dffs[16] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]
--operation mode is normal

CD2_dffs[16]_lut_out = GB63_sload_path[16] & (CD2_dffs[17] # NB1L71Q) # !GB63_sload_path[16] & CD2_dffs[17] & !NB1L71Q;
CD2_dffs[16] = DFFE(CD2_dffs[16]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[16] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[16]
--operation mode is normal

CD4_dffs[16]_lut_out = GB63_sload_path[16] & (CD4_dffs[17] # DD1L7Q) # !GB63_sload_path[16] & CD4_dffs[17] & !DD1L7Q;
CD4_dffs[16] = DFFE(CD4_dffs[16]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--CD2_dffs[17] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]
--operation mode is normal

CD2_dffs[17]_lut_out = GB63_sload_path[17] & (CD2_dffs[18] # NB1L71Q) # !GB63_sload_path[17] & CD2_dffs[18] & !NB1L71Q;
CD2_dffs[17] = DFFE(CD2_dffs[17]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[17] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[17]
--operation mode is normal

CD4_dffs[17]_lut_out = GB63_sload_path[17] & (CD4_dffs[18] # DD1L7Q) # !GB63_sload_path[17] & CD4_dffs[18] & !DD1L7Q;
CD4_dffs[17] = DFFE(CD4_dffs[17]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--CD2_dffs[18] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]
--operation mode is normal

CD2_dffs[18]_lut_out = GB63_sload_path[18] & (CD2_dffs[19] # NB1L71Q) # !GB63_sload_path[18] & CD2_dffs[19] & !NB1L71Q;
CD2_dffs[18] = DFFE(CD2_dffs[18]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[18] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[18]
--operation mode is normal

CD4_dffs[18]_lut_out = GB63_sload_path[18] & (CD4_dffs[19] # DD1L7Q) # !GB63_sload_path[18] & CD4_dffs[19] & !DD1L7Q;
CD4_dffs[18] = DFFE(CD4_dffs[18]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--CD2_dffs[19] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]
--operation mode is normal

CD2_dffs[19]_lut_out = GB63_sload_path[19] & (CD2_dffs[20] # NB1L71Q) # !GB63_sload_path[19] & CD2_dffs[20] & !NB1L71Q;
CD2_dffs[19] = DFFE(CD2_dffs[19]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[19] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[19]
--operation mode is normal

CD4_dffs[19]_lut_out = GB63_sload_path[19] & (CD4_dffs[20] # DD1L7Q) # !GB63_sload_path[19] & CD4_dffs[20] & !DD1L7Q;
CD4_dffs[19] = DFFE(CD4_dffs[19]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--CD2_dffs[20] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]
--operation mode is normal

CD2_dffs[20]_lut_out = GB63_sload_path[20] & (CD2_dffs[21] # NB1L71Q) # !GB63_sload_path[20] & CD2_dffs[21] & !NB1L71Q;
CD2_dffs[20] = DFFE(CD2_dffs[20]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[20] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[20]
--operation mode is normal

CD4_dffs[20]_lut_out = GB63_sload_path[20] & (CD4_dffs[21] # DD1L7Q) # !GB63_sload_path[20] & CD4_dffs[21] & !DD1L7Q;
CD4_dffs[20] = DFFE(CD4_dffs[20]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--CD2_dffs[21] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]
--operation mode is normal

CD2_dffs[21]_lut_out = GB63_sload_path[21] & (CD2_dffs[22] # NB1L71Q) # !GB63_sload_path[21] & CD2_dffs[22] & !NB1L71Q;
CD2_dffs[21] = DFFE(CD2_dffs[21]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[21] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[21]
--operation mode is normal

CD4_dffs[21]_lut_out = GB63_sload_path[21] & (CD4_dffs[22] # DD1L7Q) # !GB63_sload_path[21] & CD4_dffs[22] & !DD1L7Q;
CD4_dffs[21] = DFFE(CD4_dffs[21]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--CD2_dffs[22] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]
--operation mode is normal

CD2_dffs[22]_lut_out = GB63_sload_path[22] & (CD2_dffs[23] # NB1L71Q) # !GB63_sload_path[22] & CD2_dffs[23] & !NB1L71Q;
CD2_dffs[22] = DFFE(CD2_dffs[22]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[22] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[22]
--operation mode is normal

CD4_dffs[22]_lut_out = GB63_sload_path[22] & (CD4_dffs[23] # DD1L7Q) # !GB63_sload_path[22] & CD4_dffs[23] & !DD1L7Q;
CD4_dffs[22] = DFFE(CD4_dffs[22]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--CD2_dffs[23] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]
--operation mode is normal

CD2_dffs[23]_lut_out = GB63_sload_path[23] & (CD2_dffs[24] # NB1L71Q) # !GB63_sload_path[23] & CD2_dffs[24] & !NB1L71Q;
CD2_dffs[23] = DFFE(CD2_dffs[23]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[23] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[23]
--operation mode is normal

CD4_dffs[23]_lut_out = GB63_sload_path[23] & (CD4_dffs[24] # DD1L7Q) # !GB63_sload_path[23] & CD4_dffs[24] & !DD1L7Q;
CD4_dffs[23] = DFFE(CD4_dffs[23]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--CD2_dffs[24] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]
--operation mode is normal

CD2_dffs[24]_lut_out = GB63_sload_path[24] & (CD2_dffs[25] # NB1L71Q) # !GB63_sload_path[24] & CD2_dffs[25] & !NB1L71Q;
CD2_dffs[24] = DFFE(CD2_dffs[24]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[24] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[24]
--operation mode is normal

CD4_dffs[24]_lut_out = GB63_sload_path[24] & (CD4_dffs[25] # DD1L7Q) # !GB63_sload_path[24] & CD4_dffs[25] & !DD1L7Q;
CD4_dffs[24] = DFFE(CD4_dffs[24]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--CD2_dffs[25] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[25]
--operation mode is normal

CD2_dffs[25]_lut_out = GB63_sload_path[25] & (CD2_dffs[26] # NB1L71Q) # !GB63_sload_path[25] & CD2_dffs[26] & !NB1L71Q;
CD2_dffs[25] = DFFE(CD2_dffs[25]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[25] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[25]
--operation mode is normal

CD4_dffs[25]_lut_out = GB63_sload_path[25] & (CD4_dffs[26] # DD1L7Q) # !GB63_sload_path[25] & CD4_dffs[26] & !DD1L7Q;
CD4_dffs[25] = DFFE(CD4_dffs[25]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--CD2_dffs[26] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[26]
--operation mode is normal

CD2_dffs[26]_lut_out = GB63_sload_path[26] & (CD2_dffs[27] # NB1L71Q) # !GB63_sload_path[26] & CD2_dffs[27] & !NB1L71Q;
CD2_dffs[26] = DFFE(CD2_dffs[26]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[26] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[26]
--operation mode is normal

CD4_dffs[26]_lut_out = GB63_sload_path[26] & (CD4_dffs[27] # DD1L7Q) # !GB63_sload_path[26] & CD4_dffs[27] & !DD1L7Q;
CD4_dffs[26] = DFFE(CD4_dffs[26]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--CD2_dffs[27] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[27]
--operation mode is normal

CD2_dffs[27]_lut_out = GB63_sload_path[27] & (CD2_dffs[28] # NB1L71Q) # !GB63_sload_path[27] & CD2_dffs[28] & !NB1L71Q;
CD2_dffs[27] = DFFE(CD2_dffs[27]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[27] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[27]
--operation mode is normal

CD4_dffs[27]_lut_out = GB63_sload_path[27] & (CD4_dffs[28] # DD1L7Q) # !GB63_sload_path[27] & CD4_dffs[28] & !DD1L7Q;
CD4_dffs[27] = DFFE(CD4_dffs[27]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--CD2_dffs[28] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[28]
--operation mode is normal

CD2_dffs[28]_lut_out = GB63_sload_path[28] & (CD2_dffs[29] # NB1L71Q) # !GB63_sload_path[28] & CD2_dffs[29] & !NB1L71Q;
CD2_dffs[28] = DFFE(CD2_dffs[28]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[28] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[28]
--operation mode is normal

CD4_dffs[28]_lut_out = GB63_sload_path[28] & (CD4_dffs[29] # DD1L7Q) # !GB63_sload_path[28] & CD4_dffs[29] & !DD1L7Q;
CD4_dffs[28] = DFFE(CD4_dffs[28]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--CD2_dffs[29] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[29]
--operation mode is normal

CD2_dffs[29]_lut_out = GB63_sload_path[29] & (CD2_dffs[30] # NB1L71Q) # !GB63_sload_path[29] & CD2_dffs[30] & !NB1L71Q;
CD2_dffs[29] = DFFE(CD2_dffs[29]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[29] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[29]
--operation mode is normal

CD4_dffs[29]_lut_out = GB63_sload_path[29] & (CD4_dffs[30] # DD1L7Q) # !GB63_sload_path[29] & CD4_dffs[30] & !DD1L7Q;
CD4_dffs[29] = DFFE(CD4_dffs[29]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--CD2_dffs[30] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[30]
--operation mode is normal

CD2_dffs[30]_lut_out = GB63_sload_path[30] & (CD2_dffs[31] # NB1L71Q) # !GB63_sload_path[30] & CD2_dffs[31] & !NB1L71Q;
CD2_dffs[30] = DFFE(CD2_dffs[30]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[30] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[30]
--operation mode is normal

CD4_dffs[30]_lut_out = GB63_sload_path[30] & (CD4_dffs[31] # DD1L7Q) # !GB63_sload_path[30] & CD4_dffs[31] & !DD1L7Q;
CD4_dffs[30] = DFFE(CD4_dffs[30]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--CD2_dffs[31] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[31]
--operation mode is normal

CD2_dffs[31]_lut_out = GB63_sload_path[31] & (CD2_dffs[32] # NB1L71Q) # !GB63_sload_path[31] & CD2_dffs[32] & !NB1L71Q;
CD2_dffs[31] = DFFE(CD2_dffs[31]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[31] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[31]
--operation mode is normal

CD4_dffs[31]_lut_out = GB63_sload_path[31] & (CD4_dffs[32] # DD1L7Q) # !GB63_sload_path[31] & CD4_dffs[32] & !DD1L7Q;
CD4_dffs[31] = DFFE(CD4_dffs[31]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--CD2_dffs[32] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[32]
--operation mode is normal

CD2_dffs[32]_lut_out = GB63_sload_path[32] & (CD2_dffs[33] # NB1L71Q) # !GB63_sload_path[32] & CD2_dffs[33] & !NB1L71Q;
CD2_dffs[32] = DFFE(CD2_dffs[32]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[32] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[32]
--operation mode is normal

CD4_dffs[32]_lut_out = GB63_sload_path[32] & (CD4_dffs[33] # DD1L7Q) # !GB63_sload_path[32] & CD4_dffs[33] & !DD1L7Q;
CD4_dffs[32] = DFFE(CD4_dffs[32]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--CD2_dffs[33] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[33]
--operation mode is normal

CD2_dffs[33]_lut_out = GB63_sload_path[33] & (CD2_dffs[34] # NB1L71Q) # !GB63_sload_path[33] & CD2_dffs[34] & !NB1L71Q;
CD2_dffs[33] = DFFE(CD2_dffs[33]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[33] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[33]
--operation mode is normal

CD4_dffs[33]_lut_out = GB63_sload_path[33] & (CD4_dffs[34] # DD1L7Q) # !GB63_sload_path[33] & CD4_dffs[34] & !DD1L7Q;
CD4_dffs[33] = DFFE(CD4_dffs[33]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--CD2_dffs[34] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[34]
--operation mode is normal

CD2_dffs[34]_lut_out = GB63_sload_path[34] & (CD2_dffs[35] # NB1L71Q) # !GB63_sload_path[34] & CD2_dffs[35] & !NB1L71Q;
CD2_dffs[34] = DFFE(CD2_dffs[34]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[34] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[34]
--operation mode is normal

CD4_dffs[34]_lut_out = GB63_sload_path[34] & (CD4_dffs[35] # DD1L7Q) # !GB63_sload_path[34] & CD4_dffs[35] & !DD1L7Q;
CD4_dffs[34] = DFFE(CD4_dffs[34]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--CD2_dffs[35] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[35]
--operation mode is normal

CD2_dffs[35]_lut_out = GB63_sload_path[35] & (CD2_dffs[36] # NB1L71Q) # !GB63_sload_path[35] & CD2_dffs[36] & !NB1L71Q;
CD2_dffs[35] = DFFE(CD2_dffs[35]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[35] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[35]
--operation mode is normal

CD4_dffs[35]_lut_out = GB63_sload_path[35] & (CD4_dffs[36] # DD1L7Q) # !GB63_sload_path[35] & CD4_dffs[36] & !DD1L7Q;
CD4_dffs[35] = DFFE(CD4_dffs[35]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--CD2_dffs[36] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[36]
--operation mode is normal

CD2_dffs[36]_lut_out = GB63_sload_path[36] & (CD2_dffs[37] # NB1L71Q) # !GB63_sload_path[36] & CD2_dffs[37] & !NB1L71Q;
CD2_dffs[36] = DFFE(CD2_dffs[36]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[36] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[36]
--operation mode is normal

CD4_dffs[36]_lut_out = GB63_sload_path[36] & (CD4_dffs[37] # DD1L7Q) # !GB63_sload_path[36] & CD4_dffs[37] & !DD1L7Q;
CD4_dffs[36] = DFFE(CD4_dffs[36]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--CD2_dffs[37] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[37]
--operation mode is normal

CD2_dffs[37]_lut_out = GB63_sload_path[37] & (CD2_dffs[38] # NB1L71Q) # !GB63_sload_path[37] & CD2_dffs[38] & !NB1L71Q;
CD2_dffs[37] = DFFE(CD2_dffs[37]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[37] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[37]
--operation mode is normal

CD4_dffs[37]_lut_out = GB63_sload_path[37] & (CD4_dffs[38] # DD1L7Q) # !GB63_sload_path[37] & CD4_dffs[38] & !DD1L7Q;
CD4_dffs[37] = DFFE(CD4_dffs[37]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--CD2_dffs[38] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[38]
--operation mode is normal

CD2_dffs[38]_lut_out = GB63_sload_path[38] & (CD2_dffs[39] # NB1L71Q) # !GB63_sload_path[38] & CD2_dffs[39] & !NB1L71Q;
CD2_dffs[38] = DFFE(CD2_dffs[38]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[38] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[38]
--operation mode is normal

CD4_dffs[38]_lut_out = GB63_sload_path[38] & (CD4_dffs[39] # DD1L7Q) # !GB63_sload_path[38] & CD4_dffs[39] & !DD1L7Q;
CD4_dffs[38] = DFFE(CD4_dffs[38]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--CD2_dffs[39] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[39]
--operation mode is normal

CD2_dffs[39]_lut_out = GB63_sload_path[39] & (CD2_dffs[40] # NB1L71Q) # !GB63_sload_path[39] & CD2_dffs[40] & !NB1L71Q;
CD2_dffs[39] = DFFE(CD2_dffs[39]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[39] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[39]
--operation mode is normal

CD4_dffs[39]_lut_out = GB63_sload_path[39] & (CD4_dffs[40] # DD1L7Q) # !GB63_sload_path[39] & CD4_dffs[40] & !DD1L7Q;
CD4_dffs[39] = DFFE(CD4_dffs[39]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--CD2_dffs[40] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[40]
--operation mode is normal

CD2_dffs[40]_lut_out = GB63_sload_path[40] & (CD2_dffs[41] # NB1L71Q) # !GB63_sload_path[40] & CD2_dffs[41] & !NB1L71Q;
CD2_dffs[40] = DFFE(CD2_dffs[40]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[40] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[40]
--operation mode is normal

CD4_dffs[40]_lut_out = GB63_sload_path[40] & (CD4_dffs[41] # DD1L7Q) # !GB63_sload_path[40] & CD4_dffs[41] & !DD1L7Q;
CD4_dffs[40] = DFFE(CD4_dffs[40]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--CD2_dffs[41] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[41]
--operation mode is normal

CD2_dffs[41]_lut_out = GB63_sload_path[41] & (CD2_dffs[42] # NB1L71Q) # !GB63_sload_path[41] & CD2_dffs[42] & !NB1L71Q;
CD2_dffs[41] = DFFE(CD2_dffs[41]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[41] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[41]
--operation mode is normal

CD4_dffs[41]_lut_out = GB63_sload_path[41] & (CD4_dffs[42] # DD1L7Q) # !GB63_sload_path[41] & CD4_dffs[42] & !DD1L7Q;
CD4_dffs[41] = DFFE(CD4_dffs[41]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--CD2_dffs[42] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[42]
--operation mode is normal

CD2_dffs[42]_lut_out = GB63_sload_path[42] & (CD2_dffs[43] # NB1L71Q) # !GB63_sload_path[42] & CD2_dffs[43] & !NB1L71Q;
CD2_dffs[42] = DFFE(CD2_dffs[42]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[42] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[42]
--operation mode is normal

CD4_dffs[42]_lut_out = GB63_sload_path[42] & (CD4_dffs[43] # DD1L7Q) # !GB63_sload_path[42] & CD4_dffs[43] & !DD1L7Q;
CD4_dffs[42] = DFFE(CD4_dffs[42]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--CD2_dffs[43] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[43]
--operation mode is normal

CD2_dffs[43]_lut_out = GB63_sload_path[43] & (CD2_dffs[44] # NB1L71Q) # !GB63_sload_path[43] & CD2_dffs[44] & !NB1L71Q;
CD2_dffs[43] = DFFE(CD2_dffs[43]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[43] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[43]
--operation mode is normal

CD4_dffs[43]_lut_out = GB63_sload_path[43] & (CD4_dffs[44] # DD1L7Q) # !GB63_sload_path[43] & CD4_dffs[44] & !DD1L7Q;
CD4_dffs[43] = DFFE(CD4_dffs[43]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--CD2_dffs[44] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[44]
--operation mode is normal

CD2_dffs[44]_lut_out = GB63_sload_path[44] & (CD2_dffs[45] # NB1L71Q) # !GB63_sload_path[44] & CD2_dffs[45] & !NB1L71Q;
CD2_dffs[44] = DFFE(CD2_dffs[44]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[44] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[44]
--operation mode is normal

CD4_dffs[44]_lut_out = GB63_sload_path[44] & (CD4_dffs[45] # DD1L7Q) # !GB63_sload_path[44] & CD4_dffs[45] & !DD1L7Q;
CD4_dffs[44] = DFFE(CD4_dffs[44]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--CD2_dffs[45] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]
--operation mode is normal

CD2_dffs[45]_lut_out = GB63_sload_path[45] & (CD2_dffs[46] # NB1L71Q) # !GB63_sload_path[45] & CD2_dffs[46] & !NB1L71Q;
CD2_dffs[45] = DFFE(CD2_dffs[45]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[45] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[45]
--operation mode is normal

CD4_dffs[45]_lut_out = GB63_sload_path[45] & (CD4_dffs[46] # DD1L7Q) # !GB63_sload_path[45] & CD4_dffs[46] & !DD1L7Q;
CD4_dffs[45] = DFFE(CD4_dffs[45]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--CD2_dffs[46] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]
--operation mode is normal

CD2_dffs[46]_lut_out = GB63_sload_path[46] & (CD2_dffs[47] # NB1L71Q) # !GB63_sload_path[46] & CD2_dffs[47] & !NB1L71Q;
CD2_dffs[46] = DFFE(CD2_dffs[46]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[46] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[46]
--operation mode is normal

CD4_dffs[46]_lut_out = GB63_sload_path[46] & (CD4_dffs[47] # DD1L7Q) # !GB63_sload_path[46] & CD4_dffs[47] & !DD1L7Q;
CD4_dffs[46] = DFFE(CD4_dffs[46]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--CD2_dffs[47] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[47]
--operation mode is normal

CD2_dffs[47]_lut_out = NB1L71Q & GB63_sload_path[47];
CD2_dffs[47] = DFFE(CD2_dffs[47]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst36);


--CD4_dffs[47] is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[47]
--operation mode is normal

CD4_dffs[47]_lut_out = DD1L7Q & GB63_sload_path[47];
CD4_dffs[47] = DFFE(CD4_dffs[47]_lut_out, GLOBAL(HE1_outclock0), , , LB1_inst38);


--MB1L72 is dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|altr_temp~3805
--operation mode is normal

MB1L72 = CD1_dffs[3] $ CD1_dffs[2] # !UB1L83;


--BB1L312 is atwd:atwd0|atwd_control:inst_atwd_control|Select_151_rtl_51~20
--operation mode is normal

BB1L312 = BB1L412 # BB1L062Q # BB1L952Q # BB1L162Q;


--BB1L412 is atwd:atwd0|atwd_control:inst_atwd_control|Select_151_rtl_51~24
--operation mode is normal

BB1L412 = BB1L652Q # BB1L752Q # BB1L552Q # BB1L562Q;


--SD1L62 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|data_val~292
--operation mode is normal

SD1L62 = SD1L72 & !SD1L69Q & !SD1L18Q & !SD1L38Q;


--SD1L72 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|data_val~296
--operation mode is normal

SD1L72 = SD1L82 & !SD1L67Q & !SD1L48Q & !SD1L49Q;


--SD1L82 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|data_val~298
--operation mode is normal

SD1L82 = !SD1L08Q & (!GB12L81 # !SD1L86Q);


--MD1L3 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full~81
--operation mode is normal

MD1L3 = MD1L4 & GB51_pre_out[5] & GB51_sload_path[0] & GB51_pre_out[1];


--MD1L4 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full~85
--operation mode is normal

MD1L4 = MD1_b_non_empty & GB51_pre_out[2] & GB51_pre_out[3] & GB51_pre_out[4];


--PC41_aeb_out is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out
--operation mode is normal

PC41_aeb_out = GB81_sload_path[4];


--PC8_aeb_out is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out
--operation mode is normal

PC8_aeb_out = GB21_sload_path[4];


--B1L2 is ahb_slave:ahb_slave_inst|i~1063
--operation mode is normal

B1L2 = (NE1_MASTERHTRANS[1]) & CASCADE(B1L33);


--RC85L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00020|altr_temp~42
--operation mode is normal

RC85L2 = (SD1L65Q & !SD1L94Q) & CASCADE(RC75L1);


--RC32L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00020|altr_temp~35
--operation mode is normal

RC32L2 = (SD1L65Q & !SD1L94Q) & CASCADE(RC22L1);


--RC35L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00020|altr_temp~35
--operation mode is normal

RC35L2 = (SD1L65Q & !SD1L94Q) & CASCADE(RC25L1);


--RC82L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00020|altr_temp~34
--operation mode is normal

RC82L2 = (SD1L65Q) & CASCADE(RC72L1);


--RC84L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00020|altr_temp~35
--operation mode is normal

RC84L2 = (SD1L65Q & !SD1L94Q) & CASCADE(RC74L1);


--RC34L2 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00020|altr_temp~35
--operation mode is normal

RC34L2 = (SD1L65Q & !SD1L94Q) & CASCADE(RC24L1);


--RC42L1 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|$00012~1
--operation mode is normal

RC42L1 = SD1L94Q;


--WC6L91 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|or16b:inst41|lpm_or:lpm_or_component|or_node[0][6]~149
--operation mode is normal

WC6L91 = WC6_or_node[0][6];


--WC4L31 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][3]~80
--operation mode is normal

WC4L31 = !WC4_or_node[0][3];


--WC3L31 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][3]~80
--operation mode is normal

WC3L31 = !WC3_or_node[0][3];


--WC2L31 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][3]~80
--operation mode is normal

WC2L31 = !WC2_or_node[0][3];


--WC1L31 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][3]~80
--operation mode is normal

WC1L31 = !WC1_or_node[0][3];


--JB3L11 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[7]~0
--operation mode is normal

JB3L11 = !LD1_rd_ptr_lsb;


--GB53L3 is lpm_counter:PGM_rtl_351|alt_synch_counter:wysi_counter|counter_cell[0]~0
--operation mode is normal

GB53L3 = GB53L3 & GB53L4;


--GB41L41 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

GB41L41 = !GB41_cout;


--GB9L81 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

GB9L81 = !GB9_cout;


--GB7L6 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|reset_ct2:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

GB7L6 = !GB7_cout;


--GB11L6 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

GB11L6 = !GB11_cout;


--GB21L31 is dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

GB21L31 = !GB21_cout;


--GB42L8 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

GB42L8 = GB42_cout;


--GB52L9 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

GB52L9 = !GB52_cout;


--GB12L81 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

GB12L81 = !GB12_cout;


--GB81L31 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

GB81L31 = !GB81_cout;


--GB91L11 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

GB91L11 = GB91_cout;


--GB52L3 is dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~0
--operation mode is arithmetic

GB52L3 = CARRY(GB42L8);


--~GND is ~GND
--operation mode is normal

~GND = GND;


--~VCC is ~VCC
--operation mode is normal

~VCC = VCC;


--CLK3p is CLK3p
--operation mode is input

CLK3p = INPUT();


--CLK4p is CLK4p
--operation mode is input

CLK4p = INPUT();


--COM_AD_OTR is COM_AD_OTR
--operation mode is input

COM_AD_OTR = INPUT();


--HDV_Rx is HDV_Rx
--operation mode is input

HDV_Rx = INPUT();


--A_nB is A_nB
--operation mode is input

A_nB = INPUT();


--COINC_DOWN_A is COINC_DOWN_A
--operation mode is input

COINC_DOWN_A = INPUT();


--COINC_DOWN_ABAR is COINC_DOWN_ABAR
--operation mode is input

COINC_DOWN_ABAR = INPUT();


--COINC_DOWN_B is COINC_DOWN_B
--operation mode is input

COINC_DOWN_B = INPUT();


--COINC_DOWN_BBAR is COINC_DOWN_BBAR
--operation mode is input

COINC_DOWN_BBAR = INPUT();


--COINC_UP_A is COINC_UP_A
--operation mode is input

COINC_UP_A = INPUT();


--COINC_UP_ABAR is COINC_UP_ABAR
--operation mode is input

COINC_UP_ABAR = INPUT();


--COINC_UP_B is COINC_UP_B
--operation mode is input

COINC_UP_B = INPUT();


--COINC_UP_BBAR is COINC_UP_BBAR
--operation mode is input

COINC_UP_BBAR = INPUT();


--FL_ATTN is FL_ATTN
--operation mode is input

FL_ATTN = INPUT();


--FL_TDO is FL_TDO
--operation mode is input

FL_TDO = INPUT();


--CLK2p is CLK2p
--operation mode is input

CLK2p = INPUT();


--OneSPE is OneSPE
--operation mode is input

OneSPE = INPUT();


--FLASH_AD_D[0] is FLASH_AD_D[0]
--operation mode is input

FLASH_AD_D[0] = INPUT();


--FLASH_AD_D[1] is FLASH_AD_D[1]
--operation mode is input

FLASH_AD_D[1] = INPUT();


--FLASH_AD_D[2] is FLASH_AD_D[2]
--operation mode is input

FLASH_AD_D[2] = INPUT();


--FLASH_AD_D[3] is FLASH_AD_D[3]
--operation mode is input

FLASH_AD_D[3] = INPUT();


--FLASH_AD_D[4] is FLASH_AD_D[4]
--operation mode is input

FLASH_AD_D[4] = INPUT();


--FLASH_AD_D[5] is FLASH_AD_D[5]
--operation mode is input

FLASH_AD_D[5] = INPUT();


--FLASH_AD_D[6] is FLASH_AD_D[6]
--operation mode is input

FLASH_AD_D[6] = INPUT();


--FLASH_AD_D[7] is FLASH_AD_D[7]
--operation mode is input

FLASH_AD_D[7] = INPUT();


--FLASH_AD_D[8] is FLASH_AD_D[8]
--operation mode is input

FLASH_AD_D[8] = INPUT();


--FLASH_AD_D[9] is FLASH_AD_D[9]
--operation mode is input

FLASH_AD_D[9] = INPUT();


--FLASH_NCO is FLASH_NCO
--operation mode is input

FLASH_NCO = INPUT();


--CLK1p is CLK1p
--operation mode is input

CLK1p = INPUT();


--MultiSPE is MultiSPE
--operation mode is input

MultiSPE = INPUT();


--ATWD0_D[0] is ATWD0_D[0]
--operation mode is input

ATWD0_D[0] = INPUT();


--ATWD0_D[3] is ATWD0_D[3]
--operation mode is input

ATWD0_D[3] = INPUT();


--ATWD0_D[2] is ATWD0_D[2]
--operation mode is input

ATWD0_D[2] = INPUT();


--ATWD0_D[1] is ATWD0_D[1]
--operation mode is input

ATWD0_D[1] = INPUT();


--ATWD0_D[5] is ATWD0_D[5]
--operation mode is input

ATWD0_D[5] = INPUT();


--ATWD0_D[4] is ATWD0_D[4]
--operation mode is input

ATWD0_D[4] = INPUT();


--ATWD0_D[8] is ATWD0_D[8]
--operation mode is input

ATWD0_D[8] = INPUT();


--ATWD0_D[9] is ATWD0_D[9]
--operation mode is input

ATWD0_D[9] = INPUT();


--ATWD0_D[7] is ATWD0_D[7]
--operation mode is input

ATWD0_D[7] = INPUT();


--ATWD0_D[6] is ATWD0_D[6]
--operation mode is input

ATWD0_D[6] = INPUT();


--ATWD1_D[0] is ATWD1_D[0]
--operation mode is input

ATWD1_D[0] = INPUT();


--ATWD1_D[3] is ATWD1_D[3]
--operation mode is input

ATWD1_D[3] = INPUT();


--ATWD1_D[2] is ATWD1_D[2]
--operation mode is input

ATWD1_D[2] = INPUT();


--ATWD1_D[1] is ATWD1_D[1]
--operation mode is input

ATWD1_D[1] = INPUT();


--ATWD1_D[5] is ATWD1_D[5]
--operation mode is input

ATWD1_D[5] = INPUT();


--ATWD1_D[4] is ATWD1_D[4]
--operation mode is input

ATWD1_D[4] = INPUT();


--ATWD1_D[8] is ATWD1_D[8]
--operation mode is input

ATWD1_D[8] = INPUT();


--ATWD1_D[9] is ATWD1_D[9]
--operation mode is input

ATWD1_D[9] = INPUT();


--ATWD1_D[7] is ATWD1_D[7]
--operation mode is input

ATWD1_D[7] = INPUT();


--ATWD1_D[6] is ATWD1_D[6]
--operation mode is input

ATWD1_D[6] = INPUT();


--TriggerComplete_0 is TriggerComplete_0
--operation mode is input

TriggerComplete_0 = INPUT();


--TriggerComplete_1 is TriggerComplete_1
--operation mode is input

TriggerComplete_1 = INPUT();


--COM_AD_D[9] is COM_AD_D[9]
--operation mode is input

COM_AD_D[9] = INPUT();


--COM_AD_D[8] is COM_AD_D[8]
--operation mode is input

COM_AD_D[8] = INPUT();


--COM_AD_D[7] is COM_AD_D[7]
--operation mode is input

COM_AD_D[7] = INPUT();


--COM_AD_D[5] is COM_AD_D[5]
--operation mode is input

COM_AD_D[5] = INPUT();


--COM_AD_D[2] is COM_AD_D[2]
--operation mode is input

COM_AD_D[2] = INPUT();


--COM_AD_D[3] is COM_AD_D[3]
--operation mode is input

COM_AD_D[3] = INPUT();


--COM_AD_D[4] is COM_AD_D[4]
--operation mode is input

COM_AD_D[4] = INPUT();


--COM_AD_D[6] is COM_AD_D[6]
--operation mode is input

COM_AD_D[6] = INPUT();


--COM_AD_D[0] is COM_AD_D[0]
--operation mode is input

COM_AD_D[0] = INPUT();


--COM_AD_D[1] is COM_AD_D[1]
--operation mode is input

COM_AD_D[1] = INPUT();


--CLKLK_OUT2p is CLKLK_OUT2p
--operation mode is output

CLKLK_OUT2p = OUTPUT(GLOBAL(HE1_outclock1));


--COMM_RESET is COMM_RESET
--operation mode is output

COMM_RESET = OUTPUT(!MB1L65Q);


--FPGA_LOADED is FPGA_LOADED
--operation mode is output

FPGA_LOADED = OUTPUT(GND);


--COM_TX_SLEEP is COM_TX_SLEEP
--operation mode is output

COM_TX_SLEEP = OUTPUT(GND);


--COM_DB[13] is COM_DB[13]
--operation mode is output

COM_DB[13] = OUTPUT(LB1_inst23[7]);


--COM_DB[12] is COM_DB[12]
--operation mode is output

COM_DB[12] = OUTPUT(LB1_inst23[6]);


--COM_DB[11] is COM_DB[11]
--operation mode is output

COM_DB[11] = OUTPUT(LB1_inst23[6]);


--COM_DB[10] is COM_DB[10]
--operation mode is output

COM_DB[10] = OUTPUT(LB1_inst23[6]);


--COM_DB[9] is COM_DB[9]
--operation mode is output

COM_DB[9] = OUTPUT(LB1_inst23[6]);


--COM_DB[8] is COM_DB[8]
--operation mode is output

COM_DB[8] = OUTPUT(LB1_inst23[6]);


--COM_DB[7] is COM_DB[7]
--operation mode is output

COM_DB[7] = OUTPUT(LB1_inst23[6]);


--COM_DB[6] is COM_DB[6]
--operation mode is output

COM_DB[6] = OUTPUT(LB1_inst23[0]);


--HDV_RxENA is HDV_RxENA
--operation mode is output

HDV_RxENA = OUTPUT(GND);


--HDV_TxENA is HDV_TxENA
--operation mode is output

HDV_TxENA = OUTPUT(GND);


--HDV_IN is HDV_IN
--operation mode is output

HDV_IN = OUTPUT(GND);


--FLASH_AD_STBY is FLASH_AD_STBY
--operation mode is output

FLASH_AD_STBY = OUTPUT(GND);


--ATWDTrigger_0 is ATWDTrigger_0
--operation mode is output

ATWDTrigger_0 = OUTPUT(DB1_ATWDTrigger_sig);


--OutputEnable_0 is OutputEnable_0
--operation mode is output

OutputEnable_0 = OUTPUT(BB1L171Q);


--CounterClock_0 is CounterClock_0
--operation mode is output

CounterClock_0 = OUTPUT(BB1L531Q);


--ShiftClock_0 is ShiftClock_0
--operation mode is output

ShiftClock_0 = OUTPUT(CB1L371Q);


--RampSet_0 is RampSet_0
--operation mode is output

RampSet_0 = OUTPUT(BB1L271Q);


--ChannelSelect_0[1] is ChannelSelect_0[1]
--operation mode is output

ChannelSelect_0[1] = OUTPUT(BB1_channel[1]);


--ChannelSelect_0[0] is ChannelSelect_0[0]
--operation mode is output

ChannelSelect_0[0] = OUTPUT(BB1_channel[0]);


--ReadWrite_0 is ReadWrite_0
--operation mode is output

ReadWrite_0 = OUTPUT(BB1L371Q);


--AnalogReset_0 is AnalogReset_0
--operation mode is output

AnalogReset_0 = OUTPUT(BB1L721Q);


--DigitalReset_0 is DigitalReset_0
--operation mode is output

DigitalReset_0 = OUTPUT(BB1L631Q);


--DigitalSet_0 is DigitalSet_0
--operation mode is output

DigitalSet_0 = OUTPUT(BB1L731Q);


--ATWD0VDD_SUP is ATWD0VDD_SUP
--operation mode is output

ATWD0VDD_SUP = OUTPUT(VCC);


--ATWDTrigger_1 is ATWDTrigger_1
--operation mode is output

ATWDTrigger_1 = OUTPUT(DB2_ATWDTrigger_sig);


--OutputEnable_1 is OutputEnable_1
--operation mode is output

OutputEnable_1 = OUTPUT(BB2L171Q);


--CounterClock_1 is CounterClock_1
--operation mode is output

CounterClock_1 = OUTPUT(BB2L531Q);


--ShiftClock_1 is ShiftClock_1
--operation mode is output

ShiftClock_1 = OUTPUT(CB2L371Q);


--RampSet_1 is RampSet_1
--operation mode is output

RampSet_1 = OUTPUT(BB2L271Q);


--ChannelSelect_1[1] is ChannelSelect_1[1]
--operation mode is output

ChannelSelect_1[1] = OUTPUT(BB2_channel[1]);


--ChannelSelect_1[0] is ChannelSelect_1[0]
--operation mode is output

ChannelSelect_1[0] = OUTPUT(BB2_channel[0]);


--ReadWrite_1 is ReadWrite_1
--operation mode is output

ReadWrite_1 = OUTPUT(BB2L371Q);


--AnalogReset_1 is AnalogReset_1
--operation mode is output

AnalogReset_1 = OUTPUT(BB2L721Q);


--DigitalReset_1 is DigitalReset_1
--operation mode is output

DigitalReset_1 = OUTPUT(BB2L631Q);


--DigitalSet_1 is DigitalSet_1
--operation mode is output

DigitalSet_1 = OUTPUT(BB2L731Q);


--ATWD1VDD_SUP is ATWD1VDD_SUP
--operation mode is output

ATWD1VDD_SUP = OUTPUT(VCC);


--MultiSPE_nl is MultiSPE_nl
--operation mode is output

MultiSPE_nl = OUTPUT(!P1L07Q);


--OneSPE_nl is OneSPE_nl
--operation mode is output

OneSPE_nl = OUTPUT(!P1L09Q);


--FE_TEST_PULSE is FE_TEST_PULSE
--operation mode is output

FE_TEST_PULSE_tri_out = TRI(M1L3Q, !M1L5Q);
FE_TEST_PULSE = OUTPUT(FE_TEST_PULSE_tri_out);


--FE_PULSER_P[3] is FE_PULSER_P[3]
--operation mode is output

FE_PULSER_P[3]_tri_out = TRI(L1L52Q, !L1L62Q);
FE_PULSER_P[3] = OUTPUT(FE_PULSER_P[3]_tri_out);


--FE_PULSER_P[2] is FE_PULSER_P[2]
--operation mode is output

FE_PULSER_P[2]_tri_out = TRI(L1L42Q, !L1L62Q);
FE_PULSER_P[2] = OUTPUT(FE_PULSER_P[2]_tri_out);


--FE_PULSER_P[1] is FE_PULSER_P[1]
--operation mode is output

FE_PULSER_P[1]_tri_out = TRI(L1L32Q, !L1L62Q);
FE_PULSER_P[1] = OUTPUT(FE_PULSER_P[1]_tri_out);


--FE_PULSER_P[0] is FE_PULSER_P[0]
--operation mode is output

FE_PULSER_P[0]_tri_out = TRI(L1L22Q, !L1L62Q);
FE_PULSER_P[0] = OUTPUT(FE_PULSER_P[0]_tri_out);


--FE_PULSER_N[3] is FE_PULSER_N[3]
--operation mode is output

FE_PULSER_N[3]_tri_out = TRI(L1L12Q, !L1L62Q);
FE_PULSER_N[3] = OUTPUT(FE_PULSER_N[3]_tri_out);


--FE_PULSER_N[2] is FE_PULSER_N[2]
--operation mode is output

FE_PULSER_N[2]_tri_out = TRI(L1L02Q, !L1L62Q);
FE_PULSER_N[2] = OUTPUT(FE_PULSER_N[2]_tri_out);


--FE_PULSER_N[1] is FE_PULSER_N[1]
--operation mode is output

FE_PULSER_N[1]_tri_out = TRI(L1L91Q, !L1L62Q);
FE_PULSER_N[1] = OUTPUT(FE_PULSER_N[1]_tri_out);


--FE_PULSER_N[0] is FE_PULSER_N[0]
--operation mode is output

FE_PULSER_N[0]_tri_out = TRI(L1L81Q, !L1L62Q);
FE_PULSER_N[0] = OUTPUT(FE_PULSER_N[0]_tri_out);


--R2BUS[6] is R2BUS[6]
--operation mode is output

R2BUS[6] = OUTPUT(U1L43Q);


--R2BUS[5] is R2BUS[5]
--operation mode is output

R2BUS[5] = OUTPUT(U1L33Q);


--R2BUS[4] is R2BUS[4]
--operation mode is output

R2BUS[4] = OUTPUT(U1L23Q);


--R2BUS[3] is R2BUS[3]
--operation mode is output

R2BUS[3] = OUTPUT(U1L13Q);


--R2BUS[2] is R2BUS[2]
--operation mode is output

R2BUS[2] = OUTPUT(U1L03Q);


--R2BUS[1] is R2BUS[1]
--operation mode is output

R2BUS[1] = OUTPUT(U1L92Q);


--R2BUS[0] is R2BUS[0]
--operation mode is output

R2BUS[0] = OUTPUT(U1L82Q);


--SingleLED_TRIGGER is SingleLED_TRIGGER
--operation mode is output

SingleLED_TRIGGER = OUTPUT(W1L8Q);


--COINCIDENCE_OUT_DOWN is COINCIDENCE_OUT_DOWN
--operation mode is output

COINCIDENCE_OUT_DOWN_tri_out = TRI(J1L671Q, J1L971Q);
COINCIDENCE_OUT_DOWN = OUTPUT(COINCIDENCE_OUT_DOWN_tri_out);


--COINC_DOWN_ALATCH is COINC_DOWN_ALATCH
--operation mode is output

COINC_DOWN_ALATCH_open_drain_out = OPNDRN(Y1_command_2_local[12]);
COINC_DOWN_ALATCH = OUTPUT(COINC_DOWN_ALATCH_open_drain_out);


--COINC_DOWN_BLATCH is COINC_DOWN_BLATCH
--operation mode is output

COINC_DOWN_BLATCH_open_drain_out = OPNDRN(Y1_command_2_local[13]);
COINC_DOWN_BLATCH = OUTPUT(COINC_DOWN_BLATCH_open_drain_out);


--COINCIDENCE_OUT_UP is COINCIDENCE_OUT_UP
--operation mode is output

COINCIDENCE_OUT_UP_tri_out = TRI(J1L771Q, J1L081Q);
COINCIDENCE_OUT_UP = OUTPUT(COINCIDENCE_OUT_UP_tri_out);


--COINC_UP_ALATCH is COINC_UP_ALATCH
--operation mode is output

COINC_UP_ALATCH_open_drain_out = OPNDRN(Y1_command_2_local[14]);
COINC_UP_ALATCH = OUTPUT(COINC_UP_ALATCH_open_drain_out);


--COINC_UP_BLATCH is COINC_UP_BLATCH
--operation mode is output

COINC_UP_BLATCH_open_drain_out = OPNDRN(Y1_command_2_local[15]);
COINC_UP_BLATCH = OUTPUT(COINC_UP_BLATCH_open_drain_out);


--FL_Trigger is FL_Trigger
--operation mode is output

FL_Trigger = OUTPUT(Y1_command_2_local[24]);


--FL_Trigger_bar is FL_Trigger_bar
--operation mode is output

FL_Trigger_bar = OUTPUT(!Y1_command_2_local[24]);


--FL_PRE_TRIG is FL_PRE_TRIG
--operation mode is output

FL_PRE_TRIG = OUTPUT(Y1_command_2_local[26]);


--FL_TMS is FL_TMS
--operation mode is output

FL_TMS_tri_out = TRI(Y1_command_2_local[28], Y1_command_2_local[31]);
FL_TMS = OUTPUT(FL_TMS_tri_out);


--FL_TCK is FL_TCK
--operation mode is output

FL_TCK_tri_out = TRI(Y1_command_2_local[29], Y1_command_2_local[31]);
FL_TCK = OUTPUT(FL_TCK_tri_out);


--FL_TDI is FL_TDI
--operation mode is output

FL_TDI_tri_out = TRI(Y1_command_2_local[30], Y1_command_2_local[31]);
FL_TDI = OUTPUT(FL_TDI_tri_out);


--PDL_FPGA_D[7] is PDL_FPGA_D[7]
--operation mode is output

PDL_FPGA_D[7] = OUTPUT(GND);


--PDL_FPGA_D[6] is PDL_FPGA_D[6]
--operation mode is output

PDL_FPGA_D[6] = OUTPUT(!MB1L65Q);


--PDL_FPGA_D[5] is PDL_FPGA_D[5]
--operation mode is output

PDL_FPGA_D[5] = OUTPUT(GND);


--PDL_FPGA_D[4] is PDL_FPGA_D[4]
--operation mode is output

PDL_FPGA_D[4] = OUTPUT(VCC);


--PDL_FPGA_D[3] is PDL_FPGA_D[3]
--operation mode is output

PDL_FPGA_D[3] = OUTPUT(GND);


--PDL_FPGA_D[2] is PDL_FPGA_D[2]
--operation mode is output

PDL_FPGA_D[2] = OUTPUT(VCC);


--PDL_FPGA_D[1] is PDL_FPGA_D[1]
--operation mode is output

PDL_FPGA_D[1] = OUTPUT(GND);


--PDL_FPGA_D[0] is PDL_FPGA_D[0]
--operation mode is output

PDL_FPGA_D[0] = OUTPUT(VCC);


--PGM[15] is PGM[15]
--operation mode is output

PGM[15] = OUTPUT(VCC);


--PGM[14] is PGM[14]
--operation mode is output

PGM[14] = OUTPUT(GND);


--PGM[13] is PGM[13]
--operation mode is output

PGM[13] = OUTPUT(GND);


--PGM[12] is PGM[12]
--operation mode is output

PGM[12] = OUTPUT(VCC);


--PGM[11] is PGM[11]
--operation mode is output

PGM[11]_tri_out = TRI(GND, GND);
PGM[11] = OUTPUT(PGM[11]_tri_out);


--PGM[10] is PGM[10]
--operation mode is output

PGM[10] = OUTPUT(GB53_sload_path[0]);


--PGM[9] is PGM[9]
--operation mode is output

PGM[9] = OUTPUT(GB3_sload_path[1]);


--PGM[8] is PGM[8]
--operation mode is output

PGM[8] = OUTPUT(GB3_sload_path[0]);


--PGM[7] is PGM[7]
--operation mode is output

PGM[7] = OUTPUT(GND);


--PGM[6] is PGM[6]
--operation mode is output

PGM[6] = OUTPUT(GND);


--PGM[5] is PGM[5]
--operation mode is output

PGM[5] = OUTPUT(GND);


--PGM[4] is PGM[4]
--operation mode is output

PGM[4] = OUTPUT(GND);


--PGM[3] is PGM[3]
--operation mode is output

PGM[3] = OUTPUT(MB1L76Q);


--PGM[2] is PGM[2]
--operation mode is output

PGM[2] = OUTPUT(GND);


--PGM[1] is PGM[1]
--operation mode is output

PGM[1] = OUTPUT(GND);


--PGM[0] is PGM[0]
--operation mode is output

PGM[0] = OUTPUT(GND);


--UARTRXD is UARTRXD
--operation mode is input

UARTRXD = INPUT();


--INTEXTPIN is INTEXTPIN
--operation mode is input

INTEXTPIN = INPUT();


--UARTDSRN is UARTDSRN
--operation mode is input

UARTDSRN = INPUT();


--UARTCTSN is UARTCTSN
--operation mode is input

UARTCTSN = INPUT();


--EBIACK is EBIACK
--operation mode is input

EBIACK = INPUT();


--SE25_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[0]|combout
--operation mode is bidir

SE25_combout = SDRAMDQS[0];

--SDRAMDQS[0] is SDRAMDQS[0]
--operation mode is bidir

SDRAMDQS[0]_tri_out = TRI(NE1L911, NE1L811);
SDRAMDQS[0] = BIDIR(SDRAMDQS[0]_tri_out);


--SE35_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[1]|combout
--operation mode is bidir

SE35_combout = SDRAMDQS[1];

--SDRAMDQS[1] is SDRAMDQS[1]
--operation mode is bidir

SDRAMDQS[1]_tri_out = TRI(NE1L021, NE1L811);
SDRAMDQS[1] = BIDIR(SDRAMDQS[1]_tri_out);


--SE45_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[2]|combout
--operation mode is bidir

SE45_combout = SDRAMDQS[2];

--SDRAMDQS[2] is SDRAMDQS[2]
--operation mode is bidir

SDRAMDQS[2]_tri_out = TRI(NE1L121, NE1L811);
SDRAMDQS[2] = BIDIR(SDRAMDQS[2]_tri_out);


--SE55_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[3]|combout
--operation mode is bidir

SE55_combout = SDRAMDQS[3];

--SDRAMDQS[3] is SDRAMDQS[3]
--operation mode is bidir

SDRAMDQS[3]_tri_out = TRI(NE1L221, NE1L811);
SDRAMDQS[3] = BIDIR(SDRAMDQS[3]_tri_out);


--SE91_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[0]|combout
--operation mode is bidir

SE91_combout = SDRAMDQ[0];

--SDRAMDQ[0] is SDRAMDQ[0]
--operation mode is bidir

SDRAMDQ[0]_tri_out = TRI(NE1L68, NE1L28);
SDRAMDQ[0] = BIDIR(SDRAMDQ[0]_tri_out);


--SE02_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[1]|combout
--operation mode is bidir

SE02_combout = SDRAMDQ[1];

--SDRAMDQ[1] is SDRAMDQ[1]
--operation mode is bidir

SDRAMDQ[1]_tri_out = TRI(NE1L78, NE1L28);
SDRAMDQ[1] = BIDIR(SDRAMDQ[1]_tri_out);


--SE12_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[2]|combout
--operation mode is bidir

SE12_combout = SDRAMDQ[2];

--SDRAMDQ[2] is SDRAMDQ[2]
--operation mode is bidir

SDRAMDQ[2]_tri_out = TRI(NE1L88, NE1L28);
SDRAMDQ[2] = BIDIR(SDRAMDQ[2]_tri_out);


--SE22_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[3]|combout
--operation mode is bidir

SE22_combout = SDRAMDQ[3];

--SDRAMDQ[3] is SDRAMDQ[3]
--operation mode is bidir

SDRAMDQ[3]_tri_out = TRI(NE1L98, NE1L28);
SDRAMDQ[3] = BIDIR(SDRAMDQ[3]_tri_out);


--SE32_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[4]|combout
--operation mode is bidir

SE32_combout = SDRAMDQ[4];

--SDRAMDQ[4] is SDRAMDQ[4]
--operation mode is bidir

SDRAMDQ[4]_tri_out = TRI(NE1L09, NE1L28);
SDRAMDQ[4] = BIDIR(SDRAMDQ[4]_tri_out);


--SE42_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[5]|combout
--operation mode is bidir

SE42_combout = SDRAMDQ[5];

--SDRAMDQ[5] is SDRAMDQ[5]
--operation mode is bidir

SDRAMDQ[5]_tri_out = TRI(NE1L19, NE1L28);
SDRAMDQ[5] = BIDIR(SDRAMDQ[5]_tri_out);


--SE52_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[6]|combout
--operation mode is bidir

SE52_combout = SDRAMDQ[6];

--SDRAMDQ[6] is SDRAMDQ[6]
--operation mode is bidir

SDRAMDQ[6]_tri_out = TRI(NE1L29, NE1L28);
SDRAMDQ[6] = BIDIR(SDRAMDQ[6]_tri_out);


--SE62_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[7]|combout
--operation mode is bidir

SE62_combout = SDRAMDQ[7];

--SDRAMDQ[7] is SDRAMDQ[7]
--operation mode is bidir

SDRAMDQ[7]_tri_out = TRI(NE1L39, NE1L28);
SDRAMDQ[7] = BIDIR(SDRAMDQ[7]_tri_out);


--SE72_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[8]|combout
--operation mode is bidir

SE72_combout = SDRAMDQ[8];

--SDRAMDQ[8] is SDRAMDQ[8]
--operation mode is bidir

SDRAMDQ[8]_tri_out = TRI(NE1L49, NE1L38);
SDRAMDQ[8] = BIDIR(SDRAMDQ[8]_tri_out);


--SE82_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[9]|combout
--operation mode is bidir

SE82_combout = SDRAMDQ[9];

--SDRAMDQ[9] is SDRAMDQ[9]
--operation mode is bidir

SDRAMDQ[9]_tri_out = TRI(NE1L59, NE1L38);
SDRAMDQ[9] = BIDIR(SDRAMDQ[9]_tri_out);


--SE92_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[10]|combout
--operation mode is bidir

SE92_combout = SDRAMDQ[10];

--SDRAMDQ[10] is SDRAMDQ[10]
--operation mode is bidir

SDRAMDQ[10]_tri_out = TRI(NE1L69, NE1L38);
SDRAMDQ[10] = BIDIR(SDRAMDQ[10]_tri_out);


--SE03_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[11]|combout
--operation mode is bidir

SE03_combout = SDRAMDQ[11];

--SDRAMDQ[11] is SDRAMDQ[11]
--operation mode is bidir

SDRAMDQ[11]_tri_out = TRI(NE1L79, NE1L38);
SDRAMDQ[11] = BIDIR(SDRAMDQ[11]_tri_out);


--SE13_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[12]|combout
--operation mode is bidir

SE13_combout = SDRAMDQ[12];

--SDRAMDQ[12] is SDRAMDQ[12]
--operation mode is bidir

SDRAMDQ[12]_tri_out = TRI(NE1L89, NE1L38);
SDRAMDQ[12] = BIDIR(SDRAMDQ[12]_tri_out);


--SE23_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[13]|combout
--operation mode is bidir

SE23_combout = SDRAMDQ[13];

--SDRAMDQ[13] is SDRAMDQ[13]
--operation mode is bidir

SDRAMDQ[13]_tri_out = TRI(NE1L99, NE1L38);
SDRAMDQ[13] = BIDIR(SDRAMDQ[13]_tri_out);


--SE33_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[14]|combout
--operation mode is bidir

SE33_combout = SDRAMDQ[14];

--SDRAMDQ[14] is SDRAMDQ[14]
--operation mode is bidir

SDRAMDQ[14]_tri_out = TRI(NE1L001, NE1L38);
SDRAMDQ[14] = BIDIR(SDRAMDQ[14]_tri_out);


--SE43_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[15]|combout
--operation mode is bidir

SE43_combout = SDRAMDQ[15];

--SDRAMDQ[15] is SDRAMDQ[15]
--operation mode is bidir

SDRAMDQ[15]_tri_out = TRI(NE1L101, NE1L38);
SDRAMDQ[15] = BIDIR(SDRAMDQ[15]_tri_out);


--SE53_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[16]|combout
--operation mode is bidir

SE53_combout = SDRAMDQ[16];

--SDRAMDQ[16] is SDRAMDQ[16]
--operation mode is bidir

SDRAMDQ[16]_tri_out = TRI(NE1L201, NE1L48);
SDRAMDQ[16] = BIDIR(SDRAMDQ[16]_tri_out);


--SE63_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[17]|combout
--operation mode is bidir

SE63_combout = SDRAMDQ[17];

--SDRAMDQ[17] is SDRAMDQ[17]
--operation mode is bidir

SDRAMDQ[17]_tri_out = TRI(NE1L301, NE1L48);
SDRAMDQ[17] = BIDIR(SDRAMDQ[17]_tri_out);


--SE73_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[18]|combout
--operation mode is bidir

SE73_combout = SDRAMDQ[18];

--SDRAMDQ[18] is SDRAMDQ[18]
--operation mode is bidir

SDRAMDQ[18]_tri_out = TRI(NE1L401, NE1L48);
SDRAMDQ[18] = BIDIR(SDRAMDQ[18]_tri_out);


--SE83_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[19]|combout
--operation mode is bidir

SE83_combout = SDRAMDQ[19];

--SDRAMDQ[19] is SDRAMDQ[19]
--operation mode is bidir

SDRAMDQ[19]_tri_out = TRI(NE1L501, NE1L48);
SDRAMDQ[19] = BIDIR(SDRAMDQ[19]_tri_out);


--SE93_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[20]|combout
--operation mode is bidir

SE93_combout = SDRAMDQ[20];

--SDRAMDQ[20] is SDRAMDQ[20]
--operation mode is bidir

SDRAMDQ[20]_tri_out = TRI(NE1L601, NE1L48);
SDRAMDQ[20] = BIDIR(SDRAMDQ[20]_tri_out);


--SE04_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[21]|combout
--operation mode is bidir

SE04_combout = SDRAMDQ[21];

--SDRAMDQ[21] is SDRAMDQ[21]
--operation mode is bidir

SDRAMDQ[21]_tri_out = TRI(NE1L701, NE1L48);
SDRAMDQ[21] = BIDIR(SDRAMDQ[21]_tri_out);


--SE14_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[22]|combout
--operation mode is bidir

SE14_combout = SDRAMDQ[22];

--SDRAMDQ[22] is SDRAMDQ[22]
--operation mode is bidir

SDRAMDQ[22]_tri_out = TRI(NE1L801, NE1L48);
SDRAMDQ[22] = BIDIR(SDRAMDQ[22]_tri_out);


--SE24_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[23]|combout
--operation mode is bidir

SE24_combout = SDRAMDQ[23];

--SDRAMDQ[23] is SDRAMDQ[23]
--operation mode is bidir

SDRAMDQ[23]_tri_out = TRI(NE1L901, NE1L48);
SDRAMDQ[23] = BIDIR(SDRAMDQ[23]_tri_out);


--SE34_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[24]|combout
--operation mode is bidir

SE34_combout = SDRAMDQ[24];

--SDRAMDQ[24] is SDRAMDQ[24]
--operation mode is bidir

SDRAMDQ[24]_tri_out = TRI(NE1L011, NE1L58);
SDRAMDQ[24] = BIDIR(SDRAMDQ[24]_tri_out);


--SE44_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[25]|combout
--operation mode is bidir

SE44_combout = SDRAMDQ[25];

--SDRAMDQ[25] is SDRAMDQ[25]
--operation mode is bidir

SDRAMDQ[25]_tri_out = TRI(NE1L111, NE1L58);
SDRAMDQ[25] = BIDIR(SDRAMDQ[25]_tri_out);


--SE54_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[26]|combout
--operation mode is bidir

SE54_combout = SDRAMDQ[26];

--SDRAMDQ[26] is SDRAMDQ[26]
--operation mode is bidir

SDRAMDQ[26]_tri_out = TRI(NE1L211, NE1L58);
SDRAMDQ[26] = BIDIR(SDRAMDQ[26]_tri_out);


--SE64_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[27]|combout
--operation mode is bidir

SE64_combout = SDRAMDQ[27];

--SDRAMDQ[27] is SDRAMDQ[27]
--operation mode is bidir

SDRAMDQ[27]_tri_out = TRI(NE1L311, NE1L58);
SDRAMDQ[27] = BIDIR(SDRAMDQ[27]_tri_out);


--SE74_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[28]|combout
--operation mode is bidir

SE74_combout = SDRAMDQ[28];

--SDRAMDQ[28] is SDRAMDQ[28]
--operation mode is bidir

SDRAMDQ[28]_tri_out = TRI(NE1L411, NE1L58);
SDRAMDQ[28] = BIDIR(SDRAMDQ[28]_tri_out);


--SE84_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[29]|combout
--operation mode is bidir

SE84_combout = SDRAMDQ[29];

--SDRAMDQ[29] is SDRAMDQ[29]
--operation mode is bidir

SDRAMDQ[29]_tri_out = TRI(NE1L511, NE1L58);
SDRAMDQ[29] = BIDIR(SDRAMDQ[29]_tri_out);


--SE94_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[30]|combout
--operation mode is bidir

SE94_combout = SDRAMDQ[30];

--SDRAMDQ[30] is SDRAMDQ[30]
--operation mode is bidir

SDRAMDQ[30]_tri_out = TRI(NE1L611, NE1L58);
SDRAMDQ[30] = BIDIR(SDRAMDQ[30]_tri_out);


--SE05_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[31]|combout
--operation mode is bidir

SE05_combout = SDRAMDQ[31];

--SDRAMDQ[31] is SDRAMDQ[31]
--operation mode is bidir

SDRAMDQ[31]_tri_out = TRI(NE1L711, NE1L58);
SDRAMDQ[31] = BIDIR(SDRAMDQ[31]_tri_out);


--SE2_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[0]|combout
--operation mode is bidir

SE2_combout = EBIDQ[0];

--EBIDQ[0] is EBIDQ[0]
--operation mode is bidir

EBIDQ[0]_tri_out = TRI(NE1L53, NE1L43);
EBIDQ[0] = BIDIR(EBIDQ[0]_tri_out);


--SE3_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[1]|combout
--operation mode is bidir

SE3_combout = EBIDQ[1];

--EBIDQ[1] is EBIDQ[1]
--operation mode is bidir

EBIDQ[1]_tri_out = TRI(NE1L63, NE1L43);
EBIDQ[1] = BIDIR(EBIDQ[1]_tri_out);


--SE4_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[2]|combout
--operation mode is bidir

SE4_combout = EBIDQ[2];

--EBIDQ[2] is EBIDQ[2]
--operation mode is bidir

EBIDQ[2]_tri_out = TRI(NE1L73, NE1L43);
EBIDQ[2] = BIDIR(EBIDQ[2]_tri_out);


--SE5_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[3]|combout
--operation mode is bidir

SE5_combout = EBIDQ[3];

--EBIDQ[3] is EBIDQ[3]
--operation mode is bidir

EBIDQ[3]_tri_out = TRI(NE1L83, NE1L43);
EBIDQ[3] = BIDIR(EBIDQ[3]_tri_out);


--SE6_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[4]|combout
--operation mode is bidir

SE6_combout = EBIDQ[4];

--EBIDQ[4] is EBIDQ[4]
--operation mode is bidir

EBIDQ[4]_tri_out = TRI(NE1L93, NE1L43);
EBIDQ[4] = BIDIR(EBIDQ[4]_tri_out);


--SE7_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[5]|combout
--operation mode is bidir

SE7_combout = EBIDQ[5];

--EBIDQ[5] is EBIDQ[5]
--operation mode is bidir

EBIDQ[5]_tri_out = TRI(NE1L04, NE1L43);
EBIDQ[5] = BIDIR(EBIDQ[5]_tri_out);


--SE8_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[6]|combout
--operation mode is bidir

SE8_combout = EBIDQ[6];

--EBIDQ[6] is EBIDQ[6]
--operation mode is bidir

EBIDQ[6]_tri_out = TRI(NE1L14, NE1L43);
EBIDQ[6] = BIDIR(EBIDQ[6]_tri_out);


--SE9_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[7]|combout
--operation mode is bidir

SE9_combout = EBIDQ[7];

--EBIDQ[7] is EBIDQ[7]
--operation mode is bidir

EBIDQ[7]_tri_out = TRI(NE1L24, NE1L43);
EBIDQ[7] = BIDIR(EBIDQ[7]_tri_out);


--SE01_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[8]|combout
--operation mode is bidir

SE01_combout = EBIDQ[8];

--EBIDQ[8] is EBIDQ[8]
--operation mode is bidir

EBIDQ[8]_tri_out = TRI(NE1L34, NE1L43);
EBIDQ[8] = BIDIR(EBIDQ[8]_tri_out);


--SE11_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[9]|combout
--operation mode is bidir

SE11_combout = EBIDQ[9];

--EBIDQ[9] is EBIDQ[9]
--operation mode is bidir

EBIDQ[9]_tri_out = TRI(NE1L44, NE1L43);
EBIDQ[9] = BIDIR(EBIDQ[9]_tri_out);


--SE21_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[10]|combout
--operation mode is bidir

SE21_combout = EBIDQ[10];

--EBIDQ[10] is EBIDQ[10]
--operation mode is bidir

EBIDQ[10]_tri_out = TRI(NE1L54, NE1L43);
EBIDQ[10] = BIDIR(EBIDQ[10]_tri_out);


--SE31_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[11]|combout
--operation mode is bidir

SE31_combout = EBIDQ[11];

--EBIDQ[11] is EBIDQ[11]
--operation mode is bidir

EBIDQ[11]_tri_out = TRI(NE1L64, NE1L43);
EBIDQ[11] = BIDIR(EBIDQ[11]_tri_out);


--SE41_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[12]|combout
--operation mode is bidir

SE41_combout = EBIDQ[12];

--EBIDQ[12] is EBIDQ[12]
--operation mode is bidir

EBIDQ[12]_tri_out = TRI(NE1L74, NE1L43);
EBIDQ[12] = BIDIR(EBIDQ[12]_tri_out);


--SE51_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[13]|combout
--operation mode is bidir

SE51_combout = EBIDQ[13];

--EBIDQ[13] is EBIDQ[13]
--operation mode is bidir

EBIDQ[13]_tri_out = TRI(NE1L84, NE1L43);
EBIDQ[13] = BIDIR(EBIDQ[13]_tri_out);


--SE61_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[14]|combout
--operation mode is bidir

SE61_combout = EBIDQ[14];

--EBIDQ[14] is EBIDQ[14]
--operation mode is bidir

EBIDQ[14]_tri_out = TRI(NE1L94, NE1L43);
EBIDQ[14] = BIDIR(EBIDQ[14]_tri_out);


--SE71_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[15]|combout
--operation mode is bidir

SE71_combout = EBIDQ[15];

--EBIDQ[15] is EBIDQ[15]
--operation mode is bidir

EBIDQ[15]_tri_out = TRI(NE1L05, NE1L43);
EBIDQ[15] = BIDIR(EBIDQ[15]_tri_out);


--SE75_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartrin_pbidir|combout
--operation mode is bidir

SE75_combout = UARTRIN;

--UARTRIN is UARTRIN
--operation mode is bidir

UARTRIN_tri_out = TRI(NE1L941, NE1L741);
UARTRIN = BIDIR(UARTRIN_tri_out);


--SE65_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartdcdn_pbidir|combout
--operation mode is bidir

SE65_combout = UARTDCDN;

--UARTDCDN is UARTDCDN
--operation mode is bidir

UARTDCDN_tri_out = TRI(NE1L641, NE1L741);
UARTDCDN = BIDIR(UARTDCDN_tri_out);


--UARTDTRN is UARTDTRN
--operation mode is output

UARTDTRN = OUTPUT(NE1L841);


--UARTRTSN is UARTRTSN
--operation mode is output

UARTRTSN = OUTPUT(NE1L051);


--UARTTXD is UARTTXD
--operation mode is output

UARTTXD = OUTPUT(NE1L151);


--EBIBE[0] is EBIBE[0]
--operation mode is output

EBIBE[0] = OUTPUT(NE1L72);


--EBIBE[1] is EBIBE[1]
--operation mode is output

EBIBE[1] = OUTPUT(NE1L82);


--EBICSN[0] is EBICSN[0]
--operation mode is output

EBICSN[0] = OUTPUT(NE1L03);


--EBICSN[1] is EBICSN[1]
--operation mode is output

EBICSN[1] = OUTPUT(NE1L13);


--EBICSN[2] is EBICSN[2]
--operation mode is output

EBICSN[2] = OUTPUT(NE1L23);


--EBICSN[3] is EBICSN[3]
--operation mode is output

EBICSN[3] = OUTPUT(NE1L33);


--EBIADDR[0] is EBIADDR[0]
--operation mode is output

EBIADDR[0] = OUTPUT(NE1L2);


--EBIADDR[1] is EBIADDR[1]
--operation mode is output

EBIADDR[1] = OUTPUT(NE1L3);


--EBIADDR[2] is EBIADDR[2]
--operation mode is output

EBIADDR[2] = OUTPUT(NE1L4);


--EBIADDR[3] is EBIADDR[3]
--operation mode is output

EBIADDR[3] = OUTPUT(NE1L5);


--EBIADDR[4] is EBIADDR[4]
--operation mode is output

EBIADDR[4] = OUTPUT(NE1L6);


--EBIADDR[5] is EBIADDR[5]
--operation mode is output

EBIADDR[5] = OUTPUT(NE1L7);


--EBIADDR[6] is EBIADDR[6]
--operation mode is output

EBIADDR[6] = OUTPUT(NE1L8);


--EBIADDR[7] is EBIADDR[7]
--operation mode is output

EBIADDR[7] = OUTPUT(NE1L9);


--EBIADDR[8] is EBIADDR[8]
--operation mode is output

EBIADDR[8] = OUTPUT(NE1L01);


--EBIADDR[9] is EBIADDR[9]
--operation mode is output

EBIADDR[9] = OUTPUT(NE1L11);


--EBIADDR[10] is EBIADDR[10]
--operation mode is output

EBIADDR[10] = OUTPUT(NE1L21);


--EBIADDR[11] is EBIADDR[11]
--operation mode is output

EBIADDR[11] = OUTPUT(NE1L31);


--EBIADDR[12] is EBIADDR[12]
--operation mode is output

EBIADDR[12] = OUTPUT(NE1L41);


--EBIADDR[13] is EBIADDR[13]
--operation mode is output

EBIADDR[13] = OUTPUT(NE1L51);


--EBIADDR[14] is EBIADDR[14]
--operation mode is output

EBIADDR[14] = OUTPUT(NE1L61);


--EBIADDR[15] is EBIADDR[15]
--operation mode is output

EBIADDR[15] = OUTPUT(NE1L71);


--EBIADDR[16] is EBIADDR[16]
--operation mode is output

EBIADDR[16] = OUTPUT(NE1L81);


--EBIADDR[17] is EBIADDR[17]
--operation mode is output

EBIADDR[17] = OUTPUT(NE1L91);


--EBIADDR[18] is EBIADDR[18]
--operation mode is output

EBIADDR[18] = OUTPUT(NE1L02);


--EBIADDR[19] is EBIADDR[19]
--operation mode is output

EBIADDR[19] = OUTPUT(NE1L12);


--EBIADDR[20] is EBIADDR[20]
--operation mode is output

EBIADDR[20] = OUTPUT(NE1L22);


--EBIADDR[21] is EBIADDR[21]
--operation mode is output

EBIADDR[21] = OUTPUT(NE1L32);


--EBIADDR[22] is EBIADDR[22]
--operation mode is output

EBIADDR[22] = OUTPUT(NE1L42);


--EBIADDR[23] is EBIADDR[23]
--operation mode is output

EBIADDR[23] = OUTPUT(NE1L52);


--EBIADDR[24] is EBIADDR[24]
--operation mode is output

EBIADDR[24] = OUTPUT(NE1L62);


--EBICLK is EBICLK
--operation mode is output

EBICLK = OUTPUT(NE1L92);


--EBIOEN is EBIOEN
--operation mode is output

EBIOEN = OUTPUT(NE1L15);


--EBIWEN is EBIWEN
--operation mode is output

EBIWEN = OUTPUT(NE1L25);


--SDRAMADDR[0] is SDRAMADDR[0]
--operation mode is output

SDRAMADDR[0] = OUTPUT(NE1L75);


--SDRAMADDR[1] is SDRAMADDR[1]
--operation mode is output

SDRAMADDR[1] = OUTPUT(NE1L85);


--SDRAMADDR[2] is SDRAMADDR[2]
--operation mode is output

SDRAMADDR[2] = OUTPUT(NE1L95);


--SDRAMADDR[3] is SDRAMADDR[3]
--operation mode is output

SDRAMADDR[3] = OUTPUT(NE1L06);


--SDRAMADDR[4] is SDRAMADDR[4]
--operation mode is output

SDRAMADDR[4] = OUTPUT(NE1L16);


--SDRAMADDR[5] is SDRAMADDR[5]
--operation mode is output

SDRAMADDR[5] = OUTPUT(NE1L26);


--SDRAMADDR[6] is SDRAMADDR[6]
--operation mode is output

SDRAMADDR[6] = OUTPUT(NE1L36);


--SDRAMADDR[7] is SDRAMADDR[7]
--operation mode is output

SDRAMADDR[7] = OUTPUT(NE1L46);


--SDRAMADDR[8] is SDRAMADDR[8]
--operation mode is output

SDRAMADDR[8] = OUTPUT(NE1L56);


--SDRAMADDR[9] is SDRAMADDR[9]
--operation mode is output

SDRAMADDR[9] = OUTPUT(NE1L66);


--SDRAMADDR[10] is SDRAMADDR[10]
--operation mode is output

SDRAMADDR[10] = OUTPUT(NE1L76);


--SDRAMADDR[11] is SDRAMADDR[11]
--operation mode is output

SDRAMADDR[11] = OUTPUT(NE1L86);


--SDRAMADDR[12] is SDRAMADDR[12]
--operation mode is output

SDRAMADDR[12] = OUTPUT(NE1L96);


--SDRAMADDR[13] is SDRAMADDR[13]
--operation mode is output

SDRAMADDR[13] = OUTPUT(NE1L07);


--SDRAMADDR[14] is SDRAMADDR[14]
--operation mode is output

SDRAMADDR[14] = OUTPUT(NE1L17);


--SDRAMCSN[0] is SDRAMCSN[0]
--operation mode is output

SDRAMCSN[0] = OUTPUT(NE1L67);


--SDRAMCSN[1] is SDRAMCSN[1]
--operation mode is output

SDRAMCSN[1] = OUTPUT(NE1L77);


--SDRAMDQM[0] is SDRAMDQM[0]
--operation mode is output

SDRAMDQM[0] = OUTPUT(NE1L87);


--SDRAMDQM[1] is SDRAMDQM[1]
--operation mode is output

SDRAMDQM[1] = OUTPUT(NE1L97);


--SDRAMDQM[2] is SDRAMDQM[2]
--operation mode is output

SDRAMDQM[2] = OUTPUT(NE1L08);


--SDRAMDQM[3] is SDRAMDQM[3]
--operation mode is output

SDRAMDQM[3] = OUTPUT(NE1L18);


--SDRAMRASN is SDRAMRASN
--operation mode is output

SDRAMRASN = OUTPUT(NE1L321);


--SDRAMCASN is SDRAMCASN
--operation mode is output

SDRAMCASN = OUTPUT(NE1L27);


--SDRAMWEN is SDRAMWEN
--operation mode is output

SDRAMWEN = OUTPUT(NE1L421);


--SDRAMCLKE is SDRAMCLKE
--operation mode is output

SDRAMCLKE = OUTPUT(NE1L47);


--SDRAMCLKN is SDRAMCLKN
--operation mode is output

SDRAMCLKN = OUTPUT(NE1L57);


--SDRAMCLK is SDRAMCLK
--operation mode is output

SDRAMCLK = OUTPUT(NE1L37);


--TE1_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir_od:nreset_pbidir|combout
--operation mode is bidir

TE1_combout = nRESET;

--nRESET is nRESET
--operation mode is bidir

nRESET_open_drain_out = OPNDRN(NE1_core);
nRESET = BIDIR(nRESET_open_drain_out);


--CLK_REF is CLK_REF
--operation mode is input

CLK_REF = INPUT();


--nPOR is nPOR
--operation mode is input

nPOR = INPUT();


