<pre>name: asicworld_code_verilog_tutorial_simple_function
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_simple_function.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0

module simple_function;
	function myfunction;
		input reg a;
		input reg b;
		input reg c;
		input reg d;
		begin
			myfunction = ((a + b) + (c - d));
		end
	endfunction
endmodule
</pre>