#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000cdd140 .scope module, "ppu_tb" "ppu_tb" 2 3;
 .timescale 0 0;
v0000000000d462c0_0 .net/s "A_O", 31 0, L_0000000000d4ffb0;  1 drivers
v0000000000d46c20_0 .var "Address", 31 0;
v0000000000d47b20_0 .net "C_U_out", 8 0, L_0000000000d4e1b0;  1 drivers
v0000000000d46680_0 .net "Carry", 0 0, v0000000000d47080_0;  1 drivers
v0000000000d46cc0_0 .net "DO", 31 0, v0000000000d3bcd0_0;  1 drivers
v0000000000d46d60_0 .net "DO_CU", 31 0, v0000000000d32640_0;  1 drivers
v0000000000d47bc0_0 .net "Data_RAM_Out", 31 0, v0000000000d37380_0;  1 drivers
v0000000000d46400_0 .net "EX_ALU_OP", 3 0, v0000000000c90690_0;  1 drivers
v0000000000d45780_0 .net "EX_B_instr", 0 0, v0000000000d33180_0;  1 drivers
v0000000000d458c0_0 .net "EX_Bit11_0", 31 0, v0000000000c8eb10_0;  1 drivers
v0000000000d45960_0 .net "EX_Bit15_12", 3 0, v0000000000c8ee30_0;  1 drivers
v0000000000d48340_0 .net "EX_Bit31_28", 3 0, v0000000000c8f5b0_0;  1 drivers
v0000000000d48020_0 .net/s "EX_MUX_2X1_OUT", 31 0, L_0000000000dab1c0;  1 drivers
v0000000000d48a20_0 .net "EX_RF_Enable", 0 0, v0000000000c8f8d0_0;  1 drivers
v0000000000d49100_0 .net "EX_S_M", 0 0, v0000000000d32780_0;  1 drivers
v0000000000d48b60_0 .net "EX_Shift_imm", 0 0, v0000000000c8eed0_0;  1 drivers
v0000000000d48ca0_0 .net "EX_addresing_modes", 7 0, v0000000000c8ef70_0;  1 drivers
v0000000000d48c00_0 .net "EX_load_instr", 0 0, v0000000000abdb20_0;  1 drivers
v0000000000d482a0_0 .net "EX_mem_read_write", 0 0, v0000000000abcea0_0;  1 drivers
v0000000000d48660_0 .net "EX_mem_size", 0 0, v0000000000c6c0c0_0;  1 drivers
v0000000000d48480_0 .net "ID_B_instr", 0 0, L_0000000000c69970;  1 drivers
v0000000000d480c0_0 .net "ID_Bit15_12", 3 0, v0000000000d33a40_0;  1 drivers
v0000000000d48d40_0 .net "ID_Bit19_16", 3 0, v0000000000d32b40_0;  1 drivers
v0000000000d491a0_0 .net "ID_Bit23_0", 23 0, v0000000000d33360_0;  1 drivers
v0000000000d47f80_0 .net "ID_Bit31_28", 3 0, v0000000000d335e0_0;  1 drivers
v0000000000d48520_0 .net "ID_Bit3_0", 3 0, v0000000000d33b80_0;  1 drivers
v0000000000d48ac0_0 .net "ID_CU", 9 0, v0000000000d385d0_0;  1 drivers
o0000000000ce2fb8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000d49240_0 .net "ID_addresing_modes", 7 0, o0000000000ce2fb8;  0 drivers
v0000000000d48de0_0 .net "IF_ID_Load", 0 0, v0000000000d37ce0_0;  1 drivers
v0000000000d48e80_0 .net "MEM_A_O", 31 0, v0000000000c8e930_0;  1 drivers
v0000000000d48160_0 .net "MEM_Bit15_12", 3 0, v0000000000c8fa10_0;  1 drivers
v0000000000d48200_0 .net "MEM_MUX3", 31 0, v0000000000c90050_0;  1 drivers
v0000000000d483e0_0 .net "MEM_RF_Enable", 0 0, v0000000000c900f0_0;  1 drivers
v0000000000d485c0_0 .net "MEM_load_instr", 0 0, v0000000000c8f010_0;  1 drivers
v0000000000d47d00_0 .net "MEM_mem_read_write", 0 0, v0000000000c90370_0;  1 drivers
v0000000000d48fc0_0 .net "MEM_mem_size", 0 0, v0000000000c8ec50_0;  1 drivers
v0000000000d48700_0 .net "MOV", 31 0, L_0000000000c6b2d0;  1 drivers
v0000000000d488e0_0 .net "MUX1_signal", 1 0, v0000000000d37ec0_0;  1 drivers
v0000000000d487a0_0 .net "MUX2_signal", 1 0, v0000000000d380a0_0;  1 drivers
v0000000000d48f20_0 .net "MUX3_signal", 1 0, v0000000000d38140_0;  1 drivers
v0000000000d48840_0 .net "MUXControlUnit_signal", 0 0, v0000000000d36c00_0;  1 drivers
v0000000000d48980_0 .net/s "M_O", 31 0, L_0000000000dab380;  1 drivers
v0000000000d47da0_0 .net "Next_PC", 31 0, v0000000000d33ae0_0;  1 drivers
v0000000000d49060_0 .net "PA", 31 0, v0000000000d40ac0_0;  1 drivers
v0000000000d492e0_0 .net "PB", 31 0, v0000000000d42820_0;  1 drivers
v0000000000d49380_0 .net "PC4", 31 0, L_0000000000d4f5b0;  1 drivers
v0000000000d47e40_0 .net "PCIN", 31 0, L_0000000000c6b180;  1 drivers
v0000000000d47ee0_0 .net "PCO", 31 0, L_0000000000c6b730;  1 drivers
v0000000000d4e390_0 .net "PC_RF_ld", 0 0, v0000000000d367a0_0;  1 drivers
v0000000000d4e430_0 .net "PD", 31 0, v0000000000d41d80_0;  1 drivers
v0000000000d4eb10_0 .net/s "PW", 31 0, L_0000000000dab230;  1 drivers
v0000000000d4f330_0 .net "RF_rm", 31 0, L_0000000000c6b490;  1 drivers
v0000000000d4fc90_0 .var "Reset", 0 0;
v0000000000d4ee30_0 .net "S", 0 0, L_0000000000c69eb0;  1 drivers
v0000000000d4e070_0 .net "SEx4_out", 31 0, v0000000000d46540_0;  1 drivers
v0000000000d4d530_0 .net/s "SSE_out", 31 0, v0000000000d46ae0_0;  1 drivers
v0000000000d4d8f0_0 .net "S_M", 0 0, L_0000000000c6b6c0;  1 drivers
v0000000000d4dfd0_0 .net "TA", 31 0, L_0000000000d4f830;  1 drivers
v0000000000d4f3d0_0 .net "TA_PP", 0 0, v0000000000d33f40_0;  1 drivers
v0000000000d4dc10_0 .net "WB_A_O", 31 0, v0000000000d33e00_0;  1 drivers
v0000000000d4fb50_0 .net "WB_Bit15_12", 3 0, v0000000000d337c0_0;  1 drivers
v0000000000d4f1f0_0 .net "WB_Data_RAM_Out", 31 0, v0000000000d33860_0;  1 drivers
v0000000000d4f8d0_0 .net "WB_RF_Enable", 0 0, v0000000000d32be0_0;  1 drivers
v0000000000d4d5d0_0 .net "WB_load_instr", 0 0, v0000000000d33c20_0;  1 drivers
v0000000000d4eed0_0 .var/2u *"_ivl_16", 31 0; Local signal
v0000000000d4e110_0 .var/2u *"_ivl_17", 31 0; Local signal
L_0000000000d515c0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000d4d850_0 .net/2u *"_ivl_6", 27 0, L_0000000000d515c0;  1 drivers
v0000000000d4f970_0 .net "asserted", 0 0, L_0000000000dab3f0;  1 drivers
v0000000000d4d670_0 .net "bl", 0 0, L_0000000000c69e40;  1 drivers
v0000000000d4f6f0_0 .net "cc_alu_1", 3 0, L_0000000000d4d990;  1 drivers
v0000000000d4fab0_0 .net "cc_alu_2", 3 0, L_0000000000d4f650;  1 drivers
v0000000000d4f0b0_0 .net "cc_main_alu_out", 3 0, L_0000000000d50730;  1 drivers
v0000000000d4e4d0_0 .net "cc_out", 3 0, v0000000000d35410_0;  1 drivers
v0000000000d4ecf0_0 .net "choose_ta_r_nop", 0 0, v0000000000c99810_0;  1 drivers
v0000000000d4d710_0 .var "clk", 0 0;
v0000000000d4dcb0_0 .var/i "code", 31 0;
v0000000000d4da30_0 .var "data", 31 0;
v0000000000d4dd50_0 .net "ex_asserted", 0 0, v0000000000d330e0_0;  1 drivers
v0000000000d4ed90_0 .net "ex_bl", 0 0, v0000000000c8f470_0;  1 drivers
v0000000000d4f150_0 .var/i "file", 31 0;
v0000000000d4ef70_0 .net "mem_bl", 0 0, v0000000000c9a530_0;  1 drivers
v0000000000d4ec50_0 .net "mux_out_1", 31 0, L_0000000000c6b500;  1 drivers
v0000000000d4e930_0 .net/s "mux_out_1_A", 31 0, v0000000000d32c80_0;  1 drivers
v0000000000d4f470_0 .net "mux_out_2", 31 0, L_0000000000c6b570;  1 drivers
v0000000000d4fa10_0 .net/s "mux_out_2_B", 31 0, v0000000000d34300_0;  1 drivers
v0000000000d4f010_0 .net "mux_out_3", 31 0, L_0000000000dab310;  1 drivers
v0000000000d4e7f0_0 .net/s "mux_out_3_C", 31 0, v0000000000d33540_0;  1 drivers
v0000000000d4f290_0 .net "wb_bl", 0 0, v0000000000d32aa0_0;  1 drivers
v0000000000d4e610_0 .var/i "x", 31 0;
L_0000000000d4ddf0 .concat [ 4 28 0 0], v0000000000d33b80_0, L_0000000000d515c0;
L_0000000000d4fd30 .part v0000000000d385d0_0, 6, 1;
S_0000000000aae300 .scope module, "Cond_Is_Assert2" "Cond_Is_Asserted" 2 211, 3 222 0, S_0000000000cdd140;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /OUTPUT 1 "asserted";
L_0000000000dab3f0 .functor BUFZ 1, v0000000000c9a490_0, C4<0>, C4<0>, C4<0>;
v0000000000c993b0_0 .net "asserted", 0 0, L_0000000000dab3f0;  alias, 1 drivers
v0000000000c9a490_0 .var "assrt", 0 0;
v0000000000c99130_0 .var/i "c", 31 0;
v0000000000c9a350_0 .net "cc_in", 3 0, v0000000000d35410_0;  alias, 1 drivers
v0000000000c98b90_0 .net "instr_condition", 3 0, v0000000000c8f5b0_0;  alias, 1 drivers
v0000000000c99630_0 .var/i "n", 31 0;
v0000000000c99d10_0 .var/i "v", 31 0;
v0000000000c99770_0 .var/i "z", 31 0;
E_0000000000caed70/0 .event edge, v0000000000c9a350_0, v0000000000c98b90_0, v0000000000c99770_0, v0000000000c99130_0;
E_0000000000caed70/1 .event edge, v0000000000c99630_0, v0000000000c99d10_0;
E_0000000000caed70 .event/or E_0000000000caed70/0, E_0000000000caed70/1;
S_0000000000aae490 .scope module, "Condition_Hand" "Condition_Handler" 2 214, 3 383 0, S_0000000000cdd140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /INPUT 1 "TA_PP";
    .port_info 3 /OUTPUT 1 "choose_ta_r_nop";
v0000000000c99e50_0 .net "TA_PP", 0 0, v0000000000d33f40_0;  alias, 1 drivers
v0000000000c99b30_0 .net "asserted", 0 0, L_0000000000dab3f0;  alias, 1 drivers
v0000000000c98eb0_0 .net "b_instr", 0 0, L_0000000000c69970;  alias, 1 drivers
v0000000000c99810_0 .var "choose_ta_r_nop", 0 0;
E_0000000000caf3b0 .event edge, v0000000000c99e50_0, v0000000000c993b0_0, v0000000000c98eb0_0;
S_0000000000aae620 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 2 221, 3 541 0, S_0000000000cdd140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_instr";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /INPUT 1 "EXBL";
    .port_info 10 /OUTPUT 32 "MEM_A_O";
    .port_info 11 /OUTPUT 32 "MEM_MUX3";
    .port_info 12 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 13 /OUTPUT 1 "MEM_load_instr";
    .port_info 14 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 15 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 16 /OUTPUT 1 "MEM_mem_size";
    .port_info 17 /INPUT 1 "Reset";
    .port_info 18 /OUTPUT 1 "MEMBL";
v0000000000c99a90_0 .net "A_O", 31 0, L_0000000000d4ffb0;  alias, 1 drivers
v0000000000c98d70_0 .net "EXBL", 0 0, v0000000000c8f470_0;  alias, 1 drivers
v0000000000c998b0_0 .net "EX_Bit15_12", 3 0, v0000000000c8ee30_0;  alias, 1 drivers
v0000000000c99950_0 .net "EX_RF_instr", 0 0, v0000000000c8f8d0_0;  alias, 1 drivers
v0000000000c99f90_0 .net "EX_load_instr", 0 0, v0000000000abdb20_0;  alias, 1 drivers
v0000000000c9a0d0_0 .net "EX_mem_read_write", 0 0, v0000000000abcea0_0;  alias, 1 drivers
v0000000000c9a170_0 .net "EX_mem_size", 0 0, v0000000000c6c0c0_0;  alias, 1 drivers
v0000000000c9a530_0 .var "MEMBL", 0 0;
v0000000000c8e930_0 .var "MEM_A_O", 31 0;
v0000000000c8fa10_0 .var "MEM_Bit15_12", 3 0;
v0000000000c90050_0 .var "MEM_MUX3", 31 0;
v0000000000c900f0_0 .var "MEM_RF_Enable", 0 0;
v0000000000c8f010_0 .var "MEM_load_instr", 0 0;
v0000000000c90370_0 .var "MEM_mem_read_write", 0 0;
v0000000000c8ec50_0 .var "MEM_mem_size", 0 0;
v0000000000c8f3d0_0 .net "Reset", 0 0, v0000000000d4fc90_0;  1 drivers
v0000000000c90410_0 .net "cc_main_alu_out", 3 0, L_0000000000d50730;  alias, 1 drivers
v0000000000c8f830_0 .net "clk", 0 0, v0000000000d4d710_0;  1 drivers
v0000000000c90550_0 .net "mux_out_3_C", 31 0, v0000000000d33540_0;  alias, 1 drivers
E_0000000000caf9f0 .event posedge, v0000000000c8f3d0_0, v0000000000c8f830_0;
S_0000000000a777e0 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 2 190, 3 467 0, S_0000000000cdd140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 4 "EX_Bit31_28";
    .port_info 5 /OUTPUT 1 "EX_Shift_imm";
    .port_info 6 /OUTPUT 4 "EX_ALU_OP";
    .port_info 7 /OUTPUT 1 "EX_load_instr";
    .port_info 8 /OUTPUT 1 "EX_RF_instr";
    .port_info 9 /OUTPUT 32 "EX_Bit11_0";
    .port_info 10 /OUTPUT 8 "EX_addresing_modes";
    .port_info 11 /OUTPUT 1 "EX_mem_size";
    .port_info 12 /OUTPUT 1 "EX_mem_read_write";
    .port_info 13 /OUTPUT 1 "EXBL";
    .port_info 14 /OUTPUT 1 "ex_S_M";
    .port_info 15 /OUTPUT 1 "ex_asserted";
    .port_info 16 /OUTPUT 1 "ex_b_instr";
    .port_info 17 /INPUT 32 "mux_out_1";
    .port_info 18 /INPUT 32 "mux_out_2";
    .port_info 19 /INPUT 32 "mux_out_3";
    .port_info 20 /INPUT 4 "ID_Bit15_12";
    .port_info 21 /INPUT 4 "ID_Bit31_28";
    .port_info 22 /INPUT 10 "ID_CU";
    .port_info 23 /INPUT 32 "ID_Bit11_0";
    .port_info 24 /INPUT 8 "ID_addresing_modes";
    .port_info 25 /INPUT 1 "clk";
    .port_info 26 /INPUT 1 "Reset";
    .port_info 27 /INPUT 1 "s_M";
    .port_info 28 /INPUT 1 "asserted";
    .port_info 29 /INPUT 1 "b_instr";
v0000000000c8f470_0 .var "EXBL", 0 0;
v0000000000c90690_0 .var "EX_ALU_OP", 3 0;
v0000000000c8eb10_0 .var "EX_Bit11_0", 31 0;
v0000000000c8ee30_0 .var "EX_Bit15_12", 3 0;
v0000000000c8f5b0_0 .var "EX_Bit31_28", 3 0;
v0000000000c8f8d0_0 .var "EX_RF_instr", 0 0;
v0000000000c8eed0_0 .var "EX_Shift_imm", 0 0;
v0000000000c8ef70_0 .var "EX_addresing_modes", 7 0;
v0000000000abdb20_0 .var "EX_load_instr", 0 0;
v0000000000abcea0_0 .var "EX_mem_read_write", 0 0;
v0000000000c6c0c0_0 .var "EX_mem_size", 0 0;
v0000000000c98c30_0 .net "ID_Bit11_0", 31 0, v0000000000d32640_0;  alias, 1 drivers
v0000000000d34260_0 .net "ID_Bit15_12", 3 0, v0000000000d33a40_0;  alias, 1 drivers
v0000000000d32500_0 .net "ID_Bit31_28", 3 0, v0000000000d335e0_0;  alias, 1 drivers
v0000000000d34120_0 .net "ID_CU", 9 0, v0000000000d385d0_0;  alias, 1 drivers
v0000000000d341c0_0 .net "ID_addresing_modes", 7 0, o0000000000ce2fb8;  alias, 0 drivers
v0000000000d33040_0 .net "Reset", 0 0, v0000000000d4fc90_0;  alias, 1 drivers
v0000000000d32d20_0 .net "asserted", 0 0, L_0000000000dab3f0;  alias, 1 drivers
v0000000000d326e0_0 .net "b_instr", 0 0, L_0000000000c69970;  alias, 1 drivers
v0000000000d33cc0_0 .net "clk", 0 0, v0000000000d4d710_0;  alias, 1 drivers
v0000000000d32780_0 .var "ex_S_M", 0 0;
v0000000000d330e0_0 .var "ex_asserted", 0 0;
v0000000000d33180_0 .var "ex_b_instr", 0 0;
v0000000000d325a0_0 .net "mux_out_1", 31 0, L_0000000000c6b500;  alias, 1 drivers
v0000000000d32c80_0 .var "mux_out_1_A", 31 0;
v0000000000d32dc0_0 .net "mux_out_2", 31 0, L_0000000000c6b570;  alias, 1 drivers
v0000000000d34300_0 .var "mux_out_2_B", 31 0;
v0000000000d332c0_0 .net "mux_out_3", 31 0, L_0000000000dab310;  alias, 1 drivers
v0000000000d33540_0 .var "mux_out_3_C", 31 0;
v0000000000d32460_0 .net "s_M", 0 0, L_0000000000c6b6c0;  alias, 1 drivers
S_0000000000a7fc80 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 2 128, 3 400 0, S_0000000000cdd140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 4 "ID_Bit15_12";
    .port_info 6 /OUTPUT 32 "ID_Bit31_0";
    .port_info 7 /INPUT 1 "choose_ta_r_nop";
    .port_info 8 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 9 /INPUT 1 "clk";
    .port_info 10 /INPUT 1 "Reset";
    .port_info 11 /INPUT 1 "asserted";
    .port_info 12 /INPUT 32 "PC4";
    .port_info 13 /INPUT 32 "DataOut";
    .port_info 14 /OUTPUT 1 "TA_PP";
v0000000000d32820_0 .net "DataOut", 31 0, v0000000000d3bcd0_0;  alias, 1 drivers
v0000000000d33220_0 .net "Hazard_Unit_Ld", 0 0, v0000000000d37ce0_0;  alias, 1 drivers
v0000000000d33a40_0 .var "ID_Bit15_12", 3 0;
v0000000000d32b40_0 .var "ID_Bit19_16", 3 0;
v0000000000d33360_0 .var "ID_Bit23_0", 23 0;
v0000000000d32640_0 .var "ID_Bit31_0", 31 0;
v0000000000d335e0_0 .var "ID_Bit31_28", 3 0;
v0000000000d33b80_0 .var "ID_Bit3_0", 3 0;
v0000000000d33ae0_0 .var "ID_Next_PC", 31 0;
v0000000000d328c0_0 .net "PC4", 31 0, L_0000000000d4f5b0;  alias, 1 drivers
v0000000000d32e60_0 .net "Reset", 0 0, v0000000000d4fc90_0;  alias, 1 drivers
v0000000000d33f40_0 .var "TA_PP", 0 0;
v0000000000d32960_0 .net "asserted", 0 0, L_0000000000dab3f0;  alias, 1 drivers
v0000000000d32f00_0 .net "choose_ta_r_nop", 0 0, v0000000000c99810_0;  alias, 1 drivers
v0000000000d33400_0 .net "clk", 0 0, v0000000000d4d710_0;  alias, 1 drivers
S_0000000000a7fe10 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 2 233, 3 578 0, S_0000000000cdd140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "MEMBL";
    .port_info 7 /OUTPUT 32 "wb_alu_out";
    .port_info 8 /OUTPUT 32 "wb_data_r_out";
    .port_info 9 /OUTPUT 4 "wb_bit15_12";
    .port_info 10 /OUTPUT 1 "WB_load_instr";
    .port_info 11 /OUTPUT 1 "WB_RF_Enable";
    .port_info 12 /INPUT 1 "Reset";
    .port_info 13 /OUTPUT 1 "WBBL";
v0000000000d32fa0_0 .net "MEMBL", 0 0, v0000000000c9a530_0;  alias, 1 drivers
v0000000000d32a00_0 .net "MEM_RF_Enable", 0 0, v0000000000c900f0_0;  alias, 1 drivers
v0000000000d34080_0 .net "MEM_load_instr", 0 0, v0000000000c8f010_0;  alias, 1 drivers
v0000000000d33d60_0 .net "Reset", 0 0, v0000000000d4fc90_0;  alias, 1 drivers
v0000000000d32aa0_0 .var "WBBL", 0 0;
v0000000000d32be0_0 .var "WB_RF_Enable", 0 0;
v0000000000d33c20_0 .var "WB_load_instr", 0 0;
v0000000000d33900_0 .net "alu_out", 31 0, v0000000000c8e930_0;  alias, 1 drivers
v0000000000d334a0_0 .net "bit15_12", 3 0, v0000000000c8fa10_0;  alias, 1 drivers
v0000000000d33680_0 .net "clk", 0 0, v0000000000d4d710_0;  alias, 1 drivers
v0000000000d33720_0 .net "data_r_out", 31 0, v0000000000d37380_0;  alias, 1 drivers
v0000000000d33e00_0 .var "wb_alu_out", 31 0;
v0000000000d337c0_0 .var "wb_bit15_12", 3 0;
v0000000000d33860_0 .var "wb_data_r_out", 31 0;
S_0000000000a7ffa0 .scope module, "Status_register" "Status_register" 2 143, 3 203 0, S_0000000000cdd140;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "Reset";
v0000000000d339a0_0 .net "Reset", 0 0, v0000000000d4fc90_0;  alias, 1 drivers
v0000000000d33ea0_0 .net "S", 0 0, v0000000000d32780_0;  alias, 1 drivers
v0000000000d33fe0_0 .net "cc_in", 3 0, L_0000000000d50730;  alias, 1 drivers
v0000000000d35410_0 .var "cc_out", 3 0;
v0000000000d35050_0 .net "clk", 0 0, v0000000000d4d710_0;  alias, 1 drivers
E_0000000000caf670 .event posedge, v0000000000c8f830_0;
S_0000000000a79dd0 .scope module, "alu_1" "alu" 2 116, 3 1306 0, S_0000000000cdd140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 4 "ccCin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000d34790_0 .net/s "A", 31 0, L_0000000000c6b730;  alias, 1 drivers
v0000000000d35190_0 .net "Alu_Out", 3 0, L_0000000000d4d990;  alias, 1 drivers
L_0000000000d514e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000d34fb0_0 .net/s "B", 31 0, L_0000000000d514e8;  1 drivers
v0000000000d34d30_0 .var/i "Cin", 31 0;
L_0000000000d51530 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000d361d0_0 .net "OPS", 3 0, L_0000000000d51530;  1 drivers
v0000000000d34f10_0 .var/s "OPS_result", 32 0;
v0000000000d34bf0_0 .net/s "S", 31 0, L_0000000000d4f5b0;  alias, 1 drivers
v0000000000d355f0_0 .net *"_ivl_11", 0 0, L_0000000000d4d7b0;  1 drivers
v0000000000d35870_0 .net *"_ivl_16", 0 0, L_0000000000d4ebb0;  1 drivers
v0000000000d352d0_0 .net *"_ivl_3", 0 0, L_0000000000d4e2f0;  1 drivers
v0000000000d354b0_0 .net *"_ivl_7", 0 0, L_0000000000d4f510;  1 drivers
L_0000000000d51578 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000000000d350f0_0 .net "ccCin", 3 0, L_0000000000d51578;  1 drivers
v0000000000d34ab0_0 .var/i "ol", 31 0;
v0000000000d348d0_0 .var/i "tc", 31 0;
v0000000000d34a10_0 .var/i "tn", 31 0;
v0000000000d34e70_0 .var/i "tv", 31 0;
v0000000000d35550_0 .var/i "tz", 31 0;
E_0000000000caf930/0 .event edge, v0000000000d350f0_0, v0000000000d361d0_0, v0000000000d34790_0, v0000000000d34fb0_0;
E_0000000000caf930/1 .event edge, v0000000000d34f10_0, v0000000000d34d30_0;
E_0000000000caf930 .event/or E_0000000000caf930/0, E_0000000000caf930/1;
L_0000000000d4e2f0 .part v0000000000d34a10_0, 0, 1;
L_0000000000d4f510 .part v0000000000d35550_0, 0, 1;
L_0000000000d4d7b0 .part v0000000000d348d0_0, 0, 1;
L_0000000000d4d990 .concat8 [ 1 1 1 1], L_0000000000d4ebb0, L_0000000000d4d7b0, L_0000000000d4f510, L_0000000000d4e2f0;
L_0000000000d4ebb0 .part v0000000000d34e70_0, 0, 1;
L_0000000000d4f5b0 .part v0000000000d34f10_0, 0, 32;
S_0000000000a79f60 .scope module, "alu_2" "alu" 2 151, 3 1306 0, S_0000000000cdd140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 4 "ccCin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000d34c90_0 .net/s "A", 31 0, v0000000000d46540_0;  alias, 1 drivers
v0000000000d35230_0 .net "Alu_Out", 3 0, L_0000000000d4f650;  alias, 1 drivers
v0000000000d34dd0_0 .net/s "B", 31 0, v0000000000d33ae0_0;  alias, 1 drivers
v0000000000d35730_0 .var/i "Cin", 31 0;
L_0000000000d51608 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000d35690_0 .net "OPS", 3 0, L_0000000000d51608;  1 drivers
v0000000000d35e10_0 .var/s "OPS_result", 32 0;
v0000000000d34970_0 .net/s "S", 31 0, L_0000000000d4f830;  alias, 1 drivers
v0000000000d34470_0 .net *"_ivl_11", 0 0, L_0000000000d4fbf0;  1 drivers
v0000000000d35cd0_0 .net *"_ivl_16", 0 0, L_0000000000d4f790;  1 drivers
v0000000000d35370_0 .net *"_ivl_3", 0 0, L_0000000000d4dad0;  1 drivers
v0000000000d34b50_0 .net *"_ivl_7", 0 0, L_0000000000d4db70;  1 drivers
L_0000000000d51650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000000000d357d0_0 .net "ccCin", 3 0, L_0000000000d51650;  1 drivers
v0000000000d359b0_0 .var/i "ol", 31 0;
v0000000000d34830_0 .var/i "tc", 31 0;
v0000000000d35910_0 .var/i "tn", 31 0;
v0000000000d35a50_0 .var/i "tv", 31 0;
v0000000000d35b90_0 .var/i "tz", 31 0;
E_0000000000cb0330/0 .event edge, v0000000000d357d0_0, v0000000000d35690_0, v0000000000d34c90_0, v0000000000d33ae0_0;
E_0000000000cb0330/1 .event edge, v0000000000d35e10_0, v0000000000d35730_0;
E_0000000000cb0330 .event/or E_0000000000cb0330/0, E_0000000000cb0330/1;
L_0000000000d4dad0 .part v0000000000d35910_0, 0, 1;
L_0000000000d4db70 .part v0000000000d35b90_0, 0, 1;
L_0000000000d4fbf0 .part v0000000000d34830_0, 0, 1;
L_0000000000d4f650 .concat8 [ 1 1 1 1], L_0000000000d4f790, L_0000000000d4fbf0, L_0000000000d4db70, L_0000000000d4dad0;
L_0000000000d4f790 .part v0000000000d35a50_0, 0, 1;
L_0000000000d4f830 .part v0000000000d35e10_0, 0, 32;
S_0000000000a7a0f0 .scope module, "alu_main" "alu" 2 200, 3 1306 0, S_0000000000cdd140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 4 "ccCin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000d35af0_0 .net/s "A", 31 0, v0000000000d32c80_0;  alias, 1 drivers
v0000000000d35d70_0 .net "Alu_Out", 3 0, L_0000000000d50730;  alias, 1 drivers
v0000000000d35c30_0 .net/s "B", 31 0, L_0000000000dab1c0;  alias, 1 drivers
v0000000000d35eb0_0 .var/i "Cin", 31 0;
v0000000000d35f50_0 .net "OPS", 3 0, v0000000000c90690_0;  alias, 1 drivers
v0000000000d35ff0_0 .var/s "OPS_result", 32 0;
v0000000000d34510_0 .net/s "S", 31 0, L_0000000000d4ffb0;  alias, 1 drivers
v0000000000d36090_0 .net *"_ivl_11", 0 0, L_0000000000d50690;  1 drivers
v0000000000d34650_0 .net *"_ivl_16", 0 0, L_0000000000d50d70;  1 drivers
v0000000000d36130_0 .net *"_ivl_3", 0 0, L_0000000000d51270;  1 drivers
v0000000000d345b0_0 .net *"_ivl_7", 0 0, L_0000000000d50a50;  1 drivers
v0000000000d36270_0 .net "ccCin", 3 0, v0000000000d35410_0;  alias, 1 drivers
v0000000000d36310_0 .var/i "ol", 31 0;
v0000000000d346f0_0 .var/i "tc", 31 0;
v0000000000d36d40_0 .var/i "tn", 31 0;
v0000000000d36980_0 .var/i "tv", 31 0;
v0000000000d37060_0 .var/i "tz", 31 0;
E_0000000000cafbf0/0 .event edge, v0000000000c9a350_0, v0000000000c90690_0, v0000000000d32c80_0, v0000000000d35c30_0;
E_0000000000cafbf0/1 .event edge, v0000000000d35ff0_0, v0000000000d35eb0_0;
E_0000000000cafbf0 .event/or E_0000000000cafbf0/0, E_0000000000cafbf0/1;
L_0000000000d51270 .part v0000000000d36d40_0, 0, 1;
L_0000000000d50a50 .part v0000000000d37060_0, 0, 1;
L_0000000000d50690 .part v0000000000d346f0_0, 0, 1;
L_0000000000d50730 .concat8 [ 1 1 1 1], L_0000000000d50d70, L_0000000000d50690, L_0000000000d50a50, L_0000000000d51270;
L_0000000000d50d70 .part v0000000000d36980_0, 0, 1;
L_0000000000d4ffb0 .part v0000000000d35ff0_0, 0, 32;
S_0000000000a74d40 .scope module, "control_unit1" "control_unit" 2 136, 3 7 0, S_0000000000cdd140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "BL";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 9 "C_U_out";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "Reset";
    .port_info 6 /INPUT 1 "asserted";
    .port_info 7 /INPUT 32 "A";
L_0000000000c69970 .functor BUFZ 1, v0000000000d36f20_0, C4<0>, C4<0>, C4<0>;
L_0000000000c69e40 .functor BUFZ 1, v0000000000d37240_0, C4<0>, C4<0>, C4<0>;
L_0000000000c69eb0 .functor BUFZ 1, v0000000000d37560_0, C4<0>, C4<0>, C4<0>;
v0000000000d37ba0_0 .net "A", 31 0, v0000000000d32640_0;  alias, 1 drivers
v0000000000d38280_0 .net "BL", 0 0, L_0000000000c69e40;  alias, 1 drivers
v0000000000d379c0_0 .net "C_U_out", 8 0, L_0000000000d4e1b0;  alias, 1 drivers
v0000000000d37a60_0 .net "ID_B_instr", 0 0, L_0000000000c69970;  alias, 1 drivers
v0000000000d37100_0 .net "Reset", 0 0, v0000000000d4fc90_0;  alias, 1 drivers
v0000000000d371a0_0 .net "S", 0 0, L_0000000000c69eb0;  alias, 1 drivers
v0000000000d38320_0 .net *"_ivl_11", 0 0, v0000000000d37b00_0;  1 drivers
v0000000000d36700_0 .net *"_ivl_17", 3 0, v0000000000d36de0_0;  1 drivers
v0000000000d376a0_0 .net *"_ivl_21", 0 0, v0000000000d36ac0_0;  1 drivers
v0000000000d36e80_0 .net *"_ivl_26", 0 0, v0000000000d37420_0;  1 drivers
v0000000000d36520_0 .net *"_ivl_3", 0 0, v0000000000d372e0_0;  1 drivers
v0000000000d36ca0_0 .net *"_ivl_7", 0 0, v0000000000d374c0_0;  1 drivers
v0000000000d36de0_0 .var "alu_op", 3 0;
v0000000000d381e0_0 .net "asserted", 0 0, L_0000000000dab3f0;  alias, 1 drivers
v0000000000d37240_0 .var "b_bl", 0 0;
v0000000000d36f20_0 .var "b_instr", 0 0;
v0000000000d37560_0 .var "change", 0 0;
v0000000000d36480_0 .net "clk", 0 0, v0000000000d4d710_0;  alias, 1 drivers
v0000000000d37740_0 .var "instr", 2 0;
v0000000000d37b00_0 .var "l_instr", 0 0;
v0000000000d36ac0_0 .var "m_rw", 0 0;
v0000000000d37420_0 .var "m_size", 0 0;
v0000000000d365c0_0 .var "r_sr_off", 0 0;
v0000000000d374c0_0 .var "rf_instr", 0 0;
v0000000000d372e0_0 .var "s_imm", 0 0;
E_0000000000caf970/0 .event edge, v0000000000c8f3d0_0, v0000000000c98c30_0, v0000000000c993b0_0, v0000000000d37740_0;
E_0000000000caf970/1 .event edge, v0000000000d37b00_0, v0000000000d37240_0;
E_0000000000caf970 .event/or E_0000000000caf970/0, E_0000000000caf970/1;
LS_0000000000d4e1b0_0_0 .concat8 [ 1 1 4 1], v0000000000d374c0_0, v0000000000d37b00_0, v0000000000d36de0_0, v0000000000d372e0_0;
LS_0000000000d4e1b0_0_4 .concat8 [ 1 1 0 0], v0000000000d36ac0_0, v0000000000d37420_0;
L_0000000000d4e1b0 .concat8 [ 7 2 0 0], LS_0000000000d4e1b0_0_0, LS_0000000000d4e1b0_0_4;
S_0000000000a74ed0 .scope module, "data_ram" "data_ram256x8" 2 225, 3 640 0, S_0000000000cdd140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
v0000000000d36fc0_0 .net "Address", 31 0, v0000000000c8e930_0;  alias, 1 drivers
v0000000000d36840_0 .net "DataIn", 31 0, v0000000000c90050_0;  alias, 1 drivers
v0000000000d37380_0 .var "DataOut", 31 0;
v0000000000d37920 .array "Mem", 255 0, 7 0;
v0000000000d37600_0 .net "ReadWrite", 0 0, v0000000000c90370_0;  alias, 1 drivers
v0000000000d377e0_0 .net "Size", 0 0, v0000000000c8ec50_0;  alias, 1 drivers
E_0000000000caf3f0/0 .event edge, v0000000000c8ec50_0, v0000000000c90050_0, v0000000000c8e930_0, v0000000000c90370_0;
E_0000000000caf3f0/1 .event edge, v0000000000d33720_0;
E_0000000000caf3f0 .event/or E_0000000000caf3f0/0, E_0000000000caf3f0/1;
S_0000000000a75060 .scope module, "h_u" "hazard_unit" 2 247, 3 804 0, S_0000000000cdd140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 1 "ID_shift_imm";
    .port_info 11 /INPUT 1 "clk";
    .port_info 12 /INPUT 4 "EX_Bit15_12";
    .port_info 13 /INPUT 4 "MEM_Bit15_12";
    .port_info 14 /INPUT 4 "WB_Bit15_12";
    .port_info 15 /INPUT 4 "ID_Bit3_0";
    .port_info 16 /INPUT 4 "ID_Bit19_16";
v0000000000d37880_0 .net "EX_Bit15_12", 3 0, v0000000000c8ee30_0;  alias, 1 drivers
v0000000000d38000_0 .net "EX_RF_Enable", 0 0, v0000000000c8f8d0_0;  alias, 1 drivers
v0000000000d36b60_0 .net "EX_load_instr", 0 0, v0000000000abdb20_0;  alias, 1 drivers
v0000000000d36660_0 .net "ID_Bit19_16", 3 0, v0000000000d32b40_0;  alias, 1 drivers
v0000000000d37f60_0 .net "ID_Bit3_0", 3 0, v0000000000d33b80_0;  alias, 1 drivers
v0000000000d37c40_0 .net "ID_shift_imm", 0 0, L_0000000000d4fd30;  1 drivers
v0000000000d37ce0_0 .var "IF_ID_load", 0 0;
v0000000000d37d80_0 .net "MEM_Bit15_12", 3 0, v0000000000c8fa10_0;  alias, 1 drivers
v0000000000d37e20_0 .net "MEM_RF_Enable", 0 0, v0000000000c900f0_0;  alias, 1 drivers
v0000000000d37ec0_0 .var "MUX1_signal", 1 0;
v0000000000d380a0_0 .var "MUX2_signal", 1 0;
v0000000000d38140_0 .var "MUX3_signal", 1 0;
v0000000000d36c00_0 .var "MUXControlUnit_signal", 0 0;
v0000000000d367a0_0 .var "PC_RF_load", 0 0;
v0000000000d368e0_0 .net "WB_Bit15_12", 3 0, v0000000000d337c0_0;  alias, 1 drivers
v0000000000d36a20_0 .net "WB_RF_Enable", 0 0, v0000000000d32be0_0;  alias, 1 drivers
v0000000000d3a150_0 .net "clk", 0 0, v0000000000d4d710_0;  alias, 1 drivers
E_0000000000cafd30/0 .event edge, v0000000000c99f90_0, v0000000000d33b80_0, v0000000000c998b0_0, v0000000000d37c40_0;
E_0000000000cafd30/1 .event edge, v0000000000d32b40_0, v0000000000d32be0_0, v0000000000d337c0_0, v0000000000c900f0_0;
E_0000000000cafd30/2 .event edge, v0000000000c8fa10_0, v0000000000c99950_0;
E_0000000000cafd30 .event/or E_0000000000cafd30/0, E_0000000000cafd30/1, E_0000000000cafd30/2;
S_0000000000a897e0 .scope module, "mux_2x1_ID" "mux_2x1_ID" 2 139, 3 713 0, S_0000000000cdd140;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "C_U";
    .port_info 1 /INPUT 1 "BL";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "HF_U";
    .port_info 4 /OUTPUT 10 "MUX_Out";
    .port_info 5 /OUTPUT 1 "S_M";
L_0000000000c6b6c0 .functor BUFZ 1, v0000000000d3a330_0, C4<0>, C4<0>, C4<0>;
v0000000000d388f0_0 .net "BL", 0 0, L_0000000000c69e40;  alias, 1 drivers
v0000000000d396b0_0 .net "C_U", 8 0, L_0000000000d4e1b0;  alias, 1 drivers
v0000000000d38ad0_0 .net "HF_U", 0 0, v0000000000d36c00_0;  alias, 1 drivers
v0000000000d39bb0_0 .net "MUX_Out", 9 0, v0000000000d385d0_0;  alias, 1 drivers
v0000000000d38990_0 .net "S", 0 0, L_0000000000c69eb0;  alias, 1 drivers
v0000000000d38cb0_0 .net "S_M", 0 0, L_0000000000c6b6c0;  alias, 1 drivers
v0000000000d3a330_0 .var "change", 0 0;
v0000000000d385d0_0 .var "salida", 9 0;
E_0000000000caf430 .event edge, v0000000000d36c00_0, v0000000000d38280_0, v0000000000d379c0_0, v0000000000d371a0_0;
S_0000000000a89970 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 2 118, 3 744 0, S_0000000000cdd140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c6b180 .functor BUFZ 32, v0000000000d39d90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d399d0_0 .net "A", 31 0, L_0000000000d4f5b0;  alias, 1 drivers
v0000000000d39070_0 .net "B", 31 0, L_0000000000c6b2d0;  alias, 1 drivers
v0000000000d39390_0 .net "MUX_Out", 31 0, L_0000000000c6b180;  alias, 1 drivers
v0000000000d39d90_0 .var "salida", 31 0;
v0000000000d38df0_0 .net "sig", 0 0, v0000000000c99810_0;  alias, 1 drivers
E_0000000000caf470 .event edge, v0000000000c99810_0, v0000000000d328c0_0, v0000000000d39070_0;
S_0000000000a89b00 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 2 206, 3 744 0, S_0000000000cdd140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000dab1c0 .functor BUFZ 32, v0000000000d38670_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d38490_0 .net "A", 31 0, v0000000000d34300_0;  alias, 1 drivers
v0000000000d39430_0 .net "B", 31 0, v0000000000d46ae0_0;  alias, 1 drivers
v0000000000d38710_0 .net "MUX_Out", 31 0, L_0000000000dab1c0;  alias, 1 drivers
v0000000000d38670_0 .var "salida", 31 0;
v0000000000d394d0_0 .net "sig", 0 0, v0000000000c8eed0_0;  alias, 1 drivers
E_0000000000cafe70 .event edge, v0000000000c8eed0_0, v0000000000d34300_0, v0000000000d39430_0;
S_0000000000d3a950 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 2 229, 3 744 0, S_0000000000cdd140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000dab380 .functor BUFZ 32, v0000000000d39b10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d39a70_0 .net "A", 31 0, v0000000000c8e930_0;  alias, 1 drivers
v0000000000d39570_0 .net "B", 31 0, v0000000000d37380_0;  alias, 1 drivers
v0000000000d38b70_0 .net "MUX_Out", 31 0, L_0000000000dab380;  alias, 1 drivers
v0000000000d39b10_0 .var "salida", 31 0;
v0000000000d397f0_0 .net "sig", 0 0, v0000000000c8f010_0;  alias, 1 drivers
E_0000000000cb0070 .event edge, v0000000000c8f010_0, v0000000000c8e930_0, v0000000000d33720_0;
S_0000000000d3ac70 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 2 237, 3 744 0, S_0000000000cdd140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000dab230 .functor BUFZ 32, v0000000000d38530_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d39f70_0 .net "A", 31 0, v0000000000d33e00_0;  alias, 1 drivers
v0000000000d39110_0 .net "B", 31 0, v0000000000d33860_0;  alias, 1 drivers
v0000000000d391b0_0 .net "MUX_Out", 31 0, L_0000000000dab230;  alias, 1 drivers
v0000000000d38530_0 .var "salida", 31 0;
v0000000000d38a30_0 .net "sig", 0 0, v0000000000d33c20_0;  alias, 1 drivers
E_0000000000caf4b0 .event edge, v0000000000d33c20_0, v0000000000d33e00_0, v0000000000d33860_0;
S_0000000000d3aae0 .scope module, "mux_2x1_stages_8" "mux_2x1_Stages" 2 121, 3 744 0, S_0000000000cdd140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c6b2d0 .functor BUFZ 32, v0000000000d38fd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d39610_0 .net "A", 31 0, L_0000000000d4f830;  alias, 1 drivers
v0000000000d387b0_0 .net "B", 31 0, L_0000000000d4ddf0;  1 drivers
v0000000000d392f0_0 .net "MUX_Out", 31 0, L_0000000000c6b2d0;  alias, 1 drivers
v0000000000d38fd0_0 .var "salida", 31 0;
v0000000000d39ed0_0 .net "sig", 0 0, v0000000000d33f40_0;  alias, 1 drivers
E_0000000000caf9b0 .event edge, v0000000000c99e50_0, v0000000000d34970_0, v0000000000d387b0_0;
S_0000000000d3b2b0 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 2 167, 3 688 0, S_0000000000cdd140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000c6b500 .functor BUFZ 32, v0000000000d39930_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d38e90_0 .net "A_O", 31 0, L_0000000000d4ffb0;  alias, 1 drivers
v0000000000d38850_0 .net "HF_U", 1 0, v0000000000d37ec0_0;  alias, 1 drivers
v0000000000d38c10_0 .net "MUX_Out", 31 0, L_0000000000c6b500;  alias, 1 drivers
v0000000000d39e30_0 .net "M_O", 31 0, L_0000000000dab380;  alias, 1 drivers
v0000000000d3a010_0 .net "PW", 31 0, L_0000000000dab230;  alias, 1 drivers
v0000000000d38d50_0 .net "X", 31 0, v0000000000d40ac0_0;  alias, 1 drivers
v0000000000d39930_0 .var "salida", 31 0;
E_0000000000cafa30/0 .event edge, v0000000000d37ec0_0, v0000000000d38d50_0, v0000000000c99a90_0, v0000000000d38b70_0;
E_0000000000cafa30/1 .event edge, v0000000000d391b0_0;
E_0000000000cafa30 .event/or E_0000000000cafa30/0, E_0000000000cafa30/1;
S_0000000000d3ae00 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 2 170, 3 688 0, S_0000000000cdd140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000c6b570 .functor BUFZ 32, v0000000000d3a290_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d39c50_0 .net "A_O", 31 0, L_0000000000d4ffb0;  alias, 1 drivers
v0000000000d3a1f0_0 .net "HF_U", 1 0, v0000000000d380a0_0;  alias, 1 drivers
v0000000000d39750_0 .net "MUX_Out", 31 0, L_0000000000c6b570;  alias, 1 drivers
v0000000000d3a0b0_0 .net "M_O", 31 0, L_0000000000dab380;  alias, 1 drivers
v0000000000d39890_0 .net "PW", 31 0, L_0000000000dab230;  alias, 1 drivers
v0000000000d39cf0_0 .net "X", 31 0, v0000000000d42820_0;  alias, 1 drivers
v0000000000d3a290_0 .var "salida", 31 0;
E_0000000000caf570/0 .event edge, v0000000000d380a0_0, v0000000000d39cf0_0, v0000000000c99a90_0, v0000000000d38b70_0;
E_0000000000caf570/1 .event edge, v0000000000d391b0_0;
E_0000000000caf570 .event/or E_0000000000caf570/0, E_0000000000caf570/1;
S_0000000000d3af90 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 2 173, 3 688 0, S_0000000000cdd140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000dab310 .functor BUFZ 32, v0000000000d3ba50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d38f30_0 .net "A_O", 31 0, L_0000000000d4ffb0;  alias, 1 drivers
v0000000000d39250_0 .net "HF_U", 1 0, v0000000000d38140_0;  alias, 1 drivers
v0000000000d3b9b0_0 .net "MUX_Out", 31 0, L_0000000000dab310;  alias, 1 drivers
v0000000000d3b7d0_0 .net "M_O", 31 0, L_0000000000dab380;  alias, 1 drivers
v0000000000d3b4b0_0 .net "PW", 31 0, L_0000000000dab230;  alias, 1 drivers
v0000000000d3bb90_0 .net "X", 31 0, v0000000000d41d80_0;  alias, 1 drivers
v0000000000d3ba50_0 .var "salida", 31 0;
E_0000000000caf770/0 .event edge, v0000000000d38140_0, v0000000000d3bb90_0, v0000000000c99a90_0, v0000000000d38b70_0;
E_0000000000caf770/1 .event edge, v0000000000d391b0_0;
E_0000000000caf770 .event/or E_0000000000caf770/0, E_0000000000caf770/1;
S_0000000000d3b120 .scope module, "ram1" "inst_ram256x8" 2 81, 3 608 0, S_0000000000cdd140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
v0000000000d3cd10_0 .net "Address", 31 0, L_0000000000c6b730;  alias, 1 drivers
v0000000000d3bcd0_0 .var "DataOut", 31 0;
v0000000000d3c810 .array "Mem", 255 0, 7 0;
E_0000000000cafab0 .event edge, v0000000000d34790_0, v0000000000d32820_0;
S_0000000000d3a4a0 .scope module, "register_file_1" "register_file" 2 163, 3 1113 0, S_0000000000cdd140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /OUTPUT 32 "R14out";
    .port_info 7 /INPUT 4 "C";
    .port_info 8 /INPUT 4 "SA";
    .port_info 9 /INPUT 4 "SB";
    .port_info 10 /INPUT 1 "RFLd";
    .port_info 11 /INPUT 1 "HZPCld";
    .port_info 12 /INPUT 1 "CLK";
    .port_info 13 /INPUT 1 "RST";
L_0000000000c6b730 .functor BUFZ 32, v0000000000d3d030_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000000c6b490 .functor BUFZ 32, v0000000000d3ca90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d46e00_0 .net "C", 3 0, v0000000000d337c0_0;  alias, 1 drivers
v0000000000d46900_0 .net "CLK", 0 0, v0000000000d4d710_0;  alias, 1 drivers
v0000000000d45aa0_0 .net "E", 15 0, v0000000000d41740_0;  1 drivers
v0000000000d478a0_0 .net "HZPCld", 0 0, v0000000000d367a0_0;  alias, 1 drivers
v0000000000d46ea0_0 .net "MO", 31 0, v0000000000d41100_0;  1 drivers
v0000000000d46720_0 .net "PA", 31 0, v0000000000d40ac0_0;  alias, 1 drivers
v0000000000d45fa0_0 .net "PB", 31 0, v0000000000d42820_0;  alias, 1 drivers
v0000000000d45a00_0 .net "PCin", 31 0, L_0000000000c6b180;  alias, 1 drivers
v0000000000d474e0_0 .net "PCout", 31 0, L_0000000000c6b730;  alias, 1 drivers
v0000000000d45b40_0 .net "PD", 31 0, v0000000000d41d80_0;  alias, 1 drivers
v0000000000d45500_0 .net "PW", 31 0, L_0000000000dab230;  alias, 1 drivers
v0000000000d479e0_0 .net "Q0", 31 0, v0000000000d3c8b0_0;  1 drivers
v0000000000d47620_0 .net "Q1", 31 0, v0000000000d3d170_0;  1 drivers
v0000000000d467c0_0 .net "Q10", 31 0, v0000000000d3d350_0;  1 drivers
v0000000000d46b80_0 .net "Q11", 31 0, v0000000000d3d210_0;  1 drivers
v0000000000d464a0_0 .net "Q12", 31 0, v0000000000d3bd70_0;  1 drivers
v0000000000d45c80_0 .net "Q13", 31 0, v0000000000d3c770_0;  1 drivers
v0000000000d47300_0 .net "Q14", 31 0, v0000000000d3ca90_0;  1 drivers
v0000000000d46040_0 .net "Q15", 31 0, v0000000000d3d030_0;  1 drivers
v0000000000d47580_0 .net "Q2", 31 0, v0000000000d3fee0_0;  1 drivers
v0000000000d45f00_0 .net "Q3", 31 0, v0000000000d3fb20_0;  1 drivers
v0000000000d47c60_0 .net "Q4", 31 0, v0000000000d3f9e0_0;  1 drivers
v0000000000d45dc0_0 .net "Q5", 31 0, v0000000000d40700_0;  1 drivers
v0000000000d455a0_0 .net "Q6", 31 0, v0000000000d41c40_0;  1 drivers
v0000000000d473a0_0 .net "Q7", 31 0, v0000000000d3f580_0;  1 drivers
v0000000000d46f40_0 .net "Q8", 31 0, v0000000000d405c0_0;  1 drivers
v0000000000d456e0_0 .net "Q9", 31 0, v0000000000d3fbc0_0;  1 drivers
v0000000000d45820_0 .net "R14out", 31 0, L_0000000000c6b490;  alias, 1 drivers
o0000000000ce8388 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000000d46fe0_0 .net "R15MO", 1 0, o0000000000ce8388;  0 drivers
v0000000000d47440_0 .net "RFLd", 0 0, v0000000000d32be0_0;  alias, 1 drivers
v0000000000d46360_0 .net "RST", 0 0, v0000000000d4fc90_0;  alias, 1 drivers
v0000000000d460e0_0 .net "SA", 3 0, v0000000000d32b40_0;  alias, 1 drivers
v0000000000d47940_0 .net "SB", 3 0, v0000000000d33b80_0;  alias, 1 drivers
L_0000000000d4e9d0 .part v0000000000d41740_0, 15, 1;
L_0000000000d4e250 .part v0000000000d41740_0, 0, 1;
L_0000000000d4de90 .part v0000000000d41740_0, 1, 1;
L_0000000000d4df30 .part v0000000000d41740_0, 2, 1;
L_0000000000d4e570 .part v0000000000d41740_0, 3, 1;
L_0000000000d4e6b0 .part v0000000000d41740_0, 4, 1;
L_0000000000d4e750 .part v0000000000d41740_0, 5, 1;
L_0000000000d4e890 .part v0000000000d41740_0, 6, 1;
L_0000000000d4ea70 .part v0000000000d41740_0, 7, 1;
L_0000000000d50910 .part v0000000000d41740_0, 8, 1;
L_0000000000d505f0 .part v0000000000d41740_0, 9, 1;
L_0000000000d50230 .part v0000000000d41740_0, 10, 1;
L_0000000000d50e10 .part v0000000000d41740_0, 11, 1;
L_0000000000d50550 .part v0000000000d41740_0, 12, 1;
L_0000000000d504b0 .part v0000000000d41740_0, 13, 1;
L_0000000000d509b0 .part v0000000000d41740_0, 14, 1;
S_0000000000d3a630 .scope module, "R0" "register" 3 1144, 3 1269 0, S_0000000000d3a4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d3b690_0 .net "CLK", 0 0, v0000000000d4d710_0;  alias, 1 drivers
v0000000000d3baf0_0 .net "PW", 31 0, L_0000000000dab230;  alias, 1 drivers
v0000000000d3c8b0_0 .var "Q", 31 0;
v0000000000d3bff0_0 .net "RFLd", 0 0, L_0000000000d4e250;  1 drivers
v0000000000d3beb0_0 .net "RST", 0 0, v0000000000d4fc90_0;  alias, 1 drivers
S_0000000000d3a7c0 .scope module, "R1" "register" 3 1145, 3 1269 0, S_0000000000d3a4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d3b730_0 .net "CLK", 0 0, v0000000000d4d710_0;  alias, 1 drivers
v0000000000d3c090_0 .net "PW", 31 0, L_0000000000dab230;  alias, 1 drivers
v0000000000d3d170_0 .var "Q", 31 0;
v0000000000d3cc70_0 .net "RFLd", 0 0, L_0000000000d4de90;  1 drivers
v0000000000d3c310_0 .net "RST", 0 0, v0000000000d4fc90_0;  alias, 1 drivers
S_0000000000d3d650 .scope module, "R10" "register" 3 1154, 3 1269 0, S_0000000000d3a4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d3c590_0 .net "CLK", 0 0, v0000000000d4d710_0;  alias, 1 drivers
v0000000000d3bc30_0 .net "PW", 31 0, L_0000000000dab230;  alias, 1 drivers
v0000000000d3d350_0 .var "Q", 31 0;
v0000000000d3c6d0_0 .net "RFLd", 0 0, L_0000000000d50230;  1 drivers
v0000000000d3c950_0 .net "RST", 0 0, v0000000000d4fc90_0;  alias, 1 drivers
S_0000000000d3d7e0 .scope module, "R11" "register" 3 1155, 3 1269 0, S_0000000000d3a4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d3b5f0_0 .net "CLK", 0 0, v0000000000d4d710_0;  alias, 1 drivers
v0000000000d3cf90_0 .net "PW", 31 0, L_0000000000dab230;  alias, 1 drivers
v0000000000d3d210_0 .var "Q", 31 0;
v0000000000d3d2b0_0 .net "RFLd", 0 0, L_0000000000d50e10;  1 drivers
v0000000000d3cef0_0 .net "RST", 0 0, v0000000000d4fc90_0;  alias, 1 drivers
S_0000000000d3ec30 .scope module, "R12" "register" 3 1156, 3 1269 0, S_0000000000d3a4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d3bf50_0 .net "CLK", 0 0, v0000000000d4d710_0;  alias, 1 drivers
v0000000000d3c4f0_0 .net "PW", 31 0, L_0000000000dab230;  alias, 1 drivers
v0000000000d3bd70_0 .var "Q", 31 0;
v0000000000d3be10_0 .net "RFLd", 0 0, L_0000000000d50550;  1 drivers
v0000000000d3b550_0 .net "RST", 0 0, v0000000000d4fc90_0;  alias, 1 drivers
S_0000000000d3db00 .scope module, "R13" "register" 3 1157, 3 1269 0, S_0000000000d3a4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d3b870_0 .net "CLK", 0 0, v0000000000d4d710_0;  alias, 1 drivers
v0000000000d3c270_0 .net "PW", 31 0, L_0000000000dab230;  alias, 1 drivers
v0000000000d3c770_0 .var "Q", 31 0;
v0000000000d3c9f0_0 .net "RFLd", 0 0, L_0000000000d504b0;  1 drivers
v0000000000d3c630_0 .net "RST", 0 0, v0000000000d4fc90_0;  alias, 1 drivers
S_0000000000d3edc0 .scope module, "R14" "register" 3 1158, 3 1269 0, S_0000000000d3a4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d3c3b0_0 .net "CLK", 0 0, v0000000000d4d710_0;  alias, 1 drivers
v0000000000d3b910_0 .net "PW", 31 0, L_0000000000dab230;  alias, 1 drivers
v0000000000d3ca90_0 .var "Q", 31 0;
v0000000000d3c450_0 .net "RFLd", 0 0, L_0000000000d509b0;  1 drivers
v0000000000d3cdb0_0 .net "RST", 0 0, v0000000000d4fc90_0;  alias, 1 drivers
S_0000000000d3de20 .scope module, "R15" "PCregister" 3 1159, 3 1283 0, S_0000000000d3a4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "MOin";
    .port_info 2 /INPUT 1 "HZPCld";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d3cbd0_0 .net "CLK", 0 0, v0000000000d4d710_0;  alias, 1 drivers
v0000000000d3ce50_0 .net "HZPCld", 0 0, v0000000000d367a0_0;  alias, 1 drivers
v0000000000d3cb30_0 .net "MOin", 31 0, v0000000000d41100_0;  alias, 1 drivers
v0000000000d3d030_0 .var "Q", 31 0;
v0000000000d3d0d0_0 .net "RST", 0 0, v0000000000d4fc90_0;  alias, 1 drivers
S_0000000000d3d970 .scope module, "R2" "register" 3 1146, 3 1269 0, S_0000000000d3a4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d3c130_0 .net "CLK", 0 0, v0000000000d4d710_0;  alias, 1 drivers
v0000000000d3c1d0_0 .net "PW", 31 0, L_0000000000dab230;  alias, 1 drivers
v0000000000d3fee0_0 .var "Q", 31 0;
v0000000000d41880_0 .net "RFLd", 0 0, L_0000000000d4df30;  1 drivers
v0000000000d40de0_0 .net "RST", 0 0, v0000000000d4fc90_0;  alias, 1 drivers
S_0000000000d3e140 .scope module, "R3" "register" 3 1147, 3 1269 0, S_0000000000d3a4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d3fa80_0 .net "CLK", 0 0, v0000000000d4d710_0;  alias, 1 drivers
v0000000000d3fc60_0 .net "PW", 31 0, L_0000000000dab230;  alias, 1 drivers
v0000000000d3fb20_0 .var "Q", 31 0;
v0000000000d3f940_0 .net "RFLd", 0 0, L_0000000000d4e570;  1 drivers
v0000000000d3f4e0_0 .net "RST", 0 0, v0000000000d4fc90_0;  alias, 1 drivers
S_0000000000d3e5f0 .scope module, "R4" "register" 3 1148, 3 1269 0, S_0000000000d3a4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d41420_0 .net "CLK", 0 0, v0000000000d4d710_0;  alias, 1 drivers
v0000000000d3fd00_0 .net "PW", 31 0, L_0000000000dab230;  alias, 1 drivers
v0000000000d3f9e0_0 .var "Q", 31 0;
v0000000000d40020_0 .net "RFLd", 0 0, L_0000000000d4e6b0;  1 drivers
v0000000000d41380_0 .net "RST", 0 0, v0000000000d4fc90_0;  alias, 1 drivers
S_0000000000d3e780 .scope module, "R5" "register" 3 1149, 3 1269 0, S_0000000000d3a4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d412e0_0 .net "CLK", 0 0, v0000000000d4d710_0;  alias, 1 drivers
v0000000000d40660_0 .net "PW", 31 0, L_0000000000dab230;  alias, 1 drivers
v0000000000d40700_0 .var "Q", 31 0;
v0000000000d40a20_0 .net "RFLd", 0 0, L_0000000000d4e750;  1 drivers
v0000000000d407a0_0 .net "RST", 0 0, v0000000000d4fc90_0;  alias, 1 drivers
S_0000000000d3f0e0 .scope module, "R6" "register" 3 1150, 3 1269 0, S_0000000000d3a4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d419c0_0 .net "CLK", 0 0, v0000000000d4d710_0;  alias, 1 drivers
v0000000000d41600_0 .net "PW", 31 0, L_0000000000dab230;  alias, 1 drivers
v0000000000d41c40_0 .var "Q", 31 0;
v0000000000d402a0_0 .net "RFLd", 0 0, L_0000000000d4e890;  1 drivers
v0000000000d40c00_0 .net "RST", 0 0, v0000000000d4fc90_0;  alias, 1 drivers
S_0000000000d3e2d0 .scope module, "R7" "register" 3 1151, 3 1269 0, S_0000000000d3a4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d40520_0 .net "CLK", 0 0, v0000000000d4d710_0;  alias, 1 drivers
v0000000000d3ff80_0 .net "PW", 31 0, L_0000000000dab230;  alias, 1 drivers
v0000000000d3f580_0 .var "Q", 31 0;
v0000000000d416a0_0 .net "RFLd", 0 0, L_0000000000d4ea70;  1 drivers
v0000000000d400c0_0 .net "RST", 0 0, v0000000000d4fc90_0;  alias, 1 drivers
S_0000000000d3dc90 .scope module, "R8" "register" 3 1152, 3 1269 0, S_0000000000d3a4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d3f620_0 .net "CLK", 0 0, v0000000000d4d710_0;  alias, 1 drivers
v0000000000d40840_0 .net "PW", 31 0, L_0000000000dab230;  alias, 1 drivers
v0000000000d405c0_0 .var "Q", 31 0;
v0000000000d41920_0 .net "RFLd", 0 0, L_0000000000d50910;  1 drivers
v0000000000d3f6c0_0 .net "RST", 0 0, v0000000000d4fc90_0;  alias, 1 drivers
S_0000000000d3e460 .scope module, "R9" "register" 3 1153, 3 1269 0, S_0000000000d3a4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d40f20_0 .net "CLK", 0 0, v0000000000d4d710_0;  alias, 1 drivers
v0000000000d3f760_0 .net "PW", 31 0, L_0000000000dab230;  alias, 1 drivers
v0000000000d3fbc0_0 .var "Q", 31 0;
v0000000000d40e80_0 .net "RFLd", 0 0, L_0000000000d505f0;  1 drivers
v0000000000d41a60_0 .net "RST", 0 0, v0000000000d4fc90_0;  alias, 1 drivers
S_0000000000d3eaa0 .scope module, "bc" "binary_decoder" 3 1127, 3 1165 0, S_0000000000d3a4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000d3fda0_0 .net "C", 3 0, v0000000000d337c0_0;  alias, 1 drivers
v0000000000d41740_0 .var "E", 15 0;
v0000000000d417e0_0 .net "Ld", 0 0, v0000000000d32be0_0;  alias, 1 drivers
E_0000000000caff70 .event edge, v0000000000d32be0_0, v0000000000d337c0_0;
S_0000000000d3e910 .scope module, "muxA" "multiplexer" 3 1130, 3 1197 0, S_0000000000d3a4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000d40340_0 .net "I0", 31 0, v0000000000d3c8b0_0;  alias, 1 drivers
v0000000000d403e0_0 .net "I1", 31 0, v0000000000d3d170_0;  alias, 1 drivers
v0000000000d408e0_0 .net "I10", 31 0, v0000000000d3d350_0;  alias, 1 drivers
v0000000000d40160_0 .net "I11", 31 0, v0000000000d3d210_0;  alias, 1 drivers
v0000000000d3fe40_0 .net "I12", 31 0, v0000000000d3bd70_0;  alias, 1 drivers
v0000000000d40200_0 .net "I13", 31 0, v0000000000d3c770_0;  alias, 1 drivers
v0000000000d40480_0 .net "I14", 31 0, v0000000000d3ca90_0;  alias, 1 drivers
v0000000000d3f800_0 .net "I15", 31 0, v0000000000d3d030_0;  alias, 1 drivers
v0000000000d3f8a0_0 .net "I2", 31 0, v0000000000d3fee0_0;  alias, 1 drivers
v0000000000d40d40_0 .net "I3", 31 0, v0000000000d3fb20_0;  alias, 1 drivers
v0000000000d41ba0_0 .net "I4", 31 0, v0000000000d3f9e0_0;  alias, 1 drivers
v0000000000d40fc0_0 .net "I5", 31 0, v0000000000d40700_0;  alias, 1 drivers
v0000000000d411a0_0 .net "I6", 31 0, v0000000000d41c40_0;  alias, 1 drivers
v0000000000d40ca0_0 .net "I7", 31 0, v0000000000d3f580_0;  alias, 1 drivers
v0000000000d414c0_0 .net "I8", 31 0, v0000000000d405c0_0;  alias, 1 drivers
v0000000000d40980_0 .net "I9", 31 0, v0000000000d3fbc0_0;  alias, 1 drivers
v0000000000d40ac0_0 .var "P", 31 0;
v0000000000d40b60_0 .net "S", 3 0, v0000000000d32b40_0;  alias, 1 drivers
E_0000000000caffb0/0 .event edge, v0000000000d3d030_0, v0000000000d3ca90_0, v0000000000d3c770_0, v0000000000d3bd70_0;
E_0000000000caffb0/1 .event edge, v0000000000d3d210_0, v0000000000d3d350_0, v0000000000d3fbc0_0, v0000000000d405c0_0;
E_0000000000caffb0/2 .event edge, v0000000000d3f580_0, v0000000000d41c40_0, v0000000000d40700_0, v0000000000d3f9e0_0;
E_0000000000caffb0/3 .event edge, v0000000000d3fb20_0, v0000000000d3fee0_0, v0000000000d3d170_0, v0000000000d3c8b0_0;
E_0000000000caffb0/4 .event edge, v0000000000d32b40_0;
E_0000000000caffb0 .event/or E_0000000000caffb0/0, E_0000000000caffb0/1, E_0000000000caffb0/2, E_0000000000caffb0/3, E_0000000000caffb0/4;
S_0000000000d3ef50 .scope module, "muxB" "multiplexer" 3 1131, 3 1197 0, S_0000000000d3a4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000d41240_0 .net "I0", 31 0, v0000000000d3c8b0_0;  alias, 1 drivers
v0000000000d41b00_0 .net "I1", 31 0, v0000000000d3d170_0;  alias, 1 drivers
v0000000000d41560_0 .net "I10", 31 0, v0000000000d3d350_0;  alias, 1 drivers
v0000000000d42fa0_0 .net "I11", 31 0, v0000000000d3d210_0;  alias, 1 drivers
v0000000000d421e0_0 .net "I12", 31 0, v0000000000d3bd70_0;  alias, 1 drivers
v0000000000d42320_0 .net "I13", 31 0, v0000000000d3c770_0;  alias, 1 drivers
v0000000000d42dc0_0 .net "I14", 31 0, v0000000000d3ca90_0;  alias, 1 drivers
v0000000000d420a0_0 .net "I15", 31 0, v0000000000d3d030_0;  alias, 1 drivers
v0000000000d42d20_0 .net "I2", 31 0, v0000000000d3fee0_0;  alias, 1 drivers
v0000000000d42aa0_0 .net "I3", 31 0, v0000000000d3fb20_0;  alias, 1 drivers
v0000000000d42b40_0 .net "I4", 31 0, v0000000000d3f9e0_0;  alias, 1 drivers
v0000000000d423c0_0 .net "I5", 31 0, v0000000000d40700_0;  alias, 1 drivers
v0000000000d42960_0 .net "I6", 31 0, v0000000000d41c40_0;  alias, 1 drivers
v0000000000d41ce0_0 .net "I7", 31 0, v0000000000d3f580_0;  alias, 1 drivers
v0000000000d42140_0 .net "I8", 31 0, v0000000000d405c0_0;  alias, 1 drivers
v0000000000d43180_0 .net "I9", 31 0, v0000000000d3fbc0_0;  alias, 1 drivers
v0000000000d42820_0 .var "P", 31 0;
v0000000000d42280_0 .net "S", 3 0, v0000000000d33b80_0;  alias, 1 drivers
E_0000000000cb0030/0 .event edge, v0000000000d3d030_0, v0000000000d3ca90_0, v0000000000d3c770_0, v0000000000d3bd70_0;
E_0000000000cb0030/1 .event edge, v0000000000d3d210_0, v0000000000d3d350_0, v0000000000d3fbc0_0, v0000000000d405c0_0;
E_0000000000cb0030/2 .event edge, v0000000000d3f580_0, v0000000000d41c40_0, v0000000000d40700_0, v0000000000d3f9e0_0;
E_0000000000cb0030/3 .event edge, v0000000000d3fb20_0, v0000000000d3fee0_0, v0000000000d3d170_0, v0000000000d3c8b0_0;
E_0000000000cb0030/4 .event edge, v0000000000d33b80_0;
E_0000000000cb0030 .event/or E_0000000000cb0030/0, E_0000000000cb0030/1, E_0000000000cb0030/2, E_0000000000cb0030/3, E_0000000000cb0030/4;
S_0000000000d3dfb0 .scope module, "muxD" "multiplexer" 3 1132, 3 1197 0, S_0000000000d3a4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000d425a0_0 .net "I0", 31 0, v0000000000d3c8b0_0;  alias, 1 drivers
v0000000000d426e0_0 .net "I1", 31 0, v0000000000d3d170_0;  alias, 1 drivers
v0000000000d42e60_0 .net "I10", 31 0, v0000000000d3d350_0;  alias, 1 drivers
v0000000000d42780_0 .net "I11", 31 0, v0000000000d3d210_0;  alias, 1 drivers
v0000000000d42640_0 .net "I12", 31 0, v0000000000d3bd70_0;  alias, 1 drivers
v0000000000d42460_0 .net "I13", 31 0, v0000000000d3c770_0;  alias, 1 drivers
v0000000000d43360_0 .net "I14", 31 0, v0000000000d3ca90_0;  alias, 1 drivers
v0000000000d42f00_0 .net "I15", 31 0, v0000000000d3d030_0;  alias, 1 drivers
v0000000000d42c80_0 .net "I2", 31 0, v0000000000d3fee0_0;  alias, 1 drivers
v0000000000d42be0_0 .net "I3", 31 0, v0000000000d3fb20_0;  alias, 1 drivers
v0000000000d43040_0 .net "I4", 31 0, v0000000000d3f9e0_0;  alias, 1 drivers
v0000000000d42a00_0 .net "I5", 31 0, v0000000000d40700_0;  alias, 1 drivers
v0000000000d428c0_0 .net "I6", 31 0, v0000000000d41c40_0;  alias, 1 drivers
v0000000000d430e0_0 .net "I7", 31 0, v0000000000d3f580_0;  alias, 1 drivers
v0000000000d42500_0 .net "I8", 31 0, v0000000000d405c0_0;  alias, 1 drivers
v0000000000d43220_0 .net "I9", 31 0, v0000000000d3fbc0_0;  alias, 1 drivers
v0000000000d41d80_0 .var "P", 31 0;
v0000000000d41e20_0 .net "S", 3 0, v0000000000d337c0_0;  alias, 1 drivers
E_0000000000cafff0/0 .event edge, v0000000000d3d030_0, v0000000000d3ca90_0, v0000000000d3c770_0, v0000000000d3bd70_0;
E_0000000000cafff0/1 .event edge, v0000000000d3d210_0, v0000000000d3d350_0, v0000000000d3fbc0_0, v0000000000d405c0_0;
E_0000000000cafff0/2 .event edge, v0000000000d3f580_0, v0000000000d41c40_0, v0000000000d40700_0, v0000000000d3f9e0_0;
E_0000000000cafff0/3 .event edge, v0000000000d3fb20_0, v0000000000d3fee0_0, v0000000000d3d170_0, v0000000000d3c8b0_0;
E_0000000000cafff0/4 .event edge, v0000000000d337c0_0;
E_0000000000cafff0 .event/or E_0000000000cafff0/0, E_0000000000cafff0/1, E_0000000000cafff0/2, E_0000000000cafff0/3, E_0000000000cafff0/4;
S_0000000000d3f270 .scope module, "r15mux" "twoToOneMultiplexer" 3 1140, 3 1228 0, S_0000000000d3a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PWLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000d41100_0 .var "MO", 31 0;
v0000000000d41f60_0 .net "PC", 31 0, L_0000000000c6b180;  alias, 1 drivers
v0000000000d42000_0 .net "PW", 31 0, L_0000000000dab230;  alias, 1 drivers
v0000000000d45be0_0 .net "PWLd", 0 0, L_0000000000d4e9d0;  1 drivers
E_0000000000cb00f0 .event edge, v0000000000d45be0_0, v0000000000d39390_0, v0000000000d391b0_0;
S_0000000000d3d4c0 .scope module, "se" "SExtender" 2 147, 3 764 0, S_0000000000cdd140;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
v0000000000d45d20_0 .var/i "i", 31 0;
v0000000000d46180_0 .net "in", 23 0, v0000000000d33360_0;  alias, 1 drivers
v0000000000d476c0_0 .var "in1", 31 0;
v0000000000d46540_0 .var/s "out1", 31 0;
v0000000000d469a0_0 .var/s "temp_reg", 31 0;
v0000000000d46220_0 .var/s "twoscomp", 31 0;
E_0000000000cb0130 .event edge, v0000000000d33360_0, v0000000000d476c0_0, v0000000000d469a0_0;
S_0000000000d4b510 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 2 203, 3 879 0, S_0000000000cdd140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "Cin_1";
    .port_info 3 /OUTPUT 32 "shift_result";
    .port_info 4 /OUTPUT 1 "C";
v0000000000d45e60_0 .net "A", 31 0, v0000000000d34300_0;  alias, 1 drivers
v0000000000d47760_0 .net "B", 31 0, v0000000000c8eb10_0;  alias, 1 drivers
v0000000000d47080_0 .var "C", 0 0;
v0000000000d45640_0 .var "Cin", 0 0;
v0000000000d46860_0 .net "Cin_1", 3 0, v0000000000d35410_0;  alias, 1 drivers
v0000000000d465e0_0 .var "by_imm_shift", 1 0;
v0000000000d47260_0 .var/i "i", 31 0;
v0000000000d46a40_0 .var/i "num_of_rot", 31 0;
v0000000000d47120_0 .var "relleno", 0 0;
v0000000000d471c0_0 .var "shift", 1 0;
v0000000000d46ae0_0 .var "shift_result", 31 0;
v0000000000d47800_0 .var "shifter_op", 2 0;
v0000000000d47a80_0 .var "temp_reg", 31 0;
E_0000000000cb0170/0 .event edge, v0000000000c8eb10_0, v0000000000d34300_0, v0000000000c9a350_0, v0000000000d47800_0;
E_0000000000cb0170/1 .event edge, v0000000000d465e0_0, v0000000000d46a40_0, v0000000000d47a80_0, v0000000000d45640_0;
E_0000000000cb0170/2 .event edge, v0000000000d47120_0, v0000000000d471c0_0;
E_0000000000cb0170 .event/or E_0000000000cb0170/0, E_0000000000cb0170/1, E_0000000000cb0170/2;
    .scope S_0000000000d3b120;
T_0 ;
    %wait E_0000000000cafab0;
    %load/vec4 v0000000000d3cd10_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000000000d3cd10_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d3c810, 4;
    %load/vec4 v0000000000d3cd10_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d3c810, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000d3cd10_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d3c810, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000d3cd10_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d3c810, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d3bcd0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %ix/getv 4, v0000000000d3cd10_0;
    %load/vec4a v0000000000d3c810, 4;
    %pad/u 32;
    %store/vec4 v0000000000d3bcd0_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000a79dd0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d34a10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d35550_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d348d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d34e70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d34ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d34d30_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0000000000a79dd0;
T_2 ;
    %wait E_0000000000caf930;
    %load/vec4 v0000000000d350f0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000d34d30_0, 0, 32;
    %load/vec4 v0000000000d361d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %load/vec4 v0000000000d34790_0;
    %pad/s 33;
    %load/vec4 v0000000000d34fb0_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000d34f10_0, 0, 33;
    %jmp T_2.16;
T_2.1 ;
    %load/vec4 v0000000000d34790_0;
    %pad/s 33;
    %load/vec4 v0000000000d34fb0_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000d34f10_0, 0, 33;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0000000000d34790_0;
    %pad/s 33;
    %load/vec4 v0000000000d34fb0_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000d34f10_0, 0, 33;
    %load/vec4 v0000000000d34790_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d34fb0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.17, 4;
    %load/vec4 v0000000000d34790_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d34fb0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d34f10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d34fb0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.19, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d34e70_0, 0, 32;
    %jmp T_2.20;
T_2.19 ;
    %load/vec4 v0000000000d34790_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d34fb0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d34f10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d34fb0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.21, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d34e70_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d34e70_0, 0, 32;
T_2.22 ;
T_2.20 ;
T_2.17 ;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0000000000d34fb0_0;
    %pad/s 33;
    %load/vec4 v0000000000d34790_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000d34f10_0, 0, 33;
    %load/vec4 v0000000000d34790_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d34fb0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.23, 4;
    %load/vec4 v0000000000d34fb0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d34790_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d34f10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d34790_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.25, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d34e70_0, 0, 32;
    %jmp T_2.26;
T_2.25 ;
    %load/vec4 v0000000000d34fb0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d34790_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d34f10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d34790_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.27, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d34e70_0, 0, 32;
    %jmp T_2.28;
T_2.27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d34e70_0, 0, 32;
T_2.28 ;
T_2.26 ;
T_2.23 ;
    %load/vec4 v0000000000d34790_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %load/vec4 v0000000000d34fb0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000d34f10_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000d34790_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0000000000d34fb0_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000d34f10_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %and;
    %or;
    %store/vec4 v0000000000d34e70_0, 0, 32;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0000000000d34790_0;
    %pad/s 33;
    %load/vec4 v0000000000d34fb0_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000d34f10_0, 0, 33;
    %load/vec4 v0000000000d34790_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d34fb0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.29, 4;
    %load/vec4 v0000000000d34790_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d34f10_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d34e70_0, 0, 32;
    %jmp T_2.32;
T_2.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d34e70_0, 0, 32;
T_2.32 ;
    %jmp T_2.30;
T_2.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d34e70_0, 0, 32;
T_2.30 ;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0000000000d34790_0;
    %pad/s 33;
    %load/vec4 v0000000000d34fb0_0;
    %pad/s 33;
    %add;
    %load/vec4 v0000000000d34d30_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000d34f10_0, 0, 33;
    %load/vec4 v0000000000d34790_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d34fb0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.33, 4;
    %load/vec4 v0000000000d34790_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d34f10_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.35, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d34e70_0, 0, 32;
    %jmp T_2.36;
T_2.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d34e70_0, 0, 32;
T_2.36 ;
    %jmp T_2.34;
T_2.33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d34e70_0, 0, 32;
T_2.34 ;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0000000000d34790_0;
    %pad/u 33;
    %load/vec4 v0000000000d34fb0_0;
    %pad/u 33;
    %sub;
    %load/vec4 v0000000000d34d30_0;
    %nor/r;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d34f10_0, 0, 33;
    %load/vec4 v0000000000d34790_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d34fb0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.37, 4;
    %load/vec4 v0000000000d34790_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d34fb0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d34f10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d34fb0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.39, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d34e70_0, 0, 32;
    %jmp T_2.40;
T_2.39 ;
    %load/vec4 v0000000000d34790_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d34fb0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d34f10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d34fb0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.41, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d34e70_0, 0, 32;
    %jmp T_2.42;
T_2.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d34e70_0, 0, 32;
T_2.42 ;
T_2.40 ;
T_2.37 ;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0000000000d34fb0_0;
    %pad/u 33;
    %load/vec4 v0000000000d34790_0;
    %pad/u 33;
    %sub;
    %load/vec4 v0000000000d34d30_0;
    %nor/r;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d34f10_0, 0, 33;
    %load/vec4 v0000000000d34790_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d34fb0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.43, 4;
    %load/vec4 v0000000000d34fb0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d34790_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d34f10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d34790_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d34e70_0, 0, 32;
    %jmp T_2.46;
T_2.45 ;
    %load/vec4 v0000000000d34fb0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d34790_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d34f10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d34790_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d34e70_0, 0, 32;
    %jmp T_2.48;
T_2.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d34e70_0, 0, 32;
T_2.48 ;
T_2.46 ;
T_2.43 ;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0000000000d34790_0;
    %pad/s 33;
    %load/vec4 v0000000000d34fb0_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000d34f10_0, 0, 33;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0000000000d34790_0;
    %pad/s 33;
    %load/vec4 v0000000000d34fb0_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000d34f10_0, 0, 33;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0000000000d34790_0;
    %pad/s 33;
    %load/vec4 v0000000000d34fb0_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000d34f10_0, 0, 33;
    %load/vec4 v0000000000d34f10_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000d34e70_0, 0, 32;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0000000000d34790_0;
    %pad/s 33;
    %load/vec4 v0000000000d34fb0_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000d34f10_0, 0, 33;
    %load/vec4 v0000000000d34f10_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000d34e70_0, 0, 32;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0000000000d34790_0;
    %pad/s 33;
    %load/vec4 v0000000000d34fb0_0;
    %pad/s 33;
    %or;
    %store/vec4 v0000000000d34f10_0, 0, 33;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0000000000d34fb0_0;
    %pad/s 33;
    %store/vec4 v0000000000d34f10_0, 0, 33;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0000000000d34790_0;
    %pad/s 33;
    %load/vec4 v0000000000d34fb0_0;
    %pad/s 33;
    %inv;
    %and;
    %store/vec4 v0000000000d34f10_0, 0, 33;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0000000000d34fb0_0;
    %pad/s 33;
    %inv;
    %store/vec4 v0000000000d34f10_0, 0, 33;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000d34f10_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_2.49, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.50, 8;
T_2.49 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.50, 8;
 ; End of false expr.
    %blend;
T_2.50;
    %store/vec4 v0000000000d35550_0, 0, 32;
    %load/vec4 v0000000000d34f10_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.51, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.52, 8;
T_2.51 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.52, 8;
 ; End of false expr.
    %blend;
T_2.52;
    %store/vec4 v0000000000d34a10_0, 0, 32;
    %load/vec4 v0000000000d34f10_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000d348d0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000a89970;
T_3 ;
    %wait E_0000000000caf470;
    %load/vec4 v0000000000d38df0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0000000000d399d0_0;
    %store/vec4 v0000000000d39d90_0, 0, 32;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0000000000d39070_0;
    %store/vec4 v0000000000d39d90_0, 0, 32;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000d3aae0;
T_4 ;
    %wait E_0000000000caf9b0;
    %load/vec4 v0000000000d39ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0000000000d39610_0;
    %store/vec4 v0000000000d38fd0_0, 0, 32;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0000000000d387b0_0;
    %store/vec4 v0000000000d38fd0_0, 0, 32;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000a7fc80;
T_5 ;
    %wait E_0000000000caf9f0;
    %load/vec4 v0000000000d32e60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d32640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d33ae0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d33b80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d335e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d32b40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d33a40_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000d33360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d33f40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000d32820_0;
    %parti/s 4, 24, 6;
    %pushi/vec4 11, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d32960_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000000000d32820_0;
    %assign/vec4 v0000000000d32640_0, 0;
    %load/vec4 v0000000000d328c0_0;
    %assign/vec4 v0000000000d33ae0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000000000d33b80_0, 0;
    %load/vec4 v0000000000d32820_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000d335e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d32b40_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0000000000d33a40_0, 0;
    %load/vec4 v0000000000d32820_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000d33360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d33f40_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000000000d32820_0;
    %parti/s 4, 12, 5;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000d33f40_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0000000000d33220_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000d32960_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000d32f00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v0000000000d32820_0;
    %assign/vec4 v0000000000d32640_0, 0;
    %load/vec4 v0000000000d328c0_0;
    %assign/vec4 v0000000000d33ae0_0, 0;
    %load/vec4 v0000000000d32820_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000d33b80_0, 0;
    %load/vec4 v0000000000d32820_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000d335e0_0, 0;
    %load/vec4 v0000000000d32820_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0000000000d32b40_0, 0;
    %load/vec4 v0000000000d32820_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0000000000d33a40_0, 0;
    %load/vec4 v0000000000d32820_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000d33360_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d32640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d33ae0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d33b80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d335e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d32b40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d33a40_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000d33360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d33f40_0, 0;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000a74d40;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d37560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d372e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d374c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d37b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d36f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d36ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d37420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d37240_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0000000000a74d40;
T_7 ;
    %wait E_0000000000caf970;
    %load/vec4 v0000000000d37100_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0000000000d37ba0_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000d381e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d372e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d374c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d37b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d36f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d36ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d37420_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000d36de0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d37560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d37240_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000000d37ba0_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000d37740_0, 0, 3;
    %load/vec4 v0000000000d37740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0000000000d37ba0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000d37560_0, 0, 1;
    %load/vec4 v0000000000d37ba0_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d372e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d374c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d37b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d36f20_0, 0, 1;
    %load/vec4 v0000000000d37ba0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000d36de0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d37240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d36ac0_0, 0, 1;
T_7.8 ;
    %load/vec4 v0000000000d37ba0_0;
    %parti/s 5, 7, 4;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d372e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d374c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d37b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d36f20_0, 0, 1;
    %load/vec4 v0000000000d37ba0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000d36de0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d37240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d36ac0_0, 0, 1;
T_7.10 ;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0000000000d37ba0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000d37560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d372e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d374c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d37b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d36f20_0, 0, 1;
    %load/vec4 v0000000000d37ba0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000d36de0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d37240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d36ac0_0, 0, 1;
    %jmp T_7.7;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d37560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d372e0_0, 0, 1;
    %load/vec4 v0000000000d37ba0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000d37b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d36f20_0, 0, 1;
    %load/vec4 v0000000000d37ba0_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000d37420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d37240_0, 0, 1;
    %load/vec4 v0000000000d37b00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d374c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d36ac0_0, 0, 1;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d374c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d36ac0_0, 0, 1;
T_7.13 ;
    %load/vec4 v0000000000d37ba0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000d36de0_0, 0, 4;
    %jmp T_7.15;
T_7.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000d36de0_0, 0, 4;
T_7.15 ;
    %jmp T_7.7;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d37560_0, 0, 1;
    %load/vec4 v0000000000d37ba0_0;
    %parti/s 1, 4, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.16, 4;
    %load/vec4 v0000000000d37ba0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000d37b00_0, 0, 1;
    %load/vec4 v0000000000d37ba0_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000d37420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d372e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d36f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d37240_0, 0, 1;
    %load/vec4 v0000000000d37ba0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.18, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000d36de0_0, 0, 4;
    %jmp T_7.19;
T_7.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000d36de0_0, 0, 4;
T_7.19 ;
    %load/vec4 v0000000000d37b00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.20, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d374c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d36ac0_0, 0, 1;
    %jmp T_7.21;
T_7.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d374c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d36ac0_0, 0, 1;
T_7.21 ;
    %load/vec4 v0000000000d37ba0_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_7.22, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d365c0_0, 0, 1;
    %jmp T_7.23;
T_7.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d365c0_0, 0, 1;
T_7.23 ;
T_7.16 ;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d36f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d37560_0, 0, 1;
    %load/vec4 v0000000000d37ba0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0000000000d37240_0, 0, 1;
    %load/vec4 v0000000000d37240_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.24, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d372e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d374c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d37b00_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000d36de0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d36ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d37420_0, 0, 1;
    %jmp T_7.25;
T_7.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d372e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d374c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d37b00_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000d36de0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d36ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d37420_0, 0, 1;
T_7.25 ;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000a897e0;
T_8 ;
    %wait E_0000000000caf430;
    %load/vec4 v0000000000d38ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0000000000d385d0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d3a330_0, 0, 1;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v0000000000d388f0_0;
    %load/vec4 v0000000000d396b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d385d0_0, 0, 10;
    %load/vec4 v0000000000d38990_0;
    %store/vec4 v0000000000d3a330_0, 0, 1;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000000a7ffa0;
T_9 ;
    %wait E_0000000000caf670;
    %load/vec4 v0000000000d339a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d35410_0, 0;
T_9.0 ;
    %load/vec4 v0000000000d33ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000000000d33fe0_0;
    %assign/vec4 v0000000000d35410_0, 0;
T_9.2 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000000d3d4c0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d45d20_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0000000000d3d4c0;
T_11 ;
    %wait E_0000000000cb0130;
    %load/vec4 v0000000000d46180_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0000000000d46180_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d476c0_0, 0, 32;
    %load/vec4 v0000000000d476c0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d46220_0, 0, 32;
    %load/vec4 v0000000000d476c0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000d469a0_0, 0, 32;
    %load/vec4 v0000000000d469a0_0;
    %store/vec4 v0000000000d46540_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000d46180_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d476c0_0, 0, 32;
    %load/vec4 v0000000000d476c0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000d46540_0, 0, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000000a79f60;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d35910_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d35b90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d34830_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d35a50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d359b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d35730_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0000000000a79f60;
T_13 ;
    %wait E_0000000000cb0330;
    %load/vec4 v0000000000d357d0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000d35730_0, 0, 32;
    %load/vec4 v0000000000d35690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.16;
T_13.0 ;
    %load/vec4 v0000000000d34c90_0;
    %pad/s 33;
    %load/vec4 v0000000000d34dd0_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000d35e10_0, 0, 33;
    %jmp T_13.16;
T_13.1 ;
    %load/vec4 v0000000000d34c90_0;
    %pad/s 33;
    %load/vec4 v0000000000d34dd0_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000d35e10_0, 0, 33;
    %jmp T_13.16;
T_13.2 ;
    %load/vec4 v0000000000d34c90_0;
    %pad/s 33;
    %load/vec4 v0000000000d34dd0_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000d35e10_0, 0, 33;
    %load/vec4 v0000000000d34c90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d34dd0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_13.17, 4;
    %load/vec4 v0000000000d34c90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d34dd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d35e10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d34dd0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.19, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d35a50_0, 0, 32;
    %jmp T_13.20;
T_13.19 ;
    %load/vec4 v0000000000d34c90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d34dd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d35e10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d34dd0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.21, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d35a50_0, 0, 32;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d35a50_0, 0, 32;
T_13.22 ;
T_13.20 ;
T_13.17 ;
    %jmp T_13.16;
T_13.3 ;
    %load/vec4 v0000000000d34dd0_0;
    %pad/s 33;
    %load/vec4 v0000000000d34c90_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000d35e10_0, 0, 33;
    %load/vec4 v0000000000d34c90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d34dd0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_13.23, 4;
    %load/vec4 v0000000000d34dd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d34c90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d35e10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d34c90_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.25, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d35a50_0, 0, 32;
    %jmp T_13.26;
T_13.25 ;
    %load/vec4 v0000000000d34dd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d34c90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d35e10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d34c90_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.27, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d35a50_0, 0, 32;
    %jmp T_13.28;
T_13.27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d35a50_0, 0, 32;
T_13.28 ;
T_13.26 ;
T_13.23 ;
    %load/vec4 v0000000000d34c90_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %load/vec4 v0000000000d34dd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000d35e10_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000d34c90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0000000000d34dd0_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000d35e10_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %and;
    %or;
    %store/vec4 v0000000000d35a50_0, 0, 32;
    %jmp T_13.16;
T_13.4 ;
    %load/vec4 v0000000000d34c90_0;
    %pad/s 33;
    %load/vec4 v0000000000d34dd0_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000d35e10_0, 0, 33;
    %load/vec4 v0000000000d34c90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d34dd0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_13.29, 4;
    %load/vec4 v0000000000d34c90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d35e10_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_13.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d35a50_0, 0, 32;
    %jmp T_13.32;
T_13.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d35a50_0, 0, 32;
T_13.32 ;
    %jmp T_13.30;
T_13.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d35a50_0, 0, 32;
T_13.30 ;
    %jmp T_13.16;
T_13.5 ;
    %load/vec4 v0000000000d34c90_0;
    %pad/s 33;
    %load/vec4 v0000000000d34dd0_0;
    %pad/s 33;
    %add;
    %load/vec4 v0000000000d35730_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000d35e10_0, 0, 33;
    %load/vec4 v0000000000d34c90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d34dd0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_13.33, 4;
    %load/vec4 v0000000000d34c90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d35e10_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_13.35, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d35a50_0, 0, 32;
    %jmp T_13.36;
T_13.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d35a50_0, 0, 32;
T_13.36 ;
    %jmp T_13.34;
T_13.33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d35a50_0, 0, 32;
T_13.34 ;
    %jmp T_13.16;
T_13.6 ;
    %load/vec4 v0000000000d34c90_0;
    %pad/u 33;
    %load/vec4 v0000000000d34dd0_0;
    %pad/u 33;
    %sub;
    %load/vec4 v0000000000d35730_0;
    %nor/r;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d35e10_0, 0, 33;
    %load/vec4 v0000000000d34c90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d34dd0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_13.37, 4;
    %load/vec4 v0000000000d34c90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d34dd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d35e10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d34dd0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.39, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d35a50_0, 0, 32;
    %jmp T_13.40;
T_13.39 ;
    %load/vec4 v0000000000d34c90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d34dd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d35e10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d34dd0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.41, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d35a50_0, 0, 32;
    %jmp T_13.42;
T_13.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d35a50_0, 0, 32;
T_13.42 ;
T_13.40 ;
T_13.37 ;
    %jmp T_13.16;
T_13.7 ;
    %load/vec4 v0000000000d34dd0_0;
    %pad/u 33;
    %load/vec4 v0000000000d34c90_0;
    %pad/u 33;
    %sub;
    %load/vec4 v0000000000d35730_0;
    %nor/r;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d35e10_0, 0, 33;
    %load/vec4 v0000000000d34c90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d34dd0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_13.43, 4;
    %load/vec4 v0000000000d34dd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d34c90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d35e10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d34c90_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.45, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d35a50_0, 0, 32;
    %jmp T_13.46;
T_13.45 ;
    %load/vec4 v0000000000d34dd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d34c90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d35e10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d34c90_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.47, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d35a50_0, 0, 32;
    %jmp T_13.48;
T_13.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d35a50_0, 0, 32;
T_13.48 ;
T_13.46 ;
T_13.43 ;
    %jmp T_13.16;
T_13.8 ;
    %load/vec4 v0000000000d34c90_0;
    %pad/s 33;
    %load/vec4 v0000000000d34dd0_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000d35e10_0, 0, 33;
    %jmp T_13.16;
T_13.9 ;
    %load/vec4 v0000000000d34c90_0;
    %pad/s 33;
    %load/vec4 v0000000000d34dd0_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000d35e10_0, 0, 33;
    %jmp T_13.16;
T_13.10 ;
    %load/vec4 v0000000000d34c90_0;
    %pad/s 33;
    %load/vec4 v0000000000d34dd0_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000d35e10_0, 0, 33;
    %load/vec4 v0000000000d35e10_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000d35a50_0, 0, 32;
    %jmp T_13.16;
T_13.11 ;
    %load/vec4 v0000000000d34c90_0;
    %pad/s 33;
    %load/vec4 v0000000000d34dd0_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000d35e10_0, 0, 33;
    %load/vec4 v0000000000d35e10_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000d35a50_0, 0, 32;
    %jmp T_13.16;
T_13.12 ;
    %load/vec4 v0000000000d34c90_0;
    %pad/s 33;
    %load/vec4 v0000000000d34dd0_0;
    %pad/s 33;
    %or;
    %store/vec4 v0000000000d35e10_0, 0, 33;
    %jmp T_13.16;
T_13.13 ;
    %load/vec4 v0000000000d34dd0_0;
    %pad/s 33;
    %store/vec4 v0000000000d35e10_0, 0, 33;
    %jmp T_13.16;
T_13.14 ;
    %load/vec4 v0000000000d34c90_0;
    %pad/s 33;
    %load/vec4 v0000000000d34dd0_0;
    %pad/s 33;
    %inv;
    %and;
    %store/vec4 v0000000000d35e10_0, 0, 33;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0000000000d34dd0_0;
    %pad/s 33;
    %inv;
    %store/vec4 v0000000000d35e10_0, 0, 33;
    %jmp T_13.16;
T_13.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000d35e10_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_13.49, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.50, 8;
T_13.49 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.50, 8;
 ; End of false expr.
    %blend;
T_13.50;
    %store/vec4 v0000000000d35b90_0, 0, 32;
    %load/vec4 v0000000000d35e10_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_13.51, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.52, 8;
T_13.51 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.52, 8;
 ; End of false expr.
    %blend;
T_13.52;
    %store/vec4 v0000000000d35910_0, 0, 32;
    %load/vec4 v0000000000d35e10_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000d34830_0, 0, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000d3eaa0;
T_14 ;
    %wait E_0000000000caff70;
    %load/vec4 v0000000000d417e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0000000000d3fda0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.17, 6;
    %jmp T_14.18;
T_14.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000d41740_0, 0;
    %jmp T_14.18;
T_14.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000d41740_0, 0;
    %jmp T_14.18;
T_14.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000d41740_0, 0;
    %jmp T_14.18;
T_14.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000d41740_0, 0;
    %jmp T_14.18;
T_14.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000d41740_0, 0;
    %jmp T_14.18;
T_14.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000d41740_0, 0;
    %jmp T_14.18;
T_14.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000d41740_0, 0;
    %jmp T_14.18;
T_14.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000d41740_0, 0;
    %jmp T_14.18;
T_14.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000d41740_0, 0;
    %jmp T_14.18;
T_14.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000d41740_0, 0;
    %jmp T_14.18;
T_14.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000d41740_0, 0;
    %jmp T_14.18;
T_14.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000d41740_0, 0;
    %jmp T_14.18;
T_14.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000d41740_0, 0;
    %jmp T_14.18;
T_14.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000d41740_0, 0;
    %jmp T_14.18;
T_14.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000d41740_0, 0;
    %jmp T_14.18;
T_14.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000d41740_0, 0;
    %jmp T_14.18;
T_14.18 ;
    %pop/vec4 1;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000d41740_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000d3e910;
T_15 ;
    %wait E_0000000000caffb0;
    %load/vec4 v0000000000d40b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %jmp T_15.16;
T_15.0 ;
    %load/vec4 v0000000000d40340_0;
    %assign/vec4 v0000000000d40ac0_0, 0;
    %jmp T_15.16;
T_15.1 ;
    %load/vec4 v0000000000d403e0_0;
    %assign/vec4 v0000000000d40ac0_0, 0;
    %jmp T_15.16;
T_15.2 ;
    %load/vec4 v0000000000d3f8a0_0;
    %assign/vec4 v0000000000d40ac0_0, 0;
    %jmp T_15.16;
T_15.3 ;
    %load/vec4 v0000000000d40d40_0;
    %assign/vec4 v0000000000d40ac0_0, 0;
    %jmp T_15.16;
T_15.4 ;
    %load/vec4 v0000000000d41ba0_0;
    %assign/vec4 v0000000000d40ac0_0, 0;
    %jmp T_15.16;
T_15.5 ;
    %load/vec4 v0000000000d40fc0_0;
    %assign/vec4 v0000000000d40ac0_0, 0;
    %jmp T_15.16;
T_15.6 ;
    %load/vec4 v0000000000d411a0_0;
    %assign/vec4 v0000000000d40ac0_0, 0;
    %jmp T_15.16;
T_15.7 ;
    %load/vec4 v0000000000d40ca0_0;
    %assign/vec4 v0000000000d40ac0_0, 0;
    %jmp T_15.16;
T_15.8 ;
    %load/vec4 v0000000000d414c0_0;
    %assign/vec4 v0000000000d40ac0_0, 0;
    %jmp T_15.16;
T_15.9 ;
    %load/vec4 v0000000000d40980_0;
    %assign/vec4 v0000000000d40ac0_0, 0;
    %jmp T_15.16;
T_15.10 ;
    %load/vec4 v0000000000d408e0_0;
    %assign/vec4 v0000000000d40ac0_0, 0;
    %jmp T_15.16;
T_15.11 ;
    %load/vec4 v0000000000d40160_0;
    %assign/vec4 v0000000000d40ac0_0, 0;
    %jmp T_15.16;
T_15.12 ;
    %load/vec4 v0000000000d3fe40_0;
    %assign/vec4 v0000000000d40ac0_0, 0;
    %jmp T_15.16;
T_15.13 ;
    %load/vec4 v0000000000d40200_0;
    %assign/vec4 v0000000000d40ac0_0, 0;
    %jmp T_15.16;
T_15.14 ;
    %load/vec4 v0000000000d40480_0;
    %assign/vec4 v0000000000d40ac0_0, 0;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v0000000000d3f800_0;
    %assign/vec4 v0000000000d40ac0_0, 0;
    %jmp T_15.16;
T_15.16 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000d3ef50;
T_16 ;
    %wait E_0000000000cb0030;
    %load/vec4 v0000000000d42280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %jmp T_16.16;
T_16.0 ;
    %load/vec4 v0000000000d41240_0;
    %assign/vec4 v0000000000d42820_0, 0;
    %jmp T_16.16;
T_16.1 ;
    %load/vec4 v0000000000d41b00_0;
    %assign/vec4 v0000000000d42820_0, 0;
    %jmp T_16.16;
T_16.2 ;
    %load/vec4 v0000000000d42d20_0;
    %assign/vec4 v0000000000d42820_0, 0;
    %jmp T_16.16;
T_16.3 ;
    %load/vec4 v0000000000d42aa0_0;
    %assign/vec4 v0000000000d42820_0, 0;
    %jmp T_16.16;
T_16.4 ;
    %load/vec4 v0000000000d42b40_0;
    %assign/vec4 v0000000000d42820_0, 0;
    %jmp T_16.16;
T_16.5 ;
    %load/vec4 v0000000000d423c0_0;
    %assign/vec4 v0000000000d42820_0, 0;
    %jmp T_16.16;
T_16.6 ;
    %load/vec4 v0000000000d42960_0;
    %assign/vec4 v0000000000d42820_0, 0;
    %jmp T_16.16;
T_16.7 ;
    %load/vec4 v0000000000d41ce0_0;
    %assign/vec4 v0000000000d42820_0, 0;
    %jmp T_16.16;
T_16.8 ;
    %load/vec4 v0000000000d42140_0;
    %assign/vec4 v0000000000d42820_0, 0;
    %jmp T_16.16;
T_16.9 ;
    %load/vec4 v0000000000d43180_0;
    %assign/vec4 v0000000000d42820_0, 0;
    %jmp T_16.16;
T_16.10 ;
    %load/vec4 v0000000000d41560_0;
    %assign/vec4 v0000000000d42820_0, 0;
    %jmp T_16.16;
T_16.11 ;
    %load/vec4 v0000000000d42fa0_0;
    %assign/vec4 v0000000000d42820_0, 0;
    %jmp T_16.16;
T_16.12 ;
    %load/vec4 v0000000000d421e0_0;
    %assign/vec4 v0000000000d42820_0, 0;
    %jmp T_16.16;
T_16.13 ;
    %load/vec4 v0000000000d42320_0;
    %assign/vec4 v0000000000d42820_0, 0;
    %jmp T_16.16;
T_16.14 ;
    %load/vec4 v0000000000d42dc0_0;
    %assign/vec4 v0000000000d42820_0, 0;
    %jmp T_16.16;
T_16.15 ;
    %load/vec4 v0000000000d420a0_0;
    %assign/vec4 v0000000000d42820_0, 0;
    %jmp T_16.16;
T_16.16 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000000d3dfb0;
T_17 ;
    %wait E_0000000000cafff0;
    %load/vec4 v0000000000d41e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %jmp T_17.16;
T_17.0 ;
    %load/vec4 v0000000000d425a0_0;
    %assign/vec4 v0000000000d41d80_0, 0;
    %jmp T_17.16;
T_17.1 ;
    %load/vec4 v0000000000d426e0_0;
    %assign/vec4 v0000000000d41d80_0, 0;
    %jmp T_17.16;
T_17.2 ;
    %load/vec4 v0000000000d42c80_0;
    %assign/vec4 v0000000000d41d80_0, 0;
    %jmp T_17.16;
T_17.3 ;
    %load/vec4 v0000000000d42be0_0;
    %assign/vec4 v0000000000d41d80_0, 0;
    %jmp T_17.16;
T_17.4 ;
    %load/vec4 v0000000000d43040_0;
    %assign/vec4 v0000000000d41d80_0, 0;
    %jmp T_17.16;
T_17.5 ;
    %load/vec4 v0000000000d42a00_0;
    %assign/vec4 v0000000000d41d80_0, 0;
    %jmp T_17.16;
T_17.6 ;
    %load/vec4 v0000000000d428c0_0;
    %assign/vec4 v0000000000d41d80_0, 0;
    %jmp T_17.16;
T_17.7 ;
    %load/vec4 v0000000000d430e0_0;
    %assign/vec4 v0000000000d41d80_0, 0;
    %jmp T_17.16;
T_17.8 ;
    %load/vec4 v0000000000d42500_0;
    %assign/vec4 v0000000000d41d80_0, 0;
    %jmp T_17.16;
T_17.9 ;
    %load/vec4 v0000000000d43220_0;
    %assign/vec4 v0000000000d41d80_0, 0;
    %jmp T_17.16;
T_17.10 ;
    %load/vec4 v0000000000d42e60_0;
    %assign/vec4 v0000000000d41d80_0, 0;
    %jmp T_17.16;
T_17.11 ;
    %load/vec4 v0000000000d42780_0;
    %assign/vec4 v0000000000d41d80_0, 0;
    %jmp T_17.16;
T_17.12 ;
    %load/vec4 v0000000000d42640_0;
    %assign/vec4 v0000000000d41d80_0, 0;
    %jmp T_17.16;
T_17.13 ;
    %load/vec4 v0000000000d42460_0;
    %assign/vec4 v0000000000d41d80_0, 0;
    %jmp T_17.16;
T_17.14 ;
    %load/vec4 v0000000000d43360_0;
    %assign/vec4 v0000000000d41d80_0, 0;
    %jmp T_17.16;
T_17.15 ;
    %load/vec4 v0000000000d42f00_0;
    %assign/vec4 v0000000000d41d80_0, 0;
    %jmp T_17.16;
T_17.16 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000000000d3f270;
T_18 ;
    %wait E_0000000000cb00f0;
    %load/vec4 v0000000000d45be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000000000d42000_0;
    %assign/vec4 v0000000000d41100_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000000000d41f60_0;
    %assign/vec4 v0000000000d41100_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000000000d3a630;
T_19 ;
    %wait E_0000000000caf9f0;
    %load/vec4 v0000000000d3beb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d3c8b0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000000000d3bff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000000000d3baf0_0;
    %assign/vec4 v0000000000d3c8b0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000d3a7c0;
T_20 ;
    %wait E_0000000000caf9f0;
    %load/vec4 v0000000000d3c310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d3d170_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000000000d3cc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000000000d3c090_0;
    %assign/vec4 v0000000000d3d170_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000d3d970;
T_21 ;
    %wait E_0000000000caf9f0;
    %load/vec4 v0000000000d40de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d3fee0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000000000d41880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000000000d3c1d0_0;
    %assign/vec4 v0000000000d3fee0_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000d3e140;
T_22 ;
    %wait E_0000000000caf9f0;
    %load/vec4 v0000000000d3f4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d3fb20_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000000000d3f940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000000000d3fc60_0;
    %assign/vec4 v0000000000d3fb20_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000d3e5f0;
T_23 ;
    %wait E_0000000000caf9f0;
    %load/vec4 v0000000000d41380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d3f9e0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000000000d40020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000000000d3fd00_0;
    %assign/vec4 v0000000000d3f9e0_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000d3e780;
T_24 ;
    %wait E_0000000000caf9f0;
    %load/vec4 v0000000000d407a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d40700_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000000000d40a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000000000d40660_0;
    %assign/vec4 v0000000000d40700_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000d3f0e0;
T_25 ;
    %wait E_0000000000caf9f0;
    %load/vec4 v0000000000d40c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d41c40_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000000000d402a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000000000d41600_0;
    %assign/vec4 v0000000000d41c40_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000d3e2d0;
T_26 ;
    %wait E_0000000000caf9f0;
    %load/vec4 v0000000000d400c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d3f580_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000000000d416a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0000000000d3ff80_0;
    %assign/vec4 v0000000000d3f580_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000d3dc90;
T_27 ;
    %wait E_0000000000caf9f0;
    %load/vec4 v0000000000d3f6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d405c0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000000000d41920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000000000d40840_0;
    %assign/vec4 v0000000000d405c0_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000d3e460;
T_28 ;
    %wait E_0000000000caf9f0;
    %load/vec4 v0000000000d41a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d3fbc0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000000000d40e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0000000000d3f760_0;
    %assign/vec4 v0000000000d3fbc0_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000d3d650;
T_29 ;
    %wait E_0000000000caf9f0;
    %load/vec4 v0000000000d3c950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d3d350_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000000000d3c6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000000000d3bc30_0;
    %assign/vec4 v0000000000d3d350_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000d3d7e0;
T_30 ;
    %wait E_0000000000caf9f0;
    %load/vec4 v0000000000d3cef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d3d210_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000000000d3d2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000000000d3cf90_0;
    %assign/vec4 v0000000000d3d210_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000d3ec30;
T_31 ;
    %wait E_0000000000caf9f0;
    %load/vec4 v0000000000d3b550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d3bd70_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000000000d3be10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0000000000d3c4f0_0;
    %assign/vec4 v0000000000d3bd70_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000d3db00;
T_32 ;
    %wait E_0000000000caf9f0;
    %load/vec4 v0000000000d3c630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d3c770_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000000000d3c9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0000000000d3c270_0;
    %assign/vec4 v0000000000d3c770_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000000000d3edc0;
T_33 ;
    %wait E_0000000000caf9f0;
    %load/vec4 v0000000000d3cdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d3ca90_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000000000d3c450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0000000000d3b910_0;
    %assign/vec4 v0000000000d3ca90_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000000000d3de20;
T_34 ;
    %wait E_0000000000caf9f0;
    %load/vec4 v0000000000d3d0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d3d030_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000000000d3ce50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0000000000d3cb30_0;
    %assign/vec4 v0000000000d3d030_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000000000d3b2b0;
T_35 ;
    %wait E_0000000000cafa30;
    %load/vec4 v0000000000d38850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0000000000d38d50_0;
    %store/vec4 v0000000000d39930_0, 0, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0000000000d38e90_0;
    %store/vec4 v0000000000d39930_0, 0, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0000000000d39e30_0;
    %store/vec4 v0000000000d39930_0, 0, 32;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0000000000d3a010_0;
    %store/vec4 v0000000000d39930_0, 0, 32;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000000000d3ae00;
T_36 ;
    %wait E_0000000000caf570;
    %load/vec4 v0000000000d3a1f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %jmp T_36.4;
T_36.0 ;
    %load/vec4 v0000000000d39cf0_0;
    %store/vec4 v0000000000d3a290_0, 0, 32;
    %jmp T_36.4;
T_36.1 ;
    %load/vec4 v0000000000d39c50_0;
    %store/vec4 v0000000000d3a290_0, 0, 32;
    %jmp T_36.4;
T_36.2 ;
    %load/vec4 v0000000000d3a0b0_0;
    %store/vec4 v0000000000d3a290_0, 0, 32;
    %jmp T_36.4;
T_36.3 ;
    %load/vec4 v0000000000d39890_0;
    %store/vec4 v0000000000d3a290_0, 0, 32;
    %jmp T_36.4;
T_36.4 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0000000000d3af90;
T_37 ;
    %wait E_0000000000caf770;
    %load/vec4 v0000000000d39250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %jmp T_37.4;
T_37.0 ;
    %load/vec4 v0000000000d3bb90_0;
    %store/vec4 v0000000000d3ba50_0, 0, 32;
    %jmp T_37.4;
T_37.1 ;
    %load/vec4 v0000000000d38f30_0;
    %store/vec4 v0000000000d3ba50_0, 0, 32;
    %jmp T_37.4;
T_37.2 ;
    %load/vec4 v0000000000d3b7d0_0;
    %store/vec4 v0000000000d3ba50_0, 0, 32;
    %jmp T_37.4;
T_37.3 ;
    %load/vec4 v0000000000d3b4b0_0;
    %store/vec4 v0000000000d3ba50_0, 0, 32;
    %jmp T_37.4;
T_37.4 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000000000a777e0;
T_38 ;
    %wait E_0000000000caf9f0;
    %load/vec4 v0000000000d33040_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_38.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c8eed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c90690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000abdb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c8f8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c6c0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000abcea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d32c80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d34300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d33540_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c8ee30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c8eb10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000c8ef70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c8f470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d32780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d330e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c8f5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d33180_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0000000000d34120_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000000000c8eed0_0, 0;
    %load/vec4 v0000000000d34120_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000000c90690_0, 0;
    %load/vec4 v0000000000d34120_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000000000abdb20_0, 0;
    %load/vec4 v0000000000d34120_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000000c8f8d0_0, 0;
    %load/vec4 v0000000000d34120_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v0000000000c6c0c0_0, 0;
    %load/vec4 v0000000000d34120_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000000000abcea0_0, 0;
    %load/vec4 v0000000000d325a0_0;
    %assign/vec4 v0000000000d32c80_0, 0;
    %load/vec4 v0000000000d32dc0_0;
    %assign/vec4 v0000000000d34300_0, 0;
    %load/vec4 v0000000000d332c0_0;
    %assign/vec4 v0000000000d33540_0, 0;
    %load/vec4 v0000000000d34260_0;
    %assign/vec4 v0000000000c8ee30_0, 0;
    %load/vec4 v0000000000c98c30_0;
    %assign/vec4 v0000000000c8eb10_0, 0;
    %load/vec4 v0000000000d341c0_0;
    %assign/vec4 v0000000000c8ef70_0, 0;
    %load/vec4 v0000000000d34120_0;
    %parti/s 1, 9, 5;
    %assign/vec4 v0000000000c8f470_0, 0;
    %load/vec4 v0000000000d32460_0;
    %assign/vec4 v0000000000d32780_0, 0;
    %load/vec4 v0000000000d32d20_0;
    %assign/vec4 v0000000000d330e0_0, 0;
    %load/vec4 v0000000000d32500_0;
    %assign/vec4 v0000000000c8f5b0_0, 0;
    %load/vec4 v0000000000d326e0_0;
    %assign/vec4 v0000000000d33180_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0000000000a7a0f0;
T_39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d36d40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d37060_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d346f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d36980_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d36310_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d35eb0_0, 0, 32;
    %end;
    .thread T_39;
    .scope S_0000000000a7a0f0;
T_40 ;
    %wait E_0000000000cafbf0;
    %load/vec4 v0000000000d36270_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000d35eb0_0, 0, 32;
    %load/vec4 v0000000000d35f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_40.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_40.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_40.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_40.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_40.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_40.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_40.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_40.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_40.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_40.15, 6;
    %jmp T_40.16;
T_40.0 ;
    %load/vec4 v0000000000d35af0_0;
    %pad/s 33;
    %load/vec4 v0000000000d35c30_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000d35ff0_0, 0, 33;
    %jmp T_40.16;
T_40.1 ;
    %load/vec4 v0000000000d35af0_0;
    %pad/s 33;
    %load/vec4 v0000000000d35c30_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000d35ff0_0, 0, 33;
    %jmp T_40.16;
T_40.2 ;
    %load/vec4 v0000000000d35af0_0;
    %pad/s 33;
    %load/vec4 v0000000000d35c30_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000d35ff0_0, 0, 33;
    %load/vec4 v0000000000d35af0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d35c30_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_40.17, 4;
    %load/vec4 v0000000000d35af0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d35c30_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d35ff0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d35c30_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.19, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d36980_0, 0, 32;
    %jmp T_40.20;
T_40.19 ;
    %load/vec4 v0000000000d35af0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d35c30_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d35ff0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d35c30_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.21, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d36980_0, 0, 32;
    %jmp T_40.22;
T_40.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d36980_0, 0, 32;
T_40.22 ;
T_40.20 ;
T_40.17 ;
    %jmp T_40.16;
T_40.3 ;
    %load/vec4 v0000000000d35c30_0;
    %pad/s 33;
    %load/vec4 v0000000000d35af0_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000d35ff0_0, 0, 33;
    %load/vec4 v0000000000d35af0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d35c30_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_40.23, 4;
    %load/vec4 v0000000000d35c30_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d35af0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d35ff0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d35af0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.25, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d36980_0, 0, 32;
    %jmp T_40.26;
T_40.25 ;
    %load/vec4 v0000000000d35c30_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d35af0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d35ff0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d35af0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.27, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d36980_0, 0, 32;
    %jmp T_40.28;
T_40.27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d36980_0, 0, 32;
T_40.28 ;
T_40.26 ;
T_40.23 ;
    %load/vec4 v0000000000d35af0_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %load/vec4 v0000000000d35c30_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000d35ff0_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000d35af0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0000000000d35c30_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000d35ff0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %and;
    %or;
    %store/vec4 v0000000000d36980_0, 0, 32;
    %jmp T_40.16;
T_40.4 ;
    %load/vec4 v0000000000d35af0_0;
    %pad/s 33;
    %load/vec4 v0000000000d35c30_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000d35ff0_0, 0, 33;
    %load/vec4 v0000000000d35af0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d35c30_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_40.29, 4;
    %load/vec4 v0000000000d35af0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d35ff0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_40.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d36980_0, 0, 32;
    %jmp T_40.32;
T_40.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d36980_0, 0, 32;
T_40.32 ;
    %jmp T_40.30;
T_40.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d36980_0, 0, 32;
T_40.30 ;
    %jmp T_40.16;
T_40.5 ;
    %load/vec4 v0000000000d35af0_0;
    %pad/s 33;
    %load/vec4 v0000000000d35c30_0;
    %pad/s 33;
    %add;
    %load/vec4 v0000000000d35eb0_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000d35ff0_0, 0, 33;
    %load/vec4 v0000000000d35af0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d35c30_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_40.33, 4;
    %load/vec4 v0000000000d35af0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d35ff0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_40.35, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d36980_0, 0, 32;
    %jmp T_40.36;
T_40.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d36980_0, 0, 32;
T_40.36 ;
    %jmp T_40.34;
T_40.33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d36980_0, 0, 32;
T_40.34 ;
    %jmp T_40.16;
T_40.6 ;
    %load/vec4 v0000000000d35af0_0;
    %pad/u 33;
    %load/vec4 v0000000000d35c30_0;
    %pad/u 33;
    %sub;
    %load/vec4 v0000000000d35eb0_0;
    %nor/r;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d35ff0_0, 0, 33;
    %load/vec4 v0000000000d35af0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d35c30_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_40.37, 4;
    %load/vec4 v0000000000d35af0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d35c30_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d35ff0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d35c30_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.39, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d36980_0, 0, 32;
    %jmp T_40.40;
T_40.39 ;
    %load/vec4 v0000000000d35af0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d35c30_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d35ff0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d35c30_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.41, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d36980_0, 0, 32;
    %jmp T_40.42;
T_40.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d36980_0, 0, 32;
T_40.42 ;
T_40.40 ;
T_40.37 ;
    %jmp T_40.16;
T_40.7 ;
    %load/vec4 v0000000000d35c30_0;
    %pad/u 33;
    %load/vec4 v0000000000d35af0_0;
    %pad/u 33;
    %sub;
    %load/vec4 v0000000000d35eb0_0;
    %nor/r;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d35ff0_0, 0, 33;
    %load/vec4 v0000000000d35af0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d35c30_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_40.43, 4;
    %load/vec4 v0000000000d35c30_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d35af0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d35ff0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d35af0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.45, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d36980_0, 0, 32;
    %jmp T_40.46;
T_40.45 ;
    %load/vec4 v0000000000d35c30_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d35af0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d35ff0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d35af0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.47, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d36980_0, 0, 32;
    %jmp T_40.48;
T_40.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d36980_0, 0, 32;
T_40.48 ;
T_40.46 ;
T_40.43 ;
    %jmp T_40.16;
T_40.8 ;
    %load/vec4 v0000000000d35af0_0;
    %pad/s 33;
    %load/vec4 v0000000000d35c30_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000d35ff0_0, 0, 33;
    %jmp T_40.16;
T_40.9 ;
    %load/vec4 v0000000000d35af0_0;
    %pad/s 33;
    %load/vec4 v0000000000d35c30_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000d35ff0_0, 0, 33;
    %jmp T_40.16;
T_40.10 ;
    %load/vec4 v0000000000d35af0_0;
    %pad/s 33;
    %load/vec4 v0000000000d35c30_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000d35ff0_0, 0, 33;
    %load/vec4 v0000000000d35ff0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000d36980_0, 0, 32;
    %jmp T_40.16;
T_40.11 ;
    %load/vec4 v0000000000d35af0_0;
    %pad/s 33;
    %load/vec4 v0000000000d35c30_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000d35ff0_0, 0, 33;
    %load/vec4 v0000000000d35ff0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000d36980_0, 0, 32;
    %jmp T_40.16;
T_40.12 ;
    %load/vec4 v0000000000d35af0_0;
    %pad/s 33;
    %load/vec4 v0000000000d35c30_0;
    %pad/s 33;
    %or;
    %store/vec4 v0000000000d35ff0_0, 0, 33;
    %jmp T_40.16;
T_40.13 ;
    %load/vec4 v0000000000d35c30_0;
    %pad/s 33;
    %store/vec4 v0000000000d35ff0_0, 0, 33;
    %jmp T_40.16;
T_40.14 ;
    %load/vec4 v0000000000d35af0_0;
    %pad/s 33;
    %load/vec4 v0000000000d35c30_0;
    %pad/s 33;
    %inv;
    %and;
    %store/vec4 v0000000000d35ff0_0, 0, 33;
    %jmp T_40.16;
T_40.15 ;
    %load/vec4 v0000000000d35c30_0;
    %pad/s 33;
    %inv;
    %store/vec4 v0000000000d35ff0_0, 0, 33;
    %jmp T_40.16;
T_40.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000d35ff0_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_40.49, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_40.50, 8;
T_40.49 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_40.50, 8;
 ; End of false expr.
    %blend;
T_40.50;
    %store/vec4 v0000000000d37060_0, 0, 32;
    %load/vec4 v0000000000d35ff0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_40.51, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_40.52, 8;
T_40.51 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_40.52, 8;
 ; End of false expr.
    %blend;
T_40.52;
    %store/vec4 v0000000000d36d40_0, 0, 32;
    %load/vec4 v0000000000d35ff0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000d346f0_0, 0, 32;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0000000000d4b510;
T_41 ;
    %wait E_0000000000cb0170;
    %load/vec4 v0000000000d47760_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000d47800_0, 0, 3;
    %load/vec4 v0000000000d47760_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000d465e0_0, 0, 2;
    %load/vec4 v0000000000d45e60_0;
    %store/vec4 v0000000000d47a80_0, 0, 32;
    %load/vec4 v0000000000d46860_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0000000000d45640_0, 0, 1;
    %load/vec4 v0000000000d47800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %jmp T_41.4;
T_41.0 ;
    %load/vec4 v0000000000d47760_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000d46a40_0, 0, 32;
    %load/vec4 v0000000000d465e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %jmp T_41.9;
T_41.5 ;
    %load/vec4 v0000000000d46a40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.10, 4;
    %load/vec4 v0000000000d47a80_0;
    %store/vec4 v0000000000d46ae0_0, 0, 32;
    %load/vec4 v0000000000d45640_0;
    %store/vec4 v0000000000d47080_0, 0, 1;
    %jmp T_41.11;
T_41.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d47260_0, 0, 32;
T_41.12 ;
    %load/vec4 v0000000000d47260_0;
    %load/vec4 v0000000000d46a40_0;
    %cmp/s;
    %jmp/0xz T_41.13, 5;
    %load/vec4 v0000000000d47a80_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000d47a80_0, 0, 32;
    %load/vec4 v0000000000d47260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d47260_0, 0, 32;
    %jmp T_41.12;
T_41.13 ;
    %load/vec4 v0000000000d47a80_0;
    %store/vec4 v0000000000d46ae0_0, 0, 32;
    %load/vec4 v0000000000d45e60_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000000000d46a40_0;
    %sub;
    %part/s 1;
    %store/vec4 v0000000000d47080_0, 0, 1;
T_41.11 ;
    %jmp T_41.9;
T_41.6 ;
    %load/vec4 v0000000000d46a40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.14, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d46ae0_0, 0, 32;
    %load/vec4 v0000000000d45e60_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000d47080_0, 0, 1;
    %jmp T_41.15;
T_41.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d47260_0, 0, 32;
T_41.16 ;
    %load/vec4 v0000000000d47260_0;
    %load/vec4 v0000000000d46a40_0;
    %cmp/s;
    %jmp/0xz T_41.17, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000d47a80_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d47a80_0, 0, 32;
    %load/vec4 v0000000000d47260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d47260_0, 0, 32;
    %jmp T_41.16;
T_41.17 ;
    %load/vec4 v0000000000d47a80_0;
    %store/vec4 v0000000000d46ae0_0, 0, 32;
    %load/vec4 v0000000000d45e60_0;
    %load/vec4 v0000000000d46a40_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000d47080_0, 0, 1;
T_41.15 ;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0000000000d46a40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.18, 4;
    %load/vec4 v0000000000d47a80_0;
    %parti/s 1, 31, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_41.20, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d46ae0_0, 0, 32;
    %load/vec4 v0000000000d45e60_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000d47080_0, 0, 1;
    %jmp T_41.21;
T_41.20 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000d46ae0_0, 0, 32;
    %load/vec4 v0000000000d45e60_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000d47080_0, 0, 1;
T_41.21 ;
    %jmp T_41.19;
T_41.18 ;
    %load/vec4 v0000000000d45e60_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000d47120_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d47260_0, 0, 32;
T_41.22 ;
    %load/vec4 v0000000000d47260_0;
    %load/vec4 v0000000000d46a40_0;
    %cmp/s;
    %jmp/0xz T_41.23, 5;
    %load/vec4 v0000000000d47120_0;
    %load/vec4 v0000000000d47a80_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d47a80_0, 0, 32;
    %load/vec4 v0000000000d47260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d47260_0, 0, 32;
    %jmp T_41.22;
T_41.23 ;
    %load/vec4 v0000000000d47a80_0;
    %store/vec4 v0000000000d46ae0_0, 0, 32;
    %load/vec4 v0000000000d45e60_0;
    %load/vec4 v0000000000d46a40_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000d47080_0, 0, 1;
T_41.19 ;
    %jmp T_41.9;
T_41.8 ;
    %load/vec4 v0000000000d46a40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.24, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000d47a80_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d46ae0_0, 0, 32;
    %load/vec4 v0000000000d45e60_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000d47080_0, 0, 1;
    %jmp T_41.25;
T_41.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d47260_0, 0, 32;
T_41.26 ;
    %load/vec4 v0000000000d47260_0;
    %load/vec4 v0000000000d46a40_0;
    %cmp/s;
    %jmp/0xz T_41.27, 5;
    %load/vec4 v0000000000d47a80_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000d47a80_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d47a80_0, 0, 32;
    %load/vec4 v0000000000d47260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d47260_0, 0, 32;
    %jmp T_41.26;
T_41.27 ;
    %load/vec4 v0000000000d47a80_0;
    %store/vec4 v0000000000d46ae0_0, 0, 32;
    %load/vec4 v0000000000d45e60_0;
    %load/vec4 v0000000000d46a40_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000d47080_0, 0, 1;
T_41.25 ;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41.4;
T_41.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000d47760_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d47a80_0, 0, 32;
    %load/vec4 v0000000000d47760_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000d46a40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d47260_0, 0, 32;
T_41.28 ;
    %load/vec4 v0000000000d47260_0;
    %load/vec4 v0000000000d46a40_0;
    %cmp/s;
    %jmp/0xz T_41.29, 5;
    %load/vec4 v0000000000d47a80_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000d47a80_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d47a80_0, 0, 32;
    %load/vec4 v0000000000d47260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d47260_0, 0, 32;
    %jmp T_41.28;
T_41.29 ;
    %load/vec4 v0000000000d47a80_0;
    %store/vec4 v0000000000d46ae0_0, 0, 32;
    %load/vec4 v0000000000d47760_0;
    %parti/s 4, 8, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_41.30, 4;
    %load/vec4 v0000000000d45e60_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000d47080_0, 0, 1;
T_41.30 ;
    %jmp T_41.4;
T_41.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000d47760_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d46ae0_0, 0, 32;
    %jmp T_41.4;
T_41.3 ;
    %load/vec4 v0000000000d47760_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_41.32, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000d47760_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d46ae0_0, 0, 32;
    %jmp T_41.33;
T_41.32 ;
    %load/vec4 v0000000000d47760_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000d471c0_0, 0, 2;
    %load/vec4 v0000000000d471c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_41.37, 6;
    %jmp T_41.38;
T_41.34 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d47260_0, 0, 32;
T_41.39 ;
    %load/vec4 v0000000000d47260_0;
    %load/vec4 v0000000000d46a40_0;
    %cmp/s;
    %jmp/0xz T_41.40, 5;
    %load/vec4 v0000000000d47a80_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000d47a80_0, 0, 32;
    %load/vec4 v0000000000d47260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d47260_0, 0, 32;
    %jmp T_41.39;
T_41.40 ;
    %load/vec4 v0000000000d47a80_0;
    %store/vec4 v0000000000d46ae0_0, 0, 32;
    %jmp T_41.38;
T_41.35 ;
    %load/vec4 v0000000000d46a40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.41, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d47a80_0, 0, 32;
    %jmp T_41.42;
T_41.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d47260_0, 0, 32;
T_41.43 ;
    %load/vec4 v0000000000d47260_0;
    %load/vec4 v0000000000d46a40_0;
    %cmp/s;
    %jmp/0xz T_41.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000d47a80_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d47a80_0, 0, 32;
    %load/vec4 v0000000000d47260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d47260_0, 0, 32;
    %jmp T_41.43;
T_41.44 ;
T_41.42 ;
    %load/vec4 v0000000000d47a80_0;
    %store/vec4 v0000000000d46ae0_0, 0, 32;
    %jmp T_41.38;
T_41.36 ;
    %load/vec4 v0000000000d46a40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.45, 4;
    %load/vec4 v0000000000d45e60_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_41.47, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000d47a80_0, 0, 32;
    %jmp T_41.48;
T_41.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d47a80_0, 0, 32;
T_41.48 ;
    %jmp T_41.46;
T_41.45 ;
    %load/vec4 v0000000000d45e60_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000d47120_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d47260_0, 0, 32;
T_41.49 ;
    %load/vec4 v0000000000d47260_0;
    %load/vec4 v0000000000d46a40_0;
    %cmp/s;
    %jmp/0xz T_41.50, 5;
    %load/vec4 v0000000000d47120_0;
    %load/vec4 v0000000000d47a80_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d47a80_0, 0, 32;
    %load/vec4 v0000000000d47260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d47260_0, 0, 32;
    %jmp T_41.49;
T_41.50 ;
T_41.46 ;
    %load/vec4 v0000000000d47a80_0;
    %store/vec4 v0000000000d46ae0_0, 0, 32;
    %jmp T_41.38;
T_41.37 ;
    %load/vec4 v0000000000d46a40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.51, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000d45e60_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d47a80_0, 0, 32;
    %jmp T_41.52;
T_41.51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d47260_0, 0, 32;
T_41.53 ;
    %load/vec4 v0000000000d47260_0;
    %load/vec4 v0000000000d46a40_0;
    %cmp/s;
    %jmp/0xz T_41.54, 5;
    %load/vec4 v0000000000d47a80_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000d47a80_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d47a80_0, 0, 32;
    %load/vec4 v0000000000d47260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d47260_0, 0, 32;
    %jmp T_41.53;
T_41.54 ;
T_41.52 ;
    %load/vec4 v0000000000d47a80_0;
    %store/vec4 v0000000000d46ae0_0, 0, 32;
    %jmp T_41.38;
T_41.38 ;
    %pop/vec4 1;
T_41.33 ;
    %jmp T_41.4;
T_41.4 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000000000a89b00;
T_42 ;
    %wait E_0000000000cafe70;
    %load/vec4 v0000000000d394d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %jmp T_42.2;
T_42.0 ;
    %load/vec4 v0000000000d38490_0;
    %store/vec4 v0000000000d38670_0, 0, 32;
    %jmp T_42.2;
T_42.1 ;
    %load/vec4 v0000000000d39430_0;
    %store/vec4 v0000000000d38670_0, 0, 32;
    %jmp T_42.2;
T_42.2 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0000000000aae300;
T_43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c99630_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c99770_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c99130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c99d10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c9a490_0, 0, 1;
    %end;
    .thread T_43;
    .scope S_0000000000aae300;
T_44 ;
    %wait E_0000000000caed70;
    %load/vec4 v0000000000c9a350_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %store/vec4 v0000000000c99630_0, 0, 32;
    %load/vec4 v0000000000c9a350_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %store/vec4 v0000000000c99770_0, 0, 32;
    %load/vec4 v0000000000c9a350_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000c99130_0, 0, 32;
    %load/vec4 v0000000000c9a350_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %store/vec4 v0000000000c99d10_0, 0, 32;
    %load/vec4 v0000000000c98b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_44.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_44.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_44.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_44.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_44.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_44.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_44.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_44.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_44.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_44.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_44.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_44.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_44.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_44.15, 6;
    %jmp T_44.16;
T_44.0 ;
    %load/vec4 v0000000000c99770_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.17, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c9a490_0, 0, 1;
    %jmp T_44.18;
T_44.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c9a490_0, 0, 1;
T_44.18 ;
    %jmp T_44.16;
T_44.1 ;
    %load/vec4 v0000000000c99770_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.19, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c9a490_0, 0, 1;
    %jmp T_44.20;
T_44.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c9a490_0, 0, 1;
T_44.20 ;
    %jmp T_44.16;
T_44.2 ;
    %load/vec4 v0000000000c99130_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.21, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c9a490_0, 0, 1;
    %jmp T_44.22;
T_44.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c9a490_0, 0, 1;
T_44.22 ;
    %jmp T_44.16;
T_44.3 ;
    %load/vec4 v0000000000c99130_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.23, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c9a490_0, 0, 1;
    %jmp T_44.24;
T_44.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c9a490_0, 0, 1;
T_44.24 ;
    %jmp T_44.16;
T_44.4 ;
    %load/vec4 v0000000000c99630_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c9a490_0, 0, 1;
    %jmp T_44.26;
T_44.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c9a490_0, 0, 1;
T_44.26 ;
    %jmp T_44.16;
T_44.5 ;
    %load/vec4 v0000000000c99630_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.27, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c9a490_0, 0, 1;
    %jmp T_44.28;
T_44.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c9a490_0, 0, 1;
T_44.28 ;
    %jmp T_44.16;
T_44.6 ;
    %load/vec4 v0000000000c99d10_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.29, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c9a490_0, 0, 1;
    %jmp T_44.30;
T_44.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c9a490_0, 0, 1;
T_44.30 ;
    %jmp T_44.16;
T_44.7 ;
    %load/vec4 v0000000000c99d10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.31, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c9a490_0, 0, 1;
    %jmp T_44.32;
T_44.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c9a490_0, 0, 1;
T_44.32 ;
    %jmp T_44.16;
T_44.8 ;
    %load/vec4 v0000000000c99130_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c99770_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c9a490_0, 0, 1;
    %jmp T_44.34;
T_44.33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c9a490_0, 0, 1;
T_44.34 ;
    %jmp T_44.16;
T_44.9 ;
    %load/vec4 v0000000000c99130_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c99770_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_44.35, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c9a490_0, 0, 1;
    %jmp T_44.36;
T_44.35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c9a490_0, 0, 1;
T_44.36 ;
    %jmp T_44.16;
T_44.10 ;
    %load/vec4 v0000000000c99d10_0;
    %load/vec4 v0000000000c99630_0;
    %cmp/e;
    %jmp/0xz  T_44.37, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c9a490_0, 0, 1;
    %jmp T_44.38;
T_44.37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c9a490_0, 0, 1;
T_44.38 ;
    %jmp T_44.16;
T_44.11 ;
    %load/vec4 v0000000000c99d10_0;
    %load/vec4 v0000000000c99630_0;
    %cmp/ne;
    %jmp/0xz  T_44.39, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c9a490_0, 0, 1;
    %jmp T_44.40;
T_44.39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c9a490_0, 0, 1;
T_44.40 ;
    %jmp T_44.16;
T_44.12 ;
    %load/vec4 v0000000000c99770_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c99630_0;
    %load/vec4 v0000000000c99d10_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_44.41, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c9a490_0, 0, 1;
    %jmp T_44.42;
T_44.41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c9a490_0, 0, 1;
T_44.42 ;
    %jmp T_44.16;
T_44.13 ;
    %load/vec4 v0000000000c99770_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c99630_0;
    %load/vec4 v0000000000c99d10_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_44.43, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c9a490_0, 0, 1;
    %jmp T_44.44;
T_44.43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c9a490_0, 0, 1;
T_44.44 ;
    %jmp T_44.16;
T_44.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c9a490_0, 0, 1;
    %jmp T_44.16;
T_44.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c9a490_0, 0, 1;
    %jmp T_44.16;
T_44.16 ;
    %pop/vec4 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0000000000aae490;
T_45 ;
    %wait E_0000000000caf3b0;
    %load/vec4 v0000000000c99e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c99810_0, 0, 1;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0000000000c99b30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c98eb0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c99810_0, 0, 1;
    %jmp T_45.3;
T_45.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c99810_0, 0, 1;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0000000000aae620;
T_46 ;
    %wait E_0000000000caf9f0;
    %load/vec4 v0000000000c8f3d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_46.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c8e930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c90050_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c8fa10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c8f010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c900f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c90370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c8ec50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c9a530_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0000000000c99a90_0;
    %assign/vec4 v0000000000c8e930_0, 0;
    %load/vec4 v0000000000c90550_0;
    %assign/vec4 v0000000000c90050_0, 0;
    %load/vec4 v0000000000c998b0_0;
    %assign/vec4 v0000000000c8fa10_0, 0;
    %load/vec4 v0000000000c99f90_0;
    %assign/vec4 v0000000000c8f010_0, 0;
    %load/vec4 v0000000000c99950_0;
    %assign/vec4 v0000000000c900f0_0, 0;
    %load/vec4 v0000000000c9a0d0_0;
    %assign/vec4 v0000000000c90370_0, 0;
    %load/vec4 v0000000000c9a170_0;
    %assign/vec4 v0000000000c8ec50_0, 0;
    %load/vec4 v0000000000c98d70_0;
    %assign/vec4 v0000000000c9a530_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0000000000a74ed0;
T_47 ;
    %wait E_0000000000caf3f0;
    %load/vec4 v0000000000d377e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_47.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_47.1, 4;
    %jmp T_47.2;
T_47.0 ;
    %load/vec4 v0000000000d37600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.3, 8;
    %load/vec4 v0000000000d36840_0;
    %pad/u 8;
    %ix/getv 4, v0000000000d36fc0_0;
    %store/vec4a v0000000000d37920, 4, 0;
    %jmp T_47.4;
T_47.3 ;
    %ix/getv 4, v0000000000d36fc0_0;
    %load/vec4a v0000000000d37920, 4;
    %pad/u 32;
    %store/vec4 v0000000000d37380_0, 0, 32;
T_47.4 ;
    %jmp T_47.2;
T_47.1 ;
    %load/vec4 v0000000000d37600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.5, 8;
    %load/vec4 v0000000000d36840_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000d36fc0_0;
    %store/vec4a v0000000000d37920, 4, 0;
    %load/vec4 v0000000000d36840_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000d36fc0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000d37920, 4, 0;
    %load/vec4 v0000000000d36840_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000d36fc0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000d37920, 4, 0;
    %load/vec4 v0000000000d36840_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000d36fc0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000d37920, 4, 0;
    %jmp T_47.6;
T_47.5 ;
    %load/vec4 v0000000000d36fc0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d37920, 4;
    %load/vec4 v0000000000d36fc0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d37920, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000d36fc0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d37920, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000d36fc0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d37920, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d37380_0, 0, 32;
T_47.6 ;
    %jmp T_47.2;
T_47.2 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0000000000d3a950;
T_48 ;
    %wait E_0000000000cb0070;
    %load/vec4 v0000000000d397f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_48.1, 6;
    %jmp T_48.2;
T_48.0 ;
    %load/vec4 v0000000000d39a70_0;
    %store/vec4 v0000000000d39b10_0, 0, 32;
    %jmp T_48.2;
T_48.1 ;
    %load/vec4 v0000000000d39570_0;
    %store/vec4 v0000000000d39b10_0, 0, 32;
    %jmp T_48.2;
T_48.2 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000000000a7fe10;
T_49 ;
    %wait E_0000000000caf9f0;
    %load/vec4 v0000000000d33d60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_49.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d33e00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d33860_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d337c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d33c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d32be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d32aa0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0000000000d33900_0;
    %assign/vec4 v0000000000d33e00_0, 0;
    %load/vec4 v0000000000d33720_0;
    %assign/vec4 v0000000000d33860_0, 0;
    %load/vec4 v0000000000d334a0_0;
    %assign/vec4 v0000000000d337c0_0, 0;
    %load/vec4 v0000000000d34080_0;
    %assign/vec4 v0000000000d33c20_0, 0;
    %load/vec4 v0000000000d32a00_0;
    %assign/vec4 v0000000000d32be0_0, 0;
    %load/vec4 v0000000000d32fa0_0;
    %assign/vec4 v0000000000d32aa0_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0000000000d3ac70;
T_50 ;
    %wait E_0000000000caf4b0;
    %load/vec4 v0000000000d38a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_50.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_50.1, 6;
    %jmp T_50.2;
T_50.0 ;
    %load/vec4 v0000000000d39f70_0;
    %store/vec4 v0000000000d38530_0, 0, 32;
    %jmp T_50.2;
T_50.1 ;
    %load/vec4 v0000000000d39110_0;
    %store/vec4 v0000000000d38530_0, 0, 32;
    %jmp T_50.2;
T_50.2 ;
    %pop/vec4 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000000000a75060;
T_51 ;
    %wait E_0000000000cafd30;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d37ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d367a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d36c00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000d37ec0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000d380a0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000d38140_0, 0, 2;
    %load/vec4 v0000000000d36b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0000000000d37f60_0;
    %load/vec4 v0000000000d37880_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d37c40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d37ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d367a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d36c00_0, 0, 1;
T_51.2 ;
    %load/vec4 v0000000000d36660_0;
    %load/vec4 v0000000000d37880_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d37c40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d37ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d367a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d36c00_0, 0, 1;
    %jmp T_51.5;
T_51.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d36c00_0, 0, 1;
T_51.5 ;
T_51.0 ;
    %load/vec4 v0000000000d36a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.6, 8;
    %load/vec4 v0000000000d36660_0;
    %load/vec4 v0000000000d368e0_0;
    %cmp/e;
    %jmp/0xz  T_51.8, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000d37ec0_0, 0, 2;
T_51.8 ;
    %load/vec4 v0000000000d37f60_0;
    %load/vec4 v0000000000d368e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d37c40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000d380a0_0, 0, 2;
T_51.10 ;
T_51.6 ;
    %load/vec4 v0000000000d37e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.12, 8;
    %load/vec4 v0000000000d36660_0;
    %load/vec4 v0000000000d37d80_0;
    %cmp/e;
    %jmp/0xz  T_51.14, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000d37ec0_0, 0, 2;
T_51.14 ;
    %load/vec4 v0000000000d37f60_0;
    %load/vec4 v0000000000d37d80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d37c40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.16, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000d380a0_0, 0, 2;
T_51.16 ;
T_51.12 ;
    %load/vec4 v0000000000d38000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.18, 8;
    %load/vec4 v0000000000d36660_0;
    %load/vec4 v0000000000d37880_0;
    %cmp/e;
    %jmp/0xz  T_51.20, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000d37ec0_0, 0, 2;
T_51.20 ;
    %load/vec4 v0000000000d37f60_0;
    %load/vec4 v0000000000d37880_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d37c40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.22, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000d380a0_0, 0, 2;
T_51.22 ;
T_51.18 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0000000000cdd140;
T_52 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d4e610_0, 0, 32;
    %end;
    .thread T_52;
    .scope S_0000000000cdd140;
T_53 ;
    %vpi_func 2 85 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000d4f150_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d46c20_0, 0, 32;
T_53.0 ;
    %vpi_func 2 87 "$feof" 32, v0000000000d4f150_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_53.1, 8;
    %vpi_func 2 88 "$fscanf" 32, v0000000000d4f150_0, "%b", v0000000000d4da30_0 {0 0 0};
    %store/vec4 v0000000000d4dcb0_0, 0, 32;
    %load/vec4 v0000000000d4da30_0;
    %pad/u 8;
    %ix/getv 4, v0000000000d46c20_0;
    %store/vec4a v0000000000d3c810, 4, 0;
    %load/vec4 v0000000000d46c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d46c20_0, 0, 32;
    %jmp T_53.0;
T_53.1 ;
    %vpi_call 2 93 "$fclose", v0000000000d4f150_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d4eed0_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000d4eed0_0;
    %store/vec4 v0000000000d46c20_0, 0, 32;
    %end;
    .thread T_53;
    .scope S_0000000000cdd140;
T_54 ;
    %vpi_func 2 101 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000d4f150_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d46c20_0, 0, 32;
T_54.0 ;
    %vpi_func 2 103 "$feof" 32, v0000000000d4f150_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_54.1, 8;
    %vpi_func 2 104 "$fscanf" 32, v0000000000d4f150_0, "%b", v0000000000d4da30_0 {0 0 0};
    %store/vec4 v0000000000d4dcb0_0, 0, 32;
    %load/vec4 v0000000000d4da30_0;
    %pad/u 8;
    %ix/getv 4, v0000000000d46c20_0;
    %store/vec4a v0000000000d37920, 4, 0;
    %load/vec4 v0000000000d46c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d46c20_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %vpi_call 2 109 "$fclose", v0000000000d4f150_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d4e110_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000d4e110_0;
    %store/vec4 v0000000000d46c20_0, 0, 32;
    %end;
    .thread T_54;
    .scope S_0000000000cdd140;
T_55 ;
    %delay 110, 0;
    %vpi_call 2 258 "$finish" {0 0 0};
    %end;
    .thread T_55;
    .scope S_0000000000cdd140;
T_56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d4d710_0, 0, 1;
T_56.0 ;
    %delay 1, 0;
    %load/vec4 v0000000000d4d710_0;
    %inv;
    %store/vec4 v0000000000d4d710_0, 0, 1;
    %jmp T_56.0;
    %end;
    .thread T_56;
    .scope S_0000000000cdd140;
T_57 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d4fc90_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d4fc90_0, 0, 1;
    %end;
    .thread T_57;
    .scope S_0000000000cdd140;
T_58 ;
    %vpi_call 2 327 "$monitor", "PC: %3d  |  DR-Address: %b  | R0: %d  | R1: %d  |  R2: %d  | R3: %d  | R4: %d  | R5: %d  | R10: %d  | R11: %d  |  R12: %d  |R15: %d  | R14: %d  | Time: %2d ", v0000000000d47ee0_0, v0000000000d48e80_0, v0000000000d3c8b0_0, v0000000000d3d170_0, v0000000000d3fee0_0, v0000000000d3fb20_0, v0000000000d3f9e0_0, v0000000000d40700_0, v0000000000d3d350_0, v0000000000d3d210_0, v0000000000d3bd70_0, v0000000000d3d030_0, v0000000000d3ca90_0, $time {0 0 0};
    %end;
    .thread T_58;
    .scope S_0000000000cdd140;
T_59 ;
    %delay 108, 0;
    %vpi_call 2 403 "$display", "\012\012--------------------------------------  Data Ram Content After Simulation  --------------------------------------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d4e610_0, 0, 32;
T_59.0 ;
    %load/vec4 v0000000000d4e610_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_59.1, 5;
    %vpi_call 2 407 "$display", "Data en Address %0d = %b at time: %0d", v0000000000d4e610_0, &A<v0000000000d37920, v0000000000d4e610_0 >, $time {0 0 0};
    %load/vec4 v0000000000d4e610_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d4e610_0, 0, 32;
    %jmp T_59.0;
T_59.1 ;
    %end;
    .thread T_59;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ppu_tb.v";
    "./PPU.v";
