Loading plugins phase: Elapsed time ==> 1s.978ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_03.cydsn\SCSI2SDKit_Copy_03.cyprj -d CY8C5888LTI-LP097 -s C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_03.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 13s.524ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.424ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  SCSI2SDKit_Copy_03.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_03.cydsn\SCSI2SDKit_Copy_03.cyprj -dcpsoc3 SCSI2SDKit_Copy_03.v -verilog
======================================================================

======================================================================
Compiling:  SCSI2SDKit_Copy_03.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_03.cydsn\SCSI2SDKit_Copy_03.cyprj -dcpsoc3 SCSI2SDKit_Copy_03.v -verilog
======================================================================

======================================================================
Compiling:  SCSI2SDKit_Copy_03.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_03.cydsn\SCSI2SDKit_Copy_03.cyprj -dcpsoc3 -verilog SCSI2SDKit_Copy_03.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Dec 14 21:17:18 2018


======================================================================
Compiling:  SCSI2SDKit_Copy_03.v
Program  :   vpp
Options  :    -yv2 -q10 SCSI2SDKit_Copy_03.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Dec 14 21:17:18 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_03.cydsn\scsiTarget\scsiTarget.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_03.cydsn\OddParityGen\OddParityGen.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'SCSI2SDKit_Copy_03.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  SCSI2SDKit_Copy_03.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_03.cydsn\SCSI2SDKit_Copy_03.cyprj -dcpsoc3 -verilog SCSI2SDKit_Copy_03.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Dec 14 21:17:20 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_03.cydsn\codegentemp\SCSI2SDKit_Copy_03.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_03.cydsn\codegentemp\SCSI2SDKit_Copy_03.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_03.cydsn\scsiTarget\scsiTarget.v'.
Linking 'C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_03.cydsn\OddParityGen\OddParityGen.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  SCSI2SDKit_Copy_03.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_03.cydsn\SCSI2SDKit_Copy_03.cyprj -dcpsoc3 -verilog SCSI2SDKit_Copy_03.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Dec 14 21:17:22 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_03.cydsn\codegentemp\SCSI2SDKit_Copy_03.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_03.cydsn\codegentemp\SCSI2SDKit_Copy_03.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_03.cydsn\scsiTarget\scsiTarget.v'.
Linking 'C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_03.cydsn\OddParityGen\OddParityGen.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.
Note:  Using config. rule '\SDCard:BSPIM:sR8:Dp:u0\' to set csattribute 'placement_force' on '\SDCard:BSPIM:sR8:Dp:u0\'.
Note:  Using config. rule '\scsiTarget:datapath\' to set csattribute 'placement_force' on '\scsiTarget:datapath\'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_1790
	Net_1791
	Net_1792
	Net_1793
	Net_1794
	Net_1795
	Net_1796
	\SDCard:BSPIM:mosi_after_ld\
	\SDCard:BSPIM:so_send\
	\SDCard:BSPIM:mosi_cpha_1\
	\SDCard:BSPIM:pre_mosi\
	\SDCard:BSPIM:dpcounter_zero\
	\SDCard:BSPIM:control_7\
	\SDCard:BSPIM:control_6\
	\SDCard:BSPIM:control_5\
	\SDCard:BSPIM:control_4\
	\SDCard:BSPIM:control_3\
	\SDCard:BSPIM:control_2\
	\SDCard:BSPIM:control_1\
	\SDCard:BSPIM:control_0\
	\SDCard:Net_294\
	\USBFS:dma_complete_0\
	\USBFS:Net_1922\
	\USBFS:dma_complete_1\
	\USBFS:Net_1921\
	\USBFS:dma_complete_2\
	\USBFS:Net_1920\
	\USBFS:dma_complete_3\
	\USBFS:Net_1919\
	\USBFS:dma_complete_4\
	\USBFS:Net_1918\
	\USBFS:dma_complete_5\
	\USBFS:Net_1917\
	\USBFS:dma_complete_6\
	\USBFS:Net_1916\
	\USBFS:dma_complete_7\
	\USBFS:Net_1915\
	Net_1686
	Net_1757
	Net_1758
	Net_1759
	Net_1760
	Net_1761
	Net_1762
	Net_1763
	Net_1739
	Net_1740
	Net_1741
	Net_1742
	Net_1743


Deleted 50 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \SCSI_Glitch_Ctl:rst\ to \SCSI_Glitch_Ctl:clk\
Aliasing zero to \SCSI_Glitch_Ctl:clk\
Aliasing one to tmpOE__SD_CD_net_0
Aliasing tmpOE__SD_CS_net_0 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SD_SCK_net_0 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SD_MOSI_net_0 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_Noise_net_4 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_Noise_net_3 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_Noise_net_2 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_Noise_net_1 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_Noise_net_0 to tmpOE__SD_CD_net_0
Aliasing Net_1134 to \SCSI_Glitch_Ctl:clk\
Aliasing tmpOE__LED1_net_0 to tmpOE__SD_CD_net_0
Aliasing \SDCard:BSPIM:pol_supprt\ to \SCSI_Glitch_Ctl:clk\
Aliasing \SDCard:BSPIM:tx_status_3\ to \SDCard:BSPIM:load_rx_data\
Aliasing \SDCard:BSPIM:tx_status_6\ to \SCSI_Glitch_Ctl:clk\
Aliasing \SDCard:BSPIM:tx_status_5\ to \SCSI_Glitch_Ctl:clk\
Aliasing \SDCard:BSPIM:rx_status_3\ to \SCSI_Glitch_Ctl:clk\
Aliasing \SDCard:BSPIM:rx_status_2\ to \SCSI_Glitch_Ctl:clk\
Aliasing \SDCard:BSPIM:rx_status_1\ to \SCSI_Glitch_Ctl:clk\
Aliasing \SDCard:BSPIM:rx_status_0\ to \SCSI_Glitch_Ctl:clk\
Aliasing \SDCard:Net_289\ to \SCSI_Glitch_Ctl:clk\
Aliasing tmpOE__SD_MISO_net_0 to tmpOE__SD_CD_net_0
Aliasing \USBFS:tmpOE__Dm_net_0\ to tmpOE__SD_CD_net_0
Aliasing \USBFS:tmpOE__Dp_net_0\ to tmpOE__SD_CD_net_0
Aliasing \SCSI_Filtered:status_7\ to \SCSI_Glitch_Ctl:clk\
Aliasing \SCSI_Filtered:status_6\ to \SCSI_Glitch_Ctl:clk\
Aliasing \SCSI_Filtered:status_5\ to \SCSI_Glitch_Ctl:clk\
Aliasing \SCSI_Parity_Error:status_1\ to \SCSI_Glitch_Ctl:clk\
Aliasing \SCSI_Parity_Error:status_2\ to \SCSI_Glitch_Ctl:clk\
Aliasing \SCSI_Parity_Error:status_3\ to \SCSI_Glitch_Ctl:clk\
Aliasing \SCSI_Parity_Error:status_4\ to \SCSI_Glitch_Ctl:clk\
Aliasing \SCSI_Parity_Error:status_5\ to \SCSI_Glitch_Ctl:clk\
Aliasing \SCSI_Parity_Error:status_6\ to \SCSI_Glitch_Ctl:clk\
Aliasing \SCSI_Parity_Error:status_7\ to \SCSI_Glitch_Ctl:clk\
Aliasing \Debug_Timer:Net_260\ to \SCSI_Glitch_Ctl:clk\
Aliasing Net_12 to \SCSI_Glitch_Ctl:clk\
Aliasing \Debug_Timer:Net_102\ to tmpOE__SD_CD_net_0
Aliasing \SCSI_Out_Ctl:clk\ to \SCSI_Glitch_Ctl:clk\
Aliasing \SCSI_Out_Ctl:rst\ to \SCSI_Glitch_Ctl:clk\
Aliasing \SCSI_Out_Bits:clk\ to \SCSI_Glitch_Ctl:clk\
Aliasing \SCSI_Out_Bits:rst\ to \SCSI_Glitch_Ctl:clk\
Aliasing \SCSI_CTL_PHASE:clk\ to \SCSI_Glitch_Ctl:clk\
Aliasing \SCSI_CTL_PHASE:rst\ to \SCSI_Glitch_Ctl:clk\
Aliasing tmpOE__SCSI_Out_net_9 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_Out_net_8 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_Out_net_7 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_Out_net_6 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_Out_net_5 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_Out_net_4 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_Out_net_3 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_Out_net_2 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_Out_net_1 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_Out_net_0 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_In_net_4 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_In_net_3 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_In_net_2 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_In_net_1 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_In_net_0 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_Out_DBx_net_7 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_Out_DBx_net_6 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_Out_DBx_net_5 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_Out_DBx_net_4 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_Out_DBx_net_3 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_Out_DBx_net_2 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_Out_DBx_net_1 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_Out_DBx_net_0 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_In_DBx_net_7 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_In_DBx_net_6 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_In_DBx_net_5 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_In_DBx_net_4 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_In_DBx_net_3 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_In_DBx_net_2 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_In_DBx_net_1 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_In_DBx_net_0 to tmpOE__SD_CD_net_0
Aliasing \VDAC8_1:Net_83\ to \SCSI_Glitch_Ctl:clk\
Aliasing \VDAC8_1:Net_81\ to \SCSI_Glitch_Ctl:clk\
Aliasing \VDAC8_1:Net_82\ to \SCSI_Glitch_Ctl:clk\
Aliasing tmpOE__SOUND_net_0 to tmpOE__SD_CD_net_0
Aliasing \PGA_1:Net_37\ to \SCSI_Glitch_Ctl:clk\
Aliasing \PGA_1:Net_40\ to \SCSI_Glitch_Ctl:clk\
Aliasing \PGA_1:Net_38\ to \SCSI_Glitch_Ctl:clk\
Aliasing \PGA_1:Net_39\ to \SCSI_Glitch_Ctl:clk\
Aliasing \SDCard:BSPIM:so_send_reg\\D\ to \SCSI_Glitch_Ctl:clk\
Aliasing \SDCard:BSPIM:dpcounter_one_reg\\D\ to \SDCard:BSPIM:load_rx_data\
Removing Lhs of wire \SCSI_Glitch_Ctl:rst\[1] = \SCSI_Glitch_Ctl:clk\[0]
Removing Rhs of wire Net_1714[2] = \SCSI_Glitch_Ctl:control_out_0\[3]
Removing Rhs of wire Net_1714[2] = \SCSI_Glitch_Ctl:control_0\[26]
Removing Rhs of wire filteredIn_4[28] = \GlitchFilter_1:genblk1[4]:last_state\[310]
Removing Rhs of wire Net_1724[30] = \mux_1:tmp__mux_1_reg\[27]
Removing Rhs of wire zero[35] = \SCSI_Glitch_Ctl:clk\[0]
Removing Lhs of wire one[39] = tmpOE__SD_CD_net_0[34]
Removing Rhs of wire Net_1699[42] = cydff_2[44]
Removing Rhs of wire filteredIn_2[47] = \GlitchFilter_1:genblk1[2]:last_state\[298]
Removing Lhs of wire tmpOE__SD_CS_net_0[49] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SD_SCK_net_0[56] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SD_MOSI_net_0[63] = tmpOE__SD_CD_net_0[34]
Removing Rhs of wire Net_683[64] = \SDCard:BSPIM:mosi_fin\[111]
Removing Rhs of wire Net_683[64] = \SDCard:BSPIM:mosi_cpha_0\[112]
Removing Lhs of wire Net_1523[73] = cydff_1[71]
Removing Rhs of wire filteredIn_3[74] = \GlitchFilter_1:genblk1[3]:last_state\[304]
Removing Lhs of wire tmpOE__SCSI_Noise_net_4[76] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SCSI_Noise_net_3[77] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SCSI_Noise_net_2[78] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SCSI_Noise_net_1[79] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SCSI_Noise_net_0[80] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire Net_1134[92] = zero[35]
Removing Lhs of wire tmpOE__LED1_net_0[94] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire \SDCard:Net_276\[100] = Net_710[32]
Removing Rhs of wire \SDCard:BSPIM:load_rx_data\[103] = \SDCard:BSPIM:dpcounter_one\[104]
Removing Lhs of wire \SDCard:BSPIM:pol_supprt\[105] = zero[35]
Removing Lhs of wire \SDCard:BSPIM:miso_to_dp\[106] = \SDCard:Net_244\[107]
Removing Lhs of wire \SDCard:Net_244\[107] = Net_686[198]
Removing Rhs of wire \SDCard:BSPIM:tx_status_1\[133] = \SDCard:BSPIM:dpMOSI_fifo_empty\[134]
Removing Rhs of wire \SDCard:BSPIM:tx_status_2\[135] = \SDCard:BSPIM:dpMOSI_fifo_not_full\[136]
Removing Lhs of wire \SDCard:BSPIM:tx_status_3\[137] = \SDCard:BSPIM:load_rx_data\[103]
Removing Rhs of wire \SDCard:BSPIM:rx_status_4\[139] = \SDCard:BSPIM:dpMISO_fifo_full\[140]
Removing Rhs of wire \SDCard:BSPIM:rx_status_5\[141] = \SDCard:BSPIM:dpMISO_fifo_not_empty\[142]
Removing Lhs of wire \SDCard:BSPIM:tx_status_6\[144] = zero[35]
Removing Lhs of wire \SDCard:BSPIM:tx_status_5\[145] = zero[35]
Removing Lhs of wire \SDCard:BSPIM:rx_status_3\[146] = zero[35]
Removing Lhs of wire \SDCard:BSPIM:rx_status_2\[147] = zero[35]
Removing Lhs of wire \SDCard:BSPIM:rx_status_1\[148] = zero[35]
Removing Lhs of wire \SDCard:BSPIM:rx_status_0\[149] = zero[35]
Removing Lhs of wire \SDCard:Net_273\[159] = zero[35]
Removing Lhs of wire \SDCard:Net_289\[199] = zero[35]
Removing Lhs of wire tmpOE__SD_MISO_net_0[201] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire \USBFS:tmpOE__Dm_net_0\[208] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire \USBFS:tmpOE__Dp_net_0\[215] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire \SCSI_Filtered:status_7\[267] = zero[35]
Removing Lhs of wire \SCSI_Filtered:status_6\[268] = zero[35]
Removing Lhs of wire \SCSI_Filtered:status_5\[269] = zero[35]
Removing Lhs of wire \SCSI_Filtered:status_4\[270] = filteredIn_4[28]
Removing Lhs of wire \SCSI_Filtered:status_3\[271] = filteredIn_3[74]
Removing Lhs of wire \SCSI_Filtered:status_2\[272] = filteredIn_2[47]
Removing Lhs of wire \SCSI_Filtered:status_1\[273] = filteredIn_1[274]
Removing Rhs of wire filteredIn_1[274] = \GlitchFilter_1:genblk1[1]:last_state\[292]
Removing Lhs of wire \SCSI_Filtered:status_0\[275] = filteredIn_0[276]
Removing Rhs of wire filteredIn_0[276] = \GlitchFilter_1:genblk1[0]:last_state\[286]
Removing Lhs of wire \SCSI_Parity_Error:status_0\[311] = Net_1500[312]
Removing Rhs of wire Net_1500[312] = \scsiTarget:parityErrReg\[455]
Removing Lhs of wire \SCSI_Parity_Error:status_1\[313] = zero[35]
Removing Lhs of wire \SCSI_Parity_Error:status_2\[314] = zero[35]
Removing Lhs of wire \SCSI_Parity_Error:status_3\[315] = zero[35]
Removing Lhs of wire \SCSI_Parity_Error:status_4\[316] = zero[35]
Removing Lhs of wire \SCSI_Parity_Error:status_5\[317] = zero[35]
Removing Lhs of wire \SCSI_Parity_Error:status_6\[318] = zero[35]
Removing Lhs of wire \SCSI_Parity_Error:status_7\[319] = zero[35]
Removing Lhs of wire \Debug_Timer:Net_260\[323] = zero[35]
Removing Lhs of wire \Debug_Timer:Net_266\[324] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire Net_12[325] = zero[35]
Removing Rhs of wire Net_855[330] = \Debug_Timer:Net_51\[326]
Removing Lhs of wire \Debug_Timer:Net_102\[331] = tmpOE__SD_CD_net_0[34]
Removing Rhs of wire Net_1655[337] = \scsiTarget:f1_bus_stat\[463]
Removing Rhs of wire Net_1668[347] = \scsiTarget:f0_bus_stat\[464]
Removing Lhs of wire \SCSI_Out_Ctl:clk\[348] = zero[35]
Removing Lhs of wire \SCSI_Out_Ctl:rst\[349] = zero[35]
Removing Rhs of wire Net_1708[350] = \SCSI_Out_Ctl:control_out_0\[351]
Removing Rhs of wire Net_1708[350] = \SCSI_Out_Ctl:control_0\[374]
Removing Lhs of wire \SCSI_Out_Bits:clk\[375] = zero[35]
Removing Lhs of wire \SCSI_Out_Bits:rst\[376] = zero[35]
Removing Rhs of wire Net_1707_7[377] = \SCSI_Out_Bits:control_out_7\[378]
Removing Rhs of wire Net_1707_7[377] = \SCSI_Out_Bits:control_7\[394]
Removing Rhs of wire Net_1707_6[379] = \SCSI_Out_Bits:control_out_6\[380]
Removing Rhs of wire Net_1707_6[379] = \SCSI_Out_Bits:control_6\[395]
Removing Rhs of wire Net_1707_5[381] = \SCSI_Out_Bits:control_out_5\[382]
Removing Rhs of wire Net_1707_5[381] = \SCSI_Out_Bits:control_5\[396]
Removing Rhs of wire Net_1707_4[383] = \SCSI_Out_Bits:control_out_4\[384]
Removing Rhs of wire Net_1707_4[383] = \SCSI_Out_Bits:control_4\[397]
Removing Rhs of wire Net_1707_3[385] = \SCSI_Out_Bits:control_out_3\[386]
Removing Rhs of wire Net_1707_3[385] = \SCSI_Out_Bits:control_3\[398]
Removing Rhs of wire Net_1707_2[387] = \SCSI_Out_Bits:control_out_2\[388]
Removing Rhs of wire Net_1707_2[387] = \SCSI_Out_Bits:control_2\[399]
Removing Rhs of wire Net_1707_1[389] = \SCSI_Out_Bits:control_out_1\[390]
Removing Rhs of wire Net_1707_1[389] = \SCSI_Out_Bits:control_1\[400]
Removing Rhs of wire Net_1707_0[391] = \SCSI_Out_Bits:control_out_0\[392]
Removing Rhs of wire Net_1707_0[391] = \SCSI_Out_Bits:control_0\[401]
Removing Rhs of wire Net_1706_7[403] = \scsiTarget:data_7\[431]
Removing Rhs of wire Net_1706_6[405] = \scsiTarget:data_6\[432]
Removing Rhs of wire Net_1706_5[407] = \scsiTarget:data_5\[433]
Removing Rhs of wire Net_1706_4[409] = \scsiTarget:data_4\[434]
Removing Rhs of wire Net_1706_3[411] = \scsiTarget:data_3\[435]
Removing Rhs of wire Net_1706_2[413] = \scsiTarget:data_2\[436]
Removing Rhs of wire Net_1706_1[415] = \scsiTarget:data_1\[437]
Removing Rhs of wire Net_1706_0[417] = \scsiTarget:data_0\[438]
Removing Rhs of wire Net_791_7[418] = \SCSI_Out_Mux:tmp__SCSI_Out_Mux_reg_7\[402]
Removing Rhs of wire Net_791_6[419] = \SCSI_Out_Mux:tmp__SCSI_Out_Mux_reg_6\[404]
Removing Rhs of wire Net_791_5[420] = \SCSI_Out_Mux:tmp__SCSI_Out_Mux_reg_5\[406]
Removing Rhs of wire Net_791_4[421] = \SCSI_Out_Mux:tmp__SCSI_Out_Mux_reg_4\[408]
Removing Rhs of wire Net_791_3[422] = \SCSI_Out_Mux:tmp__SCSI_Out_Mux_reg_3\[410]
Removing Rhs of wire Net_791_2[423] = \SCSI_Out_Mux:tmp__SCSI_Out_Mux_reg_2\[412]
Removing Rhs of wire Net_791_1[424] = \SCSI_Out_Mux:tmp__SCSI_Out_Mux_reg_1\[414]
Removing Rhs of wire Net_791_0[425] = \SCSI_Out_Mux:tmp__SCSI_Out_Mux_reg_0\[416]
Removing Rhs of wire Net_1691[429] = \scsiTarget:REQReg\[430]
Removing Rhs of wire \scsiTarget:pi_7\[439] = \scsiTarget:dbxInReg_7\[440]
Removing Rhs of wire \scsiTarget:pi_6\[441] = \scsiTarget:dbxInReg_6\[442]
Removing Rhs of wire \scsiTarget:pi_5\[443] = \scsiTarget:dbxInReg_5\[444]
Removing Rhs of wire \scsiTarget:pi_4\[445] = \scsiTarget:dbxInReg_4\[446]
Removing Rhs of wire \scsiTarget:pi_3\[447] = \scsiTarget:dbxInReg_3\[448]
Removing Rhs of wire \scsiTarget:pi_2\[449] = \scsiTarget:dbxInReg_2\[450]
Removing Rhs of wire \scsiTarget:pi_1\[451] = \scsiTarget:dbxInReg_1\[452]
Removing Rhs of wire \scsiTarget:pi_0\[453] = \scsiTarget:dbxInReg_0\[454]
Removing Rhs of wire Net_1106[465] = \SCSI_CTL_PHASE:control_out_2\[495]
Removing Rhs of wire Net_1106[465] = \SCSI_CTL_PHASE:control_2\[512]
Removing Lhs of wire \SCSI_CTL_PHASE:clk\[489] = zero[35]
Removing Lhs of wire \SCSI_CTL_PHASE:rst\[490] = zero[35]
Removing Rhs of wire Net_765[491] = \SCSI_CTL_PHASE:control_out_0\[492]
Removing Rhs of wire Net_765[491] = \SCSI_CTL_PHASE:control_0\[514]
Removing Rhs of wire Net_701[493] = \SCSI_CTL_PHASE:control_out_1\[494]
Removing Rhs of wire Net_701[493] = \SCSI_CTL_PHASE:control_1\[513]
Removing Lhs of wire tmpOE__SCSI_Out_net_9[522] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SCSI_Out_net_8[523] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SCSI_Out_net_7[524] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SCSI_Out_net_6[525] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SCSI_Out_net_5[526] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SCSI_Out_net_4[527] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SCSI_Out_net_3[528] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SCSI_Out_net_2[529] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SCSI_Out_net_1[530] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SCSI_Out_net_0[531] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SCSI_In_net_4[565] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SCSI_In_net_3[566] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SCSI_In_net_2[567] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SCSI_In_net_1[568] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SCSI_In_net_0[569] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SCSI_Out_DBx_net_7[582] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SCSI_Out_DBx_net_6[583] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SCSI_Out_DBx_net_5[584] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SCSI_Out_DBx_net_4[585] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SCSI_Out_DBx_net_3[586] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SCSI_Out_DBx_net_2[587] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SCSI_Out_DBx_net_1[588] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SCSI_Out_DBx_net_0[589] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SCSI_In_DBx_net_7[617] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SCSI_In_DBx_net_6[618] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SCSI_In_DBx_net_5[619] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SCSI_In_DBx_net_4[620] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SCSI_In_DBx_net_3[621] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SCSI_In_DBx_net_2[622] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SCSI_In_DBx_net_1[623] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire tmpOE__SCSI_In_DBx_net_0[624] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire \VDAC8_1:Net_83\[636] = zero[35]
Removing Lhs of wire \VDAC8_1:Net_81\[637] = zero[35]
Removing Lhs of wire \VDAC8_1:Net_82\[638] = zero[35]
Removing Lhs of wire tmpOE__SOUND_net_0[643] = tmpOE__SD_CD_net_0[34]
Removing Lhs of wire \PGA_1:Net_37\[656] = zero[35]
Removing Lhs of wire \PGA_1:Net_40\[657] = zero[35]
Removing Lhs of wire \PGA_1:Net_38\[658] = zero[35]
Removing Lhs of wire \PGA_1:Net_39\[659] = zero[35]
Removing Lhs of wire cydff_2D[665] = Net_1788[45]
Removing Lhs of wire cydff_1D[667] = Net_1786[72]
Removing Lhs of wire \SDCard:BSPIM:so_send_reg\\D\[668] = zero[35]
Removing Lhs of wire \SDCard:BSPIM:mosi_reg\\D\[675] = \SDCard:BSPIM:mosi_pre_reg\[126]
Removing Lhs of wire \SDCard:BSPIM:dpcounter_one_reg\\D\[677] = \SDCard:BSPIM:load_rx_data\[103]
Removing Lhs of wire \SDCard:BSPIM:mosi_from_dp_reg\\D\[678] = \SDCard:BSPIM:mosi_from_dp\[116]

------------------------------------------------------
Aliased 0 equations, 170 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Virtual signal Net_1724 with ( cost: 1152 or cost_inv: 2)  > 90 or with size: 2 > 102 has been made a (soft) node.
Net_1724 <= ((Net_1714 and Net_1728_4)
	OR (not Net_1714 and filteredIn_4));

Note:  Expanding virtual equation for '\SDCard:BSPIM:load_rx_data\' (cost = 1):
\SDCard:BSPIM:load_rx_data\ <= ((not \SDCard:BSPIM:count_4\ and not \SDCard:BSPIM:count_3\ and not \SDCard:BSPIM:count_2\ and not \SDCard:BSPIM:count_1\ and \SDCard:BSPIM:count_0\));

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[0]:or_term\' (cost = 4):
\GlitchFilter_1:genblk1[0]:or_term\ <= (\GlitchFilter_1:genblk1[0]:samples_0\
	OR \GlitchFilter_1:genblk1[0]:samples_1\
	OR \GlitchFilter_1:genblk1[0]:samples_2\
	OR Net_1728_0);

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[0]:and_term\' (cost = 1):
\GlitchFilter_1:genblk1[0]:and_term\ <= ((Net_1728_0 and \GlitchFilter_1:genblk1[0]:samples_2\ and \GlitchFilter_1:genblk1[0]:samples_1\ and \GlitchFilter_1:genblk1[0]:samples_0\));

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[1]:or_term\' (cost = 4):
\GlitchFilter_1:genblk1[1]:or_term\ <= (\GlitchFilter_1:genblk1[1]:samples_0\
	OR \GlitchFilter_1:genblk1[1]:samples_1\
	OR \GlitchFilter_1:genblk1[1]:samples_2\
	OR Net_1728_1);

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[1]:and_term\' (cost = 1):
\GlitchFilter_1:genblk1[1]:and_term\ <= ((Net_1728_1 and \GlitchFilter_1:genblk1[1]:samples_2\ and \GlitchFilter_1:genblk1[1]:samples_1\ and \GlitchFilter_1:genblk1[1]:samples_0\));

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[2]:or_term\' (cost = 4):
\GlitchFilter_1:genblk1[2]:or_term\ <= (\GlitchFilter_1:genblk1[2]:samples_0\
	OR \GlitchFilter_1:genblk1[2]:samples_1\
	OR \GlitchFilter_1:genblk1[2]:samples_2\
	OR Net_1728_2);

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[2]:and_term\' (cost = 1):
\GlitchFilter_1:genblk1[2]:and_term\ <= ((Net_1728_2 and \GlitchFilter_1:genblk1[2]:samples_2\ and \GlitchFilter_1:genblk1[2]:samples_1\ and \GlitchFilter_1:genblk1[2]:samples_0\));

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[3]:or_term\' (cost = 4):
\GlitchFilter_1:genblk1[3]:or_term\ <= (\GlitchFilter_1:genblk1[3]:samples_0\
	OR \GlitchFilter_1:genblk1[3]:samples_1\
	OR \GlitchFilter_1:genblk1[3]:samples_2\
	OR Net_1728_3);

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[3]:and_term\' (cost = 1):
\GlitchFilter_1:genblk1[3]:and_term\ <= ((Net_1728_3 and \GlitchFilter_1:genblk1[3]:samples_2\ and \GlitchFilter_1:genblk1[3]:samples_1\ and \GlitchFilter_1:genblk1[3]:samples_0\));

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[4]:or_term\' (cost = 4):
\GlitchFilter_1:genblk1[4]:or_term\ <= (\GlitchFilter_1:genblk1[4]:samples_0\
	OR \GlitchFilter_1:genblk1[4]:samples_1\
	OR \GlitchFilter_1:genblk1[4]:samples_2\
	OR Net_1728_4);

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[4]:and_term\' (cost = 1):
\GlitchFilter_1:genblk1[4]:and_term\ <= ((Net_1728_4 and \GlitchFilter_1:genblk1[4]:samples_2\ and \GlitchFilter_1:genblk1[4]:samples_1\ and \GlitchFilter_1:genblk1[4]:samples_0\));

Note:  Expanding virtual equation for 'Net_791_7' (cost = 8):
Net_791_7 <= ((not Net_1708 and Net_1706_7)
	OR (Net_1708 and Net_1707_7));

Note:  Expanding virtual equation for 'Net_791_6' (cost = 32):
Net_791_6 <= ((not Net_1708 and Net_1706_6)
	OR (Net_1708 and Net_1707_6));

Note:  Expanding virtual equation for 'Net_791_5' (cost = 32):
Net_791_5 <= ((not Net_1708 and Net_1706_5)
	OR (Net_1708 and Net_1707_5));

Note:  Expanding virtual equation for 'Net_791_4' (cost = 4):
Net_791_4 <= ((not Net_1708 and Net_1706_4)
	OR (Net_1708 and Net_1707_4));

Note:  Expanding virtual equation for 'Net_791_3' (cost = 8):
Net_791_3 <= ((not Net_1708 and Net_1706_3)
	OR (Net_1708 and Net_1707_3));

Note:  Expanding virtual equation for 'Net_791_2' (cost = 4):
Net_791_2 <= ((not Net_1708 and Net_1706_2)
	OR (Net_1708 and Net_1707_2));

Note:  Expanding virtual equation for 'Net_791_1' (cost = 8):
Net_791_1 <= ((not Net_1708 and Net_1706_1)
	OR (Net_1708 and Net_1707_1));

Note:  Expanding virtual equation for 'Net_791_0' (cost = 2):
Net_791_0 <= ((not Net_1708 and Net_1706_0)
	OR (Net_1708 and Net_1707_0));

Note:  Expanding virtual equation for '\OddParityGen_1:tmp\' (cost = 16):
\OddParityGen_1:tmp\ <= ((not Net_1707_0 and Net_1708)
	OR (not Net_1708 and not Net_1706_0));

Note:  Expanding virtual equation for '\OddParityGen_1:tmpa\' (cost = 64):
\OddParityGen_1:tmpa\ <= ((not Net_1708 and not Net_1706_1 and Net_1706_2)
	OR (not Net_1707_1 and Net_1708 and Net_1707_2)
	OR (not Net_1707_2 and Net_1708 and Net_1707_1)
	OR (not Net_1708 and not Net_1706_2 and Net_1706_1));

Note:  Virtual signal \OddParityGen_1:tmpb\ with ( cost: 128 or cost_inv: 4)  > 90 or with size: 4 > 102 has been made a (soft) node.
\OddParityGen_1:tmpb\ <= ((not Net_1708 and not Net_1706_3 and Net_1706_4)
	OR (not Net_1707_3 and Net_1708 and Net_1707_4)
	OR (not Net_1707_4 and Net_1708 and Net_1707_3)
	OR (not Net_1708 and not Net_1706_4 and Net_1706_3));

Note:  Virtual signal \OddParityGen_1:tmpc\ with ( cost: 256 or cost_inv: 8)  > 90 or with size: 8 > 102 has been made a (soft) node.
\OddParityGen_1:tmpc\ <= ((not Net_1708 and not Net_1706_6 and not Net_1706_5 and Net_1706_7)
	OR (not Net_1707_6 and not Net_1707_5 and Net_1708 and Net_1707_7)
	OR (not Net_1707_7 and not Net_1707_5 and Net_1708 and Net_1707_6)
	OR (not Net_1708 and not Net_1706_7 and not Net_1706_5 and Net_1706_6)
	OR (not Net_1707_7 and not Net_1707_6 and Net_1708 and Net_1707_5)
	OR (not Net_1708 and not Net_1706_7 and not Net_1706_6 and Net_1706_5)
	OR (not Net_1708 and Net_1706_7 and Net_1706_6 and Net_1706_5)
	OR (Net_1708 and Net_1707_7 and Net_1707_6 and Net_1707_5));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 22 signals.
	Turned 3 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Removing Lhs of wire \GlitchFilter_1:genblk1[0]:samples_2\\D\[681] = \GlitchFilter_1:genblk1[0]:samples_1\[283]
Removing Lhs of wire \GlitchFilter_1:genblk1[0]:samples_1\\D\[682] = \GlitchFilter_1:genblk1[0]:samples_0\[284]
Removing Lhs of wire \GlitchFilter_1:genblk1[0]:samples_0\\D\[683] = Net_1728_0[84]
Removing Lhs of wire \GlitchFilter_1:genblk1[1]:samples_2\\D\[685] = \GlitchFilter_1:genblk1[1]:samples_1\[289]
Removing Lhs of wire \GlitchFilter_1:genblk1[1]:samples_1\\D\[686] = \GlitchFilter_1:genblk1[1]:samples_0\[290]
Removing Lhs of wire \GlitchFilter_1:genblk1[1]:samples_0\\D\[687] = Net_1728_1[83]
Removing Lhs of wire \GlitchFilter_1:genblk1[2]:samples_2\\D\[689] = \GlitchFilter_1:genblk1[2]:samples_1\[295]
Removing Lhs of wire \GlitchFilter_1:genblk1[2]:samples_1\\D\[690] = \GlitchFilter_1:genblk1[2]:samples_0\[296]
Removing Lhs of wire \GlitchFilter_1:genblk1[2]:samples_0\\D\[691] = Net_1728_2[82]
Removing Lhs of wire \GlitchFilter_1:genblk1[3]:samples_2\\D\[693] = \GlitchFilter_1:genblk1[3]:samples_1\[301]
Removing Lhs of wire \GlitchFilter_1:genblk1[3]:samples_1\\D\[694] = \GlitchFilter_1:genblk1[3]:samples_0\[302]
Removing Lhs of wire \GlitchFilter_1:genblk1[3]:samples_0\\D\[695] = Net_1728_3[81]
Removing Lhs of wire \GlitchFilter_1:genblk1[4]:samples_2\\D\[697] = \GlitchFilter_1:genblk1[4]:samples_1\[307]
Removing Lhs of wire \GlitchFilter_1:genblk1[4]:samples_1\\D\[698] = \GlitchFilter_1:genblk1[4]:samples_0\[308]
Removing Lhs of wire \GlitchFilter_1:genblk1[4]:samples_0\\D\[699] = Net_1728_4[29]

------------------------------------------------------
Aliased 0 equations, 15 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_03.cydsn\SCSI2SDKit_Copy_03.cyprj" -dcpsoc3 SCSI2SDKit_Copy_03.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 5s.791ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Friday, 14 December 2018 21:17:24
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_03.cydsn\SCSI2SDKit_Copy_03.cyprj -d CY8C5888LTI-LP097 SCSI2SDKit_Copy_03.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.228ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \SDCard:BSPIM:so_send_reg\ from registered to combinatorial
Assigning clock Clock_4 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_3 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'SD_Data_Clk'. Fanout=1, Signal=Net_710
    Digital Clock 1: Automatic-assigning  clock 'SCSI_CLK'. Fanout=3, Signal=Net_585
    Digital Clock 2: Automatic-assigning  clock 'timer_clock'. Fanout=1, Signal=Net_10
    Digital Clock 3: Automatic-assigning  clock 'SOUND_CLK'. Fanout=1, Signal=Net_1799
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \SDCard:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SD_Data_Clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SD_Data_Clk, EnableOut: Constant 1
    UDB Clk/Enable \GlitchFilter_1:ClkSync\: with output requested to be synchronous
        ClockIn: SCSI_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SCSI_CLK, EnableOut: Constant 1
    UDB Clk/Enable \scsiTarget:ClkSync\: with output requested to be synchronous
        ClockIn: SCSI_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SCSI_CLK, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SD_CD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 3.3
        PORT MAP (
            pa_out => SD_CD(0)__PA ,
            pad => SD_CD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SD_CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 3.3
        PORT MAP (
            pa_out => SD_CS(0)__PA ,
            pad => SD_CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SD_SCK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 3.3
        PORT MAP (
            pa_out => SD_SCK(0)__PA ,
            pin_input => Net_682 ,
            pad => SD_SCK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SD_MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 3.3
        PORT MAP (
            pa_out => SD_MOSI(0)__PA ,
            pin_input => Net_683 ,
            pad => SD_MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Noise(0)
        Attributes:
            Alias: ATN
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_Noise(0)__PA ,
            fb => Net_1728_0 ,
            pad => SCSI_Noise(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Noise(1)
        Attributes:
            Alias: BSY
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_Noise(1)__PA ,
            fb => Net_1728_1 ,
            pad => SCSI_Noise(1)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Noise(2)
        Attributes:
            Alias: SEL
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_Noise(2)__PA ,
            fb => Net_1728_2 ,
            pad => SCSI_Noise(2)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Noise(3)
        Attributes:
            Alias: RST
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_Noise(3)__PA ,
            fb => Net_1728_3 ,
            pad => SCSI_Noise(3)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Noise(4)
        Attributes:
            Alias: ACK
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_Noise(4)__PA ,
            fb => Net_1728_4 ,
            pad => SCSI_Noise(4)_PAD );
        Properties:
        {
        }

    Pin : Name = LED1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED1(0)__PA ,
            pad => LED1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SD_MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 3.3
        PORT MAP (
            pa_out => SD_MISO(0)__PA ,
            fb => Net_686 ,
            pad => SD_MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBFS:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dm(0)\__PA ,
            analog_term => \USBFS:Net_597\ ,
            pad => \USBFS:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBFS:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dp(0)\__PA ,
            analog_term => \USBFS:Net_1000\ ,
            pad => \USBFS:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = SCSI_Out(0)
        Attributes:
            Alias: DBP_raw
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4
        PORT MAP (
            pa_out => SCSI_Out(0)__PA ,
            pin_input => Net_252 ,
            pad => SCSI_Out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out(1)
        Attributes:
            Alias: ATN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 4
        PORT MAP (
            pa_out => SCSI_Out(1)__PA ,
            pad => SCSI_Out(1)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out(2)
        Attributes:
            Alias: BSY
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 4
        PORT MAP (
            pa_out => SCSI_Out(2)__PA ,
            pad => SCSI_Out(2)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out(3)
        Attributes:
            Alias: ACK
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 4
        PORT MAP (
            pa_out => SCSI_Out(3)__PA ,
            pad => SCSI_Out(3)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out(4)
        Attributes:
            Alias: RST
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 4
        PORT MAP (
            pa_out => SCSI_Out(4)__PA ,
            pad => SCSI_Out(4)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out(5)
        Attributes:
            Alias: MSG_raw
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4
        PORT MAP (
            pa_out => SCSI_Out(5)__PA ,
            pin_input => Net_765 ,
            pad => SCSI_Out(5)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out(6)
        Attributes:
            Alias: SEL
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 4
        PORT MAP (
            pa_out => SCSI_Out(6)__PA ,
            pad => SCSI_Out(6)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out(7)
        Attributes:
            Alias: CD_raw
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4
        PORT MAP (
            pa_out => SCSI_Out(7)__PA ,
            pin_input => Net_701 ,
            pad => SCSI_Out(7)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out(8)
        Attributes:
            Alias: REQ
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4
        PORT MAP (
            pa_out => SCSI_Out(8)__PA ,
            pin_input => Net_1691 ,
            pad => SCSI_Out(8)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out(9)
        Attributes:
            Alias: IO_raw
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4
        PORT MAP (
            pa_out => SCSI_Out(9)__PA ,
            pin_input => Net_1106 ,
            pad => SCSI_Out(9)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In(0)
        Attributes:
            Alias: DBP
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_In(0)__PA ,
            fb => scsiIn_0 ,
            pad => SCSI_In(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In(1)
        Attributes:
            Alias: MSG
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_In(1)__PA ,
            pad => SCSI_In(1)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In(2)
        Attributes:
            Alias: CD
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_In(2)__PA ,
            pad => SCSI_In(2)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In(3)
        Attributes:
            Alias: REQ
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_In(3)__PA ,
            pad => SCSI_In(3)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In(4)
        Attributes:
            Alias: IO
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_In(4)__PA ,
            pad => SCSI_In(4)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out_DBx(0)
        Attributes:
            Alias: DB0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4
        PORT MAP (
            pa_out => SCSI_Out_DBx(0)__PA ,
            pin_input => Net_791_0 ,
            pad => SCSI_Out_DBx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out_DBx(1)
        Attributes:
            Alias: DB1
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4
        PORT MAP (
            pa_out => SCSI_Out_DBx(1)__PA ,
            pin_input => Net_791_1 ,
            pad => SCSI_Out_DBx(1)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out_DBx(2)
        Attributes:
            Alias: DB2
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4
        PORT MAP (
            pa_out => SCSI_Out_DBx(2)__PA ,
            pin_input => Net_791_2 ,
            pad => SCSI_Out_DBx(2)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out_DBx(3)
        Attributes:
            Alias: DB3
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4
        PORT MAP (
            pa_out => SCSI_Out_DBx(3)__PA ,
            pin_input => Net_791_3 ,
            pad => SCSI_Out_DBx(3)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out_DBx(4)
        Attributes:
            Alias: DB4
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4
        PORT MAP (
            pa_out => SCSI_Out_DBx(4)__PA ,
            pin_input => Net_791_4 ,
            pad => SCSI_Out_DBx(4)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out_DBx(5)
        Attributes:
            Alias: DB5
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4
        PORT MAP (
            pa_out => SCSI_Out_DBx(5)__PA ,
            pin_input => Net_791_5 ,
            pad => SCSI_Out_DBx(5)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out_DBx(6)
        Attributes:
            Alias: DB6
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4
        PORT MAP (
            pa_out => SCSI_Out_DBx(6)__PA ,
            pin_input => Net_791_6 ,
            pad => SCSI_Out_DBx(6)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_Out_DBx(7)
        Attributes:
            Alias: DB7
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 4
        PORT MAP (
            pa_out => SCSI_Out_DBx(7)__PA ,
            pin_input => Net_791_7 ,
            pad => SCSI_Out_DBx(7)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In_DBx(0)
        Attributes:
            Alias: DB0
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_In_DBx(0)__PA ,
            fb => Net_952_0 ,
            pad => SCSI_In_DBx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In_DBx(1)
        Attributes:
            Alias: DB1
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_In_DBx(1)__PA ,
            fb => Net_952_1 ,
            pad => SCSI_In_DBx(1)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In_DBx(2)
        Attributes:
            Alias: DB2
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_In_DBx(2)__PA ,
            fb => Net_952_2 ,
            pad => SCSI_In_DBx(2)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In_DBx(3)
        Attributes:
            Alias: DB3
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_In_DBx(3)__PA ,
            fb => Net_952_3 ,
            pad => SCSI_In_DBx(3)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In_DBx(4)
        Attributes:
            Alias: DB4
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_In_DBx(4)__PA ,
            fb => Net_952_4 ,
            pad => SCSI_In_DBx(4)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In_DBx(5)
        Attributes:
            Alias: DB5
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_In_DBx(5)__PA ,
            fb => Net_952_5 ,
            pad => SCSI_In_DBx(5)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In_DBx(6)
        Attributes:
            Alias: DB6
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_In_DBx(6)__PA ,
            fb => Net_952_6 ,
            pad => SCSI_In_DBx(6)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In_DBx(7)
        Attributes:
            Alias: DB7
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_In_DBx(7)__PA ,
            fb => Net_952_7 ,
            pad => SCSI_In_DBx(7)_PAD );
        Properties:
        {
        }

    Pin : Name = SOUND(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SOUND(0)__PA ,
            analog_term => Net_1847 ,
            pad => SOUND(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_252_split, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_1708 * Net_1706_2 * Net_1706_1 * Net_1706_0 * Net_1106 * 
              \OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\
            + Net_1708 * Net_1707_2 * !Net_1707_1 * !Net_1707_0 * Net_1106 * 
              \OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\
            + Net_1708 * Net_1707_2 * !Net_1707_1 * Net_1707_0 * Net_1106 * 
              !\OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\
            + Net_1708 * Net_1707_2 * !Net_1707_1 * Net_1707_0 * Net_1106 * 
              \OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\
            + Net_1708 * Net_1707_2 * Net_1707_1 * !Net_1707_0 * Net_1106 * 
              !\OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\
            + Net_1708 * Net_1707_2 * Net_1707_1 * !Net_1707_0 * Net_1106 * 
              \OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\
            + Net_1708 * Net_1707_2 * Net_1707_1 * Net_1707_0 * Net_1106 * 
              !\OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\
            + Net_1708 * Net_1707_2 * Net_1707_1 * Net_1707_0 * Net_1106 * 
              \OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\
        );
        Output = Net_252_split (fanout=1)

    MacroCell: Name=Net_1724, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1714 * filteredIn_4
            + Net_1714 * Net_1728_4_SYNCOUT
        );
        Output = Net_1724 (fanout=16)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\SDCard:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * !\SDCard:BSPIM:count_1\ * 
              \SDCard:BSPIM:count_0\
        );
        Output = \SDCard:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=Net_683, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SDCard:BSPIM:state_2\ * !Net_1606 * 
              \SDCard:BSPIM:mosi_hs_reg\
            + \SDCard:BSPIM:state_1\ * !Net_1606 * \SDCard:BSPIM:mosi_hs_reg\
            + !\SDCard:BSPIM:state_0\ * !Net_1606 * 
              \SDCard:BSPIM:mosi_hs_reg\
        );
        Output = Net_683 (fanout=1)

    MacroCell: Name=\SDCard:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
        );
        Output = \SDCard:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SDCard:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\
        );
        Output = \SDCard:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SDCard:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * !\SDCard:BSPIM:count_1\ * 
              \SDCard:BSPIM:count_0\ * \SDCard:BSPIM:rx_status_4\
        );
        Output = \SDCard:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_791_7, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1708 * Net_1706_7
            + Net_1708 * Net_1707_7
        );
        Output = Net_791_7 (fanout=1)

    MacroCell: Name=Net_791_6, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1708 * Net_1706_6
            + Net_1708 * Net_1707_6
        );
        Output = Net_791_6 (fanout=1)

    MacroCell: Name=Net_791_5, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1708 * Net_1706_5
            + Net_1708 * Net_1707_5
        );
        Output = Net_791_5 (fanout=1)

    MacroCell: Name=Net_791_4, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1708 * Net_1706_4
            + Net_1708 * Net_1707_4
        );
        Output = Net_791_4 (fanout=1)

    MacroCell: Name=Net_791_3, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1708 * Net_1706_3
            + Net_1708 * Net_1707_3
        );
        Output = Net_791_3 (fanout=1)

    MacroCell: Name=Net_791_2, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1708 * Net_1706_2
            + Net_1708 * Net_1707_2
        );
        Output = Net_791_2 (fanout=1)

    MacroCell: Name=Net_791_1, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1708 * Net_1706_1
            + Net_1708 * Net_1707_1
        );
        Output = Net_791_1 (fanout=1)

    MacroCell: Name=Net_791_0, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1708 * Net_1706_0
            + Net_1708 * Net_1707_0
        );
        Output = Net_791_0 (fanout=1)

    MacroCell: Name=\scsiTarget:txComplete\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \scsiTarget:f0_blk_stat\ * !\scsiTarget:state_2\ * 
              !\scsiTarget:state_1\ * !\scsiTarget:state_0\
        );
        Output = \scsiTarget:txComplete\ (fanout=1)

    MacroCell: Name=\SDCard:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * !\SDCard:BSPIM:count_0\ * 
              !\SDCard:BSPIM:ld_ident\
            + !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_0\
            + !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:mosi_pre_reg\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:mosi_from_dp\
            + \SDCard:BSPIM:state_1\ * !\SDCard:BSPIM:state_0\
        );
        Output = \SDCard:BSPIM:mosi_pre_reg_split_1\ (fanout=1)

    MacroCell: Name=\SDCard:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              \SDCard:BSPIM:count_4\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              \SDCard:BSPIM:count_3\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              \SDCard:BSPIM:count_2\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              \SDCard:BSPIM:count_1\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              !\SDCard:BSPIM:count_0\
            + \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_pre_reg\
            + \SDCard:BSPIM:state_1\ * !\SDCard:BSPIM:state_0\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * !\SDCard:BSPIM:count_1\ * 
              \SDCard:BSPIM:count_0\ * \SDCard:BSPIM:mosi_pre_reg\
            + \SDCard:BSPIM:state_1\ * \SDCard:BSPIM:state_0\ * 
              \SDCard:BSPIM:mosi_from_dp\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              !\SDCard:BSPIM:ld_ident\
        );
        Output = \SDCard:BSPIM:mosi_pre_reg_split\ (fanout=1)

    MacroCell: Name=Net_252_split_3, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_1708 * !Net_1706_2 * !Net_1706_1 * !Net_1706_0 * Net_1106 * 
              !\OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\
            + !Net_1708 * !Net_1706_2 * !Net_1706_1 * !Net_1706_0 * Net_1106 * 
              \OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\
            + !Net_1708 * !Net_1706_2 * !Net_1706_1 * Net_1706_0 * Net_1106 * 
              !\OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\
            + !Net_1708 * !Net_1706_2 * !Net_1706_1 * Net_1706_0 * Net_1106 * 
              \OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\
            + !Net_1708 * !Net_1706_2 * Net_1706_1 * !Net_1706_0 * Net_1106 * 
              !\OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\
            + !Net_1708 * !Net_1706_2 * Net_1706_1 * !Net_1706_0 * Net_1106 * 
              \OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\
            + !Net_1708 * !Net_1706_2 * Net_1706_1 * Net_1706_0 * Net_1106 * 
              !\OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\
            + !Net_1708 * !Net_1706_2 * Net_1706_1 * Net_1706_0 * Net_1106 * 
              \OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\
        );
        Output = Net_252_split_3 (fanout=1)

    MacroCell: Name=Net_252_split_2, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_1708 * Net_1706_2 * !Net_1706_1 * !Net_1706_0 * Net_1106 * 
              !\OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\
            + !Net_1708 * Net_1706_2 * !Net_1706_1 * !Net_1706_0 * Net_1106 * 
              \OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\
            + !Net_1708 * Net_1706_2 * !Net_1706_1 * Net_1706_0 * Net_1106 * 
              !\OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\
            + !Net_1708 * Net_1706_2 * !Net_1706_1 * Net_1706_0 * Net_1106 * 
              \OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\
            + !Net_1708 * Net_1706_2 * Net_1706_1 * !Net_1706_0 * Net_1106 * 
              !\OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\
            + !Net_1708 * Net_1706_2 * Net_1706_1 * !Net_1706_0 * Net_1106 * 
              \OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\
            + Net_1708 * !Net_1707_2 * !Net_1707_1 * !Net_1707_0 * Net_1106 * 
              !\OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\
            + Net_1708 * !Net_1707_2 * !Net_1707_1 * !Net_1707_0 * Net_1106 * 
              \OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\
        );
        Output = Net_252_split_2 (fanout=1)

    MacroCell: Name=\OddParityGen_1:tmpb\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1708 * !Net_1706_4 * Net_1706_3
            + !Net_1708 * Net_1706_4 * !Net_1706_3
            + Net_1708 * !Net_1707_4 * Net_1707_3
            + Net_1708 * Net_1707_4 * !Net_1707_3
        );
        Output = \OddParityGen_1:tmpb\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\OddParityGen_1:tmpc\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_1708 * !Net_1706_7 * !Net_1706_6 * Net_1706_5
            + !Net_1708 * !Net_1706_7 * Net_1706_6 * !Net_1706_5
            + !Net_1708 * Net_1706_7 * !Net_1706_6 * !Net_1706_5
            + !Net_1708 * Net_1706_7 * Net_1706_6 * Net_1706_5
            + Net_1708 * !Net_1707_7 * !Net_1707_6 * Net_1707_5
            + Net_1708 * !Net_1707_7 * Net_1707_6 * !Net_1707_5
            + Net_1708 * Net_1707_7 * !Net_1707_6 * !Net_1707_5
            + Net_1708 * Net_1707_7 * Net_1707_6 * Net_1707_5
        );
        Output = \OddParityGen_1:tmpc\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_252, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_252_split * !Net_252_split_1 * !Net_252_split_2 * 
              !Net_252_split_3
        );
        Output = Net_252 (fanout=1)

    MacroCell: Name=Net_252_split_1, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_1708 * Net_1706_2 * Net_1706_1 * Net_1706_0 * Net_1106 * 
              !\OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\
            + Net_1708 * !Net_1707_2 * !Net_1707_1 * Net_1707_0 * Net_1106 * 
              !\OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\
            + Net_1708 * !Net_1707_2 * !Net_1707_1 * Net_1707_0 * Net_1106 * 
              \OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\
            + Net_1708 * !Net_1707_2 * Net_1707_1 * !Net_1707_0 * Net_1106 * 
              !\OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\
            + Net_1708 * !Net_1707_2 * Net_1707_1 * !Net_1707_0 * Net_1106 * 
              \OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\
            + Net_1708 * !Net_1707_2 * Net_1707_1 * Net_1707_0 * Net_1106 * 
              !\OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\
            + Net_1708 * !Net_1707_2 * Net_1707_1 * Net_1707_0 * Net_1106 * 
              \OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\
            + Net_1708 * Net_1707_2 * !Net_1707_1 * !Net_1707_0 * Net_1106 * 
              !\OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\
        );
        Output = Net_252_split_1 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=Net_1699, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !filteredIn_2
        );
        Output = Net_1699 (fanout=1)

    MacroCell: Name=Net_682, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_682 * \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_1\ * !\SDCard:BSPIM:state_0\
        );
        Output = Net_682 (fanout=2)

    MacroCell: Name=cydff_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !filteredIn_3
        );
        Output = cydff_1 (fanout=1)

    MacroCell: Name=\SDCard:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_1\ * \SDCard:BSPIM:state_0\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * \SDCard:BSPIM:count_1\ * 
              !\SDCard:BSPIM:count_0\ * !\SDCard:BSPIM:ld_ident\
            + \SDCard:BSPIM:state_1\ * \SDCard:BSPIM:state_0\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              \SDCard:BSPIM:count_2\ * \SDCard:BSPIM:count_1\ * 
              !\SDCard:BSPIM:count_0\ * !\SDCard:BSPIM:tx_status_1\
        );
        Output = \SDCard:BSPIM:state_2\ (fanout=15)

    MacroCell: Name=\SDCard:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              \SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              !\SDCard:BSPIM:ld_ident\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * \SDCard:BSPIM:count_2\ * 
              \SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              !\SDCard:BSPIM:tx_status_1\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
        );
        Output = \SDCard:BSPIM:state_1\ (fanout=15)

    MacroCell: Name=\SDCard:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:tx_status_1\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_0\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * \SDCard:BSPIM:count_1\ * 
              !\SDCard:BSPIM:count_0\ * !\SDCard:BSPIM:ld_ident\
        );
        Output = \SDCard:BSPIM:state_0\ (fanout=15)

    MacroCell: Name=Net_1606, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_0\ * !Net_1606
            + \SDCard:BSPIM:state_1\ * !Net_1606
        );
        Output = Net_1606 (fanout=2)

    MacroCell: Name=\SDCard:BSPIM:mosi_hs_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp_reg\
            + \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\
            + !\SDCard:BSPIM:state_1\ * \SDCard:BSPIM:mosi_hs_reg\
            + !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_hs_reg\
        );
        Output = \SDCard:BSPIM:mosi_hs_reg\ (fanout=2)

    MacroCell: Name=\SDCard:BSPIM:mosi_pre_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SDCard:BSPIM:mosi_pre_reg_split\ * 
              !\SDCard:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \SDCard:BSPIM:mosi_pre_reg\ (fanout=2)

    MacroCell: Name=\SDCard:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              \SDCard:BSPIM:load_cond\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:load_cond\
            + \SDCard:BSPIM:state_1\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              \SDCard:BSPIM:load_cond\
            + \SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              \SDCard:BSPIM:load_cond\
        );
        Output = \SDCard:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SDCard:BSPIM:mosi_from_dp_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SDCard:BSPIM:mosi_from_dp\
        );
        Output = \SDCard:BSPIM:mosi_from_dp_reg\ (fanout=1)

    MacroCell: Name=\SDCard:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * \SDCard:BSPIM:count_0\ * 
              \SDCard:BSPIM:ld_ident\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:ld_ident\
        );
        Output = \SDCard:BSPIM:ld_ident\ (fanout=6)

    MacroCell: Name=\SDCard:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:cnt_enable\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * \SDCard:BSPIM:cnt_enable\
            + \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:cnt_enable\
        );
        Output = \SDCard:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\GlitchFilter_1:genblk1[0]:samples_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[0]:samples_1\
        );
        Output = \GlitchFilter_1:genblk1[0]:samples_2\ (fanout=1)

    MacroCell: Name=\GlitchFilter_1:genblk1[0]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[0]:samples_0\
        );
        Output = \GlitchFilter_1:genblk1[0]:samples_1\ (fanout=2)

    MacroCell: Name=\GlitchFilter_1:genblk1[0]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1728_0_SYNCOUT
        );
        Output = \GlitchFilter_1:genblk1[0]:samples_0\ (fanout=2)

    MacroCell: Name=filteredIn_0, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !filteredIn_0 * \GlitchFilter_1:genblk1[0]:samples_2\ * 
              \GlitchFilter_1:genblk1[0]:samples_1\ * 
              \GlitchFilter_1:genblk1[0]:samples_0\ * Net_1728_0_SYNCOUT
            + filteredIn_0 * !\GlitchFilter_1:genblk1[0]:samples_2\ * 
              !\GlitchFilter_1:genblk1[0]:samples_1\ * 
              !\GlitchFilter_1:genblk1[0]:samples_0\ * !Net_1728_0_SYNCOUT
        );
        Output = filteredIn_0 (fanout=2)

    MacroCell: Name=\GlitchFilter_1:genblk1[1]:samples_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[1]:samples_1\
        );
        Output = \GlitchFilter_1:genblk1[1]:samples_2\ (fanout=1)

    MacroCell: Name=\GlitchFilter_1:genblk1[1]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[1]:samples_0\
        );
        Output = \GlitchFilter_1:genblk1[1]:samples_1\ (fanout=2)

    MacroCell: Name=\GlitchFilter_1:genblk1[1]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1728_1_SYNCOUT
        );
        Output = \GlitchFilter_1:genblk1[1]:samples_0\ (fanout=2)

    MacroCell: Name=filteredIn_1, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !filteredIn_1 * \GlitchFilter_1:genblk1[1]:samples_2\ * 
              \GlitchFilter_1:genblk1[1]:samples_1\ * 
              \GlitchFilter_1:genblk1[1]:samples_0\ * Net_1728_1_SYNCOUT
            + filteredIn_1 * !\GlitchFilter_1:genblk1[1]:samples_2\ * 
              !\GlitchFilter_1:genblk1[1]:samples_1\ * 
              !\GlitchFilter_1:genblk1[1]:samples_0\ * !Net_1728_1_SYNCOUT
        );
        Output = filteredIn_1 (fanout=2)

    MacroCell: Name=\GlitchFilter_1:genblk1[2]:samples_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[2]:samples_1\
        );
        Output = \GlitchFilter_1:genblk1[2]:samples_2\ (fanout=1)

    MacroCell: Name=\GlitchFilter_1:genblk1[2]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[2]:samples_0\
        );
        Output = \GlitchFilter_1:genblk1[2]:samples_1\ (fanout=2)

    MacroCell: Name=\GlitchFilter_1:genblk1[2]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1728_2_SYNCOUT
        );
        Output = \GlitchFilter_1:genblk1[2]:samples_0\ (fanout=2)

    MacroCell: Name=filteredIn_2, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !filteredIn_2 * \GlitchFilter_1:genblk1[2]:samples_2\ * 
              \GlitchFilter_1:genblk1[2]:samples_1\ * 
              \GlitchFilter_1:genblk1[2]:samples_0\ * Net_1728_2_SYNCOUT
            + filteredIn_2 * !\GlitchFilter_1:genblk1[2]:samples_2\ * 
              !\GlitchFilter_1:genblk1[2]:samples_1\ * 
              !\GlitchFilter_1:genblk1[2]:samples_0\ * !Net_1728_2_SYNCOUT
        );
        Output = filteredIn_2 (fanout=3)

    MacroCell: Name=\GlitchFilter_1:genblk1[3]:samples_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[3]:samples_1\
        );
        Output = \GlitchFilter_1:genblk1[3]:samples_2\ (fanout=1)

    MacroCell: Name=\GlitchFilter_1:genblk1[3]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[3]:samples_0\
        );
        Output = \GlitchFilter_1:genblk1[3]:samples_1\ (fanout=2)

    MacroCell: Name=\GlitchFilter_1:genblk1[3]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1728_3_SYNCOUT
        );
        Output = \GlitchFilter_1:genblk1[3]:samples_0\ (fanout=2)

    MacroCell: Name=filteredIn_3, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !filteredIn_3 * \GlitchFilter_1:genblk1[3]:samples_2\ * 
              \GlitchFilter_1:genblk1[3]:samples_1\ * 
              \GlitchFilter_1:genblk1[3]:samples_0\ * Net_1728_3_SYNCOUT
            + filteredIn_3 * !\GlitchFilter_1:genblk1[3]:samples_2\ * 
              !\GlitchFilter_1:genblk1[3]:samples_1\ * 
              !\GlitchFilter_1:genblk1[3]:samples_0\ * !Net_1728_3_SYNCOUT
        );
        Output = filteredIn_3 (fanout=19)

    MacroCell: Name=\GlitchFilter_1:genblk1[4]:samples_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[4]:samples_1\
        );
        Output = \GlitchFilter_1:genblk1[4]:samples_2\ (fanout=1)

    MacroCell: Name=\GlitchFilter_1:genblk1[4]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[4]:samples_0\
        );
        Output = \GlitchFilter_1:genblk1[4]:samples_1\ (fanout=2)

    MacroCell: Name=\GlitchFilter_1:genblk1[4]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1728_4_SYNCOUT
        );
        Output = \GlitchFilter_1:genblk1[4]:samples_0\ (fanout=2)

    MacroCell: Name=filteredIn_4, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !filteredIn_4 * \GlitchFilter_1:genblk1[4]:samples_2\ * 
              \GlitchFilter_1:genblk1[4]:samples_1\ * 
              \GlitchFilter_1:genblk1[4]:samples_0\ * Net_1728_4_SYNCOUT
            + filteredIn_4 * !\GlitchFilter_1:genblk1[4]:samples_2\ * 
              !\GlitchFilter_1:genblk1[4]:samples_1\ * 
              !\GlitchFilter_1:genblk1[4]:samples_0\ * !Net_1728_4_SYNCOUT
        );
        Output = filteredIn_4 (fanout=3)

    MacroCell: Name=Net_1691, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1724 * filteredIn_3 * Net_1691 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\
            + filteredIn_3 * !Net_1691 * \scsiTarget:state_2\ * 
              !\scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              \scsiTarget:deskewComplete\
            + filteredIn_3 * !Net_1691 * \scsiTarget:state_2\ * 
              !\scsiTarget:state_1\ * \scsiTarget:state_0\ * 
              !\scsiTarget:f1_blk_stat\
            + Net_1691 * !\scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              !\scsiTarget:state_0\
            + Net_1691 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\
        );
        Output = Net_1691 (fanout=2)

    MacroCell: Name=Net_1706_7, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_7 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_7 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_7 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_7\
        );
        Output = Net_1706_7 (fanout=3)

    MacroCell: Name=Net_1706_6, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_6 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_6 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_6 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_6\
        );
        Output = Net_1706_6 (fanout=3)

    MacroCell: Name=Net_1706_5, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_5 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_5 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_5 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_5\
        );
        Output = Net_1706_5 (fanout=3)

    MacroCell: Name=Net_1706_4, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_4 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_4 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_4 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_4\
        );
        Output = Net_1706_4 (fanout=3)

    MacroCell: Name=Net_1706_3, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_3 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_3 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_3 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_3\
        );
        Output = Net_1706_3 (fanout=3)

    MacroCell: Name=Net_1706_2, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_2 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_2 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_2 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_2\
        );
        Output = Net_1706_2 (fanout=6)

    MacroCell: Name=Net_1706_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_1 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_1 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_1 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_1\
        );
        Output = Net_1706_1 (fanout=6)

    MacroCell: Name=Net_1706_0, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_0 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_0 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_0 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_0\
        );
        Output = Net_1706_0 (fanout=6)

    MacroCell: Name=\scsiTarget:pi_7\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1724 * filteredIn_3 * !\scsiTarget:pi_7\ * 
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_952_7_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:pi_7\ * 
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * Net_952_7_SYNCOUT
        );
        Output = \scsiTarget:pi_7\ (fanout=2)

    MacroCell: Name=\scsiTarget:pi_6\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1724 * filteredIn_3 * !\scsiTarget:pi_6\ * 
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_952_6_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:pi_6\ * 
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * Net_952_6_SYNCOUT
        );
        Output = \scsiTarget:pi_6\ (fanout=2)

    MacroCell: Name=\scsiTarget:pi_5\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1724 * filteredIn_3 * !\scsiTarget:pi_5\ * 
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_952_5_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:pi_5\ * 
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * Net_952_5_SYNCOUT
        );
        Output = \scsiTarget:pi_5\ (fanout=2)

    MacroCell: Name=\scsiTarget:pi_4\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1724 * filteredIn_3 * !\scsiTarget:pi_4\ * 
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_952_4_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:pi_4\ * 
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * Net_952_4_SYNCOUT
        );
        Output = \scsiTarget:pi_4\ (fanout=2)

    MacroCell: Name=\scsiTarget:pi_3\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1724 * filteredIn_3 * !\scsiTarget:pi_3\ * 
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_952_3_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:pi_3\ * 
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * Net_952_3_SYNCOUT
        );
        Output = \scsiTarget:pi_3\ (fanout=2)

    MacroCell: Name=\scsiTarget:pi_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1724 * filteredIn_3 * !\scsiTarget:pi_2\ * 
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_952_2_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:pi_2\ * 
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * Net_952_2_SYNCOUT
        );
        Output = \scsiTarget:pi_2\ (fanout=2)

    MacroCell: Name=\scsiTarget:pi_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1724 * filteredIn_3 * !\scsiTarget:pi_1\ * 
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_952_1_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:pi_1\ * 
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * Net_952_1_SYNCOUT
        );
        Output = \scsiTarget:pi_1\ (fanout=2)

    MacroCell: Name=\scsiTarget:pi_0\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1724 * filteredIn_3 * !\scsiTarget:pi_0\ * 
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_952_0_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:pi_0\ * 
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * Net_952_0_SYNCOUT
        );
        Output = \scsiTarget:pi_0\ (fanout=2)

    MacroCell: Name=Net_1500, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_1500 * !\scsiTarget:state_2\ * \scsiTarget:state_1\
            + Net_1500 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1500 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * !Net_1106 * !\scsiTarget:genParity_2\ * 
              !\scsiTarget:genParity_1\ * \scsiTarget:genParity_0\
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * !Net_1106 * !\scsiTarget:genParity_2\ * 
              \scsiTarget:genParity_1\ * !\scsiTarget:genParity_0\
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * !Net_1106 * \scsiTarget:genParity_2\ * 
              !\scsiTarget:genParity_1\ * !\scsiTarget:genParity_0\
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * !Net_1106 * \scsiTarget:genParity_2\ * 
              \scsiTarget:genParity_1\ * \scsiTarget:genParity_0\
        );
        Output = Net_1500 (fanout=2)

    MacroCell: Name=\scsiTarget:state_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_1724 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\
            + !filteredIn_3
            + !\scsiTarget:state_2\ * !\scsiTarget:state_1\ * Net_1106
            + !\scsiTarget:state_2\ * !\scsiTarget:state_0\
        );
        Output = \scsiTarget:state_2\ (fanout=27)

    MacroCell: Name=\scsiTarget:state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\
            + filteredIn_3 * !\scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * Net_1106
            + filteredIn_3 * \scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * !\scsiTarget:f1_blk_stat\
            + filteredIn_3 * \scsiTarget:state_2\ * !\scsiTarget:state_0\ * 
              \scsiTarget:deskewComplete\
            + filteredIn_3 * \scsiTarget:state_1\ * !\scsiTarget:state_0\
        );
        Output = \scsiTarget:state_1\ (fanout=27)

    MacroCell: Name=\scsiTarget:state_0\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\
            + filteredIn_3 * !\scsiTarget:f0_blk_stat\ * 
              !\scsiTarget:state_2\ * !\scsiTarget:state_0\
            + filteredIn_3 * !\scsiTarget:f0_blk_stat\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * \scsiTarget:state_0\
            + filteredIn_3 * !\scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * !Net_1106
            + filteredIn_3 * !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\
            + filteredIn_3 * \scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * \scsiTarget:f1_blk_stat\
        );
        Output = \scsiTarget:state_0\ (fanout=27)

    MacroCell: Name=\scsiTarget:fifoStore\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * \scsiTarget:state_0\ * 
              !\scsiTarget:fifoStore\
            + !\scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:fifoStore\
        );
        Output = \scsiTarget:fifoStore\ (fanout=2)

    MacroCell: Name=\scsiTarget:genParity_2\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              !\scsiTarget:genParity_2\ * !Net_952_0_SYNCOUT * 
              !Net_952_1_SYNCOUT * !Net_952_2_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              !\scsiTarget:genParity_2\ * !Net_952_0_SYNCOUT * 
              Net_952_1_SYNCOUT * Net_952_2_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              !\scsiTarget:genParity_2\ * Net_952_0_SYNCOUT * 
              !Net_952_1_SYNCOUT * Net_952_2_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              !\scsiTarget:genParity_2\ * Net_952_0_SYNCOUT * 
              Net_952_1_SYNCOUT * !Net_952_2_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              \scsiTarget:genParity_2\ * !Net_952_0_SYNCOUT * 
              !Net_952_1_SYNCOUT * Net_952_2_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              \scsiTarget:genParity_2\ * !Net_952_0_SYNCOUT * 
              Net_952_1_SYNCOUT * !Net_952_2_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              \scsiTarget:genParity_2\ * Net_952_0_SYNCOUT * 
              !Net_952_1_SYNCOUT * !Net_952_2_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              \scsiTarget:genParity_2\ * Net_952_0_SYNCOUT * 
              Net_952_1_SYNCOUT * Net_952_2_SYNCOUT
        );
        Output = \scsiTarget:genParity_2\ (fanout=2)

    MacroCell: Name=\scsiTarget:genParity_1\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              !\scsiTarget:genParity_1\ * !Net_952_3_SYNCOUT * 
              !Net_952_4_SYNCOUT * !Net_952_5_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              !\scsiTarget:genParity_1\ * !Net_952_3_SYNCOUT * 
              Net_952_4_SYNCOUT * Net_952_5_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              !\scsiTarget:genParity_1\ * Net_952_3_SYNCOUT * 
              !Net_952_4_SYNCOUT * Net_952_5_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              !\scsiTarget:genParity_1\ * Net_952_3_SYNCOUT * 
              Net_952_4_SYNCOUT * !Net_952_5_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              \scsiTarget:genParity_1\ * !Net_952_3_SYNCOUT * 
              !Net_952_4_SYNCOUT * Net_952_5_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              \scsiTarget:genParity_1\ * !Net_952_3_SYNCOUT * 
              Net_952_4_SYNCOUT * !Net_952_5_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              \scsiTarget:genParity_1\ * Net_952_3_SYNCOUT * 
              !Net_952_4_SYNCOUT * !Net_952_5_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              \scsiTarget:genParity_1\ * Net_952_3_SYNCOUT * 
              Net_952_4_SYNCOUT * Net_952_5_SYNCOUT
        );
        Output = \scsiTarget:genParity_1\ (fanout=2)

    MacroCell: Name=\scsiTarget:genParity_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              !\scsiTarget:genParity_0\ * !scsiIn_0_SYNCOUT * 
              !Net_952_6_SYNCOUT * Net_952_7_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              !\scsiTarget:genParity_0\ * !scsiIn_0_SYNCOUT * 
              Net_952_6_SYNCOUT * !Net_952_7_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              !\scsiTarget:genParity_0\ * scsiIn_0_SYNCOUT * 
              !Net_952_6_SYNCOUT * !Net_952_7_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              !\scsiTarget:genParity_0\ * scsiIn_0_SYNCOUT * 
              Net_952_6_SYNCOUT * Net_952_7_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              \scsiTarget:genParity_0\ * !scsiIn_0_SYNCOUT * 
              !Net_952_6_SYNCOUT * !Net_952_7_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              \scsiTarget:genParity_0\ * !scsiIn_0_SYNCOUT * 
              Net_952_6_SYNCOUT * Net_952_7_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              \scsiTarget:genParity_0\ * scsiIn_0_SYNCOUT * 
              !Net_952_6_SYNCOUT * Net_952_7_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              \scsiTarget:genParity_0\ * scsiIn_0_SYNCOUT * Net_952_6_SYNCOUT * 
              !Net_952_7_SYNCOUT
        );
        Output = \scsiTarget:genParity_0\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\SDCard:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => Net_710 ,
            cs_addr_2 => \SDCard:BSPIM:state_2\ ,
            cs_addr_1 => \SDCard:BSPIM:state_1\ ,
            cs_addr_0 => \SDCard:BSPIM:state_0\ ,
            route_si => Net_686 ,
            f1_load => \SDCard:BSPIM:load_rx_data\ ,
            so_comb => \SDCard:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SDCard:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SDCard:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SDCard:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SDCard:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            placement_force = "U(2,0)"
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\scsiTarget:datapath\
        PORT MAP (
            clock => Net_585 ,
            cs_addr_2 => \scsiTarget:state_2\ ,
            cs_addr_1 => \scsiTarget:state_1\ ,
            cs_addr_0 => \scsiTarget:state_0\ ,
            f1_load => \scsiTarget:fifoStore\ ,
            z0_comb => \scsiTarget:deskewComplete\ ,
            f0_bus_stat_comb => Net_1668 ,
            f0_blk_stat_comb => \scsiTarget:f0_blk_stat\ ,
            f1_bus_stat_comb => Net_1655 ,
            f1_blk_stat_comb => \scsiTarget:f1_blk_stat\ ,
            p_in_7 => \scsiTarget:pi_7\ ,
            p_in_6 => \scsiTarget:pi_6\ ,
            p_in_5 => \scsiTarget:pi_5\ ,
            p_in_4 => \scsiTarget:pi_4\ ,
            p_in_3 => \scsiTarget:pi_3\ ,
            p_in_2 => \scsiTarget:pi_2\ ,
            p_in_1 => \scsiTarget:pi_1\ ,
            p_in_0 => \scsiTarget:pi_0\ ,
            p_out_7 => \scsiTarget:po_7\ ,
            p_out_6 => \scsiTarget:po_6\ ,
            p_out_5 => \scsiTarget:po_5\ ,
            p_out_4 => \scsiTarget:po_4\ ,
            p_out_3 => \scsiTarget:po_3\ ,
            p_out_2 => \scsiTarget:po_2\ ,
            p_out_1 => \scsiTarget:po_1\ ,
            p_out_0 => \scsiTarget:po_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000001000000000001100100000000000000000000000000010000000010000000100000000000000000000000000000000000000000000000000100011111111000000001111111111111111000000000000000000101100000000000000000000000000"
            d0_init = "00000001"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            placement_force = "U(2,5)"
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\SCSI_Filtered:sts:sts_reg\
        PORT MAP (
            status_4 => filteredIn_4 ,
            status_3 => filteredIn_3 ,
            status_2 => filteredIn_2 ,
            status_1 => filteredIn_1 ,
            status_0 => filteredIn_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\SCSI_Parity_Error:sts:sts_reg\
        PORT MAP (
            clock => Net_585 ,
            status_0 => Net_1500 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statuscell: Name =\scsiTarget:StatusReg\
        PORT MAP (
            status_4 => \scsiTarget:txComplete\ ,
            status_3 => \scsiTarget:f1_blk_stat\ ,
            status_2 => \scsiTarget:f0_blk_stat\ ,
            status_1 => Net_1655 ,
            status_0 => Net_1668 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SDCard:BSPIM:TxStsReg\
        PORT MAP (
            clock => Net_710 ,
            status_4 => \SDCard:BSPIM:tx_status_4\ ,
            status_3 => \SDCard:BSPIM:load_rx_data\ ,
            status_2 => \SDCard:BSPIM:tx_status_2\ ,
            status_1 => \SDCard:BSPIM:tx_status_1\ ,
            status_0 => \SDCard:BSPIM:tx_status_0\ ,
            interrupt => Net_913 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SDCard:BSPIM:RxStsReg\
        PORT MAP (
            clock => Net_710 ,
            status_6 => \SDCard:BSPIM:rx_status_6\ ,
            status_5 => \SDCard:BSPIM:rx_status_5\ ,
            status_4 => \SDCard:BSPIM:rx_status_4\ ,
            interrupt => Net_910 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =SCSI_In_DBx(0)_SYNC
        PORT MAP (
            in => Net_952_0 ,
            out => Net_952_0_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_In_DBx(2)_SYNC
        PORT MAP (
            in => Net_952_2 ,
            out => Net_952_2_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_In_DBx(1)_SYNC
        PORT MAP (
            in => Net_952_1 ,
            out => Net_952_1_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_Noise(4)_SYNC
        PORT MAP (
            in => Net_1728_4 ,
            out => Net_1728_4_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_In(0)_SYNC
        PORT MAP (
            in => scsiIn_0 ,
            out => scsiIn_0_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_Noise(3)_SYNC
        PORT MAP (
            in => Net_1728_3 ,
            out => Net_1728_3_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_In_DBx(3)_SYNC
        PORT MAP (
            in => Net_952_3 ,
            out => Net_952_3_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_Noise(2)_SYNC
        PORT MAP (
            in => Net_1728_2 ,
            out => Net_1728_2_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_Noise(1)_SYNC
        PORT MAP (
            in => Net_1728_1 ,
            out => Net_1728_1_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_Noise(0)_SYNC
        PORT MAP (
            in => Net_1728_0 ,
            out => Net_1728_0_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_In_DBx(4)_SYNC
        PORT MAP (
            in => Net_952_4 ,
            out => Net_952_4_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_In_DBx(5)_SYNC
        PORT MAP (
            in => Net_952_5 ,
            out => Net_952_5_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_In_DBx(6)_SYNC
        PORT MAP (
            in => Net_952_6 ,
            out => Net_952_6_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_In_DBx(7)_SYNC
        PORT MAP (
            in => Net_952_7 ,
            out => Net_952_7_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\SCSI_Glitch_Ctl:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SCSI_Glitch_Ctl:control_7\ ,
            control_6 => \SCSI_Glitch_Ctl:control_6\ ,
            control_5 => \SCSI_Glitch_Ctl:control_5\ ,
            control_4 => \SCSI_Glitch_Ctl:control_4\ ,
            control_3 => \SCSI_Glitch_Ctl:control_3\ ,
            control_2 => \SCSI_Glitch_Ctl:control_2\ ,
            control_1 => \SCSI_Glitch_Ctl:control_1\ ,
            control_0 => Net_1714 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SCSI_Out_Ctl:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SCSI_Out_Ctl:control_7\ ,
            control_6 => \SCSI_Out_Ctl:control_6\ ,
            control_5 => \SCSI_Out_Ctl:control_5\ ,
            control_4 => \SCSI_Out_Ctl:control_4\ ,
            control_3 => \SCSI_Out_Ctl:control_3\ ,
            control_2 => \SCSI_Out_Ctl:control_2\ ,
            control_1 => \SCSI_Out_Ctl:control_1\ ,
            control_0 => Net_1708 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SCSI_Out_Bits:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_1707_7 ,
            control_6 => Net_1707_6 ,
            control_5 => Net_1707_5 ,
            control_4 => Net_1707_4 ,
            control_3 => Net_1707_3 ,
            control_2 => Net_1707_2 ,
            control_1 => Net_1707_1 ,
            control_0 => Net_1707_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SCSI_CTL_PHASE:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SCSI_CTL_PHASE:control_7\ ,
            control_6 => \SCSI_CTL_PHASE:control_6\ ,
            control_5 => \SCSI_CTL_PHASE:control_5\ ,
            control_4 => \SCSI_CTL_PHASE:control_4\ ,
            control_3 => \SCSI_CTL_PHASE:control_3\ ,
            control_2 => Net_1106 ,
            control_1 => Net_701 ,
            control_0 => Net_765 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SDCard:BSPIM:BitCounter\
        PORT MAP (
            clock => Net_710 ,
            enable => \SDCard:BSPIM:cnt_enable\ ,
            count_6 => \SDCard:BSPIM:count_6\ ,
            count_5 => \SDCard:BSPIM:count_5\ ,
            count_4 => \SDCard:BSPIM:count_4\ ,
            count_3 => \SDCard:BSPIM:count_3\ ,
            count_2 => \SDCard:BSPIM:count_2\ ,
            count_1 => \SDCard:BSPIM:count_1\ ,
            count_0 => \SDCard:BSPIM:count_0\ ,
            tc => \SDCard:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =SCSI_RX_DMA
        PORT MAP (
            dmareq => Net_1655 ,
            termin => zero ,
            termout => Net_928 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }

    drqcell: Name =SD_RX_DMA
        PORT MAP (
            dmareq => Net_910 ,
            termin => zero ,
            termout => Net_918 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }

    drqcell: Name =SD_TX_DMA
        PORT MAP (
            dmareq => Net_913 ,
            termin => zero ,
            termout => Net_919 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =SCSI_TX_DMA
        PORT MAP (
            dmareq => Net_1668 ,
            termin => zero ,
            termout => Net_903 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =SCSI_SEL_ISR
        PORT MAP (
            interrupt => Net_1699 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_4\
        PORT MAP (
            interrupt => \USBFS:ep_int_4\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_3\
        PORT MAP (
            interrupt => \USBFS:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_1\
        PORT MAP (
            interrupt => \USBFS:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:sof_int\
        PORT MAP (
            interrupt => Net_1684 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Debug_Timer_Interrupt
        PORT MAP (
            interrupt => Net_855 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =SCSI_RX_DMA_COMPLETE
        PORT MAP (
            interrupt => Net_928 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =SD_RX_DMA_COMPLETE
        PORT MAP (
            interrupt => Net_918 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =SD_TX_DMA_COMPLETE
        PORT MAP (
            interrupt => Net_919 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =SCSI_TX_DMA_COMPLETE
        PORT MAP (
            interrupt => Net_903 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =SCSI_RST_ISR
        PORT MAP (
            interrupt => cydff_1 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =SOUND_ISR
        PORT MAP (
            interrupt => Net_1799_local );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   17 :   15 :   32 : 53.13 %
IO                            :   47 :    1 :   48 : 97.92 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    4 :   20 :   24 : 16.67 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   83 :  109 :  192 : 43.23 %
  Unique P-terms              :  237 :  147 :  384 : 61.72 %
  Total P-terms               :  245 :      :      :        
  Datapath Cells              :    2 :   22 :   24 :  8.33 %
  Status Cells                :   10 :   14 :   24 : 41.67 %
    Status Registers          :    3 :      :      :        
    StatusI Registers         :    2 :      :      :        
    Sync Cells (x14)          :    4 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    4 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    1 :    1 :    2 : 50.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    1 :    3 :    4 : 25.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 1s.133ms
Tech Mapping phase: Elapsed time ==> 1s.831ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(2)][IoId=(1)] : LED1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SCSI_In(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : SCSI_In(1) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : SCSI_In(2) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : SCSI_In(3) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : SCSI_In(4) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : SCSI_In_DBx(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : SCSI_In_DBx(1) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SCSI_In_DBx(2) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : SCSI_In_DBx(3) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : SCSI_In_DBx(4) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : SCSI_In_DBx(5) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : SCSI_In_DBx(6) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : SCSI_In_DBx(7) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : SCSI_Noise(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : SCSI_Noise(1) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : SCSI_Noise(2) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : SCSI_Noise(3) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : SCSI_Noise(4) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : SCSI_Out(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : SCSI_Out(1) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : SCSI_Out(2) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : SCSI_Out(3) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : SCSI_Out(4) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : SCSI_Out(5) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : SCSI_Out(6) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : SCSI_Out(7) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : SCSI_Out(8) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : SCSI_Out(9) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCSI_Out_DBx(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : SCSI_Out_DBx(1) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SCSI_Out_DBx(2) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : SCSI_Out_DBx(3) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : SCSI_Out_DBx(4) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCSI_Out_DBx(5) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : SCSI_Out_DBx(6) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : SCSI_Out_DBx(7) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : SD_CD(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : SD_CS(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : SD_MISO(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : SD_MOSI(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : SD_SCK(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : SOUND(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBFS:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBFS:Dp(0)\ (fixed)
LPF[1]@[FFB(LPF,1)] : \LPF_1:cy_psoc3_lpf_1\
SC[0]@[FFB(SC,0)] : \PGA_1:SC\
USB[0]@[FFB(USB,0)] : \USBFS:USB\
VIDAC[2]@[FFB(VIDAC,2)] : \VDAC8_1:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 42% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 90% done. (App=cydsfit)
Analog Placement Results:
IO_1@[IOP=(2)][IoId=(1)] : LED1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SCSI_In(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : SCSI_In(1) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : SCSI_In(2) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : SCSI_In(3) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : SCSI_In(4) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : SCSI_In_DBx(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : SCSI_In_DBx(1) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SCSI_In_DBx(2) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : SCSI_In_DBx(3) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : SCSI_In_DBx(4) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : SCSI_In_DBx(5) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : SCSI_In_DBx(6) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : SCSI_In_DBx(7) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : SCSI_Noise(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : SCSI_Noise(1) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : SCSI_Noise(2) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : SCSI_Noise(3) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : SCSI_Noise(4) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : SCSI_Out(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : SCSI_Out(1) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : SCSI_Out(2) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : SCSI_Out(3) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : SCSI_Out(4) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : SCSI_Out(5) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : SCSI_Out(6) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : SCSI_Out(7) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : SCSI_Out(8) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : SCSI_Out(9) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCSI_Out_DBx(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : SCSI_Out_DBx(1) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SCSI_Out_DBx(2) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : SCSI_Out_DBx(3) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : SCSI_Out_DBx(4) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCSI_Out_DBx(5) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : SCSI_Out_DBx(6) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : SCSI_Out_DBx(7) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : SD_CD(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : SD_CS(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : SD_MISO(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : SD_MOSI(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : SD_SCK(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : SOUND(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBFS:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBFS:Dp(0)\ (fixed)
LPF[0]@[FFB(LPF,0)] : \LPF_1:cy_psoc3_lpf_1\
SC[0]@[FFB(SC,0)] : \PGA_1:SC\
USB[0]@[FFB(USB,0)] : \USBFS:USB\
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC8_1:viDAC8\

Analog Placement phase: Elapsed time ==> 3s.935ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.089ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1847 {
    sc_0_vout
    sc_0_vout_x_sc_1_vin
    sc_1_vin
    agr6_x_sc_1_vin
    agr6
    agr6_x_p15_2
    p15_2
  }
  Net: Net_1824 {
    vidac_0_vout
    agl0_x_vidac_0_vout
    agl0
    agl0_x_lpf_0_vin
    lpf_0_vin
  }
  Net: Net_1851 {
    sc_0_vin
    abusl0_x_sc_0_vin
    abusl0
    abusl0_x_lpf_0_vout
    lpf_0_vout
  }
  Net: \PGA_1:Net_17\ {
  }
  Net: \VDAC8_1:Net_77\ {
  }
}
Map of item to net {
  sc_0_vout                                        -> Net_1847
  sc_0_vout_x_sc_1_vin                             -> Net_1847
  sc_1_vin                                         -> Net_1847
  agr6_x_sc_1_vin                                  -> Net_1847
  agr6                                             -> Net_1847
  agr6_x_p15_2                                     -> Net_1847
  p15_2                                            -> Net_1847
  vidac_0_vout                                     -> Net_1824
  agl0_x_vidac_0_vout                              -> Net_1824
  agl0                                             -> Net_1824
  agl0_x_lpf_0_vin                                 -> Net_1824
  lpf_0_vin                                        -> Net_1824
  sc_0_vin                                         -> Net_1851
  abusl0_x_sc_0_vin                                -> Net_1851
  abusl0                                           -> Net_1851
  abusl0_x_lpf_0_vout                              -> Net_1851
  lpf_0_vout                                       -> Net_1851
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 1s.115ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 12.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   36 :   12 :   48 :  75.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.11
                   Pterms :            6.72
               Macrocells :            2.31
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.011ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 1s.798ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         19 :      12.53 :       4.37
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=filteredIn_1, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !filteredIn_1 * \GlitchFilter_1:genblk1[1]:samples_2\ * 
              \GlitchFilter_1:genblk1[1]:samples_1\ * 
              \GlitchFilter_1:genblk1[1]:samples_0\ * Net_1728_1_SYNCOUT
            + filteredIn_1 * !\GlitchFilter_1:genblk1[1]:samples_2\ * 
              !\GlitchFilter_1:genblk1[1]:samples_1\ * 
              !\GlitchFilter_1:genblk1[1]:samples_0\ * !Net_1728_1_SYNCOUT
        );
        Output = filteredIn_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GlitchFilter_1:genblk1[1]:samples_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1728_1_SYNCOUT
        );
        Output = \GlitchFilter_1:genblk1[1]:samples_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\GlitchFilter_1:genblk1[1]:samples_1\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[1]:samples_0\
        );
        Output = \GlitchFilter_1:genblk1[1]:samples_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\GlitchFilter_1:genblk1[1]:samples_2\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[1]:samples_1\
        );
        Output = \GlitchFilter_1:genblk1[1]:samples_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\GlitchFilter_1:genblk1[0]:samples_2\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[0]:samples_1\
        );
        Output = \GlitchFilter_1:genblk1[0]:samples_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=filteredIn_0, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !filteredIn_0 * \GlitchFilter_1:genblk1[0]:samples_2\ * 
              \GlitchFilter_1:genblk1[0]:samples_1\ * 
              \GlitchFilter_1:genblk1[0]:samples_0\ * Net_1728_0_SYNCOUT
            + filteredIn_0 * !\GlitchFilter_1:genblk1[0]:samples_2\ * 
              !\GlitchFilter_1:genblk1[0]:samples_1\ * 
              !\GlitchFilter_1:genblk1[0]:samples_0\ * !Net_1728_0_SYNCOUT
        );
        Output = filteredIn_0 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\GlitchFilter_1:genblk1[0]:samples_1\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[0]:samples_0\
        );
        Output = \GlitchFilter_1:genblk1[0]:samples_1\ (fanout=2)
        Properties               : 
        {
        }
}

synccell: Name =SCSI_In_DBx(6)_SYNC
    PORT MAP (
        in => Net_952_6 ,
        out => Net_952_6_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SCSI_In_DBx(0)_SYNC
    PORT MAP (
        in => Net_952_0 ,
        out => Net_952_0_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SCSI_In_DBx(2)_SYNC
    PORT MAP (
        in => Net_952_2 ,
        out => Net_952_2_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_252, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_252_split * !Net_252_split_1 * !Net_252_split_2 * 
              !Net_252_split_3
        );
        Output = Net_252 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_791_1, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1708 * Net_1706_1
            + Net_1708 * Net_1707_1
        );
        Output = Net_791_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_791_5, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1708 * Net_1706_5
            + Net_1708 * Net_1707_5
        );
        Output = Net_791_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_252_split_3, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_1708 * !Net_1706_2 * !Net_1706_1 * !Net_1706_0 * Net_1106 * 
              !\OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\
            + !Net_1708 * !Net_1706_2 * !Net_1706_1 * !Net_1706_0 * Net_1106 * 
              \OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\
            + !Net_1708 * !Net_1706_2 * !Net_1706_1 * Net_1706_0 * Net_1106 * 
              !\OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\
            + !Net_1708 * !Net_1706_2 * !Net_1706_1 * Net_1706_0 * Net_1106 * 
              \OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\
            + !Net_1708 * !Net_1706_2 * Net_1706_1 * !Net_1706_0 * Net_1106 * 
              !\OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\
            + !Net_1708 * !Net_1706_2 * Net_1706_1 * !Net_1706_0 * Net_1106 * 
              \OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\
            + !Net_1708 * !Net_1706_2 * Net_1706_1 * Net_1706_0 * Net_1106 * 
              !\OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\
            + !Net_1708 * !Net_1706_2 * Net_1706_1 * Net_1706_0 * Net_1106 * 
              \OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\
        );
        Output = Net_252_split_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =SCSI_In_DBx(1)_SYNC
    PORT MAP (
        in => Net_952_1 ,
        out => Net_952_1_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SCSI_Noise(1)_SYNC
    PORT MAP (
        in => Net_1728_1 ,
        out => Net_1728_1_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_252_split_1, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_1708 * Net_1706_2 * Net_1706_1 * Net_1706_0 * Net_1106 * 
              !\OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\
            + Net_1708 * !Net_1707_2 * !Net_1707_1 * Net_1707_0 * Net_1106 * 
              !\OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\
            + Net_1708 * !Net_1707_2 * !Net_1707_1 * Net_1707_0 * Net_1106 * 
              \OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\
            + Net_1708 * !Net_1707_2 * Net_1707_1 * !Net_1707_0 * Net_1106 * 
              !\OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\
            + Net_1708 * !Net_1707_2 * Net_1707_1 * !Net_1707_0 * Net_1106 * 
              \OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\
            + Net_1708 * !Net_1707_2 * Net_1707_1 * Net_1707_0 * Net_1106 * 
              !\OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\
            + Net_1708 * !Net_1707_2 * Net_1707_1 * Net_1707_0 * Net_1106 * 
              \OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\
            + Net_1708 * Net_1707_2 * !Net_1707_1 * !Net_1707_0 * Net_1106 * 
              !\OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\
        );
        Output = Net_252_split_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_252_split_2, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_1708 * Net_1706_2 * !Net_1706_1 * !Net_1706_0 * Net_1106 * 
              !\OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\
            + !Net_1708 * Net_1706_2 * !Net_1706_1 * !Net_1706_0 * Net_1106 * 
              \OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\
            + !Net_1708 * Net_1706_2 * !Net_1706_1 * Net_1706_0 * Net_1106 * 
              !\OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\
            + !Net_1708 * Net_1706_2 * !Net_1706_1 * Net_1706_0 * Net_1106 * 
              \OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\
            + !Net_1708 * Net_1706_2 * Net_1706_1 * !Net_1706_0 * Net_1106 * 
              !\OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\
            + !Net_1708 * Net_1706_2 * Net_1706_1 * !Net_1706_0 * Net_1106 * 
              \OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\
            + Net_1708 * !Net_1707_2 * !Net_1707_1 * !Net_1707_0 * Net_1106 * 
              !\OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\
            + Net_1708 * !Net_1707_2 * !Net_1707_1 * !Net_1707_0 * Net_1106 * 
              \OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\
        );
        Output = Net_252_split_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =SCSI_In(0)_SYNC
    PORT MAP (
        in => scsiIn_0 ,
        out => scsiIn_0_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_791_6, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1708 * Net_1706_6
            + Net_1708 * Net_1707_6
        );
        Output = Net_791_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_791_7, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1708 * Net_1706_7
            + Net_1708 * Net_1707_7
        );
        Output = Net_791_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1706_6, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_6 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_6 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_6 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_6\
        );
        Output = Net_1706_6 (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\scsiTarget:genParity_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              !\scsiTarget:genParity_0\ * !scsiIn_0_SYNCOUT * 
              !Net_952_6_SYNCOUT * Net_952_7_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              !\scsiTarget:genParity_0\ * !scsiIn_0_SYNCOUT * 
              Net_952_6_SYNCOUT * !Net_952_7_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              !\scsiTarget:genParity_0\ * scsiIn_0_SYNCOUT * 
              !Net_952_6_SYNCOUT * !Net_952_7_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              !\scsiTarget:genParity_0\ * scsiIn_0_SYNCOUT * 
              Net_952_6_SYNCOUT * Net_952_7_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              \scsiTarget:genParity_0\ * !scsiIn_0_SYNCOUT * 
              !Net_952_6_SYNCOUT * !Net_952_7_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              \scsiTarget:genParity_0\ * !scsiIn_0_SYNCOUT * 
              Net_952_6_SYNCOUT * Net_952_7_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              \scsiTarget:genParity_0\ * scsiIn_0_SYNCOUT * 
              !Net_952_6_SYNCOUT * Net_952_7_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              \scsiTarget:genParity_0\ * scsiIn_0_SYNCOUT * Net_952_6_SYNCOUT * 
              !Net_952_7_SYNCOUT
        );
        Output = \scsiTarget:genParity_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\SCSI_Filtered:sts:sts_reg\
    PORT MAP (
        status_4 => filteredIn_4 ,
        status_3 => filteredIn_3 ,
        status_2 => filteredIn_2 ,
        status_1 => filteredIn_1 ,
        status_0 => filteredIn_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\scsiTarget:genParity_2\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              !\scsiTarget:genParity_2\ * !Net_952_0_SYNCOUT * 
              !Net_952_1_SYNCOUT * !Net_952_2_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              !\scsiTarget:genParity_2\ * !Net_952_0_SYNCOUT * 
              Net_952_1_SYNCOUT * Net_952_2_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              !\scsiTarget:genParity_2\ * Net_952_0_SYNCOUT * 
              !Net_952_1_SYNCOUT * Net_952_2_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              !\scsiTarget:genParity_2\ * Net_952_0_SYNCOUT * 
              Net_952_1_SYNCOUT * !Net_952_2_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              \scsiTarget:genParity_2\ * !Net_952_0_SYNCOUT * 
              !Net_952_1_SYNCOUT * Net_952_2_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              \scsiTarget:genParity_2\ * !Net_952_0_SYNCOUT * 
              Net_952_1_SYNCOUT * !Net_952_2_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              \scsiTarget:genParity_2\ * Net_952_0_SYNCOUT * 
              !Net_952_1_SYNCOUT * !Net_952_2_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              \scsiTarget:genParity_2\ * Net_952_0_SYNCOUT * 
              Net_952_1_SYNCOUT * Net_952_2_SYNCOUT
        );
        Output = \scsiTarget:genParity_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\OddParityGen_1:tmpc\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_1708 * !Net_1706_7 * !Net_1706_6 * Net_1706_5
            + !Net_1708 * !Net_1706_7 * Net_1706_6 * !Net_1706_5
            + !Net_1708 * Net_1706_7 * !Net_1706_6 * !Net_1706_5
            + !Net_1708 * Net_1706_7 * Net_1706_6 * Net_1706_5
            + Net_1708 * !Net_1707_7 * !Net_1707_6 * Net_1707_5
            + Net_1708 * !Net_1707_7 * Net_1707_6 * !Net_1707_5
            + Net_1708 * Net_1707_7 * !Net_1707_6 * !Net_1707_5
            + Net_1708 * Net_1707_7 * Net_1707_6 * Net_1707_5
        );
        Output = \OddParityGen_1:tmpc\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\SCSI_Out_Bits:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_1707_7 ,
        control_6 => Net_1707_6 ,
        control_5 => Net_1707_5 ,
        control_4 => Net_1707_4 ,
        control_3 => Net_1707_3 ,
        control_2 => Net_1707_2 ,
        control_1 => Net_1707_1 ,
        control_0 => Net_1707_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_1706_7, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_7 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_7 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_7 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_7\
        );
        Output = Net_1706_7 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1706_1, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_1 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_1 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_1 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_1\
        );
        Output = Net_1706_1 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_252_split, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_1708 * Net_1706_2 * Net_1706_1 * Net_1706_0 * Net_1106 * 
              \OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\
            + Net_1708 * Net_1707_2 * !Net_1707_1 * !Net_1707_0 * Net_1106 * 
              \OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\
            + Net_1708 * Net_1707_2 * !Net_1707_1 * Net_1707_0 * Net_1106 * 
              !\OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\
            + Net_1708 * Net_1707_2 * !Net_1707_1 * Net_1707_0 * Net_1106 * 
              \OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\
            + Net_1708 * Net_1707_2 * Net_1707_1 * !Net_1707_0 * Net_1106 * 
              !\OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\
            + Net_1708 * Net_1707_2 * Net_1707_1 * !Net_1707_0 * Net_1106 * 
              \OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\
            + Net_1708 * Net_1707_2 * Net_1707_1 * Net_1707_0 * Net_1106 * 
              !\OddParityGen_1:tmpb\ * \OddParityGen_1:tmpc\
            + Net_1708 * Net_1707_2 * Net_1707_1 * Net_1707_0 * Net_1106 * 
              \OddParityGen_1:tmpb\ * !\OddParityGen_1:tmpc\
        );
        Output = Net_252_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\scsiTarget:StatusReg\
    PORT MAP (
        status_4 => \scsiTarget:txComplete\ ,
        status_3 => \scsiTarget:f1_blk_stat\ ,
        status_2 => \scsiTarget:f0_blk_stat\ ,
        status_1 => Net_1655 ,
        status_0 => Net_1668 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\SCSI_Out_Ctl:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \SCSI_Out_Ctl:control_7\ ,
        control_6 => \SCSI_Out_Ctl:control_6\ ,
        control_5 => \SCSI_Out_Ctl:control_5\ ,
        control_4 => \SCSI_Out_Ctl:control_4\ ,
        control_3 => \SCSI_Out_Ctl:control_3\ ,
        control_2 => \SCSI_Out_Ctl:control_2\ ,
        control_1 => \SCSI_Out_Ctl:control_1\ ,
        control_0 => Net_1708 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SDCard:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * !\SDCard:BSPIM:count_0\ * 
              !\SDCard:BSPIM:ld_ident\
            + !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_0\
            + !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:mosi_pre_reg\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:mosi_from_dp\
            + \SDCard:BSPIM:state_1\ * !\SDCard:BSPIM:state_0\
        );
        Output = \SDCard:BSPIM:mosi_pre_reg_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SDCard:BSPIM:mosi_pre_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SDCard:BSPIM:mosi_pre_reg_split\ * 
              !\SDCard:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \SDCard:BSPIM:mosi_pre_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SDCard:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              \SDCard:BSPIM:count_4\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              \SDCard:BSPIM:count_3\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              \SDCard:BSPIM:count_2\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              \SDCard:BSPIM:count_1\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              !\SDCard:BSPIM:count_0\
            + \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_pre_reg\
            + \SDCard:BSPIM:state_1\ * !\SDCard:BSPIM:state_0\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * !\SDCard:BSPIM:count_1\ * 
              \SDCard:BSPIM:count_0\ * \SDCard:BSPIM:mosi_pre_reg\
            + \SDCard:BSPIM:state_1\ * \SDCard:BSPIM:state_0\ * 
              \SDCard:BSPIM:mosi_from_dp\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              !\SDCard:BSPIM:ld_ident\
        );
        Output = \SDCard:BSPIM:mosi_pre_reg_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SDCard:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => Net_710 ,
        cs_addr_2 => \SDCard:BSPIM:state_2\ ,
        cs_addr_1 => \SDCard:BSPIM:state_1\ ,
        cs_addr_0 => \SDCard:BSPIM:state_0\ ,
        route_si => Net_686 ,
        f1_load => \SDCard:BSPIM:load_rx_data\ ,
        so_comb => \SDCard:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SDCard:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SDCard:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SDCard:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SDCard:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        placement_force = "U(2,0)"
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\SDCard:BSPIM:BitCounter\
    PORT MAP (
        clock => Net_710 ,
        enable => \SDCard:BSPIM:cnt_enable\ ,
        count_6 => \SDCard:BSPIM:count_6\ ,
        count_5 => \SDCard:BSPIM:count_5\ ,
        count_4 => \SDCard:BSPIM:count_4\ ,
        count_3 => \SDCard:BSPIM:count_3\ ,
        count_2 => \SDCard:BSPIM:count_2\ ,
        count_1 => \SDCard:BSPIM:count_1\ ,
        count_0 => \SDCard:BSPIM:count_0\ ,
        tc => \SDCard:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SDCard:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_1\ * \SDCard:BSPIM:state_0\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * \SDCard:BSPIM:count_1\ * 
              !\SDCard:BSPIM:count_0\ * !\SDCard:BSPIM:ld_ident\
            + \SDCard:BSPIM:state_1\ * \SDCard:BSPIM:state_0\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              \SDCard:BSPIM:count_2\ * \SDCard:BSPIM:count_1\ * 
              !\SDCard:BSPIM:count_0\ * !\SDCard:BSPIM:tx_status_1\
        );
        Output = \SDCard:BSPIM:state_2\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SDCard:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:tx_status_1\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_0\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * \SDCard:BSPIM:count_1\ * 
              !\SDCard:BSPIM:count_0\ * !\SDCard:BSPIM:ld_ident\
        );
        Output = \SDCard:BSPIM:state_0\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SDCard:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * \SDCard:BSPIM:count_0\ * 
              \SDCard:BSPIM:ld_ident\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:ld_ident\
        );
        Output = \SDCard:BSPIM:ld_ident\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SDCard:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              \SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              !\SDCard:BSPIM:ld_ident\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * \SDCard:BSPIM:count_2\ * 
              \SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              !\SDCard:BSPIM:tx_status_1\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
        );
        Output = \SDCard:BSPIM:state_1\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SDCard:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:cnt_enable\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * \SDCard:BSPIM:cnt_enable\
            + \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:cnt_enable\
        );
        Output = \SDCard:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SDCard:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\
        );
        Output = \SDCard:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SDCard:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
        );
        Output = \SDCard:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\SDCard:BSPIM:TxStsReg\
    PORT MAP (
        clock => Net_710 ,
        status_4 => \SDCard:BSPIM:tx_status_4\ ,
        status_3 => \SDCard:BSPIM:load_rx_data\ ,
        status_2 => \SDCard:BSPIM:tx_status_2\ ,
        status_1 => \SDCard:BSPIM:tx_status_1\ ,
        status_0 => \SDCard:BSPIM:tx_status_0\ ,
        interrupt => Net_913 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\scsiTarget:pi_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1724 * filteredIn_3 * !\scsiTarget:pi_2\ * 
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_952_2_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:pi_2\ * 
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * Net_952_2_SYNCOUT
        );
        Output = \scsiTarget:pi_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\scsiTarget:pi_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1724 * filteredIn_3 * !\scsiTarget:pi_0\ * 
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_952_0_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:pi_0\ * 
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * Net_952_0_SYNCOUT
        );
        Output = \scsiTarget:pi_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\scsiTarget:pi_6\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1724 * filteredIn_3 * !\scsiTarget:pi_6\ * 
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_952_6_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:pi_6\ * 
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * Net_952_6_SYNCOUT
        );
        Output = \scsiTarget:pi_6\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\GlitchFilter_1:genblk1[0]:samples_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1728_0_SYNCOUT
        );
        Output = \GlitchFilter_1:genblk1[0]:samples_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SDCard:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * !\SDCard:BSPIM:count_1\ * 
              \SDCard:BSPIM:count_0\ * \SDCard:BSPIM:rx_status_4\
        );
        Output = \SDCard:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SDCard:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * !\SDCard:BSPIM:count_1\ * 
              \SDCard:BSPIM:count_0\
        );
        Output = \SDCard:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SDCard:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              \SDCard:BSPIM:load_cond\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:load_cond\
            + \SDCard:BSPIM:state_1\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              \SDCard:BSPIM:load_cond\
            + \SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              \SDCard:BSPIM:load_cond\
        );
        Output = \SDCard:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\SDCard:BSPIM:RxStsReg\
    PORT MAP (
        clock => Net_710 ,
        status_6 => \SDCard:BSPIM:rx_status_6\ ,
        status_5 => \SDCard:BSPIM:rx_status_5\ ,
        status_4 => \SDCard:BSPIM:rx_status_4\ ,
        interrupt => Net_910 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_791_4, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1708 * Net_1706_4
            + Net_1708 * Net_1707_4
        );
        Output = Net_791_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\OddParityGen_1:tmpb\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1708 * !Net_1706_4 * Net_1706_3
            + !Net_1708 * Net_1706_4 * !Net_1706_3
            + Net_1708 * !Net_1707_4 * Net_1707_3
            + Net_1708 * Net_1707_4 * !Net_1707_3
        );
        Output = \OddParityGen_1:tmpb\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=Net_791_3, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1708 * Net_1706_3
            + Net_1708 * Net_1707_3
        );
        Output = Net_791_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_1606, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_0\ * !Net_1606
            + \SDCard:BSPIM:state_1\ * !Net_1606
        );
        Output = Net_1606 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_683, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SDCard:BSPIM:state_2\ * !Net_1606 * 
              \SDCard:BSPIM:mosi_hs_reg\
            + \SDCard:BSPIM:state_1\ * !Net_1606 * \SDCard:BSPIM:mosi_hs_reg\
            + !\SDCard:BSPIM:state_0\ * !Net_1606 * 
              \SDCard:BSPIM:mosi_hs_reg\
        );
        Output = Net_683 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_791_0, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1708 * Net_1706_0
            + Net_1708 * Net_1707_0
        );
        Output = Net_791_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\SCSI_CTL_PHASE:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \SCSI_CTL_PHASE:control_7\ ,
        control_6 => \SCSI_CTL_PHASE:control_6\ ,
        control_5 => \SCSI_CTL_PHASE:control_5\ ,
        control_4 => \SCSI_CTL_PHASE:control_4\ ,
        control_3 => \SCSI_CTL_PHASE:control_3\ ,
        control_2 => Net_1106 ,
        control_1 => Net_701 ,
        control_0 => Net_765 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_1691, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1724 * filteredIn_3 * Net_1691 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\
            + filteredIn_3 * !Net_1691 * \scsiTarget:state_2\ * 
              !\scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              \scsiTarget:deskewComplete\
            + filteredIn_3 * !Net_1691 * \scsiTarget:state_2\ * 
              !\scsiTarget:state_1\ * \scsiTarget:state_0\ * 
              !\scsiTarget:f1_blk_stat\
            + Net_1691 * !\scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              !\scsiTarget:state_0\
            + Net_1691 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\
        );
        Output = Net_1691 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\scsiTarget:pi_1\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1724 * filteredIn_3 * !\scsiTarget:pi_1\ * 
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_952_1_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:pi_1\ * 
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * Net_952_1_SYNCOUT
        );
        Output = \scsiTarget:pi_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\scsiTarget:txComplete\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \scsiTarget:f0_blk_stat\ * !\scsiTarget:state_2\ * 
              !\scsiTarget:state_1\ * !\scsiTarget:state_0\
        );
        Output = \scsiTarget:txComplete\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\scsiTarget:state_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\
            + filteredIn_3 * !\scsiTarget:f0_blk_stat\ * 
              !\scsiTarget:state_2\ * !\scsiTarget:state_0\
            + filteredIn_3 * !\scsiTarget:f0_blk_stat\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * \scsiTarget:state_0\
            + filteredIn_3 * !\scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * !Net_1106
            + filteredIn_3 * !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\
            + filteredIn_3 * \scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * \scsiTarget:f1_blk_stat\
        );
        Output = \scsiTarget:state_0\ (fanout=27)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\scsiTarget:pi_3\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1724 * filteredIn_3 * !\scsiTarget:pi_3\ * 
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_952_3_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:pi_3\ * 
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * Net_952_3_SYNCOUT
        );
        Output = \scsiTarget:pi_3\ (fanout=2)
        Properties               : 
        {
        }
}

synccell: Name =SCSI_In_DBx(4)_SYNC
    PORT MAP (
        in => Net_952_4 ,
        out => Net_952_4_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SCSI_In_DBx(3)_SYNC
    PORT MAP (
        in => Net_952_3 ,
        out => Net_952_3_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_1706_0, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_0 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_0 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_0 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_0\
        );
        Output = Net_1706_0 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1706_4, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_4 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_4 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_4 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_4\
        );
        Output = Net_1706_4 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_1706_3, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_3 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_3 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_3 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_3\
        );
        Output = Net_1706_3 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1706_2, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_2 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_2 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_2 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_2\
        );
        Output = Net_1706_2 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\scsiTarget:datapath\
    PORT MAP (
        clock => Net_585 ,
        cs_addr_2 => \scsiTarget:state_2\ ,
        cs_addr_1 => \scsiTarget:state_1\ ,
        cs_addr_0 => \scsiTarget:state_0\ ,
        f1_load => \scsiTarget:fifoStore\ ,
        z0_comb => \scsiTarget:deskewComplete\ ,
        f0_bus_stat_comb => Net_1668 ,
        f0_blk_stat_comb => \scsiTarget:f0_blk_stat\ ,
        f1_bus_stat_comb => Net_1655 ,
        f1_blk_stat_comb => \scsiTarget:f1_blk_stat\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000001000000000001100100000000000000000000000000010000000010000000100000000000000000000000000000000000000000000000000100011111111000000001111111111111111000000000000000000101100000000000000000000000000"
        d0_init = "00000001"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        placement_force = "U(2,5)"
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=filteredIn_2, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !filteredIn_2 * \GlitchFilter_1:genblk1[2]:samples_2\ * 
              \GlitchFilter_1:genblk1[2]:samples_1\ * 
              \GlitchFilter_1:genblk1[2]:samples_0\ * Net_1728_2_SYNCOUT
            + filteredIn_2 * !\GlitchFilter_1:genblk1[2]:samples_2\ * 
              !\GlitchFilter_1:genblk1[2]:samples_1\ * 
              !\GlitchFilter_1:genblk1[2]:samples_0\ * !Net_1728_2_SYNCOUT
        );
        Output = filteredIn_2 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GlitchFilter_1:genblk1[2]:samples_2\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[2]:samples_1\
        );
        Output = \GlitchFilter_1:genblk1[2]:samples_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\GlitchFilter_1:genblk1[2]:samples_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[2]:samples_0\
        );
        Output = \GlitchFilter_1:genblk1[2]:samples_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\GlitchFilter_1:genblk1[4]:samples_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[4]:samples_0\
        );
        Output = \GlitchFilter_1:genblk1[4]:samples_1\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1699, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !filteredIn_2
        );
        Output = Net_1699 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\GlitchFilter_1:genblk1[3]:samples_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[3]:samples_0\
        );
        Output = \GlitchFilter_1:genblk1[3]:samples_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\scsiTarget:pi_5\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1724 * filteredIn_3 * !\scsiTarget:pi_5\ * 
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_952_5_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:pi_5\ * 
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * Net_952_5_SYNCOUT
        );
        Output = \scsiTarget:pi_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\scsiTarget:pi_7\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1724 * filteredIn_3 * !\scsiTarget:pi_7\ * 
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_952_7_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:pi_7\ * 
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * Net_952_7_SYNCOUT
        );
        Output = \scsiTarget:pi_7\ (fanout=2)
        Properties               : 
        {
        }
}

synccell: Name =SCSI_Noise(2)_SYNC
    PORT MAP (
        in => Net_1728_2 ,
        out => Net_1728_2_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SCSI_In_DBx(5)_SYNC
    PORT MAP (
        in => Net_952_5 ,
        out => Net_952_5_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SDCard:BSPIM:mosi_hs_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp_reg\
            + \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\
            + !\SDCard:BSPIM:state_1\ * \SDCard:BSPIM:mosi_hs_reg\
            + !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_hs_reg\
        );
        Output = \SDCard:BSPIM:mosi_hs_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SDCard:BSPIM:mosi_from_dp_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SDCard:BSPIM:mosi_from_dp\
        );
        Output = \SDCard:BSPIM:mosi_from_dp_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_682, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_682 * \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_1\ * !\SDCard:BSPIM:state_0\
        );
        Output = Net_682 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\scsiTarget:genParity_1\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              !\scsiTarget:genParity_1\ * !Net_952_3_SYNCOUT * 
              !Net_952_4_SYNCOUT * !Net_952_5_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              !\scsiTarget:genParity_1\ * !Net_952_3_SYNCOUT * 
              Net_952_4_SYNCOUT * Net_952_5_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              !\scsiTarget:genParity_1\ * Net_952_3_SYNCOUT * 
              !Net_952_4_SYNCOUT * Net_952_5_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              !\scsiTarget:genParity_1\ * Net_952_3_SYNCOUT * 
              Net_952_4_SYNCOUT * !Net_952_5_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              \scsiTarget:genParity_1\ * !Net_952_3_SYNCOUT * 
              !Net_952_4_SYNCOUT * Net_952_5_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              \scsiTarget:genParity_1\ * !Net_952_3_SYNCOUT * 
              Net_952_4_SYNCOUT * !Net_952_5_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              \scsiTarget:genParity_1\ * Net_952_3_SYNCOUT * 
              !Net_952_4_SYNCOUT * !Net_952_5_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * 
              \scsiTarget:genParity_1\ * Net_952_3_SYNCOUT * 
              Net_952_4_SYNCOUT * Net_952_5_SYNCOUT
        );
        Output = \scsiTarget:genParity_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =SCSI_In_DBx(7)_SYNC
    PORT MAP (
        in => Net_952_7 ,
        out => Net_952_7_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=filteredIn_4, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !filteredIn_4 * \GlitchFilter_1:genblk1[4]:samples_2\ * 
              \GlitchFilter_1:genblk1[4]:samples_1\ * 
              \GlitchFilter_1:genblk1[4]:samples_0\ * Net_1728_4_SYNCOUT
            + filteredIn_4 * !\GlitchFilter_1:genblk1[4]:samples_2\ * 
              !\GlitchFilter_1:genblk1[4]:samples_1\ * 
              !\GlitchFilter_1:genblk1[4]:samples_0\ * !Net_1728_4_SYNCOUT
        );
        Output = filteredIn_4 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GlitchFilter_1:genblk1[4]:samples_2\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[4]:samples_1\
        );
        Output = \GlitchFilter_1:genblk1[4]:samples_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\GlitchFilter_1:genblk1[4]:samples_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1728_4_SYNCOUT
        );
        Output = \GlitchFilter_1:genblk1[4]:samples_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1706_5, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_5 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_5 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_5 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_5\
        );
        Output = Net_1706_5 (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_1724, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1714 * filteredIn_4
            + Net_1714 * Net_1728_4_SYNCOUT
        );
        Output = Net_1724 (fanout=16)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\GlitchFilter_1:genblk1[3]:samples_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1728_3_SYNCOUT
        );
        Output = \GlitchFilter_1:genblk1[3]:samples_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\GlitchFilter_1:genblk1[3]:samples_2\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[3]:samples_1\
        );
        Output = \GlitchFilter_1:genblk1[3]:samples_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=filteredIn_3, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !filteredIn_3 * \GlitchFilter_1:genblk1[3]:samples_2\ * 
              \GlitchFilter_1:genblk1[3]:samples_1\ * 
              \GlitchFilter_1:genblk1[3]:samples_0\ * Net_1728_3_SYNCOUT
            + filteredIn_3 * !\GlitchFilter_1:genblk1[3]:samples_2\ * 
              !\GlitchFilter_1:genblk1[3]:samples_1\ * 
              !\GlitchFilter_1:genblk1[3]:samples_0\ * !Net_1728_3_SYNCOUT
        );
        Output = filteredIn_3 (fanout=19)
        Properties               : 
        {
        }
}

controlcell: Name =\SCSI_Glitch_Ctl:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \SCSI_Glitch_Ctl:control_7\ ,
        control_6 => \SCSI_Glitch_Ctl:control_6\ ,
        control_5 => \SCSI_Glitch_Ctl:control_5\ ,
        control_4 => \SCSI_Glitch_Ctl:control_4\ ,
        control_3 => \SCSI_Glitch_Ctl:control_3\ ,
        control_2 => \SCSI_Glitch_Ctl:control_2\ ,
        control_1 => \SCSI_Glitch_Ctl:control_1\ ,
        control_0 => Net_1714 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =SCSI_Noise(4)_SYNC
    PORT MAP (
        in => Net_1728_4 ,
        out => Net_1728_4_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SCSI_Noise(3)_SYNC
    PORT MAP (
        in => Net_1728_3 ,
        out => Net_1728_3_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SCSI_Noise(0)_SYNC
    PORT MAP (
        in => Net_1728_0 ,
        out => Net_1728_0_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_1500, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_1500 * !\scsiTarget:state_2\ * \scsiTarget:state_1\
            + Net_1500 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1500 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * !Net_1106 * !\scsiTarget:genParity_2\ * 
              !\scsiTarget:genParity_1\ * \scsiTarget:genParity_0\
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * !Net_1106 * !\scsiTarget:genParity_2\ * 
              \scsiTarget:genParity_1\ * !\scsiTarget:genParity_0\
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * !Net_1106 * \scsiTarget:genParity_2\ * 
              !\scsiTarget:genParity_1\ * !\scsiTarget:genParity_0\
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * !Net_1106 * \scsiTarget:genParity_2\ * 
              \scsiTarget:genParity_1\ * \scsiTarget:genParity_0\
        );
        Output = Net_1500 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\scsiTarget:state_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\
            + filteredIn_3 * !\scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * Net_1106
            + filteredIn_3 * \scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * !\scsiTarget:f1_blk_stat\
            + filteredIn_3 * \scsiTarget:state_2\ * !\scsiTarget:state_0\ * 
              \scsiTarget:deskewComplete\
            + filteredIn_3 * \scsiTarget:state_1\ * !\scsiTarget:state_0\
        );
        Output = \scsiTarget:state_1\ (fanout=27)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\scsiTarget:pi_4\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1724 * filteredIn_3 * !\scsiTarget:pi_4\ * 
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !Net_952_4_SYNCOUT
            + !Net_1724 * filteredIn_3 * \scsiTarget:pi_4\ * 
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * Net_952_4_SYNCOUT
        );
        Output = \scsiTarget:pi_4\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\GlitchFilter_1:genblk1[2]:samples_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1728_2_SYNCOUT
        );
        Output = \GlitchFilter_1:genblk1[2]:samples_0\ (fanout=2)
        Properties               : 
        {
        }
}

statuscell: Name =\SCSI_Parity_Error:sts:sts_reg\
    PORT MAP (
        clock => Net_585 ,
        status_0 => Net_1500 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\scsiTarget:state_2\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_1724 * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\
            + !filteredIn_3
            + !\scsiTarget:state_2\ * !\scsiTarget:state_1\ * Net_1106
            + !\scsiTarget:state_2\ * !\scsiTarget:state_0\
        );
        Output = \scsiTarget:state_2\ (fanout=27)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\scsiTarget:fifoStore\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1724 * filteredIn_3 * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * \scsiTarget:state_0\ * 
              !\scsiTarget:fifoStore\
            + !\scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:fifoStore\
        );
        Output = \scsiTarget:fifoStore\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_791_2, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1708 * Net_1706_2
            + Net_1708 * Net_1707_2
        );
        Output = Net_791_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=cydff_1, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !filteredIn_3
        );
        Output = cydff_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Debug_Timer_Interrupt
        PORT MAP (
            interrupt => Net_855 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =SCSI_RST_ISR
        PORT MAP (
            interrupt => cydff_1 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =SCSI_RX_DMA_COMPLETE
        PORT MAP (
            interrupt => Net_928 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =SCSI_SEL_ISR
        PORT MAP (
            interrupt => Net_1699 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =SCSI_TX_DMA_COMPLETE
        PORT MAP (
            interrupt => Net_903 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =SD_RX_DMA_COMPLETE
        PORT MAP (
            interrupt => Net_918 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =SD_TX_DMA_COMPLETE
        PORT MAP (
            interrupt => Net_919 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =SOUND_ISR
        PORT MAP (
            interrupt => Net_1799_local );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =\USBFS:ep_1\
        PORT MAP (
            interrupt => \USBFS:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\USBFS:ep_3\
        PORT MAP (
            interrupt => \USBFS:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =\USBFS:ep_4\
        PORT MAP (
            interrupt => \USBFS:ep_int_4\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBFS:sof_int\
        PORT MAP (
            interrupt => Net_1684 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =SCSI_RX_DMA
        PORT MAP (
            dmareq => Net_1655 ,
            termin => zero ,
            termout => Net_928 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =SCSI_TX_DMA
        PORT MAP (
            dmareq => Net_1668 ,
            termin => zero ,
            termout => Net_903 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =SD_RX_DMA
        PORT MAP (
            dmareq => Net_910 ,
            termin => zero ,
            termout => Net_918 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(3)] 
    drqcell: Name =SD_TX_DMA
        PORT MAP (
            dmareq => Net_913 ,
            termin => zero ,
            termout => Net_919 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCSI_In(3)
    Attributes:
        Alias: REQ
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_In(3)__PA ,
        pad => SCSI_In(3)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SCSI_In(2)
    Attributes:
        Alias: CD
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_In(2)__PA ,
        pad => SCSI_In(2)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SCSI_Noise(2)
    Attributes:
        Alias: SEL
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_Noise(2)__PA ,
        fb => Net_1728_2 ,
        pad => SCSI_Noise(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SCSI_In(1)
    Attributes:
        Alias: MSG
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_In(1)__PA ,
        pad => SCSI_In(1)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SCSI_Noise(3)
    Attributes:
        Alias: RST
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_Noise(3)__PA ,
        fb => Net_1728_3 ,
        pad => SCSI_Noise(3)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SCSI_Noise(4)
    Attributes:
        Alias: ACK
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_Noise(4)__PA ,
        fb => Net_1728_4 ,
        pad => SCSI_Noise(4)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SCSI_Noise(1)
    Attributes:
        Alias: BSY
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_Noise(1)__PA ,
        fb => Net_1728_1 ,
        pad => SCSI_Noise(1)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SCSI_Noise(0)
    Attributes:
        Alias: ATN
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_Noise(0)__PA ,
        fb => Net_1728_0 ,
        pad => SCSI_Noise(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = SCSI_Out_DBx(1)
    Attributes:
        Alias: DB1
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4
    PORT MAP (
        pa_out => SCSI_Out_DBx(1)__PA ,
        pin_input => Net_791_1 ,
        pad => SCSI_Out_DBx(1)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SCSI_Out(0)
    Attributes:
        Alias: DBP_raw
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4
    PORT MAP (
        pa_out => SCSI_Out(0)__PA ,
        pin_input => Net_252 ,
        pad => SCSI_Out(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SCSI_Out_DBx(7)
    Attributes:
        Alias: DB7
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4
    PORT MAP (
        pa_out => SCSI_Out_DBx(7)__PA ,
        pin_input => Net_791_7 ,
        pad => SCSI_Out_DBx(7)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SCSI_Out_DBx(6)
    Attributes:
        Alias: DB6
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4
    PORT MAP (
        pa_out => SCSI_Out_DBx(6)__PA ,
        pin_input => Net_791_6 ,
        pad => SCSI_Out_DBx(6)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SCSI_Out(7)
    Attributes:
        Alias: CD_raw
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4
    PORT MAP (
        pa_out => SCSI_Out(7)__PA ,
        pin_input => Net_701 ,
        pad => SCSI_Out(7)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SCSI_Out(8)
    Attributes:
        Alias: REQ
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4
    PORT MAP (
        pa_out => SCSI_Out(8)__PA ,
        pin_input => Net_1691 ,
        pad => SCSI_Out(8)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCSI_In_DBx(1)
    Attributes:
        Alias: DB1
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_In_DBx(1)__PA ,
        fb => Net_952_1 ,
        pad => SCSI_In_DBx(1)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED1(0)__PA ,
        pad => LED1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SD_CD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 3.3
    PORT MAP (
        pa_out => SD_CD(0)__PA ,
        pad => SD_CD(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SCSI_In_DBx(0)
    Attributes:
        Alias: DB0
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_In_DBx(0)__PA ,
        fb => Net_952_0 ,
        pad => SCSI_In_DBx(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SCSI_In_DBx(2)
    Attributes:
        Alias: DB2
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_In_DBx(2)__PA ,
        fb => Net_952_2 ,
        pad => SCSI_In_DBx(2)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SCSI_In_DBx(3)
    Attributes:
        Alias: DB3
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_In_DBx(3)__PA ,
        fb => Net_952_3 ,
        pad => SCSI_In_DBx(3)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SCSI_In_DBx(4)
    Attributes:
        Alias: DB4
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_In_DBx(4)__PA ,
        fb => Net_952_4 ,
        pad => SCSI_In_DBx(4)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SCSI_In_DBx(5)
    Attributes:
        Alias: DB5
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_In_DBx(5)__PA ,
        fb => Net_952_5 ,
        pad => SCSI_In_DBx(5)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = SD_CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 3.3
    PORT MAP (
        pa_out => SD_CS(0)__PA ,
        pad => SD_CS(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SD_SCK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 3.3
    PORT MAP (
        pa_out => SD_SCK(0)__PA ,
        pin_input => Net_682 ,
        pad => SD_SCK(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SD_MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 3.3
    PORT MAP (
        pa_out => SD_MOSI(0)__PA ,
        pin_input => Net_683 ,
        pad => SD_MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SD_MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 3.3
    PORT MAP (
        pa_out => SD_MISO(0)__PA ,
        fb => Net_686 ,
        pad => SD_MISO(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SCSI_Out(9)
    Attributes:
        Alias: IO_raw
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4
    PORT MAP (
        pa_out => SCSI_Out(9)__PA ,
        pin_input => Net_1106 ,
        pad => SCSI_Out(9)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SCSI_Out(1)
    Attributes:
        Alias: ATN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 4
    PORT MAP (
        pa_out => SCSI_Out(1)__PA ,
        pad => SCSI_Out(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SCSI_Out(2)
    Attributes:
        Alias: BSY
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 4
    PORT MAP (
        pa_out => SCSI_Out(2)__PA ,
        pad => SCSI_Out(2)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SCSI_Out(3)
    Attributes:
        Alias: ACK
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 4
    PORT MAP (
        pa_out => SCSI_Out(3)__PA ,
        pad => SCSI_Out(3)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCSI_Out_DBx(0)
    Attributes:
        Alias: DB0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4
    PORT MAP (
        pa_out => SCSI_Out_DBx(0)__PA ,
        pin_input => Net_791_0 ,
        pad => SCSI_Out_DBx(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SCSI_Out_DBx(2)
    Attributes:
        Alias: DB2
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4
    PORT MAP (
        pa_out => SCSI_Out_DBx(2)__PA ,
        pin_input => Net_791_2 ,
        pad => SCSI_Out_DBx(2)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SCSI_Out_DBx(3)
    Attributes:
        Alias: DB3
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4
    PORT MAP (
        pa_out => SCSI_Out_DBx(3)__PA ,
        pin_input => Net_791_3 ,
        pad => SCSI_Out_DBx(3)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SCSI_Out_DBx(4)
    Attributes:
        Alias: DB4
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4
    PORT MAP (
        pa_out => SCSI_Out_DBx(4)__PA ,
        pin_input => Net_791_4 ,
        pad => SCSI_Out_DBx(4)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SCSI_Out_DBx(5)
    Attributes:
        Alias: DB5
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4
    PORT MAP (
        pa_out => SCSI_Out_DBx(5)__PA ,
        pin_input => Net_791_5 ,
        pad => SCSI_Out_DBx(5)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SCSI_In(0)
    Attributes:
        Alias: DBP
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_In(0)__PA ,
        fb => scsiIn_0 ,
        pad => SCSI_In(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SCSI_In_DBx(7)
    Attributes:
        Alias: DB7
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_In_DBx(7)__PA ,
        fb => Net_952_7 ,
        pad => SCSI_In_DBx(7)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SCSI_In_DBx(6)
    Attributes:
        Alias: DB6
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_In_DBx(6)__PA ,
        fb => Net_952_6 ,
        pad => SCSI_In_DBx(6)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBFS:Dp\
        PORT MAP (
            in_clock_en => tmpOE__SD_CD_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__SD_CD_net_0 ,
            out_reset => zero ,
            interrupt => \USBFS:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "791071b3-a348-49c4-b578-64e66d701d0f/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = SCSI_Out(4)
    Attributes:
        Alias: RST
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 4
    PORT MAP (
        pa_out => SCSI_Out(4)__PA ,
        pad => SCSI_Out(4)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SCSI_Out(5)
    Attributes:
        Alias: MSG_raw
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 4
    PORT MAP (
        pa_out => SCSI_Out(5)__PA ,
        pin_input => Net_765 ,
        pad => SCSI_Out(5)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SOUND(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SOUND(0)__PA ,
        analog_term => Net_1847 ,
        pad => SOUND(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SCSI_Out(6)
    Attributes:
        Alias: SEL
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 4
    PORT MAP (
        pa_out => SCSI_Out(6)__PA ,
        pad => SCSI_Out(6)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SCSI_In(4)
    Attributes:
        Alias: IO
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_In(4)__PA ,
        pad => SCSI_In(4)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBFS:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dp(0)\__PA ,
        analog_term => \USBFS:Net_1000\ ,
        pad => \USBFS:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBFS:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dm(0)\__PA ,
        analog_term => \USBFS:Net_597\ ,
        pad => \USBFS:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_710 ,
            dclk_0 => Net_710_local ,
            dclk_glb_1 => Net_585 ,
            dclk_1 => Net_585_local ,
            dclk_glb_2 => Net_10 ,
            dclk_2 => Net_10_local ,
            dclk_glb_3 => Net_1799 ,
            dclk_3 => Net_1799_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: 
    SC Block @ F(SC,0): 
    sccell: Name =\PGA_1:SC\
        PORT MAP (
            vref => \PGA_1:Net_17\ ,
            vin => Net_1851 ,
            modout => \PGA_1:Net_41\ ,
            vout => Net_1847 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Debug_Timer:TimerHW\
        PORT MAP (
            clock => Net_10 ,
            enable => __ONE__ ,
            tc => Net_855 ,
            cmp => \Debug_Timer:Net_261\ ,
            irq => \Debug_Timer:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBFS:USB\
        PORT MAP (
            dp => \USBFS:Net_1000\ ,
            dm => \USBFS:Net_597\ ,
            sof_int => Net_1684 ,
            arb_int => \USBFS:Net_1889\ ,
            usb_int => \USBFS:Net_1876\ ,
            ept_int_8 => \USBFS:ep_int_8\ ,
            ept_int_7 => \USBFS:ep_int_7\ ,
            ept_int_6 => \USBFS:ep_int_6\ ,
            ept_int_5 => \USBFS:ep_int_5\ ,
            ept_int_4 => \USBFS:ep_int_4\ ,
            ept_int_3 => \USBFS:ep_int_3\ ,
            ept_int_2 => \USBFS:ep_int_2\ ,
            ept_int_1 => \USBFS:ep_int_1\ ,
            ept_int_0 => \USBFS:ep_int_0\ ,
            ord_int => \USBFS:Net_95\ ,
            dma_req_7 => \USBFS:dma_request_7\ ,
            dma_req_6 => \USBFS:dma_request_6\ ,
            dma_req_5 => \USBFS:dma_request_5\ ,
            dma_req_4 => \USBFS:dma_request_4\ ,
            dma_req_3 => \USBFS:dma_request_3\ ,
            dma_req_2 => \USBFS:dma_request_2\ ,
            dma_req_1 => \USBFS:dma_request_1\ ,
            dma_req_0 => \USBFS:dma_request_0\ ,
            dma_termin => \USBFS:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,0): 
    vidaccell: Name =\VDAC8_1:viDAC8\
        PORT MAP (
            vout => Net_1824 ,
            iout => \VDAC8_1:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: 
    LPF Block @ F(LPF,0): 
    lpfcell: Name =\LPF_1:cy_psoc3_lpf_1\
        PORT MAP (
            vin => Net_1824 ,
            vout => Net_1851 );
        Properties:
        {
            cy_registers = ""
        }
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+-------------------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |      SCSI_In(3) | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL |      SCSI_In(2) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |   SCSI_Noise(2) | FB(Net_1728_2)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |      SCSI_In(1) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |   SCSI_Noise(3) | FB(Net_1728_3)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |   SCSI_Noise(4) | FB(Net_1728_4)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |   SCSI_Noise(1) | FB(Net_1728_1)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |   SCSI_Noise(0) | FB(Net_1728_0)
-----+-----+-------+-----------+------------------+-----------------+-------------------------
   1 |   2 |     * |      NONE |         CMOS_OUT | SCSI_Out_DBx(1) | In(Net_791_1)
     |   3 |     * |      NONE |         CMOS_OUT |     SCSI_Out(0) | In(Net_252)
     |   4 |     * |      NONE |         CMOS_OUT | SCSI_Out_DBx(7) | In(Net_791_7)
     |   5 |     * |      NONE |         CMOS_OUT | SCSI_Out_DBx(6) | In(Net_791_6)
     |   6 |     * |      NONE |         CMOS_OUT |     SCSI_Out(7) | In(Net_701)
     |   7 |     * |      NONE |         CMOS_OUT |     SCSI_Out(8) | In(Net_1691)
-----+-----+-------+-----------+------------------+-----------------+-------------------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL |  SCSI_In_DBx(1) | FB(Net_952_1)
     |   1 |     * |      NONE |         CMOS_OUT |         LED1(0) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |        SD_CD(0) | 
     |   3 |     * |      NONE |     HI_Z_DIGITAL |  SCSI_In_DBx(0) | FB(Net_952_0)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |  SCSI_In_DBx(2) | FB(Net_952_2)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |  SCSI_In_DBx(3) | FB(Net_952_3)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |  SCSI_In_DBx(4) | FB(Net_952_4)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |  SCSI_In_DBx(5) | FB(Net_952_5)
-----+-----+-------+-----------+------------------+-----------------+-------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |        SD_CS(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |       SD_SCK(0) | In(Net_682)
     |   2 |     * |      NONE |         CMOS_OUT |      SD_MOSI(0) | In(Net_683)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |      SD_MISO(0) | FB(Net_686)
     |   4 |     * |      NONE |         CMOS_OUT |     SCSI_Out(9) | In(Net_1106)
     |   5 |     * |      NONE |         CMOS_OUT |     SCSI_Out(1) | 
     |   6 |     * |      NONE |         CMOS_OUT |     SCSI_Out(2) | 
     |   7 |     * |      NONE |         CMOS_OUT |     SCSI_Out(3) | 
-----+-----+-------+-----------+------------------+-----------------+-------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT | SCSI_Out_DBx(0) | In(Net_791_0)
     |   1 |     * |      NONE |         CMOS_OUT | SCSI_Out_DBx(2) | In(Net_791_2)
     |   2 |     * |      NONE |         CMOS_OUT | SCSI_Out_DBx(3) | In(Net_791_3)
     |   3 |     * |      NONE |         CMOS_OUT | SCSI_Out_DBx(4) | In(Net_791_4)
     |   4 |     * |      NONE |         CMOS_OUT | SCSI_Out_DBx(5) | In(Net_791_5)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |      SCSI_In(0) | FB(scsiIn_0)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |  SCSI_In_DBx(7) | FB(Net_952_7)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |  SCSI_In_DBx(6) | FB(Net_952_6)
-----+-----+-------+-----------+------------------+-----------------+-------------------------
  15 |   0 |     * |      NONE |         CMOS_OUT |     SCSI_Out(4) | 
     |   1 |     * |      NONE |         CMOS_OUT |     SCSI_Out(5) | In(Net_765)
     |   2 |     * |      NONE |      HI_Z_ANALOG |        SOUND(0) | Analog(Net_1847)
     |   4 |     * |      NONE |         CMOS_OUT |     SCSI_Out(6) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |      SCSI_In(4) | 
     |   6 |     * |   FALLING |      HI_Z_ANALOG |   \USBFS:Dp(0)\ | Analog(\USBFS:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |   \USBFS:Dm(0)\ | Analog(\USBFS:Net_597\)
----------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.409ms
Digital Placement phase: Elapsed time ==> 16s.081ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "SCSI2SDKit_Copy_03_r.vh2" --pcf-path "SCSI2SDKit_Copy_03.pco" --des-name "SCSI2SDKit_Copy_03" --dsf-path "SCSI2SDKit_Copy_03.dsf" --sdc-path "SCSI2SDKit_Copy_03.sdc" --lib-path "SCSI2SDKit_Copy_03_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 20s.198ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 3s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 1s.067ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in SCSI2SDKit_Copy_03_timing.html.
Static timing analysis phase: Elapsed time ==> 4s.011ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 1s.723ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 53s.376ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 53s.378ms
API generation phase: Elapsed time ==> 42s.162ms
Dependency generation phase: Elapsed time ==> 0s.407ms
Cleanup phase: Elapsed time ==> 0s.001ms
