{
    "fileIDs": {
        "1": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/core/core.v",
        "10": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v",
        "11": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/dble_reg.v",
        "12": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/crc32/g_rx_crc32.v",
        "13": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral_rx.v",
        "14": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v",
        "15": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_top.v",
        "16": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v",
        "17": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v",
        "18": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/crc32/g_tx_crc32.v",
        "19": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/toggle_sync.v",
        "2": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/clkgen/clkgen.v",
        "20": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v",
        "21": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/s2f_sync.v",
        "22": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/registers.v",
        "23": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/stat_counter.v",
        "24": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v",
        "25": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/async_fifo.v",
        "26": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v",
        "27": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v",
        "28": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/uart/uart_core.v",
        "29": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/uart/uart_cfg.v",
        "3": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/clk_ctl.v",
        "30": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v",
        "31": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v",
        "32": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/double_sync_low.v",
        "33": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/spi/spi_core.v",
        "34": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/spi/spi_if.v",
        "35": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/spi/spi_ctl.v",
        "36": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/spi/spi_cfg.v",
        "37": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_top.v",
        "38": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v",
        "39": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v",
        "4": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v",
        "40": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v",
        "41": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v",
        "42": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v",
        "43": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v",
        "44": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v",
        "45": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_comp.v",
        "46": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_cy_select.v",
        "47": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v",
        "48": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v",
        "49": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v",
        "5": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/top/g_mac_top.v",
        "50": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_acc.v",
        "51": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v",
        "52": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v",
        "53": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_dptr.v",
        "54": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v",
        "55": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v",
        "56": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_int.v",
        "57": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v",
        "58": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v",
        "6": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v",
        "7": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v",
        "8": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v",
        "9": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/low_area/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_top.v"
    },
    "hierTree": [
        {
            "file": "1",
            "internalSignals": [
                {
                    "name": "wbi_risc_adr",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wbi_risc_rdata",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "app_rxfifo_rddata_o",
                    "range": {
                        "lsb": 0,
                        "msb": 8
                    },
                    "type": "WIRE"
                },
                {
                    "name": "app_rx_desc_data",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "mdio_out_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "mdio_out",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "gen_resetn",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wbd_risc_adr",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wbd_risc_rdata",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wbd_risc_wdata",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_mac_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 14
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_mac_wdata",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_mac_be",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_mac_rdata",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_mac_ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_uart_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 14
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_uart_wdata",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_uart_be",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_uart_rdata",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_uart_ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_spi_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 14
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_spi_wdata",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_spi_be",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_spi_rdata",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_spi_ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wb_xrom_be",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "name": "p0",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "p1",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "p2",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "p3",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wbgt_taddr",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wbgt_din",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wbgt_dout",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wbgt_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 12
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wbgt_be",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wbgt_we",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wbgt_ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wbgt_stb",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wbgt_cyc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wbgr_taddr",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wbgr_din",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wbgr_dout",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wbgr_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 12
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wbgr_be",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wbgr_we",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wbgr_ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wbgr_stb",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wbgr_cyc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "app_txfifo_wrdata_i",
                    "range": {
                        "lsb": 0,
                        "msb": 8
                    },
                    "type": "WIRE"
                },
                {
                    "name": "app_txfifo_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "name": "app_rxfifo_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tx_qcnt",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rx_qcnt",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tx_q_empty",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rx_q_empty",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_rdata",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cfg_tx_buf_qbase_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 9
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cfg_rx_buf_qbase_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 9
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tx_qcnt_inc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tx_qcnt_dec",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rx_qcnt_inc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rx_qcnt_dec",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wb_master2_rdata",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wb_master2_be",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wbd_tar_id",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                }
            ],
            "language": "Verilog 2000",
            "line": 736,
            "moduleInsts": [
                {
                    "file": "1",
                    "instName": "u_clkgen",
                    "line": 288,
                    "module": "clkgen",
                    "parameters": []
                },
                {
                    "file": "1",
                    "instName": "u_wb_crossbar",
                    "line": 334,
                    "module": "wb_crossbar_WB_SLAVE#5_WB_MASTER#5_D_WD#32_BE_WD#4_ADR_WD#13_TAR_WD#4",
                    "parameters": [
                        {
                            "name": "WB_SLAVE",
                            "value": "5"
                        },
                        {
                            "name": "WB_MASTER",
                            "value": "5"
                        },
                        {
                            "name": "D_WD",
                            "value": "32"
                        },
                        {
                            "name": "BE_WD",
                            "value": "4"
                        },
                        {
                            "name": "ADR_WD",
                            "value": "13"
                        },
                        {
                            "name": "TAR_WD",
                            "value": "4"
                        }
                    ]
                },
                {
                    "file": "1",
                    "instName": "u_eth_dut",
                    "line": 447,
                    "module": "g_mac_top",
                    "parameters": []
                },
                {
                    "file": "1",
                    "instName": "u_wb_gmac_tx",
                    "line": 529,
                    "module": "wb_rd_mem2mem_D_WD#32_BE_WD#4_ADR_WD#13_TAR_WD#4",
                    "parameters": [
                        {
                            "name": "D_WD",
                            "value": "32"
                        },
                        {
                            "name": "BE_WD",
                            "value": "4"
                        },
                        {
                            "name": "ADR_WD",
                            "value": "13"
                        },
                        {
                            "name": "TAR_WD",
                            "value": "4"
                        }
                    ]
                },
                {
                    "file": "1",
                    "instName": "u_wb_gmac_rx",
                    "line": 559,
                    "module": "wb_wr_mem2mem_D_WD#32_BE_WD#4_ADR_WD#13_TAR_WD#4",
                    "parameters": [
                        {
                            "name": "D_WD",
                            "value": "32"
                        },
                        {
                            "name": "BE_WD",
                            "value": "4"
                        },
                        {
                            "name": "ADR_WD",
                            "value": "13"
                        },
                        {
                            "name": "TAR_WD",
                            "value": "4"
                        }
                    ]
                },
                {
                    "file": "1",
                    "instName": "u_uart_core",
                    "line": 596,
                    "module": "uart_core",
                    "parameters": []
                },
                {
                    "file": "1",
                    "instName": "u_spi_core",
                    "line": 631,
                    "module": "spi_core",
                    "parameters": []
                },
                {
                    "file": "1",
                    "instName": "u_8051_core",
                    "line": 657,
                    "module": "oc8051_top",
                    "parameters": []
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "fastsim_mode",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mastermode",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "xtal_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "clkout",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "reset_out_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "ext_reg_cs",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "ext_reg_tid",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "ext_reg_wr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "ext_reg_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 14
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "ext_reg_wdata",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "ext_reg_be",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "ext_reg_rdata",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "ext_reg_ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "phy_tx_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "phy_txd",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "phy_tx_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "phy_rx_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "phy_rx_dv",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "phy_rxd",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "MDC",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Inout",
                    "name": "MDIO",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "si",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "so",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "spi_sck",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "spi_so",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "spi_si",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "spi_cs_n",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wb_xrom_adr",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wb_xrom_ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wb_xrom_err",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wb_xrom_wr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wb_xrom_rdata",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wb_xrom_wdata",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wb_xrom_stb",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wb_xrom_cyc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wb_xram_adr",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wb_xram_ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wb_xram_err",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wb_xram_wr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wb_xram_be",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wb_xram_rdata",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wb_xram_wdata",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wb_xram_stb",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wb_xram_cyc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "ea_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ],
            "topModule": "turbo8051"
        }
    ],
    "modules": {
        "async_fifo_WR_FAST#0_RD_FAST#0": {
            "file": "25",
            "internalSignals": [
                {
                    "name": "mem",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "REG"
                },
                {
                    "name": "sync_rd_ptr_0",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "REG"
                },
                {
                    "name": "sync_rd_ptr_1",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "REG"
                },
                {
                    "name": "sync_rd_ptr",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wr_ptr",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "REG"
                },
                {
                    "name": "grey_wr_ptr",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "REG"
                },
                {
                    "name": "grey_rd_ptr",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "REG"
                },
                {
                    "name": "full_q",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "full_c",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "afull_c",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wr_ptr_inc",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wr_cnt",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "name": "grey_rd_ptr_dly",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sync_wr_ptr_0",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "REG"
                },
                {
                    "name": "sync_wr_ptr_1",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "REG"
                },
                {
                    "name": "sync_wr_ptr",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rd_ptr",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "REG"
                },
                {
                    "name": "empty_q",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "empty_c",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "aempty_c",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rd_ptr_inc",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sync_wr_ptr_dec",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rd_cnt",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "name": "grey_wr_ptr_dly",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                }
            ],
            "language": "Verilog 2000",
            "line": 384,
            "module": "async_fifo",
            "parameters": [
                {
                    "name": "W",
                    "value": 0
                },
                {
                    "name": "DP",
                    "value": 0
                },
                {
                    "name": "WR_FAST",
                    "value": 0
                },
                {
                    "name": "RD_FAST",
                    "value": 0
                },
                {
                    "name": "FULL_DP",
                    "value": 0
                },
                {
                    "name": "EMPTY_DP",
                    "value": 0
                },
                {
                    "name": "AW",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "wr_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr_reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr_data",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "full",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "afull",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wr_total_free_space",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rd_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rd_reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rd_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "empty",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "aempty",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rd_total_aval",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rd_data",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                }
            ]
        },
        "clk_ctl_WD#1": {
            "file": "3",
            "internalSignals": [
                {
                    "name": "high_count",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "REG"
                },
                {
                    "name": "low_count",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "REG"
                },
                {
                    "name": "mclk_div",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 123,
            "module": "clk_ctl",
            "parameters": [
                {
                    "name": "WD",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Output",
                    "name": "clk_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mclk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "clk_div_ratio",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "WIRE"
                }
            ]
        },
        "clk_ctl_WD#2": {
            "file": "3",
            "internalSignals": [
                {
                    "name": "high_count",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "REG"
                },
                {
                    "name": "low_count",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "REG"
                },
                {
                    "name": "mclk_div",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 123,
            "module": "clk_ctl",
            "parameters": [
                {
                    "name": "WD",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Output",
                    "name": "clk_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mclk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "clk_div_ratio",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "WIRE"
                }
            ]
        },
        "clkgen": {
            "file": "2",
            "internalSignals": [
                {
                    "name": "hard_reset_st",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "configure_st",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wait_pll_st",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "run_st",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "slave_run_st",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "pll_done",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "pll_count",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "REG"
                },
                {
                    "name": "clkgen_ps",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "REG"
                },
                {
                    "name": "pllout",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ],
            "language": "Verilog 2000",
            "line": 230,
            "module": "clkgen",
            "moduleInsts": [
                {
                    "file": "2",
                    "instName": "u_appclk",
                    "line": 202,
                    "module": "clk_ctl_WD#1",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "1"
                        }
                    ]
                },
                {
                    "file": "2",
                    "instName": "u_uart_clk",
                    "line": 218,
                    "module": "clk_ctl_WD#2",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "2"
                        }
                    ]
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "fastsim_mode",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mastermode",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "xtal_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "clkout",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "gen_resetn",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "risc_reset",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "app_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "uart_ref_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ]
        },
        "double_sync_low": {
            "file": "32",
            "internalSignals": [
                {
                    "name": "in_data_s",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "in_data_2s",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "in_data_3s",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 86,
            "module": "double_sync_low",
            "parameters": [
                {
                    "name": "WIDTH",
                    "value": 1
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "in_data",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "out_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "out_rst_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "out_data",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ]
        },
        "g_cfg_mgmt": {
            "file": "20",
            "internalSignals": [
                {
                    "name": "mdio_cmd_done_sync",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "int_mdio_cmd_done_sync",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "int_md2cf_status",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "mac_mode_out",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "mac_cntrl_out_1",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "mac_cntrl_out_2",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "dfl_params_rx_out",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "dfl_params1_out",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "slottime_out_1",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "slottime_out_2",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "mdio_cmd_out",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "mdio_stat_out_1",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "mdio_stat_out_2",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "mdio_stat_out_3",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "mdio_stat_out_4",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "mdio_cmd_out_1",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "mdio_cmd_out_2",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "mdio_cmd_out_3",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "mdio_cmd_out_4",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "mac_sa_out_1",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "mac_sa_out_2",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "mac_sa_out_3",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "mac_sa_out_4",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "mac_sa_out_5",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "mac_sa_out_6",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "force_bad_fcs",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "cont_force_bad_fcs",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "mdio_stat_out",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cf2tx_force_bad_fcs_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "cf2tx_cont_force_bad_fcs_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "int_mdio_stat_out",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "REG"
                },
                {
                    "name": "sw_rd_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wr_be",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_0",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_1",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_2",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_3",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_4",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_5",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_6",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_7",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_8",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_9",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_10",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_11",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_12",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_13",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_14",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_15",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_out",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "REG"
                },
                {
                    "name": "sw_wr_en_0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_3",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_3",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_4",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_4",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_5",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_5",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_6",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_6",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_7",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_7",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_8",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_8",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_9",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_9",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_10",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_10",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_11",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_11",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_12",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_12",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_13",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_13",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_14",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_14",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_15",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_15",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tx_good_frm_trig",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ],
            "language": "Verilog 2000",
            "line": 979,
            "module": "g_cfg_mgmt",
            "moduleInsts": [
                {
                    "file": "20",
                    "instName": "U1_s2f_sync",
                    "line": 219,
                    "module": "s2f_sync",
                    "parameters": []
                },
                {
                    "file": "20",
                    "instName": "u_mac_cntrl_reg_1",
                    "line": 400,
                    "module": "generic_register_WD#8_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "8"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "u_mac_cntrl_reg_2",
                    "line": 411,
                    "module": "generic_register_WD#8_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "8"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "u_mac_cntrl_reg_3",
                    "line": 422,
                    "module": "generic_register_WD#8_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "8"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "dfl_params1_en_reg",
                    "line": 466,
                    "module": "generic_register_WD#8_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "8"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "dfl_params_rx_en_reg",
                    "line": 479,
                    "module": "generic_register_WD#8_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "8"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "mac_mode_reg",
                    "line": 504,
                    "module": "generic_register_WD#8_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "8"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "mdio_cmd_reg_1",
                    "line": 530,
                    "module": "generic_register_WD#8_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "8"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "mdio_cmd_reg_2",
                    "line": 541,
                    "module": "generic_register_WD#8_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "8"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "mdio_cmd_reg_3",
                    "line": 552,
                    "module": "generic_register_WD#8_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "8"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "mdio_cmd_reg_4",
                    "line": 569,
                    "module": "generic_register_WD#7_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "7"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "u_mdio_req",
                    "line": 580,
                    "module": "req_register_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "mac_sa_reg_1",
                    "line": 633,
                    "module": "generic_register_WD#8_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "8"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "mac_sa_reg_2",
                    "line": 642,
                    "module": "generic_register_WD#8_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "8"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "mac_sa_reg_3",
                    "line": 652,
                    "module": "generic_register_WD#8_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "8"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "mac_sa_reg_4",
                    "line": 662,
                    "module": "generic_register_WD#8_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "8"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "mac_sa_reg_5",
                    "line": 672,
                    "module": "generic_register_WD#8_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "8"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "mac_sa_reg_6",
                    "line": 682,
                    "module": "generic_register_WD#8_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "8"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "max_pkt_sz_reg0",
                    "line": 702,
                    "module": "generic_register_WD#8_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "8"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "max_pkt_sz_reg1",
                    "line": 712,
                    "module": "generic_register_WD#8_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "8"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "m_rx_qbase_addr_1",
                    "line": 728,
                    "module": "generic_register_WD#2_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "2"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "m_rx_qbase_addr_2",
                    "line": 738,
                    "module": "generic_register_WD#8_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "8"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "m_tx_qbase_addr_1",
                    "line": 749,
                    "module": "generic_register_WD#2_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "2"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "m_tx_qbase_addr_2",
                    "line": 759,
                    "module": "generic_register_WD#8_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "8"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "u_stat_rx_good_frm",
                    "line": 784,
                    "module": "stat_counter_CWD#16",
                    "parameters": [
                        {
                            "name": "CWD",
                            "value": "16"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "u_stat_rx_bad_frm",
                    "line": 800,
                    "module": "stat_counter_CWD#16",
                    "parameters": [
                        {
                            "name": "CWD",
                            "value": "16"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "u_stat_tx_good_frm",
                    "line": 819,
                    "module": "stat_counter_CWD#16",
                    "parameters": [
                        {
                            "name": "CWD",
                            "value": "16"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "u_rx_qcnt",
                    "line": 839,
                    "module": "stat_counter_CWD#4",
                    "parameters": [
                        {
                            "name": "CWD",
                            "value": "4"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "u_tx_qcnt",
                    "line": 855,
                    "module": "stat_counter_CWD#4",
                    "parameters": [
                        {
                            "name": "CWD",
                            "value": "4"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "u_intr_stat",
                    "line": 875,
                    "module": "generic_intr_stat_reg_WD#9",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "9"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "u_ip_sa_0",
                    "line": 892,
                    "module": "generic_register_WD#8_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "8"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "u_ip_sa_1",
                    "line": 902,
                    "module": "generic_register_WD#8_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "8"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "u_ip_sa_2",
                    "line": 913,
                    "module": "generic_register_WD#8_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "8"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "u_ip_sa_3",
                    "line": 923,
                    "module": "generic_register_WD#8_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "8"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "u_mac_filter_0",
                    "line": 937,
                    "module": "generic_register_WD#8_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "8"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "u_mac_filter_1",
                    "line": 947,
                    "module": "generic_register_WD#8_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "8"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "u_mac_filter_2",
                    "line": 958,
                    "module": "generic_register_WD#8_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "8"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "20",
                    "instName": "u_mac_filter_3",
                    "line": 968,
                    "module": "generic_register_WD#8_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "8"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                }
            ],
            "parameters": [
                {
                    "name": "mac_mdio_en",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "reg_cs",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_wr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_wdata",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_be",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "reg_rdata",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "reg_ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "rx_sts_vld",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rx_sts",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "tx_sts_vld",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "tx_sts",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "md2cf_cmd_done",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "md2cf_status",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "md2cf_data",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "app_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "app_reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cf2mi_loopback_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cf_mac_mode",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cf_chk_rx_dfl",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cf2mi_rmii_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cfg_uni_mac_mode_change_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cf2tx_ch_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cf_silent_mode",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cf2df_dfl_single",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cf2df_dfl_single_rx",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cf2tx_pad_enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cf2tx_append_fcs",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cf2rx_ch_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cf2rx_strp_pad_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cf2rx_snd_crc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cf2rx_runt_pkt_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cf_mac_sa",
                    "range": {
                        "lsb": 0,
                        "msb": 47
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cfg_ip_sa",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cfg_mac_filter",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cf2rx_max_pkt_sz",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cf2tx_force_bad_fcs",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cf2md_datain",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cf2md_regad",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cf2md_phyad",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cf2md_op",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cf2md_go",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rx_buf_base_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "tx_buf_base_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rx_buf_qbase_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 9
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "tx_buf_qbase_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 9
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "tx_qcnt_inc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "tx_qcnt_dec",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "tx_qcnt",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rx_qcnt_inc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rx_qcnt_dec",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rx_qcnt",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                }
            ]
        },
        "g_deferral": {
            "file": "16",
            "internalSignals": [
                {
                    "name": "curr_dfl_st",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "REG"
                },
                {
                    "name": "nxt_dfl_st",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "REG"
                },
                {
                    "name": "dfl_dn",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "strt_dfl",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "dfl_cntr",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "phy_tx_en_d",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "was_xmitted",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ],
            "language": "Verilog 2000",
            "line": 193,
            "module": "g_deferral",
            "parameters": [
                {
                    "name": "dfl_idle_st",
                    "value": 0
                },
                {
                    "name": "dfl_dfl_st",
                    "value": 0
                },
                {
                    "name": "dfl_full_tx_dn_st",
                    "value": 0
                },
                {
                    "name": "dfl_wipg_st",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Output",
                    "name": "df2tx_dfl_dn",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cf2df_dfl_single",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "phy_tx_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "phy_tx_er",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "tx_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "app_reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ]
        },
        "g_deferral_rx": {
            "file": "13",
            "internalSignals": [
                {
                    "name": "curr_dfl_st",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "REG"
                },
                {
                    "name": "nxt_dfl_st",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "REG"
                },
                {
                    "name": "strt_dfl",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "fst_dfl_cntr",
                    "range": {
                        "lsb": 0,
                        "msb": 8
                    },
                    "type": "REG"
                },
                {
                    "name": "dfl_cntr",
                    "range": {
                        "lsb": 0,
                        "msb": 8
                    },
                    "type": "REG"
                },
                {
                    "name": "scnd_dfl_cntr",
                    "range": {
                        "lsb": 0,
                        "msb": 8
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 185,
            "module": "g_deferral_rx",
            "parameters": [
                {
                    "name": "dfl_idle_st",
                    "value": 0
                },
                {
                    "name": "dfl_dfl_st",
                    "value": 0
                },
                {
                    "name": "dfl_full_tx_dn_st",
                    "value": 0
                },
                {
                    "name": "dfl_wipg_st",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Output",
                    "name": "rx_dfl_dn",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "dfl_single",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rx_dv",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rx_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ]
        },
        "g_dpath_ctrl": {
            "file": "6",
            "internalSignals": [
                {
                    "name": "g_rx_mem_addr_int",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "REG"
                },
                {
                    "name": "bStartFlag",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "g_rx_saddr",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 166,
            "module": "g_dpath_ctrl",
            "ports": [
                {
                    "direction": "Input",
                    "name": "rst_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rx_buf_base_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "tx_buf_base_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "g_rx_mem_rd",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "g_rx_mem_eop",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "g_rx_mem_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "g_rx_block_rxrd",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "g_rx_desc_req",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "g_rx_desc_discard",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "g_rx_desc_data",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "g_rx_desc_ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "g_rx_pkt_done",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "g_rx_pkt_len",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "g_rx_pkt_status",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "g_rx_pkt_drop",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ]
        },
        "g_eth_parser": {
            "file": "7",
            "internalSignals": [
                {
                    "name": "bcnt",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "REG"
                },
                {
                    "name": "mac_da_bc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "mac_da_mc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "mac_da_match",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "mac_sa_bc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "mac_sa_mc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "mac_sa_match",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "ipv4f",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "arpf",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "tcpf",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "udpf",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "ip_sa_match",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "ip_da_match",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 300,
            "module": "g_eth_parser",
            "ports": [
                {
                    "direction": "Input",
                    "name": "s_reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "app_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cfg_filters",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cfg_mac_sa",
                    "range": {
                        "lsb": 0,
                        "msb": 47
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cfg_ip_sa",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "eop",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "dval",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "data",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "pkt_done",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "pkt_len",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "pkt_status",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "pkt_drop_ind",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "pkt_drop_reason",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                }
            ]
        },
        "g_mac_core": {
            "file": "8",
            "internalSignals": [
                {
                    "name": "rx_sts_vld_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rx_sts_bytes_rcvd_o",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rx_sts_large_pkt_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rx_sts_lengthfield_err_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rx_sts_len_mismatch_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rx_sts_crc_err_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rx_sts_runt_pkt_rcvd_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rx_sts_rx_overrun_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rx_sts_frm_length_err_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rx_sts_rx_er_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tx_sts_vld_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tx_sts_byte_cntr_o",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tx_sts_fifo_underrun_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tx_set_fifo_undrn_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "mi2rx_rx_byte",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tx2mi_tx_byte",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cf2df_dfl_single_rx",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cf2rx_max_pkt_sz",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cf2md_regad",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cf2md_phyad",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cf2md_datain",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "name": "md2cf_data",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "name": "md2cf_status",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "md2cf_cmd_done",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cf2md_op",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cf2md_go",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "mdc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "int_s_reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "int_cf2md_regad",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "name": "int_cf2md_phyad",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "name": "int_cf2md_op",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "int_cf2md_go",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "int_cf2md_datain",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "name": "int_md2cf_status",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "int_md2cf_data",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "name": "int_md2cf_cmd_done",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "int_mdio_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "int_mdio_out_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "int_mdio_out",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "int_mdc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "int_mdio_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cf2df_dfl_single",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cf2tx_force_bad_fcs",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "set_fifo_undrn",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ],
            "language": "Verilog 2000",
            "line": 614,
            "module": "g_mac_core",
            "moduleInsts": [
                {
                    "file": "8",
                    "instName": "u_rx_top",
                    "line": 252,
                    "module": "g_rx_top",
                    "parameters": []
                },
                {
                    "file": "8",
                    "instName": "u_md_intf",
                    "line": 375,
                    "module": "g_md_intf",
                    "parameters": []
                },
                {
                    "file": "8",
                    "instName": "U_tx_top",
                    "line": 402,
                    "module": "g_tx_top",
                    "parameters": []
                },
                {
                    "file": "8",
                    "instName": "u_rx_sts_sync",
                    "line": 451,
                    "module": "toggle_sync",
                    "parameters": []
                },
                {
                    "file": "8",
                    "instName": "u_tx_sts_sync",
                    "line": 462,
                    "module": "toggle_sync",
                    "parameters": []
                },
                {
                    "file": "8",
                    "instName": "u_cfg_mgmt",
                    "line": 474,
                    "module": "g_cfg_mgmt",
                    "parameters": []
                },
                {
                    "file": "8",
                    "instName": "u_mii_intf",
                    "line": 566,
                    "module": "g_mii_intf",
                    "parameters": []
                }
            ],
            "parameters": [
                {
                    "name": "mac_mdio_en",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "scan_mode",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "s_reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "tx_reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rx_reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reset_mdio_clk_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "app_reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "app_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_cs",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_wr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_wdata",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_be",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "reg_rdata",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "reg_ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rx_fifo_full_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rx_fifo_wr_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rx_fifo_data_o",
                    "range": {
                        "lsb": 0,
                        "msb": 8
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rx_commit_wr_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rx_rewind_wr_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rx_commit_write_done_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "clr_rx_error_from_rx_fsm_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rx_fifo_error_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "tx_fifo_data_i",
                    "range": {
                        "lsb": 0,
                        "msb": 8
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "tx_fifo_empty_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "tx_fifo_rdy_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "tx_fifo_rd_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "tx_commit_read_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "phy_tx_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "phy_tx_er",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "phy_txd",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "phy_tx_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "phy_rx_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "phy_rx_er",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "phy_rx_dv",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "phy_rxd",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "phy_crs",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mdio_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mdio_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "mdio_out_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "mdio_out",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cf_mac_sa",
                    "range": {
                        "lsb": 0,
                        "msb": 47
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cfg_ip_sa",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cfg_mac_filter",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rx_buf_base_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "tx_buf_base_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rx_buf_qbase_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 9
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "tx_buf_qbase_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 9
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "tx_qcnt_inc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "tx_qcnt_dec",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "tx_qcnt",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rx_qcnt_inc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rx_qcnt_dec",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rx_qcnt",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                }
            ]
        },
        "g_mac_top": {
            "file": "5",
            "internalSignals": [
                {
                    "name": "clr_rx_error_from_rx_fsm_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rx_fifo_full_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rx_fifo_wr_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rx_fifo_data_o",
                    "range": {
                        "lsb": 0,
                        "msb": 8
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rx_commit_wr_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rx_commit_write_done_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rx_rewind_wr_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rx_fifo_error",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tx_commit_read",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tx_fifo_rd",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tx_fifo_data",
                    "range": {
                        "lsb": 0,
                        "msb": 8
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tx_fifo_empty",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tx_fifo_rdy",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tx_fifo_aval",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cf_mac_sa",
                    "range": {
                        "lsb": 0,
                        "msb": 47
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cfg_ip_sa",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cfg_mac_filter",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tx_buf_base_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rx_buf_base_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "name": "g_rx_pkt_len",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "WIRE"
                },
                {
                    "name": "pkt_status",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "name": "app_rxfifo_empty",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "g_rx_block_rxrd",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "g_rx_pkt_status",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                }
            ],
            "language": "Verilog 2000",
            "line": 442,
            "module": "g_mac_top",
            "moduleInsts": [
                {
                    "file": "5",
                    "instName": "m_g_dpath_ctrl",
                    "line": 266,
                    "module": "g_dpath_ctrl",
                    "parameters": []
                },
                {
                    "file": "5",
                    "instName": "u_eth_parser",
                    "line": 295,
                    "module": "g_eth_parser",
                    "parameters": []
                },
                {
                    "file": "5",
                    "instName": "u_mac_core",
                    "line": 319,
                    "module": "g_mac_core",
                    "parameters": []
                },
                {
                    "file": "5",
                    "instName": "u_mac_txfifo",
                    "line": 404,
                    "module": "async_fifo_WR_FAST#0_RD_FAST#0",
                    "parameters": [
                        {
                            "name": "WR_FAST",
                            "value": "0"
                        },
                        {
                            "name": "RD_FAST",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "5",
                    "instName": "u_mac_rxfifo",
                    "line": 422,
                    "module": "async_fifo_WR_FAST#0_RD_FAST#0",
                    "parameters": [
                        {
                            "name": "WR_FAST",
                            "value": "0"
                        },
                        {
                            "name": "RD_FAST",
                            "value": "0"
                        }
                    ]
                }
            ],
            "parameters": [
                {
                    "name": "W",
                    "value": 0
                },
                {
                    "name": "DP",
                    "value": 0
                },
                {
                    "name": "AW",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "scan_mode",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "s_reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "tx_reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rx_reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reset_mdio_clk_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "app_reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "app_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "app_txfifo_wren_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "app_txfifo_wrdata_i",
                    "range": {
                        "lsb": 0,
                        "msb": 8
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "app_txfifo_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "app_txfifo_full_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "app_txfifo_afull_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "app_txfifo_space_o",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "app_rxfifo_rden_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "app_rxfifo_empty_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "app_rxfifo_aempty_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "app_rxfifo_cnt_o",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "app_rxfifo_rdata_o",
                    "range": {
                        "lsb": 0,
                        "msb": 8
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "app_rxfifo_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "app_rx_desc_req",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "app_rx_desc_ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "app_rx_desc_discard",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "app_rx_desc_data",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_cs",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_wr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_wdata",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_be",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "reg_rdata",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "reg_ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "phy_tx_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "phy_tx_er",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "phy_txd",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "phy_tx_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "phy_rx_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "phy_rx_er",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "phy_rx_dv",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "phy_rxd",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "phy_crs",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mdio_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mdio_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "mdio_out_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "mdio_out",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rx_buf_qbase_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 9
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "tx_buf_qbase_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 9
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "tx_qcnt_inc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "tx_qcnt_dec",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rx_qcnt_inc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rx_qcnt_dec",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "tx_qcnt",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rx_qcnt",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                }
            ]
        },
        "g_md_intf": {
            "file": "14",
            "internalSignals": [
                {
                    "name": "go_mdio_sync",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "mdio_out_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "mdio_out",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "mdio_cur_st",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "REG"
                },
                {
                    "name": "mdio_nxt_st",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "REG"
                },
                {
                    "name": "operation",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "phyaddr_mux_sel",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "regaddr_mux_sel",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "write_data_mux_sel",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "read_data_mux_sel",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "inc_temp_count",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "name": "temp_count",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "REG"
                },
                {
                    "name": "reset_temp_count",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "inc_count",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "phy_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "REG"
                },
                {
                    "name": "reg_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "REG"
                },
                {
                    "name": "transmit_data",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "REG"
                },
                {
                    "name": "receive_data",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "REG"
                },
                {
                    "name": "set_mdio_stat",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "clr_mdio_stat",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "mdio_clk_scan",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ],
            "language": "Verilog 2000",
            "line": 549,
            "module": "g_md_intf",
            "moduleInsts": [
                {
                    "file": "14",
                    "instName": "U_dble_reg1",
                    "line": 111,
                    "module": "half_dup_dble_reg",
                    "parameters": []
                }
            ],
            "parameters": [
                {
                    "name": "FIVE",
                    "value": 0
                },
                {
                    "name": "SIXTEEN",
                    "value": 0
                },
                {
                    "name": "THIRTY_TWO",
                    "value": 0
                },
                {
                    "name": "WRITE",
                    "value": 1
                },
                {
                    "name": "mdio_idle_st",
                    "value": 0
                },
                {
                    "name": "mdio_idle1_st",
                    "value": 0
                },
                {
                    "name": "mdio_sfd1_st",
                    "value": 0
                },
                {
                    "name": "mdio_sfd2_st",
                    "value": 0
                },
                {
                    "name": "mdio_op1_st",
                    "value": 0
                },
                {
                    "name": "mdio_op2_st",
                    "value": 0
                },
                {
                    "name": "mdio_phyaddr_st",
                    "value": 0
                },
                {
                    "name": "mdio_regaddr_st",
                    "value": 0
                },
                {
                    "name": "mdio_turnar_st",
                    "value": 0
                },
                {
                    "name": "mdio_wrturn_st",
                    "value": 0
                },
                {
                    "name": "mdio_rdturn_st",
                    "value": 0
                },
                {
                    "name": "mdio_read_st",
                    "value": 0
                },
                {
                    "name": "mdio_write_st",
                    "value": 0
                },
                {
                    "name": "mdio_complete_st",
                    "value": 0
                },
                {
                    "name": "mdio_preamble_st",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "scan_mode",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mdio_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mdio_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "mdio_outen_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "mdio_out_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "mdio_regad",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mdio_phyad",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mdio_op",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "go_mdio",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mdio_datain",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "mdio_dataout",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "mdio_cmd_done",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "mdio_stat",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "mdc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ]
        },
        "g_mii_intf": {
            "file": "24",
            "internalSignals": [
                {
                    "name": "mi2rx_rx_byte_in",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "mi2rx_extend_err",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "tx_preamble_cnt_val",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "REG"
                },
                {
                    "name": "strt_rcv_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "end_rcv_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "rx_dv_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "rx_er_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "rcv_valid_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "rxd_in",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "mii_rx_nxt_st",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "REG"
                },
                {
                    "name": "mii_rx_cur_st",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "REG"
                },
                {
                    "name": "mii_tx_cur_st",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "REG"
                },
                {
                    "name": "mii_tx_nxt_st",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "REG"
                },
                {
                    "name": "receive_detect",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "pre_condition",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sfd_condition",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tx_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tx_er",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "txd",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "byte_boundary_rx",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "byte_boundary_tx",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tx_en_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "tx_err_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "tx_ext_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "tx_pre_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "tx_sfd_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "tx_xfr_ack_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "inc_preamble_cntr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "rst_preamble_cntr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "tx_xfr_cnt",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "REG"
                },
                {
                    "name": "rx_xfr_cnt",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "REG"
                },
                {
                    "name": "tx_slot_xfr_cnt",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "REG"
                },
                {
                    "name": "rx_dv",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "rx_er",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "rcv_err_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "mi2rx_end_frame_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "tx_dibit_in",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "REG"
                },
                {
                    "name": "mi2rx_extend_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "mi2rx_extend_err_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "crs_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "dibit_check_rx",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "dibit_check_tx",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "nibble_check_rx",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "nibble_check_tx",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "pre_condition_gmii",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "pre_condition_mii",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "pre_condition_rmii",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sfd_condition_gmii",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sfd_condition_mii",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sfd_condition_rmii",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tx_nibble_in",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rxd",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "receive_detect_pulse",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "d_receive_detect",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "lb_tx_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "lb_tx_er",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "rx_dv_del",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "rxd_del",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "REG"
                },
                {
                    "name": "rx_dfl_dn",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "rx_dfl_dn_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "phy_tx_en_dly",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "phy_tx_en_fall",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "test",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ],
            "language": "Verilog 2000",
            "line": 1076,
            "module": "g_mii_intf",
            "moduleInsts": [
                {
                    "file": "24",
                    "instName": "U_dble_reg1",
                    "line": 960,
                    "module": "half_dup_dble_reg",
                    "parameters": []
                },
                {
                    "file": "24",
                    "instName": "U_dble_reg5",
                    "line": 972,
                    "module": "half_dup_dble_reg",
                    "parameters": []
                },
                {
                    "file": "24",
                    "instName": "U_dble_reg6",
                    "line": 981,
                    "module": "half_dup_dble_reg",
                    "parameters": []
                },
                {
                    "file": "24",
                    "instName": "U_dble_reg7",
                    "line": 990,
                    "module": "half_dup_dble_reg",
                    "parameters": []
                },
                {
                    "file": "24",
                    "instName": "U_dble_reg8",
                    "line": 999,
                    "module": "half_dup_dble_reg",
                    "parameters": []
                },
                {
                    "file": "24",
                    "instName": "U_dble_reg9",
                    "line": 1008,
                    "module": "half_dup_dble_reg",
                    "parameters": []
                },
                {
                    "file": "24",
                    "instName": "U_dble_reg10",
                    "line": 1017,
                    "module": "half_dup_dble_reg",
                    "parameters": []
                },
                {
                    "file": "24",
                    "instName": "U_dble_reg11",
                    "line": 1027,
                    "module": "half_dup_dble_reg",
                    "parameters": []
                },
                {
                    "file": "24",
                    "instName": "U_dble_reg12",
                    "line": 1037,
                    "module": "half_dup_dble_reg",
                    "parameters": []
                },
                {
                    "file": "24",
                    "instName": "U_dble_reg13",
                    "line": 1047,
                    "module": "half_dup_dble_reg",
                    "parameters": []
                },
                {
                    "file": "24",
                    "instName": "U_dble_reg14",
                    "line": 1057,
                    "module": "half_dup_dble_reg",
                    "parameters": []
                },
                {
                    "file": "24",
                    "instName": "U_dble_reg15",
                    "line": 1067,
                    "module": "half_dup_dble_reg",
                    "parameters": []
                }
            ],
            "parameters": [
                {
                    "name": "NO_GMII_PREAMBLE",
                    "value": 0
                },
                {
                    "name": "NO_MII_PREAMBLE",
                    "value": 0
                },
                {
                    "name": "NO_RMII_PREAMBLE",
                    "value": 0
                },
                {
                    "name": "GMII_JAM_COUNT",
                    "value": 0
                },
                {
                    "name": "MII_JAM_COUNT",
                    "value": 0
                },
                {
                    "name": "RMII_JAM_COUNT",
                    "value": 0
                },
                {
                    "name": "mii_rx_idle_st",
                    "value": 0
                },
                {
                    "name": "mii_rx_pre_st",
                    "value": 0
                },
                {
                    "name": "mii_rx_byte_st",
                    "value": 0
                },
                {
                    "name": "mii_rx_end_st",
                    "value": 0
                },
                {
                    "name": "mii_rx_dibit_st",
                    "value": 0
                },
                {
                    "name": "mii_rx_nibble_st",
                    "value": 0
                },
                {
                    "name": "mii_tx_idle_st",
                    "value": 0
                },
                {
                    "name": "mii_tx_pre_st",
                    "value": 0
                },
                {
                    "name": "mii_tx_byte_st",
                    "value": 0
                },
                {
                    "name": "mii_tx_end_st",
                    "value": 0
                },
                {
                    "name": "mii_tx_nibble_st",
                    "value": 0
                },
                {
                    "name": "mii_tx_nibble_end_st",
                    "value": 0
                },
                {
                    "name": "mii_tx_dibit_st",
                    "value": 0
                },
                {
                    "name": "mii_tx_dibit_end_st",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Output",
                    "name": "mi2rx_strt_rcv",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "mi2rx_rcv_vld",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "mi2rx_rx_byte",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "mi2rx_end_rcv",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "mi2rx_extend",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "mi2rx_frame_err",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "mi2rx_end_frame",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "mi2rx_crs",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "mi2tx_byte_ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "mi2tx_slot_vld",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "cfg_uni_mac_mode_change",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "phy_tx_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "phy_tx_er",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "phy_txd",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "phy_tx_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "phy_rx_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "tx_reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rx_reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "phy_rx_er",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "phy_rx_dv",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "phy_rxd",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "phy_crs",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rx_sts_rx_er_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "app_reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cf2mi_loopback_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cf2mi_rmii_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cf_mac_mode",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cf_chk_rx_dfl",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cf_silent_mode",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "df2rx_dfl_dn",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "tx2mi_strt_preamble",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "tx2mi_end_transmit",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "tx2mi_tx_byte",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "tx_ch_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ]
        },
        "g_rx_crc32": {
            "file": "12",
            "internalSignals": [
                {
                    "name": "crc_in",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "gen_crc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "current_crc",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "REG"
                },
                {
                    "name": "next_crc",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "REG"
                },
                {
                    "name": "crc_ok_ul",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "rx_fcs",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                }
            ],
            "language": "Verilog 2000",
            "line": 289,
            "module": "g_rx_crc32",
            "ports": [
                {
                    "direction": "Output",
                    "name": "rc2rf_crc_ok",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "phy_rx_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mi2rc_strt_rcv",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mi2rc_rcv_valid",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mi2rc_rx_byte",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                }
            ]
        },
        "g_rx_fsm": {
            "file": "10",
            "internalSignals": [
                {
                    "name": "rx_sts_dt",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rx_sts",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "REG"
                },
                {
                    "name": "commit_write",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "rewind_write",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "look_at_length_field",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "send_crc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "rcv_pad_data",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "first_dword",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "inc_rcv_byte_count",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rcv_byte_count",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "REG"
                },
                {
                    "name": "reset_tmp_count",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "ld_length_byte_1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "ld_length_byte_2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "set_crc_error",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "set_byte_allgn_error",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "e_rx_sts_vld",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "padding_needed",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "dec_data_len",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "dec_pad_len",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "gen_eop",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "set_frm_lngth_error",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "set_incomplete_frm",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "byte_boundary",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "error",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "error_seen",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "check_padding",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "check_padding_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "padding_len_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "REG"
                },
                {
                    "name": "rcv_length_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "REG"
                },
                {
                    "name": "length_counter",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "REG"
                },
                {
                    "name": "rx_fsm_cur_st",
                    "range": {
                        "lsb": 0,
                        "msb": 18
                    },
                    "type": "REG"
                },
                {
                    "name": "rx_fsm_nxt_st",
                    "range": {
                        "lsb": 0,
                        "msb": 18
                    },
                    "type": "REG"
                },
                {
                    "name": "crc_stat_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "rx_runt_pkt_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "large_pkt_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "rx_fifo_overrun_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "frm_length_err_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "crc_count",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "REG"
                },
                {
                    "name": "inc_shift_counter",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "send_data_to_fifo",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "send_runt_packet",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "shift_counter",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "REG"
                },
                {
                    "name": "bytes_to_fifo",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "REG"
                },
                {
                    "name": "buf_latch4",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "buf_latch3",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "buf_latch2",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "buf_latch1",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "buf_latch0",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "ld_buf",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "ld_buf1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "ld_buf2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "ld_buf3",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "ld_buf4",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "lengthfield_error",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "lengthfield_err_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "addr_stat_chk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "adj_rcv_length_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "name": "adj_rcv_byte_count",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "name": "adj_cf2rx_max_pkt_sz",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "name": "set_tag1_flag",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "set_tag2_flag",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "dec_pad_length",
                    "range": {
                        "lsb": 0,
                        "msb": 6
                    },
                    "type": "WIRE"
                },
                {
                    "name": "inc_length_counter",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rx_overrun_error",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "commit_condition",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rx_sts_vld_delayed",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "first_byte_seen",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "dt_xfr_invalid",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "enable_channel",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "fifo_byte_count",
                    "range": {
                        "lsb": 0,
                        "msb": 14
                    },
                    "type": "REG"
                },
                {
                    "name": "inc_fifo_byte_count",
                    "range": {
                        "lsb": 0,
                        "msb": 14
                    },
                    "type": "WIRE"
                },
                {
                    "name": "dec_fifo_byte_count",
                    "range": {
                        "lsb": 0,
                        "msb": 14
                    },
                    "type": "WIRE"
                },
                {
                    "name": "length_sz_mismatch",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "e_rx_fsm_dt",
                    "range": {
                        "lsb": 0,
                        "msb": 8
                    },
                    "type": "WIRE"
                },
                {
                    "name": "e_rx_fsm_wrt",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ],
            "language": "Verilog 2000",
            "line": 1108,
            "module": "g_rx_fsm",
            "moduleInsts": [
                {
                    "file": "10",
                    "instName": "U_dble_reg1",
                    "line": 251,
                    "module": "half_dup_dble_reg",
                    "parameters": []
                }
            ],
            "parameters": [
                {
                    "name": "MIN_FRM_SIZE",
                    "value": 0
                },
                {
                    "name": "rx_fsm_idle_st",
                    "value": 0
                },
                {
                    "name": "rx_fsm_chkdestad_nib1_st",
                    "value": 0
                },
                {
                    "name": "rx_fsm_lk4srcad_nib1_st",
                    "value": 0
                },
                {
                    "name": "rx_fsm_lk4len_byte1_st",
                    "value": 0
                },
                {
                    "name": "rx_fsm_lk4len_byte2_st",
                    "value": 0
                },
                {
                    "name": "rx_fsm_getdt_nib1_st",
                    "value": 0
                },
                {
                    "name": "rx_fsm_getpaddt_nib1_st",
                    "value": 0
                },
                {
                    "name": "rx_fsm_updstat_st",
                    "value": 0
                },
                {
                    "name": "rx_fsm_chkval_st",
                    "value": 0
                },
                {
                    "name": "rx_fsm_extend_st",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Output",
                    "name": "rx_sts_vld",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "rx_sts_bytes_rcvd",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rx_sts_large_pkt",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rx_sts_lengthfield_err",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rx_sts_crc_err",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rx_sts_runt_pkt_rcvd",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rx_sts_rx_overrun",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rx_sts_frm_length_err",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rx_sts_len_mismatch",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "clr_rx_error_from_rx_fsm",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "rx2ap_rx_fsm_wrt",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "rx2ap_rx_fsm_dt",
                    "range": {
                        "lsb": 0,
                        "msb": 8
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "rx2ap_commit_write",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "rx2ap_rewind_write",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "commit_write_done",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "phy_rx_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mi2rx_strt_rcv",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mi2rx_rcv_vld",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mi2rx_rx_byte",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mi2rx_end_rcv",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mi2rx_extend",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mi2rx_frame_err",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mi2rx_end_frame",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rx_fifo_full",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "ap2rx_rx_fifo_err",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rc2rx_crc_ok",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cf2rx_max_pkt_sz",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cf2rx_rx_ch_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cf2rx_strp_pad_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cf2rx_snd_crc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cf2rx_rcv_runt_pkt_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cf2rx_gigabit_xfr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "phy_crs",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ]
        },
        "g_rx_top": {
            "file": "9",
            "language": "Verilog 2000",
            "line": 209,
            "module": "g_rx_top",
            "moduleInsts": [
                {
                    "file": "9",
                    "instName": "u_rx_fsm",
                    "line": 136,
                    "module": "g_rx_fsm",
                    "parameters": []
                },
                {
                    "file": "9",
                    "instName": "u_rx_crc32",
                    "line": 186,
                    "module": "g_rx_crc32",
                    "parameters": []
                },
                {
                    "file": "9",
                    "instName": "U_deferral_rx",
                    "line": 200,
                    "module": "g_deferral_rx",
                    "parameters": []
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "app_reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "phy_rx_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rx_reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "app_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "scan_mode",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rx_sts_vld",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rx_sts_bytes_rcvd",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rx_sts_large_pkt",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rx_sts_lengthfield_err",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rx_sts_len_mismatch",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rx_sts_crc_err",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rx_sts_runt_pkt_rcvd",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rx_sts_rx_overrun",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rx_sts_frm_length_err",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "clr_rx_error_from_rx_fsm",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rx_fifo_full",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rx_dt_wrt",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rx_dt_out",
                    "range": {
                        "lsb": 0,
                        "msb": 8
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rx_commit_wr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "commit_write_done",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rx_rewind_wr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mi2rx_strt_rcv",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mi2rx_rcv_vld",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mi2rx_rx_byte",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mi2rx_end_rcv",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mi2rx_extend",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mi2rx_frame_err",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mi2rx_end_frame",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "phy_rx_dv",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cf2rx_max_pkt_sz",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cf2rx_rx_ch_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cf2rx_strp_pad_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cf2rx_snd_crc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cf2df_dfl_single_rx",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cf2rx_rcv_runt_pkt_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cf_macmode",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mi2rx_crs",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "df2rx_dfl_dn",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "ap2rx_rx_fifo_err",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "phy_crs",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ]
        },
        "g_tx_crc32": {
            "file": "18",
            "internalSignals": [
                {
                    "name": "crc_in",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "gen_crc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tx_data_in",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "carry0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "carry1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "carry2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "carry3",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "carry4",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "carry5",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "carry6",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "carry7",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "current_crc",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "REG"
                },
                {
                    "name": "next_crc",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 271,
            "module": "g_tx_crc32",
            "ports": [
                {
                    "direction": "Output",
                    "name": "tx_fcs",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "gen_tx_crc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "tx_reset_crc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "tx_data",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "sclk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ]
        },
        "g_tx_fsm": {
            "file": "17",
            "internalSignals": [
                {
                    "name": "cfg_force_bad_fcs_pulse",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "curr_dt_st",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "REG"
                },
                {
                    "name": "nxt_dt_st",
                    "range": {
                        "lsb": 0,
                        "msb": 11
                    },
                    "type": "REG"
                },
                {
                    "name": "tx_fcs_dn",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "tx_fcs_dn_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "curr_fcs_st",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "nxt_fcs_st",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "fcs_active",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "init_fcs_select",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "clr_bad_fcs",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "clr_pad_byte",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "fcs_mux_select",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "REG"
                },
                {
                    "name": "send_bad_fcs",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "set_bad_fcs",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "tx_byte_cntr",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "REG"
                },
                {
                    "name": "tx_fsm_rd",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "tx_byte_valid",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "strt_fcs",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "strt_fcs_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "frm_padded",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "set_pad_byte",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "e_tx_sts_vld",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "strt_preamble",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "tx_byte",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "tx_fsm_dt_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "tx_end_frame_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "tx_lst_xfr_dt",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "tx_lst_xfr_fcs",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "commit_read",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "set_max_retry_reached",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "gen_tx_crc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "clr_fifo_undrn",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "fifo_undrn",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "commit_read_sent",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "clr_first_dfl",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "set_first_dfl",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "tx_lst_xfr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tx_lst_xfr_fcs_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "tx_byte_cntr_int",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cur_idle_st_del",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "app_tx_rdy_dly",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "s_p_d1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "s_p_d2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "s_p_d3",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "strt_preamble_pls",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "strt_preamble_prog",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ],
            "language": "Verilog 2000",
            "line": 778,
            "module": "g_tx_fsm",
            "moduleInsts": [
                {
                    "file": "17",
                    "instName": "U_dble_reg2",
                    "line": 288,
                    "module": "half_dup_dble_reg",
                    "parameters": []
                },
                {
                    "file": "17",
                    "instName": "U_dble_reg4",
                    "line": 299,
                    "module": "half_dup_dble_reg",
                    "parameters": []
                }
            ],
            "parameters": [
                {
                    "name": "CORE_MIN_FRAME_SIZE",
                    "value": 0
                },
                {
                    "name": "CORE_MIN_FRAME_COL_SIZE",
                    "value": 0
                },
                {
                    "name": "CORE_PAYLOAD_SIZE",
                    "value": 0
                },
                {
                    "name": "mn_idle_st",
                    "value": 0
                },
                {
                    "name": "mn_snd_full_dup_frm_st",
                    "value": 0
                },
                {
                    "name": "fcs_idle_st",
                    "value": 0
                },
                {
                    "name": "fcs_snd_st",
                    "value": 1
                },
                {
                    "name": "dt_idle_st",
                    "value": 0
                },
                {
                    "name": "dt_xfr_st",
                    "value": 0
                },
                {
                    "name": "dt_pad_st",
                    "value": 0
                },
                {
                    "name": "dt_fcs_st",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Output",
                    "name": "tx_commit_read",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "tx_dt_rd",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "tx2tc_fcs_active",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "tx2tc_gen_crc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "tx2mi_strt_preamble",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "tx2mi_byte_valid",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "tx2mi_byte",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "tx2mi_end_transmit",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "phy_tx_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "tx_ch_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "tx_sts_vld",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "tx_sts_byte_cntr",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "tx_sts_fifo_underrun",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "app_tx_rdy",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "tx_end_frame",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "app_tx_dt_in",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "app_tx_fifo_empty",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "df2tx_dfl_dn",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "tc2tx_fcs",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cf2tx_ch_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cf2tx_pad_enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cf2tx_append_fcs",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cf_mac_mode",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cf_mac_sa",
                    "range": {
                        "lsb": 0,
                        "msb": 47
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cf2tx_force_bad_fcs",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "app_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "set_fifo_undrn",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "mi2tx_byte_ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "tx_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "tx_reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "app_reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ]
        },
        "g_tx_top": {
            "file": "15",
            "internalSignals": [
                {
                    "name": "tc2tx_fcs",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                }
            ],
            "language": "Verilog 2000",
            "line": 221,
            "module": "g_tx_top",
            "moduleInsts": [
                {
                    "file": "15",
                    "instName": "U_deferral",
                    "line": 153,
                    "module": "g_deferral",
                    "parameters": []
                },
                {
                    "file": "15",
                    "instName": "U_tx_fsm",
                    "line": 165,
                    "module": "g_tx_fsm",
                    "parameters": []
                },
                {
                    "file": "15",
                    "instName": "U_tx_crc32",
                    "line": 210,
                    "module": "g_tx_crc32",
                    "parameters": []
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "app_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "set_fifo_undrn",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "tx_commit_read",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "tx_dt_rd",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "tx2mi_strt_preamble",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "tx2mi_byte_valid",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "tx2mi_byte",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "tx2mi_end_transmit",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "tx_ch_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "tx_sts_vld",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "tx_sts_byte_cntr",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "tx_sts_fifo_underrun",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "phy_tx_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "phy_tx_er",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cf2tx_ch_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cf2df_dfl_single",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cf2tx_pad_enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cf2tx_append_fcs",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cf_mac_mode",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cf_mac_sa",
                    "range": {
                        "lsb": 0,
                        "msb": 47
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cf2tx_force_bad_fcs",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "app_tx_dt_in",
                    "range": {
                        "lsb": 0,
                        "msb": 8
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "app_tx_fifo_empty",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "app_tx_rdy",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mi2tx_byte_ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "app_reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "tx_reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "tx_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ]
        },
        "generic_intr_stat_reg_WD#9": {
            "file": "22",
            "language": "Verilog 2000",
            "line": 276,
            "module": "generic_intr_stat_reg",
            "parameters": [
                {
                    "name": "WD",
                    "value": 1
                },
                {
                    "name": "RESET_DEFAULT",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_we",
                    "range": {
                        "lsb": 0,
                        "msb": 8
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_din",
                    "range": {
                        "lsb": 0,
                        "msb": 8
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "hware_req",
                    "range": {
                        "lsb": 0,
                        "msb": 8
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "data_out",
                    "range": {
                        "lsb": 0,
                        "msb": 8
                    },
                    "type": "WIRE"
                }
            ]
        },
        "generic_register_WD#2_RESET_DEFAULT#0": {
            "file": "22",
            "language": "Verilog 2000",
            "line": 226,
            "module": "generic_register",
            "parameters": [
                {
                    "name": "WD",
                    "value": 1
                },
                {
                    "name": "RESET_DEFAULT",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "we",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "data_in",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "data_out",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                }
            ]
        },
        "generic_register_WD#5_RESET_DEFAULT#0": {
            "file": "22",
            "language": "Verilog 2000",
            "line": 226,
            "module": "generic_register",
            "parameters": [
                {
                    "name": "WD",
                    "value": 1
                },
                {
                    "name": "RESET_DEFAULT",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "we",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "data_in",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "data_out",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                }
            ]
        },
        "generic_register_WD#7_RESET_DEFAULT#0": {
            "file": "22",
            "language": "Verilog 2000",
            "line": 226,
            "module": "generic_register",
            "parameters": [
                {
                    "name": "WD",
                    "value": 1
                },
                {
                    "name": "RESET_DEFAULT",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "we",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "data_in",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "data_out",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                }
            ]
        },
        "generic_register_WD#8_RESET_DEFAULT#0": {
            "file": "22",
            "language": "Verilog 2000",
            "line": 226,
            "module": "generic_register",
            "parameters": [
                {
                    "name": "WD",
                    "value": 1
                },
                {
                    "name": "RESET_DEFAULT",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "we",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "data_in",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "data_out",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                }
            ]
        },
        "half_dup_dble_reg": {
            "file": "11",
            "internalSignals": [
                {
                    "name": "s1_sync_out",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "d_sync_out",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "s2_sync_out",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 85,
            "module": "half_dup_dble_reg",
            "ports": [
                {
                    "direction": "Output",
                    "name": "sync_out_pulse",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "in_pulse",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "dest_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ]
        },
        "oc8051_acc": {
            "file": "50",
            "internalSignals": [
                {
                    "name": "acc",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "wr_acc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wr2_acc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wr_bit_acc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ],
            "language": "Verilog 2000",
            "line": 148,
            "module": "oc8051_acc",
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "bit_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "data_in",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "data2_in",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "data_out",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "wr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr_bit",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "p",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr_sfr",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                }
            ]
        },
        "oc8051_alu": {
            "file": "39",
            "internalSignals": [
                {
                    "name": "idesCy",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "idesAc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "idesOv",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "ides1",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "ides2",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "ides1_r",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "add1",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "name": "add2",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "name": "add3",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "name": "add4",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "name": "add5",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "name": "add6",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "name": "add7",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "name": "add8",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "name": "add9",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "name": "adda",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "name": "addb",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "name": "addc",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sub1",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sub2",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sub3",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sub4",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sub5",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sub6",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sub7",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sub8",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sub9",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "name": "suba",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "name": "subb",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "name": "subc",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "name": "mulsrc1",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "mulsrc2",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "mulOv",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "enable_mul",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "divsrc1",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "divsrc2",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "divOv",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "enable_div",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "da_tmp",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 387,
            "module": "oc8051_alu",
            "moduleInsts": [
                {
                    "file": "39",
                    "instName": "oc8051_mul1",
                    "line": 129,
                    "module": "oc8051_multiply",
                    "parameters": []
                },
                {
                    "file": "39",
                    "instName": "oc8051_div1",
                    "line": 130,
                    "module": "oc8051_divide",
                    "parameters": []
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "op_code",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "src1",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "src2",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "src3",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "srcCy",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "srcAc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "bit_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "des1",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "des2",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "des1_r",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "desCy",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "desAc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "desOv",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ]
        },
        "oc8051_alu_src_sel": {
            "file": "44",
            "internalSignals": [
                {
                    "name": "op1_r",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "op2_r",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "op3_r",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 152,
            "module": "oc8051_alu_src_sel",
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rd",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "sel1",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "sel2",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "sel3",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "acc",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "ram",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "pc",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "dptr",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "op1",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "op2",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "op3",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "src1",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "src2",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "src3",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                }
            ]
        },
        "oc8051_b_register": {
            "file": "51",
            "language": "Verilog 2000",
            "line": 94,
            "module": "oc8051_b_register",
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "bit_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "data_in",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr_bit",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "data_out",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                }
            ]
        },
        "oc8051_comp": {
            "file": "45",
            "internalSignals": [
                {
                    "name": "eq_r",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 100,
            "module": "oc8051_comp",
            "ports": [
                {
                    "direction": "Input",
                    "name": "sel",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "b_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cy",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "acc",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "des",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "eq",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ]
        },
        "oc8051_cy_select": {
            "file": "46",
            "language": "Verilog 2000",
            "line": 86,
            "module": "oc8051_cy_select",
            "ports": [
                {
                    "direction": "Input",
                    "name": "cy_sel",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cy_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "data_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "data_out",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ]
        },
        "oc8051_decoder": {
            "file": "38",
            "internalSignals": [
                {
                    "name": "wr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "alu_op",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "REG"
                },
                {
                    "name": "wr_sfr",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "REG"
                },
                {
                    "name": "ram_wr_sel",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "REG"
                },
                {
                    "name": "ram_rd_sel",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "REG"
                },
                {
                    "name": "state",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "REG"
                },
                {
                    "name": "state_dec",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "name": "op",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "op_cur",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "ram_rd_sel_r",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "REG"
                },
                {
                    "name": "stb_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 2856,
            "module": "oc8051_decoder",
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "op_in",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "op1_c",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "ram_rd_sel_o",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "ram_wr_sel_o",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "bit_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "wr_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wr_sfr_o",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "src_sel1",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "src_sel2",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "src_sel3",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "alu_op_o",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "psw_set",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "eq",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cy_sel",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "comp_sel",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "pc_wr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "pc_sel",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "rd",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rmw",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "istb",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "mem_act",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "mem_wait",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wait_data",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ]
        },
        "oc8051_divide": {
            "file": "41",
            "internalSignals": [
                {
                    "name": "div0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "div1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rem0",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rem1",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rem2",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sub0",
                    "range": {
                        "lsb": 0,
                        "msb": 8
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sub1",
                    "range": {
                        "lsb": 0,
                        "msb": 8
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cmp0",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cmp1",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "name": "div_out",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rem_out",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cycle",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "REG"
                },
                {
                    "name": "tmp_div",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "REG"
                },
                {
                    "name": "tmp_rem",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 129,
            "module": "oc8051_divide",
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "src1",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "src2",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "des1",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "des2",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "desOv",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ]
        },
        "oc8051_dptr": {
            "file": "53",
            "language": "Verilog 2000",
            "line": 103,
            "module": "oc8051_dptr",
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "addr",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "data_in",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "data2_in",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr_sfr",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr_bit",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "data_hi",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "data_lo",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                }
            ]
        },
        "oc8051_indi_addr": {
            "file": "47",
            "internalSignals": [
                {
                    "name": "wr_bit_r",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "buff",
                    "range": {
                        "lsb": 7,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 129,
            "module": "oc8051_indi_addr",
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "data_in",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr_bit",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "ri_out",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "sel",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "bank",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                }
            ]
        },
        "oc8051_int": {
            "file": "56",
            "internalSignals": [
                {
                    "name": "tcon_s",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "REG"
                },
                {
                    "name": "tcon_tf1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "tcon_tf0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "tcon_ie1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "tcon_ie0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "isrc_cur",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "WIRE"
                },
                {
                    "name": "isrc",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "REG"
                },
                {
                    "name": "int_dept",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "REG"
                },
                {
                    "name": "int_dept_1",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "name": "int_proc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "int_lev",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "REG"
                },
                {
                    "name": "cur_lev",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "int_l0",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "WIRE"
                },
                {
                    "name": "int_l1",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "WIRE"
                },
                {
                    "name": "ip_l0",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "WIRE"
                },
                {
                    "name": "ip_l1",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "WIRE"
                },
                {
                    "name": "int_src",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "WIRE"
                },
                {
                    "name": "il0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "il1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tf0_buff",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "tf1_buff",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "ie0_buff",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "ie1_buff",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 361,
            "module": "oc8051_int",
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "data_in",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "bit_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr_bit",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "tf0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "tf1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "t2_int",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "tr0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "tr1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "ie0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "ie1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "uart_int",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "intr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reti",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "int_vec",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "ie",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "tcon",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "ip",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                }
            ]
        },
        "oc8051_memory_interface": {
            "file": "48",
            "internalSignals": [
                {
                    "name": "sp_r",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "rd_addr_r",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "dack_ir",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "ddat_ir",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "idat_ir",
                    "range": {
                        "lsb": 0,
                        "msb": 23
                    },
                    "type": "REG"
                },
                {
                    "name": "ea_rom_sel",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rn_r",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "REG"
                },
                {
                    "name": "ri_r",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "imm_r",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "imm2_r",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "op1_r",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "imm",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "imm2",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "int_ack_t",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "int_ack_buff",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "int_vec_buff",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "op2_buff",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "op3_buff",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "op1_o",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "op2_o",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "op3_o",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "op1_xt",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "op2_xt",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "op3_xt",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "op1",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "op2",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "op3",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "op2_direct",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "pc_buf",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "REG"
                },
                {
                    "name": "alu",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "name": "int_buff",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "int_buff1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "istb_t",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "imem_wait",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "iadr_t",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "REG"
                },
                {
                    "name": "dadr_ot",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "REG"
                },
                {
                    "name": "dmem_wait",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "pc_wait",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "bank",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "name": "isr_call",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "op_length",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "REG"
                },
                {
                    "name": "op_pos",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "REG"
                },
                {
                    "name": "inc_pc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "pc_wr_r",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "pc_out",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "name": "idat_cur",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "REG"
                },
                {
                    "name": "idat_old",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "REG"
                },
                {
                    "name": "inc_pc_r",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "pc_wr_r2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "cdata",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "cdone",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "pcs_source",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "pcs_result",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "REG"
                },
                {
                    "name": "pcs_cy",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 1184,
            "module": "oc8051_memory_interface",
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr_bit_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rd_sel",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr_sel",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "pc_wr_sel",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "pc_wr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "pc",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "rd",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "mem_wait",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mem_act",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "istb",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wr_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wr_bit_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rd_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "wr_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "rd_ind",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "wr_ind",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "wr_dat",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "bit_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "in_ram",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "sfr",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "sfr_bit",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "bit_out",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "iram_out",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "iadr_o",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "ea",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "ea_int",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "op1_out",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "op2_out",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "op3_out",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "idat_onchip",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "iack_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "istb_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "idat_i",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "dadr_o",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "dwe_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "dstb_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "dack_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "ddat_i",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "ddat_o",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "intr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "int_v",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "int_ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "des_acc",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "des1",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "des2",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "dptr",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "ri",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "sp",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "sp_w",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rn",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "acc",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "reti",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ]
        },
        "oc8051_multiply": {
            "file": "40",
            "internalSignals": [
                {
                    "name": "mul_result1",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "name": "mul_result",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "name": "shifted",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cycle",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "REG"
                },
                {
                    "name": "tmp_mul",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 112,
            "module": "oc8051_multiply",
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "src1",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "src2",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "des1",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "des2",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "desOv",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ]
        },
        "oc8051_ports": {
            "file": "55",
            "language": "Verilog 2000",
            "line": 220,
            "module": "oc8051_ports",
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "bit_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "data_in",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr_bit",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "p0_out",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "p0_in",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "p0_data",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "p1_out",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "p1_in",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "p1_data",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "p2_out",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "p2_in",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "p2_data",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "p3_out",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "p3_in",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "p3_data",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rmw",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ]
        },
        "oc8051_psw": {
            "file": "54",
            "internalSignals": [
                {
                    "name": "data",
                    "range": {
                        "lsb": 1,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "wr_psw",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ],
            "language": "Verilog 2000",
            "line": 146,
            "module": "oc8051_psw",
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "data_in",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr_bit",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "data_out",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "p",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cy_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "ac_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "ov_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "set",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "bank_sel",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                }
            ]
        },
        "oc8051_ram_256x8_two_bist": {
            "file": "43",
            "internalSignals": [
                {
                    "name": "buff",
                    "range": {
                        "lsb": 256,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 188,
            "module": "oc8051_ram_256x8_two_bist",
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rd_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rd_data",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "rd_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr_data",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ]
        },
        "oc8051_ram_top": {
            "file": "42",
            "internalSignals": [
                {
                    "name": "wr_data_m",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "rd_addr_m",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "wr_addr_m",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "rd_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "bit_addr_r",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "rd_en_r",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "wr_data_r",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "rd_data_m",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "bit_select",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 217,
            "module": "oc8051_ram_top",
            "moduleInsts": [
                {
                    "file": "42",
                    "instName": "oc8051_idata",
                    "line": 147,
                    "module": "oc8051_ram_256x8_two_bist",
                    "parameters": []
                }
            ],
            "parameters": [
                {
                    "name": "ram_aw",
                    "value": 8
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rd_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rd_data",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "bit_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr_data",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "bit_data_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "bit_data_out",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ]
        },
        "oc8051_sfr": {
            "file": "49",
            "internalSignals": [
                {
                    "name": "p0_data",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "p1_data",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "p2_data",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "p3_data",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "adr0_r",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "wr_bit_r",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "ram_wr_sel_r",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "REG"
                },
                {
                    "name": "p",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "uart_int",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tf0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tf1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tr0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tr1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rclk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tclk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "brate2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tc2_int",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "b_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "psw",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "t2con",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tl2",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "th2",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rcap2l",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rcap2h",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tmod",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tl0",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "th0",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tl1",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "th1",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "ie",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tcon",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "ip",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "pres_ow",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "prescaler",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 722,
            "module": "oc8051_sfr",
            "moduleInsts": [
                {
                    "file": "49",
                    "instName": "oc8051_acc1",
                    "line": 311,
                    "module": "oc8051_acc",
                    "parameters": []
                },
                {
                    "file": "49",
                    "instName": "oc8051_b_register",
                    "line": 327,
                    "module": "oc8051_b_register",
                    "parameters": []
                },
                {
                    "file": "49",
                    "instName": "oc8051_sp1",
                    "line": 339,
                    "module": "oc8051_sp",
                    "parameters": []
                },
                {
                    "file": "49",
                    "instName": "oc8051_dptr1",
                    "line": 353,
                    "module": "oc8051_dptr",
                    "parameters": []
                },
                {
                    "file": "49",
                    "instName": "oc8051_psw1",
                    "line": 368,
                    "module": "oc8051_psw",
                    "parameters": []
                },
                {
                    "file": "49",
                    "instName": "oc8051_ports1",
                    "line": 386,
                    "module": "oc8051_ports",
                    "parameters": []
                },
                {
                    "file": "49",
                    "instName": "oc8051_int1",
                    "line": 453,
                    "module": "oc8051_int",
                    "parameters": []
                },
                {
                    "file": "49",
                    "instName": "oc8051_tc1",
                    "line": 481,
                    "module": "oc8051_tc",
                    "parameters": []
                },
                {
                    "file": "49",
                    "instName": "oc8051_tc21",
                    "line": 510,
                    "module": "oc8051_tc2",
                    "parameters": []
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "rst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "adr0",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "adr1",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "dat0",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "dat1",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "dat2",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "bit_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "des_acc",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "we",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr_bit",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "bit_out",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "wr_sfr",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "acc",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "ram_wr_sel",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "ram_rd_sel",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "sp",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "sp_w",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "bank_sel",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "desAc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "desOv",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "srcAc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cy",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "psw_set",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rmw",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "comp_sel",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "comp_wait",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "p0_out",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "p0_in",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "p1_out",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "p1_in",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "p2_out",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "p2_in",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "p3_out",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "p3_in",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "int_ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "intr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "int0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "int1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "int_src",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reti",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "t0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "t1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "t2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "t2ex",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "dptr_hi",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "dptr_lo",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wait_data",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ]
        },
        "oc8051_sp": {
            "file": "52",
            "internalSignals": [
                {
                    "name": "pop",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "write",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sp_t",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sp",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 127,
            "module": "oc8051_sp",
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "ram_rd_sel",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "ram_wr_sel",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr_bit",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "data_in",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "sp_out",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "sp_w",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                }
            ]
        },
        "oc8051_tc": {
            "file": "57",
            "internalSignals": [
                {
                    "name": "tf1_0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "tf1_1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "t0_buff",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "t1_buff",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "tc0_add",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tc1_add",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ],
            "language": "Verilog 2000",
            "line": 241,
            "module": "oc8051_tc",
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "data_in",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr_bit",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "ie0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "ie1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "tr0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "tr1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "t0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "t1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "tf0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "tf1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "pres_ow",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "tmod",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "tl0",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "th0",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "tl1",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "th1",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                }
            ]
        },
        "oc8051_tc2": {
            "file": "58",
            "internalSignals": [
                {
                    "name": "neg_trans",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "t2ex_r",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "t2_r",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "tc2_event",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "tf2_set",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "run",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tf2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "exf2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "exen2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tr2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "ct2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cprl2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ],
            "language": "Verilog 2000",
            "line": 253,
            "module": "oc8051_tc2",
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "data_in",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "bit_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wr_bit",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "t2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "t2ex",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "rclk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "tclk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "brate2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "tc2_int",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "pres_ow",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "t2con",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "tl2",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "th2",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "rcap2l",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "rcap2h",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                }
            ]
        },
        "oc8051_top": {
            "file": "37",
            "internalSignals": [
                {
                    "name": "dptr_hi",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "dptr_lo",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "ri",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "data_out",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "op1",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "op2",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "op3",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "acc",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "p0_out",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "p1_out",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "p2_out",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "p3_out",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sp",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sp_w",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "idat_onchip",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "pc",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "name": "src_sel3",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wr_sfr",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "name": "src_sel2",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "name": "ram_rd_sel",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "WIRE"
                },
                {
                    "name": "ram_wr_sel",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "WIRE"
                },
                {
                    "name": "src_sel1",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "WIRE"
                },
                {
                    "name": "ram_data",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "ram_out",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sfr_out",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wr_dat",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wr_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rd_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sfr_bit",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cy_sel",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "name": "bank_sel",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rom_addr_sel",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rmw",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "ea_int",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reti",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "intr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "int_ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "istb",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "int_src",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "mem_wait",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "mem_act",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "WIRE"
                },
                {
                    "name": "alu_op",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "name": "psw_set",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "name": "src1",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "src2",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "src3",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "des_acc",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "des1",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "des2",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "desCy",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "desAc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "desOv",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "alu_cy",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wr_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rd",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "pc_wr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "pc_wr_sel",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "WIRE"
                },
                {
                    "name": "op1_n",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "op2_n",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "op3_n",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "comp_sel",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "name": "eq",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "srcAc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cy",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rd_ind",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wr_ind",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "comp_wait",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "op1_cur",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "WIRE"
                },
                {
                    "name": "bit_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "bit_data",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "bit_out",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "bit_addr_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wait_data",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "iack_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "istb_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "icyc_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "idat_i",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "iadr_o",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sub_result",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                }
            ],
            "language": "Verilog 2000",
            "line": 854,
            "module": "oc8051_top",
            "moduleInsts": [
                {
                    "file": "37",
                    "instName": "oc8051_decoder1",
                    "line": 367,
                    "module": "oc8051_decoder",
                    "parameters": []
                },
                {
                    "file": "37",
                    "instName": "oc8051_alu1",
                    "line": 401,
                    "module": "oc8051_alu",
                    "parameters": []
                },
                {
                    "file": "37",
                    "instName": "oc8051_ram_top1",
                    "line": 422,
                    "module": "oc8051_ram_top",
                    "parameters": []
                },
                {
                    "file": "37",
                    "instName": "oc8051_alu_src_sel1",
                    "line": 446,
                    "module": "oc8051_alu_src_sel",
                    "parameters": []
                },
                {
                    "file": "37",
                    "instName": "oc8051_comp1",
                    "line": 471,
                    "module": "oc8051_comp",
                    "parameters": []
                },
                {
                    "file": "37",
                    "instName": "oc8051_cy_select1",
                    "line": 510,
                    "module": "oc8051_cy_select",
                    "parameters": []
                },
                {
                    "file": "37",
                    "instName": "oc8051_indi_addr1",
                    "line": 518,
                    "module": "oc8051_indi_addr",
                    "parameters": []
                },
                {
                    "file": "37",
                    "instName": "oc8051_memory_interface1",
                    "line": 535,
                    "module": "oc8051_memory_interface",
                    "parameters": []
                },
                {
                    "file": "37",
                    "instName": "oc8051_sfr1",
                    "line": 616,
                    "module": "oc8051_sfr",
                    "parameters": []
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "wb_rst_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wb_clk_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wbi_adr_o",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wbi_dat_i",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wbi_stb_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wbi_ack_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wbi_cyc_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wbi_err_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wbd_dat_i",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wbd_dat_o",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wbd_adr_o",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wbd_we_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wbd_ack_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wbd_stb_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wbd_cyc_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wbd_err_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "int0_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "int1_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "p0_i",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "p0_o",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "p1_i",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "p1_o",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "p2_i",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "p2_o",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "p3_i",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "p3_o",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "t0_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "t1_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "t2_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "t2ex_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "ea_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ]
        },
        "req_register_RESET_DEFAULT#0": {
            "file": "22",
            "language": "Verilog 2000",
            "line": 131,
            "module": "req_register",
            "parameters": [
                {
                    "name": "RESET_DEFAULT",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cpu_we",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cpu_req",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "hware_ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "data_out",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ]
        },
        "s2f_sync": {
            "file": "21",
            "internalSignals": [
                {
                    "name": "sync1_out",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "sync2_out",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "sync3_out",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 81,
            "module": "s2f_sync",
            "ports": [
                {
                    "direction": "Output",
                    "name": "sync_out_pulse",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "in_pulse",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "dest_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ]
        },
        "spi_cfg": {
            "file": "36",
            "internalSignals": [
                {
                    "name": "sw_rd_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wr_be",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_0",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_1",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_2",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_3",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_4",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_5",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_6",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_7",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_8",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_9",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_10",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_11",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_12",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_13",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_14",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_15",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_out",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "REG"
                },
                {
                    "name": "sw_wr_en_0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_3",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_3",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_4",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_4",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_5",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_5",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_6",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_6",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_7",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_7",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_8",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_8",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_9",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_9",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_10",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_10",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_11",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_11",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_12",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_12",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_13",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_13",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_14",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_14",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_15",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_15",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ],
            "language": "Verilog 2000",
            "line": 362,
            "module": "spi_cfg",
            "moduleInsts": [
                {
                    "file": "36",
                    "instName": "u_spi_ctrl_be0",
                    "line": 254,
                    "module": "generic_register_WD#8_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "8"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "36",
                    "instName": "u_spi_ctrl_be1",
                    "line": 265,
                    "module": "generic_register_WD#8_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "8"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "36",
                    "instName": "u_spi_ctrl_be2",
                    "line": 276,
                    "module": "generic_register_WD#8_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "8"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "36",
                    "instName": "u_spi_ctrl_req",
                    "line": 289,
                    "module": "req_register_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "36",
                    "instName": "u_spi_din_be0",
                    "line": 309,
                    "module": "generic_register_WD#8_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "8"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "36",
                    "instName": "u_spi_din_be1",
                    "line": 320,
                    "module": "generic_register_WD#8_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "8"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "36",
                    "instName": "u_spi_din_be2",
                    "line": 331,
                    "module": "generic_register_WD#8_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "8"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "36",
                    "instName": "u_spi_din_be3",
                    "line": 343,
                    "module": "generic_register_WD#8_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "8"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "mclk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_cs",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_wr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_wdata",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_be",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "reg_rdata",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "reg_ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "cfg_tgt_sel",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cfg_op_req",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cfg_op_type",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cfg_transfer_size",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cfg_sck_period",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cfg_sck_cs_period",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cfg_cs_byte",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cfg_datain",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cfg_dataout",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "hware_op_done",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ]
        },
        "spi_core": {
            "file": "33",
            "internalSignals": [
                {
                    "name": "byte_in",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "byte_out",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cfg_tgt_sel",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cfg_op_req",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cfg_op_type",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cfg_transfer_size",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cfg_sck_period",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cfg_sck_cs_period",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cfg_cs_byte",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cfg_datain",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cfg_dataout",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "hware_op_done",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ],
            "language": "Verilog 2000",
            "line": 198,
            "module": "spi_core",
            "moduleInsts": [
                {
                    "file": "33",
                    "instName": "u_spi_if",
                    "line": 113,
                    "module": "spi_if",
                    "parameters": []
                },
                {
                    "file": "33",
                    "instName": "u_spi_ctrl",
                    "line": 137,
                    "module": "spi_ctl",
                    "parameters": []
                },
                {
                    "file": "33",
                    "instName": "u_cfg",
                    "line": 167,
                    "module": "spi_cfg",
                    "parameters": []
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_cs",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_wr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_wdata",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_be",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "reg_rdata",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "reg_ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "sck",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "so",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "si",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cs_n",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                }
            ]
        },
        "spi_ctl": {
            "file": "35",
            "internalSignals": [
                {
                    "name": "clk_cnt",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "REG"
                },
                {
                    "name": "sck_cnt",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "REG"
                },
                {
                    "name": "spiif_cs",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "REG"
                },
                {
                    "name": "shift_enb",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "clr_sck_cnt",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "sck_out_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "sck_half_period",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "WIRE"
                },
                {
                    "name": "byte_cnt",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "REG"
                },
                {
                    "name": "cs_data",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                }
            ],
            "language": "Verilog 2000",
            "line": 310,
            "module": "spi_ctl",
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "sck_int",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "cfg_op_req",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cfg_op_type",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cfg_transfer_size",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cfg_sck_period",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cfg_sck_cs_period",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cfg_cs_byte",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cfg_datain",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cfg_dataout",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "op_done",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "cs_int_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "sck_pe",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "sck_ne",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "shift_out",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "shift_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "byte_out",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "byte_in",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "load_byte",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ]
        },
        "spi_if": {
            "file": "34",
            "internalSignals": [
                {
                    "name": "so_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "si_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 137,
            "module": "spi_if",
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "sck_pe",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "sck_int",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cs_int_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "byte_in",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "load_byte",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "byte_out",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "shift_out",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "shift_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cfg_tgt_sel",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "sck",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "so",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "si",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cs_n",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                }
            ]
        },
        "stat_counter_CWD#16": {
            "file": "23",
            "internalSignals": [
                {
                    "name": "reg_trig_cntr",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 125,
            "module": "stat_counter",
            "parameters": [
                {
                    "name": "CWD",
                    "value": 1
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "sys_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "s_reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "count_inc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "count_dec",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_sel",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_wr_data",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_wr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cntr_intr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cntrout",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                }
            ]
        },
        "stat_counter_CWD#4": {
            "file": "23",
            "internalSignals": [
                {
                    "name": "reg_trig_cntr",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 125,
            "module": "stat_counter",
            "parameters": [
                {
                    "name": "CWD",
                    "value": 1
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "sys_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "s_reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "count_inc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "count_dec",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_sel",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_wr_data",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_wr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cntr_intr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cntrout",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                }
            ]
        },
        "stat_register": {
            "file": "22",
            "language": "Verilog 2000",
            "line": 180,
            "module": "stat_register",
            "parameters": [
                {
                    "name": "RESET_DEFAULT",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cpu_we",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cpu_ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "hware_req",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "data_out",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ]
        },
        "toggle_sync": {
            "file": "19",
            "internalSignals": [
                {
                    "name": "in_flag",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "out_flag",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "raw_req_pend",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "s1_out_req",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "s2_out_req",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 90,
            "module": "toggle_sync",
            "ports": [
                {
                    "direction": "Input",
                    "name": "in_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "in_rst_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "out_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "out_rst_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "out_req",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "out_ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ]
        },
        "uart_cfg": {
            "file": "29",
            "internalSignals": [
                {
                    "name": "sw_rd_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wr_be",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_0",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_1",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_2",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_3",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_4",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_5",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_6",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_7",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_8",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_9",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_10",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_11",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_12",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_13",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_14",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_15",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "reg_out",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "REG"
                },
                {
                    "name": "sw_wr_en_0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_1",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_2",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_3",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_3",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_4",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_4",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_5",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_5",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_6",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_6",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_7",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_7",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_8",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_8",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_9",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_9",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_10",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_10",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_11",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_11",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_12",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_12",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_13",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_13",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_14",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_14",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_wr_en_15",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "sw_rd_en_15",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ],
            "language": "Verilog 2000",
            "line": 306,
            "module": "uart_cfg",
            "moduleInsts": [
                {
                    "file": "29",
                    "instName": "u_uart_ctrl_be0",
                    "line": 245,
                    "module": "generic_register_WD#5_RESET_DEFAULT#0",
                    "parameters": [
                        {
                            "name": "WD",
                            "value": "5"
                        },
                        {
                            "name": "RESET_DEFAULT",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "29",
                    "instName": "u_intr_bit0",
                    "line": 262,
                    "module": "stat_register",
                    "parameters": []
                },
                {
                    "file": "29",
                    "instName": "u_intr_bit1",
                    "line": 275,
                    "module": "stat_register",
                    "parameters": []
                },
                {
                    "file": "29",
                    "instName": "u_intr_bit2",
                    "line": 288,
                    "module": "stat_register",
                    "parameters": []
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "mclk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_cs",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_wr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_wdata",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_be",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "reg_rdata",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "reg_ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "cfg_tx_enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cfg_rx_enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cfg_stop_bit",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "cfg_pri_mod",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "frm_error_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "par_error_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rx_fifo_full_err_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ]
        },
        "uart_core": {
            "file": "28",
            "internalSignals": [
                {
                    "name": "tx_fifo_rd_data",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rx_fifo_wr_data",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "app_rxfifo_rddata",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "error_ind",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cfg_tx_enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cfg_rx_enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cfg_stop_bit",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "cfg_pri_mod",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "name": "frm_error_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "par_error_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rx_fifo_full_err_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rx_fifo_wr_full",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "app_rxfifo_empty",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "frm_error",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "par_error",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "rx_fifo_full_err",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ],
            "language": "Verilog 2000",
            "line": 264,
            "module": "uart_core",
            "moduleInsts": [
                {
                    "file": "28",
                    "instName": "u_cfg",
                    "line": 128,
                    "module": "uart_cfg",
                    "parameters": []
                },
                {
                    "file": "28",
                    "instName": "u_txfsm",
                    "line": 161,
                    "module": "uart_txfsm",
                    "parameters": []
                },
                {
                    "file": "28",
                    "instName": "u_rxfsm",
                    "line": 179,
                    "module": "uart_rxfsm",
                    "parameters": []
                },
                {
                    "file": "28",
                    "instName": "u_rxfifo",
                    "line": 198,
                    "module": "async_fifo_WR_FAST#0_RD_FAST#0",
                    "parameters": [
                        {
                            "name": "WR_FAST",
                            "value": "0"
                        },
                        {
                            "name": "RD_FAST",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "28",
                    "instName": "u_txfifo",
                    "line": 214,
                    "module": "async_fifo_WR_FAST#0_RD_FAST#0",
                    "parameters": [
                        {
                            "name": "WR_FAST",
                            "value": "0"
                        },
                        {
                            "name": "RD_FAST",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "28",
                    "instName": "u_si_sync",
                    "line": 231,
                    "module": "double_sync_low",
                    "parameters": []
                },
                {
                    "file": "28",
                    "instName": "u_frm_err",
                    "line": 242,
                    "module": "double_sync_low",
                    "parameters": []
                },
                {
                    "file": "28",
                    "instName": "u_par_err",
                    "line": 249,
                    "module": "double_sync_low",
                    "parameters": []
                },
                {
                    "file": "28",
                    "instName": "u_rxfifo_err",
                    "line": 256,
                    "module": "double_sync_low",
                    "parameters": []
                }
            ],
            "parameters": [
                {
                    "name": "W",
                    "value": 0
                },
                {
                    "name": "DP",
                    "value": 0
                },
                {
                    "name": "AW",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "line_reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "line_clk_16x",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "app_reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "app_clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_cs",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_wr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_wdata",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reg_be",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "reg_rdata",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "reg_ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "si",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "so",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ]
        },
        "uart_rxfsm": {
            "file": "31",
            "internalSignals": [
                {
                    "name": "cnt",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "REG"
                },
                {
                    "name": "offset",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "REG"
                },
                {
                    "name": "rxpos",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "REG"
                },
                {
                    "name": "rxstate",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 201,
            "module": "uart_rxfsm",
            "parameters": [
                {
                    "name": "idle_st",
                    "value": 0
                },
                {
                    "name": "xfr_start",
                    "value": 0
                },
                {
                    "name": "xfr_data_st",
                    "value": 0
                },
                {
                    "name": "xfr_pri_st",
                    "value": 0
                },
                {
                    "name": "xfr_stop_st1",
                    "value": 0
                },
                {
                    "name": "xfr_stop_st2",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "baud_clk_16x",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cfg_rx_enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cfg_stop_bit",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cfg_pri_mod",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "error_ind",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "fifo_aval",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "fifo_wr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "fifo_data",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "si",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ]
        },
        "uart_txfsm": {
            "file": "30",
            "internalSignals": [
                {
                    "name": "txstate",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "REG"
                },
                {
                    "name": "txdata",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "cnt",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "REG"
                },
                {
                    "name": "divcnt",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 169,
            "module": "uart_txfsm",
            "parameters": [
                {
                    "name": "idle_st",
                    "value": 0
                },
                {
                    "name": "xfr_data_st",
                    "value": 0
                },
                {
                    "name": "xfr_pri_st",
                    "value": 0
                },
                {
                    "name": "xfr_stop_st1",
                    "value": 0
                },
                {
                    "name": "xfr_stop_st2",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "reset_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "baud_clk_16x",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cfg_tx_enable",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cfg_stop_bit",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cfg_pri_mod",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "fifo_empty",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "fifo_rd",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "fifo_data",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "so",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                }
            ]
        },
        "wb_crossbar_WB_SLAVE#5_WB_MASTER#5_D_WD#32_BE_WD#4_ADR_WD#13_TAR_WD#4": {
            "file": "4",
            "internalSignals": [
                {
                    "name": "master_busy",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "REG"
                },
                {
                    "name": "slave_busy",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "REG"
                },
                {
                    "name": "master_mx_id",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "REG"
                },
                {
                    "name": "slave_mx_id",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "REG"
                },
                {
                    "name": "cur_target_id",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "REG"
                },
                {
                    "name": "wbd_taddr_master_t",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wbd_din_master_t",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wbd_dout_master_t",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "REG"
                },
                {
                    "name": "wbd_adr_master_t",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wbd_be_master_t",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wbd_dout_slave_t",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wbd_din_slave_t",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "REG"
                },
                {
                    "name": "wbd_adr_slave_t",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "REG"
                },
                {
                    "name": "wbd_be_slave_t",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "REG"
                },
                {
                    "name": "i",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "VERI_INTEGER"
                },
                {
                    "name": "k",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "VERI_INTEGER"
                },
                {
                    "name": "l",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "VERI_INTEGER"
                },
                {
                    "name": "j",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "Unknown"
                },
                {
                    "name": "m",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "Unknown"
                }
            ],
            "language": "Verilog 2000",
            "line": 382,
            "module": "wb_crossbar",
            "parameters": [
                {
                    "name": "WB_SLAVE",
                    "value": 4
                },
                {
                    "name": "WB_MASTER",
                    "value": 4
                },
                {
                    "name": "D_WD",
                    "value": 16
                },
                {
                    "name": "BE_WD",
                    "value": 2
                },
                {
                    "name": "ADR_WD",
                    "value": 28
                },
                {
                    "name": "TAR_WD",
                    "value": 4
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "rst_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wbd_taddr_master",
                    "range": {
                        "lsb": 0,
                        "msb": 19
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wbd_din_master",
                    "range": {
                        "lsb": 0,
                        "msb": 159
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wbd_dout_master",
                    "range": {
                        "lsb": 0,
                        "msb": 159
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wbd_adr_master",
                    "range": {
                        "lsb": 0,
                        "msb": 64
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wbd_be_master",
                    "range": {
                        "lsb": 0,
                        "msb": 19
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wbd_we_master",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wbd_ack_master",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "wbd_stb_master",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wbd_cyc_master",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wbd_err_master",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "wbd_rty_master",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "wbd_din_slave",
                    "range": {
                        "lsb": 0,
                        "msb": 159
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wbd_dout_slave",
                    "range": {
                        "lsb": 0,
                        "msb": 159
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wbd_adr_slave",
                    "range": {
                        "lsb": 0,
                        "msb": 64
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wbd_be_slave",
                    "range": {
                        "lsb": 0,
                        "msb": 19
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wbd_we_slave",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "wbd_ack_slave",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wbd_stb_slave",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "wbd_cyc_slave",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "wbd_err_slave",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wbd_rty_slave",
                    "range": {
                        "lsb": 0,
                        "msb": 4
                    },
                    "type": "WIRE"
                }
            ]
        },
        "wb_rd_mem2mem_D_WD#32_BE_WD#4_ADR_WD#13_TAR_WD#4": {
            "file": "26",
            "internalSignals": [
                {
                    "name": "state",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "REG"
                },
                {
                    "name": "cnt",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "REG"
                },
                {
                    "name": "mem_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "REG"
                },
                {
                    "name": "desc_ptr",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "REG"
                },
                {
                    "name": "tWrData",
                    "range": {
                        "lsb": 0,
                        "msb": 23
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 346,
            "module": "wb_rd_mem2mem",
            "parameters": [
                {
                    "name": "D_WD",
                    "value": 16
                },
                {
                    "name": "BE_WD",
                    "value": 2
                },
                {
                    "name": "ADR_WD",
                    "value": 28
                },
                {
                    "name": "TAR_WD",
                    "value": 4
                },
                {
                    "name": "IDLE",
                    "value": 0
                },
                {
                    "name": "DESC_RD",
                    "value": 1
                },
                {
                    "name": "DATA_WAIT",
                    "value": 2
                },
                {
                    "name": "TXFR",
                    "value": 3
                },
                {
                    "name": "MEM_WRITE2",
                    "value": 4
                },
                {
                    "name": "MEM_WRITE3",
                    "value": 5
                },
                {
                    "name": "MEM_WRITE4",
                    "value": 6
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "rst_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cfg_desc_baddr",
                    "range": {
                        "lsb": 6,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "desc_q_empty",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mem_taddr",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mem_full",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mem_afull",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "mem_wr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "mem_din",
                    "range": {
                        "lsb": 0,
                        "msb": 8
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "wbo_dout",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wbo_taddr",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "wbo_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 12
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "wbo_be",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "wbo_we",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "wbo_ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wbo_stb",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "wbo_cyc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "wbo_err",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wbo_rty",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ]
        },
        "wb_wr_mem2mem_D_WD#32_BE_WD#4_ADR_WD#13_TAR_WD#4": {
            "file": "27",
            "internalSignals": [
                {
                    "name": "state",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "REG"
                },
                {
                    "name": "desc_ptr",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "REG"
                },
                {
                    "name": "mem_eop_l",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "tWrData",
                    "range": {
                        "lsb": 0,
                        "msb": 23
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 368,
            "module": "wb_wr_mem2mem",
            "parameters": [
                {
                    "name": "D_WD",
                    "value": 16
                },
                {
                    "name": "BE_WD",
                    "value": 2
                },
                {
                    "name": "ADR_WD",
                    "value": 28
                },
                {
                    "name": "TAR_WD",
                    "value": 4
                },
                {
                    "name": "IDLE",
                    "value": 0
                },
                {
                    "name": "RD_BYTE1",
                    "value": 0
                },
                {
                    "name": "RD_BYTE2",
                    "value": 0
                },
                {
                    "name": "RD_BYTE3",
                    "value": 0
                },
                {
                    "name": "RD_BYTE4",
                    "value": 0
                },
                {
                    "name": "WB_XFR",
                    "value": 0
                },
                {
                    "name": "DESC_WAIT",
                    "value": 0
                },
                {
                    "name": "DESC_XFR",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "rst_n",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mem_taddr",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mem_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mem_empty",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mem_aempty",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "mem_rd",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "mem_dout",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mem_eop",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "cfg_desc_baddr",
                    "range": {
                        "lsb": 6,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "desc_req",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "desc_ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "desc_disccard",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "desc_data",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wbo_din",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "wbo_taddr",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "wbo_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 12
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "wbo_be",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "wbo_we",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "wbo_ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "wbo_stb",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "wbo_cyc",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "direction": "Input",
                    "name": "wbo_err",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wbo_rty",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ]
        }
    }
}
