// Seed: 2140331187
module module_0 (
    input logic id_0,
    output id_1
);
  logic id_2;
  type_6(
      1 & id_0, id_0, id_1 - id_0
  );
  assign id_2 = 1;
  logic id_3;
  assign id_3 = 1;
endmodule
