{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616186912527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616186912535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 19 13:48:32 2021 " "Processing started: Fri Mar 19 13:48:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616186912535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616186912535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616186912535 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616186913224 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616186913224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel_tb " "Found entity 1: TopLevel_tb" {  } { { "TopLevel_tb.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel_tb.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616186925082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616186925082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616186925090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616186925090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616186925094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616186925094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut_imm.sv 1 1 " "Found 1 design units, including 1 entities, in source file lut_imm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LUT_Imm " "Found entity 1: LUT_Imm" {  } { { "LUT_Imm.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/LUT_Imm.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616186925099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616186925099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file lut_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LUT_Add " "Found entity 1: LUT_Add" {  } { { "LUT_Add.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/LUT_Add.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616186925102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616186925102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstROM " "Found entity 1: InstROM" {  } { { "InstROM.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/InstROM.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616186925110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616186925110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instfetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file instfetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstFetch " "Found entity 1: InstFetch" {  } { { "InstFetch.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/InstFetch.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616186925115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616186925115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions (SystemVerilog) " "Found design unit 1: definitions (SystemVerilog)" {  } { { "Definitions.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/Definitions.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616186925118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616186925118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem " "Found entity 1: DataMem" {  } { { "DataMem.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/DataMem.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616186925126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616186925126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ctrl " "Found entity 1: Ctrl" {  } { { "Ctrl.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/Ctrl.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616186925130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616186925130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/ALU_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616186925134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616186925134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/ALU.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616186925142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616186925142 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LoadInst TopLevel.sv(45) " "Verilog HDL Implicit Net warning at TopLevel.sv(45): created implicit net for \"LoadInst\"" {  } { { "TopLevel.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616186925142 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "loadValue TopLevel.sv(49) " "Verilog HDL error at TopLevel.sv(49): object \"loadValue\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "TopLevel.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv" 49 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1616186925142 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616186925291 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 19 13:48:45 2021 " "Processing ended: Fri Mar 19 13:48:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616186925291 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616186925291 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616186925291 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616186925291 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616186925941 ""}
