

================================================================
== Vitis HLS Report for 'pow_32_32_s'
================================================================
* Date:           Wed Mar 29 22:11:21 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cluster
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.289 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |                               |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance           |        Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_log_99_33_s_fu_73          |log_99_33_s          |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_exp_core_32_32_66_s_fu_92  |exp_core_32_32_66_s  |       23|       23|  0.230 us|  0.230 us|    1|    1|      yes|
        +-------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 26 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.06>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x"   --->   Operation 27 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.47ns)   --->   "%icmp_ln1653 = icmp_eq  i32 %x_read, i32 0"   --->   Operation 28 'icmp' 'icmp_ln1653' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%br_ln65 = br i1 %icmp_ln1653, void %if.else9, void %cleanup" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_pow_apfixed.h:65]   --->   Operation 29 'br' 'br_ln65' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %x_read, i32 31"   --->   Operation 30 'bitselect' 'p_Result_97' <Predicate = (!icmp_ln1653)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i32 %x_read"   --->   Operation 31 'sext' 'sext_ln813' <Predicate = (!icmp_ln1653)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.55ns)   --->   "%p_Val2_s = sub i33 0, i33 %sext_ln813"   --->   Operation 32 'sub' 'p_Val2_s' <Predicate = (!icmp_ln1653)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_s = bitset i33 @_ssdm_op_BitSet.i33.i33.i32.i1, i33 %p_Val2_s, i32 32, i1 0"   --->   Operation 33 'bitset' 'p_Result_s' <Predicate = (!icmp_ln1653)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.80ns)   --->   "%select_ln180 = select i1 %p_Result_97, i33 %p_Result_s, i33 %sext_ln813" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_round_copysign_apfixed.h:180]   --->   Operation 34 'select' 'select_ln180' <Predicate = (!icmp_ln1653)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.85>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%x_l_V = bitconcatenate i99 @_ssdm_op_BitConcatenate.i99.i33.i66, i33 %select_ln180, i66 0"   --->   Operation 35 'bitconcatenate' 'x_l_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (4.85ns)   --->   "%ln_x_V = call i72 @log<99, 33>, i99 %x_l_V, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i82 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V, i78 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V, i75 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V, i70 %log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V, i65 %log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V, i60 %log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V"   --->   Operation 36 'call' 'ln_x_V' <Predicate = true> <Delay = 4.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 5.37>
ST_3 : Operation 37 [1/2] (1.58ns)   --->   "%ln_x_V = call i72 @log<99, 33>, i99 %x_l_V, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i82 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V, i78 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V, i75 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V, i70 %log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V, i65 %log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V, i60 %log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V"   --->   Operation 37 'call' 'ln_x_V' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%mul_y_ln_s_V = partselect i41 @_ssdm_op_PartSelect.i41.i72.i32.i32, i72 %ln_x_V, i32 31, i32 71"   --->   Operation 38 'partselect' 'mul_y_ln_s_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [24/24] (3.78ns)   --->   "%exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_pow_apfixed.h:145]   --->   Operation 39 'call' 'exp_r_V' <Predicate = true> <Delay = 3.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.21>
ST_4 : Operation 40 [23/24] (7.21ns)   --->   "%exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_pow_apfixed.h:145]   --->   Operation 40 'call' 'exp_r_V' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.21>
ST_5 : Operation 41 [22/24] (7.21ns)   --->   "%exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_pow_apfixed.h:145]   --->   Operation 41 'call' 'exp_r_V' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.21>
ST_6 : Operation 42 [21/24] (7.21ns)   --->   "%exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_pow_apfixed.h:145]   --->   Operation 42 'call' 'exp_r_V' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.21>
ST_7 : Operation 43 [20/24] (7.21ns)   --->   "%exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_pow_apfixed.h:145]   --->   Operation 43 'call' 'exp_r_V' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.21>
ST_8 : Operation 44 [19/24] (7.21ns)   --->   "%exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_pow_apfixed.h:145]   --->   Operation 44 'call' 'exp_r_V' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 7.21>
ST_9 : Operation 45 [18/24] (7.21ns)   --->   "%exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_pow_apfixed.h:145]   --->   Operation 45 'call' 'exp_r_V' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 7.21>
ST_10 : Operation 46 [17/24] (7.21ns)   --->   "%exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_pow_apfixed.h:145]   --->   Operation 46 'call' 'exp_r_V' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 7.21>
ST_11 : Operation 47 [16/24] (7.21ns)   --->   "%exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_pow_apfixed.h:145]   --->   Operation 47 'call' 'exp_r_V' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.21>
ST_12 : Operation 48 [15/24] (7.21ns)   --->   "%exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_pow_apfixed.h:145]   --->   Operation 48 'call' 'exp_r_V' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 7.21>
ST_13 : Operation 49 [14/24] (7.21ns)   --->   "%exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_pow_apfixed.h:145]   --->   Operation 49 'call' 'exp_r_V' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 7.21>
ST_14 : Operation 50 [13/24] (7.21ns)   --->   "%exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_pow_apfixed.h:145]   --->   Operation 50 'call' 'exp_r_V' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 7.21>
ST_15 : Operation 51 [12/24] (7.21ns)   --->   "%exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_pow_apfixed.h:145]   --->   Operation 51 'call' 'exp_r_V' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.21>
ST_16 : Operation 52 [11/24] (7.21ns)   --->   "%exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_pow_apfixed.h:145]   --->   Operation 52 'call' 'exp_r_V' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 7.21>
ST_17 : Operation 53 [10/24] (7.21ns)   --->   "%exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_pow_apfixed.h:145]   --->   Operation 53 'call' 'exp_r_V' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 7.21>
ST_18 : Operation 54 [9/24] (7.21ns)   --->   "%exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_pow_apfixed.h:145]   --->   Operation 54 'call' 'exp_r_V' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.21>
ST_19 : Operation 55 [8/24] (7.21ns)   --->   "%exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_pow_apfixed.h:145]   --->   Operation 55 'call' 'exp_r_V' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 7.21>
ST_20 : Operation 56 [7/24] (7.21ns)   --->   "%exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_pow_apfixed.h:145]   --->   Operation 56 'call' 'exp_r_V' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.21>
ST_21 : Operation 57 [6/24] (7.21ns)   --->   "%exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_pow_apfixed.h:145]   --->   Operation 57 'call' 'exp_r_V' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 7.21>
ST_22 : Operation 58 [5/24] (7.21ns)   --->   "%exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_pow_apfixed.h:145]   --->   Operation 58 'call' 'exp_r_V' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 7.21>
ST_23 : Operation 59 [4/24] (7.21ns)   --->   "%exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_pow_apfixed.h:145]   --->   Operation 59 'call' 'exp_r_V' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 7.21>
ST_24 : Operation 60 [3/24] (7.21ns)   --->   "%exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_pow_apfixed.h:145]   --->   Operation 60 'call' 'exp_r_V' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 7.21>
ST_25 : Operation 61 [2/24] (7.21ns)   --->   "%exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_pow_apfixed.h:145]   --->   Operation 61 'call' 'exp_r_V' <Predicate = true> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 6.80>
ST_26 : Operation 62 [1/24] (5.21ns)   --->   "%exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_pow_apfixed.h:145]   --->   Operation 62 'call' 'exp_r_V' <Predicate = (!icmp_ln1653)> <Delay = 5.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 63 [1/1] (1.58ns)   --->   "%br_ln0 = br void %cleanup"   --->   Operation 63 'br' 'br_ln0' <Predicate = (!icmp_ln1653)> <Delay = 1.58>
ST_26 : Operation 64 [1/1] (0.00ns)   --->   "%this_V_write_assign = phi i31 %exp_r_V, void %if.else9, i31 0, void %entry"   --->   Operation 64 'phi' 'this_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln190 = ret i31 %this_V_write_assign" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_pow_apfixed.h:190]   --->   Operation 65 'ret' 'ret_ln190' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ log_apfixed_reduce_log_inverse_lut_table_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_4_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_5_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_3_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_2_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read              (read          ) [ 000000000000000000000000000]
icmp_ln1653         (icmp          ) [ 011111111111111111111111111]
br_ln65             (br            ) [ 011111111111111111111111111]
p_Result_97         (bitselect     ) [ 000000000000000000000000000]
sext_ln813          (sext          ) [ 000000000000000000000000000]
p_Val2_s            (sub           ) [ 000000000000000000000000000]
p_Result_s          (bitset        ) [ 000000000000000000000000000]
select_ln180        (select        ) [ 001000000000000000000000000]
x_l_V               (bitconcatenate) [ 000100000000000000000000000]
ln_x_V              (call          ) [ 000000000000000000000000000]
mul_y_ln_s_V        (partselect    ) [ 000000000000000000000000000]
exp_r_V             (call          ) [ 000000000000000000000000000]
br_ln0              (br            ) [ 000000000000000000000000000]
this_V_write_assign (phi           ) [ 000000000000000000000000001]
ret_ln190           (ret           ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="log_apfixed_reduce_log_inverse_lut_table_array_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_log_inverse_lut_table_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="f_x_msb_4_table_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_4_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="f_x_msb_5_table_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_5_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="f_x_msb_3_table_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_3_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="f_x_msb_2_table_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_2_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i33.i33.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i99.i33.i66"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log<99, 33>"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i41.i72.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_core<32, 32, 66>"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="25"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="x_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="62" class="1005" name="this_V_write_assign_reg_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="31" slack="25"/>
<pin id="64" dir="1" index="1" bw="31" slack="25"/>
</pin_list>
<bind>
<opset="this_V_write_assign (phireg) "/>
</bind>
</comp>

<comp id="66" class="1004" name="this_V_write_assign_phi_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="31" slack="0"/>
<pin id="68" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="1" slack="25"/>
<pin id="70" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="4" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="this_V_write_assign/26 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_log_99_33_s_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="72" slack="0"/>
<pin id="75" dir="0" index="1" bw="99" slack="0"/>
<pin id="76" dir="0" index="2" bw="6" slack="0"/>
<pin id="77" dir="0" index="3" bw="82" slack="0"/>
<pin id="78" dir="0" index="4" bw="78" slack="0"/>
<pin id="79" dir="0" index="5" bw="75" slack="0"/>
<pin id="80" dir="0" index="6" bw="70" slack="0"/>
<pin id="81" dir="0" index="7" bw="65" slack="0"/>
<pin id="82" dir="0" index="8" bw="60" slack="0"/>
<pin id="83" dir="1" index="9" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="ln_x_V/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_exp_core_32_32_66_s_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="31" slack="0"/>
<pin id="94" dir="0" index="1" bw="41" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="0"/>
<pin id="96" dir="0" index="3" bw="16" slack="0"/>
<pin id="97" dir="0" index="4" bw="51" slack="0"/>
<pin id="98" dir="0" index="5" bw="64" slack="0"/>
<pin id="99" dir="0" index="6" bw="68" slack="0"/>
<pin id="100" dir="1" index="7" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="exp_r_V/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="icmp_ln1653_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="25"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1653/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_Result_97_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="6" slack="0"/>
<pin id="118" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_97/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="sext_ln813_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_Val2_s_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_Result_s_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="33" slack="0"/>
<pin id="134" dir="0" index="1" bw="33" slack="0"/>
<pin id="135" dir="0" index="2" bw="7" slack="0"/>
<pin id="136" dir="0" index="3" bw="1" slack="0"/>
<pin id="137" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="select_ln180_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="33" slack="0"/>
<pin id="145" dir="0" index="2" bw="32" slack="0"/>
<pin id="146" dir="1" index="3" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln180/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="x_l_V_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="99" slack="0"/>
<pin id="152" dir="0" index="1" bw="33" slack="1"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="99" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_l_V/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="mul_y_ln_s_V_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="41" slack="0"/>
<pin id="160" dir="0" index="1" bw="72" slack="0"/>
<pin id="161" dir="0" index="2" bw="6" slack="0"/>
<pin id="162" dir="0" index="3" bw="8" slack="0"/>
<pin id="163" dir="1" index="4" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mul_y_ln_s_V/3 "/>
</bind>
</comp>

<comp id="169" class="1005" name="icmp_ln1653_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="25"/>
<pin id="171" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1653 "/>
</bind>
</comp>

<comp id="173" class="1005" name="select_ln180_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="33" slack="1"/>
<pin id="175" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="select_ln180 "/>
</bind>
</comp>

<comp id="178" class="1005" name="x_l_V_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="99" slack="1"/>
<pin id="180" dir="1" index="1" bw="99" slack="1"/>
</pin_list>
<bind>
<opset="x_l_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="26" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="65"><net_src comp="54" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="72"><net_src comp="62" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="84"><net_src comp="46" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="73" pin=3"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="73" pin=4"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="73" pin=5"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="73" pin=6"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="73" pin=7"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="73" pin=8"/></net>

<net id="101"><net_src comp="92" pin="7"/><net_sink comp="66" pin=0"/></net>

<net id="102"><net_src comp="52" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="92" pin=4"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="92" pin=5"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="92" pin=6"/></net>

<net id="112"><net_src comp="56" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="56" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="125"><net_src comp="56" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="122" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="126" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="141"><net_src comp="40" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="147"><net_src comp="114" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="132" pin="4"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="122" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="44" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="157"><net_src comp="150" pin="3"/><net_sink comp="73" pin=1"/></net>

<net id="164"><net_src comp="48" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="73" pin="9"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="32" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="50" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="168"><net_src comp="158" pin="4"/><net_sink comp="92" pin=1"/></net>

<net id="172"><net_src comp="108" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="142" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="181"><net_src comp="150" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="73" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: pow<32, 32> : x | {1 }
	Port: pow<32, 32> : log_apfixed_reduce_log_inverse_lut_table_array_V | {2 3 }
	Port: pow<32, 32> : log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V | {2 3 }
	Port: pow<32, 32> : log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V | {2 3 }
	Port: pow<32, 32> : log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V | {2 3 }
	Port: pow<32, 32> : log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V | {2 3 }
	Port: pow<32, 32> : log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V | {2 3 }
	Port: pow<32, 32> : log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V | {2 3 }
	Port: pow<32, 32> : f_x_msb_4_table_V | {3 4 }
	Port: pow<32, 32> : f_x_msb_5_table_V | {5 6 }
	Port: pow<32, 32> : f_x_msb_3_table_V | {6 7 }
	Port: pow<32, 32> : f_x_msb_2_table_V | {12 13 }
	Port: pow<32, 32> : exp_x_msb_1_table_V | {18 19 }
  - Chain level:
	State 1
		br_ln65 : 1
		p_Val2_s : 1
		p_Result_s : 2
		select_ln180 : 3
	State 2
		ln_x_V : 1
	State 3
		mul_y_ln_s_V : 1
		exp_r_V : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		this_V_write_assign : 1
		ret_ln190 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|   call   |     grp_log_99_33_s_fu_73     |    21   |  34.936 |   7404  |   4264  |
|          | grp_exp_core_32_32_66_s_fu_92 |    24   |  23.82  |   3158  |   1584  |
|----------|-------------------------------|---------|---------|---------|---------|
|    sub   |        p_Val2_s_fu_126        |    0    |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|---------|
|  select  |      select_ln180_fu_142      |    0    |    0    |    0    |    33   |
|----------|-------------------------------|---------|---------|---------|---------|
|   icmp   |       icmp_ln1653_fu_108      |    0    |    0    |    0    |    18   |
|----------|-------------------------------|---------|---------|---------|---------|
|   read   |       x_read_read_fu_56       |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
| bitselect|       p_Result_97_fu_114      |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   sext   |       sext_ln813_fu_122       |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|  bitset  |       p_Result_s_fu_132       |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|bitconcatenate|          x_l_V_fu_150         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|partselect|      mul_y_ln_s_V_fu_158      |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    45   |  58.756 |  10562  |   5938  |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    icmp_ln1653_reg_169   |    1   |
|   select_ln180_reg_173   |   33   |
|this_V_write_assign_reg_62|   31   |
|       x_l_V_reg_178      |   99   |
+--------------------------+--------+
|           Total          |   164  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
| grp_log_99_33_s_fu_73 |  p1  |   2  |  99  |   198  ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   198  ||  1.588  ||    9    |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   45   |   58   |  10562 |  5938  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   164  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   45   |   60   |  10726 |  5947  |
+-----------+--------+--------+--------+--------+
