// Seed: 1837928301
module module_0 (
    input  id_0,
    input  id_1,
    output id_2,
    input  id_3
);
  assign id_2 = 1;
  assign id_2 = 1;
  logic id_4;
  logic id_5;
  always #1;
  always #1 begin
    id_5 = id_3;
  end
endmodule
