module regfile (ReadData1, ReadData2, WriteData, 
					 ReadRegister1, ReadRegister2, WriteRegister,
					 RegWrite, clk);
  output logic ReadData1, ReadData2;
  input logic ReadRegister1, ReadRegister2, WriteRegister, WriteData, RegWrite, clk;
  
  
  

endmodule