
gc_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c708  00000470  60000470  00008470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  6000cb78  00018000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000560  20000008  6000cb80  00018008  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000230  20000568  6000d0e0  00018568  2**2
                  ALLOC
  5 .comment      00000331  00000000  00000000  00018568  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000009e0  00000000  00000000  00018899  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00001a25  00000000  00000000  00019279  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000e502  00000000  00000000  0001ac9e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001c4f  00000000  00000000  000291a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00005555  00000000  00000000  0002adef  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00002f2c  00000000  00000000  00030344  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00004ea8  00000000  00000000  00033270  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000034cc  00000000  00000000  00038118  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00071bdf  00000000  00000000  0003b5e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  000ad1c3  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000950  00000000  00000000  000ad1e8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
            cmd_buffer[3] = address & 0xFF;

            if(wait_ready())
                return SPI_FLASH_UNSUCCESS;

            MSS_SPI_transfer_block( SPI_INSTANCE,
     470:	f240 5368 	movw	r3, #1384	; 0x568
                                    cmd_buffer,
                                    sizeof(cmd_buffer),
                                    0,
                                    0 );
            if(wait_ready())
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
                return SPI_FLASH_UNSUCCESS;
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
            MSS_SPI_clear_slave_select( SPI_INSTANCE, SPI_SLAVE );
     484:	f240 0008 	movw	r0, #8
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
        }
        break;
        case SPI_FLASH_32KBLOCK_ERASE:
        {
            uint32_t address = peram1 & BLOCK_ALIGN_MASK_32K;
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <CONTROLLER_setup_mem>:
     4a0:	b580      	push	{r7, lr}
            uint8_t cmd_buffer[4];
            /* Send Write Enable command */
            cmd_buffer[0] = WRITE_ENABLE_CMD;
     4a2:	af00      	add	r7, sp, #0
     4a4:	f04f 0008 	mov.w	r0, #8

            wait_ready();
     4a8:	f003 fc3a 	bl	3d20 <malloc>
            MSS_SPI_set_slave_select( SPI_INSTANCE, SPI_SLAVE );
     4ac:	4603      	mov	r3, r0
     4ae:	461a      	mov	r2, r3
     4b0:	f240 53f4 	movw	r3, #1524	; 0x5f4
     4b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4b8:	601a      	str	r2, [r3, #0]
     4ba:	f240 53f4 	movw	r3, #1524	; 0x5f4
            MSS_SPI_transfer_block( SPI_INSTANCE, cmd_buffer, 1, 0, 0 );
     4be:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4c2:	681b      	ldr	r3, [r3, #0]
     4c4:	461a      	mov	r2, r3
     4c6:	f240 53f8 	movw	r3, #1528	; 0x5f8
     4ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4ce:	601a      	str	r2, [r3, #0]
     4d0:	bd80      	pop	{r7, pc}
     4d2:	bf00      	nop

000004d4 <CONTROLLER_load>:
     4d4:	b480      	push	{r7}
     4d6:	af00      	add	r7, sp, #0
     4d8:	f240 53f4 	movw	r3, #1524	; 0x5f4

            /* Send Chip Erase command */
            cmd_buffer[0] = ERASE_32K_BLOCK_OPCODE;
     4dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4e0:	681a      	ldr	r2, [r3, #0]
            cmd_buffer[1] = (address >> 16) & 0xFF;
     4e2:	f240 0300 	movw	r3, #0
     4e6:	f2c4 0305 	movt	r3, #16389	; 0x4005
     4ea:	681b      	ldr	r3, [r3, #0]
            cmd_buffer[2] = (address >> 8 ) & 0xFF;
     4ec:	6013      	str	r3, [r2, #0]
     4ee:	f240 53f4 	movw	r3, #1524	; 0x5f4
     4f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
            cmd_buffer[3] = address & 0xFF;
     4f6:	681b      	ldr	r3, [r3, #0]
     4f8:	f103 0204 	add.w	r2, r3, #4

            if(wait_ready())
     4fc:	f240 0304 	movw	r3, #4
     500:	f2c4 0305 	movt	r3, #16389	; 0x4005
     504:	681b      	ldr	r3, [r3, #0]
                return SPI_FLASH_UNSUCCESS;
     506:	6013      	str	r3, [r2, #0]
     508:	46bd      	mov	sp, r7
     50a:	bc80      	pop	{r7}

            MSS_SPI_transfer_block( SPI_INSTANCE,
     50c:	4770      	bx	lr
     50e:	bf00      	nop

00000510 <initItemWeights>:
     510:	b5f0      	push	{r4, r5, r6, r7, lr}
     512:	b083      	sub	sp, #12
     514:	af00      	add	r7, sp, #0
     516:	f04f 0300 	mov.w	r3, #0
     51a:	607b      	str	r3, [r7, #4]
     51c:	e029      	b.n	572 <initItemWeights+0x62>
     51e:	687e      	ldr	r6, [r7, #4]
     520:	687a      	ldr	r2, [r7, #4]
     522:	f240 0320 	movw	r3, #32
     526:	f2c2 0300 	movt	r3, #8192	; 0x2000
     52a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
                                    cmd_buffer,
                                    sizeof(cmd_buffer),
                                    0,
                                    0 );
            if(wait_ready())
     52e:	4413      	add	r3, r2
     530:	e9d3 4500 	ldrd	r4, r5, [r3]
     534:	f240 0338 	movw	r3, #56	; 0x38
                return SPI_FLASH_UNSUCCESS;
     538:	f2c2 0300 	movt	r3, #8192	; 0x2000

            MSS_SPI_clear_slave_select( SPI_INSTANCE, SPI_SLAVE );
     53c:	681b      	ldr	r3, [r3, #0]
     53e:	4618      	mov	r0, r3
     540:	f003 f876 	bl	3630 <__aeabi_i2d>
     544:	4602      	mov	r2, r0
     546:	460b      	mov	r3, r1
     548:	4620      	mov	r0, r4
     54a:	4629      	mov	r1, r5
        }
        break;
     54c:	f003 f8d6 	bl	36fc <__aeabi_dmul>
        case SPI_FLASH_64KBLOCK_ERASE:
        {
            uint32_t address = peram1 & BLOCK_ALIGN_MASK_64K;
     550:	4602      	mov	r2, r0
     552:	460b      	mov	r3, r1
     554:	4610      	mov	r0, r2
     556:	4619      	mov	r1, r3
     558:	f003 fb6a 	bl	3c30 <__aeabi_d2iz>
            uint8_t cmd_buffer[4];
            /* Send Write Enable command */
            cmd_buffer[0] = WRITE_ENABLE_CMD;
     55c:	4602      	mov	r2, r0
     55e:	f240 53fc 	movw	r3, #1532	; 0x5fc

            if(wait_ready())
     562:	f2c2 0300 	movt	r3, #8192	; 0x2000
     566:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
                return SPI_FLASH_UNSUCCESS;
     56a:	687b      	ldr	r3, [r7, #4]
     56c:	f103 0301 	add.w	r3, r3, #1

            MSS_SPI_set_slave_select( SPI_INSTANCE, SPI_SLAVE );
     570:	607b      	str	r3, [r7, #4]
     572:	687b      	ldr	r3, [r7, #4]
     574:	2b02      	cmp	r3, #2
     576:	ddd2      	ble.n	51e <initItemWeights+0xe>
     578:	f107 070c 	add.w	r7, r7, #12
     57c:	46bd      	mov	sp, r7
     57e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000580 <getNewItem>:
            MSS_SPI_transfer_block( SPI_INSTANCE, cmd_buffer, 1, 0, 0 );
     580:	b580      	push	{r7, lr}
     582:	b082      	sub	sp, #8
     584:	af00      	add	r7, sp, #0
     586:	f003 ff1f 	bl	43c8 <rand>
     58a:	4602      	mov	r2, r0
     58c:	f240 0338 	movw	r3, #56	; 0x38
     590:	f2c2 0300 	movt	r3, #8192	; 0x2000
     594:	681b      	ldr	r3, [r3, #0]
     596:	fb92 f1f3 	sdiv	r1, r2, r3
     59a:	fb03 f301 	mul.w	r3, r3, r1
     59e:	ebc3 0302 	rsb	r3, r3, r2

             /* Send Chip Erase command */
            cmd_buffer[0] = ERASE_64K_BLOCK_OPCODE;
     5a2:	603b      	str	r3, [r7, #0]
     5a4:	f04f 0300 	mov.w	r3, #0
            cmd_buffer[1] = (address >> 16) & 0xFF;
     5a8:	607b      	str	r3, [r7, #4]
     5aa:	e01b      	b.n	5e4 <getNewItem+0x64>
     5ac:	687a      	ldr	r2, [r7, #4]
     5ae:	f240 53fc 	movw	r3, #1532	; 0x5fc
            cmd_buffer[2] = (address >> 8 ) & 0xFF;
     5b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5b6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
            cmd_buffer[3] = address & 0xFF;
     5ba:	683b      	ldr	r3, [r7, #0]
     5bc:	429a      	cmp	r2, r3
     5be:	dd02      	ble.n	5c6 <getNewItem+0x46>

            if(wait_ready())
     5c0:	687b      	ldr	r3, [r7, #4]
     5c2:	b2db      	uxtb	r3, r3
     5c4:	e013      	b.n	5ee <getNewItem+0x6e>
     5c6:	687a      	ldr	r2, [r7, #4]
     5c8:	f240 53fc 	movw	r3, #1532	; 0x5fc
                return SPI_FLASH_UNSUCCESS;
     5cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
            MSS_SPI_transfer_block( SPI_INSTANCE,
     5d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
     5d4:	683a      	ldr	r2, [r7, #0]
     5d6:	ebc3 0302 	rsb	r3, r3, r2
     5da:	603b      	str	r3, [r7, #0]
     5dc:	687b      	ldr	r3, [r7, #4]
     5de:	f103 0301 	add.w	r3, r3, #1
     5e2:	607b      	str	r3, [r7, #4]
     5e4:	687b      	ldr	r3, [r7, #4]
     5e6:	2b02      	cmp	r3, #2
     5e8:	dde0      	ble.n	5ac <getNewItem+0x2c>
     5ea:	f04f 0303 	mov.w	r3, #3
     5ee:	4618      	mov	r0, r3
                                    cmd_buffer,
                                    sizeof(cmd_buffer),
                                    0,
                                    0 );
            if(wait_ready())
     5f0:	f107 0708 	add.w	r7, r7, #8
     5f4:	46bd      	mov	sp, r7
     5f6:	bd80      	pop	{r7, pc}

000005f8 <handleItemGrab>:
     5f8:	b580      	push	{r7, lr}
                return SPI_FLASH_UNSUCCESS;
     5fa:	b094      	sub	sp, #80	; 0x50
     5fc:	af00      	add	r7, sp, #0
     5fe:	f240 030c 	movw	r3, #12

            MSS_SPI_clear_slave_select( SPI_INSTANCE, SPI_SLAVE );
     602:	f2c2 0300 	movt	r3, #8192	; 0x2000
     606:	781b      	ldrb	r3, [r3, #0]
     608:	2b03      	cmp	r3, #3
     60a:	d123      	bne.n	654 <handleItemGrab+0x5c>
     60c:	f7ff ffb8 	bl	580 <getNewItem>
        }
        break;
     610:	4603      	mov	r3, r0
        case SPI_FLASH_GET_STATUS:
        {
            uint8_t status;
            uint8_t command = READ_STATUS;
     612:	461a      	mov	r2, r3
     614:	f240 030c 	movw	r3, #12

            MSS_SPI_transfer_block( SPI_INSTANCE,
     618:	f2c2 0300 	movt	r3, #8192	; 0x2000
     61c:	701a      	strb	r2, [r3, #0]
     61e:	f240 030c 	movw	r3, #12
     622:	f2c2 0300 	movt	r3, #8192	; 0x2000
     626:	781b      	ldrb	r3, [r3, #0]
     628:	461a      	mov	r2, r3
     62a:	f240 0310 	movw	r3, #16
     62e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     632:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
     636:	463a      	mov	r2, r7
                                    &command,
                                    sizeof(uint8_t),
                                    &status,
                                    sizeof(status) );
            return status;
     638:	4610      	mov	r0, r2
     63a:	f04f 0150 	mov.w	r1, #80	; 0x50
        }
        break;

        default:
              return SPI_FLASH_INVALID_ARGUMENTS;
     63e:	f24c 42b4 	movw	r2, #50356	; 0xc4b4
        break;
    }
    return 0;
     642:	f2c0 0200 	movt	r2, #0
}
     646:	f003 ff57 	bl	44f8 <snprintf>
     64a:	463b      	mov	r3, r7
     64c:	4618      	mov	r0, r3
     64e:	f000 f841 	bl	6d4 <LCD_print>
    //Can't get item if already have one
    if(CURRENT_ITEM != MAX_NUM_ITEMS) {
    	return;
    }
    CURRENT_ITEM = getNewItem();
    LCD_printf("Picked up %s", ITEM_NAMES[CURRENT_ITEM]);
     652:	e000      	b.n	656 <handleItemGrab+0x5e>
}

void handleItemGrab() {
    //Can't get item if already have one
    if(CURRENT_ITEM != MAX_NUM_ITEMS) {
    	return;
     654:	bf00      	nop
    }
    CURRENT_ITEM = getNewItem();
    LCD_printf("Picked up %s", ITEM_NAMES[CURRENT_ITEM]);
}
     656:	f107 0750 	add.w	r7, r7, #80	; 0x50
     65a:	46bd      	mov	sp, r7
     65c:	bd80      	pop	{r7, pc}
     65e:	bf00      	nop

00000660 <LCD_init>:
#define LCD_UART_BASE_ADDR (FPGA_FABRIC_BASE + 0x200)
#define BAUD_VALUE_9600 ((100000000 /(9600 * 16)) - 1)

UART_instance_t lcd_uart;

void LCD_init() {
     660:	b580      	push	{r7, lr}
     662:	af00      	add	r7, sp, #0
	//MSS_UART_init(&g_mss_uart1, MSS_UART_9600_BAUD, MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);

	UART_init(&lcd_uart, LCD_UART_BASE_ADDR, BAUD_VALUE_9600, (DATA_8_BITS | NO_PARITY));
     664:	f240 6008 	movw	r0, #1544	; 0x608
     668:	f2c2 0000 	movt	r0, #8192	; 0x2000
     66c:	f240 2100 	movw	r1, #512	; 0x200
     670:	f2c4 0105 	movt	r1, #16389	; 0x4005
     674:	f240 228a 	movw	r2, #650	; 0x28a
     678:	f04f 0301 	mov.w	r3, #1
     67c:	f001 fefc 	bl	2478 <UART_init>
}
     680:	bd80      	pop	{r7, pc}
     682:	bf00      	nop

00000684 <LCD_clear>:

void LCD_clear() {
     684:	b580      	push	{r7, lr}
     686:	b082      	sub	sp, #8
     688:	af00      	add	r7, sp, #0
	uint8_t clearCommand[2];
	clearCommand[0] = 0xfe;
     68a:	f06f 0301 	mvn.w	r3, #1
     68e:	713b      	strb	r3, [r7, #4]
	clearCommand[1] = 0x01;
     690:	f04f 0301 	mov.w	r3, #1
     694:	717b      	strb	r3, [r7, #5]

	//MSS_UART_polled_tx(&g_mss_uart1, clearCommand, 2);

	UART_send(&lcd_uart, clearCommand, 2);
     696:	f107 0304 	add.w	r3, r7, #4
     69a:	f240 6008 	movw	r0, #1544	; 0x608
     69e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     6a2:	4619      	mov	r1, r3
     6a4:	f04f 0202 	mov.w	r2, #2
     6a8:	f002 f836 	bl	2718 <UART_send>
}
     6ac:	f107 0708 	add.w	r7, r7, #8
     6b0:	46bd      	mov	sp, r7
     6b2:	bd80      	pop	{r7, pc}

000006b4 <LCD_print_append>:

void LCD_print_append(char *string) {
     6b4:	b580      	push	{r7, lr}
     6b6:	b082      	sub	sp, #8
     6b8:	af00      	add	r7, sp, #0
     6ba:	6078      	str	r0, [r7, #4]
	//MSS_UART_polled_tx_string(&g_mss_uart1, string);
	UART_polled_tx_string(&lcd_uart, string);
     6bc:	f240 6008 	movw	r0, #1544	; 0x608
     6c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
     6c4:	6879      	ldr	r1, [r7, #4]
     6c6:	f002 f8d5 	bl	2874 <UART_polled_tx_string>
}
     6ca:	f107 0708 	add.w	r7, r7, #8
     6ce:	46bd      	mov	sp, r7
     6d0:	bd80      	pop	{r7, pc}
     6d2:	bf00      	nop

000006d4 <LCD_print>:

void LCD_print(char *string) {
     6d4:	b580      	push	{r7, lr}
     6d6:	b082      	sub	sp, #8
     6d8:	af00      	add	r7, sp, #0
     6da:	6078      	str	r0, [r7, #4]
	LCD_clear();
     6dc:	f7ff ffd2 	bl	684 <LCD_clear>
	LCD_print_append(string);
     6e0:	6878      	ldr	r0, [r7, #4]
     6e2:	f7ff ffe7 	bl	6b4 <LCD_print_append>
}
     6e6:	f107 0708 	add.w	r7, r7, #8
     6ea:	46bd      	mov	sp, r7
     6ec:	bd80      	pop	{r7, pc}
     6ee:	bf00      	nop

000006f0 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
     6f0:	b480      	push	{r7}
     6f2:	b083      	sub	sp, #12
     6f4:	af00      	add	r7, sp, #0
     6f6:	4603      	mov	r3, r0
     6f8:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     6fa:	f24e 1300 	movw	r3, #57600	; 0xe100
     6fe:	f2ce 0300 	movt	r3, #57344	; 0xe000
     702:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     706:	ea4f 1252 	mov.w	r2, r2, lsr #5
     70a:	88f9      	ldrh	r1, [r7, #6]
     70c:	f001 011f 	and.w	r1, r1, #31
     710:	f04f 0001 	mov.w	r0, #1
     714:	fa00 f101 	lsl.w	r1, r0, r1
     718:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     71c:	f107 070c 	add.w	r7, r7, #12
     720:	46bd      	mov	sp, r7
     722:	bc80      	pop	{r7}
     724:	4770      	bx	lr
     726:	bf00      	nop

00000728 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
     728:	b480      	push	{r7}
     72a:	b083      	sub	sp, #12
     72c:	af00      	add	r7, sp, #0
     72e:	4603      	mov	r3, r0
     730:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     732:	f24e 1300 	movw	r3, #57600	; 0xe100
     736:	f2ce 0300 	movt	r3, #57344	; 0xe000
     73a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     73e:	ea4f 1252 	mov.w	r2, r2, lsr #5
     742:	88f9      	ldrh	r1, [r7, #6]
     744:	f001 011f 	and.w	r1, r1, #31
     748:	f04f 0001 	mov.w	r0, #1
     74c:	fa00 f101 	lsl.w	r1, r0, r1
     750:	f102 0260 	add.w	r2, r2, #96	; 0x60
     754:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     758:	f107 070c 	add.w	r7, r7, #12
     75c:	46bd      	mov	sp, r7
     75e:	bc80      	pop	{r7}
     760:	4770      	bx	lr
     762:	bf00      	nop

00000764 <setPWM>:
int lastVals[10];
int arrCount=0;


// Range between -1 and 1
void setPWM(double percentage) {
     764:	b5b0      	push	{r4, r5, r7, lr}
     766:	b084      	sub	sp, #16
     768:	af00      	add	r7, sp, #0
     76a:	e9c7 0100 	strd	r0, r1, [r7]
        volatile uint32_t lengthOfLow;
        int isNegative = percentage < 0;
     76e:	f04f 0300 	mov.w	r3, #0
     772:	60fb      	str	r3, [r7, #12]
     774:	e9d7 0100 	ldrd	r0, r1, [r7]
     778:	f04f 0200 	mov.w	r2, #0
     77c:	f04f 0300 	mov.w	r3, #0
     780:	f003 fa2e 	bl	3be0 <__aeabi_dcmplt>
     784:	4603      	mov	r3, r0
     786:	2b00      	cmp	r3, #0
     788:	d002      	beq.n	790 <setPWM+0x2c>
     78a:	f04f 0301 	mov.w	r3, #1
     78e:	60fb      	str	r3, [r7, #12]
        if(isNegative) {
     790:	68fb      	ldr	r3, [r7, #12]
     792:	2b00      	cmp	r3, #0
     794:	d00a      	beq.n	7ac <setPWM+0x48>
                percentage *= -1;
     796:	683b      	ldr	r3, [r7, #0]
     798:	603b      	str	r3, [r7, #0]
     79a:	687b      	ldr	r3, [r7, #4]
     79c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
     7a0:	607b      	str	r3, [r7, #4]
                MYTIMER_set_motor_direction(-1);
     7a2:	f04f 30ff 	mov.w	r0, #4294967295
     7a6:	f000 fa65 	bl	c74 <MYTIMER_set_motor_direction>
     7aa:	e017      	b.n	7dc <setPWM+0x78>
        }
        else if(percentage >= 0.125){
     7ac:	f04f 0300 	mov.w	r3, #0
     7b0:	461c      	mov	r4, r3
     7b2:	e9d7 0100 	ldrd	r0, r1, [r7]
     7b6:	f04f 0200 	mov.w	r2, #0
     7ba:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
     7be:	f003 fa23 	bl	3c08 <__aeabi_dcmpge>
     7c2:	4603      	mov	r3, r0
     7c4:	2b00      	cmp	r3, #0
     7c6:	d002      	beq.n	7ce <setPWM+0x6a>
     7c8:	f04f 0301 	mov.w	r3, #1
     7cc:	461c      	mov	r4, r3
     7ce:	b2e3      	uxtb	r3, r4
     7d0:	2b00      	cmp	r3, #0
     7d2:	d003      	beq.n	7dc <setPWM+0x78>
                MYTIMER_set_motor_direction(1);
     7d4:	f04f 0001 	mov.w	r0, #1
     7d8:	f000 fa4c 	bl	c74 <MYTIMER_set_motor_direction>
        }
        if(percentage < 0.125) {
     7dc:	f04f 0300 	mov.w	r3, #0
     7e0:	461c      	mov	r4, r3
     7e2:	e9d7 0100 	ldrd	r0, r1, [r7]
     7e6:	f04f 0200 	mov.w	r2, #0
     7ea:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
     7ee:	f003 f9f7 	bl	3be0 <__aeabi_dcmplt>
     7f2:	4603      	mov	r3, r0
     7f4:	2b00      	cmp	r3, #0
     7f6:	d002      	beq.n	7fe <setPWM+0x9a>
     7f8:	f04f 0301 	mov.w	r3, #1
     7fc:	461c      	mov	r4, r3
     7fe:	b2e3      	uxtb	r3, r4
     800:	2b00      	cmp	r3, #0
     802:	d003      	beq.n	80c <setPWM+0xa8>
                MYTIMER_set_motor_direction(0);
     804:	f04f 0000 	mov.w	r0, #0
     808:	f000 fa34 	bl	c74 <MYTIMER_set_motor_direction>
        }
        lengthOfLow = period*(1-percentage);
     80c:	f240 6344 	movw	r3, #1604	; 0x644
     810:	f2c2 0300 	movt	r3, #8192	; 0x2000
     814:	681b      	ldr	r3, [r3, #0]
     816:	4618      	mov	r0, r3
     818:	f002 fefa 	bl	3610 <__aeabi_ui2d>
     81c:	4604      	mov	r4, r0
     81e:	460d      	mov	r5, r1
     820:	f04f 0000 	mov.w	r0, #0
     824:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
     828:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
     82c:	e9d7 2300 	ldrd	r2, r3, [r7]
     830:	f002 fdb0 	bl	3394 <__aeabi_dsub>
     834:	4602      	mov	r2, r0
     836:	460b      	mov	r3, r1
     838:	4620      	mov	r0, r4
     83a:	4629      	mov	r1, r5
     83c:	f002 ff5e 	bl	36fc <__aeabi_dmul>
     840:	4602      	mov	r2, r0
     842:	460b      	mov	r3, r1
     844:	4610      	mov	r0, r2
     846:	4619      	mov	r1, r3
     848:	f003 fa1a 	bl	3c80 <__aeabi_d2uiz>
     84c:	4603      	mov	r3, r0
     84e:	60bb      	str	r3, [r7, #8]
        if(percentage <= 1 && percentage >= -1) {
     850:	f04f 0300 	mov.w	r3, #0
     854:	461c      	mov	r4, r3
     856:	e9d7 0100 	ldrd	r0, r1, [r7]
     85a:	f04f 0200 	mov.w	r2, #0
     85e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
     862:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
     866:	f003 f9c5 	bl	3bf4 <__aeabi_dcmple>
     86a:	4603      	mov	r3, r0
     86c:	2b00      	cmp	r3, #0
     86e:	d002      	beq.n	876 <setPWM+0x112>
     870:	f04f 0301 	mov.w	r3, #1
     874:	461c      	mov	r4, r3
     876:	b2e3      	uxtb	r3, r4
     878:	2b00      	cmp	r3, #0
     87a:	d019      	beq.n	8b0 <setPWM+0x14c>
     87c:	f04f 0300 	mov.w	r3, #0
     880:	461c      	mov	r4, r3
     882:	e9d7 0100 	ldrd	r0, r1, [r7]
     886:	f04f 0200 	mov.w	r2, #0
     88a:	f04f 433f 	mov.w	r3, #3204448256	; 0xbf000000
     88e:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
     892:	f003 f9b9 	bl	3c08 <__aeabi_dcmpge>
     896:	4603      	mov	r3, r0
     898:	2b00      	cmp	r3, #0
     89a:	d002      	beq.n	8a2 <setPWM+0x13e>
     89c:	f04f 0301 	mov.w	r3, #1
     8a0:	461c      	mov	r4, r3
     8a2:	b2e3      	uxtb	r3, r4
     8a4:	2b00      	cmp	r3, #0
     8a6:	d003      	beq.n	8b0 <setPWM+0x14c>
                MYTIMER_setCompareVal(lengthOfLow);
     8a8:	68bb      	ldr	r3, [r7, #8]
     8aa:	4618      	mov	r0, r3
     8ac:	f000 f990 	bl	bd0 <MYTIMER_setCompareVal>
        }
}
     8b0:	f107 0710 	add.w	r7, r7, #16
     8b4:	46bd      	mov	sp, r7
     8b6:	bdb0      	pop	{r4, r5, r7, pc}

000008b8 <GPIO2_IRQHandler>:
__attribute__ ((interrupt)) void GPIO2_IRQHandler( void ){
     8b8:	4668      	mov	r0, sp
     8ba:	f020 0107 	bic.w	r1, r0, #7
     8be:	468d      	mov	sp, r1
     8c0:	b589      	push	{r0, r3, r7, lr}
     8c2:	af00      	add	r7, sp, #0
	printf("Reflective sensor sees something\n\r");
     8c4:	f24c 40c4 	movw	r0, #50372	; 0xc4c4
     8c8:	f2c0 0000 	movt	r0, #0
     8cc:	f003 fd06 	bl	42dc <printf>
	handleItemGrab();
     8d0:	f7ff fe92 	bl	5f8 <handleItemGrab>
	MSS_GPIO_clear_irq( MSS_GPIO_2 );
     8d4:	f04f 0002 	mov.w	r0, #2
     8d8:	f001 fc84 	bl	21e4 <MSS_GPIO_clear_irq>
}
     8dc:	46bd      	mov	sp, r7
     8de:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
     8e2:	4685      	mov	sp, r0
     8e4:	4770      	bx	lr
     8e6:	bf00      	nop

000008e8 <Fabric_IRQHandler>:
__attribute__ ((interrupt)) void Fabric_IRQHandler( void )
{
     8e8:	4668      	mov	r0, sp
     8ea:	f020 0107 	bic.w	r1, r0, #7
     8ee:	468d      	mov	sp, r1
     8f0:	b581      	push	{r0, r7, lr}
     8f2:	b083      	sub	sp, #12
     8f4:	af00      	add	r7, sp, #0

    //uint32_t time = MYTIMER_getCounterVal();
    uint32_t status = MYTIMER_getInterrupt_status();
     8f6:	f000 f98d 	bl	c14 <MYTIMER_getInterrupt_status>
     8fa:	4603      	mov	r3, r0
     8fc:	607b      	str	r3, [r7, #4]
    if(status == 12)
    {
            printf("Sync time: %ld, Async time: %ld, diff: %ld\n\r", sync_out, async_out, sync_out - async_out);
    }
    */
    count ++;
     8fe:	f240 633c 	movw	r3, #1596	; 0x63c
     902:	f2c2 0300 	movt	r3, #8192	; 0x2000
     906:	681b      	ldr	r3, [r3, #0]
     908:	f103 0201 	add.w	r2, r3, #1
     90c:	f240 633c 	movw	r3, #1596	; 0x63c
     910:	f2c2 0300 	movt	r3, #8192	; 0x2000
     914:	601a      	str	r2, [r3, #0]
    NVIC_ClearPendingIRQ( Fabric_IRQn );
     916:	f04f 001f 	mov.w	r0, #31
     91a:	f7ff ff05 	bl	728 <NVIC_ClearPendingIRQ>
}
     91e:	f107 070c 	add.w	r7, r7, #12
     922:	46bd      	mov	sp, r7
     924:	e8bd 4081 	ldmia.w	sp!, {r0, r7, lr}
     928:	4685      	mov	sp, r0
     92a:	4770      	bx	lr

0000092c <main>:

int main()
{
     92c:	b580      	push	{r7, lr}
     92e:	b09c      	sub	sp, #112	; 0x70
     930:	af02      	add	r7, sp, #8
	sound_init();
     932:	f000 fb25 	bl	f80 <sound_init>

        volatile int d = 0;
     936:	f04f 0300 	mov.w	r3, #0
     93a:	653b      	str	r3, [r7, #80]	; 0x50
        cmpVal = 2000000;
     93c:	f240 6348 	movw	r3, #1608	; 0x648
     940:	f2c2 0300 	movt	r3, #8192	; 0x2000
     944:	f248 4280 	movw	r2, #33920	; 0x8480
     948:	f2c0 021e 	movt	r2, #30
     94c:	601a      	str	r2, [r3, #0]
        period = 20000000;
     94e:	f240 6344 	movw	r3, #1604	; 0x644
     952:	f2c2 0300 	movt	r3, #8192	; 0x2000
     956:	f642 5200 	movw	r2, #11520	; 0x2d00
     95a:	f2c0 1231 	movt	r2, #305	; 0x131
     95e:	601a      	str	r2, [r3, #0]
        curClock = prevClock = 0;
     960:	f240 6338 	movw	r3, #1592	; 0x638
     964:	f2c2 0300 	movt	r3, #8192	; 0x2000
     968:	f04f 0200 	mov.w	r2, #0
     96c:	601a      	str	r2, [r3, #0]
     96e:	f240 6338 	movw	r3, #1592	; 0x638
     972:	f2c2 0300 	movt	r3, #8192	; 0x2000
     976:	681a      	ldr	r2, [r3, #0]
     978:	f240 6340 	movw	r3, #1600	; 0x640
     97c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     980:	601a      	str	r2, [r3, #0]
   /* Setup MYTIMER */
        MYTIMER_init();
     982:	f000 f8d7 	bl	b34 <MYTIMER_init>
        MYTIMER_setOverflowVal(period);
     986:	f240 6344 	movw	r3, #1604	; 0x644
     98a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     98e:	681b      	ldr	r3, [r3, #0]
     990:	4618      	mov	r0, r3
     992:	f000 f8e7 	bl	b64 <MYTIMER_setOverflowVal>
        MYTIMER_setCompareVal(cmpVal);
     996:	f240 6348 	movw	r3, #1608	; 0x648
     99a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     99e:	681b      	ldr	r3, [r3, #0]
     9a0:	4618      	mov	r0, r3
     9a2:	f000 f915 	bl	bd0 <MYTIMER_setCompareVal>
        setPWM(.25);
     9a6:	f04f 0000 	mov.w	r0, #0
     9aa:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
     9ae:	f501 01a0 	add.w	r1, r1, #5242880	; 0x500000
     9b2:	f7ff fed7 	bl	764 <setPWM>
        MYTIMER_set_servo_direction(1);
     9b6:	f04f 0001 	mov.w	r0, #1
     9ba:	f000 f9b3 	bl	d24 <MYTIMER_set_servo_direction>
        //MYTIMER_setCompareVal(2034);

        MYTIMER_enable_overflowInt();
     9be:	f000 f917 	bl	bf0 <MYTIMER_enable_overflowInt>
        MYTIMER_enable_compareInt();
     9c2:	f000 f8f3 	bl	bac <MYTIMER_enable_compareInt>
        MYTIMER_enable_allInterrupts();
     9c6:	f000 f8df 	bl	b88 <MYTIMER_enable_allInterrupts>
        MYTIMER_enable_pwm();
     9ca:	f000 f92f 	bl	c2c <MYTIMER_enable_pwm>
        MYTIMER_enable_capture();
     9ce:	f000 f93f 	bl	c50 <MYTIMER_enable_capture>

        NVIC_EnableIRQ(Fabric_IRQn);
     9d2:	f04f 001f 	mov.w	r0, #31
     9d6:	f7ff fe8b 	bl	6f0 <NVIC_EnableIRQ>

        MYTIMER_enable();
     9da:	f000 f8b1 	bl	b40 <MYTIMER_enable>
        printf("HEY\n");
     9de:	f24c 40e8 	movw	r0, #50408	; 0xc4e8
     9e2:	f2c0 0000 	movt	r0, #0
     9e6:	f003 fce7 	bl	43b8 <puts>
        count = 0;
     9ea:	f240 633c 	movw	r3, #1596	; 0x63c
     9ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9f2:	f04f 0200 	mov.w	r2, #0
     9f6:	601a      	str	r2, [r3, #0]
        int lastVal = 1;
     9f8:	f04f 0301 	mov.w	r3, #1
     9fc:	657b      	str	r3, [r7, #84]	; 0x54
        double speed = 0;
     9fe:	f04f 0200 	mov.w	r2, #0
     a02:	f04f 0300 	mov.w	r3, #0
     a06:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
        int dir = 1;
     a0a:	f04f 0301 	mov.w	r3, #1
     a0e:	663b      	str	r3, [r7, #96]	; 0x60

        CONTROLLER_setup_mem();
     a10:	f7ff fd46 	bl	4a0 <CONTROLLER_setup_mem>

        MSS_GPIO_init();
     a14:	f001 fb60 	bl	20d8 <MSS_GPIO_init>
        MSS_GPIO_config(MSS_GPIO_2, MSS_GPIO_INPUT_MODE | MSS_GPIO_IRQ_EDGE_NEGATIVE);
     a18:	f04f 0002 	mov.w	r0, #2
     a1c:	f04f 0162 	mov.w	r1, #98	; 0x62
     a20:	f001 fb90 	bl	2144 <MSS_GPIO_config>
        MSS_GPIO_enable_irq(MSS_GPIO_2);
     a24:	f04f 0002 	mov.w	r0, #2
     a28:	f001 fbaa 	bl	2180 <MSS_GPIO_enable_irq>
        initItemWeights();
     a2c:	f7ff fd70 	bl	510 <initItemWeights>

        int x = 1;
     a30:	f04f 0301 	mov.w	r3, #1
     a34:	667b      	str	r3, [r7, #100]	; 0x64
        LCD_init();
     a36:	f7ff fe13 	bl	660 <LCD_init>
        LCD_printf("%s %s", "Hello", "World");
     a3a:	463a      	mov	r2, r7
     a3c:	f24c 43fc 	movw	r3, #50428	; 0xc4fc
     a40:	f2c0 0300 	movt	r3, #0
     a44:	9300      	str	r3, [sp, #0]
     a46:	4610      	mov	r0, r2
     a48:	f04f 0150 	mov.w	r1, #80	; 0x50
     a4c:	f24c 42ec 	movw	r2, #50412	; 0xc4ec
     a50:	f2c0 0200 	movt	r2, #0
     a54:	f24c 43f4 	movw	r3, #50420	; 0xc4f4
     a58:	f2c0 0300 	movt	r3, #0
     a5c:	f003 fd4c 	bl	44f8 <snprintf>
     a60:	463b      	mov	r3, r7
     a62:	4618      	mov	r0, r3
     a64:	f7ff fe36 	bl	6d4 <LCD_print>

        while( 1 )
        {

        	//CONTROLLER_print();
        	CONTROLLER_load();
     a68:	f7ff fd34 	bl	4d4 <CONTROLLER_load>
                if(CONTROLLER->a) {
     a6c:	f240 53f8 	movw	r3, #1528	; 0x5f8
     a70:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a74:	681b      	ldr	r3, [r3, #0]
     a76:	79db      	ldrb	r3, [r3, #7]
     a78:	f3c3 0300 	ubfx	r3, r3, #0, #1
     a7c:	b2db      	uxtb	r3, r3
     a7e:	2b00      	cmp	r3, #0
     a80:	d008      	beq.n	a94 <main+0x168>
                        setPWM(1);
     a82:	f04f 0000 	mov.w	r0, #0
     a86:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
     a8a:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
     a8e:	f7ff fe69 	bl	764 <setPWM>
     a92:	e019      	b.n	ac8 <main+0x19c>
                }
                else if(CONTROLLER->b) {
     a94:	f240 53f8 	movw	r3, #1528	; 0x5f8
     a98:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a9c:	681b      	ldr	r3, [r3, #0]
     a9e:	79db      	ldrb	r3, [r3, #7]
     aa0:	f3c3 0340 	ubfx	r3, r3, #1, #1
     aa4:	b2db      	uxtb	r3, r3
     aa6:	2b00      	cmp	r3, #0
     aa8:	d008      	beq.n	abc <main+0x190>
                        setPWM(-1);
     aaa:	f04f 0000 	mov.w	r0, #0
     aae:	f04f 413f 	mov.w	r1, #3204448256	; 0xbf000000
     ab2:	f501 0170 	add.w	r1, r1, #15728640	; 0xf00000
     ab6:	f7ff fe55 	bl	764 <setPWM>
     aba:	e005      	b.n	ac8 <main+0x19c>
                }
                else {
                        setPWM(0);
     abc:	f04f 0000 	mov.w	r0, #0
     ac0:	f04f 0100 	mov.w	r1, #0
     ac4:	f7ff fe4e 	bl	764 <setPWM>
                }

                if(CONTROLLER->d_right || CONTROLLER->joystick_x > 158) {
     ac8:	f240 53f8 	movw	r3, #1528	; 0x5f8
     acc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ad0:	681b      	ldr	r3, [r3, #0]
     ad2:	799b      	ldrb	r3, [r3, #6]
     ad4:	f3c3 0340 	ubfx	r3, r3, #1, #1
     ad8:	b2db      	uxtb	r3, r3
     ada:	2b00      	cmp	r3, #0
     adc:	d107      	bne.n	aee <main+0x1c2>
     ade:	f240 53f8 	movw	r3, #1528	; 0x5f8
     ae2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ae6:	681b      	ldr	r3, [r3, #0]
     ae8:	795b      	ldrb	r3, [r3, #5]
     aea:	2b9e      	cmp	r3, #158	; 0x9e
     aec:	d904      	bls.n	af8 <main+0x1cc>
                        MYTIMER_set_servo_direction(1);
     aee:	f04f 0001 	mov.w	r0, #1
     af2:	f000 f917 	bl	d24 <MYTIMER_set_servo_direction>
                }
                else {
                        setPWM(0);
                }

                if(CONTROLLER->d_right || CONTROLLER->joystick_x > 158) {
     af6:	e01c      	b.n	b32 <main+0x206>
                        MYTIMER_set_servo_direction(1);
                }
                else if(CONTROLLER->d_left || CONTROLLER->joystick_x < 98) {
     af8:	f240 53f8 	movw	r3, #1528	; 0x5f8
     afc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b00:	681b      	ldr	r3, [r3, #0]
     b02:	799b      	ldrb	r3, [r3, #6]
     b04:	f3c3 0300 	ubfx	r3, r3, #0, #1
     b08:	b2db      	uxtb	r3, r3
     b0a:	2b00      	cmp	r3, #0
     b0c:	d107      	bne.n	b1e <main+0x1f2>
     b0e:	f240 53f8 	movw	r3, #1528	; 0x5f8
     b12:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b16:	681b      	ldr	r3, [r3, #0]
     b18:	795b      	ldrb	r3, [r3, #5]
     b1a:	2b61      	cmp	r3, #97	; 0x61
     b1c:	d804      	bhi.n	b28 <main+0x1fc>
                        MYTIMER_set_servo_direction(-1);
     b1e:	f04f 30ff 	mov.w	r0, #4294967295
     b22:	f000 f8ff 	bl	d24 <MYTIMER_set_servo_direction>
                }

                if(CONTROLLER->d_right || CONTROLLER->joystick_x > 158) {
                        MYTIMER_set_servo_direction(1);
                }
                else if(CONTROLLER->d_left || CONTROLLER->joystick_x < 98) {
     b26:	e004      	b.n	b32 <main+0x206>
                        MYTIMER_set_servo_direction(-1);
                }
                else {
                        MYTIMER_set_servo_direction(0);
     b28:	f04f 0000 	mov.w	r0, #0
     b2c:	f000 f8fa 	bl	d24 <MYTIMER_set_servo_direction>
                }
                //for (d = 0; d < 1000000; d++);
        }
     b30:	e79a      	b.n	a68 <main+0x13c>
     b32:	e799      	b.n	a68 <main+0x13c>

00000b34 <MYTIMER_init>:
#include "mytimer.h"
#include <stdio.h>


void MYTIMER_init()
{
     b34:	b480      	push	{r7}
     b36:	af00      	add	r7, sp, #0
    // we don't have to do anything.
}
     b38:	46bd      	mov	sp, r7
     b3a:	bc80      	pop	{r7}
     b3c:	4770      	bx	lr
     b3e:	bf00      	nop

00000b40 <MYTIMER_enable>:

void MYTIMER_enable()
{
     b40:	b480      	push	{r7}
     b42:	af00      	add	r7, sp, #0
    MYTIMER->control |= MYTIMER_ENABLE_MASK;
     b44:	f240 1300 	movw	r3, #256	; 0x100
     b48:	f2c4 0305 	movt	r3, #16389	; 0x4005
     b4c:	f240 1200 	movw	r2, #256	; 0x100
     b50:	f2c4 0205 	movt	r2, #16389	; 0x4005
     b54:	6892      	ldr	r2, [r2, #8]
     b56:	f042 0201 	orr.w	r2, r2, #1
     b5a:	609a      	str	r2, [r3, #8]
}
     b5c:	46bd      	mov	sp, r7
     b5e:	bc80      	pop	{r7}
     b60:	4770      	bx	lr
     b62:	bf00      	nop

00000b64 <MYTIMER_setOverflowVal>:
{
    MYTIMER->control &= ~MYTIMER_ENABLE_MASK;
}

void MYTIMER_setOverflowVal(uint32_t value)
{
     b64:	b480      	push	{r7}
     b66:	b085      	sub	sp, #20
     b68:	af00      	add	r7, sp, #0
     b6a:	6078      	str	r0, [r7, #4]
	// Yes it's inefficient, but it's written this way to
	// show you the C to assembly mapping.
    uint32_t * timerAddr = (uint32_t*)(MYTIMER);
     b6c:	f240 1300 	movw	r3, #256	; 0x100
     b70:	f2c4 0305 	movt	r3, #16389	; 0x4005
     b74:	60fb      	str	r3, [r7, #12]
    *timerAddr = value; // overflowReg is at offset 0x0
     b76:	68fb      	ldr	r3, [r7, #12]
     b78:	687a      	ldr	r2, [r7, #4]
     b7a:	601a      	str	r2, [r3, #0]
}
     b7c:	f107 0714 	add.w	r7, r7, #20
     b80:	46bd      	mov	sp, r7
     b82:	bc80      	pop	{r7}
     b84:	4770      	bx	lr
     b86:	bf00      	nop

00000b88 <MYTIMER_enable_allInterrupts>:
    uint32_t * timerAddr = (uint32_t*)(MYTIMER);
    return *(timerAddr+1); // counterReg is at offset 0x4
}

void MYTIMER_enable_allInterrupts()
{
     b88:	b480      	push	{r7}
     b8a:	af00      	add	r7, sp, #0
	MYTIMER->control |= 14;
     b8c:	f240 1300 	movw	r3, #256	; 0x100
     b90:	f2c4 0305 	movt	r3, #16389	; 0x4005
     b94:	f240 1200 	movw	r2, #256	; 0x100
     b98:	f2c4 0205 	movt	r2, #16389	; 0x4005
     b9c:	6892      	ldr	r2, [r2, #8]
     b9e:	f042 020e 	orr.w	r2, r2, #14
     ba2:	609a      	str	r2, [r3, #8]
}
     ba4:	46bd      	mov	sp, r7
     ba6:	bc80      	pop	{r7}
     ba8:	4770      	bx	lr
     baa:	bf00      	nop

00000bac <MYTIMER_enable_compareInt>:
{
	MYTIMER->control &= 49;
}

void MYTIMER_enable_compareInt()
{
     bac:	b480      	push	{r7}
     bae:	af00      	add	r7, sp, #0
	MYTIMER->control |= 6;
     bb0:	f240 1300 	movw	r3, #256	; 0x100
     bb4:	f2c4 0305 	movt	r3, #16389	; 0x4005
     bb8:	f240 1200 	movw	r2, #256	; 0x100
     bbc:	f2c4 0205 	movt	r2, #16389	; 0x4005
     bc0:	6892      	ldr	r2, [r2, #8]
     bc2:	f042 0206 	orr.w	r2, r2, #6
     bc6:	609a      	str	r2, [r3, #8]
}
     bc8:	46bd      	mov	sp, r7
     bca:	bc80      	pop	{r7}
     bcc:	4770      	bx	lr
     bce:	bf00      	nop

00000bd0 <MYTIMER_setCompareVal>:
{
	MYTIMER->control &= 59;
}

void MYTIMER_setCompareVal(uint32_t compare)
{
     bd0:	b480      	push	{r7}
     bd2:	b083      	sub	sp, #12
     bd4:	af00      	add	r7, sp, #0
     bd6:	6078      	str	r0, [r7, #4]
	MYTIMER->compare = compare;
     bd8:	f240 1300 	movw	r3, #256	; 0x100
     bdc:	f2c4 0305 	movt	r3, #16389	; 0x4005
     be0:	687a      	ldr	r2, [r7, #4]
     be2:	60da      	str	r2, [r3, #12]
}
     be4:	f107 070c 	add.w	r7, r7, #12
     be8:	46bd      	mov	sp, r7
     bea:	bc80      	pop	{r7}
     bec:	4770      	bx	lr
     bee:	bf00      	nop

00000bf0 <MYTIMER_enable_overflowInt>:

void MYTIMER_enable_overflowInt()
{
     bf0:	b480      	push	{r7}
     bf2:	af00      	add	r7, sp, #0
	MYTIMER->control |= 10;
     bf4:	f240 1300 	movw	r3, #256	; 0x100
     bf8:	f2c4 0305 	movt	r3, #16389	; 0x4005
     bfc:	f240 1200 	movw	r2, #256	; 0x100
     c00:	f2c4 0205 	movt	r2, #16389	; 0x4005
     c04:	6892      	ldr	r2, [r2, #8]
     c06:	f042 020a 	orr.w	r2, r2, #10
     c0a:	609a      	str	r2, [r3, #8]
}
     c0c:	46bd      	mov	sp, r7
     c0e:	bc80      	pop	{r7}
     c10:	4770      	bx	lr
     c12:	bf00      	nop

00000c14 <MYTIMER_getInterrupt_status>:
{
	MYTIMER->control &= 55;
}

uint32_t MYTIMER_getInterrupt_status()
{
     c14:	b480      	push	{r7}
     c16:	af00      	add	r7, sp, #0
	return MYTIMER->interrupt;
     c18:	f240 1300 	movw	r3, #256	; 0x100
     c1c:	f2c4 0305 	movt	r3, #16389	; 0x4005
     c20:	691b      	ldr	r3, [r3, #16]
}
     c22:	4618      	mov	r0, r3
     c24:	46bd      	mov	sp, r7
     c26:	bc80      	pop	{r7}
     c28:	4770      	bx	lr
     c2a:	bf00      	nop

00000c2c <MYTIMER_enable_pwm>:

void MYTIMER_enable_pwm()
{
     c2c:	b480      	push	{r7}
     c2e:	af00      	add	r7, sp, #0
	MYTIMER->control |= 16;
     c30:	f240 1300 	movw	r3, #256	; 0x100
     c34:	f2c4 0305 	movt	r3, #16389	; 0x4005
     c38:	f240 1200 	movw	r2, #256	; 0x100
     c3c:	f2c4 0205 	movt	r2, #16389	; 0x4005
     c40:	6892      	ldr	r2, [r2, #8]
     c42:	f042 0210 	orr.w	r2, r2, #16
     c46:	609a      	str	r2, [r3, #8]
}
     c48:	46bd      	mov	sp, r7
     c4a:	bc80      	pop	{r7}
     c4c:	4770      	bx	lr
     c4e:	bf00      	nop

00000c50 <MYTIMER_enable_capture>:

/**
 * Enable Capture
 */
void MYTIMER_enable_capture()
{
     c50:	b480      	push	{r7}
     c52:	af00      	add	r7, sp, #0
	MYTIMER->control |= 32;
     c54:	f240 1300 	movw	r3, #256	; 0x100
     c58:	f2c4 0305 	movt	r3, #16389	; 0x4005
     c5c:	f240 1200 	movw	r2, #256	; 0x100
     c60:	f2c4 0205 	movt	r2, #16389	; 0x4005
     c64:	6892      	ldr	r2, [r2, #8]
     c66:	f042 0220 	orr.w	r2, r2, #32
     c6a:	609a      	str	r2, [r3, #8]
}
     c6c:	46bd      	mov	sp, r7
     c6e:	bc80      	pop	{r7}
     c70:	4770      	bx	lr
     c72:	bf00      	nop

00000c74 <MYTIMER_set_motor_direction>:
{
	return MYTIMER->captureAsync;
}

void MYTIMER_set_motor_direction(int dir)
{
     c74:	b580      	push	{r7, lr}
     c76:	b082      	sub	sp, #8
     c78:	af00      	add	r7, sp, #0
     c7a:	6078      	str	r0, [r7, #4]
	if(dir < 0) {
     c7c:	687b      	ldr	r3, [r7, #4]
     c7e:	2b00      	cmp	r3, #0
     c80:	da18      	bge.n	cb4 <MYTIMER_set_motor_direction+0x40>
		MYTIMER->direction &= 12;
     c82:	f240 1300 	movw	r3, #256	; 0x100
     c86:	f2c4 0305 	movt	r3, #16389	; 0x4005
     c8a:	f240 1200 	movw	r2, #256	; 0x100
     c8e:	f2c4 0205 	movt	r2, #16389	; 0x4005
     c92:	69d2      	ldr	r2, [r2, #28]
     c94:	f002 020c 	and.w	r2, r2, #12
     c98:	61da      	str	r2, [r3, #28]
		MYTIMER->direction |= 1;
     c9a:	f240 1300 	movw	r3, #256	; 0x100
     c9e:	f2c4 0305 	movt	r3, #16389	; 0x4005
     ca2:	f240 1200 	movw	r2, #256	; 0x100
     ca6:	f2c4 0205 	movt	r2, #16389	; 0x4005
     caa:	69d2      	ldr	r2, [r2, #28]
     cac:	f042 0201 	orr.w	r2, r2, #1
     cb0:	61da      	str	r2, [r3, #28]
     cb2:	e027      	b.n	d04 <MYTIMER_set_motor_direction+0x90>
	}
	else if(dir == 0) {
     cb4:	687b      	ldr	r3, [r7, #4]
     cb6:	2b00      	cmp	r3, #0
     cb8:	d10c      	bne.n	cd4 <MYTIMER_set_motor_direction+0x60>
		MYTIMER->direction &= 12;
     cba:	f240 1300 	movw	r3, #256	; 0x100
     cbe:	f2c4 0305 	movt	r3, #16389	; 0x4005
     cc2:	f240 1200 	movw	r2, #256	; 0x100
     cc6:	f2c4 0205 	movt	r2, #16389	; 0x4005
     cca:	69d2      	ldr	r2, [r2, #28]
     ccc:	f002 020c 	and.w	r2, r2, #12
     cd0:	61da      	str	r2, [r3, #28]
     cd2:	e017      	b.n	d04 <MYTIMER_set_motor_direction+0x90>
	}
	else {
		MYTIMER->direction &= 12;
     cd4:	f240 1300 	movw	r3, #256	; 0x100
     cd8:	f2c4 0305 	movt	r3, #16389	; 0x4005
     cdc:	f240 1200 	movw	r2, #256	; 0x100
     ce0:	f2c4 0205 	movt	r2, #16389	; 0x4005
     ce4:	69d2      	ldr	r2, [r2, #28]
     ce6:	f002 020c 	and.w	r2, r2, #12
     cea:	61da      	str	r2, [r3, #28]
		MYTIMER->direction |= 2;
     cec:	f240 1300 	movw	r3, #256	; 0x100
     cf0:	f2c4 0305 	movt	r3, #16389	; 0x4005
     cf4:	f240 1200 	movw	r2, #256	; 0x100
     cf8:	f2c4 0205 	movt	r2, #16389	; 0x4005
     cfc:	69d2      	ldr	r2, [r2, #28]
     cfe:	f042 0202 	orr.w	r2, r2, #2
     d02:	61da      	str	r2, [r3, #28]
	}
	printf("Direction %d\n\r",(int)MYTIMER->direction);
     d04:	f240 1300 	movw	r3, #256	; 0x100
     d08:	f2c4 0305 	movt	r3, #16389	; 0x4005
     d0c:	69db      	ldr	r3, [r3, #28]
     d0e:	f24c 5004 	movw	r0, #50436	; 0xc504
     d12:	f2c0 0000 	movt	r0, #0
     d16:	4619      	mov	r1, r3
     d18:	f003 fae0 	bl	42dc <printf>
}
     d1c:	f107 0708 	add.w	r7, r7, #8
     d20:	46bd      	mov	sp, r7
     d22:	bd80      	pop	{r7, pc}

00000d24 <MYTIMER_set_servo_direction>:

void MYTIMER_set_servo_direction(int dir)
{
     d24:	b580      	push	{r7, lr}
     d26:	b082      	sub	sp, #8
     d28:	af00      	add	r7, sp, #0
     d2a:	6078      	str	r0, [r7, #4]
	if(dir < 0) {
     d2c:	687b      	ldr	r3, [r7, #4]
     d2e:	2b00      	cmp	r3, #0
     d30:	da18      	bge.n	d64 <MYTIMER_set_servo_direction+0x40>
		MYTIMER->direction &= 3;
     d32:	f240 1300 	movw	r3, #256	; 0x100
     d36:	f2c4 0305 	movt	r3, #16389	; 0x4005
     d3a:	f240 1200 	movw	r2, #256	; 0x100
     d3e:	f2c4 0205 	movt	r2, #16389	; 0x4005
     d42:	69d2      	ldr	r2, [r2, #28]
     d44:	f002 0203 	and.w	r2, r2, #3
     d48:	61da      	str	r2, [r3, #28]
		MYTIMER->direction |= 4;
     d4a:	f240 1300 	movw	r3, #256	; 0x100
     d4e:	f2c4 0305 	movt	r3, #16389	; 0x4005
     d52:	f240 1200 	movw	r2, #256	; 0x100
     d56:	f2c4 0205 	movt	r2, #16389	; 0x4005
     d5a:	69d2      	ldr	r2, [r2, #28]
     d5c:	f042 0204 	orr.w	r2, r2, #4
     d60:	61da      	str	r2, [r3, #28]
     d62:	e027      	b.n	db4 <MYTIMER_set_servo_direction+0x90>
	}
	else if(dir == 0) {
     d64:	687b      	ldr	r3, [r7, #4]
     d66:	2b00      	cmp	r3, #0
     d68:	d10c      	bne.n	d84 <MYTIMER_set_servo_direction+0x60>
		MYTIMER->direction &= 3;
     d6a:	f240 1300 	movw	r3, #256	; 0x100
     d6e:	f2c4 0305 	movt	r3, #16389	; 0x4005
     d72:	f240 1200 	movw	r2, #256	; 0x100
     d76:	f2c4 0205 	movt	r2, #16389	; 0x4005
     d7a:	69d2      	ldr	r2, [r2, #28]
     d7c:	f002 0203 	and.w	r2, r2, #3
     d80:	61da      	str	r2, [r3, #28]
     d82:	e017      	b.n	db4 <MYTIMER_set_servo_direction+0x90>
	}
	else {
		MYTIMER->direction &= 3;
     d84:	f240 1300 	movw	r3, #256	; 0x100
     d88:	f2c4 0305 	movt	r3, #16389	; 0x4005
     d8c:	f240 1200 	movw	r2, #256	; 0x100
     d90:	f2c4 0205 	movt	r2, #16389	; 0x4005
     d94:	69d2      	ldr	r2, [r2, #28]
     d96:	f002 0203 	and.w	r2, r2, #3
     d9a:	61da      	str	r2, [r3, #28]
		MYTIMER->direction |= 8;
     d9c:	f240 1300 	movw	r3, #256	; 0x100
     da0:	f2c4 0305 	movt	r3, #16389	; 0x4005
     da4:	f240 1200 	movw	r2, #256	; 0x100
     da8:	f2c4 0205 	movt	r2, #16389	; 0x4005
     dac:	69d2      	ldr	r2, [r2, #28]
     dae:	f042 0208 	orr.w	r2, r2, #8
     db2:	61da      	str	r2, [r3, #28]
	}
	printf("Direction %d\n\r",(int)MYTIMER->direction);
     db4:	f240 1300 	movw	r3, #256	; 0x100
     db8:	f2c4 0305 	movt	r3, #16389	; 0x4005
     dbc:	69db      	ldr	r3, [r3, #28]
     dbe:	f24c 5004 	movw	r0, #50436	; 0xc504
     dc2:	f2c0 0000 	movt	r0, #0
     dc6:	4619      	mov	r1, r3
     dc8:	f003 fa88 	bl	42dc <printf>
}
     dcc:	f107 0708 	add.w	r7, r7, #8
     dd0:	46bd      	mov	sp, r7
     dd2:	bd80      	pop	{r7, pc}

00000dd4 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
     dd4:	b480      	push	{r7}
     dd6:	b083      	sub	sp, #12
     dd8:	af00      	add	r7, sp, #0
     dda:	4603      	mov	r3, r0
     ddc:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     dde:	f24e 1300 	movw	r3, #57600	; 0xe100
     de2:	f2ce 0300 	movt	r3, #57344	; 0xe000
     de6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     dea:	ea4f 1252 	mov.w	r2, r2, lsr #5
     dee:	88f9      	ldrh	r1, [r7, #6]
     df0:	f001 011f 	and.w	r1, r1, #31
     df4:	f04f 0001 	mov.w	r0, #1
     df8:	fa00 f101 	lsl.w	r1, r0, r1
     dfc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     e00:	f107 070c 	add.w	r7, r7, #12
     e04:	46bd      	mov	sp, r7
     e06:	bc80      	pop	{r7}
     e08:	4770      	bx	lr
     e0a:	bf00      	nop

00000e0c <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
     e0c:	b480      	push	{r7}
     e0e:	b083      	sub	sp, #12
     e10:	af00      	add	r7, sp, #0
     e12:	4603      	mov	r3, r0
     e14:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
     e16:	f24e 1300 	movw	r3, #57600	; 0xe100
     e1a:	f2ce 0300 	movt	r3, #57344	; 0xe000
     e1e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     e22:	ea4f 1252 	mov.w	r2, r2, lsr #5
     e26:	88f9      	ldrh	r1, [r7, #6]
     e28:	f001 011f 	and.w	r1, r1, #31
     e2c:	f04f 0001 	mov.w	r0, #1
     e30:	fa00 f101 	lsl.w	r1, r0, r1
     e34:	f102 0220 	add.w	r2, r2, #32
     e38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     e3c:	f107 070c 	add.w	r7, r7, #12
     e40:	46bd      	mov	sp, r7
     e42:	bc80      	pop	{r7}
     e44:	4770      	bx	lr
     e46:	bf00      	nop

00000e48 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
     e48:	b480      	push	{r7}
     e4a:	b083      	sub	sp, #12
     e4c:	af00      	add	r7, sp, #0
     e4e:	4603      	mov	r3, r0
     e50:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     e52:	f24e 1300 	movw	r3, #57600	; 0xe100
     e56:	f2ce 0300 	movt	r3, #57344	; 0xe000
     e5a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     e5e:	ea4f 1252 	mov.w	r2, r2, lsr #5
     e62:	88f9      	ldrh	r1, [r7, #6]
     e64:	f001 011f 	and.w	r1, r1, #31
     e68:	f04f 0001 	mov.w	r0, #1
     e6c:	fa00 f101 	lsl.w	r1, r0, r1
     e70:	f102 0260 	add.w	r2, r2, #96	; 0x60
     e74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     e78:	f107 070c 	add.w	r7, r7, #12
     e7c:	46bd      	mov	sp, r7
     e7e:	bc80      	pop	{r7}
     e80:	4770      	bx	lr
     e82:	bf00      	nop

00000e84 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
     e84:	b580      	push	{r7, lr}
     e86:	b082      	sub	sp, #8
     e88:	af00      	add	r7, sp, #0
     e8a:	4603      	mov	r3, r0
     e8c:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
     e8e:	f04f 0014 	mov.w	r0, #20
     e92:	f7ff ffbb 	bl	e0c <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
     e96:	f242 0300 	movw	r3, #8192	; 0x2000
     e9a:	f2ce 0304 	movt	r3, #57348	; 0xe004
     e9e:	f242 0200 	movw	r2, #8192	; 0x2000
     ea2:	f2ce 0204 	movt	r2, #57348	; 0xe004
     ea6:	6b12      	ldr	r2, [r2, #48]	; 0x30
     ea8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
     eac:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
     eae:	f245 0300 	movw	r3, #20480	; 0x5000
     eb2:	f2c4 0300 	movt	r3, #16384	; 0x4000
     eb6:	f04f 0200 	mov.w	r2, #0
     eba:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
     ebc:	f240 0300 	movw	r3, #0
     ec0:	f2c4 230a 	movt	r3, #16906	; 0x420a
     ec4:	f04f 0200 	mov.w	r2, #0
     ec8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
     ecc:	f240 0300 	movw	r3, #0
     ed0:	f2c4 230a 	movt	r3, #16906	; 0x420a
     ed4:	f04f 0200 	mov.w	r2, #0
     ed8:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
     edc:	f240 0300 	movw	r3, #0
     ee0:	f2c4 230a 	movt	r3, #16906	; 0x420a
     ee4:	79fa      	ldrb	r2, [r7, #7]
     ee6:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
     eea:	f245 0300 	movw	r3, #20480	; 0x5000
     eee:	f2c4 0300 	movt	r3, #16384	; 0x4000
     ef2:	f04f 0201 	mov.w	r2, #1
     ef6:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
     ef8:	f04f 0014 	mov.w	r0, #20
     efc:	f7ff ffa4 	bl	e48 <NVIC_ClearPendingIRQ>
}
     f00:	f107 0708 	add.w	r7, r7, #8
     f04:	46bd      	mov	sp, r7
     f06:	bd80      	pop	{r7, pc}

00000f08 <MSS_TIM1_start>:
  The MSS_TIM1_start() function enables Timer 1 and starts its down-counter
  decrementing from the load_value specified in previous calls to the
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions.
 */
static __INLINE void MSS_TIM1_start( void )
{
     f08:	b480      	push	{r7}
     f0a:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
     f0c:	f240 0300 	movw	r3, #0
     f10:	f2c4 230a 	movt	r3, #16906	; 0x420a
     f14:	f04f 0201 	mov.w	r2, #1
     f18:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
     f1c:	46bd      	mov	sp, r7
     f1e:	bc80      	pop	{r7}
     f20:	4770      	bx	lr
     f22:	bf00      	nop

00000f24 <MSS_TIM1_load_background>:
    Timer 1 down-counter the next time the down-counter reaches zero. The Timer
    1 down-counter will start decrementing from this value after the current
    count expires.
 */
static __INLINE void MSS_TIM1_load_background( uint32_t load_value )
{
     f24:	b480      	push	{r7}
     f26:	b083      	sub	sp, #12
     f28:	af00      	add	r7, sp, #0
     f2a:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_BGLOADVAL = load_value;
     f2c:	f245 0300 	movw	r3, #20480	; 0x5000
     f30:	f2c4 0300 	movt	r3, #16384	; 0x4000
     f34:	687a      	ldr	r2, [r7, #4]
     f36:	609a      	str	r2, [r3, #8]
}
     f38:	f107 070c 	add.w	r7, r7, #12
     f3c:	46bd      	mov	sp, r7
     f3e:	bc80      	pop	{r7}
     f40:	4770      	bx	lr
     f42:	bf00      	nop

00000f44 <MSS_TIM1_enable_irq>:
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.

 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
     f44:	b580      	push	{r7, lr}
     f46:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
     f48:	f240 0300 	movw	r3, #0
     f4c:	f2c4 230a 	movt	r3, #16906	; 0x420a
     f50:	f04f 0201 	mov.w	r2, #1
     f54:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
     f58:	f04f 0014 	mov.w	r0, #20
     f5c:	f7ff ff3a 	bl	dd4 <NVIC_EnableIRQ>
}
     f60:	bd80      	pop	{r7, pc}
     f62:	bf00      	nop

00000f64 <MSS_TIM1_clear_irq>:
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.

 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
     f64:	b580      	push	{r7, lr}
     f66:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
     f68:	f245 0300 	movw	r3, #20480	; 0x5000
     f6c:	f2c4 0300 	movt	r3, #16384	; 0x4000
     f70:	f04f 0201 	mov.w	r2, #1
     f74:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );
     f76:	f04f 0014 	mov.w	r0, #20
     f7a:	f7ff ff65 	bl	e48 <NVIC_ClearPendingIRQ>
}
     f7e:	bd80      	pop	{r7, pc}

00000f80 <sound_init>:
#include "spi_flash.h"
#include "drivers/mss_ace/mss_ace.h"
#include "drivers/mss_uart/mss_uart.h"
#include "drivers/mss_timer/mss_timer.h"

void sound_init() {
     f80:	b580      	push	{r7, lr}
     f82:	af00      	add	r7, sp, #0
	spi_flash_init();
     f84:	f000 f880 	bl	1088 <spi_flash_init>

	ACE_init();
     f88:	f001 f954 	bl	2234 <ACE_init>

	/* DAC initialization */
	ACE_configure_sdd(
     f8c:	f04f 0001 	mov.w	r0, #1
     f90:	f04f 0100 	mov.w	r1, #0
     f94:	f04f 0200 	mov.w	r2, #0
     f98:	f04f 0300 	mov.w	r3, #0
     f9c:	f001 f952 	bl	2244 <ACE_configure_sdd>
		SDD1_OUT,
		SDD_8_BITS,
		SDD_VOLTAGE_MODE | SDD_RETURN_TO_ZERO,
		INDIVIDUAL_UPDATE
	);
	ACE_enable_sdd(SDD1_OUT);
     fa0:	f04f 0001 	mov.w	r0, #1
     fa4:	f001 fa1e 	bl	23e4 <ACE_enable_sdd>

	MSS_TIM1_init(MSS_TIMER_PERIODIC_MODE);
     fa8:	f04f 0000 	mov.w	r0, #0
     fac:	f7ff ff6a 	bl	e84 <MSS_TIM1_init>

	// 16000 Hz
	MSS_TIM1_load_background((uint32_t) 100000000/16000);
     fb0:	f641 006a 	movw	r0, #6250	; 0x186a
     fb4:	f7ff ffb6 	bl	f24 <MSS_TIM1_load_background>

	MSS_TIM1_enable_irq();
     fb8:	f7ff ffc4 	bl	f44 <MSS_TIM1_enable_irq>

	MSS_TIM1_start();
     fbc:	f7ff ffa4 	bl	f08 <MSS_TIM1_start>
}
     fc0:	bd80      	pop	{r7, pc}
     fc2:	bf00      	nop
     fc4:	0000      	lsls	r0, r0, #0
	...

00000fc8 <Timer1_IRQHandler>:

__attribute__ ((interrupt)) void Timer1_IRQHandler( void ){
     fc8:	4668      	mov	r0, sp
     fca:	f020 0107 	bic.w	r1, r0, #7
     fce:	468d      	mov	sp, r1
     fd0:	b581      	push	{r0, r7, lr}
     fd2:	b083      	sub	sp, #12
     fd4:	af00      	add	r7, sp, #0
	static uint32_t addr = 0;
	uint8_t buf;

	//spi_flash_read(addr, &buf, 1);

	buf = sin(((double) (addr % 16000)) / 8.0) * 255;
     fd6:	f240 536c 	movw	r3, #1388	; 0x56c
     fda:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fde:	681a      	ldr	r2, [r3, #0]
     fe0:	f644 53d3 	movw	r3, #19923	; 0x4dd3
     fe4:	f2c1 0362 	movt	r3, #4194	; 0x1062
     fe8:	fba3 1302 	umull	r1, r3, r3, r2
     fec:	ea4f 2393 	mov.w	r3, r3, lsr #10
     ff0:	f44f 517a 	mov.w	r1, #16000	; 0x3e80
     ff4:	fb01 f303 	mul.w	r3, r1, r3
     ff8:	ebc3 0302 	rsb	r3, r3, r2
     ffc:	4618      	mov	r0, r3
     ffe:	f002 fb07 	bl	3610 <__aeabi_ui2d>
    1002:	4602      	mov	r2, r0
    1004:	460b      	mov	r3, r1
    1006:	4610      	mov	r0, r2
    1008:	4619      	mov	r1, r3
    100a:	f04f 0200 	mov.w	r2, #0
    100e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1012:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
    1016:	f002 fc9b 	bl	3950 <__aeabi_ddiv>
    101a:	4602      	mov	r2, r0
    101c:	460b      	mov	r3, r1
    101e:	4610      	mov	r0, r2
    1020:	4619      	mov	r1, r3
    1022:	f009 ff93 	bl	af4c <sin>
    1026:	4602      	mov	r2, r0
    1028:	460b      	mov	r3, r1
    102a:	4610      	mov	r0, r2
    102c:	4619      	mov	r1, r3
    102e:	a314      	add	r3, pc, #80	; (adr r3, 1080 <PROCESS_STACK_SIZE+0x80>)
    1030:	e9d3 2300 	ldrd	r2, r3, [r3]
    1034:	f002 fb62 	bl	36fc <__aeabi_dmul>
    1038:	4602      	mov	r2, r0
    103a:	460b      	mov	r3, r1
    103c:	4610      	mov	r0, r2
    103e:	4619      	mov	r1, r3
    1040:	f002 fe1e 	bl	3c80 <__aeabi_d2uiz>
    1044:	4603      	mov	r3, r0
    1046:	71fb      	strb	r3, [r7, #7]

	ACE_set_sdd_value(SDD1_OUT, (uint32_t) buf);
    1048:	79fb      	ldrb	r3, [r7, #7]
    104a:	f04f 0001 	mov.w	r0, #1
    104e:	4619      	mov	r1, r3
    1050:	f001 f9ec 	bl	242c <ACE_set_sdd_value>

	addr+=1;
    1054:	f240 536c 	movw	r3, #1388	; 0x56c
    1058:	f2c2 0300 	movt	r3, #8192	; 0x2000
    105c:	681b      	ldr	r3, [r3, #0]
    105e:	f103 0201 	add.w	r2, r3, #1
    1062:	f240 536c 	movw	r3, #1388	; 0x56c
    1066:	f2c2 0300 	movt	r3, #8192	; 0x2000
    106a:	601a      	str	r2, [r3, #0]

	MSS_TIM1_clear_irq();
    106c:	f7ff ff7a 	bl	f64 <MSS_TIM1_clear_irq>
}
    1070:	f107 070c 	add.w	r7, r7, #12
    1074:	46bd      	mov	sp, r7
    1076:	e8bd 4081 	ldmia.w	sp!, {r0, r7, lr}
    107a:	4685      	mov	sp, r0
    107c:	4770      	bx	lr
    107e:	bf00      	nop
    1080:	00000000 	.word	0x00000000
    1084:	406fe000 	.word	0x406fe000

00001088 <spi_flash_init>:

/******************************************************************************
 *For more details please refer the spi_flash.h file
 ******************************************************************************/
spi_flash_status_t spi_flash_init( void )
{
    1088:	b580      	push	{r7, lr}
    108a:	b082      	sub	sp, #8
    108c:	af02      	add	r7, sp, #8
    /*--------------------------------------------------------------------------
     * Configure MSS_SPI.
     */
    MSS_SPI_init( SPI_INSTANCE );
    108e:	f240 7018 	movw	r0, #1816	; 0x718
    1092:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1096:	f000 fbd3 	bl	1840 <MSS_SPI_init>
    MSS_SPI_configure_master_mode
    109a:	f04f 0308 	mov.w	r3, #8
    109e:	9300      	str	r3, [sp, #0]
    10a0:	f240 7018 	movw	r0, #1816	; 0x718
    10a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10a8:	f04f 0100 	mov.w	r1, #0
    10ac:	f04f 7240 	mov.w	r2, #50331648	; 0x3000000
    10b0:	f04f 0306 	mov.w	r3, #6
    10b4:	f000 fc7e 	bl	19b4 <MSS_SPI_configure_master_mode>

#ifdef USE_DMA_FOR_SPI_FLASH
    /*--------------------------------------------------------------------------
     * Configure DMA channel used as part of this MSS_SPI Flash driver.
     */
    PDMA_init();
    10b8:	f000 fe4a 	bl	1d50 <PDMA_init>

    PDMA_configure
    10bc:	f04f 0000 	mov.w	r0, #0
    10c0:	f04f 0105 	mov.w	r1, #5
    10c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
    10c8:	f04f 030a 	mov.w	r3, #10
    10cc:	f000 fe9c 	bl	1e08 <PDMA_configure>
        DMA_TO_PERI,
        PDMA_LOW_PRIORITY | PDMA_BYTE_TRANSFER | PDMA_INC_SRC_ONE_BYTE,
        PDMA_DEFAULT_WRITE_ADJ
    );
#endif
    return 0;
    10d0:	f04f 0300 	mov.w	r3, #0
}
    10d4:	4618      	mov	r0, r3
    10d6:	46bd      	mov	sp, r7
    10d8:	bd80      	pop	{r7, pc}
    10da:	bf00      	nop

000010dc <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
    10dc:	b480      	push	{r7}
    10de:	b083      	sub	sp, #12
    10e0:	af00      	add	r7, sp, #0
    10e2:	6078      	str	r0, [r7, #4]
    return -1;
    10e4:	f04f 33ff 	mov.w	r3, #4294967295
}
    10e8:	4618      	mov	r0, r3
    10ea:	f107 070c 	add.w	r7, r7, #12
    10ee:	46bd      	mov	sp, r7
    10f0:	bc80      	pop	{r7}
    10f2:	4770      	bx	lr

000010f4 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
    10f4:	b480      	push	{r7}
    10f6:	b083      	sub	sp, #12
    10f8:	af00      	add	r7, sp, #0
    10fa:	6078      	str	r0, [r7, #4]
    10fc:	e7fe      	b.n	10fc <_exit+0x8>
    10fe:	bf00      	nop

00001100 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    1100:	b480      	push	{r7}
    1102:	b083      	sub	sp, #12
    1104:	af00      	add	r7, sp, #0
    1106:	6078      	str	r0, [r7, #4]
    1108:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    110a:	683b      	ldr	r3, [r7, #0]
    110c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    1110:	605a      	str	r2, [r3, #4]
    return 0;
    1112:	f04f 0300 	mov.w	r3, #0
}
    1116:	4618      	mov	r0, r3
    1118:	f107 070c 	add.w	r7, r7, #12
    111c:	46bd      	mov	sp, r7
    111e:	bc80      	pop	{r7}
    1120:	4770      	bx	lr
    1122:	bf00      	nop

00001124 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    1124:	b480      	push	{r7}
    1126:	b083      	sub	sp, #12
    1128:	af00      	add	r7, sp, #0
    112a:	6078      	str	r0, [r7, #4]
    return 1;
    112c:	f04f 0301 	mov.w	r3, #1
}
    1130:	4618      	mov	r0, r3
    1132:	f107 070c 	add.w	r7, r7, #12
    1136:	46bd      	mov	sp, r7
    1138:	bc80      	pop	{r7}
    113a:	4770      	bx	lr

0000113c <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    113c:	b480      	push	{r7}
    113e:	b085      	sub	sp, #20
    1140:	af00      	add	r7, sp, #0
    1142:	60f8      	str	r0, [r7, #12]
    1144:	60b9      	str	r1, [r7, #8]
    1146:	607a      	str	r2, [r7, #4]
    return 0;
    1148:	f04f 0300 	mov.w	r3, #0
}
    114c:	4618      	mov	r0, r3
    114e:	f107 0714 	add.w	r7, r7, #20
    1152:	46bd      	mov	sp, r7
    1154:	bc80      	pop	{r7}
    1156:	4770      	bx	lr

00001158 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    1158:	b480      	push	{r7}
    115a:	b085      	sub	sp, #20
    115c:	af00      	add	r7, sp, #0
    115e:	60f8      	str	r0, [r7, #12]
    1160:	60b9      	str	r1, [r7, #8]
    1162:	607a      	str	r2, [r7, #4]
    return 0;
    1164:	f04f 0300 	mov.w	r3, #0
}
    1168:	4618      	mov	r0, r3
    116a:	f107 0714 	add.w	r7, r7, #20
    116e:	46bd      	mov	sp, r7
    1170:	bc80      	pop	{r7}
    1172:	4770      	bx	lr

00001174 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    1174:	b580      	push	{r7, lr}
    1176:	b084      	sub	sp, #16
    1178:	af00      	add	r7, sp, #0
    117a:	60f8      	str	r0, [r7, #12]
    117c:	60b9      	str	r1, [r7, #8]
    117e:	607a      	str	r2, [r7, #4]
    1180:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
    1182:	f240 5370 	movw	r3, #1392	; 0x570
    1186:	f2c2 0300 	movt	r3, #8192	; 0x2000
    118a:	681b      	ldr	r3, [r3, #0]
    118c:	2b00      	cmp	r3, #0
    118e:	d110      	bne.n	11b2 <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
    1190:	f240 6074 	movw	r0, #1652	; 0x674
    1194:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1198:	f44f 4161 	mov.w	r1, #57600	; 0xe100
    119c:	f04f 0203 	mov.w	r2, #3
    11a0:	f000 f87e 	bl	12a0 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
    11a4:	f240 5370 	movw	r3, #1392	; 0x570
    11a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11ac:	f04f 0201 	mov.w	r2, #1
    11b0:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    11b2:	683b      	ldr	r3, [r7, #0]
    11b4:	f240 6074 	movw	r0, #1652	; 0x674
    11b8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11bc:	6879      	ldr	r1, [r7, #4]
    11be:	461a      	mov	r2, r3
    11c0:	f000 f970 	bl	14a4 <MSS_UART_polled_tx>
    
    return len;
    11c4:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
    11c6:	4618      	mov	r0, r3
    11c8:	f107 0710 	add.w	r7, r7, #16
    11cc:	46bd      	mov	sp, r7
    11ce:	bd80      	pop	{r7, pc}

000011d0 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    11d0:	b580      	push	{r7, lr}
    11d2:	b084      	sub	sp, #16
    11d4:	af00      	add	r7, sp, #0
    11d6:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    11d8:	f240 5374 	movw	r3, #1396	; 0x574
    11dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11e0:	681b      	ldr	r3, [r3, #0]
    11e2:	2b00      	cmp	r3, #0
    11e4:	d108      	bne.n	11f8 <_sbrk+0x28>
    {
      heap_end = &_end;
    11e6:	f240 5374 	movw	r3, #1396	; 0x574
    11ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11ee:	f240 7298 	movw	r2, #1944	; 0x798
    11f2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    11f6:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
    11f8:	f240 5374 	movw	r3, #1396	; 0x574
    11fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1200:	681b      	ldr	r3, [r3, #0]
    1202:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    1204:	f3ef 8308 	mrs	r3, MSP
    1208:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
    120a:	f240 5374 	movw	r3, #1396	; 0x574
    120e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1212:	681a      	ldr	r2, [r3, #0]
    1214:	687b      	ldr	r3, [r7, #4]
    1216:	441a      	add	r2, r3
    1218:	68fb      	ldr	r3, [r7, #12]
    121a:	429a      	cmp	r2, r3
    121c:	d90f      	bls.n	123e <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    121e:	f04f 0000 	mov.w	r0, #0
    1222:	f04f 0101 	mov.w	r1, #1
    1226:	f24c 5214 	movw	r2, #50452	; 0xc514
    122a:	f2c0 0200 	movt	r2, #0
    122e:	f04f 0319 	mov.w	r3, #25
    1232:	f7ff ff9f 	bl	1174 <_write_r>
      _exit (1);
    1236:	f04f 0001 	mov.w	r0, #1
    123a:	f7ff ff5b 	bl	10f4 <_exit>
    }
  
    heap_end += incr;
    123e:	f240 5374 	movw	r3, #1396	; 0x574
    1242:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1246:	681a      	ldr	r2, [r3, #0]
    1248:	687b      	ldr	r3, [r7, #4]
    124a:	441a      	add	r2, r3
    124c:	f240 5374 	movw	r3, #1396	; 0x574
    1250:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1254:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
    1256:	68bb      	ldr	r3, [r7, #8]
}
    1258:	4618      	mov	r0, r3
    125a:	f107 0710 	add.w	r7, r7, #16
    125e:	46bd      	mov	sp, r7
    1260:	bd80      	pop	{r7, pc}
    1262:	bf00      	nop

00001264 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1264:	b480      	push	{r7}
    1266:	b083      	sub	sp, #12
    1268:	af00      	add	r7, sp, #0
    126a:	4603      	mov	r3, r0
    126c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    126e:	f24e 1300 	movw	r3, #57600	; 0xe100
    1272:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1276:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    127a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    127e:	88f9      	ldrh	r1, [r7, #6]
    1280:	f001 011f 	and.w	r1, r1, #31
    1284:	f04f 0001 	mov.w	r0, #1
    1288:	fa00 f101 	lsl.w	r1, r0, r1
    128c:	f102 0260 	add.w	r2, r2, #96	; 0x60
    1290:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1294:	f107 070c 	add.w	r7, r7, #12
    1298:	46bd      	mov	sp, r7
    129a:	bc80      	pop	{r7}
    129c:	4770      	bx	lr
    129e:	bf00      	nop

000012a0 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    12a0:	b580      	push	{r7, lr}
    12a2:	b088      	sub	sp, #32
    12a4:	af00      	add	r7, sp, #0
    12a6:	60f8      	str	r0, [r7, #12]
    12a8:	60b9      	str	r1, [r7, #8]
    12aa:	4613      	mov	r3, r2
    12ac:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
    12ae:	f04f 0301 	mov.w	r3, #1
    12b2:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
    12b4:	f04f 0300 	mov.w	r3, #0
    12b8:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    12ba:	68fa      	ldr	r2, [r7, #12]
    12bc:	f240 6374 	movw	r3, #1652	; 0x674
    12c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12c4:	429a      	cmp	r2, r3
    12c6:	d007      	beq.n	12d8 <MSS_UART_init+0x38>
    12c8:	68fa      	ldr	r2, [r7, #12]
    12ca:	f240 634c 	movw	r3, #1612	; 0x64c
    12ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12d2:	429a      	cmp	r2, r3
    12d4:	d000      	beq.n	12d8 <MSS_UART_init+0x38>
    12d6:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    12d8:	68bb      	ldr	r3, [r7, #8]
    12da:	2b00      	cmp	r3, #0
    12dc:	d100      	bne.n	12e0 <MSS_UART_init+0x40>
    12de:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    12e0:	f001 fb54 	bl	298c <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    12e4:	68fa      	ldr	r2, [r7, #12]
    12e6:	f240 6374 	movw	r3, #1652	; 0x674
    12ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12ee:	429a      	cmp	r2, r3
    12f0:	d12e      	bne.n	1350 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
    12f2:	68fb      	ldr	r3, [r7, #12]
    12f4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    12f8:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    12fa:	68fb      	ldr	r3, [r7, #12]
    12fc:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    1300:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    1302:	68fb      	ldr	r3, [r7, #12]
    1304:	f04f 020a 	mov.w	r2, #10
    1308:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    130a:	f240 0344 	movw	r3, #68	; 0x44
    130e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1312:	681b      	ldr	r3, [r3, #0]
    1314:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    1316:	f242 0300 	movw	r3, #8192	; 0x2000
    131a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    131e:	f242 0200 	movw	r2, #8192	; 0x2000
    1322:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1326:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1328:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    132c:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
    132e:	f04f 000a 	mov.w	r0, #10
    1332:	f7ff ff97 	bl	1264 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    1336:	f242 0300 	movw	r3, #8192	; 0x2000
    133a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    133e:	f242 0200 	movw	r2, #8192	; 0x2000
    1342:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1346:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1348:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    134c:	631a      	str	r2, [r3, #48]	; 0x30
    134e:	e031      	b.n	13b4 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
    1350:	68fa      	ldr	r2, [r7, #12]
    1352:	f240 0300 	movw	r3, #0
    1356:	f2c4 0301 	movt	r3, #16385	; 0x4001
    135a:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    135c:	68fa      	ldr	r2, [r7, #12]
    135e:	f240 0300 	movw	r3, #0
    1362:	f2c4 2320 	movt	r3, #16928	; 0x4220
    1366:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
    1368:	68fb      	ldr	r3, [r7, #12]
    136a:	f04f 020b 	mov.w	r2, #11
    136e:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
    1370:	f240 0348 	movw	r3, #72	; 0x48
    1374:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1378:	681b      	ldr	r3, [r3, #0]
    137a:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    137c:	f242 0300 	movw	r3, #8192	; 0x2000
    1380:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1384:	f242 0200 	movw	r2, #8192	; 0x2000
    1388:	f2ce 0204 	movt	r2, #57348	; 0xe004
    138c:	6b12      	ldr	r2, [r2, #48]	; 0x30
    138e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    1392:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
    1394:	f04f 000b 	mov.w	r0, #11
    1398:	f7ff ff64 	bl	1264 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    139c:	f242 0300 	movw	r3, #8192	; 0x2000
    13a0:	f2ce 0304 	movt	r3, #57348	; 0xe004
    13a4:	f242 0200 	movw	r2, #8192	; 0x2000
    13a8:	f2ce 0204 	movt	r2, #57348	; 0xe004
    13ac:	6b12      	ldr	r2, [r2, #48]	; 0x30
    13ae:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    13b2:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    13b4:	68fb      	ldr	r3, [r7, #12]
    13b6:	681b      	ldr	r3, [r3, #0]
    13b8:	f04f 0200 	mov.w	r2, #0
    13bc:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    13be:	68bb      	ldr	r3, [r7, #8]
    13c0:	2b00      	cmp	r3, #0
    13c2:	d021      	beq.n	1408 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    13c4:	69ba      	ldr	r2, [r7, #24]
    13c6:	68bb      	ldr	r3, [r7, #8]
    13c8:	fbb2 f3f3 	udiv	r3, r2, r3
    13cc:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
    13ce:	69fb      	ldr	r3, [r7, #28]
    13d0:	f003 0308 	and.w	r3, r3, #8
    13d4:	2b00      	cmp	r3, #0
    13d6:	d006      	beq.n	13e6 <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    13d8:	69fb      	ldr	r3, [r7, #28]
    13da:	ea4f 1313 	mov.w	r3, r3, lsr #4
    13de:	f103 0301 	add.w	r3, r3, #1
    13e2:	61fb      	str	r3, [r7, #28]
    13e4:	e003      	b.n	13ee <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
    13e6:	69fb      	ldr	r3, [r7, #28]
    13e8:	ea4f 1313 	mov.w	r3, r3, lsr #4
    13ec:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    13ee:	69fa      	ldr	r2, [r7, #28]
    13f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
    13f4:	429a      	cmp	r2, r3
    13f6:	d900      	bls.n	13fa <MSS_UART_init+0x15a>
    13f8:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
    13fa:	69fa      	ldr	r2, [r7, #28]
    13fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1400:	429a      	cmp	r2, r3
    1402:	d801      	bhi.n	1408 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
    1404:	69fb      	ldr	r3, [r7, #28]
    1406:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    1408:	68fb      	ldr	r3, [r7, #12]
    140a:	685b      	ldr	r3, [r3, #4]
    140c:	f04f 0201 	mov.w	r2, #1
    1410:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    1414:	68fb      	ldr	r3, [r7, #12]
    1416:	681b      	ldr	r3, [r3, #0]
    1418:	8afa      	ldrh	r2, [r7, #22]
    141a:	ea4f 2212 	mov.w	r2, r2, lsr #8
    141e:	b292      	uxth	r2, r2
    1420:	b2d2      	uxtb	r2, r2
    1422:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    1424:	68fb      	ldr	r3, [r7, #12]
    1426:	681b      	ldr	r3, [r3, #0]
    1428:	8afa      	ldrh	r2, [r7, #22]
    142a:	b2d2      	uxtb	r2, r2
    142c:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    142e:	68fb      	ldr	r3, [r7, #12]
    1430:	685b      	ldr	r3, [r3, #4]
    1432:	f04f 0200 	mov.w	r2, #0
    1436:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    143a:	68fb      	ldr	r3, [r7, #12]
    143c:	681b      	ldr	r3, [r3, #0]
    143e:	79fa      	ldrb	r2, [r7, #7]
    1440:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    1442:	68fb      	ldr	r3, [r7, #12]
    1444:	681b      	ldr	r3, [r3, #0]
    1446:	f04f 020e 	mov.w	r2, #14
    144a:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    144c:	68fb      	ldr	r3, [r7, #12]
    144e:	685b      	ldr	r3, [r3, #4]
    1450:	f04f 0200 	mov.w	r2, #0
    1454:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    1458:	68fb      	ldr	r3, [r7, #12]
    145a:	f04f 0200 	mov.w	r2, #0
    145e:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    1460:	68fb      	ldr	r3, [r7, #12]
    1462:	f04f 0200 	mov.w	r2, #0
    1466:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
    1468:	68fb      	ldr	r3, [r7, #12]
    146a:	f04f 0200 	mov.w	r2, #0
    146e:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    1470:	68fb      	ldr	r3, [r7, #12]
    1472:	f04f 0200 	mov.w	r2, #0
    1476:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
    1478:	68fa      	ldr	r2, [r7, #12]
    147a:	f241 63a5 	movw	r3, #5797	; 0x16a5
    147e:	f2c0 0300 	movt	r3, #0
    1482:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    1484:	68fb      	ldr	r3, [r7, #12]
    1486:	f04f 0200 	mov.w	r2, #0
    148a:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    148c:	68fb      	ldr	r3, [r7, #12]
    148e:	f04f 0200 	mov.w	r2, #0
    1492:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    1494:	68fb      	ldr	r3, [r7, #12]
    1496:	f04f 0200 	mov.w	r2, #0
    149a:	729a      	strb	r2, [r3, #10]
}
    149c:	f107 0720 	add.w	r7, r7, #32
    14a0:	46bd      	mov	sp, r7
    14a2:	bd80      	pop	{r7, pc}

000014a4 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    14a4:	b480      	push	{r7}
    14a6:	b089      	sub	sp, #36	; 0x24
    14a8:	af00      	add	r7, sp, #0
    14aa:	60f8      	str	r0, [r7, #12]
    14ac:	60b9      	str	r1, [r7, #8]
    14ae:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
    14b0:	f04f 0300 	mov.w	r3, #0
    14b4:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    14b6:	68fa      	ldr	r2, [r7, #12]
    14b8:	f240 6374 	movw	r3, #1652	; 0x674
    14bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14c0:	429a      	cmp	r2, r3
    14c2:	d007      	beq.n	14d4 <MSS_UART_polled_tx+0x30>
    14c4:	68fa      	ldr	r2, [r7, #12]
    14c6:	f240 634c 	movw	r3, #1612	; 0x64c
    14ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14ce:	429a      	cmp	r2, r3
    14d0:	d000      	beq.n	14d4 <MSS_UART_polled_tx+0x30>
    14d2:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    14d4:	68bb      	ldr	r3, [r7, #8]
    14d6:	2b00      	cmp	r3, #0
    14d8:	d100      	bne.n	14dc <MSS_UART_polled_tx+0x38>
    14da:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    14dc:	687b      	ldr	r3, [r7, #4]
    14de:	2b00      	cmp	r3, #0
    14e0:	d100      	bne.n	14e4 <MSS_UART_polled_tx+0x40>
    14e2:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    14e4:	68fa      	ldr	r2, [r7, #12]
    14e6:	f240 6374 	movw	r3, #1652	; 0x674
    14ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14ee:	429a      	cmp	r2, r3
    14f0:	d006      	beq.n	1500 <MSS_UART_polled_tx+0x5c>
    14f2:	68fa      	ldr	r2, [r7, #12]
    14f4:	f240 634c 	movw	r3, #1612	; 0x64c
    14f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14fc:	429a      	cmp	r2, r3
    14fe:	d13d      	bne.n	157c <MSS_UART_polled_tx+0xd8>
    1500:	68bb      	ldr	r3, [r7, #8]
    1502:	2b00      	cmp	r3, #0
    1504:	d03a      	beq.n	157c <MSS_UART_polled_tx+0xd8>
    1506:	687b      	ldr	r3, [r7, #4]
    1508:	2b00      	cmp	r3, #0
    150a:	d037      	beq.n	157c <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    150c:	68fb      	ldr	r3, [r7, #12]
    150e:	681b      	ldr	r3, [r3, #0]
    1510:	7d1b      	ldrb	r3, [r3, #20]
    1512:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    1514:	68fb      	ldr	r3, [r7, #12]
    1516:	7a9a      	ldrb	r2, [r3, #10]
    1518:	7efb      	ldrb	r3, [r7, #27]
    151a:	ea42 0303 	orr.w	r3, r2, r3
    151e:	b2da      	uxtb	r2, r3
    1520:	68fb      	ldr	r3, [r7, #12]
    1522:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    1524:	7efb      	ldrb	r3, [r7, #27]
    1526:	f003 0320 	and.w	r3, r3, #32
    152a:	2b00      	cmp	r3, #0
    152c:	d023      	beq.n	1576 <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    152e:	f04f 0310 	mov.w	r3, #16
    1532:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    1534:	687b      	ldr	r3, [r7, #4]
    1536:	2b0f      	cmp	r3, #15
    1538:	d801      	bhi.n	153e <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
    153a:	687b      	ldr	r3, [r7, #4]
    153c:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    153e:	f04f 0300 	mov.w	r3, #0
    1542:	617b      	str	r3, [r7, #20]
    1544:	e00e      	b.n	1564 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    1546:	68fb      	ldr	r3, [r7, #12]
    1548:	681b      	ldr	r3, [r3, #0]
    154a:	68b9      	ldr	r1, [r7, #8]
    154c:	693a      	ldr	r2, [r7, #16]
    154e:	440a      	add	r2, r1
    1550:	7812      	ldrb	r2, [r2, #0]
    1552:	701a      	strb	r2, [r3, #0]
    1554:	693b      	ldr	r3, [r7, #16]
    1556:	f103 0301 	add.w	r3, r3, #1
    155a:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    155c:	697b      	ldr	r3, [r7, #20]
    155e:	f103 0301 	add.w	r3, r3, #1
    1562:	617b      	str	r3, [r7, #20]
    1564:	697a      	ldr	r2, [r7, #20]
    1566:	69fb      	ldr	r3, [r7, #28]
    1568:	429a      	cmp	r2, r3
    156a:	d3ec      	bcc.n	1546 <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    156c:	687a      	ldr	r2, [r7, #4]
    156e:	697b      	ldr	r3, [r7, #20]
    1570:	ebc3 0302 	rsb	r3, r3, r2
    1574:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
    1576:	687b      	ldr	r3, [r7, #4]
    1578:	2b00      	cmp	r3, #0
    157a:	d1c7      	bne.n	150c <MSS_UART_polled_tx+0x68>
    }
}
    157c:	f107 0724 	add.w	r7, r7, #36	; 0x24
    1580:	46bd      	mov	sp, r7
    1582:	bc80      	pop	{r7}
    1584:	4770      	bx	lr
    1586:	bf00      	nop

00001588 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    1588:	b580      	push	{r7, lr}
    158a:	b084      	sub	sp, #16
    158c:	af00      	add	r7, sp, #0
    158e:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1590:	687a      	ldr	r2, [r7, #4]
    1592:	f240 6374 	movw	r3, #1652	; 0x674
    1596:	f2c2 0300 	movt	r3, #8192	; 0x2000
    159a:	429a      	cmp	r2, r3
    159c:	d007      	beq.n	15ae <MSS_UART_isr+0x26>
    159e:	687a      	ldr	r2, [r7, #4]
    15a0:	f240 634c 	movw	r3, #1612	; 0x64c
    15a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15a8:	429a      	cmp	r2, r3
    15aa:	d000      	beq.n	15ae <MSS_UART_isr+0x26>
    15ac:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    15ae:	687a      	ldr	r2, [r7, #4]
    15b0:	f240 6374 	movw	r3, #1652	; 0x674
    15b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15b8:	429a      	cmp	r2, r3
    15ba:	d006      	beq.n	15ca <MSS_UART_isr+0x42>
    15bc:	687a      	ldr	r2, [r7, #4]
    15be:	f240 634c 	movw	r3, #1612	; 0x64c
    15c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15c6:	429a      	cmp	r2, r3
    15c8:	d167      	bne.n	169a <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    15ca:	687b      	ldr	r3, [r7, #4]
    15cc:	681b      	ldr	r3, [r3, #0]
    15ce:	7a1b      	ldrb	r3, [r3, #8]
    15d0:	b2db      	uxtb	r3, r3
    15d2:	f003 030f 	and.w	r3, r3, #15
    15d6:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
    15d8:	7bfb      	ldrb	r3, [r7, #15]
    15da:	2b0c      	cmp	r3, #12
    15dc:	d854      	bhi.n	1688 <MSS_UART_isr+0x100>
    15de:	a201      	add	r2, pc, #4	; (adr r2, 15e4 <MSS_UART_isr+0x5c>)
    15e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    15e4:	00001619 	.word	0x00001619
    15e8:	00001689 	.word	0x00001689
    15ec:	00001635 	.word	0x00001635
    15f0:	00001689 	.word	0x00001689
    15f4:	00001651 	.word	0x00001651
    15f8:	00001689 	.word	0x00001689
    15fc:	0000166d 	.word	0x0000166d
    1600:	00001689 	.word	0x00001689
    1604:	00001689 	.word	0x00001689
    1608:	00001689 	.word	0x00001689
    160c:	00001689 	.word	0x00001689
    1610:	00001689 	.word	0x00001689
    1614:	00001651 	.word	0x00001651
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    1618:	687b      	ldr	r3, [r7, #4]
    161a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    161c:	2b00      	cmp	r3, #0
    161e:	d100      	bne.n	1622 <MSS_UART_isr+0x9a>
    1620:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
    1622:	687b      	ldr	r3, [r7, #4]
    1624:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1626:	2b00      	cmp	r3, #0
    1628:	d030      	beq.n	168c <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    162a:	687b      	ldr	r3, [r7, #4]
    162c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    162e:	6878      	ldr	r0, [r7, #4]
    1630:	4798      	blx	r3
                }
            }
            break;
    1632:	e032      	b.n	169a <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    1634:	687b      	ldr	r3, [r7, #4]
    1636:	6a1b      	ldr	r3, [r3, #32]
    1638:	2b00      	cmp	r3, #0
    163a:	d100      	bne.n	163e <MSS_UART_isr+0xb6>
    163c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
    163e:	687b      	ldr	r3, [r7, #4]
    1640:	6a1b      	ldr	r3, [r3, #32]
    1642:	2b00      	cmp	r3, #0
    1644:	d024      	beq.n	1690 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
    1646:	687b      	ldr	r3, [r7, #4]
    1648:	6a1b      	ldr	r3, [r3, #32]
    164a:	6878      	ldr	r0, [r7, #4]
    164c:	4798      	blx	r3
                }
            }
            break;
    164e:	e024      	b.n	169a <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    1650:	687b      	ldr	r3, [r7, #4]
    1652:	69db      	ldr	r3, [r3, #28]
    1654:	2b00      	cmp	r3, #0
    1656:	d100      	bne.n	165a <MSS_UART_isr+0xd2>
    1658:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
    165a:	687b      	ldr	r3, [r7, #4]
    165c:	69db      	ldr	r3, [r3, #28]
    165e:	2b00      	cmp	r3, #0
    1660:	d018      	beq.n	1694 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
    1662:	687b      	ldr	r3, [r7, #4]
    1664:	69db      	ldr	r3, [r3, #28]
    1666:	6878      	ldr	r0, [r7, #4]
    1668:	4798      	blx	r3
                }
            }
            break;
    166a:	e016      	b.n	169a <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    166c:	687b      	ldr	r3, [r7, #4]
    166e:	699b      	ldr	r3, [r3, #24]
    1670:	2b00      	cmp	r3, #0
    1672:	d100      	bne.n	1676 <MSS_UART_isr+0xee>
    1674:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
    1676:	687b      	ldr	r3, [r7, #4]
    1678:	699b      	ldr	r3, [r3, #24]
    167a:	2b00      	cmp	r3, #0
    167c:	d00c      	beq.n	1698 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
    167e:	687b      	ldr	r3, [r7, #4]
    1680:	699b      	ldr	r3, [r3, #24]
    1682:	6878      	ldr	r0, [r7, #4]
    1684:	4798      	blx	r3
                }
            }
            break;
    1686:	e008      	b.n	169a <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    1688:	be00      	bkpt	0x0000
    168a:	e006      	b.n	169a <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
    168c:	bf00      	nop
    168e:	e004      	b.n	169a <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
    1690:	bf00      	nop
    1692:	e002      	b.n	169a <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
    1694:	bf00      	nop
    1696:	e000      	b.n	169a <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
    1698:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
    169a:	f107 0710 	add.w	r7, r7, #16
    169e:	46bd      	mov	sp, r7
    16a0:	bd80      	pop	{r7, pc}
    16a2:	bf00      	nop

000016a4 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    16a4:	b480      	push	{r7}
    16a6:	b087      	sub	sp, #28
    16a8:	af00      	add	r7, sp, #0
    16aa:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    16ac:	687a      	ldr	r2, [r7, #4]
    16ae:	f240 6374 	movw	r3, #1652	; 0x674
    16b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16b6:	429a      	cmp	r2, r3
    16b8:	d007      	beq.n	16ca <default_tx_handler+0x26>
    16ba:	687a      	ldr	r2, [r7, #4]
    16bc:	f240 634c 	movw	r3, #1612	; 0x64c
    16c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16c4:	429a      	cmp	r2, r3
    16c6:	d000      	beq.n	16ca <default_tx_handler+0x26>
    16c8:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    16ca:	687b      	ldr	r3, [r7, #4]
    16cc:	68db      	ldr	r3, [r3, #12]
    16ce:	2b00      	cmp	r3, #0
    16d0:	d100      	bne.n	16d4 <default_tx_handler+0x30>
    16d2:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    16d4:	687b      	ldr	r3, [r7, #4]
    16d6:	691b      	ldr	r3, [r3, #16]
    16d8:	2b00      	cmp	r3, #0
    16da:	d100      	bne.n	16de <default_tx_handler+0x3a>
    16dc:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    16de:	687a      	ldr	r2, [r7, #4]
    16e0:	f240 6374 	movw	r3, #1652	; 0x674
    16e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16e8:	429a      	cmp	r2, r3
    16ea:	d006      	beq.n	16fa <default_tx_handler+0x56>
    16ec:	687a      	ldr	r2, [r7, #4]
    16ee:	f240 634c 	movw	r3, #1612	; 0x64c
    16f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16f6:	429a      	cmp	r2, r3
    16f8:	d152      	bne.n	17a0 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
    16fa:	687b      	ldr	r3, [r7, #4]
    16fc:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    16fe:	2b00      	cmp	r3, #0
    1700:	d04e      	beq.n	17a0 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    1702:	687b      	ldr	r3, [r7, #4]
    1704:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1706:	2b00      	cmp	r3, #0
    1708:	d04a      	beq.n	17a0 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    170a:	687b      	ldr	r3, [r7, #4]
    170c:	681b      	ldr	r3, [r3, #0]
    170e:	7d1b      	ldrb	r3, [r3, #20]
    1710:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    1712:	687b      	ldr	r3, [r7, #4]
    1714:	7a9a      	ldrb	r2, [r3, #10]
    1716:	7afb      	ldrb	r3, [r7, #11]
    1718:	ea42 0303 	orr.w	r3, r2, r3
    171c:	b2da      	uxtb	r2, r3
    171e:	687b      	ldr	r3, [r7, #4]
    1720:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    1722:	7afb      	ldrb	r3, [r7, #11]
    1724:	f003 0320 	and.w	r3, r3, #32
    1728:	2b00      	cmp	r3, #0
    172a:	d029      	beq.n	1780 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    172c:	f04f 0310 	mov.w	r3, #16
    1730:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    1732:	687b      	ldr	r3, [r7, #4]
    1734:	691a      	ldr	r2, [r3, #16]
    1736:	687b      	ldr	r3, [r7, #4]
    1738:	695b      	ldr	r3, [r3, #20]
    173a:	ebc3 0302 	rsb	r3, r3, r2
    173e:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    1740:	697b      	ldr	r3, [r7, #20]
    1742:	2b0f      	cmp	r3, #15
    1744:	d801      	bhi.n	174a <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    1746:	697b      	ldr	r3, [r7, #20]
    1748:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    174a:	f04f 0300 	mov.w	r3, #0
    174e:	60fb      	str	r3, [r7, #12]
    1750:	e012      	b.n	1778 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    1752:	687b      	ldr	r3, [r7, #4]
    1754:	681b      	ldr	r3, [r3, #0]
    1756:	687a      	ldr	r2, [r7, #4]
    1758:	68d1      	ldr	r1, [r2, #12]
    175a:	687a      	ldr	r2, [r7, #4]
    175c:	6952      	ldr	r2, [r2, #20]
    175e:	440a      	add	r2, r1
    1760:	7812      	ldrb	r2, [r2, #0]
    1762:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    1764:	687b      	ldr	r3, [r7, #4]
    1766:	695b      	ldr	r3, [r3, #20]
    1768:	f103 0201 	add.w	r2, r3, #1
    176c:	687b      	ldr	r3, [r7, #4]
    176e:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    1770:	68fb      	ldr	r3, [r7, #12]
    1772:	f103 0301 	add.w	r3, r3, #1
    1776:	60fb      	str	r3, [r7, #12]
    1778:	68fa      	ldr	r2, [r7, #12]
    177a:	693b      	ldr	r3, [r7, #16]
    177c:	429a      	cmp	r2, r3
    177e:	d3e8      	bcc.n	1752 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    1780:	687b      	ldr	r3, [r7, #4]
    1782:	695a      	ldr	r2, [r3, #20]
    1784:	687b      	ldr	r3, [r7, #4]
    1786:	691b      	ldr	r3, [r3, #16]
    1788:	429a      	cmp	r2, r3
    178a:	d109      	bne.n	17a0 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    178c:	687b      	ldr	r3, [r7, #4]
    178e:	f04f 0200 	mov.w	r2, #0
    1792:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    1794:	687b      	ldr	r3, [r7, #4]
    1796:	685b      	ldr	r3, [r3, #4]
    1798:	f04f 0200 	mov.w	r2, #0
    179c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
    17a0:	f107 071c 	add.w	r7, r7, #28
    17a4:	46bd      	mov	sp, r7
    17a6:	bc80      	pop	{r7}
    17a8:	4770      	bx	lr
    17aa:	bf00      	nop

000017ac <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    17ac:	4668      	mov	r0, sp
    17ae:	f020 0107 	bic.w	r1, r0, #7
    17b2:	468d      	mov	sp, r1
    17b4:	b589      	push	{r0, r3, r7, lr}
    17b6:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
    17b8:	f240 6074 	movw	r0, #1652	; 0x674
    17bc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    17c0:	f7ff fee2 	bl	1588 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
    17c4:	f04f 000a 	mov.w	r0, #10
    17c8:	f7ff fd4c 	bl	1264 <NVIC_ClearPendingIRQ>
}
    17cc:	46bd      	mov	sp, r7
    17ce:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    17d2:	4685      	mov	sp, r0
    17d4:	4770      	bx	lr
    17d6:	bf00      	nop

000017d8 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    17d8:	4668      	mov	r0, sp
    17da:	f020 0107 	bic.w	r1, r0, #7
    17de:	468d      	mov	sp, r1
    17e0:	b589      	push	{r0, r3, r7, lr}
    17e2:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
    17e4:	f240 604c 	movw	r0, #1612	; 0x64c
    17e8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    17ec:	f7ff fecc 	bl	1588 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
    17f0:	f04f 000b 	mov.w	r0, #11
    17f4:	f7ff fd36 	bl	1264 <NVIC_ClearPendingIRQ>
}
    17f8:	46bd      	mov	sp, r7
    17fa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    17fe:	4685      	mov	sp, r0
    1800:	4770      	bx	lr
    1802:	bf00      	nop

00001804 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1804:	b480      	push	{r7}
    1806:	b083      	sub	sp, #12
    1808:	af00      	add	r7, sp, #0
    180a:	4603      	mov	r3, r0
    180c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    180e:	f24e 1300 	movw	r3, #57600	; 0xe100
    1812:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1816:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    181a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    181e:	88f9      	ldrh	r1, [r7, #6]
    1820:	f001 011f 	and.w	r1, r1, #31
    1824:	f04f 0001 	mov.w	r0, #1
    1828:	fa00 f101 	lsl.w	r1, r0, r1
    182c:	f102 0260 	add.w	r2, r2, #96	; 0x60
    1830:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1834:	f107 070c 	add.w	r7, r7, #12
    1838:	46bd      	mov	sp, r7
    183a:	bc80      	pop	{r7}
    183c:	4770      	bx	lr
    183e:	bf00      	nop

00001840 <MSS_SPI_init>:
 */
void MSS_SPI_init
(
	mss_spi_instance_t * this_spi
)
{
    1840:	b580      	push	{r7, lr}
    1842:	b084      	sub	sp, #16
    1844:	af00      	add	r7, sp, #0
    1846:	6078      	str	r0, [r7, #4]
    uint16_t i;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    1848:	687a      	ldr	r2, [r7, #4]
    184a:	f240 7318 	movw	r3, #1816	; 0x718
    184e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1852:	429a      	cmp	r2, r3
    1854:	d007      	beq.n	1866 <MSS_SPI_init+0x26>
    1856:	687a      	ldr	r2, [r7, #4]
    1858:	f240 639c 	movw	r3, #1692	; 0x69c
    185c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1860:	429a      	cmp	r2, r3
    1862:	d000      	beq.n	1866 <MSS_SPI_init+0x26>
    1864:	be00      	bkpt	0x0000
    
    if(this_spi == &g_mss_spi0)
    1866:	687a      	ldr	r2, [r7, #4]
    1868:	f240 7318 	movw	r3, #1816	; 0x718
    186c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1870:	429a      	cmp	r2, r3
    1872:	d126      	bne.n	18c2 <MSS_SPI_init+0x82>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
    1874:	687a      	ldr	r2, [r7, #4]
    1876:	f241 0300 	movw	r3, #4096	; 0x1000
    187a:	f2c4 0300 	movt	r3, #16384	; 0x4000
    187e:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    1880:	687b      	ldr	r3, [r7, #4]
    1882:	f04f 020c 	mov.w	r2, #12
    1886:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    1888:	f242 0300 	movw	r3, #8192	; 0x2000
    188c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1890:	f242 0200 	movw	r2, #8192	; 0x2000
    1894:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1898:	6b12      	ldr	r2, [r2, #48]	; 0x30
    189a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    189e:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    18a0:	f04f 000c 	mov.w	r0, #12
    18a4:	f7ff ffae 	bl	1804 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    18a8:	f242 0300 	movw	r3, #8192	; 0x2000
    18ac:	f2ce 0304 	movt	r3, #57348	; 0xe004
    18b0:	f242 0200 	movw	r2, #8192	; 0x2000
    18b4:	f2ce 0204 	movt	r2, #57348	; 0xe004
    18b8:	6b12      	ldr	r2, [r2, #48]	; 0x30
    18ba:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    18be:	631a      	str	r2, [r3, #48]	; 0x30
    18c0:	e025      	b.n	190e <MSS_SPI_init+0xce>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
    18c2:	687a      	ldr	r2, [r7, #4]
    18c4:	f241 0300 	movw	r3, #4096	; 0x1000
    18c8:	f2c4 0301 	movt	r3, #16385	; 0x4001
    18cc:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    18ce:	687b      	ldr	r3, [r7, #4]
    18d0:	f04f 020d 	mov.w	r2, #13
    18d4:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    18d6:	f242 0300 	movw	r3, #8192	; 0x2000
    18da:	f2ce 0304 	movt	r3, #57348	; 0xe004
    18de:	f242 0200 	movw	r2, #8192	; 0x2000
    18e2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    18e6:	6b12      	ldr	r2, [r2, #48]	; 0x30
    18e8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    18ec:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    18ee:	f04f 000d 	mov.w	r0, #13
    18f2:	f7ff ff87 	bl	1804 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    18f6:	f242 0300 	movw	r3, #8192	; 0x2000
    18fa:	f2ce 0304 	movt	r3, #57348	; 0xe004
    18fe:	f242 0200 	movw	r2, #8192	; 0x2000
    1902:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1906:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1908:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    190c:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    190e:	687b      	ldr	r3, [r7, #4]
    1910:	681b      	ldr	r3, [r3, #0]
    1912:	687a      	ldr	r2, [r7, #4]
    1914:	6812      	ldr	r2, [r2, #0]
    1916:	6812      	ldr	r2, [r2, #0]
    1918:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    191c:	601a      	str	r2, [r3, #0]
    
    /* Initialize SPI driver instance data. */
    this_spi->frame_rx_handler = 0u;
    191e:	687b      	ldr	r3, [r7, #4]
    1920:	f04f 0200 	mov.w	r2, #0
    1924:	671a      	str	r2, [r3, #112]	; 0x70
    this_spi->slave_tx_frame = 0u;
    1926:	687b      	ldr	r3, [r7, #4]
    1928:	f04f 0200 	mov.w	r2, #0
    192c:	675a      	str	r2, [r3, #116]	; 0x74
    
    this_spi->block_rx_handler = 0u;
    192e:	687b      	ldr	r3, [r7, #4]
    1930:	f04f 0200 	mov.w	r2, #0
    1934:	679a      	str	r2, [r3, #120]	; 0x78
    
    this_spi->slave_tx_buffer = 0u;
    1936:	687b      	ldr	r3, [r7, #4]
    1938:	f04f 0200 	mov.w	r2, #0
    193c:	609a      	str	r2, [r3, #8]
    this_spi->slave_tx_size = 0u;
    193e:	687b      	ldr	r3, [r7, #4]
    1940:	f04f 0200 	mov.w	r2, #0
    1944:	60da      	str	r2, [r3, #12]
    this_spi->slave_tx_idx = 0u;
    1946:	687b      	ldr	r3, [r7, #4]
    1948:	f04f 0200 	mov.w	r2, #0
    194c:	611a      	str	r2, [r3, #16]

    this_spi->resp_tx_buffer = 0u;
    194e:	687b      	ldr	r3, [r7, #4]
    1950:	f04f 0200 	mov.w	r2, #0
    1954:	615a      	str	r2, [r3, #20]
    this_spi->resp_buff_size = 0u;
    1956:	687b      	ldr	r3, [r7, #4]
    1958:	f04f 0200 	mov.w	r2, #0
    195c:	619a      	str	r2, [r3, #24]
    this_spi->resp_buff_tx_idx = 0u;
    195e:	687b      	ldr	r3, [r7, #4]
    1960:	f04f 0200 	mov.w	r2, #0
    1964:	61da      	str	r2, [r3, #28]
    
    this_spi->cmd_handler = 0;
    1966:	687b      	ldr	r3, [r7, #4]
    1968:	f04f 0200 	mov.w	r2, #0
    196c:	621a      	str	r2, [r3, #32]
    
    this_spi->slave_rx_buffer = 0;
    196e:	687b      	ldr	r3, [r7, #4]
    1970:	f04f 0200 	mov.w	r2, #0
    1974:	625a      	str	r2, [r3, #36]	; 0x24
    this_spi->slave_rx_size = 0u;
    1976:	687b      	ldr	r3, [r7, #4]
    1978:	f04f 0200 	mov.w	r2, #0
    197c:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->slave_rx_idx = 0u;
    197e:	687b      	ldr	r3, [r7, #4]
    1980:	f04f 0200 	mov.w	r2, #0
    1984:	62da      	str	r2, [r3, #44]	; 0x2c
    
    for(i = 0u; i < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++i)
    1986:	f04f 0300 	mov.w	r3, #0
    198a:	81fb      	strh	r3, [r7, #14]
    198c:	e00b      	b.n	19a6 <MSS_SPI_init+0x166>
    {
        this_spi->slaves_cfg[i].ctrl_reg = NOT_CONFIGURED;
    198e:	89fa      	ldrh	r2, [r7, #14]
    1990:	687b      	ldr	r3, [r7, #4]
    1992:	f102 0206 	add.w	r2, r2, #6
    1996:	f04f 31ff 	mov.w	r1, #4294967295
    199a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
    
    this_spi->slave_rx_buffer = 0;
    this_spi->slave_rx_size = 0u;
    this_spi->slave_rx_idx = 0u;
    
    for(i = 0u; i < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++i)
    199e:	89fb      	ldrh	r3, [r7, #14]
    19a0:	f103 0301 	add.w	r3, r3, #1
    19a4:	81fb      	strh	r3, [r7, #14]
    19a6:	89fb      	ldrh	r3, [r7, #14]
    19a8:	2b07      	cmp	r3, #7
    19aa:	d9f0      	bls.n	198e <MSS_SPI_init+0x14e>
    {
        this_spi->slaves_cfg[i].ctrl_reg = NOT_CONFIGURED;
    }
}
    19ac:	f107 0710 	add.w	r7, r7, #16
    19b0:	46bd      	mov	sp, r7
    19b2:	bd80      	pop	{r7, pc}

000019b4 <MSS_SPI_configure_master_mode>:
	mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
    19b4:	b480      	push	{r7}
    19b6:	b085      	sub	sp, #20
    19b8:	af00      	add	r7, sp, #0
    19ba:	60f8      	str	r0, [r7, #12]
    19bc:	607a      	str	r2, [r7, #4]
    19be:	460a      	mov	r2, r1
    19c0:	72fa      	strb	r2, [r7, #11]
    19c2:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    19c4:	68fa      	ldr	r2, [r7, #12]
    19c6:	f240 7318 	movw	r3, #1816	; 0x718
    19ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19ce:	429a      	cmp	r2, r3
    19d0:	d007      	beq.n	19e2 <MSS_SPI_configure_master_mode+0x2e>
    19d2:	68fa      	ldr	r2, [r7, #12]
    19d4:	f240 639c 	movw	r3, #1692	; 0x69c
    19d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19dc:	429a      	cmp	r2, r3
    19de:	d000      	beq.n	19e2 <MSS_SPI_configure_master_mode+0x2e>
    19e0:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
    19e2:	7afb      	ldrb	r3, [r7, #11]
    19e4:	2b07      	cmp	r3, #7
    19e6:	d900      	bls.n	19ea <MSS_SPI_configure_master_mode+0x36>
    19e8:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
    19ea:	7e3b      	ldrb	r3, [r7, #24]
    19ec:	2b20      	cmp	r3, #32
    19ee:	d900      	bls.n	19f2 <MSS_SPI_configure_master_mode+0x3e>
    19f0:	be00      	bkpt	0x0000
    
	/* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~CTRL_ENABLE_MASK;
    19f2:	68fb      	ldr	r3, [r7, #12]
    19f4:	681b      	ldr	r3, [r3, #0]
    19f6:	68fa      	ldr	r2, [r7, #12]
    19f8:	6812      	ldr	r2, [r2, #0]
    19fa:	6812      	ldr	r2, [r2, #0]
    19fc:	f022 0201 	bic.w	r2, r2, #1
    1a00:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
    1a02:	68fb      	ldr	r3, [r7, #12]
    1a04:	681b      	ldr	r3, [r3, #0]
    1a06:	68fa      	ldr	r2, [r7, #12]
    1a08:	6812      	ldr	r2, [r2, #0]
    1a0a:	6812      	ldr	r2, [r2, #0]
    1a0c:	f042 0202 	orr.w	r2, r2, #2
    1a10:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    1a12:	68fb      	ldr	r3, [r7, #12]
    1a14:	681b      	ldr	r3, [r3, #0]
    1a16:	68fa      	ldr	r2, [r7, #12]
    1a18:	6812      	ldr	r2, [r2, #0]
    1a1a:	6812      	ldr	r2, [r2, #0]
    1a1c:	f042 0201 	orr.w	r2, r2, #1
    1a20:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
    1a22:	7afb      	ldrb	r3, [r7, #11]
    1a24:	2b07      	cmp	r3, #7
    1a26:	d81e      	bhi.n	1a66 <MSS_SPI_configure_master_mode+0xb2>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
    1a28:	7af9      	ldrb	r1, [r7, #11]
    1a2a:	687a      	ldr	r2, [r7, #4]
    1a2c:	f240 1302 	movw	r3, #258	; 0x102
    1a30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a34:	ea42 0303 	orr.w	r3, r2, r3
    1a38:	68fa      	ldr	r2, [r7, #12]
    1a3a:	f101 0106 	add.w	r1, r1, #6
    1a3e:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
                                               BIGFIFO_MASK |
                                               (uint32_t)protocol_mode | 
                                               ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
    1a42:	7afb      	ldrb	r3, [r7, #11]
    1a44:	68fa      	ldr	r2, [r7, #12]
    1a46:	f103 0306 	add.w	r3, r3, #6
    1a4a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    1a4e:	4413      	add	r3, r2
    1a50:	7e3a      	ldrb	r2, [r7, #24]
    1a52:	711a      	strb	r2, [r3, #4]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
    1a54:	7afb      	ldrb	r3, [r7, #11]
    1a56:	68fa      	ldr	r2, [r7, #12]
    1a58:	f103 0306 	add.w	r3, r3, #6
    1a5c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    1a60:	4413      	add	r3, r2
    1a62:	78fa      	ldrb	r2, [r7, #3]
    1a64:	715a      	strb	r2, [r3, #5]
    }
}
    1a66:	f107 0714 	add.w	r7, r7, #20
    1a6a:	46bd      	mov	sp, r7
    1a6c:	bc80      	pop	{r7}
    1a6e:	4770      	bx	lr

00001a70 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    1a70:	b480      	push	{r7}
    1a72:	b085      	sub	sp, #20
    1a74:	af00      	add	r7, sp, #0
    1a76:	6078      	str	r0, [r7, #4]
    uint32_t more_data = 1u;
    1a78:	f04f 0301 	mov.w	r3, #1
    1a7c:	60bb      	str	r3, [r7, #8]
    uint32_t tx_fifo_full;
    
    tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    1a7e:	687b      	ldr	r3, [r7, #4]
    1a80:	681b      	ldr	r3, [r3, #0]
    1a82:	689b      	ldr	r3, [r3, #8]
    1a84:	f403 7380 	and.w	r3, r3, #256	; 0x100
    1a88:	60fb      	str	r3, [r7, #12]
    
    while(!tx_fifo_full && more_data)
    1a8a:	e034      	b.n	1af6 <fill_slave_tx_fifo+0x86>
    {
        if(this_spi->slave_tx_idx < this_spi->slave_tx_size)
    1a8c:	687b      	ldr	r3, [r7, #4]
    1a8e:	691a      	ldr	r2, [r3, #16]
    1a90:	687b      	ldr	r3, [r7, #4]
    1a92:	68db      	ldr	r3, [r3, #12]
    1a94:	429a      	cmp	r2, r3
    1a96:	d20f      	bcs.n	1ab8 <fill_slave_tx_fifo+0x48>
        {
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
    1a98:	687b      	ldr	r3, [r7, #4]
    1a9a:	681b      	ldr	r3, [r3, #0]
    1a9c:	687a      	ldr	r2, [r7, #4]
    1a9e:	6891      	ldr	r1, [r2, #8]
    1aa0:	687a      	ldr	r2, [r7, #4]
    1aa2:	6912      	ldr	r2, [r2, #16]
    1aa4:	440a      	add	r2, r1
    1aa6:	7812      	ldrb	r2, [r2, #0]
    1aa8:	615a      	str	r2, [r3, #20]
            ++this_spi->slave_tx_idx;
    1aaa:	687b      	ldr	r3, [r7, #4]
    1aac:	691b      	ldr	r3, [r3, #16]
    1aae:	f103 0201 	add.w	r2, r3, #1
    1ab2:	687b      	ldr	r3, [r7, #4]
    1ab4:	611a      	str	r2, [r3, #16]
    1ab6:	e018      	b.n	1aea <fill_slave_tx_fifo+0x7a>
        }
        else if(this_spi->resp_buff_tx_idx < this_spi->resp_buff_size)
    1ab8:	687b      	ldr	r3, [r7, #4]
    1aba:	69da      	ldr	r2, [r3, #28]
    1abc:	687b      	ldr	r3, [r7, #4]
    1abe:	699b      	ldr	r3, [r3, #24]
    1ac0:	429a      	cmp	r2, r3
    1ac2:	d20f      	bcs.n	1ae4 <fill_slave_tx_fifo+0x74>
        {
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
    1ac4:	687b      	ldr	r3, [r7, #4]
    1ac6:	681b      	ldr	r3, [r3, #0]
    1ac8:	687a      	ldr	r2, [r7, #4]
    1aca:	6951      	ldr	r1, [r2, #20]
    1acc:	687a      	ldr	r2, [r7, #4]
    1ace:	69d2      	ldr	r2, [r2, #28]
    1ad0:	440a      	add	r2, r1
    1ad2:	7812      	ldrb	r2, [r2, #0]
    1ad4:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
    1ad6:	687b      	ldr	r3, [r7, #4]
    1ad8:	69db      	ldr	r3, [r3, #28]
    1ada:	f103 0201 	add.w	r2, r3, #1
    1ade:	687b      	ldr	r3, [r7, #4]
    1ae0:	61da      	str	r2, [r3, #28]
    1ae2:	e002      	b.n	1aea <fill_slave_tx_fifo+0x7a>
        }
        else
        {
            more_data = 0u;
    1ae4:	f04f 0300 	mov.w	r3, #0
    1ae8:	60bb      	str	r3, [r7, #8]
        }
        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    1aea:	687b      	ldr	r3, [r7, #4]
    1aec:	681b      	ldr	r3, [r3, #0]
    1aee:	689b      	ldr	r3, [r3, #8]
    1af0:	f403 7380 	and.w	r3, r3, #256	; 0x100
    1af4:	60fb      	str	r3, [r7, #12]
    uint32_t more_data = 1u;
    uint32_t tx_fifo_full;
    
    tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    
    while(!tx_fifo_full && more_data)
    1af6:	68fb      	ldr	r3, [r7, #12]
    1af8:	2b00      	cmp	r3, #0
    1afa:	d102      	bne.n	1b02 <fill_slave_tx_fifo+0x92>
    1afc:	68bb      	ldr	r3, [r7, #8]
    1afe:	2b00      	cmp	r3, #0
    1b00:	d1c4      	bne.n	1a8c <fill_slave_tx_fifo+0x1c>
        {
            more_data = 0u;
        }
        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    }
}
    1b02:	f107 0714 	add.w	r7, r7, #20
    1b06:	46bd      	mov	sp, r7
    1b08:	bc80      	pop	{r7}
    1b0a:	4770      	bx	lr

00001b0c <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    1b0c:	b580      	push	{r7, lr}
    1b0e:	b084      	sub	sp, #16
    1b10:	af00      	add	r7, sp, #0
    1b12:	6078      	str	r0, [r7, #4]
    uint32_t rx_frame;
    uint32_t rx_fifo_empty;
    
    if(this_spi->frame_rx_handler != 0u)
    1b14:	687b      	ldr	r3, [r7, #4]
    1b16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    1b18:	2b00      	cmp	r3, #0
    1b1a:	d018      	beq.n	1b4e <read_slave_rx_fifo+0x42>
    {
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    1b1c:	687b      	ldr	r3, [r7, #4]
    1b1e:	681b      	ldr	r3, [r3, #0]
    1b20:	689b      	ldr	r3, [r3, #8]
    1b22:	f003 0340 	and.w	r3, r3, #64	; 0x40
    1b26:	60fb      	str	r3, [r7, #12]
        
        while(!rx_fifo_empty)
    1b28:	e00d      	b.n	1b46 <read_slave_rx_fifo+0x3a>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
    1b2a:	687b      	ldr	r3, [r7, #4]
    1b2c:	681b      	ldr	r3, [r3, #0]
    1b2e:	691b      	ldr	r3, [r3, #16]
    1b30:	60bb      	str	r3, [r7, #8]
            this_spi->frame_rx_handler( rx_frame );
    1b32:	687b      	ldr	r3, [r7, #4]
    1b34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    1b36:	68b8      	ldr	r0, [r7, #8]
    1b38:	4798      	blx	r3
            rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    1b3a:	687b      	ldr	r3, [r7, #4]
    1b3c:	681b      	ldr	r3, [r3, #0]
    1b3e:	689b      	ldr	r3, [r3, #8]
    1b40:	f003 0340 	and.w	r3, r3, #64	; 0x40
    1b44:	60fb      	str	r3, [r7, #12]
    
    if(this_spi->frame_rx_handler != 0u)
    {
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
        
        while(!rx_fifo_empty)
    1b46:	68fb      	ldr	r3, [r7, #12]
    1b48:	2b00      	cmp	r3, #0
    1b4a:	d0ee      	beq.n	1b2a <read_slave_rx_fifo+0x1e>
    1b4c:	e027      	b.n	1b9e <read_slave_rx_fifo+0x92>
        }
    }
    else 
    {
        /* Block handling mode. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    1b4e:	687b      	ldr	r3, [r7, #4]
    1b50:	681b      	ldr	r3, [r3, #0]
    1b52:	689b      	ldr	r3, [r3, #8]
    1b54:	f003 0340 	and.w	r3, r3, #64	; 0x40
    1b58:	60fb      	str	r3, [r7, #12]
        
        while((!rx_fifo_empty) && (this_spi->slave_rx_idx < this_spi->slave_rx_size))
    1b5a:	e017      	b.n	1b8c <read_slave_rx_fifo+0x80>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    1b5c:	687b      	ldr	r3, [r7, #4]
    1b5e:	681b      	ldr	r3, [r3, #0]
    1b60:	691b      	ldr	r3, [r3, #16]
    1b62:	60bb      	str	r3, [r7, #8]
            this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    1b64:	687b      	ldr	r3, [r7, #4]
    1b66:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    1b68:	687b      	ldr	r3, [r7, #4]
    1b6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1b6c:	4413      	add	r3, r2
    1b6e:	68ba      	ldr	r2, [r7, #8]
    1b70:	b2d2      	uxtb	r2, r2
    1b72:	701a      	strb	r2, [r3, #0]
            ++this_spi->slave_rx_idx;
    1b74:	687b      	ldr	r3, [r7, #4]
    1b76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1b78:	f103 0201 	add.w	r2, r3, #1
    1b7c:	687b      	ldr	r3, [r7, #4]
    1b7e:	62da      	str	r2, [r3, #44]	; 0x2c
            rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    1b80:	687b      	ldr	r3, [r7, #4]
    1b82:	681b      	ldr	r3, [r3, #0]
    1b84:	689b      	ldr	r3, [r3, #8]
    1b86:	f003 0340 	and.w	r3, r3, #64	; 0x40
    1b8a:	60fb      	str	r3, [r7, #12]
    else 
    {
        /* Block handling mode. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
        
        while((!rx_fifo_empty) && (this_spi->slave_rx_idx < this_spi->slave_rx_size))
    1b8c:	68fb      	ldr	r3, [r7, #12]
    1b8e:	2b00      	cmp	r3, #0
    1b90:	d105      	bne.n	1b9e <read_slave_rx_fifo+0x92>
    1b92:	687b      	ldr	r3, [r7, #4]
    1b94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1b96:	687b      	ldr	r3, [r7, #4]
    1b98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1b9a:	429a      	cmp	r2, r3
    1b9c:	d3de      	bcc.n	1b5c <read_slave_rx_fifo+0x50>
            this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
            ++this_spi->slave_rx_idx;
            rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
        }
    }
}
    1b9e:	f107 0710 	add.w	r7, r7, #16
    1ba2:	46bd      	mov	sp, r7
    1ba4:	bd80      	pop	{r7, pc}
    1ba6:	bf00      	nop

00001ba8 <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{
    1ba8:	b580      	push	{r7, lr}
    1baa:	b084      	sub	sp, #16
    1bac:	af00      	add	r7, sp, #0
    1bae:	6078      	str	r0, [r7, #4]
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    1bb0:	687a      	ldr	r2, [r7, #4]
    1bb2:	f240 7318 	movw	r3, #1816	; 0x718
    1bb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bba:	429a      	cmp	r2, r3
    1bbc:	d007      	beq.n	1bce <mss_spi_isr+0x26>
    1bbe:	687a      	ldr	r2, [r7, #4]
    1bc0:	f240 639c 	movw	r3, #1692	; 0x69c
    1bc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bc8:	429a      	cmp	r2, r3
    1bca:	d000      	beq.n	1bce <mss_spi_isr+0x26>
    1bcc:	be00      	bkpt	0x0000
  
    /* Handle receive. */
    if(this_spi->hw_reg->MIS & RXDONE_IRQ_MASK)
    1bce:	687b      	ldr	r3, [r7, #4]
    1bd0:	681b      	ldr	r3, [r3, #0]
    1bd2:	6a1b      	ldr	r3, [r3, #32]
    1bd4:	f003 0302 	and.w	r3, r3, #2
    1bd8:	2b00      	cmp	r3, #0
    1bda:	d007      	beq.n	1bec <mss_spi_isr+0x44>
    {
        read_slave_rx_fifo(this_spi);
    1bdc:	6878      	ldr	r0, [r7, #4]
    1bde:	f7ff ff95 	bl	1b0c <read_slave_rx_fifo>
        this_spi->hw_reg->IRQ_CLEAR = RXDONE_IRQ_MASK;
    1be2:	687b      	ldr	r3, [r7, #4]
    1be4:	681b      	ldr	r3, [r3, #0]
    1be6:	f04f 0202 	mov.w	r2, #2
    1bea:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle transmit. */
    tx_done = this_spi->hw_reg->MIS & TXDONE_IRQ_MASK;
    1bec:	687b      	ldr	r3, [r7, #4]
    1bee:	681b      	ldr	r3, [r3, #0]
    1bf0:	6a1b      	ldr	r3, [r3, #32]
    1bf2:	f003 0301 	and.w	r3, r3, #1
    1bf6:	60bb      	str	r3, [r7, #8]
    if(tx_done)
    1bf8:	68bb      	ldr	r3, [r7, #8]
    1bfa:	2b00      	cmp	r3, #0
    1bfc:	d00d      	beq.n	1c1a <mss_spi_isr+0x72>
    {
        if(0u == this_spi->slave_tx_buffer)
    1bfe:	687b      	ldr	r3, [r7, #4]
    1c00:	689b      	ldr	r3, [r3, #8]
    1c02:	2b00      	cmp	r3, #0
    1c04:	d104      	bne.n	1c10 <mss_spi_isr+0x68>
        {
            /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    1c06:	687b      	ldr	r3, [r7, #4]
    1c08:	681b      	ldr	r3, [r3, #0]
    1c0a:	687a      	ldr	r2, [r7, #4]
    1c0c:	6f52      	ldr	r2, [r2, #116]	; 0x74
    1c0e:	615a      	str	r2, [r3, #20]
        }
        this_spi->hw_reg->IRQ_CLEAR = TXDONE_IRQ_MASK;
    1c10:	687b      	ldr	r3, [r7, #4]
    1c12:	681b      	ldr	r3, [r3, #0]
    1c14:	f04f 0201 	mov.w	r2, #1
    1c18:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(this_spi->hw_reg->MIS & CMD_IRQ_MASK)
    1c1a:	687b      	ldr	r3, [r7, #4]
    1c1c:	681b      	ldr	r3, [r3, #0]
    1c1e:	6a1b      	ldr	r3, [r3, #32]
    1c20:	f003 0310 	and.w	r3, r3, #16
    1c24:	2b00      	cmp	r3, #0
    1c26:	d014      	beq.n	1c52 <mss_spi_isr+0xaa>
    {
        read_slave_rx_fifo(this_spi);
    1c28:	6878      	ldr	r0, [r7, #4]
    1c2a:	f7ff ff6f 	bl	1b0c <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(this_spi->cmd_handler != 0u)
    1c2e:	687b      	ldr	r3, [r7, #4]
    1c30:	6a1b      	ldr	r3, [r3, #32]
    1c32:	2b00      	cmp	r3, #0
    1c34:	d008      	beq.n	1c48 <mss_spi_isr+0xa0>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
    1c36:	687b      	ldr	r3, [r7, #4]
    1c38:	6a1b      	ldr	r3, [r3, #32]
    1c3a:	687a      	ldr	r2, [r7, #4]
    1c3c:	6a51      	ldr	r1, [r2, #36]	; 0x24
    1c3e:	687a      	ldr	r2, [r7, #4]
    1c40:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    1c42:	4608      	mov	r0, r1
    1c44:	4611      	mov	r1, r2
    1c46:	4798      	blx	r3
        }
        
        this_spi->hw_reg->IRQ_CLEAR = CMD_IRQ_MASK;
    1c48:	687b      	ldr	r3, [r7, #4]
    1c4a:	681b      	ldr	r3, [r3, #0]
    1c4c:	f04f 0210 	mov.w	r2, #16
    1c50:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle slave select becoming de-asserted. */
    if(this_spi->hw_reg->MIS & SSEND_IRQ_MASK)
    1c52:	687b      	ldr	r3, [r7, #4]
    1c54:	681b      	ldr	r3, [r3, #0]
    1c56:	6a1b      	ldr	r3, [r3, #32]
    1c58:	f003 0320 	and.w	r3, r3, #32
    1c5c:	2b00      	cmp	r3, #0
    1c5e:	d028      	beq.n	1cb2 <mss_spi_isr+0x10a>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
    1c60:	6878      	ldr	r0, [r7, #4]
    1c62:	f7ff ff53 	bl	1b0c <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
    1c66:	687b      	ldr	r3, [r7, #4]
    1c68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1c6a:	60fb      	str	r3, [r7, #12]
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
    1c6c:	687b      	ldr	r3, [r7, #4]
    1c6e:	f04f 0200 	mov.w	r2, #0
    1c72:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    1c74:	687b      	ldr	r3, [r7, #4]
    1c76:	681b      	ldr	r3, [r3, #0]
    1c78:	687a      	ldr	r2, [r7, #4]
    1c7a:	6812      	ldr	r2, [r2, #0]
    1c7c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    1c7e:	f042 020c 	orr.w	r2, r2, #12
    1c82:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
    1c84:	6878      	ldr	r0, [r7, #4]
    1c86:	f7ff fef3 	bl	1a70 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
    1c8a:	687b      	ldr	r3, [r7, #4]
    1c8c:	f04f 0200 	mov.w	r2, #0
    1c90:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /*
         * Call the receive handler if one exists.
         */
        if(this_spi->block_rx_handler != 0u)
    1c92:	687b      	ldr	r3, [r7, #4]
    1c94:	6f9b      	ldr	r3, [r3, #120]	; 0x78
    1c96:	2b00      	cmp	r3, #0
    1c98:	d006      	beq.n	1ca8 <mss_spi_isr+0x100>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
    1c9a:	687b      	ldr	r3, [r7, #4]
    1c9c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
    1c9e:	687a      	ldr	r2, [r7, #4]
    1ca0:	6a52      	ldr	r2, [r2, #36]	; 0x24
    1ca2:	4610      	mov	r0, r2
    1ca4:	68f9      	ldr	r1, [r7, #12]
    1ca6:	4798      	blx	r3
        }
        
        this_spi->hw_reg->IRQ_CLEAR = SSEND_IRQ_MASK;
    1ca8:	687b      	ldr	r3, [r7, #4]
    1caa:	681b      	ldr	r3, [r3, #0]
    1cac:	f04f 0220 	mov.w	r2, #32
    1cb0:	60da      	str	r2, [r3, #12]
    }
}
    1cb2:	f107 0710 	add.w	r7, r7, #16
    1cb6:	46bd      	mov	sp, r7
    1cb8:	bd80      	pop	{r7, pc}
    1cba:	bf00      	nop

00001cbc <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
    1cbc:	4668      	mov	r0, sp
    1cbe:	f020 0107 	bic.w	r1, r0, #7
    1cc2:	468d      	mov	sp, r1
    1cc4:	b589      	push	{r0, r3, r7, lr}
    1cc6:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
    1cc8:	f240 7018 	movw	r0, #1816	; 0x718
    1ccc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1cd0:	f7ff ff6a 	bl	1ba8 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
    1cd4:	f04f 000c 	mov.w	r0, #12
    1cd8:	f7ff fd94 	bl	1804 <NVIC_ClearPendingIRQ>
}
    1cdc:	46bd      	mov	sp, r7
    1cde:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    1ce2:	4685      	mov	sp, r0
    1ce4:	4770      	bx	lr
    1ce6:	bf00      	nop

00001ce8 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
    1ce8:	4668      	mov	r0, sp
    1cea:	f020 0107 	bic.w	r1, r0, #7
    1cee:	468d      	mov	sp, r1
    1cf0:	b589      	push	{r0, r3, r7, lr}
    1cf2:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
    1cf4:	f240 609c 	movw	r0, #1692	; 0x69c
    1cf8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1cfc:	f7ff ff54 	bl	1ba8 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
    1d00:	f04f 000d 	mov.w	r0, #13
    1d04:	f7ff fd7e 	bl	1804 <NVIC_ClearPendingIRQ>
}
    1d08:	46bd      	mov	sp, r7
    1d0a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    1d0e:	4685      	mov	sp, r0
    1d10:	4770      	bx	lr
    1d12:	bf00      	nop

00001d14 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1d14:	b480      	push	{r7}
    1d16:	b083      	sub	sp, #12
    1d18:	af00      	add	r7, sp, #0
    1d1a:	4603      	mov	r3, r0
    1d1c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1d1e:	f24e 1300 	movw	r3, #57600	; 0xe100
    1d22:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1d26:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1d2a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1d2e:	88f9      	ldrh	r1, [r7, #6]
    1d30:	f001 011f 	and.w	r1, r1, #31
    1d34:	f04f 0001 	mov.w	r0, #1
    1d38:	fa00 f101 	lsl.w	r1, r0, r1
    1d3c:	f102 0260 	add.w	r2, r2, #96	; 0x60
    1d40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1d44:	f107 070c 	add.w	r7, r7, #12
    1d48:	46bd      	mov	sp, r7
    1d4a:	bc80      	pop	{r7}
    1d4c:	4770      	bx	lr
    1d4e:	bf00      	nop

00001d50 <PDMA_init>:

/***************************************************************************//**
 * See mss_pdma.h for description of this function.
 */
void PDMA_init( void )
{
    1d50:	b580      	push	{r7, lr}
    1d52:	b082      	sub	sp, #8
    1d54:	af00      	add	r7, sp, #0
    int32_t i;
    
    /* Enable PDMA master access to comms matrix. */
    SYSREG->AHB_MATRIX_CR |= PDMA_MASTER_ENABLE;
    1d56:	f242 0300 	movw	r3, #8192	; 0x2000
    1d5a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1d5e:	f242 0200 	movw	r2, #8192	; 0x2000
    1d62:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1d66:	6992      	ldr	r2, [r2, #24]
    1d68:	f042 0204 	orr.w	r2, r2, #4
    1d6c:	619a      	str	r2, [r3, #24]
    
    /* Reset PDMA block. */
    SYSREG->SOFT_RST_CR |= PDMA_SOFT_RESET;
    1d6e:	f242 0300 	movw	r3, #8192	; 0x2000
    1d72:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1d76:	f242 0200 	movw	r2, #8192	; 0x2000
    1d7a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1d7e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1d80:	f042 0220 	orr.w	r2, r2, #32
    1d84:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Clear any previously pended MSS PDMA interrupt */
    NVIC_ClearPendingIRQ( DMA_IRQn );
    1d86:	f04f 0009 	mov.w	r0, #9
    1d8a:	f7ff ffc3 	bl	1d14 <NVIC_ClearPendingIRQ>
        
    /* Take PDMA controller out of reset*/
    SYSREG->SOFT_RST_CR &= ~PDMA_SOFT_RESET;
    1d8e:	f242 0300 	movw	r3, #8192	; 0x2000
    1d92:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1d96:	f242 0200 	movw	r2, #8192	; 0x2000
    1d9a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1d9e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1da0:	f022 0220 	bic.w	r2, r2, #32
    1da4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Initialize channels state information. */
    for ( i = 0; i < NB_OF_PDMA_CHANNELS; ++i )
    1da6:	f04f 0300 	mov.w	r3, #0
    1daa:	607b      	str	r3, [r7, #4]
    1dac:	e024      	b.n	1df8 <PDMA_init+0xa8>
    {
        g_pdma_next_channel[i] = NEXT_CHANNEL_A;
    1dae:	687a      	ldr	r2, [r7, #4]
    1db0:	f240 5378 	movw	r3, #1400	; 0x578
    1db4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1db8:	f04f 0100 	mov.w	r1, #0
    1dbc:	5499      	strb	r1, [r3, r2]
        g_pdma_started_a[i] = CHANNEL_STOPPED;
    1dbe:	687a      	ldr	r2, [r7, #4]
    1dc0:	f240 5380 	movw	r3, #1408	; 0x580
    1dc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1dc8:	f04f 0100 	mov.w	r1, #0
    1dcc:	5499      	strb	r1, [r3, r2]
        g_pdma_started_b[i] = CHANNEL_STOPPED;
    1dce:	687a      	ldr	r2, [r7, #4]
    1dd0:	f240 5388 	movw	r3, #1416	; 0x588
    1dd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1dd8:	f04f 0100 	mov.w	r1, #0
    1ddc:	5499      	strb	r1, [r3, r2]
        g_pdma_isr_table[i] = 0;
    1dde:	687a      	ldr	r2, [r7, #4]
    1de0:	f240 5390 	movw	r3, #1424	; 0x590
    1de4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1de8:	f04f 0100 	mov.w	r1, #0
    1dec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        
    /* Take PDMA controller out of reset*/
    SYSREG->SOFT_RST_CR &= ~PDMA_SOFT_RESET;
    
    /* Initialize channels state information. */
    for ( i = 0; i < NB_OF_PDMA_CHANNELS; ++i )
    1df0:	687b      	ldr	r3, [r7, #4]
    1df2:	f103 0301 	add.w	r3, r3, #1
    1df6:	607b      	str	r3, [r7, #4]
    1df8:	687b      	ldr	r3, [r7, #4]
    1dfa:	2b07      	cmp	r3, #7
    1dfc:	ddd7      	ble.n	1dae <PDMA_init+0x5e>
        g_pdma_next_channel[i] = NEXT_CHANNEL_A;
        g_pdma_started_a[i] = CHANNEL_STOPPED;
        g_pdma_started_b[i] = CHANNEL_STOPPED;
        g_pdma_isr_table[i] = 0;
    }
}
    1dfe:	f107 0708 	add.w	r7, r7, #8
    1e02:	46bd      	mov	sp, r7
    1e04:	bd80      	pop	{r7, pc}
    1e06:	bf00      	nop

00001e08 <PDMA_configure>:
    pdma_channel_id_t channel_id,
    pdma_src_dest_t src_dest,
    uint32_t channel_cfg,
    uint8_t write_adjust
)
{
    1e08:	b480      	push	{r7}
    1e0a:	b085      	sub	sp, #20
    1e0c:	af00      	add	r7, sp, #0
    1e0e:	60ba      	str	r2, [r7, #8]
    1e10:	4602      	mov	r2, r0
    1e12:	73fa      	strb	r2, [r7, #15]
    1e14:	460a      	mov	r2, r1
    1e16:	73ba      	strb	r2, [r7, #14]
    1e18:	71fb      	strb	r3, [r7, #7]
    /* Reset the channel. */
    PDMA->CHANNEL[channel_id].CRTL |= CHANNEL_RESET_MASK;
    1e1a:	f244 0300 	movw	r3, #16384	; 0x4000
    1e1e:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1e22:	7bf9      	ldrb	r1, [r7, #15]
    1e24:	f244 0200 	movw	r2, #16384	; 0x4000
    1e28:	f2c4 0200 	movt	r2, #16384	; 0x4000
    1e2c:	7bf8      	ldrb	r0, [r7, #15]
    1e2e:	f100 0001 	add.w	r0, r0, #1
    1e32:	ea4f 1040 	mov.w	r0, r0, lsl #5
    1e36:	4402      	add	r2, r0
    1e38:	6812      	ldr	r2, [r2, #0]
    1e3a:	f042 0220 	orr.w	r2, r2, #32
    1e3e:	f101 0101 	add.w	r1, r1, #1
    1e42:	ea4f 1141 	mov.w	r1, r1, lsl #5
    1e46:	440b      	add	r3, r1
    1e48:	601a      	str	r2, [r3, #0]
    PDMA->CHANNEL[channel_id].CRTL &= ~CHANNEL_RESET_MASK;
    1e4a:	f244 0300 	movw	r3, #16384	; 0x4000
    1e4e:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1e52:	7bf9      	ldrb	r1, [r7, #15]
    1e54:	f244 0200 	movw	r2, #16384	; 0x4000
    1e58:	f2c4 0200 	movt	r2, #16384	; 0x4000
    1e5c:	7bf8      	ldrb	r0, [r7, #15]
    1e5e:	f100 0001 	add.w	r0, r0, #1
    1e62:	ea4f 1040 	mov.w	r0, r0, lsl #5
    1e66:	4402      	add	r2, r0
    1e68:	6812      	ldr	r2, [r2, #0]
    1e6a:	f022 0220 	bic.w	r2, r2, #32
    1e6e:	f101 0101 	add.w	r1, r1, #1
    1e72:	ea4f 1141 	mov.w	r1, r1, lsl #5
    1e76:	440b      	add	r3, r1
    1e78:	601a      	str	r2, [r3, #0]

    /* Configure PDMA channel's data source and destination. */
    if ( src_dest != PDMA_MEM_TO_MEM )
    1e7a:	7bbb      	ldrb	r3, [r7, #14]
    1e7c:	2b0e      	cmp	r3, #14
    1e7e:	d01f      	beq.n	1ec0 <PDMA_configure+0xb8>
    {
        PDMA->CHANNEL[channel_id].CRTL |= src_dest_to_ctrl_reg_lut[src_dest];
    1e80:	f244 0300 	movw	r3, #16384	; 0x4000
    1e84:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1e88:	7bf9      	ldrb	r1, [r7, #15]
    1e8a:	f244 0200 	movw	r2, #16384	; 0x4000
    1e8e:	f2c4 0200 	movt	r2, #16384	; 0x4000
    1e92:	7bf8      	ldrb	r0, [r7, #15]
    1e94:	f100 0001 	add.w	r0, r0, #1
    1e98:	ea4f 1040 	mov.w	r0, r0, lsl #5
    1e9c:	4402      	add	r2, r0
    1e9e:	6810      	ldr	r0, [r2, #0]
    1ea0:	f897 c00e 	ldrb.w	ip, [r7, #14]
    1ea4:	f24c 5230 	movw	r2, #50480	; 0xc530
    1ea8:	f2c0 0200 	movt	r2, #0
    1eac:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
    1eb0:	ea40 0202 	orr.w	r2, r0, r2
    1eb4:	f101 0101 	add.w	r1, r1, #1
    1eb8:	ea4f 1141 	mov.w	r1, r1, lsl #5
    1ebc:	440b      	add	r3, r1
    1ebe:	601a      	str	r2, [r3, #0]
    }
    
    /* Configure PDMA channel trnasfer size, priority, source and destination address increment. */
    PDMA->CHANNEL[channel_id].CRTL |= channel_cfg;
    1ec0:	f244 0300 	movw	r3, #16384	; 0x4000
    1ec4:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1ec8:	7bf9      	ldrb	r1, [r7, #15]
    1eca:	f244 0200 	movw	r2, #16384	; 0x4000
    1ece:	f2c4 0200 	movt	r2, #16384	; 0x4000
    1ed2:	7bf8      	ldrb	r0, [r7, #15]
    1ed4:	f100 0001 	add.w	r0, r0, #1
    1ed8:	ea4f 1040 	mov.w	r0, r0, lsl #5
    1edc:	4402      	add	r2, r0
    1ede:	6810      	ldr	r0, [r2, #0]
    1ee0:	68ba      	ldr	r2, [r7, #8]
    1ee2:	ea40 0202 	orr.w	r2, r0, r2
    1ee6:	f101 0101 	add.w	r1, r1, #1
    1eea:	ea4f 1141 	mov.w	r1, r1, lsl #5
    1eee:	440b      	add	r3, r1
    1ef0:	601a      	str	r2, [r3, #0]

    /* Posted write adjust. */
    PDMA->CHANNEL[channel_id].CRTL |= ((uint32_t)write_adjust << CHANNEL_N_POSTED_WRITE_ADJUST_SHIFT);
    1ef2:	f244 0300 	movw	r3, #16384	; 0x4000
    1ef6:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1efa:	7bf9      	ldrb	r1, [r7, #15]
    1efc:	f244 0200 	movw	r2, #16384	; 0x4000
    1f00:	f2c4 0200 	movt	r2, #16384	; 0x4000
    1f04:	7bf8      	ldrb	r0, [r7, #15]
    1f06:	f100 0001 	add.w	r0, r0, #1
    1f0a:	ea4f 1040 	mov.w	r0, r0, lsl #5
    1f0e:	4402      	add	r2, r0
    1f10:	6810      	ldr	r0, [r2, #0]
    1f12:	79fa      	ldrb	r2, [r7, #7]
    1f14:	ea4f 3282 	mov.w	r2, r2, lsl #14
    1f18:	ea40 0202 	orr.w	r2, r0, r2
    1f1c:	f101 0101 	add.w	r1, r1, #1
    1f20:	ea4f 1141 	mov.w	r1, r1, lsl #5
    1f24:	440b      	add	r3, r1
    1f26:	601a      	str	r2, [r3, #0]
}
    1f28:	f107 0714 	add.w	r7, r7, #20
    1f2c:	46bd      	mov	sp, r7
    1f2e:	bc80      	pop	{r7}
    1f30:	4770      	bx	lr
    1f32:	bf00      	nop

00001f34 <get_channel_id_from_status>:

static pdma_channel_id_t get_channel_id_from_status
(
    uint16_t status
)
{
    1f34:	b480      	push	{r7}
    1f36:	b085      	sub	sp, #20
    1f38:	af00      	add	r7, sp, #0
    1f3a:	4603      	mov	r3, r0
    1f3c:	80fb      	strh	r3, [r7, #6]
    pdma_channel_id_t channel_id = PDMA_CHANNEL_0;
    1f3e:	f04f 0300 	mov.w	r3, #0
    1f42:	73fb      	strb	r3, [r7, #15]
    
    if ( status & CHANNEL_0_STATUS_BITS_MASK )
    1f44:	88fb      	ldrh	r3, [r7, #6]
    1f46:	f003 0303 	and.w	r3, r3, #3
    1f4a:	2b00      	cmp	r3, #0
    1f4c:	d003      	beq.n	1f56 <get_channel_id_from_status+0x22>
    {
        channel_id = PDMA_CHANNEL_0;
    1f4e:	f04f 0300 	mov.w	r3, #0
    1f52:	73fb      	strb	r3, [r7, #15]
    1f54:	e03f      	b.n	1fd6 <get_channel_id_from_status+0xa2>
    }
    else if ( status & CHANNEL_1_STATUS_BITS_MASK )
    1f56:	88fb      	ldrh	r3, [r7, #6]
    1f58:	f003 030c 	and.w	r3, r3, #12
    1f5c:	2b00      	cmp	r3, #0
    1f5e:	d003      	beq.n	1f68 <get_channel_id_from_status+0x34>
    {
        channel_id = PDMA_CHANNEL_1;
    1f60:	f04f 0301 	mov.w	r3, #1
    1f64:	73fb      	strb	r3, [r7, #15]
    1f66:	e036      	b.n	1fd6 <get_channel_id_from_status+0xa2>
    }
    else if ( status & CHANNEL_2_STATUS_BITS_MASK )
    1f68:	88fb      	ldrh	r3, [r7, #6]
    1f6a:	f003 0330 	and.w	r3, r3, #48	; 0x30
    1f6e:	2b00      	cmp	r3, #0
    1f70:	d003      	beq.n	1f7a <get_channel_id_from_status+0x46>
    {
        channel_id = PDMA_CHANNEL_2;
    1f72:	f04f 0302 	mov.w	r3, #2
    1f76:	73fb      	strb	r3, [r7, #15]
    1f78:	e02d      	b.n	1fd6 <get_channel_id_from_status+0xa2>
    }
    else if ( status & CHANNEL_3_STATUS_BITS_MASK )
    1f7a:	88fb      	ldrh	r3, [r7, #6]
    1f7c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    1f80:	2b00      	cmp	r3, #0
    1f82:	d003      	beq.n	1f8c <get_channel_id_from_status+0x58>
    {
        channel_id = PDMA_CHANNEL_3;
    1f84:	f04f 0303 	mov.w	r3, #3
    1f88:	73fb      	strb	r3, [r7, #15]
    1f8a:	e024      	b.n	1fd6 <get_channel_id_from_status+0xa2>
    }
    else if ( status & CHANNEL_4_STATUS_BITS_MASK )
    1f8c:	88fb      	ldrh	r3, [r7, #6]
    1f8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
    1f92:	2b00      	cmp	r3, #0
    1f94:	d003      	beq.n	1f9e <get_channel_id_from_status+0x6a>
    {
        channel_id = PDMA_CHANNEL_4;
    1f96:	f04f 0304 	mov.w	r3, #4
    1f9a:	73fb      	strb	r3, [r7, #15]
    1f9c:	e01b      	b.n	1fd6 <get_channel_id_from_status+0xa2>
    }
    else if ( status & CHANNEL_5_STATUS_BITS_MASK )
    1f9e:	88fb      	ldrh	r3, [r7, #6]
    1fa0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
    1fa4:	2b00      	cmp	r3, #0
    1fa6:	d003      	beq.n	1fb0 <get_channel_id_from_status+0x7c>
    {
        channel_id = PDMA_CHANNEL_5;
    1fa8:	f04f 0305 	mov.w	r3, #5
    1fac:	73fb      	strb	r3, [r7, #15]
    1fae:	e012      	b.n	1fd6 <get_channel_id_from_status+0xa2>
    }
    else if ( status & CHANNEL_6_STATUS_BITS_MASK )
    1fb0:	88fb      	ldrh	r3, [r7, #6]
    1fb2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
    1fb6:	2b00      	cmp	r3, #0
    1fb8:	d003      	beq.n	1fc2 <get_channel_id_from_status+0x8e>
    {
        channel_id = PDMA_CHANNEL_6;
    1fba:	f04f 0306 	mov.w	r3, #6
    1fbe:	73fb      	strb	r3, [r7, #15]
    1fc0:	e009      	b.n	1fd6 <get_channel_id_from_status+0xa2>
    }
    else if ( status & CHANNEL_7_STATUS_BITS_MASK )
    1fc2:	88fb      	ldrh	r3, [r7, #6]
    1fc4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
    1fc8:	2b00      	cmp	r3, #0
    1fca:	d003      	beq.n	1fd4 <get_channel_id_from_status+0xa0>
    {
        channel_id = PDMA_CHANNEL_7;
    1fcc:	f04f 0307 	mov.w	r3, #7
    1fd0:	73fb      	strb	r3, [r7, #15]
    1fd2:	e000      	b.n	1fd6 <get_channel_id_from_status+0xa2>
    }
    else
    {
        ASSERT(0);
    1fd4:	be00      	bkpt	0x0000
    }
    return channel_id;
    1fd6:	7bfb      	ldrb	r3, [r7, #15]
}
    1fd8:	4618      	mov	r0, r3
    1fda:	f107 0714 	add.w	r7, r7, #20
    1fde:	46bd      	mov	sp, r7
    1fe0:	bc80      	pop	{r7}
    1fe2:	4770      	bx	lr

00001fe4 <DMA_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void DMA_IRQHandler( void )
#else
void DMA_IRQHandler( void )
#endif
{
    1fe4:	4668      	mov	r0, sp
    1fe6:	f020 0107 	bic.w	r1, r0, #7
    1fea:	468d      	mov	sp, r1
    1fec:	b581      	push	{r0, r7, lr}
    1fee:	b083      	sub	sp, #12
    1ff0:	af00      	add	r7, sp, #0
    uint16_t status;
    pdma_channel_id_t channel_id;
    
    status = (uint16_t)PDMA->BUFFER_STATUS;
    1ff2:	f244 0300 	movw	r3, #16384	; 0x4000
    1ff6:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1ffa:	685b      	ldr	r3, [r3, #4]
    1ffc:	80bb      	strh	r3, [r7, #4]
    
    do {
        channel_id = get_channel_id_from_status( status );
    1ffe:	88bb      	ldrh	r3, [r7, #4]
    2000:	4618      	mov	r0, r3
    2002:	f7ff ff97 	bl	1f34 <get_channel_id_from_status>
    2006:	4603      	mov	r3, r0
    2008:	71fb      	strb	r3, [r7, #7]
        status &= (uint16_t)~g_pdma_status_mask[channel_id];
    200a:	79fa      	ldrb	r2, [r7, #7]
    200c:	f24c 5368 	movw	r3, #50536	; 0xc568
    2010:	f2c0 0300 	movt	r3, #0
    2014:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2018:	ea6f 0303 	mvn.w	r3, r3
    201c:	b29a      	uxth	r2, r3
    201e:	88bb      	ldrh	r3, [r7, #4]
    2020:	ea02 0303 	and.w	r3, r2, r3
    2024:	80bb      	strh	r3, [r7, #4]
        if ( 0 != g_pdma_isr_table[channel_id])
    2026:	79fa      	ldrb	r2, [r7, #7]
    2028:	f240 5390 	movw	r3, #1424	; 0x590
    202c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2030:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2034:	2b00      	cmp	r3, #0
    2036:	d007      	beq.n	2048 <MAIN_STACK_SIZE+0x48>
        {
            g_pdma_isr_table[channel_id]();
    2038:	79fa      	ldrb	r2, [r7, #7]
    203a:	f240 5390 	movw	r3, #1424	; 0x590
    203e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2042:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2046:	4798      	blx	r3
        }
    } while ( 0U != status );
    2048:	88bb      	ldrh	r3, [r7, #4]
    204a:	2b00      	cmp	r3, #0
    204c:	d1d7      	bne.n	1ffe <DMA_IRQHandler+0x1a>
      
    NVIC_ClearPendingIRQ( DMA_IRQn );
    204e:	f04f 0009 	mov.w	r0, #9
    2052:	f7ff fe5f 	bl	1d14 <NVIC_ClearPendingIRQ>
}
    2056:	f107 070c 	add.w	r7, r7, #12
    205a:	46bd      	mov	sp, r7
    205c:	e8bd 4081 	ldmia.w	sp!, {r0, r7, lr}
    2060:	4685      	mov	sp, r0
    2062:	4770      	bx	lr

00002064 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    2064:	b480      	push	{r7}
    2066:	b083      	sub	sp, #12
    2068:	af00      	add	r7, sp, #0
    206a:	4603      	mov	r3, r0
    206c:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    206e:	f24e 1300 	movw	r3, #57600	; 0xe100
    2072:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2076:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    207a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    207e:	88f9      	ldrh	r1, [r7, #6]
    2080:	f001 011f 	and.w	r1, r1, #31
    2084:	f04f 0001 	mov.w	r0, #1
    2088:	fa00 f101 	lsl.w	r1, r0, r1
    208c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2090:	f107 070c 	add.w	r7, r7, #12
    2094:	46bd      	mov	sp, r7
    2096:	bc80      	pop	{r7}
    2098:	4770      	bx	lr
    209a:	bf00      	nop

0000209c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    209c:	b480      	push	{r7}
    209e:	b083      	sub	sp, #12
    20a0:	af00      	add	r7, sp, #0
    20a2:	4603      	mov	r3, r0
    20a4:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    20a6:	f24e 1300 	movw	r3, #57600	; 0xe100
    20aa:	f2ce 0300 	movt	r3, #57344	; 0xe000
    20ae:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    20b2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    20b6:	88f9      	ldrh	r1, [r7, #6]
    20b8:	f001 011f 	and.w	r1, r1, #31
    20bc:	f04f 0001 	mov.w	r0, #1
    20c0:	fa00 f101 	lsl.w	r1, r0, r1
    20c4:	f102 0260 	add.w	r2, r2, #96	; 0x60
    20c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    20cc:	f107 070c 	add.w	r7, r7, #12
    20d0:	46bd      	mov	sp, r7
    20d2:	bc80      	pop	{r7}
    20d4:	4770      	bx	lr
    20d6:	bf00      	nop

000020d8 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    20d8:	b580      	push	{r7, lr}
    20da:	b082      	sub	sp, #8
    20dc:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    20de:	f242 0300 	movw	r3, #8192	; 0x2000
    20e2:	f2ce 0304 	movt	r3, #57348	; 0xe004
    20e6:	f242 0200 	movw	r2, #8192	; 0x2000
    20ea:	f2ce 0204 	movt	r2, #57348	; 0xe004
    20ee:	6b12      	ldr	r2, [r2, #48]	; 0x30
    20f0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    20f4:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    20f6:	f04f 0300 	mov.w	r3, #0
    20fa:	607b      	str	r3, [r7, #4]
    20fc:	e00e      	b.n	211c <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    20fe:	687a      	ldr	r2, [r7, #4]
    2100:	f24c 53f8 	movw	r3, #50680	; 0xc5f8
    2104:	f2c0 0300 	movt	r3, #0
    2108:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    210c:	b21b      	sxth	r3, r3
    210e:	4618      	mov	r0, r3
    2110:	f7ff ffc4 	bl	209c <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    2114:	687b      	ldr	r3, [r7, #4]
    2116:	f103 0301 	add.w	r3, r3, #1
    211a:	607b      	str	r3, [r7, #4]
    211c:	687b      	ldr	r3, [r7, #4]
    211e:	2b1f      	cmp	r3, #31
    2120:	d9ed      	bls.n	20fe <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    2122:	f242 0300 	movw	r3, #8192	; 0x2000
    2126:	f2ce 0304 	movt	r3, #57348	; 0xe004
    212a:	f242 0200 	movw	r2, #8192	; 0x2000
    212e:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2132:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2134:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    2138:	631a      	str	r2, [r3, #48]	; 0x30
}
    213a:	f107 0708 	add.w	r7, r7, #8
    213e:	46bd      	mov	sp, r7
    2140:	bd80      	pop	{r7, pc}
    2142:	bf00      	nop

00002144 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    2144:	b480      	push	{r7}
    2146:	b085      	sub	sp, #20
    2148:	af00      	add	r7, sp, #0
    214a:	4603      	mov	r3, r0
    214c:	6039      	str	r1, [r7, #0]
    214e:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    2150:	79fb      	ldrb	r3, [r7, #7]
    2152:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2154:	68fb      	ldr	r3, [r7, #12]
    2156:	2b1f      	cmp	r3, #31
    2158:	d900      	bls.n	215c <MSS_GPIO_config+0x18>
    215a:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    215c:	68fb      	ldr	r3, [r7, #12]
    215e:	2b1f      	cmp	r3, #31
    2160:	d808      	bhi.n	2174 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    2162:	68fa      	ldr	r2, [r7, #12]
    2164:	f24c 5378 	movw	r3, #50552	; 0xc578
    2168:	f2c0 0300 	movt	r3, #0
    216c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2170:	683a      	ldr	r2, [r7, #0]
    2172:	601a      	str	r2, [r3, #0]
    }
}
    2174:	f107 0714 	add.w	r7, r7, #20
    2178:	46bd      	mov	sp, r7
    217a:	bc80      	pop	{r7}
    217c:	4770      	bx	lr
    217e:	bf00      	nop

00002180 <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
    2180:	b580      	push	{r7, lr}
    2182:	b084      	sub	sp, #16
    2184:	af00      	add	r7, sp, #0
    2186:	4603      	mov	r3, r0
    2188:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    218a:	79fb      	ldrb	r3, [r7, #7]
    218c:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    218e:	68fb      	ldr	r3, [r7, #12]
    2190:	2b1f      	cmp	r3, #31
    2192:	d900      	bls.n	2196 <MSS_GPIO_enable_irq+0x16>
    2194:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    2196:	68fb      	ldr	r3, [r7, #12]
    2198:	2b1f      	cmp	r3, #31
    219a:	d81e      	bhi.n	21da <MSS_GPIO_enable_irq+0x5a>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    219c:	68fa      	ldr	r2, [r7, #12]
    219e:	f24c 5378 	movw	r3, #50552	; 0xc578
    21a2:	f2c0 0300 	movt	r3, #0
    21a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    21aa:	681b      	ldr	r3, [r3, #0]
    21ac:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
    21ae:	68fa      	ldr	r2, [r7, #12]
    21b0:	f24c 5378 	movw	r3, #50552	; 0xc578
    21b4:	f2c0 0300 	movt	r3, #0
    21b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    21bc:	68ba      	ldr	r2, [r7, #8]
    21be:	f042 0208 	orr.w	r2, r2, #8
    21c2:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
    21c4:	68fa      	ldr	r2, [r7, #12]
    21c6:	f24c 53f8 	movw	r3, #50680	; 0xc5f8
    21ca:	f2c0 0300 	movt	r3, #0
    21ce:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    21d2:	b21b      	sxth	r3, r3
    21d4:	4618      	mov	r0, r3
    21d6:	f7ff ff45 	bl	2064 <NVIC_EnableIRQ>
    }
}
    21da:	f107 0710 	add.w	r7, r7, #16
    21de:	46bd      	mov	sp, r7
    21e0:	bd80      	pop	{r7, pc}
    21e2:	bf00      	nop

000021e4 <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
    21e4:	b580      	push	{r7, lr}
    21e6:	b084      	sub	sp, #16
    21e8:	af00      	add	r7, sp, #0
    21ea:	4603      	mov	r3, r0
    21ec:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    21ee:	79fb      	ldrb	r3, [r7, #7]
    21f0:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    21f2:	68fb      	ldr	r3, [r7, #12]
    21f4:	2b1f      	cmp	r3, #31
    21f6:	d900      	bls.n	21fa <MSS_GPIO_clear_irq+0x16>
    21f8:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    21fa:	68fb      	ldr	r3, [r7, #12]
    21fc:	2b1f      	cmp	r3, #31
    21fe:	d815      	bhi.n	222c <MSS_GPIO_clear_irq+0x48>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
    2200:	f243 0300 	movw	r3, #12288	; 0x3000
    2204:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2208:	68fa      	ldr	r2, [r7, #12]
    220a:	f04f 0101 	mov.w	r1, #1
    220e:	fa01 f202 	lsl.w	r2, r1, r2
    2212:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
    2216:	68fa      	ldr	r2, [r7, #12]
    2218:	f24c 53f8 	movw	r3, #50680	; 0xc5f8
    221c:	f2c0 0300 	movt	r3, #0
    2220:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2224:	b21b      	sxth	r3, r3
    2226:	4618      	mov	r0, r3
    2228:	f7ff ff38 	bl	209c <NVIC_ClearPendingIRQ>
    }
}
    222c:	f107 0710 	add.w	r7, r7, #16
    2230:	46bd      	mov	sp, r7
    2232:	bd80      	pop	{r7, pc}

00002234 <ACE_init>:

/*-------------------------------------------------------------------------*//**
  See "mss_ace.h" for details of how to use this function.
 */
void ACE_init( void )
{
    2234:	b580      	push	{r7, lr}
    2236:	af00      	add	r7, sp, #0
    /* Initialize driver's internal data. */
    ace_init_flags();
    2238:	f000 fe18 	bl	2e6c <ace_init_flags>
    
    /* Initialize the data structures used by conversion functions. */
    ace_init_convert();
    223c:	f000 fd1e 	bl	2c7c <ace_init_convert>
}
    2240:	bd80      	pop	{r7, pc}
    2242:	bf00      	nop

00002244 <ACE_configure_sdd>:
	sdd_id_t            sdd_id,
	sdd_resolution_t    resolution,
    uint8_t             mode,
    sdd_update_method_t sync_update
)
{
    2244:	b490      	push	{r4, r7}
    2246:	b086      	sub	sp, #24
    2248:	af00      	add	r7, sp, #0
    224a:	71f8      	strb	r0, [r7, #7]
    224c:	71b9      	strb	r1, [r7, #6]
    224e:	717a      	strb	r2, [r7, #5]
    2250:	713b      	strb	r3, [r7, #4]
    ASSERT( sdd_id < NB_OF_SDD );
    2252:	79fb      	ldrb	r3, [r7, #7]
    2254:	2b02      	cmp	r3, #2
    2256:	d900      	bls.n	225a <ACE_configure_sdd+0x16>
    2258:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    225a:	79fb      	ldrb	r3, [r7, #7]
    225c:	2b02      	cmp	r3, #2
    225e:	f200 80bc 	bhi.w	23da <ACE_configure_sdd+0x196>
    {
#ifdef SMARTFUSION_060_DEVICE
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u};
#else	
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u, 2u, 4u};
    2262:	f24c 626c 	movw	r2, #50796	; 0xc66c
    2266:	f2c0 0200 	movt	r2, #0
    226a:	f107 030c 	add.w	r3, r7, #12
    226e:	6812      	ldr	r2, [r2, #0]
    2270:	4611      	mov	r1, r2
    2272:	8019      	strh	r1, [r3, #0]
    2274:	f103 0302 	add.w	r3, r3, #2
    2278:	ea4f 4212 	mov.w	r2, r2, lsr #16
    227c:	701a      	strb	r2, [r3, #0]
#endif
        uint8_t quad_id;
        uint8_t obd_mode_idx = 1u;
    227e:	f04f 0301 	mov.w	r3, #1
    2282:	74bb      	strb	r3, [r7, #18]
        uint8_t chopping_mode_idx = 0u;
    2284:	f04f 0300 	mov.w	r3, #0
    2288:	74fb      	strb	r3, [r7, #19]
        uint32_t saved_pc2_ctrl;
        
        quad_id = sdd_2_quad_lut[sdd_id];
    228a:	79fb      	ldrb	r3, [r7, #7]
    228c:	f107 0218 	add.w	r2, r7, #24
    2290:	4413      	add	r3, r2
    2292:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
    2296:	747b      	strb	r3, [r7, #17]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    2298:	f240 0300 	movw	r3, #0
    229c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    22a0:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    22a4:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    22a6:	f240 0300 	movw	r3, #0
    22aa:	f2c4 0302 	movt	r3, #16386	; 0x4002
    22ae:	f04f 0200 	mov.w	r2, #0
    22b2:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        /* Select between voltage/current and RTZ modes.*/
        ACE->ACB_DATA[quad_id].b6 = mode;
    22b6:	f240 0200 	movw	r2, #0
    22ba:	f2c4 0202 	movt	r2, #16386	; 0x4002
    22be:	7c79      	ldrb	r1, [r7, #17]
    22c0:	460b      	mov	r3, r1
    22c2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    22c6:	440b      	add	r3, r1
    22c8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    22cc:	4413      	add	r3, r2
    22ce:	f503 7306 	add.w	r3, r3, #536	; 0x218
    22d2:	797a      	ldrb	r2, [r7, #5]
    22d4:	711a      	strb	r2, [r3, #4]
        
        /* Load manufacturing generated trim value. */
        if ( (mode & OBD_MODE_MASK) > 0u )
    22d6:	797b      	ldrb	r3, [r7, #5]
    22d8:	f003 0301 	and.w	r3, r3, #1
    22dc:	b2db      	uxtb	r3, r3
    22de:	2b00      	cmp	r3, #0
    22e0:	d002      	beq.n	22e8 <ACE_configure_sdd+0xa4>
        {
            obd_mode_idx = 0u;
    22e2:	f04f 0300 	mov.w	r3, #0
    22e6:	74bb      	strb	r3, [r7, #18]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
    22e8:	797b      	ldrb	r3, [r7, #5]
    22ea:	f003 0302 	and.w	r3, r3, #2
    22ee:	2b00      	cmp	r3, #0
    22f0:	d002      	beq.n	22f8 <ACE_configure_sdd+0xb4>
        {
            chopping_mode_idx = 1u;
    22f2:	f04f 0301 	mov.w	r3, #1
    22f6:	74fb      	strb	r3, [r7, #19]
        }
        ACE->ACB_DATA[quad_id].b4
    22f8:	f240 0200 	movw	r2, #0
    22fc:	f2c4 0202 	movt	r2, #16386	; 0x4002
    2300:	7c79      	ldrb	r1, [r7, #17]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
    2302:	f24c 6368 	movw	r3, #50792	; 0xc668
    2306:	f2c0 0300 	movt	r3, #0
    230a:	681b      	ldr	r3, [r3, #0]
    230c:	79fc      	ldrb	r4, [r7, #7]
    230e:	f897 c012 	ldrb.w	ip, [r7, #18]
    2312:	7cf8      	ldrb	r0, [r7, #19]
    2314:	ea4f 0444 	mov.w	r4, r4, lsl #1
    2318:	44a4      	add	ip, r4
    231a:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    231e:	4460      	add	r0, ip
    2320:	4403      	add	r3, r0
    2322:	f103 0380 	add.w	r3, r3, #128	; 0x80
    2326:	7918      	ldrb	r0, [r3, #4]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
        {
            chopping_mode_idx = 1u;
        }
        ACE->ACB_DATA[quad_id].b4
    2328:	460b      	mov	r3, r1
    232a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    232e:	440b      	add	r3, r1
    2330:	ea4f 1303 	mov.w	r3, r3, lsl #4
    2334:	4413      	add	r3, r2
    2336:	f503 7304 	add.w	r3, r3, #528	; 0x210
    233a:	4602      	mov	r2, r0
    233c:	711a      	strb	r2, [r3, #4]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    233e:	f240 0300 	movw	r3, #0
    2342:	f2c4 0302 	movt	r3, #16386	; 0x4002
    2346:	697a      	ldr	r2, [r7, #20]
    2348:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        /* Set SDD resolution. */
        *dac_ctrl_reg_lut[sdd_id] = (uint32_t)resolution;
    234c:	79fa      	ldrb	r2, [r7, #7]
    234e:	f24c 6338 	movw	r3, #50744	; 0xc638
    2352:	f2c0 0300 	movt	r3, #0
    2356:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    235a:	79ba      	ldrb	r2, [r7, #6]
    235c:	601a      	str	r2, [r3, #0]
        
        /* Update SDD value through SSE_DACn_BYTES01. */
        *dac_ctrl_reg_lut[sdd_id] |= SDD_REG_SEL_MASK;
    235e:	79fa      	ldrb	r2, [r7, #7]
    2360:	f24c 6338 	movw	r3, #50744	; 0xc638
    2364:	f2c0 0300 	movt	r3, #0
    2368:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    236c:	79f9      	ldrb	r1, [r7, #7]
    236e:	f24c 6338 	movw	r3, #50744	; 0xc638
    2372:	f2c0 0300 	movt	r3, #0
    2376:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    237a:	681b      	ldr	r3, [r3, #0]
    237c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    2380:	6013      	str	r3, [r2, #0]
        
        /* Synchronous or individual SDD update. */
        if ( INDIVIDUAL_UPDATE == sync_update )
    2382:	793b      	ldrb	r3, [r7, #4]
    2384:	2b00      	cmp	r3, #0
    2386:	d115      	bne.n	23b4 <ACE_configure_sdd+0x170>
        {
            ACE->DAC_SYNC_CTRL &= ~dac_enable_masks_lut[sdd_id];
    2388:	f240 0300 	movw	r3, #0
    238c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    2390:	f240 0200 	movw	r2, #0
    2394:	f2c4 0202 	movt	r2, #16386	; 0x4002
    2398:	6911      	ldr	r1, [r2, #16]
    239a:	79f8      	ldrb	r0, [r7, #7]
    239c:	f24c 6244 	movw	r2, #50756	; 0xc644
    23a0:	f2c0 0200 	movt	r2, #0
    23a4:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    23a8:	ea6f 0202 	mvn.w	r2, r2
    23ac:	ea01 0202 	and.w	r2, r1, r2
    23b0:	611a      	str	r2, [r3, #16]
    23b2:	e012      	b.n	23da <ACE_configure_sdd+0x196>
        }
        else
        {
            ACE->DAC_SYNC_CTRL |= dac_enable_masks_lut[sdd_id];
    23b4:	f240 0300 	movw	r3, #0
    23b8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    23bc:	f240 0200 	movw	r2, #0
    23c0:	f2c4 0202 	movt	r2, #16386	; 0x4002
    23c4:	6911      	ldr	r1, [r2, #16]
    23c6:	79f8      	ldrb	r0, [r7, #7]
    23c8:	f24c 6244 	movw	r2, #50756	; 0xc644
    23cc:	f2c0 0200 	movt	r2, #0
    23d0:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    23d4:	ea41 0202 	orr.w	r2, r1, r2
    23d8:	611a      	str	r2, [r3, #16]
        }
    }
}
    23da:	f107 0718 	add.w	r7, r7, #24
    23de:	46bd      	mov	sp, r7
    23e0:	bc90      	pop	{r4, r7}
    23e2:	4770      	bx	lr

000023e4 <ACE_enable_sdd>:
 */
void ACE_enable_sdd
(
	sdd_id_t    sdd_id
)
{
    23e4:	b480      	push	{r7}
    23e6:	b083      	sub	sp, #12
    23e8:	af00      	add	r7, sp, #0
    23ea:	4603      	mov	r3, r0
    23ec:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    23ee:	79fb      	ldrb	r3, [r7, #7]
    23f0:	2b02      	cmp	r3, #2
    23f2:	d900      	bls.n	23f6 <ACE_enable_sdd+0x12>
    23f4:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    23f6:	79fb      	ldrb	r3, [r7, #7]
    23f8:	2b02      	cmp	r3, #2
    23fa:	d811      	bhi.n	2420 <ACE_enable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] |= SDD_ENABLE_MASK;
    23fc:	79fa      	ldrb	r2, [r7, #7]
    23fe:	f24c 6338 	movw	r3, #50744	; 0xc638
    2402:	f2c0 0300 	movt	r3, #0
    2406:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    240a:	79f9      	ldrb	r1, [r7, #7]
    240c:	f24c 6338 	movw	r3, #50744	; 0xc638
    2410:	f2c0 0300 	movt	r3, #0
    2414:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    2418:	681b      	ldr	r3, [r3, #0]
    241a:	f043 0320 	orr.w	r3, r3, #32
    241e:	6013      	str	r3, [r2, #0]
    }
}
    2420:	f107 070c 	add.w	r7, r7, #12
    2424:	46bd      	mov	sp, r7
    2426:	bc80      	pop	{r7}
    2428:	4770      	bx	lr
    242a:	bf00      	nop

0000242c <ACE_set_sdd_value>:
void ACE_set_sdd_value
(
	sdd_id_t    sdd_id,
	uint32_t    sdd_value
)
{
    242c:	b480      	push	{r7}
    242e:	b083      	sub	sp, #12
    2430:	af00      	add	r7, sp, #0
    2432:	4603      	mov	r3, r0
    2434:	6039      	str	r1, [r7, #0]
    2436:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    2438:	79fb      	ldrb	r3, [r7, #7]
    243a:	2b02      	cmp	r3, #2
    243c:	d900      	bls.n	2440 <ACE_set_sdd_value+0x14>
    243e:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    2440:	79fb      	ldrb	r3, [r7, #7]
    2442:	2b02      	cmp	r3, #2
    2444:	d813      	bhi.n	246e <ACE_set_sdd_value+0x42>
    {
        *dac_byte2_reg_lut[sdd_id] = sdd_value >> 16;
    2446:	79fa      	ldrb	r2, [r7, #7]
    2448:	f24c 635c 	movw	r3, #50780	; 0xc65c
    244c:	f2c0 0300 	movt	r3, #0
    2450:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2454:	683a      	ldr	r2, [r7, #0]
    2456:	ea4f 4212 	mov.w	r2, r2, lsr #16
    245a:	601a      	str	r2, [r3, #0]
        *dac_byte01_reg_lut[sdd_id] = sdd_value;
    245c:	79fa      	ldrb	r2, [r7, #7]
    245e:	f24c 6350 	movw	r3, #50768	; 0xc650
    2462:	f2c0 0300 	movt	r3, #0
    2466:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    246a:	683a      	ldr	r2, [r7, #0]
    246c:	601a      	str	r2, [r3, #0]
    }
}
    246e:	f107 070c 	add.w	r7, r7, #12
    2472:	46bd      	mov	sp, r7
    2474:	bc80      	pop	{r7}
    2476:	4770      	bx	lr

00002478 <UART_init>:
	UART_instance_t * this_uart,
	addr_t base_addr,
	uint16_t baud_value,
	uint8_t line_config
)
{
    2478:	b580      	push	{r7, lr}
    247a:	b090      	sub	sp, #64	; 0x40
    247c:	af00      	add	r7, sp, #0
    247e:	60f8      	str	r0, [r7, #12]
    2480:	60b9      	str	r1, [r7, #8]
    2482:	80fa      	strh	r2, [r7, #6]
    2484:	717b      	strb	r3, [r7, #5]
    uint8_t rx_full;
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
    2486:	68fb      	ldr	r3, [r7, #12]
    2488:	2b00      	cmp	r3, #0
    248a:	d123      	bne.n	24d4 <UART_init+0x5c>
    248c:	f24c 6370 	movw	r3, #50800	; 0xc670
    2490:	f2c0 0300 	movt	r3, #0
    2494:	f107 0c10 	add.w	ip, r7, #16
    2498:	469e      	mov	lr, r3
    249a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    249e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    24a2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    24a6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    24aa:	e89e 0003 	ldmia.w	lr, {r0, r1}
    24ae:	f8cc 0000 	str.w	r0, [ip]
    24b2:	f10c 0c04 	add.w	ip, ip, #4
    24b6:	f8ac 1000 	strh.w	r1, [ip]
    24ba:	f10c 0c02 	add.w	ip, ip, #2
    24be:	ea4f 4311 	mov.w	r3, r1, lsr #16
    24c2:	f88c 3000 	strb.w	r3, [ip]
    24c6:	f107 0310 	add.w	r3, r7, #16
    24ca:	4618      	mov	r0, r3
    24cc:	f04f 0130 	mov.w	r1, #48	; 0x30
    24d0:	f000 fb78 	bl	2bc4 <HAL_assert_fail>
	HAL_ASSERT( line_config <= MAX_LINE_CONFIG )
    24d4:	797b      	ldrb	r3, [r7, #5]
    24d6:	2b07      	cmp	r3, #7
    24d8:	d923      	bls.n	2522 <UART_init+0xaa>
    24da:	f24c 6370 	movw	r3, #50800	; 0xc670
    24de:	f2c0 0300 	movt	r3, #0
    24e2:	f107 0c10 	add.w	ip, r7, #16
    24e6:	469e      	mov	lr, r3
    24e8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    24ec:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    24f0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    24f4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    24f8:	e89e 0003 	ldmia.w	lr, {r0, r1}
    24fc:	f8cc 0000 	str.w	r0, [ip]
    2500:	f10c 0c04 	add.w	ip, ip, #4
    2504:	f8ac 1000 	strh.w	r1, [ip]
    2508:	f10c 0c02 	add.w	ip, ip, #2
    250c:	ea4f 4311 	mov.w	r3, r1, lsr #16
    2510:	f88c 3000 	strb.w	r3, [ip]
    2514:	f107 0310 	add.w	r3, r7, #16
    2518:	4618      	mov	r0, r3
    251a:	f04f 0131 	mov.w	r1, #49	; 0x31
    251e:	f000 fb51 	bl	2bc4 <HAL_assert_fail>
    HAL_ASSERT( baud_value <= MAX_BAUD_VALUE )
    2522:	88fa      	ldrh	r2, [r7, #6]
    2524:	f641 73ff 	movw	r3, #8191	; 0x1fff
    2528:	429a      	cmp	r2, r3
    252a:	d923      	bls.n	2574 <UART_init+0xfc>
    252c:	f24c 6370 	movw	r3, #50800	; 0xc670
    2530:	f2c0 0300 	movt	r3, #0
    2534:	f107 0c10 	add.w	ip, r7, #16
    2538:	469e      	mov	lr, r3
    253a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    253e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2542:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2546:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    254a:	e89e 0003 	ldmia.w	lr, {r0, r1}
    254e:	f8cc 0000 	str.w	r0, [ip]
    2552:	f10c 0c04 	add.w	ip, ip, #4
    2556:	f8ac 1000 	strh.w	r1, [ip]
    255a:	f10c 0c02 	add.w	ip, ip, #2
    255e:	ea4f 4311 	mov.w	r3, r1, lsr #16
    2562:	f88c 3000 	strb.w	r3, [ip]
    2566:	f107 0310 	add.w	r3, r7, #16
    256a:	4618      	mov	r0, r3
    256c:	f04f 0132 	mov.w	r1, #50	; 0x32
    2570:	f000 fb28 	bl	2bc4 <HAL_assert_fail>

    if( ( this_uart != NULL_INSTANCE ) &&
    2574:	68fb      	ldr	r3, [r7, #12]
    2576:	2b00      	cmp	r3, #0
    2578:	f000 80ca 	beq.w	2710 <UART_init+0x298>
    257c:	797b      	ldrb	r3, [r7, #5]
    257e:	2b07      	cmp	r3, #7
    2580:	f200 80c6 	bhi.w	2710 <UART_init+0x298>
    2584:	88fa      	ldrh	r2, [r7, #6]
    2586:	f641 73ff 	movw	r3, #8191	; 0x1fff
    258a:	429a      	cmp	r2, r3
    258c:	f200 80c0 	bhi.w	2710 <UART_init+0x298>
        ( baud_value <= MAX_BAUD_VALUE ) )
    {
        /*
         * Store lower 8-bits of baud value in CTRL1.
         */
        HAL_set_8bit_reg( base_addr, CTRL1, (uint_fast8_t)(baud_value &
    2590:	68bb      	ldr	r3, [r7, #8]
    2592:	f103 0208 	add.w	r2, r3, #8
    2596:	88fb      	ldrh	r3, [r7, #6]
    2598:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    259c:	4610      	mov	r0, r2
    259e:	4619      	mov	r1, r3
    25a0:	f000 fb54 	bl	2c4c <HW_set_8bit_reg>
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    25a4:	68bb      	ldr	r3, [r7, #8]
    25a6:	f103 020c 	add.w	r2, r3, #12
    25aa:	7979      	ldrb	r1, [r7, #5]
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    25ac:	88fb      	ldrh	r3, [r7, #6]
    25ae:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    25b2:	ea4f 1363 	mov.w	r3, r3, asr #5
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    25b6:	ea41 0303 	orr.w	r3, r1, r3
    25ba:	4610      	mov	r0, r2
    25bc:	4619      	mov	r1, r3
    25be:	f000 fb45 	bl	2c4c <HW_set_8bit_reg>
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    
        this_uart->base_address = base_addr;
    25c2:	68fb      	ldr	r3, [r7, #12]
    25c4:	68ba      	ldr	r2, [r7, #8]
    25c6:	601a      	str	r2, [r3, #0]
#ifndef NDEBUG
        {
            uint8_t  config;
            uint8_t  temp;
            uint16_t baud_val;
            baud_val = HAL_get_8bit_reg( this_uart->base_address, CTRL1 );
    25c8:	68fb      	ldr	r3, [r7, #12]
    25ca:	681b      	ldr	r3, [r3, #0]
    25cc:	f103 0308 	add.w	r3, r3, #8
    25d0:	4618      	mov	r0, r3
    25d2:	f000 fb3d 	bl	2c50 <HW_get_8bit_reg>
    25d6:	4603      	mov	r3, r0
    25d8:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config =  HAL_get_8bit_reg( this_uart->base_address, CTRL2 );
    25da:	68fb      	ldr	r3, [r7, #12]
    25dc:	681b      	ldr	r3, [r3, #0]
    25de:	f103 030c 	add.w	r3, r3, #12
    25e2:	4618      	mov	r0, r3
    25e4:	f000 fb34 	bl	2c50 <HW_get_8bit_reg>
    25e8:	4603      	mov	r3, r0
    25ea:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            /*
             * To resolve operator precedence between & and <<
             */
            temp =  ( config  &  (uint8_t)(CTRL2_BAUDVALUE_MASK ) );
    25ee:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    25f2:	f023 0307 	bic.w	r3, r3, #7
    25f6:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
            baud_val |= (uint16_t)( (uint16_t)(temp) << BAUDVALUE_SHIFT );
    25fa:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
    25fe:	ea4f 1343 	mov.w	r3, r3, lsl #5
    2602:	b29a      	uxth	r2, r3
    2604:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
    2606:	ea42 0303 	orr.w	r3, r2, r3
    260a:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config &= (uint8_t)(~CTRL2_BAUDVALUE_MASK);
    260c:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    2610:	f003 0307 	and.w	r3, r3, #7
    2614:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            HAL_ASSERT( baud_val == baud_value );
    2618:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    261a:	88fb      	ldrh	r3, [r7, #6]
    261c:	429a      	cmp	r2, r3
    261e:	d023      	beq.n	2668 <UART_init+0x1f0>
    2620:	f24c 6370 	movw	r3, #50800	; 0xc670
    2624:	f2c0 0300 	movt	r3, #0
    2628:	f107 0c10 	add.w	ip, r7, #16
    262c:	469e      	mov	lr, r3
    262e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2632:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2636:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    263a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    263e:	e89e 0003 	ldmia.w	lr, {r0, r1}
    2642:	f8cc 0000 	str.w	r0, [ip]
    2646:	f10c 0c04 	add.w	ip, ip, #4
    264a:	f8ac 1000 	strh.w	r1, [ip]
    264e:	f10c 0c02 	add.w	ip, ip, #2
    2652:	ea4f 4311 	mov.w	r3, r1, lsr #16
    2656:	f88c 3000 	strb.w	r3, [ip]
    265a:	f107 0310 	add.w	r3, r7, #16
    265e:	4618      	mov	r0, r3
    2660:	f04f 0154 	mov.w	r1, #84	; 0x54
    2664:	f000 faae 	bl	2bc4 <HAL_assert_fail>
            HAL_ASSERT( config == line_config );
    2668:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
    266c:	797b      	ldrb	r3, [r7, #5]
    266e:	429a      	cmp	r2, r3
    2670:	d023      	beq.n	26ba <UART_init+0x242>
    2672:	f24c 6370 	movw	r3, #50800	; 0xc670
    2676:	f2c0 0300 	movt	r3, #0
    267a:	f107 0c10 	add.w	ip, r7, #16
    267e:	469e      	mov	lr, r3
    2680:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2684:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2688:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    268c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2690:	e89e 0003 	ldmia.w	lr, {r0, r1}
    2694:	f8cc 0000 	str.w	r0, [ip]
    2698:	f10c 0c04 	add.w	ip, ip, #4
    269c:	f8ac 1000 	strh.w	r1, [ip]
    26a0:	f10c 0c02 	add.w	ip, ip, #2
    26a4:	ea4f 4311 	mov.w	r3, r1, lsr #16
    26a8:	f88c 3000 	strb.w	r3, [ip]
    26ac:	f107 0310 	add.w	r3, r7, #16
    26b0:	4618      	mov	r0, r3
    26b2:	f04f 0155 	mov.w	r1, #85	; 0x55
    26b6:	f000 fa85 	bl	2bc4 <HAL_assert_fail>
        
        /*
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    26ba:	68fb      	ldr	r3, [r7, #12]
    26bc:	681b      	ldr	r3, [r3, #0]
    26be:	f103 0310 	add.w	r3, r3, #16
    26c2:	4618      	mov	r0, r3
    26c4:	f000 fac4 	bl	2c50 <HW_get_8bit_reg>
    26c8:	4603      	mov	r3, r0
    26ca:	f003 0302 	and.w	r3, r3, #2
    26ce:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        		                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    26d2:	e015      	b.n	2700 <UART_init+0x288>
        {
            volatile uint8_t rx_byte;
            rx_byte = HAL_get_8bit_reg( this_uart->base_address, RXDATA );
    26d4:	68fb      	ldr	r3, [r7, #12]
    26d6:	681b      	ldr	r3, [r3, #0]
    26d8:	f103 0304 	add.w	r3, r3, #4
    26dc:	4618      	mov	r0, r3
    26de:	f000 fab7 	bl	2c50 <HW_get_8bit_reg>
    26e2:	4603      	mov	r3, r0
    26e4:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
            rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    26e8:	68fb      	ldr	r3, [r7, #12]
    26ea:	681b      	ldr	r3, [r3, #0]
    26ec:	f103 0310 	add.w	r3, r3, #16
    26f0:	4618      	mov	r0, r3
    26f2:	f000 faad 	bl	2c50 <HW_get_8bit_reg>
    26f6:	4603      	mov	r3, r0
    26f8:	f003 0302 	and.w	r3, r3, #2
    26fc:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
        		                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    2700:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    2704:	2b00      	cmp	r3, #0
    2706:	d1e5      	bne.n	26d4 <UART_init+0x25c>
        }

        /*
         * Clear status of the UART instance.
         */
        this_uart->status = (uint8_t)0;
    2708:	68fb      	ldr	r3, [r7, #12]
    270a:	f04f 0200 	mov.w	r2, #0
    270e:	711a      	strb	r2, [r3, #4]
    }
}
    2710:	f107 0740 	add.w	r7, r7, #64	; 0x40
    2714:	46bd      	mov	sp, r7
    2716:	bd80      	pop	{r7, pc}

00002718 <UART_send>:
(
    UART_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    2718:	b580      	push	{r7, lr}
    271a:	b090      	sub	sp, #64	; 0x40
    271c:	af00      	add	r7, sp, #0
    271e:	60f8      	str	r0, [r7, #12]
    2720:	60b9      	str	r1, [r7, #8]
    2722:	607a      	str	r2, [r7, #4]
	size_t char_idx;
    uint8_t tx_ready;

	HAL_ASSERT( this_uart != NULL_INSTANCE )
    2724:	68fb      	ldr	r3, [r7, #12]
    2726:	2b00      	cmp	r3, #0
    2728:	d123      	bne.n	2772 <UART_send+0x5a>
    272a:	f24c 6370 	movw	r3, #50800	; 0xc670
    272e:	f2c0 0300 	movt	r3, #0
    2732:	f107 0c10 	add.w	ip, r7, #16
    2736:	469e      	mov	lr, r3
    2738:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    273c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2740:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2744:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2748:	e89e 0003 	ldmia.w	lr, {r0, r1}
    274c:	f8cc 0000 	str.w	r0, [ip]
    2750:	f10c 0c04 	add.w	ip, ip, #4
    2754:	f8ac 1000 	strh.w	r1, [ip]
    2758:	f10c 0c02 	add.w	ip, ip, #2
    275c:	ea4f 4311 	mov.w	r3, r1, lsr #16
    2760:	f88c 3000 	strb.w	r3, [ip]
    2764:	f107 0310 	add.w	r3, r7, #16
    2768:	4618      	mov	r0, r3
    276a:	f04f 017d 	mov.w	r1, #125	; 0x7d
    276e:	f000 fa29 	bl	2bc4 <HAL_assert_fail>
	HAL_ASSERT( tx_buffer != NULL_BUFFER )
    2772:	68bb      	ldr	r3, [r7, #8]
    2774:	2b00      	cmp	r3, #0
    2776:	d123      	bne.n	27c0 <UART_send+0xa8>
    2778:	f24c 6370 	movw	r3, #50800	; 0xc670
    277c:	f2c0 0300 	movt	r3, #0
    2780:	f107 0c10 	add.w	ip, r7, #16
    2784:	469e      	mov	lr, r3
    2786:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    278a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    278e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2792:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2796:	e89e 0003 	ldmia.w	lr, {r0, r1}
    279a:	f8cc 0000 	str.w	r0, [ip]
    279e:	f10c 0c04 	add.w	ip, ip, #4
    27a2:	f8ac 1000 	strh.w	r1, [ip]
    27a6:	f10c 0c02 	add.w	ip, ip, #2
    27aa:	ea4f 4311 	mov.w	r3, r1, lsr #16
    27ae:	f88c 3000 	strb.w	r3, [ip]
    27b2:	f107 0310 	add.w	r3, r7, #16
    27b6:	4618      	mov	r0, r3
    27b8:	f04f 017e 	mov.w	r1, #126	; 0x7e
    27bc:	f000 fa02 	bl	2bc4 <HAL_assert_fail>
	HAL_ASSERT( tx_size > 0 )
    27c0:	687b      	ldr	r3, [r7, #4]
    27c2:	2b00      	cmp	r3, #0
    27c4:	d123      	bne.n	280e <UART_send+0xf6>
    27c6:	f24c 6370 	movw	r3, #50800	; 0xc670
    27ca:	f2c0 0300 	movt	r3, #0
    27ce:	f107 0c10 	add.w	ip, r7, #16
    27d2:	469e      	mov	lr, r3
    27d4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    27d8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    27dc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    27e0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    27e4:	e89e 0003 	ldmia.w	lr, {r0, r1}
    27e8:	f8cc 0000 	str.w	r0, [ip]
    27ec:	f10c 0c04 	add.w	ip, ip, #4
    27f0:	f8ac 1000 	strh.w	r1, [ip]
    27f4:	f10c 0c02 	add.w	ip, ip, #2
    27f8:	ea4f 4311 	mov.w	r3, r1, lsr #16
    27fc:	f88c 3000 	strb.w	r3, [ip]
    2800:	f107 0310 	add.w	r3, r7, #16
    2804:	4618      	mov	r0, r3
    2806:	f04f 017f 	mov.w	r1, #127	; 0x7f
    280a:	f000 f9db 	bl	2bc4 <HAL_assert_fail>
      
    if( (this_uart != NULL_INSTANCE) &&
    280e:	68fb      	ldr	r3, [r7, #12]
    2810:	2b00      	cmp	r3, #0
    2812:	d02b      	beq.n	286c <UART_send+0x154>
    2814:	68bb      	ldr	r3, [r7, #8]
    2816:	2b00      	cmp	r3, #0
    2818:	d028      	beq.n	286c <UART_send+0x154>
    281a:	687b      	ldr	r3, [r7, #4]
    281c:	2b00      	cmp	r3, #0
    281e:	d025      	beq.n	286c <UART_send+0x154>
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    2820:	f04f 0300 	mov.w	r3, #0
    2824:	63bb      	str	r3, [r7, #56]	; 0x38
    2826:	e01d      	b.n	2864 <UART_send+0x14c>
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    2828:	68fb      	ldr	r3, [r7, #12]
    282a:	681b      	ldr	r3, [r3, #0]
    282c:	f103 0310 	add.w	r3, r3, #16
    2830:	4618      	mov	r0, r3
    2832:	f000 fa0d 	bl	2c50 <HW_get_8bit_reg>
    2836:	4603      	mov	r3, r0
    2838:	f003 0301 	and.w	r3, r3, #1
    283c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
    2840:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
    2844:	2b00      	cmp	r3, #0
    2846:	d0ef      	beq.n	2828 <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    2848:	68fb      	ldr	r3, [r7, #12]
    284a:	681a      	ldr	r2, [r3, #0]
            		          (uint_fast8_t)tx_buffer[char_idx] );
    284c:	68b9      	ldr	r1, [r7, #8]
    284e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    2850:	440b      	add	r3, r1
    2852:	781b      	ldrb	r3, [r3, #0]
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    2854:	4610      	mov	r0, r2
    2856:	4619      	mov	r1, r3
    2858:	f000 f9f8 	bl	2c4c <HW_set_8bit_reg>
      
    if( (this_uart != NULL_INSTANCE) &&
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    285c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    285e:	f103 0301 	add.w	r3, r3, #1
    2862:	63bb      	str	r3, [r7, #56]	; 0x38
    2864:	6bba      	ldr	r2, [r7, #56]	; 0x38
    2866:	687b      	ldr	r3, [r7, #4]
    2868:	429a      	cmp	r2, r3
    286a:	d3dd      	bcc.n	2828 <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
            		          (uint_fast8_t)tx_buffer[char_idx] );
        }
    }
}
    286c:	f107 0740 	add.w	r7, r7, #64	; 0x40
    2870:	46bd      	mov	sp, r7
    2872:	bd80      	pop	{r7, pc}

00002874 <UART_polled_tx_string>:
UART_polled_tx_string
( 
	UART_instance_t * this_uart, 
	const uint8_t * p_sz_string
)
{
    2874:	b580      	push	{r7, lr}
    2876:	b08e      	sub	sp, #56	; 0x38
    2878:	af00      	add	r7, sp, #0
    287a:	6078      	str	r0, [r7, #4]
    287c:	6039      	str	r1, [r7, #0]
	uint32_t char_idx;
    uint8_t tx_ready;

    HAL_ASSERT( this_uart != NULL_INSTANCE )
    287e:	687b      	ldr	r3, [r7, #4]
    2880:	2b00      	cmp	r3, #0
    2882:	d123      	bne.n	28cc <UART_polled_tx_string+0x58>
    2884:	f24c 6370 	movw	r3, #50800	; 0xc670
    2888:	f2c0 0300 	movt	r3, #0
    288c:	f107 0c08 	add.w	ip, r7, #8
    2890:	469e      	mov	lr, r3
    2892:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2896:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    289a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    289e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    28a2:	e89e 0003 	ldmia.w	lr, {r0, r1}
    28a6:	f8cc 0000 	str.w	r0, [ip]
    28aa:	f10c 0c04 	add.w	ip, ip, #4
    28ae:	f8ac 1000 	strh.w	r1, [ip]
    28b2:	f10c 0c02 	add.w	ip, ip, #2
    28b6:	ea4f 4311 	mov.w	r3, r1, lsr #16
    28ba:	f88c 3000 	strb.w	r3, [ip]
    28be:	f107 0308 	add.w	r3, r7, #8
    28c2:	4618      	mov	r0, r3
    28c4:	f04f 01f3 	mov.w	r1, #243	; 0xf3
    28c8:	f000 f97c 	bl	2bc4 <HAL_assert_fail>
	HAL_ASSERT( p_sz_string != NULL_BUFFER )
    28cc:	683b      	ldr	r3, [r7, #0]
    28ce:	2b00      	cmp	r3, #0
    28d0:	d123      	bne.n	291a <UART_polled_tx_string+0xa6>
    28d2:	f24c 6370 	movw	r3, #50800	; 0xc670
    28d6:	f2c0 0300 	movt	r3, #0
    28da:	f107 0c08 	add.w	ip, r7, #8
    28de:	469e      	mov	lr, r3
    28e0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    28e4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    28e8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    28ec:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    28f0:	e89e 0003 	ldmia.w	lr, {r0, r1}
    28f4:	f8cc 0000 	str.w	r0, [ip]
    28f8:	f10c 0c04 	add.w	ip, ip, #4
    28fc:	f8ac 1000 	strh.w	r1, [ip]
    2900:	f10c 0c02 	add.w	ip, ip, #2
    2904:	ea4f 4311 	mov.w	r3, r1, lsr #16
    2908:	f88c 3000 	strb.w	r3, [ip]
    290c:	f107 0308 	add.w	r3, r7, #8
    2910:	4618      	mov	r0, r3
    2912:	f04f 01f4 	mov.w	r1, #244	; 0xf4
    2916:	f000 f955 	bl	2bc4 <HAL_assert_fail>
    
    if( ( this_uart != NULL_INSTANCE ) && ( p_sz_string != NULL_BUFFER ) )
    291a:	687b      	ldr	r3, [r7, #4]
    291c:	2b00      	cmp	r3, #0
    291e:	d02a      	beq.n	2976 <UART_polled_tx_string+0x102>
    2920:	683b      	ldr	r3, [r7, #0]
    2922:	2b00      	cmp	r3, #0
    2924:	d027      	beq.n	2976 <UART_polled_tx_string+0x102>
    {
        char_idx = 0U;
    2926:	f04f 0300 	mov.w	r3, #0
    292a:	633b      	str	r3, [r7, #48]	; 0x30
        while( 0U != p_sz_string[char_idx] )
    292c:	e01d      	b.n	296a <UART_polled_tx_string+0xf6>
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    292e:	687b      	ldr	r3, [r7, #4]
    2930:	681b      	ldr	r3, [r3, #0]
    2932:	f103 0310 	add.w	r3, r3, #16
    2936:	4618      	mov	r0, r3
    2938:	f000 f98a 	bl	2c50 <HW_get_8bit_reg>
    293c:	4603      	mov	r3, r0
    293e:	f003 0301 	and.w	r3, r3, #1
    2942:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
    2946:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    294a:	2b00      	cmp	r3, #0
    294c:	d0ef      	beq.n	292e <UART_polled_tx_string+0xba>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    294e:	687b      	ldr	r3, [r7, #4]
    2950:	681a      	ldr	r2, [r3, #0]
            		          (uint_fast8_t)p_sz_string[char_idx] );
    2952:	6839      	ldr	r1, [r7, #0]
    2954:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2956:	440b      	add	r3, r1
    2958:	781b      	ldrb	r3, [r3, #0]
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    295a:	4610      	mov	r0, r2
    295c:	4619      	mov	r1, r3
    295e:	f000 f975 	bl	2c4c <HW_set_8bit_reg>
            		          (uint_fast8_t)p_sz_string[char_idx] );
            char_idx++;
    2962:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2964:	f103 0301 	add.w	r3, r3, #1
    2968:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_ASSERT( p_sz_string != NULL_BUFFER )
    
    if( ( this_uart != NULL_INSTANCE ) && ( p_sz_string != NULL_BUFFER ) )
    {
        char_idx = 0U;
        while( 0U != p_sz_string[char_idx] )
    296a:	683a      	ldr	r2, [r7, #0]
    296c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    296e:	4413      	add	r3, r2
    2970:	781b      	ldrb	r3, [r3, #0]
    2972:	2b00      	cmp	r3, #0
    2974:	d1db      	bne.n	292e <UART_polled_tx_string+0xba>
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
            		          (uint_fast8_t)p_sz_string[char_idx] );
            char_idx++;
        }
    }
}
    2976:	f107 0738 	add.w	r7, r7, #56	; 0x38
    297a:	46bd      	mov	sp, r7
    297c:	bd80      	pop	{r7, pc}
    297e:	bf00      	nop

00002980 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
    2980:	b480      	push	{r7}
    2982:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    2984:	46bd      	mov	sp, r7
    2986:	bc80      	pop	{r7}
    2988:	4770      	bx	lr
    298a:	bf00      	nop

0000298c <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    298c:	b580      	push	{r7, lr}
    298e:	b08a      	sub	sp, #40	; 0x28
    2990:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    2992:	f24c 6398 	movw	r3, #50840	; 0xc698
    2996:	f2c0 0300 	movt	r3, #0
    299a:	46bc      	mov	ip, r7
    299c:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    299e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    29a2:	f242 0300 	movw	r3, #8192	; 0x2000
    29a6:	f2ce 0304 	movt	r3, #57348	; 0xe004
    29aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    29ac:	ea4f 0393 	mov.w	r3, r3, lsr #2
    29b0:	f003 0303 	and.w	r3, r3, #3
    29b4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    29b8:	f107 0228 	add.w	r2, r7, #40	; 0x28
    29bc:	4413      	add	r3, r2
    29be:	f853 3c28 	ldr.w	r3, [r3, #-40]
    29c2:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    29c4:	f242 0300 	movw	r3, #8192	; 0x2000
    29c8:	f2ce 0304 	movt	r3, #57348	; 0xe004
    29cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    29ce:	ea4f 1313 	mov.w	r3, r3, lsr #4
    29d2:	f003 0303 	and.w	r3, r3, #3
    29d6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    29da:	f107 0228 	add.w	r2, r7, #40	; 0x28
    29de:	4413      	add	r3, r2
    29e0:	f853 3c28 	ldr.w	r3, [r3, #-40]
    29e4:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    29e6:	f242 0300 	movw	r3, #8192	; 0x2000
    29ea:	f2ce 0304 	movt	r3, #57348	; 0xe004
    29ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    29f0:	ea4f 1393 	mov.w	r3, r3, lsr #6
    29f4:	f003 0303 	and.w	r3, r3, #3
    29f8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    29fc:	f107 0228 	add.w	r2, r7, #40	; 0x28
    2a00:	4413      	add	r3, r2
    2a02:	f853 3c28 	ldr.w	r3, [r3, #-40]
    2a06:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    2a08:	f242 0300 	movw	r3, #8192	; 0x2000
    2a0c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2a10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    2a12:	ea4f 2313 	mov.w	r3, r3, lsr #8
    2a16:	f003 031f 	and.w	r3, r3, #31
    2a1a:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    2a1c:	f242 0300 	movw	r3, #8192	; 0x2000
    2a20:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2a24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    2a26:	ea4f 3353 	mov.w	r3, r3, lsr #13
    2a2a:	f003 0301 	and.w	r3, r3, #1
    2a2e:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
    2a30:	6a3b      	ldr	r3, [r7, #32]
    2a32:	f103 0301 	add.w	r3, r3, #1
    2a36:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
    2a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    2a3a:	2b00      	cmp	r3, #0
    2a3c:	d003      	beq.n	2a46 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
    2a3e:	69fb      	ldr	r3, [r7, #28]
    2a40:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2a44:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    2a46:	f000 f849 	bl	2adc <GetSystemClock>
    2a4a:	4602      	mov	r2, r0
    2a4c:	f240 0340 	movw	r3, #64	; 0x40
    2a50:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a54:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    2a56:	f240 0340 	movw	r3, #64	; 0x40
    2a5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a5e:	681a      	ldr	r2, [r3, #0]
    2a60:	693b      	ldr	r3, [r7, #16]
    2a62:	fbb2 f2f3 	udiv	r2, r2, r3
    2a66:	f240 0344 	movw	r3, #68	; 0x44
    2a6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a6e:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    2a70:	f240 0340 	movw	r3, #64	; 0x40
    2a74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a78:	681a      	ldr	r2, [r3, #0]
    2a7a:	697b      	ldr	r3, [r7, #20]
    2a7c:	fbb2 f2f3 	udiv	r2, r2, r3
    2a80:	f240 0348 	movw	r3, #72	; 0x48
    2a84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a88:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    2a8a:	f240 0340 	movw	r3, #64	; 0x40
    2a8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a92:	681a      	ldr	r2, [r3, #0]
    2a94:	69bb      	ldr	r3, [r7, #24]
    2a96:	fbb2 f2f3 	udiv	r2, r2, r3
    2a9a:	f240 034c 	movw	r3, #76	; 0x4c
    2a9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2aa2:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    2aa4:	f240 0340 	movw	r3, #64	; 0x40
    2aa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2aac:	681a      	ldr	r2, [r3, #0]
    2aae:	69fb      	ldr	r3, [r7, #28]
    2ab0:	fbb2 f2f3 	udiv	r2, r2, r3
    2ab4:	f240 0350 	movw	r3, #80	; 0x50
    2ab8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2abc:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    2abe:	f240 0340 	movw	r3, #64	; 0x40
    2ac2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ac6:	681a      	ldr	r2, [r3, #0]
    2ac8:	f240 033c 	movw	r3, #60	; 0x3c
    2acc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ad0:	601a      	str	r2, [r3, #0]
}
    2ad2:	f107 0728 	add.w	r7, r7, #40	; 0x28
    2ad6:	46bd      	mov	sp, r7
    2ad8:	bd80      	pop	{r7, pc}
    2ada:	bf00      	nop

00002adc <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
    2adc:	b480      	push	{r7}
    2ade:	b08b      	sub	sp, #44	; 0x2c
    2ae0:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
    2ae2:	f04f 0300 	mov.w	r3, #0
    2ae6:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    2ae8:	f640 031c 	movw	r3, #2076	; 0x81c
    2aec:	f2c6 0308 	movt	r3, #24584	; 0x6008
    2af0:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
    2af2:	f240 2330 	movw	r3, #560	; 0x230
    2af6:	f2c6 0308 	movt	r3, #24584	; 0x6008
    2afa:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    2afc:	68fb      	ldr	r3, [r7, #12]
    2afe:	681b      	ldr	r3, [r3, #0]
    2b00:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
    2b04:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
    2b06:	693a      	ldr	r2, [r7, #16]
    2b08:	f241 13cf 	movw	r3, #4559	; 0x11cf
    2b0c:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    2b10:	429a      	cmp	r2, r3
    2b12:	d108      	bne.n	2b26 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
    2b14:	f64e 732c 	movw	r3, #61228	; 0xef2c
    2b18:	f2c6 0301 	movt	r3, #24577	; 0x6001
    2b1c:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
    2b1e:	697b      	ldr	r3, [r7, #20]
    2b20:	681b      	ldr	r3, [r3, #0]
    2b22:	607b      	str	r3, [r7, #4]
    2b24:	e03d      	b.n	2ba2 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    2b26:	68bb      	ldr	r3, [r7, #8]
    2b28:	681a      	ldr	r2, [r3, #0]
    2b2a:	f244 3341 	movw	r3, #17217	; 0x4341
    2b2e:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    2b32:	429a      	cmp	r2, r3
    2b34:	d135      	bne.n	2ba2 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
    2b36:	f640 0340 	movw	r3, #2112	; 0x840
    2b3a:	f2c6 0308 	movt	r3, #24584	; 0x6008
    2b3e:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
    2b40:	69bb      	ldr	r3, [r7, #24]
    2b42:	681b      	ldr	r3, [r3, #0]
    2b44:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    2b46:	69fb      	ldr	r3, [r7, #28]
    2b48:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    2b4c:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    2b4e:	69fa      	ldr	r2, [r7, #28]
    2b50:	f240 3300 	movw	r3, #768	; 0x300
    2b54:	f2c0 0301 	movt	r3, #1
    2b58:	429a      	cmp	r2, r3
    2b5a:	d922      	bls.n	2ba2 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    2b5c:	69fa      	ldr	r2, [r7, #28]
    2b5e:	f64f 73ff 	movw	r3, #65535	; 0xffff
    2b62:	f2c0 0301 	movt	r3, #1
    2b66:	429a      	cmp	r2, r3
    2b68:	d808      	bhi.n	2b7c <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
    2b6a:	f241 632c 	movw	r3, #5676	; 0x162c
    2b6e:	f2c6 0308 	movt	r3, #24584	; 0x6008
    2b72:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
    2b74:	6a3b      	ldr	r3, [r7, #32]
    2b76:	681b      	ldr	r3, [r3, #0]
    2b78:	607b      	str	r3, [r7, #4]
    2b7a:	e012      	b.n	2ba2 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    2b7c:	69fa      	ldr	r2, [r7, #28]
    2b7e:	f64f 73ff 	movw	r3, #65535	; 0xffff
    2b82:	f2c0 0302 	movt	r3, #2
    2b86:	429a      	cmp	r2, r3
    2b88:	d808      	bhi.n	2b9c <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
    2b8a:	f641 63ac 	movw	r3, #7852	; 0x1eac
    2b8e:	f2c6 0308 	movt	r3, #24584	; 0x6008
    2b92:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
    2b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    2b96:	681b      	ldr	r3, [r3, #0]
    2b98:	607b      	str	r3, [r7, #4]
    2b9a:	e002      	b.n	2ba2 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
    2b9c:	f04f 0300 	mov.w	r3, #0
    2ba0:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
    2ba2:	687b      	ldr	r3, [r7, #4]
    2ba4:	2b00      	cmp	r3, #0
    2ba6:	d105      	bne.n	2bb4 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    2ba8:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
    2baa:	f647 0340 	movw	r3, #30784	; 0x7840
    2bae:	f2c0 137d 	movt	r3, #381	; 0x17d
    2bb2:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
    2bb4:	687b      	ldr	r3, [r7, #4]
}
    2bb6:	4618      	mov	r0, r3
    2bb8:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    2bbc:	46bd      	mov	sp, r7
    2bbe:	bc80      	pop	{r7}
    2bc0:	4770      	bx	lr
    2bc2:	bf00      	nop

00002bc4 <HAL_assert_fail>:
void HAL_assert_fail
(
    const uint8_t * file_name,
    uint32_t line_no
)
{
    2bc4:	b480      	push	{r7}
    2bc6:	b087      	sub	sp, #28
    2bc8:	af00      	add	r7, sp, #0
    2bca:	6078      	str	r0, [r7, #4]
    2bcc:	6039      	str	r1, [r7, #0]
    while(1)
    {
        volatile const uint8_t * assert_file = file_name;
    2bce:	687b      	ldr	r3, [r7, #4]
    2bd0:	617b      	str	r3, [r7, #20]
        volatile uint32_t assert_line = line_no;
    2bd2:	683b      	ldr	r3, [r7, #0]
    2bd4:	613b      	str	r3, [r7, #16]
        volatile char dummy;
		volatile uint32_t i_dummy;
		
		/* following lines to avoid compiler warnings: */
        dummy = *assert_file;
    2bd6:	697b      	ldr	r3, [r7, #20]
    2bd8:	781b      	ldrb	r3, [r3, #0]
    2bda:	b2db      	uxtb	r3, r3
    2bdc:	73fb      	strb	r3, [r7, #15]
		i_dummy = assert_line;
    2bde:	693b      	ldr	r3, [r7, #16]
    2be0:	60bb      	str	r3, [r7, #8]
		i_dummy++;
    2be2:	68bb      	ldr	r3, [r7, #8]
    2be4:	f103 0301 	add.w	r3, r3, #1
    2be8:	60bb      	str	r3, [r7, #8]
    }
    2bea:	e7f0      	b.n	2bce <HAL_assert_fail+0xa>

00002bec <HW_set_32bit_reg>:
    2bec:	6001      	str	r1, [r0, #0]
    2bee:	4770      	bx	lr

00002bf0 <HW_get_32bit_reg>:
    2bf0:	6800      	ldr	r0, [r0, #0]
    2bf2:	4770      	bx	lr

00002bf4 <HW_set_32bit_reg_field>:
    2bf4:	b50e      	push	{r1, r2, r3, lr}
    2bf6:	fa03 f301 	lsl.w	r3, r3, r1
    2bfa:	ea03 0302 	and.w	r3, r3, r2
    2bfe:	6801      	ldr	r1, [r0, #0]
    2c00:	ea6f 0202 	mvn.w	r2, r2
    2c04:	ea01 0102 	and.w	r1, r1, r2
    2c08:	ea41 0103 	orr.w	r1, r1, r3
    2c0c:	6001      	str	r1, [r0, #0]
    2c0e:	bd0e      	pop	{r1, r2, r3, pc}

00002c10 <HW_get_32bit_reg_field>:
    2c10:	6800      	ldr	r0, [r0, #0]
    2c12:	ea00 0002 	and.w	r0, r0, r2
    2c16:	fa20 f001 	lsr.w	r0, r0, r1
    2c1a:	4770      	bx	lr

00002c1c <HW_set_16bit_reg>:
    2c1c:	8001      	strh	r1, [r0, #0]
    2c1e:	4770      	bx	lr

00002c20 <HW_get_16bit_reg>:
    2c20:	8800      	ldrh	r0, [r0, #0]
    2c22:	4770      	bx	lr

00002c24 <HW_set_16bit_reg_field>:
    2c24:	b50e      	push	{r1, r2, r3, lr}
    2c26:	fa03 f301 	lsl.w	r3, r3, r1
    2c2a:	ea03 0302 	and.w	r3, r3, r2
    2c2e:	8801      	ldrh	r1, [r0, #0]
    2c30:	ea6f 0202 	mvn.w	r2, r2
    2c34:	ea01 0102 	and.w	r1, r1, r2
    2c38:	ea41 0103 	orr.w	r1, r1, r3
    2c3c:	8001      	strh	r1, [r0, #0]
    2c3e:	bd0e      	pop	{r1, r2, r3, pc}

00002c40 <HW_get_16bit_reg_field>:
    2c40:	8800      	ldrh	r0, [r0, #0]
    2c42:	ea00 0002 	and.w	r0, r0, r2
    2c46:	fa20 f001 	lsr.w	r0, r0, r1
    2c4a:	4770      	bx	lr

00002c4c <HW_set_8bit_reg>:
    2c4c:	7001      	strb	r1, [r0, #0]
    2c4e:	4770      	bx	lr

00002c50 <HW_get_8bit_reg>:
    2c50:	7800      	ldrb	r0, [r0, #0]
    2c52:	4770      	bx	lr

00002c54 <HW_set_8bit_reg_field>:
    2c54:	b50e      	push	{r1, r2, r3, lr}
    2c56:	fa03 f301 	lsl.w	r3, r3, r1
    2c5a:	ea03 0302 	and.w	r3, r3, r2
    2c5e:	7801      	ldrb	r1, [r0, #0]
    2c60:	ea6f 0202 	mvn.w	r2, r2
    2c64:	ea01 0102 	and.w	r1, r1, r2
    2c68:	ea41 0103 	orr.w	r1, r1, r3
    2c6c:	7001      	strb	r1, [r0, #0]
    2c6e:	bd0e      	pop	{r1, r2, r3, pc}

00002c70 <HW_get_8bit_reg_field>:
    2c70:	7800      	ldrb	r0, [r0, #0]
    2c72:	ea00 0002 	and.w	r0, r0, r2
    2c76:	fa20 f001 	lsr.w	r0, r0, r1
    2c7a:	4770      	bx	lr

00002c7c <ace_init_convert>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
{
    2c7c:	b480      	push	{r7}
    2c7e:	b087      	sub	sp, #28
    2c80:	af00      	add	r7, sp, #0
    uint8_t abps_idx;
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    2c82:	f240 0300 	movw	r3, #0
    2c86:	f2c4 0302 	movt	r3, #16386	; 0x4002
    2c8a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    2c8e:	60fb      	str	r3, [r7, #12]
    ACE->PC2_CTRL = 0u;
    2c90:	f240 0300 	movw	r3, #0
    2c94:	f2c4 0302 	movt	r3, #16386	; 0x4002
    2c98:	f04f 0200 	mov.w	r2, #0
    2c9c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    2ca0:	f04f 0300 	mov.w	r3, #0
    2ca4:	71fb      	strb	r3, [r7, #7]
    2ca6:	e039      	b.n	2d1c <ace_init_convert+0xa0>
    {
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
    2ca8:	79fb      	ldrb	r3, [r7, #7]
    2caa:	ea4f 0353 	mov.w	r3, r3, lsr #1
    2cae:	747b      	strb	r3, [r7, #17]
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
    2cb0:	f240 0200 	movw	r2, #0
    2cb4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    2cb8:	7c79      	ldrb	r1, [r7, #17]
    2cba:	460b      	mov	r3, r1
    2cbc:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2cc0:	440b      	add	r3, r1
    2cc2:	ea4f 1303 	mov.w	r3, r3, lsl #4
    2cc6:	4413      	add	r3, r2
    2cc8:	f503 7308 	add.w	r3, r3, #544	; 0x220
    2ccc:	791b      	ldrb	r3, [r3, #4]
    2cce:	74bb      	strb	r3, [r7, #18]
        channel_is_abps2 = abps_idx & 0x01u;
    2cd0:	79fb      	ldrb	r3, [r7, #7]
    2cd2:	f003 0301 	and.w	r3, r3, #1
    2cd6:	74fb      	strb	r3, [r7, #19]
        if(channel_is_abps2)
    2cd8:	7cfb      	ldrb	r3, [r7, #19]
    2cda:	2b00      	cmp	r3, #0
    2cdc:	d00d      	beq.n	2cfa <ace_init_convert+0x7e>
        {
            /* ABPS2 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
    2cde:	79f9      	ldrb	r1, [r7, #7]
    2ce0:	7cbb      	ldrb	r3, [r7, #18]
    2ce2:	ea4f 1353 	mov.w	r3, r3, lsr #5
    2ce6:	b2db      	uxtb	r3, r3
    2ce8:	461a      	mov	r2, r3
    2cea:	f002 0203 	and.w	r2, r2, #3
    2cee:	f240 53b0 	movw	r3, #1456	; 0x5b0
    2cf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2cf6:	545a      	strb	r2, [r3, r1]
    2cf8:	e00c      	b.n	2d14 <ace_init_convert+0x98>
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
    2cfa:	79f9      	ldrb	r1, [r7, #7]
    2cfc:	7cbb      	ldrb	r3, [r7, #18]
    2cfe:	ea4f 0353 	mov.w	r3, r3, lsr #1
    2d02:	b2db      	uxtb	r3, r3
    2d04:	461a      	mov	r2, r3
    2d06:	f002 0203 	and.w	r2, r2, #3
    2d0a:	f240 53b0 	movw	r3, #1456	; 0x5b0
    2d0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d12:	545a      	strb	r2, [r3, r1]
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    2d14:	79fb      	ldrb	r3, [r7, #7]
    2d16:	f103 0301 	add.w	r3, r3, #1
    2d1a:	71fb      	strb	r3, [r7, #7]
    2d1c:	79fb      	ldrb	r3, [r7, #7]
    2d1e:	2b09      	cmp	r3, #9
    2d20:	d9c2      	bls.n	2ca8 <ace_init_convert+0x2c>
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    2d22:	f04f 0300 	mov.w	r3, #0
    2d26:	60bb      	str	r3, [r7, #8]
    2d28:	e073      	b.n	2e12 <ace_init_convert+0x196>
        uint8_t quad_id;
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
    2d2a:	68ba      	ldr	r2, [r7, #8]
    2d2c:	f240 0354 	movw	r3, #84	; 0x54
    2d30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d34:	ea4f 1202 	mov.w	r2, r2, lsl #4
    2d38:	4413      	add	r3, r2
    2d3a:	791b      	ldrb	r3, [r3, #4]
    2d3c:	75bb      	strb	r3, [r7, #22]
        quad_id = channel_quad_lut[channel_id];
    2d3e:	7dba      	ldrb	r2, [r7, #22]
    2d40:	f24c 63e4 	movw	r3, #50916	; 0xc6e4
    2d44:	f2c0 0300 	movt	r3, #0
    2d48:	5c9b      	ldrb	r3, [r3, r2]
    2d4a:	753b      	strb	r3, [r7, #20]
        
        switch (channel_type_lut[channel_id])
    2d4c:	7dba      	ldrb	r2, [r7, #22]
    2d4e:	f24c 63b4 	movw	r3, #50868	; 0xc6b4
    2d52:	f2c0 0300 	movt	r3, #0
    2d56:	5c9b      	ldrb	r3, [r3, r2]
    2d58:	2b01      	cmp	r3, #1
    2d5a:	d007      	beq.n	2d6c <ace_init_convert+0xf0>
    2d5c:	2b02      	cmp	r3, #2
    2d5e:	d027      	beq.n	2db0 <ace_init_convert+0x134>
    2d60:	2b00      	cmp	r3, #0
    2d62:	d147      	bne.n	2df4 <ace_init_convert+0x178>
        {
            case VOLTAGE_CHANNEL:
                channel_type = VOLTAGE;
    2d64:	f04f 0300 	mov.w	r3, #0
    2d68:	75fb      	strb	r3, [r7, #23]
                break;
    2d6a:	e047      	b.n	2dfc <ace_init_convert+0x180>
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    2d6c:	7d3b      	ldrb	r3, [r7, #20]
    2d6e:	2bff      	cmp	r3, #255	; 0xff
    2d70:	d100      	bne.n	2d74 <ace_init_convert+0xf8>
    2d72:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
    2d74:	f240 0200 	movw	r2, #0
    2d78:	f2c4 0202 	movt	r2, #16386	; 0x4002
    2d7c:	7d39      	ldrb	r1, [r7, #20]
    2d7e:	460b      	mov	r3, r1
    2d80:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2d84:	440b      	add	r3, r1
    2d86:	ea4f 1303 	mov.w	r3, r3, lsl #4
    2d8a:	4413      	add	r3, r2
    2d8c:	f503 7308 	add.w	r3, r3, #544	; 0x220
    2d90:	7a1b      	ldrb	r3, [r3, #8]
    2d92:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    2d94:	7d7b      	ldrb	r3, [r7, #21]
    2d96:	f003 0301 	and.w	r3, r3, #1
    2d9a:	b2db      	uxtb	r3, r3
    2d9c:	2b00      	cmp	r3, #0
    2d9e:	d003      	beq.n	2da8 <ace_init_convert+0x12c>
                {
                    channel_type = VOLTAGE;
    2da0:	f04f 0300 	mov.w	r3, #0
    2da4:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = CURRENT;
                }
                break;
    2da6:	e029      	b.n	2dfc <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = CURRENT;
    2da8:	f04f 0301 	mov.w	r3, #1
    2dac:	75fb      	strb	r3, [r7, #23]
                }
                break;
    2dae:	e025      	b.n	2dfc <ace_init_convert+0x180>
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    2db0:	7d3b      	ldrb	r3, [r7, #20]
    2db2:	2bff      	cmp	r3, #255	; 0xff
    2db4:	d100      	bne.n	2db8 <ace_init_convert+0x13c>
    2db6:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
    2db8:	f240 0200 	movw	r2, #0
    2dbc:	f2c4 0202 	movt	r2, #16386	; 0x4002
    2dc0:	7d39      	ldrb	r1, [r7, #20]
    2dc2:	460b      	mov	r3, r1
    2dc4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2dc8:	440b      	add	r3, r1
    2dca:	ea4f 1303 	mov.w	r3, r3, lsl #4
    2dce:	4413      	add	r3, r2
    2dd0:	f503 730a 	add.w	r3, r3, #552	; 0x228
    2dd4:	791b      	ldrb	r3, [r3, #4]
    2dd6:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    2dd8:	7d7b      	ldrb	r3, [r7, #21]
    2dda:	f003 0301 	and.w	r3, r3, #1
    2dde:	b2db      	uxtb	r3, r3
    2de0:	2b00      	cmp	r3, #0
    2de2:	d003      	beq.n	2dec <ace_init_convert+0x170>
                {
                    channel_type = VOLTAGE;
    2de4:	f04f 0300 	mov.w	r3, #0
    2de8:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = TEMPERATURE;
                }
                break;
    2dea:	e007      	b.n	2dfc <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = TEMPERATURE;
    2dec:	f04f 0302 	mov.w	r3, #2
    2df0:	75fb      	strb	r3, [r7, #23]
                }
                break;
    2df2:	e003      	b.n	2dfc <ace_init_convert+0x180>
                
            default:
                ASSERT(0);
    2df4:	be00      	bkpt	0x0000
                channel_type = VOLTAGE;
    2df6:	f04f 0300 	mov.w	r3, #0
    2dfa:	75fb      	strb	r3, [r7, #23]
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
    2dfc:	68ba      	ldr	r2, [r7, #8]
    2dfe:	f240 53bc 	movw	r3, #1468	; 0x5bc
    2e02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e06:	7df9      	ldrb	r1, [r7, #23]
    2e08:	5499      	strb	r1, [r3, r2]
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    2e0a:	68bb      	ldr	r3, [r7, #8]
    2e0c:	f103 0301 	add.w	r3, r3, #1
    2e10:	60bb      	str	r3, [r7, #8]
    2e12:	68bb      	ldr	r3, [r7, #8]
    2e14:	2b00      	cmp	r3, #0
    2e16:	dd88      	ble.n	2d2a <ace_init_convert+0xae>
        
        channel_type_lut_h[channel] = channel_type;
    }
    
    /* Restore SSE PC2 operations. */
    ACE->PC2_CTRL = saved_pc2_ctrl;
    2e18:	f240 0300 	movw	r3, #0
    2e1c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    2e20:	68fa      	ldr	r2, [r7, #12]
    2e22:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
    2e26:	f107 071c 	add.w	r7, r7, #28
    2e2a:	46bd      	mov	sp, r7
    2e2c:	bc80      	pop	{r7}
    2e2e:	4770      	bx	lr

00002e30 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2e30:	b480      	push	{r7}
    2e32:	b083      	sub	sp, #12
    2e34:	af00      	add	r7, sp, #0
    2e36:	4603      	mov	r3, r0
    2e38:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2e3a:	f24e 1300 	movw	r3, #57600	; 0xe100
    2e3e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2e42:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2e46:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2e4a:	88f9      	ldrh	r1, [r7, #6]
    2e4c:	f001 011f 	and.w	r1, r1, #31
    2e50:	f04f 0001 	mov.w	r0, #1
    2e54:	fa00 f101 	lsl.w	r1, r0, r1
    2e58:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2e5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2e60:	f107 070c 	add.w	r7, r7, #12
    2e64:	46bd      	mov	sp, r7
    2e66:	bc80      	pop	{r7}
    2e68:	4770      	bx	lr
    2e6a:	bf00      	nop

00002e6c <ace_init_flags>:
/*-------------------------------------------------------------------------*//**
  Intialise the ACE driver's internal data structures used by flag control
  functions.
 */
void ace_init_flags( void )
{
    2e6c:	b480      	push	{r7}
    2e6e:	af00      	add	r7, sp, #0
        }
        
        g_ppe_global_flags_isr = 0u;
    }
#endif
}
    2e70:	46bd      	mov	sp, r7
    2e72:	bc80      	pop	{r7}
    2e74:	4770      	bx	lr
    2e76:	bf00      	nop

00002e78 <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
    2e78:	b480      	push	{r7}
    2e7a:	b083      	sub	sp, #12
    2e7c:	af00      	add	r7, sp, #0
    2e7e:	4603      	mov	r3, r0
    2e80:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    2e82:	f107 070c 	add.w	r7, r7, #12
    2e86:	46bd      	mov	sp, r7
    2e88:	bc80      	pop	{r7}
    2e8a:	4770      	bx	lr

00002e8c <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
    2e8c:	4668      	mov	r0, sp
    2e8e:	f020 0107 	bic.w	r1, r0, #7
    2e92:	468d      	mov	sp, r1
    2e94:	b589      	push	{r0, r3, r7, lr}
    2e96:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
    2e98:	f04f 0000 	mov.w	r0, #0
    2e9c:	f7ff ffec 	bl	2e78 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
    2ea0:	f04f 0076 	mov.w	r0, #118	; 0x76
    2ea4:	f7ff ffc4 	bl	2e30 <NVIC_ClearPendingIRQ>
}
    2ea8:	46bd      	mov	sp, r7
    2eaa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2eae:	4685      	mov	sp, r0
    2eb0:	4770      	bx	lr
    2eb2:	bf00      	nop

00002eb4 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
    2eb4:	4668      	mov	r0, sp
    2eb6:	f020 0107 	bic.w	r1, r0, #7
    2eba:	468d      	mov	sp, r1
    2ebc:	b589      	push	{r0, r3, r7, lr}
    2ebe:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
    2ec0:	f04f 0001 	mov.w	r0, #1
    2ec4:	f7ff ffd8 	bl	2e78 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
    2ec8:	f04f 0077 	mov.w	r0, #119	; 0x77
    2ecc:	f7ff ffb0 	bl	2e30 <NVIC_ClearPendingIRQ>
}
    2ed0:	46bd      	mov	sp, r7
    2ed2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2ed6:	4685      	mov	sp, r0
    2ed8:	4770      	bx	lr
    2eda:	bf00      	nop

00002edc <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
    2edc:	4668      	mov	r0, sp
    2ede:	f020 0107 	bic.w	r1, r0, #7
    2ee2:	468d      	mov	sp, r1
    2ee4:	b589      	push	{r0, r3, r7, lr}
    2ee6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
    2ee8:	f04f 0002 	mov.w	r0, #2
    2eec:	f7ff ffc4 	bl	2e78 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
    2ef0:	f04f 0078 	mov.w	r0, #120	; 0x78
    2ef4:	f7ff ff9c 	bl	2e30 <NVIC_ClearPendingIRQ>
}
    2ef8:	46bd      	mov	sp, r7
    2efa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2efe:	4685      	mov	sp, r0
    2f00:	4770      	bx	lr
    2f02:	bf00      	nop

00002f04 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
    2f04:	4668      	mov	r0, sp
    2f06:	f020 0107 	bic.w	r1, r0, #7
    2f0a:	468d      	mov	sp, r1
    2f0c:	b589      	push	{r0, r3, r7, lr}
    2f0e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
    2f10:	f04f 0003 	mov.w	r0, #3
    2f14:	f7ff ffb0 	bl	2e78 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
    2f18:	f04f 0079 	mov.w	r0, #121	; 0x79
    2f1c:	f7ff ff88 	bl	2e30 <NVIC_ClearPendingIRQ>
}
    2f20:	46bd      	mov	sp, r7
    2f22:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2f26:	4685      	mov	sp, r0
    2f28:	4770      	bx	lr
    2f2a:	bf00      	nop

00002f2c <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
    2f2c:	4668      	mov	r0, sp
    2f2e:	f020 0107 	bic.w	r1, r0, #7
    2f32:	468d      	mov	sp, r1
    2f34:	b589      	push	{r0, r3, r7, lr}
    2f36:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
    2f38:	f04f 0004 	mov.w	r0, #4
    2f3c:	f7ff ff9c 	bl	2e78 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
    2f40:	f04f 007a 	mov.w	r0, #122	; 0x7a
    2f44:	f7ff ff74 	bl	2e30 <NVIC_ClearPendingIRQ>
}
    2f48:	46bd      	mov	sp, r7
    2f4a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2f4e:	4685      	mov	sp, r0
    2f50:	4770      	bx	lr
    2f52:	bf00      	nop

00002f54 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
    2f54:	4668      	mov	r0, sp
    2f56:	f020 0107 	bic.w	r1, r0, #7
    2f5a:	468d      	mov	sp, r1
    2f5c:	b589      	push	{r0, r3, r7, lr}
    2f5e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
    2f60:	f04f 0005 	mov.w	r0, #5
    2f64:	f7ff ff88 	bl	2e78 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
    2f68:	f04f 007b 	mov.w	r0, #123	; 0x7b
    2f6c:	f7ff ff60 	bl	2e30 <NVIC_ClearPendingIRQ>
}
    2f70:	46bd      	mov	sp, r7
    2f72:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2f76:	4685      	mov	sp, r0
    2f78:	4770      	bx	lr
    2f7a:	bf00      	nop

00002f7c <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
    2f7c:	4668      	mov	r0, sp
    2f7e:	f020 0107 	bic.w	r1, r0, #7
    2f82:	468d      	mov	sp, r1
    2f84:	b589      	push	{r0, r3, r7, lr}
    2f86:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
    2f88:	f04f 0006 	mov.w	r0, #6
    2f8c:	f7ff ff74 	bl	2e78 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
    2f90:	f04f 007c 	mov.w	r0, #124	; 0x7c
    2f94:	f7ff ff4c 	bl	2e30 <NVIC_ClearPendingIRQ>
}
    2f98:	46bd      	mov	sp, r7
    2f9a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2f9e:	4685      	mov	sp, r0
    2fa0:	4770      	bx	lr
    2fa2:	bf00      	nop

00002fa4 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
    2fa4:	4668      	mov	r0, sp
    2fa6:	f020 0107 	bic.w	r1, r0, #7
    2faa:	468d      	mov	sp, r1
    2fac:	b589      	push	{r0, r3, r7, lr}
    2fae:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
    2fb0:	f04f 0007 	mov.w	r0, #7
    2fb4:	f7ff ff60 	bl	2e78 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
    2fb8:	f04f 007d 	mov.w	r0, #125	; 0x7d
    2fbc:	f7ff ff38 	bl	2e30 <NVIC_ClearPendingIRQ>
}
    2fc0:	46bd      	mov	sp, r7
    2fc2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2fc6:	4685      	mov	sp, r0
    2fc8:	4770      	bx	lr
    2fca:	bf00      	nop

00002fcc <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
    2fcc:	4668      	mov	r0, sp
    2fce:	f020 0107 	bic.w	r1, r0, #7
    2fd2:	468d      	mov	sp, r1
    2fd4:	b589      	push	{r0, r3, r7, lr}
    2fd6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
    2fd8:	f04f 0008 	mov.w	r0, #8
    2fdc:	f7ff ff4c 	bl	2e78 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
    2fe0:	f04f 007e 	mov.w	r0, #126	; 0x7e
    2fe4:	f7ff ff24 	bl	2e30 <NVIC_ClearPendingIRQ>
}
    2fe8:	46bd      	mov	sp, r7
    2fea:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2fee:	4685      	mov	sp, r0
    2ff0:	4770      	bx	lr
    2ff2:	bf00      	nop

00002ff4 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
    2ff4:	4668      	mov	r0, sp
    2ff6:	f020 0107 	bic.w	r1, r0, #7
    2ffa:	468d      	mov	sp, r1
    2ffc:	b589      	push	{r0, r3, r7, lr}
    2ffe:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
    3000:	f04f 0009 	mov.w	r0, #9
    3004:	f7ff ff38 	bl	2e78 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
    3008:	f04f 007f 	mov.w	r0, #127	; 0x7f
    300c:	f7ff ff10 	bl	2e30 <NVIC_ClearPendingIRQ>
}
    3010:	46bd      	mov	sp, r7
    3012:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3016:	4685      	mov	sp, r0
    3018:	4770      	bx	lr
    301a:	bf00      	nop

0000301c <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
    301c:	4668      	mov	r0, sp
    301e:	f020 0107 	bic.w	r1, r0, #7
    3022:	468d      	mov	sp, r1
    3024:	b589      	push	{r0, r3, r7, lr}
    3026:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
    3028:	f04f 000a 	mov.w	r0, #10
    302c:	f7ff ff24 	bl	2e78 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
    3030:	f04f 0080 	mov.w	r0, #128	; 0x80
    3034:	f7ff fefc 	bl	2e30 <NVIC_ClearPendingIRQ>
}
    3038:	46bd      	mov	sp, r7
    303a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    303e:	4685      	mov	sp, r0
    3040:	4770      	bx	lr
    3042:	bf00      	nop

00003044 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
    3044:	4668      	mov	r0, sp
    3046:	f020 0107 	bic.w	r1, r0, #7
    304a:	468d      	mov	sp, r1
    304c:	b589      	push	{r0, r3, r7, lr}
    304e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
    3050:	f04f 000b 	mov.w	r0, #11
    3054:	f7ff ff10 	bl	2e78 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
    3058:	f04f 0081 	mov.w	r0, #129	; 0x81
    305c:	f7ff fee8 	bl	2e30 <NVIC_ClearPendingIRQ>
}
    3060:	46bd      	mov	sp, r7
    3062:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3066:	4685      	mov	sp, r0
    3068:	4770      	bx	lr
    306a:	bf00      	nop

0000306c <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
    306c:	4668      	mov	r0, sp
    306e:	f020 0107 	bic.w	r1, r0, #7
    3072:	468d      	mov	sp, r1
    3074:	b589      	push	{r0, r3, r7, lr}
    3076:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
    3078:	f04f 000c 	mov.w	r0, #12
    307c:	f7ff fefc 	bl	2e78 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
    3080:	f04f 0082 	mov.w	r0, #130	; 0x82
    3084:	f7ff fed4 	bl	2e30 <NVIC_ClearPendingIRQ>
}
    3088:	46bd      	mov	sp, r7
    308a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    308e:	4685      	mov	sp, r0
    3090:	4770      	bx	lr
    3092:	bf00      	nop

00003094 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
    3094:	4668      	mov	r0, sp
    3096:	f020 0107 	bic.w	r1, r0, #7
    309a:	468d      	mov	sp, r1
    309c:	b589      	push	{r0, r3, r7, lr}
    309e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
    30a0:	f04f 000d 	mov.w	r0, #13
    30a4:	f7ff fee8 	bl	2e78 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
    30a8:	f04f 0083 	mov.w	r0, #131	; 0x83
    30ac:	f7ff fec0 	bl	2e30 <NVIC_ClearPendingIRQ>
}
    30b0:	46bd      	mov	sp, r7
    30b2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    30b6:	4685      	mov	sp, r0
    30b8:	4770      	bx	lr
    30ba:	bf00      	nop

000030bc <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
    30bc:	4668      	mov	r0, sp
    30be:	f020 0107 	bic.w	r1, r0, #7
    30c2:	468d      	mov	sp, r1
    30c4:	b589      	push	{r0, r3, r7, lr}
    30c6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
    30c8:	f04f 000e 	mov.w	r0, #14
    30cc:	f7ff fed4 	bl	2e78 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
    30d0:	f04f 0084 	mov.w	r0, #132	; 0x84
    30d4:	f7ff feac 	bl	2e30 <NVIC_ClearPendingIRQ>
}
    30d8:	46bd      	mov	sp, r7
    30da:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    30de:	4685      	mov	sp, r0
    30e0:	4770      	bx	lr
    30e2:	bf00      	nop

000030e4 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
    30e4:	4668      	mov	r0, sp
    30e6:	f020 0107 	bic.w	r1, r0, #7
    30ea:	468d      	mov	sp, r1
    30ec:	b589      	push	{r0, r3, r7, lr}
    30ee:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
    30f0:	f04f 000f 	mov.w	r0, #15
    30f4:	f7ff fec0 	bl	2e78 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
    30f8:	f04f 0085 	mov.w	r0, #133	; 0x85
    30fc:	f7ff fe98 	bl	2e30 <NVIC_ClearPendingIRQ>
}
    3100:	46bd      	mov	sp, r7
    3102:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3106:	4685      	mov	sp, r0
    3108:	4770      	bx	lr
    310a:	bf00      	nop

0000310c <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
    310c:	4668      	mov	r0, sp
    310e:	f020 0107 	bic.w	r1, r0, #7
    3112:	468d      	mov	sp, r1
    3114:	b589      	push	{r0, r3, r7, lr}
    3116:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
    3118:	f04f 0010 	mov.w	r0, #16
    311c:	f7ff feac 	bl	2e78 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
    3120:	f04f 0086 	mov.w	r0, #134	; 0x86
    3124:	f7ff fe84 	bl	2e30 <NVIC_ClearPendingIRQ>
}
    3128:	46bd      	mov	sp, r7
    312a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    312e:	4685      	mov	sp, r0
    3130:	4770      	bx	lr
    3132:	bf00      	nop

00003134 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
    3134:	4668      	mov	r0, sp
    3136:	f020 0107 	bic.w	r1, r0, #7
    313a:	468d      	mov	sp, r1
    313c:	b589      	push	{r0, r3, r7, lr}
    313e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
    3140:	f04f 0011 	mov.w	r0, #17
    3144:	f7ff fe98 	bl	2e78 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
    3148:	f04f 0087 	mov.w	r0, #135	; 0x87
    314c:	f7ff fe70 	bl	2e30 <NVIC_ClearPendingIRQ>
}
    3150:	46bd      	mov	sp, r7
    3152:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3156:	4685      	mov	sp, r0
    3158:	4770      	bx	lr
    315a:	bf00      	nop

0000315c <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
    315c:	4668      	mov	r0, sp
    315e:	f020 0107 	bic.w	r1, r0, #7
    3162:	468d      	mov	sp, r1
    3164:	b589      	push	{r0, r3, r7, lr}
    3166:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
    3168:	f04f 0012 	mov.w	r0, #18
    316c:	f7ff fe84 	bl	2e78 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
    3170:	f04f 0088 	mov.w	r0, #136	; 0x88
    3174:	f7ff fe5c 	bl	2e30 <NVIC_ClearPendingIRQ>
}
    3178:	46bd      	mov	sp, r7
    317a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    317e:	4685      	mov	sp, r0
    3180:	4770      	bx	lr
    3182:	bf00      	nop

00003184 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
    3184:	4668      	mov	r0, sp
    3186:	f020 0107 	bic.w	r1, r0, #7
    318a:	468d      	mov	sp, r1
    318c:	b589      	push	{r0, r3, r7, lr}
    318e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
    3190:	f04f 0013 	mov.w	r0, #19
    3194:	f7ff fe70 	bl	2e78 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
    3198:	f04f 0089 	mov.w	r0, #137	; 0x89
    319c:	f7ff fe48 	bl	2e30 <NVIC_ClearPendingIRQ>
}
    31a0:	46bd      	mov	sp, r7
    31a2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    31a6:	4685      	mov	sp, r0
    31a8:	4770      	bx	lr
    31aa:	bf00      	nop

000031ac <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
    31ac:	4668      	mov	r0, sp
    31ae:	f020 0107 	bic.w	r1, r0, #7
    31b2:	468d      	mov	sp, r1
    31b4:	b589      	push	{r0, r3, r7, lr}
    31b6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
    31b8:	f04f 0014 	mov.w	r0, #20
    31bc:	f7ff fe5c 	bl	2e78 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
    31c0:	f04f 008a 	mov.w	r0, #138	; 0x8a
    31c4:	f7ff fe34 	bl	2e30 <NVIC_ClearPendingIRQ>
}
    31c8:	46bd      	mov	sp, r7
    31ca:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    31ce:	4685      	mov	sp, r0
    31d0:	4770      	bx	lr
    31d2:	bf00      	nop

000031d4 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
    31d4:	4668      	mov	r0, sp
    31d6:	f020 0107 	bic.w	r1, r0, #7
    31da:	468d      	mov	sp, r1
    31dc:	b589      	push	{r0, r3, r7, lr}
    31de:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
    31e0:	f04f 0015 	mov.w	r0, #21
    31e4:	f7ff fe48 	bl	2e78 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
    31e8:	f04f 008b 	mov.w	r0, #139	; 0x8b
    31ec:	f7ff fe20 	bl	2e30 <NVIC_ClearPendingIRQ>
}
    31f0:	46bd      	mov	sp, r7
    31f2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    31f6:	4685      	mov	sp, r0
    31f8:	4770      	bx	lr
    31fa:	bf00      	nop

000031fc <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
    31fc:	4668      	mov	r0, sp
    31fe:	f020 0107 	bic.w	r1, r0, #7
    3202:	468d      	mov	sp, r1
    3204:	b589      	push	{r0, r3, r7, lr}
    3206:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
    3208:	f04f 0016 	mov.w	r0, #22
    320c:	f7ff fe34 	bl	2e78 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
    3210:	f04f 008c 	mov.w	r0, #140	; 0x8c
    3214:	f7ff fe0c 	bl	2e30 <NVIC_ClearPendingIRQ>
}
    3218:	46bd      	mov	sp, r7
    321a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    321e:	4685      	mov	sp, r0
    3220:	4770      	bx	lr
    3222:	bf00      	nop

00003224 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
    3224:	4668      	mov	r0, sp
    3226:	f020 0107 	bic.w	r1, r0, #7
    322a:	468d      	mov	sp, r1
    322c:	b589      	push	{r0, r3, r7, lr}
    322e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
    3230:	f04f 0017 	mov.w	r0, #23
    3234:	f7ff fe20 	bl	2e78 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
    3238:	f04f 008d 	mov.w	r0, #141	; 0x8d
    323c:	f7ff fdf8 	bl	2e30 <NVIC_ClearPendingIRQ>
}
    3240:	46bd      	mov	sp, r7
    3242:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3246:	4685      	mov	sp, r0
    3248:	4770      	bx	lr
    324a:	bf00      	nop

0000324c <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
    324c:	4668      	mov	r0, sp
    324e:	f020 0107 	bic.w	r1, r0, #7
    3252:	468d      	mov	sp, r1
    3254:	b589      	push	{r0, r3, r7, lr}
    3256:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
    3258:	f04f 0018 	mov.w	r0, #24
    325c:	f7ff fe0c 	bl	2e78 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
    3260:	f04f 008e 	mov.w	r0, #142	; 0x8e
    3264:	f7ff fde4 	bl	2e30 <NVIC_ClearPendingIRQ>
}
    3268:	46bd      	mov	sp, r7
    326a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    326e:	4685      	mov	sp, r0
    3270:	4770      	bx	lr
    3272:	bf00      	nop

00003274 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
    3274:	4668      	mov	r0, sp
    3276:	f020 0107 	bic.w	r1, r0, #7
    327a:	468d      	mov	sp, r1
    327c:	b589      	push	{r0, r3, r7, lr}
    327e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
    3280:	f04f 0019 	mov.w	r0, #25
    3284:	f7ff fdf8 	bl	2e78 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
    3288:	f04f 008f 	mov.w	r0, #143	; 0x8f
    328c:	f7ff fdd0 	bl	2e30 <NVIC_ClearPendingIRQ>
}
    3290:	46bd      	mov	sp, r7
    3292:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3296:	4685      	mov	sp, r0
    3298:	4770      	bx	lr
    329a:	bf00      	nop

0000329c <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
    329c:	4668      	mov	r0, sp
    329e:	f020 0107 	bic.w	r1, r0, #7
    32a2:	468d      	mov	sp, r1
    32a4:	b589      	push	{r0, r3, r7, lr}
    32a6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
    32a8:	f04f 001a 	mov.w	r0, #26
    32ac:	f7ff fde4 	bl	2e78 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
    32b0:	f04f 0090 	mov.w	r0, #144	; 0x90
    32b4:	f7ff fdbc 	bl	2e30 <NVIC_ClearPendingIRQ>
}
    32b8:	46bd      	mov	sp, r7
    32ba:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    32be:	4685      	mov	sp, r0
    32c0:	4770      	bx	lr
    32c2:	bf00      	nop

000032c4 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
    32c4:	4668      	mov	r0, sp
    32c6:	f020 0107 	bic.w	r1, r0, #7
    32ca:	468d      	mov	sp, r1
    32cc:	b589      	push	{r0, r3, r7, lr}
    32ce:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
    32d0:	f04f 001b 	mov.w	r0, #27
    32d4:	f7ff fdd0 	bl	2e78 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
    32d8:	f04f 0091 	mov.w	r0, #145	; 0x91
    32dc:	f7ff fda8 	bl	2e30 <NVIC_ClearPendingIRQ>
}
    32e0:	46bd      	mov	sp, r7
    32e2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    32e6:	4685      	mov	sp, r0
    32e8:	4770      	bx	lr
    32ea:	bf00      	nop

000032ec <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
    32ec:	4668      	mov	r0, sp
    32ee:	f020 0107 	bic.w	r1, r0, #7
    32f2:	468d      	mov	sp, r1
    32f4:	b589      	push	{r0, r3, r7, lr}
    32f6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
    32f8:	f04f 001c 	mov.w	r0, #28
    32fc:	f7ff fdbc 	bl	2e78 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
    3300:	f04f 0092 	mov.w	r0, #146	; 0x92
    3304:	f7ff fd94 	bl	2e30 <NVIC_ClearPendingIRQ>
}
    3308:	46bd      	mov	sp, r7
    330a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    330e:	4685      	mov	sp, r0
    3310:	4770      	bx	lr
    3312:	bf00      	nop

00003314 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
    3314:	4668      	mov	r0, sp
    3316:	f020 0107 	bic.w	r1, r0, #7
    331a:	468d      	mov	sp, r1
    331c:	b589      	push	{r0, r3, r7, lr}
    331e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
    3320:	f04f 001d 	mov.w	r0, #29
    3324:	f7ff fda8 	bl	2e78 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
    3328:	f04f 0093 	mov.w	r0, #147	; 0x93
    332c:	f7ff fd80 	bl	2e30 <NVIC_ClearPendingIRQ>
}
    3330:	46bd      	mov	sp, r7
    3332:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3336:	4685      	mov	sp, r0
    3338:	4770      	bx	lr
    333a:	bf00      	nop

0000333c <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
    333c:	4668      	mov	r0, sp
    333e:	f020 0107 	bic.w	r1, r0, #7
    3342:	468d      	mov	sp, r1
    3344:	b589      	push	{r0, r3, r7, lr}
    3346:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
    3348:	f04f 001e 	mov.w	r0, #30
    334c:	f7ff fd94 	bl	2e78 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
    3350:	f04f 0094 	mov.w	r0, #148	; 0x94
    3354:	f7ff fd6c 	bl	2e30 <NVIC_ClearPendingIRQ>
}
    3358:	46bd      	mov	sp, r7
    335a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    335e:	4685      	mov	sp, r0
    3360:	4770      	bx	lr
    3362:	bf00      	nop

00003364 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
    3364:	4668      	mov	r0, sp
    3366:	f020 0107 	bic.w	r1, r0, #7
    336a:	468d      	mov	sp, r1
    336c:	b589      	push	{r0, r3, r7, lr}
    336e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
    3370:	f04f 001f 	mov.w	r0, #31
    3374:	f7ff fd80 	bl	2e78 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
    3378:	f04f 0095 	mov.w	r0, #149	; 0x95
    337c:	f7ff fd58 	bl	2e30 <NVIC_ClearPendingIRQ>
}
    3380:	46bd      	mov	sp, r7
    3382:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3386:	4685      	mov	sp, r0
    3388:	4770      	bx	lr
    338a:	bf00      	nop

0000338c <__aeabi_drsub>:
    338c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    3390:	e002      	b.n	3398 <__adddf3>
    3392:	bf00      	nop

00003394 <__aeabi_dsub>:
    3394:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00003398 <__adddf3>:
    3398:	b530      	push	{r4, r5, lr}
    339a:	ea4f 0441 	mov.w	r4, r1, lsl #1
    339e:	ea4f 0543 	mov.w	r5, r3, lsl #1
    33a2:	ea94 0f05 	teq	r4, r5
    33a6:	bf08      	it	eq
    33a8:	ea90 0f02 	teqeq	r0, r2
    33ac:	bf1f      	itttt	ne
    33ae:	ea54 0c00 	orrsne.w	ip, r4, r0
    33b2:	ea55 0c02 	orrsne.w	ip, r5, r2
    33b6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    33ba:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    33be:	f000 80e2 	beq.w	3586 <__adddf3+0x1ee>
    33c2:	ea4f 5454 	mov.w	r4, r4, lsr #21
    33c6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    33ca:	bfb8      	it	lt
    33cc:	426d      	neglt	r5, r5
    33ce:	dd0c      	ble.n	33ea <__adddf3+0x52>
    33d0:	442c      	add	r4, r5
    33d2:	ea80 0202 	eor.w	r2, r0, r2
    33d6:	ea81 0303 	eor.w	r3, r1, r3
    33da:	ea82 0000 	eor.w	r0, r2, r0
    33de:	ea83 0101 	eor.w	r1, r3, r1
    33e2:	ea80 0202 	eor.w	r2, r0, r2
    33e6:	ea81 0303 	eor.w	r3, r1, r3
    33ea:	2d36      	cmp	r5, #54	; 0x36
    33ec:	bf88      	it	hi
    33ee:	bd30      	pophi	{r4, r5, pc}
    33f0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    33f4:	ea4f 3101 	mov.w	r1, r1, lsl #12
    33f8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    33fc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    3400:	d002      	beq.n	3408 <__adddf3+0x70>
    3402:	4240      	negs	r0, r0
    3404:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    3408:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    340c:	ea4f 3303 	mov.w	r3, r3, lsl #12
    3410:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    3414:	d002      	beq.n	341c <__adddf3+0x84>
    3416:	4252      	negs	r2, r2
    3418:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    341c:	ea94 0f05 	teq	r4, r5
    3420:	f000 80a7 	beq.w	3572 <__adddf3+0x1da>
    3424:	f1a4 0401 	sub.w	r4, r4, #1
    3428:	f1d5 0e20 	rsbs	lr, r5, #32
    342c:	db0d      	blt.n	344a <__adddf3+0xb2>
    342e:	fa02 fc0e 	lsl.w	ip, r2, lr
    3432:	fa22 f205 	lsr.w	r2, r2, r5
    3436:	1880      	adds	r0, r0, r2
    3438:	f141 0100 	adc.w	r1, r1, #0
    343c:	fa03 f20e 	lsl.w	r2, r3, lr
    3440:	1880      	adds	r0, r0, r2
    3442:	fa43 f305 	asr.w	r3, r3, r5
    3446:	4159      	adcs	r1, r3
    3448:	e00e      	b.n	3468 <__adddf3+0xd0>
    344a:	f1a5 0520 	sub.w	r5, r5, #32
    344e:	f10e 0e20 	add.w	lr, lr, #32
    3452:	2a01      	cmp	r2, #1
    3454:	fa03 fc0e 	lsl.w	ip, r3, lr
    3458:	bf28      	it	cs
    345a:	f04c 0c02 	orrcs.w	ip, ip, #2
    345e:	fa43 f305 	asr.w	r3, r3, r5
    3462:	18c0      	adds	r0, r0, r3
    3464:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    3468:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    346c:	d507      	bpl.n	347e <__adddf3+0xe6>
    346e:	f04f 0e00 	mov.w	lr, #0
    3472:	f1dc 0c00 	rsbs	ip, ip, #0
    3476:	eb7e 0000 	sbcs.w	r0, lr, r0
    347a:	eb6e 0101 	sbc.w	r1, lr, r1
    347e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    3482:	d31b      	bcc.n	34bc <__adddf3+0x124>
    3484:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    3488:	d30c      	bcc.n	34a4 <__adddf3+0x10c>
    348a:	0849      	lsrs	r1, r1, #1
    348c:	ea5f 0030 	movs.w	r0, r0, rrx
    3490:	ea4f 0c3c 	mov.w	ip, ip, rrx
    3494:	f104 0401 	add.w	r4, r4, #1
    3498:	ea4f 5244 	mov.w	r2, r4, lsl #21
    349c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    34a0:	f080 809a 	bcs.w	35d8 <__adddf3+0x240>
    34a4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    34a8:	bf08      	it	eq
    34aa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    34ae:	f150 0000 	adcs.w	r0, r0, #0
    34b2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    34b6:	ea41 0105 	orr.w	r1, r1, r5
    34ba:	bd30      	pop	{r4, r5, pc}
    34bc:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    34c0:	4140      	adcs	r0, r0
    34c2:	eb41 0101 	adc.w	r1, r1, r1
    34c6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    34ca:	f1a4 0401 	sub.w	r4, r4, #1
    34ce:	d1e9      	bne.n	34a4 <__adddf3+0x10c>
    34d0:	f091 0f00 	teq	r1, #0
    34d4:	bf04      	itt	eq
    34d6:	4601      	moveq	r1, r0
    34d8:	2000      	moveq	r0, #0
    34da:	fab1 f381 	clz	r3, r1
    34de:	bf08      	it	eq
    34e0:	3320      	addeq	r3, #32
    34e2:	f1a3 030b 	sub.w	r3, r3, #11
    34e6:	f1b3 0220 	subs.w	r2, r3, #32
    34ea:	da0c      	bge.n	3506 <__adddf3+0x16e>
    34ec:	320c      	adds	r2, #12
    34ee:	dd08      	ble.n	3502 <__adddf3+0x16a>
    34f0:	f102 0c14 	add.w	ip, r2, #20
    34f4:	f1c2 020c 	rsb	r2, r2, #12
    34f8:	fa01 f00c 	lsl.w	r0, r1, ip
    34fc:	fa21 f102 	lsr.w	r1, r1, r2
    3500:	e00c      	b.n	351c <__adddf3+0x184>
    3502:	f102 0214 	add.w	r2, r2, #20
    3506:	bfd8      	it	le
    3508:	f1c2 0c20 	rsble	ip, r2, #32
    350c:	fa01 f102 	lsl.w	r1, r1, r2
    3510:	fa20 fc0c 	lsr.w	ip, r0, ip
    3514:	bfdc      	itt	le
    3516:	ea41 010c 	orrle.w	r1, r1, ip
    351a:	4090      	lslle	r0, r2
    351c:	1ae4      	subs	r4, r4, r3
    351e:	bfa2      	ittt	ge
    3520:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    3524:	4329      	orrge	r1, r5
    3526:	bd30      	popge	{r4, r5, pc}
    3528:	ea6f 0404 	mvn.w	r4, r4
    352c:	3c1f      	subs	r4, #31
    352e:	da1c      	bge.n	356a <__adddf3+0x1d2>
    3530:	340c      	adds	r4, #12
    3532:	dc0e      	bgt.n	3552 <__adddf3+0x1ba>
    3534:	f104 0414 	add.w	r4, r4, #20
    3538:	f1c4 0220 	rsb	r2, r4, #32
    353c:	fa20 f004 	lsr.w	r0, r0, r4
    3540:	fa01 f302 	lsl.w	r3, r1, r2
    3544:	ea40 0003 	orr.w	r0, r0, r3
    3548:	fa21 f304 	lsr.w	r3, r1, r4
    354c:	ea45 0103 	orr.w	r1, r5, r3
    3550:	bd30      	pop	{r4, r5, pc}
    3552:	f1c4 040c 	rsb	r4, r4, #12
    3556:	f1c4 0220 	rsb	r2, r4, #32
    355a:	fa20 f002 	lsr.w	r0, r0, r2
    355e:	fa01 f304 	lsl.w	r3, r1, r4
    3562:	ea40 0003 	orr.w	r0, r0, r3
    3566:	4629      	mov	r1, r5
    3568:	bd30      	pop	{r4, r5, pc}
    356a:	fa21 f004 	lsr.w	r0, r1, r4
    356e:	4629      	mov	r1, r5
    3570:	bd30      	pop	{r4, r5, pc}
    3572:	f094 0f00 	teq	r4, #0
    3576:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    357a:	bf06      	itte	eq
    357c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    3580:	3401      	addeq	r4, #1
    3582:	3d01      	subne	r5, #1
    3584:	e74e      	b.n	3424 <__adddf3+0x8c>
    3586:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    358a:	bf18      	it	ne
    358c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    3590:	d029      	beq.n	35e6 <__adddf3+0x24e>
    3592:	ea94 0f05 	teq	r4, r5
    3596:	bf08      	it	eq
    3598:	ea90 0f02 	teqeq	r0, r2
    359c:	d005      	beq.n	35aa <__adddf3+0x212>
    359e:	ea54 0c00 	orrs.w	ip, r4, r0
    35a2:	bf04      	itt	eq
    35a4:	4619      	moveq	r1, r3
    35a6:	4610      	moveq	r0, r2
    35a8:	bd30      	pop	{r4, r5, pc}
    35aa:	ea91 0f03 	teq	r1, r3
    35ae:	bf1e      	ittt	ne
    35b0:	2100      	movne	r1, #0
    35b2:	2000      	movne	r0, #0
    35b4:	bd30      	popne	{r4, r5, pc}
    35b6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    35ba:	d105      	bne.n	35c8 <__adddf3+0x230>
    35bc:	0040      	lsls	r0, r0, #1
    35be:	4149      	adcs	r1, r1
    35c0:	bf28      	it	cs
    35c2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    35c6:	bd30      	pop	{r4, r5, pc}
    35c8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    35cc:	bf3c      	itt	cc
    35ce:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    35d2:	bd30      	popcc	{r4, r5, pc}
    35d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    35d8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    35dc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    35e0:	f04f 0000 	mov.w	r0, #0
    35e4:	bd30      	pop	{r4, r5, pc}
    35e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    35ea:	bf1a      	itte	ne
    35ec:	4619      	movne	r1, r3
    35ee:	4610      	movne	r0, r2
    35f0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    35f4:	bf1c      	itt	ne
    35f6:	460b      	movne	r3, r1
    35f8:	4602      	movne	r2, r0
    35fa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    35fe:	bf06      	itte	eq
    3600:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    3604:	ea91 0f03 	teqeq	r1, r3
    3608:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    360c:	bd30      	pop	{r4, r5, pc}
    360e:	bf00      	nop

00003610 <__aeabi_ui2d>:
    3610:	f090 0f00 	teq	r0, #0
    3614:	bf04      	itt	eq
    3616:	2100      	moveq	r1, #0
    3618:	4770      	bxeq	lr
    361a:	b530      	push	{r4, r5, lr}
    361c:	f44f 6480 	mov.w	r4, #1024	; 0x400
    3620:	f104 0432 	add.w	r4, r4, #50	; 0x32
    3624:	f04f 0500 	mov.w	r5, #0
    3628:	f04f 0100 	mov.w	r1, #0
    362c:	e750      	b.n	34d0 <__adddf3+0x138>
    362e:	bf00      	nop

00003630 <__aeabi_i2d>:
    3630:	f090 0f00 	teq	r0, #0
    3634:	bf04      	itt	eq
    3636:	2100      	moveq	r1, #0
    3638:	4770      	bxeq	lr
    363a:	b530      	push	{r4, r5, lr}
    363c:	f44f 6480 	mov.w	r4, #1024	; 0x400
    3640:	f104 0432 	add.w	r4, r4, #50	; 0x32
    3644:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    3648:	bf48      	it	mi
    364a:	4240      	negmi	r0, r0
    364c:	f04f 0100 	mov.w	r1, #0
    3650:	e73e      	b.n	34d0 <__adddf3+0x138>
    3652:	bf00      	nop

00003654 <__aeabi_f2d>:
    3654:	0042      	lsls	r2, r0, #1
    3656:	ea4f 01e2 	mov.w	r1, r2, asr #3
    365a:	ea4f 0131 	mov.w	r1, r1, rrx
    365e:	ea4f 7002 	mov.w	r0, r2, lsl #28
    3662:	bf1f      	itttt	ne
    3664:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    3668:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    366c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    3670:	4770      	bxne	lr
    3672:	f092 0f00 	teq	r2, #0
    3676:	bf14      	ite	ne
    3678:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    367c:	4770      	bxeq	lr
    367e:	b530      	push	{r4, r5, lr}
    3680:	f44f 7460 	mov.w	r4, #896	; 0x380
    3684:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    3688:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    368c:	e720      	b.n	34d0 <__adddf3+0x138>
    368e:	bf00      	nop

00003690 <__aeabi_ul2d>:
    3690:	ea50 0201 	orrs.w	r2, r0, r1
    3694:	bf08      	it	eq
    3696:	4770      	bxeq	lr
    3698:	b530      	push	{r4, r5, lr}
    369a:	f04f 0500 	mov.w	r5, #0
    369e:	e00a      	b.n	36b6 <__aeabi_l2d+0x16>

000036a0 <__aeabi_l2d>:
    36a0:	ea50 0201 	orrs.w	r2, r0, r1
    36a4:	bf08      	it	eq
    36a6:	4770      	bxeq	lr
    36a8:	b530      	push	{r4, r5, lr}
    36aa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    36ae:	d502      	bpl.n	36b6 <__aeabi_l2d+0x16>
    36b0:	4240      	negs	r0, r0
    36b2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    36b6:	f44f 6480 	mov.w	r4, #1024	; 0x400
    36ba:	f104 0432 	add.w	r4, r4, #50	; 0x32
    36be:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    36c2:	f43f aedc 	beq.w	347e <__adddf3+0xe6>
    36c6:	f04f 0203 	mov.w	r2, #3
    36ca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    36ce:	bf18      	it	ne
    36d0:	3203      	addne	r2, #3
    36d2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    36d6:	bf18      	it	ne
    36d8:	3203      	addne	r2, #3
    36da:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    36de:	f1c2 0320 	rsb	r3, r2, #32
    36e2:	fa00 fc03 	lsl.w	ip, r0, r3
    36e6:	fa20 f002 	lsr.w	r0, r0, r2
    36ea:	fa01 fe03 	lsl.w	lr, r1, r3
    36ee:	ea40 000e 	orr.w	r0, r0, lr
    36f2:	fa21 f102 	lsr.w	r1, r1, r2
    36f6:	4414      	add	r4, r2
    36f8:	e6c1      	b.n	347e <__adddf3+0xe6>
    36fa:	bf00      	nop

000036fc <__aeabi_dmul>:
    36fc:	b570      	push	{r4, r5, r6, lr}
    36fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
    3702:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    3706:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    370a:	bf1d      	ittte	ne
    370c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    3710:	ea94 0f0c 	teqne	r4, ip
    3714:	ea95 0f0c 	teqne	r5, ip
    3718:	f000 f8de 	bleq	38d8 <__aeabi_dmul+0x1dc>
    371c:	442c      	add	r4, r5
    371e:	ea81 0603 	eor.w	r6, r1, r3
    3722:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    3726:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    372a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    372e:	bf18      	it	ne
    3730:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    3734:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    3738:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    373c:	d038      	beq.n	37b0 <__aeabi_dmul+0xb4>
    373e:	fba0 ce02 	umull	ip, lr, r0, r2
    3742:	f04f 0500 	mov.w	r5, #0
    3746:	fbe1 e502 	umlal	lr, r5, r1, r2
    374a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    374e:	fbe0 e503 	umlal	lr, r5, r0, r3
    3752:	f04f 0600 	mov.w	r6, #0
    3756:	fbe1 5603 	umlal	r5, r6, r1, r3
    375a:	f09c 0f00 	teq	ip, #0
    375e:	bf18      	it	ne
    3760:	f04e 0e01 	orrne.w	lr, lr, #1
    3764:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    3768:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    376c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    3770:	d204      	bcs.n	377c <__aeabi_dmul+0x80>
    3772:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    3776:	416d      	adcs	r5, r5
    3778:	eb46 0606 	adc.w	r6, r6, r6
    377c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    3780:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    3784:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    3788:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    378c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    3790:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    3794:	bf88      	it	hi
    3796:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    379a:	d81e      	bhi.n	37da <__aeabi_dmul+0xde>
    379c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    37a0:	bf08      	it	eq
    37a2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    37a6:	f150 0000 	adcs.w	r0, r0, #0
    37aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    37ae:	bd70      	pop	{r4, r5, r6, pc}
    37b0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    37b4:	ea46 0101 	orr.w	r1, r6, r1
    37b8:	ea40 0002 	orr.w	r0, r0, r2
    37bc:	ea81 0103 	eor.w	r1, r1, r3
    37c0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    37c4:	bfc2      	ittt	gt
    37c6:	ebd4 050c 	rsbsgt	r5, r4, ip
    37ca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    37ce:	bd70      	popgt	{r4, r5, r6, pc}
    37d0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    37d4:	f04f 0e00 	mov.w	lr, #0
    37d8:	3c01      	subs	r4, #1
    37da:	f300 80ab 	bgt.w	3934 <__aeabi_dmul+0x238>
    37de:	f114 0f36 	cmn.w	r4, #54	; 0x36
    37e2:	bfde      	ittt	le
    37e4:	2000      	movle	r0, #0
    37e6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    37ea:	bd70      	pople	{r4, r5, r6, pc}
    37ec:	f1c4 0400 	rsb	r4, r4, #0
    37f0:	3c20      	subs	r4, #32
    37f2:	da35      	bge.n	3860 <__aeabi_dmul+0x164>
    37f4:	340c      	adds	r4, #12
    37f6:	dc1b      	bgt.n	3830 <__aeabi_dmul+0x134>
    37f8:	f104 0414 	add.w	r4, r4, #20
    37fc:	f1c4 0520 	rsb	r5, r4, #32
    3800:	fa00 f305 	lsl.w	r3, r0, r5
    3804:	fa20 f004 	lsr.w	r0, r0, r4
    3808:	fa01 f205 	lsl.w	r2, r1, r5
    380c:	ea40 0002 	orr.w	r0, r0, r2
    3810:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    3814:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    3818:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    381c:	fa21 f604 	lsr.w	r6, r1, r4
    3820:	eb42 0106 	adc.w	r1, r2, r6
    3824:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    3828:	bf08      	it	eq
    382a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    382e:	bd70      	pop	{r4, r5, r6, pc}
    3830:	f1c4 040c 	rsb	r4, r4, #12
    3834:	f1c4 0520 	rsb	r5, r4, #32
    3838:	fa00 f304 	lsl.w	r3, r0, r4
    383c:	fa20 f005 	lsr.w	r0, r0, r5
    3840:	fa01 f204 	lsl.w	r2, r1, r4
    3844:	ea40 0002 	orr.w	r0, r0, r2
    3848:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    384c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    3850:	f141 0100 	adc.w	r1, r1, #0
    3854:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    3858:	bf08      	it	eq
    385a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    385e:	bd70      	pop	{r4, r5, r6, pc}
    3860:	f1c4 0520 	rsb	r5, r4, #32
    3864:	fa00 f205 	lsl.w	r2, r0, r5
    3868:	ea4e 0e02 	orr.w	lr, lr, r2
    386c:	fa20 f304 	lsr.w	r3, r0, r4
    3870:	fa01 f205 	lsl.w	r2, r1, r5
    3874:	ea43 0302 	orr.w	r3, r3, r2
    3878:	fa21 f004 	lsr.w	r0, r1, r4
    387c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    3880:	fa21 f204 	lsr.w	r2, r1, r4
    3884:	ea20 0002 	bic.w	r0, r0, r2
    3888:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    388c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    3890:	bf08      	it	eq
    3892:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    3896:	bd70      	pop	{r4, r5, r6, pc}
    3898:	f094 0f00 	teq	r4, #0
    389c:	d10f      	bne.n	38be <__aeabi_dmul+0x1c2>
    389e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    38a2:	0040      	lsls	r0, r0, #1
    38a4:	eb41 0101 	adc.w	r1, r1, r1
    38a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    38ac:	bf08      	it	eq
    38ae:	3c01      	subeq	r4, #1
    38b0:	d0f7      	beq.n	38a2 <__aeabi_dmul+0x1a6>
    38b2:	ea41 0106 	orr.w	r1, r1, r6
    38b6:	f095 0f00 	teq	r5, #0
    38ba:	bf18      	it	ne
    38bc:	4770      	bxne	lr
    38be:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    38c2:	0052      	lsls	r2, r2, #1
    38c4:	eb43 0303 	adc.w	r3, r3, r3
    38c8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    38cc:	bf08      	it	eq
    38ce:	3d01      	subeq	r5, #1
    38d0:	d0f7      	beq.n	38c2 <__aeabi_dmul+0x1c6>
    38d2:	ea43 0306 	orr.w	r3, r3, r6
    38d6:	4770      	bx	lr
    38d8:	ea94 0f0c 	teq	r4, ip
    38dc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    38e0:	bf18      	it	ne
    38e2:	ea95 0f0c 	teqne	r5, ip
    38e6:	d00c      	beq.n	3902 <__aeabi_dmul+0x206>
    38e8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    38ec:	bf18      	it	ne
    38ee:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    38f2:	d1d1      	bne.n	3898 <__aeabi_dmul+0x19c>
    38f4:	ea81 0103 	eor.w	r1, r1, r3
    38f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    38fc:	f04f 0000 	mov.w	r0, #0
    3900:	bd70      	pop	{r4, r5, r6, pc}
    3902:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    3906:	bf06      	itte	eq
    3908:	4610      	moveq	r0, r2
    390a:	4619      	moveq	r1, r3
    390c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    3910:	d019      	beq.n	3946 <__aeabi_dmul+0x24a>
    3912:	ea94 0f0c 	teq	r4, ip
    3916:	d102      	bne.n	391e <__aeabi_dmul+0x222>
    3918:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    391c:	d113      	bne.n	3946 <__aeabi_dmul+0x24a>
    391e:	ea95 0f0c 	teq	r5, ip
    3922:	d105      	bne.n	3930 <__aeabi_dmul+0x234>
    3924:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    3928:	bf1c      	itt	ne
    392a:	4610      	movne	r0, r2
    392c:	4619      	movne	r1, r3
    392e:	d10a      	bne.n	3946 <__aeabi_dmul+0x24a>
    3930:	ea81 0103 	eor.w	r1, r1, r3
    3934:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    3938:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    393c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    3940:	f04f 0000 	mov.w	r0, #0
    3944:	bd70      	pop	{r4, r5, r6, pc}
    3946:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    394a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    394e:	bd70      	pop	{r4, r5, r6, pc}

00003950 <__aeabi_ddiv>:
    3950:	b570      	push	{r4, r5, r6, lr}
    3952:	f04f 0cff 	mov.w	ip, #255	; 0xff
    3956:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    395a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    395e:	bf1d      	ittte	ne
    3960:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    3964:	ea94 0f0c 	teqne	r4, ip
    3968:	ea95 0f0c 	teqne	r5, ip
    396c:	f000 f8a7 	bleq	3abe <__aeabi_ddiv+0x16e>
    3970:	eba4 0405 	sub.w	r4, r4, r5
    3974:	ea81 0e03 	eor.w	lr, r1, r3
    3978:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    397c:	ea4f 3101 	mov.w	r1, r1, lsl #12
    3980:	f000 8088 	beq.w	3a94 <__aeabi_ddiv+0x144>
    3984:	ea4f 3303 	mov.w	r3, r3, lsl #12
    3988:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    398c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    3990:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    3994:	ea4f 2202 	mov.w	r2, r2, lsl #8
    3998:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    399c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    39a0:	ea4f 2600 	mov.w	r6, r0, lsl #8
    39a4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    39a8:	429d      	cmp	r5, r3
    39aa:	bf08      	it	eq
    39ac:	4296      	cmpeq	r6, r2
    39ae:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    39b2:	f504 7440 	add.w	r4, r4, #768	; 0x300
    39b6:	d202      	bcs.n	39be <__aeabi_ddiv+0x6e>
    39b8:	085b      	lsrs	r3, r3, #1
    39ba:	ea4f 0232 	mov.w	r2, r2, rrx
    39be:	1ab6      	subs	r6, r6, r2
    39c0:	eb65 0503 	sbc.w	r5, r5, r3
    39c4:	085b      	lsrs	r3, r3, #1
    39c6:	ea4f 0232 	mov.w	r2, r2, rrx
    39ca:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    39ce:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    39d2:	ebb6 0e02 	subs.w	lr, r6, r2
    39d6:	eb75 0e03 	sbcs.w	lr, r5, r3
    39da:	bf22      	ittt	cs
    39dc:	1ab6      	subcs	r6, r6, r2
    39de:	4675      	movcs	r5, lr
    39e0:	ea40 000c 	orrcs.w	r0, r0, ip
    39e4:	085b      	lsrs	r3, r3, #1
    39e6:	ea4f 0232 	mov.w	r2, r2, rrx
    39ea:	ebb6 0e02 	subs.w	lr, r6, r2
    39ee:	eb75 0e03 	sbcs.w	lr, r5, r3
    39f2:	bf22      	ittt	cs
    39f4:	1ab6      	subcs	r6, r6, r2
    39f6:	4675      	movcs	r5, lr
    39f8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    39fc:	085b      	lsrs	r3, r3, #1
    39fe:	ea4f 0232 	mov.w	r2, r2, rrx
    3a02:	ebb6 0e02 	subs.w	lr, r6, r2
    3a06:	eb75 0e03 	sbcs.w	lr, r5, r3
    3a0a:	bf22      	ittt	cs
    3a0c:	1ab6      	subcs	r6, r6, r2
    3a0e:	4675      	movcs	r5, lr
    3a10:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    3a14:	085b      	lsrs	r3, r3, #1
    3a16:	ea4f 0232 	mov.w	r2, r2, rrx
    3a1a:	ebb6 0e02 	subs.w	lr, r6, r2
    3a1e:	eb75 0e03 	sbcs.w	lr, r5, r3
    3a22:	bf22      	ittt	cs
    3a24:	1ab6      	subcs	r6, r6, r2
    3a26:	4675      	movcs	r5, lr
    3a28:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    3a2c:	ea55 0e06 	orrs.w	lr, r5, r6
    3a30:	d018      	beq.n	3a64 <__aeabi_ddiv+0x114>
    3a32:	ea4f 1505 	mov.w	r5, r5, lsl #4
    3a36:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    3a3a:	ea4f 1606 	mov.w	r6, r6, lsl #4
    3a3e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3a42:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    3a46:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    3a4a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    3a4e:	d1c0      	bne.n	39d2 <__aeabi_ddiv+0x82>
    3a50:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    3a54:	d10b      	bne.n	3a6e <__aeabi_ddiv+0x11e>
    3a56:	ea41 0100 	orr.w	r1, r1, r0
    3a5a:	f04f 0000 	mov.w	r0, #0
    3a5e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    3a62:	e7b6      	b.n	39d2 <__aeabi_ddiv+0x82>
    3a64:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    3a68:	bf04      	itt	eq
    3a6a:	4301      	orreq	r1, r0
    3a6c:	2000      	moveq	r0, #0
    3a6e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    3a72:	bf88      	it	hi
    3a74:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    3a78:	f63f aeaf 	bhi.w	37da <__aeabi_dmul+0xde>
    3a7c:	ebb5 0c03 	subs.w	ip, r5, r3
    3a80:	bf04      	itt	eq
    3a82:	ebb6 0c02 	subseq.w	ip, r6, r2
    3a86:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    3a8a:	f150 0000 	adcs.w	r0, r0, #0
    3a8e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    3a92:	bd70      	pop	{r4, r5, r6, pc}
    3a94:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    3a98:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    3a9c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    3aa0:	bfc2      	ittt	gt
    3aa2:	ebd4 050c 	rsbsgt	r5, r4, ip
    3aa6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    3aaa:	bd70      	popgt	{r4, r5, r6, pc}
    3aac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    3ab0:	f04f 0e00 	mov.w	lr, #0
    3ab4:	3c01      	subs	r4, #1
    3ab6:	e690      	b.n	37da <__aeabi_dmul+0xde>
    3ab8:	ea45 0e06 	orr.w	lr, r5, r6
    3abc:	e68d      	b.n	37da <__aeabi_dmul+0xde>
    3abe:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    3ac2:	ea94 0f0c 	teq	r4, ip
    3ac6:	bf08      	it	eq
    3ac8:	ea95 0f0c 	teqeq	r5, ip
    3acc:	f43f af3b 	beq.w	3946 <__aeabi_dmul+0x24a>
    3ad0:	ea94 0f0c 	teq	r4, ip
    3ad4:	d10a      	bne.n	3aec <__aeabi_ddiv+0x19c>
    3ad6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    3ada:	f47f af34 	bne.w	3946 <__aeabi_dmul+0x24a>
    3ade:	ea95 0f0c 	teq	r5, ip
    3ae2:	f47f af25 	bne.w	3930 <__aeabi_dmul+0x234>
    3ae6:	4610      	mov	r0, r2
    3ae8:	4619      	mov	r1, r3
    3aea:	e72c      	b.n	3946 <__aeabi_dmul+0x24a>
    3aec:	ea95 0f0c 	teq	r5, ip
    3af0:	d106      	bne.n	3b00 <__aeabi_ddiv+0x1b0>
    3af2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    3af6:	f43f aefd 	beq.w	38f4 <__aeabi_dmul+0x1f8>
    3afa:	4610      	mov	r0, r2
    3afc:	4619      	mov	r1, r3
    3afe:	e722      	b.n	3946 <__aeabi_dmul+0x24a>
    3b00:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    3b04:	bf18      	it	ne
    3b06:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    3b0a:	f47f aec5 	bne.w	3898 <__aeabi_dmul+0x19c>
    3b0e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    3b12:	f47f af0d 	bne.w	3930 <__aeabi_dmul+0x234>
    3b16:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    3b1a:	f47f aeeb 	bne.w	38f4 <__aeabi_dmul+0x1f8>
    3b1e:	e712      	b.n	3946 <__aeabi_dmul+0x24a>

00003b20 <__gedf2>:
    3b20:	f04f 3cff 	mov.w	ip, #4294967295
    3b24:	e006      	b.n	3b34 <__cmpdf2+0x4>
    3b26:	bf00      	nop

00003b28 <__ledf2>:
    3b28:	f04f 0c01 	mov.w	ip, #1
    3b2c:	e002      	b.n	3b34 <__cmpdf2+0x4>
    3b2e:	bf00      	nop

00003b30 <__cmpdf2>:
    3b30:	f04f 0c01 	mov.w	ip, #1
    3b34:	f84d cd04 	str.w	ip, [sp, #-4]!
    3b38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    3b3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    3b40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    3b44:	bf18      	it	ne
    3b46:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
    3b4a:	d01b      	beq.n	3b84 <__cmpdf2+0x54>
    3b4c:	b001      	add	sp, #4
    3b4e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
    3b52:	bf0c      	ite	eq
    3b54:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
    3b58:	ea91 0f03 	teqne	r1, r3
    3b5c:	bf02      	ittt	eq
    3b5e:	ea90 0f02 	teqeq	r0, r2
    3b62:	2000      	moveq	r0, #0
    3b64:	4770      	bxeq	lr
    3b66:	f110 0f00 	cmn.w	r0, #0
    3b6a:	ea91 0f03 	teq	r1, r3
    3b6e:	bf58      	it	pl
    3b70:	4299      	cmppl	r1, r3
    3b72:	bf08      	it	eq
    3b74:	4290      	cmpeq	r0, r2
    3b76:	bf2c      	ite	cs
    3b78:	17d8      	asrcs	r0, r3, #31
    3b7a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
    3b7e:	f040 0001 	orr.w	r0, r0, #1
    3b82:	4770      	bx	lr
    3b84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    3b88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    3b8c:	d102      	bne.n	3b94 <__cmpdf2+0x64>
    3b8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    3b92:	d107      	bne.n	3ba4 <__cmpdf2+0x74>
    3b94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    3b98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    3b9c:	d1d6      	bne.n	3b4c <__cmpdf2+0x1c>
    3b9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    3ba2:	d0d3      	beq.n	3b4c <__cmpdf2+0x1c>
    3ba4:	f85d 0b04 	ldr.w	r0, [sp], #4
    3ba8:	4770      	bx	lr
    3baa:	bf00      	nop

00003bac <__aeabi_cdrcmple>:
    3bac:	4684      	mov	ip, r0
    3bae:	4610      	mov	r0, r2
    3bb0:	4662      	mov	r2, ip
    3bb2:	468c      	mov	ip, r1
    3bb4:	4619      	mov	r1, r3
    3bb6:	4663      	mov	r3, ip
    3bb8:	e000      	b.n	3bbc <__aeabi_cdcmpeq>
    3bba:	bf00      	nop

00003bbc <__aeabi_cdcmpeq>:
    3bbc:	b501      	push	{r0, lr}
    3bbe:	f7ff ffb7 	bl	3b30 <__cmpdf2>
    3bc2:	2800      	cmp	r0, #0
    3bc4:	bf48      	it	mi
    3bc6:	f110 0f00 	cmnmi.w	r0, #0
    3bca:	bd01      	pop	{r0, pc}

00003bcc <__aeabi_dcmpeq>:
    3bcc:	f84d ed08 	str.w	lr, [sp, #-8]!
    3bd0:	f7ff fff4 	bl	3bbc <__aeabi_cdcmpeq>
    3bd4:	bf0c      	ite	eq
    3bd6:	2001      	moveq	r0, #1
    3bd8:	2000      	movne	r0, #0
    3bda:	f85d fb08 	ldr.w	pc, [sp], #8
    3bde:	bf00      	nop

00003be0 <__aeabi_dcmplt>:
    3be0:	f84d ed08 	str.w	lr, [sp, #-8]!
    3be4:	f7ff ffea 	bl	3bbc <__aeabi_cdcmpeq>
    3be8:	bf34      	ite	cc
    3bea:	2001      	movcc	r0, #1
    3bec:	2000      	movcs	r0, #0
    3bee:	f85d fb08 	ldr.w	pc, [sp], #8
    3bf2:	bf00      	nop

00003bf4 <__aeabi_dcmple>:
    3bf4:	f84d ed08 	str.w	lr, [sp, #-8]!
    3bf8:	f7ff ffe0 	bl	3bbc <__aeabi_cdcmpeq>
    3bfc:	bf94      	ite	ls
    3bfe:	2001      	movls	r0, #1
    3c00:	2000      	movhi	r0, #0
    3c02:	f85d fb08 	ldr.w	pc, [sp], #8
    3c06:	bf00      	nop

00003c08 <__aeabi_dcmpge>:
    3c08:	f84d ed08 	str.w	lr, [sp, #-8]!
    3c0c:	f7ff ffce 	bl	3bac <__aeabi_cdrcmple>
    3c10:	bf94      	ite	ls
    3c12:	2001      	movls	r0, #1
    3c14:	2000      	movhi	r0, #0
    3c16:	f85d fb08 	ldr.w	pc, [sp], #8
    3c1a:	bf00      	nop

00003c1c <__aeabi_dcmpgt>:
    3c1c:	f84d ed08 	str.w	lr, [sp, #-8]!
    3c20:	f7ff ffc4 	bl	3bac <__aeabi_cdrcmple>
    3c24:	bf34      	ite	cc
    3c26:	2001      	movcc	r0, #1
    3c28:	2000      	movcs	r0, #0
    3c2a:	f85d fb08 	ldr.w	pc, [sp], #8
    3c2e:	bf00      	nop

00003c30 <__aeabi_d2iz>:
    3c30:	ea4f 0241 	mov.w	r2, r1, lsl #1
    3c34:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    3c38:	d215      	bcs.n	3c66 <__aeabi_d2iz+0x36>
    3c3a:	d511      	bpl.n	3c60 <__aeabi_d2iz+0x30>
    3c3c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    3c40:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    3c44:	d912      	bls.n	3c6c <__aeabi_d2iz+0x3c>
    3c46:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    3c4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    3c4e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    3c52:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    3c56:	fa23 f002 	lsr.w	r0, r3, r2
    3c5a:	bf18      	it	ne
    3c5c:	4240      	negne	r0, r0
    3c5e:	4770      	bx	lr
    3c60:	f04f 0000 	mov.w	r0, #0
    3c64:	4770      	bx	lr
    3c66:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    3c6a:	d105      	bne.n	3c78 <__aeabi_d2iz+0x48>
    3c6c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    3c70:	bf08      	it	eq
    3c72:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    3c76:	4770      	bx	lr
    3c78:	f04f 0000 	mov.w	r0, #0
    3c7c:	4770      	bx	lr
    3c7e:	bf00      	nop

00003c80 <__aeabi_d2uiz>:
    3c80:	004a      	lsls	r2, r1, #1
    3c82:	d211      	bcs.n	3ca8 <__aeabi_d2uiz+0x28>
    3c84:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    3c88:	d211      	bcs.n	3cae <__aeabi_d2uiz+0x2e>
    3c8a:	d50d      	bpl.n	3ca8 <__aeabi_d2uiz+0x28>
    3c8c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    3c90:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    3c94:	d40e      	bmi.n	3cb4 <__aeabi_d2uiz+0x34>
    3c96:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    3c9a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    3c9e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    3ca2:	fa23 f002 	lsr.w	r0, r3, r2
    3ca6:	4770      	bx	lr
    3ca8:	f04f 0000 	mov.w	r0, #0
    3cac:	4770      	bx	lr
    3cae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    3cb2:	d102      	bne.n	3cba <__aeabi_d2uiz+0x3a>
    3cb4:	f04f 30ff 	mov.w	r0, #4294967295
    3cb8:	4770      	bx	lr
    3cba:	f04f 0000 	mov.w	r0, #0
    3cbe:	4770      	bx	lr

00003cc0 <__libc_init_array>:
    3cc0:	b570      	push	{r4, r5, r6, lr}
    3cc2:	f64c 3670 	movw	r6, #52080	; 0xcb70
    3cc6:	f64c 3570 	movw	r5, #52080	; 0xcb70
    3cca:	f2c0 0600 	movt	r6, #0
    3cce:	f2c0 0500 	movt	r5, #0
    3cd2:	1b76      	subs	r6, r6, r5
    3cd4:	10b6      	asrs	r6, r6, #2
    3cd6:	d006      	beq.n	3ce6 <__libc_init_array+0x26>
    3cd8:	2400      	movs	r4, #0
    3cda:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    3cde:	3401      	adds	r4, #1
    3ce0:	4798      	blx	r3
    3ce2:	42a6      	cmp	r6, r4
    3ce4:	d8f9      	bhi.n	3cda <__libc_init_array+0x1a>
    3ce6:	f64c 3570 	movw	r5, #52080	; 0xcb70
    3cea:	f64c 3674 	movw	r6, #52084	; 0xcb74
    3cee:	f2c0 0500 	movt	r5, #0
    3cf2:	f2c0 0600 	movt	r6, #0
    3cf6:	1b76      	subs	r6, r6, r5
    3cf8:	f008 ff2e 	bl	cb58 <_init>
    3cfc:	10b6      	asrs	r6, r6, #2
    3cfe:	d006      	beq.n	3d0e <__libc_init_array+0x4e>
    3d00:	2400      	movs	r4, #0
    3d02:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    3d06:	3401      	adds	r4, #1
    3d08:	4798      	blx	r3
    3d0a:	42a6      	cmp	r6, r4
    3d0c:	d8f9      	bhi.n	3d02 <__libc_init_array+0x42>
    3d0e:	bd70      	pop	{r4, r5, r6, pc}

00003d10 <free>:
    3d10:	f240 0364 	movw	r3, #100	; 0x64
    3d14:	4601      	mov	r1, r0
    3d16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3d1a:	6818      	ldr	r0, [r3, #0]
    3d1c:	f004 be50 	b.w	89c0 <_free_r>

00003d20 <malloc>:
    3d20:	f240 0364 	movw	r3, #100	; 0x64
    3d24:	4601      	mov	r1, r0
    3d26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3d2a:	6818      	ldr	r0, [r3, #0]
    3d2c:	f000 b800 	b.w	3d30 <_malloc_r>

00003d30 <_malloc_r>:
    3d30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3d34:	f101 040b 	add.w	r4, r1, #11
    3d38:	2c16      	cmp	r4, #22
    3d3a:	b083      	sub	sp, #12
    3d3c:	4606      	mov	r6, r0
    3d3e:	d82f      	bhi.n	3da0 <_malloc_r+0x70>
    3d40:	2300      	movs	r3, #0
    3d42:	2410      	movs	r4, #16
    3d44:	428c      	cmp	r4, r1
    3d46:	bf2c      	ite	cs
    3d48:	4619      	movcs	r1, r3
    3d4a:	f043 0101 	orrcc.w	r1, r3, #1
    3d4e:	2900      	cmp	r1, #0
    3d50:	d130      	bne.n	3db4 <_malloc_r+0x84>
    3d52:	4630      	mov	r0, r6
    3d54:	f000 fabe 	bl	42d4 <__malloc_lock>
    3d58:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    3d5c:	d22e      	bcs.n	3dbc <_malloc_r+0x8c>
    3d5e:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
    3d62:	f240 1558 	movw	r5, #344	; 0x158
    3d66:	f2c2 0500 	movt	r5, #8192	; 0x2000
    3d6a:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
    3d6e:	68d3      	ldr	r3, [r2, #12]
    3d70:	4293      	cmp	r3, r2
    3d72:	f000 8206 	beq.w	4182 <_malloc_r+0x452>
    3d76:	685a      	ldr	r2, [r3, #4]
    3d78:	f103 0508 	add.w	r5, r3, #8
    3d7c:	68d9      	ldr	r1, [r3, #12]
    3d7e:	4630      	mov	r0, r6
    3d80:	f022 0c03 	bic.w	ip, r2, #3
    3d84:	689a      	ldr	r2, [r3, #8]
    3d86:	4463      	add	r3, ip
    3d88:	685c      	ldr	r4, [r3, #4]
    3d8a:	608a      	str	r2, [r1, #8]
    3d8c:	f044 0401 	orr.w	r4, r4, #1
    3d90:	60d1      	str	r1, [r2, #12]
    3d92:	605c      	str	r4, [r3, #4]
    3d94:	f000 faa0 	bl	42d8 <__malloc_unlock>
    3d98:	4628      	mov	r0, r5
    3d9a:	b003      	add	sp, #12
    3d9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3da0:	f024 0407 	bic.w	r4, r4, #7
    3da4:	0fe3      	lsrs	r3, r4, #31
    3da6:	428c      	cmp	r4, r1
    3da8:	bf2c      	ite	cs
    3daa:	4619      	movcs	r1, r3
    3dac:	f043 0101 	orrcc.w	r1, r3, #1
    3db0:	2900      	cmp	r1, #0
    3db2:	d0ce      	beq.n	3d52 <_malloc_r+0x22>
    3db4:	230c      	movs	r3, #12
    3db6:	2500      	movs	r5, #0
    3db8:	6033      	str	r3, [r6, #0]
    3dba:	e7ed      	b.n	3d98 <_malloc_r+0x68>
    3dbc:	ea5f 2e54 	movs.w	lr, r4, lsr #9
    3dc0:	bf04      	itt	eq
    3dc2:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
    3dc6:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
    3dca:	f040 8090 	bne.w	3eee <_malloc_r+0x1be>
    3dce:	f240 1558 	movw	r5, #344	; 0x158
    3dd2:	f2c2 0500 	movt	r5, #8192	; 0x2000
    3dd6:	1828      	adds	r0, r5, r0
    3dd8:	68c3      	ldr	r3, [r0, #12]
    3dda:	4298      	cmp	r0, r3
    3ddc:	d106      	bne.n	3dec <_malloc_r+0xbc>
    3dde:	e00d      	b.n	3dfc <_malloc_r+0xcc>
    3de0:	2a00      	cmp	r2, #0
    3de2:	f280 816f 	bge.w	40c4 <_malloc_r+0x394>
    3de6:	68db      	ldr	r3, [r3, #12]
    3de8:	4298      	cmp	r0, r3
    3dea:	d007      	beq.n	3dfc <_malloc_r+0xcc>
    3dec:	6859      	ldr	r1, [r3, #4]
    3dee:	f021 0103 	bic.w	r1, r1, #3
    3df2:	1b0a      	subs	r2, r1, r4
    3df4:	2a0f      	cmp	r2, #15
    3df6:	ddf3      	ble.n	3de0 <_malloc_r+0xb0>
    3df8:	f10e 3eff 	add.w	lr, lr, #4294967295
    3dfc:	f10e 0e01 	add.w	lr, lr, #1
    3e00:	f240 1758 	movw	r7, #344	; 0x158
    3e04:	f2c2 0700 	movt	r7, #8192	; 0x2000
    3e08:	f107 0108 	add.w	r1, r7, #8
    3e0c:	688b      	ldr	r3, [r1, #8]
    3e0e:	4299      	cmp	r1, r3
    3e10:	bf08      	it	eq
    3e12:	687a      	ldreq	r2, [r7, #4]
    3e14:	d026      	beq.n	3e64 <_malloc_r+0x134>
    3e16:	685a      	ldr	r2, [r3, #4]
    3e18:	f022 0c03 	bic.w	ip, r2, #3
    3e1c:	ebc4 020c 	rsb	r2, r4, ip
    3e20:	2a0f      	cmp	r2, #15
    3e22:	f300 8194 	bgt.w	414e <_malloc_r+0x41e>
    3e26:	2a00      	cmp	r2, #0
    3e28:	60c9      	str	r1, [r1, #12]
    3e2a:	6089      	str	r1, [r1, #8]
    3e2c:	f280 8099 	bge.w	3f62 <_malloc_r+0x232>
    3e30:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
    3e34:	f080 8165 	bcs.w	4102 <_malloc_r+0x3d2>
    3e38:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
    3e3c:	f04f 0a01 	mov.w	sl, #1
    3e40:	687a      	ldr	r2, [r7, #4]
    3e42:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
    3e46:	ea4f 0cac 	mov.w	ip, ip, asr #2
    3e4a:	fa0a fc0c 	lsl.w	ip, sl, ip
    3e4e:	60d8      	str	r0, [r3, #12]
    3e50:	f8d0 8008 	ldr.w	r8, [r0, #8]
    3e54:	ea4c 0202 	orr.w	r2, ip, r2
    3e58:	607a      	str	r2, [r7, #4]
    3e5a:	f8c3 8008 	str.w	r8, [r3, #8]
    3e5e:	f8c8 300c 	str.w	r3, [r8, #12]
    3e62:	6083      	str	r3, [r0, #8]
    3e64:	f04f 0c01 	mov.w	ip, #1
    3e68:	ea4f 03ae 	mov.w	r3, lr, asr #2
    3e6c:	fa0c fc03 	lsl.w	ip, ip, r3
    3e70:	4594      	cmp	ip, r2
    3e72:	f200 8082 	bhi.w	3f7a <_malloc_r+0x24a>
    3e76:	ea12 0f0c 	tst.w	r2, ip
    3e7a:	d108      	bne.n	3e8e <_malloc_r+0x15e>
    3e7c:	f02e 0e03 	bic.w	lr, lr, #3
    3e80:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    3e84:	f10e 0e04 	add.w	lr, lr, #4
    3e88:	ea12 0f0c 	tst.w	r2, ip
    3e8c:	d0f8      	beq.n	3e80 <_malloc_r+0x150>
    3e8e:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
    3e92:	46f2      	mov	sl, lr
    3e94:	46c8      	mov	r8, r9
    3e96:	f8d8 300c 	ldr.w	r3, [r8, #12]
    3e9a:	4598      	cmp	r8, r3
    3e9c:	d107      	bne.n	3eae <_malloc_r+0x17e>
    3e9e:	e168      	b.n	4172 <_malloc_r+0x442>
    3ea0:	2a00      	cmp	r2, #0
    3ea2:	f280 8178 	bge.w	4196 <_malloc_r+0x466>
    3ea6:	68db      	ldr	r3, [r3, #12]
    3ea8:	4598      	cmp	r8, r3
    3eaa:	f000 8162 	beq.w	4172 <_malloc_r+0x442>
    3eae:	6858      	ldr	r0, [r3, #4]
    3eb0:	f020 0003 	bic.w	r0, r0, #3
    3eb4:	1b02      	subs	r2, r0, r4
    3eb6:	2a0f      	cmp	r2, #15
    3eb8:	ddf2      	ble.n	3ea0 <_malloc_r+0x170>
    3eba:	461d      	mov	r5, r3
    3ebc:	191f      	adds	r7, r3, r4
    3ebe:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    3ec2:	f044 0e01 	orr.w	lr, r4, #1
    3ec6:	f855 4f08 	ldr.w	r4, [r5, #8]!
    3eca:	4630      	mov	r0, r6
    3ecc:	50ba      	str	r2, [r7, r2]
    3ece:	f042 0201 	orr.w	r2, r2, #1
    3ed2:	f8c3 e004 	str.w	lr, [r3, #4]
    3ed6:	f8cc 4008 	str.w	r4, [ip, #8]
    3eda:	f8c4 c00c 	str.w	ip, [r4, #12]
    3ede:	608f      	str	r7, [r1, #8]
    3ee0:	60cf      	str	r7, [r1, #12]
    3ee2:	607a      	str	r2, [r7, #4]
    3ee4:	60b9      	str	r1, [r7, #8]
    3ee6:	60f9      	str	r1, [r7, #12]
    3ee8:	f000 f9f6 	bl	42d8 <__malloc_unlock>
    3eec:	e754      	b.n	3d98 <_malloc_r+0x68>
    3eee:	f1be 0f04 	cmp.w	lr, #4
    3ef2:	bf9e      	ittt	ls
    3ef4:	ea4f 1e94 	movls.w	lr, r4, lsr #6
    3ef8:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
    3efc:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    3f00:	f67f af65 	bls.w	3dce <_malloc_r+0x9e>
    3f04:	f1be 0f14 	cmp.w	lr, #20
    3f08:	bf9c      	itt	ls
    3f0a:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
    3f0e:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    3f12:	f67f af5c 	bls.w	3dce <_malloc_r+0x9e>
    3f16:	f1be 0f54 	cmp.w	lr, #84	; 0x54
    3f1a:	bf9e      	ittt	ls
    3f1c:	ea4f 3e14 	movls.w	lr, r4, lsr #12
    3f20:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
    3f24:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    3f28:	f67f af51 	bls.w	3dce <_malloc_r+0x9e>
    3f2c:	f5be 7faa 	cmp.w	lr, #340	; 0x154
    3f30:	bf9e      	ittt	ls
    3f32:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
    3f36:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
    3f3a:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    3f3e:	f67f af46 	bls.w	3dce <_malloc_r+0x9e>
    3f42:	f240 5354 	movw	r3, #1364	; 0x554
    3f46:	459e      	cmp	lr, r3
    3f48:	bf95      	itete	ls
    3f4a:	ea4f 4e94 	movls.w	lr, r4, lsr #18
    3f4e:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
    3f52:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
    3f56:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
    3f5a:	bf98      	it	ls
    3f5c:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    3f60:	e735      	b.n	3dce <_malloc_r+0x9e>
    3f62:	eb03 020c 	add.w	r2, r3, ip
    3f66:	f103 0508 	add.w	r5, r3, #8
    3f6a:	4630      	mov	r0, r6
    3f6c:	6853      	ldr	r3, [r2, #4]
    3f6e:	f043 0301 	orr.w	r3, r3, #1
    3f72:	6053      	str	r3, [r2, #4]
    3f74:	f000 f9b0 	bl	42d8 <__malloc_unlock>
    3f78:	e70e      	b.n	3d98 <_malloc_r+0x68>
    3f7a:	f8d7 8008 	ldr.w	r8, [r7, #8]
    3f7e:	f8d8 3004 	ldr.w	r3, [r8, #4]
    3f82:	f023 0903 	bic.w	r9, r3, #3
    3f86:	ebc4 0209 	rsb	r2, r4, r9
    3f8a:	454c      	cmp	r4, r9
    3f8c:	bf94      	ite	ls
    3f8e:	2300      	movls	r3, #0
    3f90:	2301      	movhi	r3, #1
    3f92:	2a0f      	cmp	r2, #15
    3f94:	bfd8      	it	le
    3f96:	f043 0301 	orrle.w	r3, r3, #1
    3f9a:	2b00      	cmp	r3, #0
    3f9c:	f000 80a1 	beq.w	40e2 <_malloc_r+0x3b2>
    3fa0:	f240 5bc0 	movw	fp, #1472	; 0x5c0
    3fa4:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
    3fa8:	f2c2 0b00 	movt	fp, #8192	; 0x2000
    3fac:	f8db 3000 	ldr.w	r3, [fp]
    3fb0:	3310      	adds	r3, #16
    3fb2:	191b      	adds	r3, r3, r4
    3fb4:	f1b2 3fff 	cmp.w	r2, #4294967295
    3fb8:	d006      	beq.n	3fc8 <_malloc_r+0x298>
    3fba:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
    3fbe:	331f      	adds	r3, #31
    3fc0:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
    3fc4:	f023 031f 	bic.w	r3, r3, #31
    3fc8:	4619      	mov	r1, r3
    3fca:	4630      	mov	r0, r6
    3fcc:	9301      	str	r3, [sp, #4]
    3fce:	f000 fa7f 	bl	44d0 <_sbrk_r>
    3fd2:	9b01      	ldr	r3, [sp, #4]
    3fd4:	f1b0 3fff 	cmp.w	r0, #4294967295
    3fd8:	4682      	mov	sl, r0
    3fda:	f000 80f4 	beq.w	41c6 <_malloc_r+0x496>
    3fde:	eb08 0109 	add.w	r1, r8, r9
    3fe2:	4281      	cmp	r1, r0
    3fe4:	f200 80ec 	bhi.w	41c0 <_malloc_r+0x490>
    3fe8:	f8db 2004 	ldr.w	r2, [fp, #4]
    3fec:	189a      	adds	r2, r3, r2
    3fee:	4551      	cmp	r1, sl
    3ff0:	f8cb 2004 	str.w	r2, [fp, #4]
    3ff4:	f000 8145 	beq.w	4282 <_malloc_r+0x552>
    3ff8:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
    3ffc:	f240 1058 	movw	r0, #344	; 0x158
    4000:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4004:	f1b5 3fff 	cmp.w	r5, #4294967295
    4008:	bf08      	it	eq
    400a:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
    400e:	d003      	beq.n	4018 <_malloc_r+0x2e8>
    4010:	4452      	add	r2, sl
    4012:	1a51      	subs	r1, r2, r1
    4014:	f8cb 1004 	str.w	r1, [fp, #4]
    4018:	f01a 0507 	ands.w	r5, sl, #7
    401c:	4630      	mov	r0, r6
    401e:	bf17      	itett	ne
    4020:	f1c5 0508 	rsbne	r5, r5, #8
    4024:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
    4028:	44aa      	addne	sl, r5
    402a:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
    402e:	4453      	add	r3, sl
    4030:	051b      	lsls	r3, r3, #20
    4032:	0d1b      	lsrs	r3, r3, #20
    4034:	1aed      	subs	r5, r5, r3
    4036:	4629      	mov	r1, r5
    4038:	f000 fa4a 	bl	44d0 <_sbrk_r>
    403c:	f1b0 3fff 	cmp.w	r0, #4294967295
    4040:	f000 812c 	beq.w	429c <_malloc_r+0x56c>
    4044:	ebca 0100 	rsb	r1, sl, r0
    4048:	1949      	adds	r1, r1, r5
    404a:	f041 0101 	orr.w	r1, r1, #1
    404e:	f8db 2004 	ldr.w	r2, [fp, #4]
    4052:	f240 53c0 	movw	r3, #1472	; 0x5c0
    4056:	f8c7 a008 	str.w	sl, [r7, #8]
    405a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    405e:	18aa      	adds	r2, r5, r2
    4060:	45b8      	cmp	r8, r7
    4062:	f8cb 2004 	str.w	r2, [fp, #4]
    4066:	f8ca 1004 	str.w	r1, [sl, #4]
    406a:	d017      	beq.n	409c <_malloc_r+0x36c>
    406c:	f1b9 0f0f 	cmp.w	r9, #15
    4070:	f240 80df 	bls.w	4232 <_malloc_r+0x502>
    4074:	f1a9 010c 	sub.w	r1, r9, #12
    4078:	2505      	movs	r5, #5
    407a:	f021 0107 	bic.w	r1, r1, #7
    407e:	eb08 0001 	add.w	r0, r8, r1
    4082:	290f      	cmp	r1, #15
    4084:	6085      	str	r5, [r0, #8]
    4086:	6045      	str	r5, [r0, #4]
    4088:	f8d8 0004 	ldr.w	r0, [r8, #4]
    408c:	f000 0001 	and.w	r0, r0, #1
    4090:	ea41 0000 	orr.w	r0, r1, r0
    4094:	f8c8 0004 	str.w	r0, [r8, #4]
    4098:	f200 80ac 	bhi.w	41f4 <_malloc_r+0x4c4>
    409c:	46d0      	mov	r8, sl
    409e:	f240 53c0 	movw	r3, #1472	; 0x5c0
    40a2:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
    40a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    40aa:	428a      	cmp	r2, r1
    40ac:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
    40b0:	bf88      	it	hi
    40b2:	62da      	strhi	r2, [r3, #44]	; 0x2c
    40b4:	f240 53c0 	movw	r3, #1472	; 0x5c0
    40b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    40bc:	428a      	cmp	r2, r1
    40be:	bf88      	it	hi
    40c0:	631a      	strhi	r2, [r3, #48]	; 0x30
    40c2:	e082      	b.n	41ca <_malloc_r+0x49a>
    40c4:	185c      	adds	r4, r3, r1
    40c6:	689a      	ldr	r2, [r3, #8]
    40c8:	68d9      	ldr	r1, [r3, #12]
    40ca:	4630      	mov	r0, r6
    40cc:	6866      	ldr	r6, [r4, #4]
    40ce:	f103 0508 	add.w	r5, r3, #8
    40d2:	608a      	str	r2, [r1, #8]
    40d4:	f046 0301 	orr.w	r3, r6, #1
    40d8:	60d1      	str	r1, [r2, #12]
    40da:	6063      	str	r3, [r4, #4]
    40dc:	f000 f8fc 	bl	42d8 <__malloc_unlock>
    40e0:	e65a      	b.n	3d98 <_malloc_r+0x68>
    40e2:	eb08 0304 	add.w	r3, r8, r4
    40e6:	f042 0201 	orr.w	r2, r2, #1
    40ea:	f044 0401 	orr.w	r4, r4, #1
    40ee:	4630      	mov	r0, r6
    40f0:	f8c8 4004 	str.w	r4, [r8, #4]
    40f4:	f108 0508 	add.w	r5, r8, #8
    40f8:	605a      	str	r2, [r3, #4]
    40fa:	60bb      	str	r3, [r7, #8]
    40fc:	f000 f8ec 	bl	42d8 <__malloc_unlock>
    4100:	e64a      	b.n	3d98 <_malloc_r+0x68>
    4102:	ea4f 225c 	mov.w	r2, ip, lsr #9
    4106:	2a04      	cmp	r2, #4
    4108:	d954      	bls.n	41b4 <_malloc_r+0x484>
    410a:	2a14      	cmp	r2, #20
    410c:	f200 8089 	bhi.w	4222 <_malloc_r+0x4f2>
    4110:	325b      	adds	r2, #91	; 0x5b
    4112:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    4116:	44a8      	add	r8, r5
    4118:	f240 1758 	movw	r7, #344	; 0x158
    411c:	f2c2 0700 	movt	r7, #8192	; 0x2000
    4120:	f8d8 0008 	ldr.w	r0, [r8, #8]
    4124:	4540      	cmp	r0, r8
    4126:	d103      	bne.n	4130 <_malloc_r+0x400>
    4128:	e06f      	b.n	420a <_malloc_r+0x4da>
    412a:	6880      	ldr	r0, [r0, #8]
    412c:	4580      	cmp	r8, r0
    412e:	d004      	beq.n	413a <_malloc_r+0x40a>
    4130:	6842      	ldr	r2, [r0, #4]
    4132:	f022 0203 	bic.w	r2, r2, #3
    4136:	4594      	cmp	ip, r2
    4138:	d3f7      	bcc.n	412a <_malloc_r+0x3fa>
    413a:	f8d0 c00c 	ldr.w	ip, [r0, #12]
    413e:	f8c3 c00c 	str.w	ip, [r3, #12]
    4142:	6098      	str	r0, [r3, #8]
    4144:	687a      	ldr	r2, [r7, #4]
    4146:	60c3      	str	r3, [r0, #12]
    4148:	f8cc 3008 	str.w	r3, [ip, #8]
    414c:	e68a      	b.n	3e64 <_malloc_r+0x134>
    414e:	191f      	adds	r7, r3, r4
    4150:	4630      	mov	r0, r6
    4152:	f044 0401 	orr.w	r4, r4, #1
    4156:	60cf      	str	r7, [r1, #12]
    4158:	605c      	str	r4, [r3, #4]
    415a:	f103 0508 	add.w	r5, r3, #8
    415e:	50ba      	str	r2, [r7, r2]
    4160:	f042 0201 	orr.w	r2, r2, #1
    4164:	608f      	str	r7, [r1, #8]
    4166:	607a      	str	r2, [r7, #4]
    4168:	60b9      	str	r1, [r7, #8]
    416a:	60f9      	str	r1, [r7, #12]
    416c:	f000 f8b4 	bl	42d8 <__malloc_unlock>
    4170:	e612      	b.n	3d98 <_malloc_r+0x68>
    4172:	f10a 0a01 	add.w	sl, sl, #1
    4176:	f01a 0f03 	tst.w	sl, #3
    417a:	d05f      	beq.n	423c <_malloc_r+0x50c>
    417c:	f103 0808 	add.w	r8, r3, #8
    4180:	e689      	b.n	3e96 <_malloc_r+0x166>
    4182:	f103 0208 	add.w	r2, r3, #8
    4186:	68d3      	ldr	r3, [r2, #12]
    4188:	429a      	cmp	r2, r3
    418a:	bf08      	it	eq
    418c:	f10e 0e02 	addeq.w	lr, lr, #2
    4190:	f43f ae36 	beq.w	3e00 <_malloc_r+0xd0>
    4194:	e5ef      	b.n	3d76 <_malloc_r+0x46>
    4196:	461d      	mov	r5, r3
    4198:	1819      	adds	r1, r3, r0
    419a:	68da      	ldr	r2, [r3, #12]
    419c:	4630      	mov	r0, r6
    419e:	f855 3f08 	ldr.w	r3, [r5, #8]!
    41a2:	684c      	ldr	r4, [r1, #4]
    41a4:	6093      	str	r3, [r2, #8]
    41a6:	f044 0401 	orr.w	r4, r4, #1
    41aa:	60da      	str	r2, [r3, #12]
    41ac:	604c      	str	r4, [r1, #4]
    41ae:	f000 f893 	bl	42d8 <__malloc_unlock>
    41b2:	e5f1      	b.n	3d98 <_malloc_r+0x68>
    41b4:	ea4f 129c 	mov.w	r2, ip, lsr #6
    41b8:	3238      	adds	r2, #56	; 0x38
    41ba:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    41be:	e7aa      	b.n	4116 <_malloc_r+0x3e6>
    41c0:	45b8      	cmp	r8, r7
    41c2:	f43f af11 	beq.w	3fe8 <_malloc_r+0x2b8>
    41c6:	f8d7 8008 	ldr.w	r8, [r7, #8]
    41ca:	f8d8 2004 	ldr.w	r2, [r8, #4]
    41ce:	f022 0203 	bic.w	r2, r2, #3
    41d2:	4294      	cmp	r4, r2
    41d4:	bf94      	ite	ls
    41d6:	2300      	movls	r3, #0
    41d8:	2301      	movhi	r3, #1
    41da:	1b12      	subs	r2, r2, r4
    41dc:	2a0f      	cmp	r2, #15
    41de:	bfd8      	it	le
    41e0:	f043 0301 	orrle.w	r3, r3, #1
    41e4:	2b00      	cmp	r3, #0
    41e6:	f43f af7c 	beq.w	40e2 <_malloc_r+0x3b2>
    41ea:	4630      	mov	r0, r6
    41ec:	2500      	movs	r5, #0
    41ee:	f000 f873 	bl	42d8 <__malloc_unlock>
    41f2:	e5d1      	b.n	3d98 <_malloc_r+0x68>
    41f4:	f108 0108 	add.w	r1, r8, #8
    41f8:	4630      	mov	r0, r6
    41fa:	9301      	str	r3, [sp, #4]
    41fc:	f004 fbe0 	bl	89c0 <_free_r>
    4200:	9b01      	ldr	r3, [sp, #4]
    4202:	f8d7 8008 	ldr.w	r8, [r7, #8]
    4206:	685a      	ldr	r2, [r3, #4]
    4208:	e749      	b.n	409e <_malloc_r+0x36e>
    420a:	f04f 0a01 	mov.w	sl, #1
    420e:	f8d7 8004 	ldr.w	r8, [r7, #4]
    4212:	1092      	asrs	r2, r2, #2
    4214:	4684      	mov	ip, r0
    4216:	fa0a f202 	lsl.w	r2, sl, r2
    421a:	ea48 0202 	orr.w	r2, r8, r2
    421e:	607a      	str	r2, [r7, #4]
    4220:	e78d      	b.n	413e <_malloc_r+0x40e>
    4222:	2a54      	cmp	r2, #84	; 0x54
    4224:	d824      	bhi.n	4270 <_malloc_r+0x540>
    4226:	ea4f 321c 	mov.w	r2, ip, lsr #12
    422a:	326e      	adds	r2, #110	; 0x6e
    422c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    4230:	e771      	b.n	4116 <_malloc_r+0x3e6>
    4232:	2301      	movs	r3, #1
    4234:	46d0      	mov	r8, sl
    4236:	f8ca 3004 	str.w	r3, [sl, #4]
    423a:	e7c6      	b.n	41ca <_malloc_r+0x49a>
    423c:	464a      	mov	r2, r9
    423e:	f01e 0f03 	tst.w	lr, #3
    4242:	4613      	mov	r3, r2
    4244:	f10e 3eff 	add.w	lr, lr, #4294967295
    4248:	d033      	beq.n	42b2 <_malloc_r+0x582>
    424a:	f853 2908 	ldr.w	r2, [r3], #-8
    424e:	429a      	cmp	r2, r3
    4250:	d0f5      	beq.n	423e <_malloc_r+0x50e>
    4252:	687b      	ldr	r3, [r7, #4]
    4254:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    4258:	459c      	cmp	ip, r3
    425a:	f63f ae8e 	bhi.w	3f7a <_malloc_r+0x24a>
    425e:	f1bc 0f00 	cmp.w	ip, #0
    4262:	f43f ae8a 	beq.w	3f7a <_malloc_r+0x24a>
    4266:	ea1c 0f03 	tst.w	ip, r3
    426a:	d027      	beq.n	42bc <_malloc_r+0x58c>
    426c:	46d6      	mov	lr, sl
    426e:	e60e      	b.n	3e8e <_malloc_r+0x15e>
    4270:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    4274:	d815      	bhi.n	42a2 <_malloc_r+0x572>
    4276:	ea4f 32dc 	mov.w	r2, ip, lsr #15
    427a:	3277      	adds	r2, #119	; 0x77
    427c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    4280:	e749      	b.n	4116 <_malloc_r+0x3e6>
    4282:	0508      	lsls	r0, r1, #20
    4284:	0d00      	lsrs	r0, r0, #20
    4286:	2800      	cmp	r0, #0
    4288:	f47f aeb6 	bne.w	3ff8 <_malloc_r+0x2c8>
    428c:	f8d7 8008 	ldr.w	r8, [r7, #8]
    4290:	444b      	add	r3, r9
    4292:	f043 0301 	orr.w	r3, r3, #1
    4296:	f8c8 3004 	str.w	r3, [r8, #4]
    429a:	e700      	b.n	409e <_malloc_r+0x36e>
    429c:	2101      	movs	r1, #1
    429e:	2500      	movs	r5, #0
    42a0:	e6d5      	b.n	404e <_malloc_r+0x31e>
    42a2:	f240 5054 	movw	r0, #1364	; 0x554
    42a6:	4282      	cmp	r2, r0
    42a8:	d90d      	bls.n	42c6 <_malloc_r+0x596>
    42aa:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
    42ae:	227e      	movs	r2, #126	; 0x7e
    42b0:	e731      	b.n	4116 <_malloc_r+0x3e6>
    42b2:	687b      	ldr	r3, [r7, #4]
    42b4:	ea23 030c 	bic.w	r3, r3, ip
    42b8:	607b      	str	r3, [r7, #4]
    42ba:	e7cb      	b.n	4254 <_malloc_r+0x524>
    42bc:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    42c0:	f10a 0a04 	add.w	sl, sl, #4
    42c4:	e7cf      	b.n	4266 <_malloc_r+0x536>
    42c6:	ea4f 429c 	mov.w	r2, ip, lsr #18
    42ca:	327c      	adds	r2, #124	; 0x7c
    42cc:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    42d0:	e721      	b.n	4116 <_malloc_r+0x3e6>
    42d2:	bf00      	nop

000042d4 <__malloc_lock>:
    42d4:	4770      	bx	lr
    42d6:	bf00      	nop

000042d8 <__malloc_unlock>:
    42d8:	4770      	bx	lr
    42da:	bf00      	nop

000042dc <printf>:
    42dc:	b40f      	push	{r0, r1, r2, r3}
    42de:	f240 0364 	movw	r3, #100	; 0x64
    42e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    42e6:	b510      	push	{r4, lr}
    42e8:	681c      	ldr	r4, [r3, #0]
    42ea:	b082      	sub	sp, #8
    42ec:	b124      	cbz	r4, 42f8 <printf+0x1c>
    42ee:	69a3      	ldr	r3, [r4, #24]
    42f0:	b913      	cbnz	r3, 42f8 <printf+0x1c>
    42f2:	4620      	mov	r0, r4
    42f4:	f004 fae0 	bl	88b8 <__sinit>
    42f8:	4620      	mov	r0, r4
    42fa:	ac05      	add	r4, sp, #20
    42fc:	9a04      	ldr	r2, [sp, #16]
    42fe:	4623      	mov	r3, r4
    4300:	6881      	ldr	r1, [r0, #8]
    4302:	9401      	str	r4, [sp, #4]
    4304:	f001 fc78 	bl	5bf8 <_vfprintf_r>
    4308:	b002      	add	sp, #8
    430a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    430e:	b004      	add	sp, #16
    4310:	4770      	bx	lr
    4312:	bf00      	nop

00004314 <_printf_r>:
    4314:	b40e      	push	{r1, r2, r3}
    4316:	b510      	push	{r4, lr}
    4318:	4604      	mov	r4, r0
    431a:	b083      	sub	sp, #12
    431c:	b118      	cbz	r0, 4326 <_printf_r+0x12>
    431e:	6983      	ldr	r3, [r0, #24]
    4320:	b90b      	cbnz	r3, 4326 <_printf_r+0x12>
    4322:	f004 fac9 	bl	88b8 <__sinit>
    4326:	4620      	mov	r0, r4
    4328:	ac06      	add	r4, sp, #24
    432a:	9a05      	ldr	r2, [sp, #20]
    432c:	4623      	mov	r3, r4
    432e:	6881      	ldr	r1, [r0, #8]
    4330:	9401      	str	r4, [sp, #4]
    4332:	f001 fc61 	bl	5bf8 <_vfprintf_r>
    4336:	b003      	add	sp, #12
    4338:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    433c:	b003      	add	sp, #12
    433e:	4770      	bx	lr

00004340 <_puts_r>:
    4340:	b530      	push	{r4, r5, lr}
    4342:	4604      	mov	r4, r0
    4344:	b089      	sub	sp, #36	; 0x24
    4346:	4608      	mov	r0, r1
    4348:	460d      	mov	r5, r1
    434a:	f000 f943 	bl	45d4 <strlen>
    434e:	f24c 731c 	movw	r3, #50972	; 0xc71c
    4352:	9501      	str	r5, [sp, #4]
    4354:	f2c0 0300 	movt	r3, #0
    4358:	9303      	str	r3, [sp, #12]
    435a:	9002      	str	r0, [sp, #8]
    435c:	1c43      	adds	r3, r0, #1
    435e:	9307      	str	r3, [sp, #28]
    4360:	2301      	movs	r3, #1
    4362:	9304      	str	r3, [sp, #16]
    4364:	ab01      	add	r3, sp, #4
    4366:	9305      	str	r3, [sp, #20]
    4368:	2302      	movs	r3, #2
    436a:	9306      	str	r3, [sp, #24]
    436c:	b10c      	cbz	r4, 4372 <_puts_r+0x32>
    436e:	69a3      	ldr	r3, [r4, #24]
    4370:	b1eb      	cbz	r3, 43ae <_puts_r+0x6e>
    4372:	f240 0364 	movw	r3, #100	; 0x64
    4376:	4620      	mov	r0, r4
    4378:	f2c2 0300 	movt	r3, #8192	; 0x2000
    437c:	681b      	ldr	r3, [r3, #0]
    437e:	689b      	ldr	r3, [r3, #8]
    4380:	899a      	ldrh	r2, [r3, #12]
    4382:	f412 5f00 	tst.w	r2, #8192	; 0x2000
    4386:	bf01      	itttt	eq
    4388:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
    438c:	819a      	strheq	r2, [r3, #12]
    438e:	6e59      	ldreq	r1, [r3, #100]	; 0x64
    4390:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
    4394:	68a1      	ldr	r1, [r4, #8]
    4396:	bf08      	it	eq
    4398:	665a      	streq	r2, [r3, #100]	; 0x64
    439a:	aa05      	add	r2, sp, #20
    439c:	f004 fbf0 	bl	8b80 <__sfvwrite_r>
    43a0:	2800      	cmp	r0, #0
    43a2:	bf14      	ite	ne
    43a4:	f04f 30ff 	movne.w	r0, #4294967295
    43a8:	200a      	moveq	r0, #10
    43aa:	b009      	add	sp, #36	; 0x24
    43ac:	bd30      	pop	{r4, r5, pc}
    43ae:	4620      	mov	r0, r4
    43b0:	f004 fa82 	bl	88b8 <__sinit>
    43b4:	e7dd      	b.n	4372 <_puts_r+0x32>
    43b6:	bf00      	nop

000043b8 <puts>:
    43b8:	f240 0364 	movw	r3, #100	; 0x64
    43bc:	4601      	mov	r1, r0
    43be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    43c2:	6818      	ldr	r0, [r3, #0]
    43c4:	e7bc      	b.n	4340 <_puts_r>
    43c6:	bf00      	nop

000043c8 <rand>:
    43c8:	b538      	push	{r3, r4, r5, lr}
    43ca:	f240 0464 	movw	r4, #100	; 0x64
    43ce:	f2c2 0400 	movt	r4, #8192	; 0x2000
    43d2:	6825      	ldr	r5, [r4, #0]
    43d4:	6ba8      	ldr	r0, [r5, #56]	; 0x38
    43d6:	b1d8      	cbz	r0, 4410 <rand+0x48>
    43d8:	6904      	ldr	r4, [r0, #16]
    43da:	f24f 4c2d 	movw	ip, #62509	; 0xf42d
    43de:	6945      	ldr	r5, [r0, #20]
    43e0:	f6c5 0c51 	movt	ip, #22609	; 0x5851
    43e4:	f647 712d 	movw	r1, #32557	; 0x7f2d
    43e8:	2201      	movs	r2, #1
    43ea:	f6c4 4195 	movt	r1, #19605	; 0x4c95
    43ee:	2300      	movs	r3, #0
    43f0:	fb04 fc0c 	mul.w	ip, r4, ip
    43f4:	fb05 cc01 	mla	ip, r5, r1, ip
    43f8:	fba1 4504 	umull	r4, r5, r1, r4
    43fc:	1912      	adds	r2, r2, r4
    43fe:	4465      	add	r5, ip
    4400:	eb43 0305 	adc.w	r3, r3, r5
    4404:	e9c0 2304 	strd	r2, r3, [r0, #16]
    4408:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
    440c:	4608      	mov	r0, r1
    440e:	bd38      	pop	{r3, r4, r5, pc}
    4410:	2018      	movs	r0, #24
    4412:	f7ff fc85 	bl	3d20 <malloc>
    4416:	6824      	ldr	r4, [r4, #0]
    4418:	a313      	add	r3, pc, #76	; (adr r3, 4468 <rand+0xa0>)
    441a:	e9d3 2300 	ldrd	r2, r3, [r3]
    441e:	f24f 412d 	movw	r1, #62509	; 0xf42d
    4422:	f6c5 0151 	movt	r1, #22609	; 0x5851
    4426:	f241 2c34 	movw	ip, #4660	; 0x1234
    442a:	63a8      	str	r0, [r5, #56]	; 0x38
    442c:	f64a 35cd 	movw	r5, #43981	; 0xabcd
    4430:	6ba0      	ldr	r0, [r4, #56]	; 0x38
    4432:	f243 340e 	movw	r4, #13070	; 0x330e
    4436:	8045      	strh	r5, [r0, #2]
    4438:	f64d 65ec 	movw	r5, #57068	; 0xdeec
    443c:	8004      	strh	r4, [r0, #0]
    443e:	f24e 646d 	movw	r4, #58989	; 0xe66d
    4442:	f8a0 c004 	strh.w	ip, [r0, #4]
    4446:	f04f 0c05 	mov.w	ip, #5
    444a:	80c4      	strh	r4, [r0, #6]
    444c:	f04f 040b 	mov.w	r4, #11
    4450:	8105      	strh	r5, [r0, #8]
    4452:	2500      	movs	r5, #0
    4454:	8184      	strh	r4, [r0, #12]
    4456:	2401      	movs	r4, #1
    4458:	f8a0 c00a 	strh.w	ip, [r0, #10]
    445c:	e9c0 4504 	strd	r4, r5, [r0, #16]
    4460:	e9c0 2304 	strd	r2, r3, [r0, #16]
    4464:	4608      	mov	r0, r1
    4466:	bd38      	pop	{r3, r4, r5, pc}
    4468:	4c957f2e 	.word	0x4c957f2e
    446c:	5851f42d 	.word	0x5851f42d

00004470 <srand>:
    4470:	b570      	push	{r4, r5, r6, lr}
    4472:	f240 0464 	movw	r4, #100	; 0x64
    4476:	f2c2 0400 	movt	r4, #8192	; 0x2000
    447a:	4606      	mov	r6, r0
    447c:	6825      	ldr	r5, [r4, #0]
    447e:	6bab      	ldr	r3, [r5, #56]	; 0x38
    4480:	b11b      	cbz	r3, 448a <srand+0x1a>
    4482:	2200      	movs	r2, #0
    4484:	611e      	str	r6, [r3, #16]
    4486:	615a      	str	r2, [r3, #20]
    4488:	bd70      	pop	{r4, r5, r6, pc}
    448a:	2018      	movs	r0, #24
    448c:	f7ff fc48 	bl	3d20 <malloc>
    4490:	6823      	ldr	r3, [r4, #0]
    4492:	f64a 31cd 	movw	r1, #43981	; 0xabcd
    4496:	f241 2234 	movw	r2, #4660	; 0x1234
    449a:	63a8      	str	r0, [r5, #56]	; 0x38
    449c:	f243 300e 	movw	r0, #13070	; 0x330e
    44a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    44a2:	8018      	strh	r0, [r3, #0]
    44a4:	f24e 606d 	movw	r0, #58989	; 0xe66d
    44a8:	8059      	strh	r1, [r3, #2]
    44aa:	f64d 61ec 	movw	r1, #57068	; 0xdeec
    44ae:	809a      	strh	r2, [r3, #4]
    44b0:	f04f 0205 	mov.w	r2, #5
    44b4:	80d8      	strh	r0, [r3, #6]
    44b6:	f04f 000b 	mov.w	r0, #11
    44ba:	8119      	strh	r1, [r3, #8]
    44bc:	2100      	movs	r1, #0
    44be:	815a      	strh	r2, [r3, #10]
    44c0:	2200      	movs	r2, #0
    44c2:	8198      	strh	r0, [r3, #12]
    44c4:	2001      	movs	r0, #1
    44c6:	e9c3 0104 	strd	r0, r1, [r3, #16]
    44ca:	611e      	str	r6, [r3, #16]
    44cc:	615a      	str	r2, [r3, #20]
    44ce:	bd70      	pop	{r4, r5, r6, pc}

000044d0 <_sbrk_r>:
    44d0:	b538      	push	{r3, r4, r5, lr}
    44d2:	f240 7494 	movw	r4, #1940	; 0x794
    44d6:	f2c2 0400 	movt	r4, #8192	; 0x2000
    44da:	4605      	mov	r5, r0
    44dc:	4608      	mov	r0, r1
    44de:	2300      	movs	r3, #0
    44e0:	6023      	str	r3, [r4, #0]
    44e2:	f7fc fe75 	bl	11d0 <_sbrk>
    44e6:	f1b0 3fff 	cmp.w	r0, #4294967295
    44ea:	d000      	beq.n	44ee <_sbrk_r+0x1e>
    44ec:	bd38      	pop	{r3, r4, r5, pc}
    44ee:	6823      	ldr	r3, [r4, #0]
    44f0:	2b00      	cmp	r3, #0
    44f2:	d0fb      	beq.n	44ec <_sbrk_r+0x1c>
    44f4:	602b      	str	r3, [r5, #0]
    44f6:	bd38      	pop	{r3, r4, r5, pc}

000044f8 <snprintf>:
    44f8:	b40c      	push	{r2, r3}
    44fa:	f240 0364 	movw	r3, #100	; 0x64
    44fe:	b5f0      	push	{r4, r5, r6, r7, lr}
    4500:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4504:	1e0c      	subs	r4, r1, #0
    4506:	b09d      	sub	sp, #116	; 0x74
    4508:	4605      	mov	r5, r0
    450a:	681e      	ldr	r6, [r3, #0]
    450c:	db28      	blt.n	4560 <snprintf+0x68>
    450e:	af23      	add	r7, sp, #140	; 0x8c
    4510:	9a22      	ldr	r2, [sp, #136]	; 0x88
    4512:	463b      	mov	r3, r7
    4514:	4630      	mov	r0, r6
    4516:	a901      	add	r1, sp, #4
    4518:	bf0c      	ite	eq
    451a:	46a4      	moveq	ip, r4
    451c:	f104 3cff 	addne.w	ip, r4, #4294967295
    4520:	f44f 7e02 	mov.w	lr, #520	; 0x208
    4524:	9505      	str	r5, [sp, #20]
    4526:	f8ad e010 	strh.w	lr, [sp, #16]
    452a:	f04f 3eff 	mov.w	lr, #4294967295
    452e:	f8cd c018 	str.w	ip, [sp, #24]
    4532:	9501      	str	r5, [sp, #4]
    4534:	f8ad e012 	strh.w	lr, [sp, #18]
    4538:	f8cd c00c 	str.w	ip, [sp, #12]
    453c:	971b      	str	r7, [sp, #108]	; 0x6c
    453e:	f000 f907 	bl	4750 <_svfprintf_r>
    4542:	f1b0 3fff 	cmp.w	r0, #4294967295
    4546:	db08      	blt.n	455a <snprintf+0x62>
    4548:	b114      	cbz	r4, 4550 <snprintf+0x58>
    454a:	9b01      	ldr	r3, [sp, #4]
    454c:	2200      	movs	r2, #0
    454e:	701a      	strb	r2, [r3, #0]
    4550:	b01d      	add	sp, #116	; 0x74
    4552:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    4556:	b002      	add	sp, #8
    4558:	4770      	bx	lr
    455a:	238b      	movs	r3, #139	; 0x8b
    455c:	6033      	str	r3, [r6, #0]
    455e:	e7f3      	b.n	4548 <snprintf+0x50>
    4560:	238b      	movs	r3, #139	; 0x8b
    4562:	f04f 30ff 	mov.w	r0, #4294967295
    4566:	6033      	str	r3, [r6, #0]
    4568:	e7f2      	b.n	4550 <snprintf+0x58>
    456a:	bf00      	nop

0000456c <_snprintf_r>:
    456c:	b408      	push	{r3}
    456e:	b5f0      	push	{r4, r5, r6, r7, lr}
    4570:	1e14      	subs	r4, r2, #0
    4572:	b09c      	sub	sp, #112	; 0x70
    4574:	4606      	mov	r6, r0
    4576:	460d      	mov	r5, r1
    4578:	db27      	blt.n	45ca <_snprintf_r+0x5e>
    457a:	af22      	add	r7, sp, #136	; 0x88
    457c:	9a21      	ldr	r2, [sp, #132]	; 0x84
    457e:	463b      	mov	r3, r7
    4580:	a901      	add	r1, sp, #4
    4582:	bf0c      	ite	eq
    4584:	46a4      	moveq	ip, r4
    4586:	f104 3cff 	addne.w	ip, r4, #4294967295
    458a:	f44f 7e02 	mov.w	lr, #520	; 0x208
    458e:	9505      	str	r5, [sp, #20]
    4590:	f8ad e010 	strh.w	lr, [sp, #16]
    4594:	f04f 3eff 	mov.w	lr, #4294967295
    4598:	f8cd c018 	str.w	ip, [sp, #24]
    459c:	9501      	str	r5, [sp, #4]
    459e:	f8ad e012 	strh.w	lr, [sp, #18]
    45a2:	f8cd c00c 	str.w	ip, [sp, #12]
    45a6:	971b      	str	r7, [sp, #108]	; 0x6c
    45a8:	f000 f8d2 	bl	4750 <_svfprintf_r>
    45ac:	f1b0 3fff 	cmp.w	r0, #4294967295
    45b0:	db08      	blt.n	45c4 <_snprintf_r+0x58>
    45b2:	b114      	cbz	r4, 45ba <_snprintf_r+0x4e>
    45b4:	9b01      	ldr	r3, [sp, #4]
    45b6:	2200      	movs	r2, #0
    45b8:	701a      	strb	r2, [r3, #0]
    45ba:	b01c      	add	sp, #112	; 0x70
    45bc:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    45c0:	b001      	add	sp, #4
    45c2:	4770      	bx	lr
    45c4:	238b      	movs	r3, #139	; 0x8b
    45c6:	6033      	str	r3, [r6, #0]
    45c8:	e7f3      	b.n	45b2 <_snprintf_r+0x46>
    45ca:	238b      	movs	r3, #139	; 0x8b
    45cc:	6003      	str	r3, [r0, #0]
    45ce:	f04f 30ff 	mov.w	r0, #4294967295
    45d2:	e7f2      	b.n	45ba <_snprintf_r+0x4e>

000045d4 <strlen>:
    45d4:	f020 0103 	bic.w	r1, r0, #3
    45d8:	f010 0003 	ands.w	r0, r0, #3
    45dc:	f1c0 0000 	rsb	r0, r0, #0
    45e0:	f851 3b04 	ldr.w	r3, [r1], #4
    45e4:	f100 0c04 	add.w	ip, r0, #4
    45e8:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    45ec:	f06f 0200 	mvn.w	r2, #0
    45f0:	bf1c      	itt	ne
    45f2:	fa22 f20c 	lsrne.w	r2, r2, ip
    45f6:	4313      	orrne	r3, r2
    45f8:	f04f 0c01 	mov.w	ip, #1
    45fc:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    4600:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    4604:	eba3 020c 	sub.w	r2, r3, ip
    4608:	ea22 0203 	bic.w	r2, r2, r3
    460c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    4610:	bf04      	itt	eq
    4612:	f851 3b04 	ldreq.w	r3, [r1], #4
    4616:	3004      	addeq	r0, #4
    4618:	d0f4      	beq.n	4604 <strlen+0x30>
    461a:	f013 0fff 	tst.w	r3, #255	; 0xff
    461e:	bf1f      	itttt	ne
    4620:	3001      	addne	r0, #1
    4622:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    4626:	3001      	addne	r0, #1
    4628:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    462c:	bf18      	it	ne
    462e:	3001      	addne	r0, #1
    4630:	4770      	bx	lr
    4632:	bf00      	nop

00004634 <__sprint_r>:
    4634:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4638:	b085      	sub	sp, #20
    463a:	4692      	mov	sl, r2
    463c:	460c      	mov	r4, r1
    463e:	9003      	str	r0, [sp, #12]
    4640:	6890      	ldr	r0, [r2, #8]
    4642:	6817      	ldr	r7, [r2, #0]
    4644:	2800      	cmp	r0, #0
    4646:	f000 8081 	beq.w	474c <__sprint_r+0x118>
    464a:	f04f 0900 	mov.w	r9, #0
    464e:	680b      	ldr	r3, [r1, #0]
    4650:	464d      	mov	r5, r9
    4652:	2d00      	cmp	r5, #0
    4654:	d054      	beq.n	4700 <__sprint_r+0xcc>
    4656:	68a6      	ldr	r6, [r4, #8]
    4658:	42b5      	cmp	r5, r6
    465a:	46b0      	mov	r8, r6
    465c:	bf3e      	ittt	cc
    465e:	4618      	movcc	r0, r3
    4660:	462e      	movcc	r6, r5
    4662:	46a8      	movcc	r8, r5
    4664:	d33c      	bcc.n	46e0 <__sprint_r+0xac>
    4666:	89a0      	ldrh	r0, [r4, #12]
    4668:	f410 6f90 	tst.w	r0, #1152	; 0x480
    466c:	bf08      	it	eq
    466e:	4618      	moveq	r0, r3
    4670:	d036      	beq.n	46e0 <__sprint_r+0xac>
    4672:	6962      	ldr	r2, [r4, #20]
    4674:	6921      	ldr	r1, [r4, #16]
    4676:	eb02 0b42 	add.w	fp, r2, r2, lsl #1
    467a:	1a5b      	subs	r3, r3, r1
    467c:	f103 0c01 	add.w	ip, r3, #1
    4680:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
    4684:	44ac      	add	ip, r5
    4686:	ea4f 0b6b 	mov.w	fp, fp, asr #1
    468a:	45e3      	cmp	fp, ip
    468c:	465a      	mov	r2, fp
    468e:	bf3c      	itt	cc
    4690:	46e3      	movcc	fp, ip
    4692:	465a      	movcc	r2, fp
    4694:	f410 6f80 	tst.w	r0, #1024	; 0x400
    4698:	d037      	beq.n	470a <__sprint_r+0xd6>
    469a:	4611      	mov	r1, r2
    469c:	9803      	ldr	r0, [sp, #12]
    469e:	9301      	str	r3, [sp, #4]
    46a0:	f7ff fb46 	bl	3d30 <_malloc_r>
    46a4:	9b01      	ldr	r3, [sp, #4]
    46a6:	2800      	cmp	r0, #0
    46a8:	d03b      	beq.n	4722 <__sprint_r+0xee>
    46aa:	461a      	mov	r2, r3
    46ac:	6921      	ldr	r1, [r4, #16]
    46ae:	9301      	str	r3, [sp, #4]
    46b0:	9002      	str	r0, [sp, #8]
    46b2:	f004 fd31 	bl	9118 <memcpy>
    46b6:	89a2      	ldrh	r2, [r4, #12]
    46b8:	9b01      	ldr	r3, [sp, #4]
    46ba:	f8dd c008 	ldr.w	ip, [sp, #8]
    46be:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    46c2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    46c6:	81a2      	strh	r2, [r4, #12]
    46c8:	462e      	mov	r6, r5
    46ca:	46a8      	mov	r8, r5
    46cc:	ebc3 020b 	rsb	r2, r3, fp
    46d0:	eb0c 0003 	add.w	r0, ip, r3
    46d4:	60a2      	str	r2, [r4, #8]
    46d6:	f8c4 c010 	str.w	ip, [r4, #16]
    46da:	6020      	str	r0, [r4, #0]
    46dc:	f8c4 b014 	str.w	fp, [r4, #20]
    46e0:	4642      	mov	r2, r8
    46e2:	4649      	mov	r1, r9
    46e4:	f004 fde0 	bl	92a8 <memmove>
    46e8:	68a2      	ldr	r2, [r4, #8]
    46ea:	6823      	ldr	r3, [r4, #0]
    46ec:	1b96      	subs	r6, r2, r6
    46ee:	60a6      	str	r6, [r4, #8]
    46f0:	f8da 2008 	ldr.w	r2, [sl, #8]
    46f4:	4443      	add	r3, r8
    46f6:	6023      	str	r3, [r4, #0]
    46f8:	1b55      	subs	r5, r2, r5
    46fa:	f8ca 5008 	str.w	r5, [sl, #8]
    46fe:	b1fd      	cbz	r5, 4740 <__sprint_r+0x10c>
    4700:	f8d7 9000 	ldr.w	r9, [r7]
    4704:	687d      	ldr	r5, [r7, #4]
    4706:	3708      	adds	r7, #8
    4708:	e7a3      	b.n	4652 <__sprint_r+0x1e>
    470a:	9803      	ldr	r0, [sp, #12]
    470c:	9301      	str	r3, [sp, #4]
    470e:	f005 fb3d 	bl	9d8c <_realloc_r>
    4712:	9b01      	ldr	r3, [sp, #4]
    4714:	4684      	mov	ip, r0
    4716:	2800      	cmp	r0, #0
    4718:	d1d6      	bne.n	46c8 <__sprint_r+0x94>
    471a:	9803      	ldr	r0, [sp, #12]
    471c:	6921      	ldr	r1, [r4, #16]
    471e:	f004 f94f 	bl	89c0 <_free_r>
    4722:	9a03      	ldr	r2, [sp, #12]
    4724:	230c      	movs	r3, #12
    4726:	f04f 30ff 	mov.w	r0, #4294967295
    472a:	6013      	str	r3, [r2, #0]
    472c:	2300      	movs	r3, #0
    472e:	89a2      	ldrh	r2, [r4, #12]
    4730:	f8ca 3004 	str.w	r3, [sl, #4]
    4734:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    4738:	f8ca 3008 	str.w	r3, [sl, #8]
    473c:	81a2      	strh	r2, [r4, #12]
    473e:	e002      	b.n	4746 <__sprint_r+0x112>
    4740:	4628      	mov	r0, r5
    4742:	f8ca 5004 	str.w	r5, [sl, #4]
    4746:	b005      	add	sp, #20
    4748:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    474c:	6050      	str	r0, [r2, #4]
    474e:	e7fa      	b.n	4746 <__sprint_r+0x112>

00004750 <_svfprintf_r>:
    4750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4754:	b0c5      	sub	sp, #276	; 0x114
    4756:	460e      	mov	r6, r1
    4758:	469a      	mov	sl, r3
    475a:	4615      	mov	r5, r2
    475c:	9009      	str	r0, [sp, #36]	; 0x24
    475e:	f004 fbff 	bl	8f60 <_localeconv_r>
    4762:	89b3      	ldrh	r3, [r6, #12]
    4764:	f013 0f80 	tst.w	r3, #128	; 0x80
    4768:	6800      	ldr	r0, [r0, #0]
    476a:	901b      	str	r0, [sp, #108]	; 0x6c
    476c:	d003      	beq.n	4776 <_svfprintf_r+0x26>
    476e:	6933      	ldr	r3, [r6, #16]
    4770:	2b00      	cmp	r3, #0
    4772:	f001 808c 	beq.w	588e <_svfprintf_r+0x113e>
    4776:	f10d 0974 	add.w	r9, sp, #116	; 0x74
    477a:	46b3      	mov	fp, r6
    477c:	464c      	mov	r4, r9
    477e:	2200      	movs	r2, #0
    4780:	9210      	str	r2, [sp, #64]	; 0x40
    4782:	2300      	movs	r3, #0
    4784:	9218      	str	r2, [sp, #96]	; 0x60
    4786:	9217      	str	r2, [sp, #92]	; 0x5c
    4788:	921a      	str	r2, [sp, #104]	; 0x68
    478a:	920d      	str	r2, [sp, #52]	; 0x34
    478c:	aa2d      	add	r2, sp, #180	; 0xb4
    478e:	9319      	str	r3, [sp, #100]	; 0x64
    4790:	3228      	adds	r2, #40	; 0x28
    4792:	f10d 03f7 	add.w	r3, sp, #247	; 0xf7
    4796:	9216      	str	r2, [sp, #88]	; 0x58
    4798:	9307      	str	r3, [sp, #28]
    479a:	2300      	movs	r3, #0
    479c:	f8cd 90dc 	str.w	r9, [sp, #220]	; 0xdc
    47a0:	9338      	str	r3, [sp, #224]	; 0xe0
    47a2:	9339      	str	r3, [sp, #228]	; 0xe4
    47a4:	782b      	ldrb	r3, [r5, #0]
    47a6:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
    47aa:	bf18      	it	ne
    47ac:	2201      	movne	r2, #1
    47ae:	2b00      	cmp	r3, #0
    47b0:	bf0c      	ite	eq
    47b2:	2200      	moveq	r2, #0
    47b4:	f002 0201 	andne.w	r2, r2, #1
    47b8:	b302      	cbz	r2, 47fc <_svfprintf_r+0xac>
    47ba:	462e      	mov	r6, r5
    47bc:	f816 3f01 	ldrb.w	r3, [r6, #1]!
    47c0:	1e1a      	subs	r2, r3, #0
    47c2:	bf18      	it	ne
    47c4:	2201      	movne	r2, #1
    47c6:	2b25      	cmp	r3, #37	; 0x25
    47c8:	bf0c      	ite	eq
    47ca:	2200      	moveq	r2, #0
    47cc:	f002 0201 	andne.w	r2, r2, #1
    47d0:	2a00      	cmp	r2, #0
    47d2:	d1f3      	bne.n	47bc <_svfprintf_r+0x6c>
    47d4:	1b77      	subs	r7, r6, r5
    47d6:	bf08      	it	eq
    47d8:	4635      	moveq	r5, r6
    47da:	d00f      	beq.n	47fc <_svfprintf_r+0xac>
    47dc:	6067      	str	r7, [r4, #4]
    47de:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    47e0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    47e2:	3301      	adds	r3, #1
    47e4:	6025      	str	r5, [r4, #0]
    47e6:	19d2      	adds	r2, r2, r7
    47e8:	2b07      	cmp	r3, #7
    47ea:	9239      	str	r2, [sp, #228]	; 0xe4
    47ec:	9338      	str	r3, [sp, #224]	; 0xe0
    47ee:	dc79      	bgt.n	48e4 <_svfprintf_r+0x194>
    47f0:	3408      	adds	r4, #8
    47f2:	980d      	ldr	r0, [sp, #52]	; 0x34
    47f4:	4635      	mov	r5, r6
    47f6:	19c0      	adds	r0, r0, r7
    47f8:	900d      	str	r0, [sp, #52]	; 0x34
    47fa:	7833      	ldrb	r3, [r6, #0]
    47fc:	2b00      	cmp	r3, #0
    47fe:	f000 8737 	beq.w	5670 <_svfprintf_r+0xf20>
    4802:	2100      	movs	r1, #0
    4804:	f04f 0200 	mov.w	r2, #0
    4808:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
    480c:	1c6b      	adds	r3, r5, #1
    480e:	910c      	str	r1, [sp, #48]	; 0x30
    4810:	f04f 38ff 	mov.w	r8, #4294967295
    4814:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    4818:	468a      	mov	sl, r1
    481a:	786a      	ldrb	r2, [r5, #1]
    481c:	202b      	movs	r0, #43	; 0x2b
    481e:	f04f 0c20 	mov.w	ip, #32
    4822:	1c5d      	adds	r5, r3, #1
    4824:	f1a2 0320 	sub.w	r3, r2, #32
    4828:	2b58      	cmp	r3, #88	; 0x58
    482a:	f200 8219 	bhi.w	4c60 <_svfprintf_r+0x510>
    482e:	e8df f013 	tbh	[pc, r3, lsl #1]
    4832:	0229      	.short	0x0229
    4834:	02170217 	.word	0x02170217
    4838:	02170235 	.word	0x02170235
    483c:	02170217 	.word	0x02170217
    4840:	02170217 	.word	0x02170217
    4844:	023c0217 	.word	0x023c0217
    4848:	02170248 	.word	0x02170248
    484c:	02cf02c8 	.word	0x02cf02c8
    4850:	02ef0217 	.word	0x02ef0217
    4854:	02f602f6 	.word	0x02f602f6
    4858:	02f602f6 	.word	0x02f602f6
    485c:	02f602f6 	.word	0x02f602f6
    4860:	02f602f6 	.word	0x02f602f6
    4864:	021702f6 	.word	0x021702f6
    4868:	02170217 	.word	0x02170217
    486c:	02170217 	.word	0x02170217
    4870:	02170217 	.word	0x02170217
    4874:	02170217 	.word	0x02170217
    4878:	024f0217 	.word	0x024f0217
    487c:	02170288 	.word	0x02170288
    4880:	02170288 	.word	0x02170288
    4884:	02170217 	.word	0x02170217
    4888:	02c10217 	.word	0x02c10217
    488c:	02170217 	.word	0x02170217
    4890:	021703ee 	.word	0x021703ee
    4894:	02170217 	.word	0x02170217
    4898:	02170217 	.word	0x02170217
    489c:	02170393 	.word	0x02170393
    48a0:	03ad0217 	.word	0x03ad0217
    48a4:	02170217 	.word	0x02170217
    48a8:	02170217 	.word	0x02170217
    48ac:	02170217 	.word	0x02170217
    48b0:	02170217 	.word	0x02170217
    48b4:	02170217 	.word	0x02170217
    48b8:	03d803c7 	.word	0x03d803c7
    48bc:	02880288 	.word	0x02880288
    48c0:	030b0288 	.word	0x030b0288
    48c4:	021703d8 	.word	0x021703d8
    48c8:	030f0217 	.word	0x030f0217
    48cc:	03190217 	.word	0x03190217
    48d0:	033e0329 	.word	0x033e0329
    48d4:	0217038c 	.word	0x0217038c
    48d8:	02170359 	.word	0x02170359
    48dc:	02170384 	.word	0x02170384
    48e0:	00ea0217 	.word	0x00ea0217
    48e4:	9809      	ldr	r0, [sp, #36]	; 0x24
    48e6:	4659      	mov	r1, fp
    48e8:	aa37      	add	r2, sp, #220	; 0xdc
    48ea:	f7ff fea3 	bl	4634 <__sprint_r>
    48ee:	2800      	cmp	r0, #0
    48f0:	d17c      	bne.n	49ec <_svfprintf_r+0x29c>
    48f2:	464c      	mov	r4, r9
    48f4:	e77d      	b.n	47f2 <_svfprintf_r+0xa2>
    48f6:	9918      	ldr	r1, [sp, #96]	; 0x60
    48f8:	2901      	cmp	r1, #1
    48fa:	f340 8452 	ble.w	51a2 <_svfprintf_r+0xa52>
    48fe:	9a11      	ldr	r2, [sp, #68]	; 0x44
    4900:	2301      	movs	r3, #1
    4902:	6063      	str	r3, [r4, #4]
    4904:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    4906:	6022      	str	r2, [r4, #0]
    4908:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    490a:	3301      	adds	r3, #1
    490c:	9338      	str	r3, [sp, #224]	; 0xe0
    490e:	3201      	adds	r2, #1
    4910:	2b07      	cmp	r3, #7
    4912:	9239      	str	r2, [sp, #228]	; 0xe4
    4914:	f300 8596 	bgt.w	5444 <_svfprintf_r+0xcf4>
    4918:	3408      	adds	r4, #8
    491a:	2301      	movs	r3, #1
    491c:	6063      	str	r3, [r4, #4]
    491e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    4920:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    4922:	3301      	adds	r3, #1
    4924:	981b      	ldr	r0, [sp, #108]	; 0x6c
    4926:	3201      	adds	r2, #1
    4928:	2b07      	cmp	r3, #7
    492a:	9239      	str	r2, [sp, #228]	; 0xe4
    492c:	6020      	str	r0, [r4, #0]
    492e:	9338      	str	r3, [sp, #224]	; 0xe0
    4930:	f300 857d 	bgt.w	542e <_svfprintf_r+0xcde>
    4934:	3408      	adds	r4, #8
    4936:	9810      	ldr	r0, [sp, #64]	; 0x40
    4938:	2200      	movs	r2, #0
    493a:	2300      	movs	r3, #0
    493c:	9919      	ldr	r1, [sp, #100]	; 0x64
    493e:	f7ff f945 	bl	3bcc <__aeabi_dcmpeq>
    4942:	2800      	cmp	r0, #0
    4944:	f040 8503 	bne.w	534e <_svfprintf_r+0xbfe>
    4948:	9918      	ldr	r1, [sp, #96]	; 0x60
    494a:	9b11      	ldr	r3, [sp, #68]	; 0x44
    494c:	1e4a      	subs	r2, r1, #1
    494e:	6062      	str	r2, [r4, #4]
    4950:	1c59      	adds	r1, r3, #1
    4952:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    4954:	6021      	str	r1, [r4, #0]
    4956:	9939      	ldr	r1, [sp, #228]	; 0xe4
    4958:	3301      	adds	r3, #1
    495a:	9338      	str	r3, [sp, #224]	; 0xe0
    495c:	188a      	adds	r2, r1, r2
    495e:	2b07      	cmp	r3, #7
    4960:	9239      	str	r2, [sp, #228]	; 0xe4
    4962:	f300 842f 	bgt.w	51c4 <_svfprintf_r+0xa74>
    4966:	3408      	adds	r4, #8
    4968:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    496a:	981a      	ldr	r0, [sp, #104]	; 0x68
    496c:	6062      	str	r2, [r4, #4]
    496e:	aa3e      	add	r2, sp, #248	; 0xf8
    4970:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    4972:	6022      	str	r2, [r4, #0]
    4974:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    4976:	3301      	adds	r3, #1
    4978:	9338      	str	r3, [sp, #224]	; 0xe0
    497a:	1812      	adds	r2, r2, r0
    497c:	2b07      	cmp	r3, #7
    497e:	9239      	str	r2, [sp, #228]	; 0xe4
    4980:	f300 814f 	bgt.w	4c22 <_svfprintf_r+0x4d2>
    4984:	f104 0308 	add.w	r3, r4, #8
    4988:	f01a 0f04 	tst.w	sl, #4
    498c:	f000 8156 	beq.w	4c3c <_svfprintf_r+0x4ec>
    4990:	990c      	ldr	r1, [sp, #48]	; 0x30
    4992:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4994:	1a8e      	subs	r6, r1, r2
    4996:	2e00      	cmp	r6, #0
    4998:	f340 8150 	ble.w	4c3c <_svfprintf_r+0x4ec>
    499c:	2e10      	cmp	r6, #16
    499e:	f24c 7720 	movw	r7, #50976	; 0xc720
    49a2:	bfd8      	it	le
    49a4:	f2c0 0700 	movtle	r7, #0
    49a8:	f340 83de 	ble.w	5168 <_svfprintf_r+0xa18>
    49ac:	2410      	movs	r4, #16
    49ae:	f2c0 0700 	movt	r7, #0
    49b2:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    49b6:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
    49ba:	e003      	b.n	49c4 <_svfprintf_r+0x274>
    49bc:	3e10      	subs	r6, #16
    49be:	2e10      	cmp	r6, #16
    49c0:	f340 83d2 	ble.w	5168 <_svfprintf_r+0xa18>
    49c4:	605c      	str	r4, [r3, #4]
    49c6:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    49c8:	9939      	ldr	r1, [sp, #228]	; 0xe4
    49ca:	3201      	adds	r2, #1
    49cc:	601f      	str	r7, [r3, #0]
    49ce:	3110      	adds	r1, #16
    49d0:	2a07      	cmp	r2, #7
    49d2:	9139      	str	r1, [sp, #228]	; 0xe4
    49d4:	f103 0308 	add.w	r3, r3, #8
    49d8:	9238      	str	r2, [sp, #224]	; 0xe0
    49da:	ddef      	ble.n	49bc <_svfprintf_r+0x26c>
    49dc:	4650      	mov	r0, sl
    49de:	4659      	mov	r1, fp
    49e0:	4642      	mov	r2, r8
    49e2:	f7ff fe27 	bl	4634 <__sprint_r>
    49e6:	464b      	mov	r3, r9
    49e8:	2800      	cmp	r0, #0
    49ea:	d0e7      	beq.n	49bc <_svfprintf_r+0x26c>
    49ec:	465e      	mov	r6, fp
    49ee:	89b3      	ldrh	r3, [r6, #12]
    49f0:	980d      	ldr	r0, [sp, #52]	; 0x34
    49f2:	f013 0f40 	tst.w	r3, #64	; 0x40
    49f6:	bf18      	it	ne
    49f8:	f04f 30ff 	movne.w	r0, #4294967295
    49fc:	900d      	str	r0, [sp, #52]	; 0x34
    49fe:	980d      	ldr	r0, [sp, #52]	; 0x34
    4a00:	b045      	add	sp, #276	; 0x114
    4a02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4a06:	f01a 0f20 	tst.w	sl, #32
    4a0a:	f24c 7064 	movw	r0, #51044	; 0xc764
    4a0e:	f2c0 0000 	movt	r0, #0
    4a12:	9214      	str	r2, [sp, #80]	; 0x50
    4a14:	9017      	str	r0, [sp, #92]	; 0x5c
    4a16:	f000 82c3 	beq.w	4fa0 <_svfprintf_r+0x850>
    4a1a:	990a      	ldr	r1, [sp, #40]	; 0x28
    4a1c:	1dcb      	adds	r3, r1, #7
    4a1e:	f023 0307 	bic.w	r3, r3, #7
    4a22:	f103 0208 	add.w	r2, r3, #8
    4a26:	920a      	str	r2, [sp, #40]	; 0x28
    4a28:	e9d3 6700 	ldrd	r6, r7, [r3]
    4a2c:	ea56 0107 	orrs.w	r1, r6, r7
    4a30:	bf0c      	ite	eq
    4a32:	2200      	moveq	r2, #0
    4a34:	2201      	movne	r2, #1
    4a36:	ea1a 0f02 	tst.w	sl, r2
    4a3a:	f040 84bc 	bne.w	53b6 <_svfprintf_r+0xc66>
    4a3e:	2302      	movs	r3, #2
    4a40:	f04f 0100 	mov.w	r1, #0
    4a44:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    4a48:	f1b8 0f00 	cmp.w	r8, #0
    4a4c:	bfa8      	it	ge
    4a4e:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    4a52:	f1b8 0f00 	cmp.w	r8, #0
    4a56:	bf18      	it	ne
    4a58:	f042 0201 	orrne.w	r2, r2, #1
    4a5c:	2a00      	cmp	r2, #0
    4a5e:	f000 8160 	beq.w	4d22 <_svfprintf_r+0x5d2>
    4a62:	2b01      	cmp	r3, #1
    4a64:	f000 8434 	beq.w	52d0 <_svfprintf_r+0xb80>
    4a68:	2b02      	cmp	r3, #2
    4a6a:	f000 8417 	beq.w	529c <_svfprintf_r+0xb4c>
    4a6e:	9916      	ldr	r1, [sp, #88]	; 0x58
    4a70:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    4a74:	9111      	str	r1, [sp, #68]	; 0x44
    4a76:	ea4f 08d6 	mov.w	r8, r6, lsr #3
    4a7a:	ea4f 0cd7 	mov.w	ip, r7, lsr #3
    4a7e:	ea48 7847 	orr.w	r8, r8, r7, lsl #29
    4a82:	f006 0007 	and.w	r0, r6, #7
    4a86:	4667      	mov	r7, ip
    4a88:	4646      	mov	r6, r8
    4a8a:	3030      	adds	r0, #48	; 0x30
    4a8c:	ea56 0207 	orrs.w	r2, r6, r7
    4a90:	f801 0d01 	strb.w	r0, [r1, #-1]!
    4a94:	d1ef      	bne.n	4a76 <_svfprintf_r+0x326>
    4a96:	f01a 0f01 	tst.w	sl, #1
    4a9a:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    4a9e:	9111      	str	r1, [sp, #68]	; 0x44
    4aa0:	f040 84db 	bne.w	545a <_svfprintf_r+0xd0a>
    4aa4:	9b16      	ldr	r3, [sp, #88]	; 0x58
    4aa6:	1a5b      	subs	r3, r3, r1
    4aa8:	930e      	str	r3, [sp, #56]	; 0x38
    4aaa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    4aac:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
    4ab0:	4543      	cmp	r3, r8
    4ab2:	bfb8      	it	lt
    4ab4:	4643      	movlt	r3, r8
    4ab6:	930b      	str	r3, [sp, #44]	; 0x2c
    4ab8:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    4abc:	b113      	cbz	r3, 4ac4 <_svfprintf_r+0x374>
    4abe:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4ac0:	3101      	adds	r1, #1
    4ac2:	910b      	str	r1, [sp, #44]	; 0x2c
    4ac4:	f01a 0202 	ands.w	r2, sl, #2
    4ac8:	9213      	str	r2, [sp, #76]	; 0x4c
    4aca:	d002      	beq.n	4ad2 <_svfprintf_r+0x382>
    4acc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    4ace:	3302      	adds	r3, #2
    4ad0:	930b      	str	r3, [sp, #44]	; 0x2c
    4ad2:	f01a 0084 	ands.w	r0, sl, #132	; 0x84
    4ad6:	9012      	str	r0, [sp, #72]	; 0x48
    4ad8:	d138      	bne.n	4b4c <_svfprintf_r+0x3fc>
    4ada:	990c      	ldr	r1, [sp, #48]	; 0x30
    4adc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4ade:	1a8e      	subs	r6, r1, r2
    4ae0:	2e00      	cmp	r6, #0
    4ae2:	dd33      	ble.n	4b4c <_svfprintf_r+0x3fc>
    4ae4:	2e10      	cmp	r6, #16
    4ae6:	f24c 7720 	movw	r7, #50976	; 0xc720
    4aea:	bfd8      	it	le
    4aec:	f2c0 0700 	movtle	r7, #0
    4af0:	dd20      	ble.n	4b34 <_svfprintf_r+0x3e4>
    4af2:	f04f 0810 	mov.w	r8, #16
    4af6:	f2c0 0700 	movt	r7, #0
    4afa:	e002      	b.n	4b02 <_svfprintf_r+0x3b2>
    4afc:	3e10      	subs	r6, #16
    4afe:	2e10      	cmp	r6, #16
    4b00:	dd18      	ble.n	4b34 <_svfprintf_r+0x3e4>
    4b02:	f8c4 8004 	str.w	r8, [r4, #4]
    4b06:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    4b08:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    4b0a:	3301      	adds	r3, #1
    4b0c:	6027      	str	r7, [r4, #0]
    4b0e:	3210      	adds	r2, #16
    4b10:	2b07      	cmp	r3, #7
    4b12:	9239      	str	r2, [sp, #228]	; 0xe4
    4b14:	f104 0408 	add.w	r4, r4, #8
    4b18:	9338      	str	r3, [sp, #224]	; 0xe0
    4b1a:	ddef      	ble.n	4afc <_svfprintf_r+0x3ac>
    4b1c:	9809      	ldr	r0, [sp, #36]	; 0x24
    4b1e:	4659      	mov	r1, fp
    4b20:	aa37      	add	r2, sp, #220	; 0xdc
    4b22:	464c      	mov	r4, r9
    4b24:	f7ff fd86 	bl	4634 <__sprint_r>
    4b28:	2800      	cmp	r0, #0
    4b2a:	f47f af5f 	bne.w	49ec <_svfprintf_r+0x29c>
    4b2e:	3e10      	subs	r6, #16
    4b30:	2e10      	cmp	r6, #16
    4b32:	dce6      	bgt.n	4b02 <_svfprintf_r+0x3b2>
    4b34:	6066      	str	r6, [r4, #4]
    4b36:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    4b38:	6027      	str	r7, [r4, #0]
    4b3a:	1c5a      	adds	r2, r3, #1
    4b3c:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    4b3e:	9238      	str	r2, [sp, #224]	; 0xe0
    4b40:	199b      	adds	r3, r3, r6
    4b42:	2a07      	cmp	r2, #7
    4b44:	9339      	str	r3, [sp, #228]	; 0xe4
    4b46:	f300 83f7 	bgt.w	5338 <_svfprintf_r+0xbe8>
    4b4a:	3408      	adds	r4, #8
    4b4c:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    4b50:	b173      	cbz	r3, 4b70 <_svfprintf_r+0x420>
    4b52:	2301      	movs	r3, #1
    4b54:	6063      	str	r3, [r4, #4]
    4b56:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    4b58:	aa43      	add	r2, sp, #268	; 0x10c
    4b5a:	3203      	adds	r2, #3
    4b5c:	6022      	str	r2, [r4, #0]
    4b5e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    4b60:	3301      	adds	r3, #1
    4b62:	9338      	str	r3, [sp, #224]	; 0xe0
    4b64:	3201      	adds	r2, #1
    4b66:	2b07      	cmp	r3, #7
    4b68:	9239      	str	r2, [sp, #228]	; 0xe4
    4b6a:	f300 8340 	bgt.w	51ee <_svfprintf_r+0xa9e>
    4b6e:	3408      	adds	r4, #8
    4b70:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    4b72:	b16b      	cbz	r3, 4b90 <_svfprintf_r+0x440>
    4b74:	2302      	movs	r3, #2
    4b76:	6063      	str	r3, [r4, #4]
    4b78:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    4b7a:	aa43      	add	r2, sp, #268	; 0x10c
    4b7c:	6022      	str	r2, [r4, #0]
    4b7e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    4b80:	3301      	adds	r3, #1
    4b82:	9338      	str	r3, [sp, #224]	; 0xe0
    4b84:	3202      	adds	r2, #2
    4b86:	2b07      	cmp	r3, #7
    4b88:	9239      	str	r2, [sp, #228]	; 0xe4
    4b8a:	f300 833a 	bgt.w	5202 <_svfprintf_r+0xab2>
    4b8e:	3408      	adds	r4, #8
    4b90:	9812      	ldr	r0, [sp, #72]	; 0x48
    4b92:	2880      	cmp	r0, #128	; 0x80
    4b94:	f000 82b2 	beq.w	50fc <_svfprintf_r+0x9ac>
    4b98:	9815      	ldr	r0, [sp, #84]	; 0x54
    4b9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    4b9c:	1ac6      	subs	r6, r0, r3
    4b9e:	2e00      	cmp	r6, #0
    4ba0:	dd2e      	ble.n	4c00 <_svfprintf_r+0x4b0>
    4ba2:	2e10      	cmp	r6, #16
    4ba4:	4fa7      	ldr	r7, [pc, #668]	; (4e44 <_svfprintf_r+0x6f4>)
    4ba6:	bfc8      	it	gt
    4ba8:	f04f 0810 	movgt.w	r8, #16
    4bac:	dc03      	bgt.n	4bb6 <_svfprintf_r+0x466>
    4bae:	e01b      	b.n	4be8 <_svfprintf_r+0x498>
    4bb0:	3e10      	subs	r6, #16
    4bb2:	2e10      	cmp	r6, #16
    4bb4:	dd18      	ble.n	4be8 <_svfprintf_r+0x498>
    4bb6:	f8c4 8004 	str.w	r8, [r4, #4]
    4bba:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    4bbc:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    4bbe:	3301      	adds	r3, #1
    4bc0:	6027      	str	r7, [r4, #0]
    4bc2:	3210      	adds	r2, #16
    4bc4:	2b07      	cmp	r3, #7
    4bc6:	9239      	str	r2, [sp, #228]	; 0xe4
    4bc8:	f104 0408 	add.w	r4, r4, #8
    4bcc:	9338      	str	r3, [sp, #224]	; 0xe0
    4bce:	ddef      	ble.n	4bb0 <_svfprintf_r+0x460>
    4bd0:	9809      	ldr	r0, [sp, #36]	; 0x24
    4bd2:	4659      	mov	r1, fp
    4bd4:	aa37      	add	r2, sp, #220	; 0xdc
    4bd6:	464c      	mov	r4, r9
    4bd8:	f7ff fd2c 	bl	4634 <__sprint_r>
    4bdc:	2800      	cmp	r0, #0
    4bde:	f47f af05 	bne.w	49ec <_svfprintf_r+0x29c>
    4be2:	3e10      	subs	r6, #16
    4be4:	2e10      	cmp	r6, #16
    4be6:	dce6      	bgt.n	4bb6 <_svfprintf_r+0x466>
    4be8:	6066      	str	r6, [r4, #4]
    4bea:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    4bec:	6027      	str	r7, [r4, #0]
    4bee:	1c5a      	adds	r2, r3, #1
    4bf0:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    4bf2:	9238      	str	r2, [sp, #224]	; 0xe0
    4bf4:	199b      	adds	r3, r3, r6
    4bf6:	2a07      	cmp	r2, #7
    4bf8:	9339      	str	r3, [sp, #228]	; 0xe4
    4bfa:	f300 82ee 	bgt.w	51da <_svfprintf_r+0xa8a>
    4bfe:	3408      	adds	r4, #8
    4c00:	f41a 7f80 	tst.w	sl, #256	; 0x100
    4c04:	f040 8219 	bne.w	503a <_svfprintf_r+0x8ea>
    4c08:	990e      	ldr	r1, [sp, #56]	; 0x38
    4c0a:	9a11      	ldr	r2, [sp, #68]	; 0x44
    4c0c:	6061      	str	r1, [r4, #4]
    4c0e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    4c10:	6022      	str	r2, [r4, #0]
    4c12:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    4c14:	3301      	adds	r3, #1
    4c16:	9338      	str	r3, [sp, #224]	; 0xe0
    4c18:	1852      	adds	r2, r2, r1
    4c1a:	2b07      	cmp	r3, #7
    4c1c:	9239      	str	r2, [sp, #228]	; 0xe4
    4c1e:	f77f aeb1 	ble.w	4984 <_svfprintf_r+0x234>
    4c22:	9809      	ldr	r0, [sp, #36]	; 0x24
    4c24:	4659      	mov	r1, fp
    4c26:	aa37      	add	r2, sp, #220	; 0xdc
    4c28:	f7ff fd04 	bl	4634 <__sprint_r>
    4c2c:	2800      	cmp	r0, #0
    4c2e:	f47f aedd 	bne.w	49ec <_svfprintf_r+0x29c>
    4c32:	f01a 0f04 	tst.w	sl, #4
    4c36:	464b      	mov	r3, r9
    4c38:	f47f aeaa 	bne.w	4990 <_svfprintf_r+0x240>
    4c3c:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    4c3e:	980d      	ldr	r0, [sp, #52]	; 0x34
    4c40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4c42:	990c      	ldr	r1, [sp, #48]	; 0x30
    4c44:	428a      	cmp	r2, r1
    4c46:	bfac      	ite	ge
    4c48:	1880      	addge	r0, r0, r2
    4c4a:	1840      	addlt	r0, r0, r1
    4c4c:	900d      	str	r0, [sp, #52]	; 0x34
    4c4e:	2b00      	cmp	r3, #0
    4c50:	f040 829e 	bne.w	5190 <_svfprintf_r+0xa40>
    4c54:	2300      	movs	r3, #0
    4c56:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
    4c5a:	9338      	str	r3, [sp, #224]	; 0xe0
    4c5c:	464c      	mov	r4, r9
    4c5e:	e5a1      	b.n	47a4 <_svfprintf_r+0x54>
    4c60:	9214      	str	r2, [sp, #80]	; 0x50
    4c62:	2a00      	cmp	r2, #0
    4c64:	f000 8504 	beq.w	5670 <_svfprintf_r+0xf20>
    4c68:	2001      	movs	r0, #1
    4c6a:	f88d 20b4 	strb.w	r2, [sp, #180]	; 0xb4
    4c6e:	f04f 0100 	mov.w	r1, #0
    4c72:	aa2d      	add	r2, sp, #180	; 0xb4
    4c74:	900b      	str	r0, [sp, #44]	; 0x2c
    4c76:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    4c7a:	9211      	str	r2, [sp, #68]	; 0x44
    4c7c:	900e      	str	r0, [sp, #56]	; 0x38
    4c7e:	2100      	movs	r1, #0
    4c80:	9115      	str	r1, [sp, #84]	; 0x54
    4c82:	e71f      	b.n	4ac4 <_svfprintf_r+0x374>
    4c84:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    4c88:	2b00      	cmp	r3, #0
    4c8a:	f040 840c 	bne.w	54a6 <_svfprintf_r+0xd56>
    4c8e:	990a      	ldr	r1, [sp, #40]	; 0x28
    4c90:	462b      	mov	r3, r5
    4c92:	f88d c10f 	strb.w	ip, [sp, #271]	; 0x10f
    4c96:	782a      	ldrb	r2, [r5, #0]
    4c98:	910a      	str	r1, [sp, #40]	; 0x28
    4c9a:	e5c2      	b.n	4822 <_svfprintf_r+0xd2>
    4c9c:	990a      	ldr	r1, [sp, #40]	; 0x28
    4c9e:	f04a 0a01 	orr.w	sl, sl, #1
    4ca2:	782a      	ldrb	r2, [r5, #0]
    4ca4:	462b      	mov	r3, r5
    4ca6:	910a      	str	r1, [sp, #40]	; 0x28
    4ca8:	e5bb      	b.n	4822 <_svfprintf_r+0xd2>
    4caa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4cac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4cae:	681b      	ldr	r3, [r3, #0]
    4cb0:	1d11      	adds	r1, r2, #4
    4cb2:	2b00      	cmp	r3, #0
    4cb4:	930c      	str	r3, [sp, #48]	; 0x30
    4cb6:	f2c0 85b2 	blt.w	581e <_svfprintf_r+0x10ce>
    4cba:	782a      	ldrb	r2, [r5, #0]
    4cbc:	462b      	mov	r3, r5
    4cbe:	910a      	str	r1, [sp, #40]	; 0x28
    4cc0:	e5af      	b.n	4822 <_svfprintf_r+0xd2>
    4cc2:	990a      	ldr	r1, [sp, #40]	; 0x28
    4cc4:	462b      	mov	r3, r5
    4cc6:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
    4cca:	782a      	ldrb	r2, [r5, #0]
    4ccc:	910a      	str	r1, [sp, #40]	; 0x28
    4cce:	e5a8      	b.n	4822 <_svfprintf_r+0xd2>
    4cd0:	f04a 0a10 	orr.w	sl, sl, #16
    4cd4:	9214      	str	r2, [sp, #80]	; 0x50
    4cd6:	f01a 0f20 	tst.w	sl, #32
    4cda:	f000 8187 	beq.w	4fec <_svfprintf_r+0x89c>
    4cde:	980a      	ldr	r0, [sp, #40]	; 0x28
    4ce0:	1dc3      	adds	r3, r0, #7
    4ce2:	f023 0307 	bic.w	r3, r3, #7
    4ce6:	f103 0108 	add.w	r1, r3, #8
    4cea:	910a      	str	r1, [sp, #40]	; 0x28
    4cec:	e9d3 6700 	ldrd	r6, r7, [r3]
    4cf0:	2e00      	cmp	r6, #0
    4cf2:	f177 0000 	sbcs.w	r0, r7, #0
    4cf6:	f2c0 8376 	blt.w	53e6 <_svfprintf_r+0xc96>
    4cfa:	ea56 0107 	orrs.w	r1, r6, r7
    4cfe:	f04f 0301 	mov.w	r3, #1
    4d02:	bf0c      	ite	eq
    4d04:	2200      	moveq	r2, #0
    4d06:	2201      	movne	r2, #1
    4d08:	f1b8 0f00 	cmp.w	r8, #0
    4d0c:	bfa8      	it	ge
    4d0e:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    4d12:	f1b8 0f00 	cmp.w	r8, #0
    4d16:	bf18      	it	ne
    4d18:	f042 0201 	orrne.w	r2, r2, #1
    4d1c:	2a00      	cmp	r2, #0
    4d1e:	f47f aea0 	bne.w	4a62 <_svfprintf_r+0x312>
    4d22:	2b00      	cmp	r3, #0
    4d24:	f040 81e5 	bne.w	50f2 <_svfprintf_r+0x9a2>
    4d28:	f01a 0f01 	tst.w	sl, #1
    4d2c:	f000 81e1 	beq.w	50f2 <_svfprintf_r+0x9a2>
    4d30:	2330      	movs	r3, #48	; 0x30
    4d32:	f88d 30db 	strb.w	r3, [sp, #219]	; 0xdb
    4d36:	ab2d      	add	r3, sp, #180	; 0xb4
    4d38:	2001      	movs	r0, #1
    4d3a:	3327      	adds	r3, #39	; 0x27
    4d3c:	900e      	str	r0, [sp, #56]	; 0x38
    4d3e:	9311      	str	r3, [sp, #68]	; 0x44
    4d40:	e6b3      	b.n	4aaa <_svfprintf_r+0x35a>
    4d42:	f01a 0f08 	tst.w	sl, #8
    4d46:	9214      	str	r2, [sp, #80]	; 0x50
    4d48:	f000 83bf 	beq.w	54ca <_svfprintf_r+0xd7a>
    4d4c:	980a      	ldr	r0, [sp, #40]	; 0x28
    4d4e:	1dc3      	adds	r3, r0, #7
    4d50:	f023 0307 	bic.w	r3, r3, #7
    4d54:	f103 0108 	add.w	r1, r3, #8
    4d58:	910a      	str	r1, [sp, #40]	; 0x28
    4d5a:	685e      	ldr	r6, [r3, #4]
    4d5c:	681f      	ldr	r7, [r3, #0]
    4d5e:	9619      	str	r6, [sp, #100]	; 0x64
    4d60:	9710      	str	r7, [sp, #64]	; 0x40
    4d62:	4638      	mov	r0, r7
    4d64:	4631      	mov	r1, r6
    4d66:	f005 f9eb 	bl	a140 <__isinfd>
    4d6a:	4603      	mov	r3, r0
    4d6c:	2800      	cmp	r0, #0
    4d6e:	f000 8493 	beq.w	5698 <_svfprintf_r+0xf48>
    4d72:	4638      	mov	r0, r7
    4d74:	2200      	movs	r2, #0
    4d76:	2300      	movs	r3, #0
    4d78:	4631      	mov	r1, r6
    4d7a:	f7fe ff31 	bl	3be0 <__aeabi_dcmplt>
    4d7e:	2800      	cmp	r0, #0
    4d80:	f040 8415 	bne.w	55ae <_svfprintf_r+0xe5e>
    4d84:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    4d88:	2003      	movs	r0, #3
    4d8a:	f24c 7258 	movw	r2, #51032	; 0xc758
    4d8e:	f24c 7154 	movw	r1, #51028	; 0xc754
    4d92:	900b      	str	r0, [sp, #44]	; 0x2c
    4d94:	9814      	ldr	r0, [sp, #80]	; 0x50
    4d96:	f2c0 0100 	movt	r1, #0
    4d9a:	f2c0 0200 	movt	r2, #0
    4d9e:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    4da2:	2847      	cmp	r0, #71	; 0x47
    4da4:	bfd8      	it	le
    4da6:	460a      	movle	r2, r1
    4da8:	2103      	movs	r1, #3
    4daa:	9211      	str	r2, [sp, #68]	; 0x44
    4dac:	2200      	movs	r2, #0
    4dae:	910e      	str	r1, [sp, #56]	; 0x38
    4db0:	9215      	str	r2, [sp, #84]	; 0x54
    4db2:	e683      	b.n	4abc <_svfprintf_r+0x36c>
    4db4:	990a      	ldr	r1, [sp, #40]	; 0x28
    4db6:	f04a 0a08 	orr.w	sl, sl, #8
    4dba:	782a      	ldrb	r2, [r5, #0]
    4dbc:	462b      	mov	r3, r5
    4dbe:	910a      	str	r1, [sp, #40]	; 0x28
    4dc0:	e52f      	b.n	4822 <_svfprintf_r+0xd2>
    4dc2:	990a      	ldr	r1, [sp, #40]	; 0x28
    4dc4:	782a      	ldrb	r2, [r5, #0]
    4dc6:	f04a 0a04 	orr.w	sl, sl, #4
    4dca:	462b      	mov	r3, r5
    4dcc:	910a      	str	r1, [sp, #40]	; 0x28
    4dce:	e528      	b.n	4822 <_svfprintf_r+0xd2>
    4dd0:	462b      	mov	r3, r5
    4dd2:	f813 2b01 	ldrb.w	r2, [r3], #1
    4dd6:	2a2a      	cmp	r2, #42	; 0x2a
    4dd8:	f000 86cf 	beq.w	5b7a <_svfprintf_r+0x142a>
    4ddc:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    4de0:	2909      	cmp	r1, #9
    4de2:	bf88      	it	hi
    4de4:	f04f 0800 	movhi.w	r8, #0
    4de8:	d810      	bhi.n	4e0c <_svfprintf_r+0x6bc>
    4dea:	3502      	adds	r5, #2
    4dec:	f04f 0800 	mov.w	r8, #0
    4df0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    4df4:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    4df8:	462b      	mov	r3, r5
    4dfa:	3501      	adds	r5, #1
    4dfc:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    4e00:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    4e04:	2909      	cmp	r1, #9
    4e06:	d9f3      	bls.n	4df0 <_svfprintf_r+0x6a0>
    4e08:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
    4e0c:	461d      	mov	r5, r3
    4e0e:	e509      	b.n	4824 <_svfprintf_r+0xd4>
    4e10:	990a      	ldr	r1, [sp, #40]	; 0x28
    4e12:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
    4e16:	782a      	ldrb	r2, [r5, #0]
    4e18:	462b      	mov	r3, r5
    4e1a:	910a      	str	r1, [sp, #40]	; 0x28
    4e1c:	e501      	b.n	4822 <_svfprintf_r+0xd2>
    4e1e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    4e22:	2600      	movs	r6, #0
    4e24:	462b      	mov	r3, r5
    4e26:	eb06 0686 	add.w	r6, r6, r6, lsl #2
    4e2a:	f813 2b01 	ldrb.w	r2, [r3], #1
    4e2e:	eb01 0646 	add.w	r6, r1, r6, lsl #1
    4e32:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    4e36:	461d      	mov	r5, r3
    4e38:	2909      	cmp	r1, #9
    4e3a:	d9f3      	bls.n	4e24 <_svfprintf_r+0x6d4>
    4e3c:	960c      	str	r6, [sp, #48]	; 0x30
    4e3e:	461d      	mov	r5, r3
    4e40:	e4f0      	b.n	4824 <_svfprintf_r+0xd4>
    4e42:	bf00      	nop
    4e44:	0000c730 	.word	0x0000c730
    4e48:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
    4e4c:	990a      	ldr	r1, [sp, #40]	; 0x28
    4e4e:	e734      	b.n	4cba <_svfprintf_r+0x56a>
    4e50:	782a      	ldrb	r2, [r5, #0]
    4e52:	2a6c      	cmp	r2, #108	; 0x6c
    4e54:	f000 8418 	beq.w	5688 <_svfprintf_r+0xf38>
    4e58:	990a      	ldr	r1, [sp, #40]	; 0x28
    4e5a:	f04a 0a10 	orr.w	sl, sl, #16
    4e5e:	462b      	mov	r3, r5
    4e60:	910a      	str	r1, [sp, #40]	; 0x28
    4e62:	e4de      	b.n	4822 <_svfprintf_r+0xd2>
    4e64:	f01a 0f20 	tst.w	sl, #32
    4e68:	f000 8323 	beq.w	54b2 <_svfprintf_r+0xd62>
    4e6c:	990a      	ldr	r1, [sp, #40]	; 0x28
    4e6e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    4e70:	680b      	ldr	r3, [r1, #0]
    4e72:	4610      	mov	r0, r2
    4e74:	ea4f 71e0 	mov.w	r1, r0, asr #31
    4e78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4e7a:	e9c3 0100 	strd	r0, r1, [r3]
    4e7e:	f102 0a04 	add.w	sl, r2, #4
    4e82:	e48f      	b.n	47a4 <_svfprintf_r+0x54>
    4e84:	f01a 0320 	ands.w	r3, sl, #32
    4e88:	9214      	str	r2, [sp, #80]	; 0x50
    4e8a:	f000 80c7 	beq.w	501c <_svfprintf_r+0x8cc>
    4e8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4e90:	1dda      	adds	r2, r3, #7
    4e92:	2300      	movs	r3, #0
    4e94:	f022 0207 	bic.w	r2, r2, #7
    4e98:	f102 0008 	add.w	r0, r2, #8
    4e9c:	900a      	str	r0, [sp, #40]	; 0x28
    4e9e:	e9d2 6700 	ldrd	r6, r7, [r2]
    4ea2:	ea56 0107 	orrs.w	r1, r6, r7
    4ea6:	bf0c      	ite	eq
    4ea8:	2200      	moveq	r2, #0
    4eaa:	2201      	movne	r2, #1
    4eac:	e5c8      	b.n	4a40 <_svfprintf_r+0x2f0>
    4eae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4eb0:	f24c 7064 	movw	r0, #51044	; 0xc764
    4eb4:	990a      	ldr	r1, [sp, #40]	; 0x28
    4eb6:	2378      	movs	r3, #120	; 0x78
    4eb8:	f2c0 0000 	movt	r0, #0
    4ebc:	9314      	str	r3, [sp, #80]	; 0x50
    4ebe:	6816      	ldr	r6, [r2, #0]
    4ec0:	3104      	adds	r1, #4
    4ec2:	f88d 310d 	strb.w	r3, [sp, #269]	; 0x10d
    4ec6:	f04a 0a02 	orr.w	sl, sl, #2
    4eca:	2330      	movs	r3, #48	; 0x30
    4ecc:	1e32      	subs	r2, r6, #0
    4ece:	bf18      	it	ne
    4ed0:	2201      	movne	r2, #1
    4ed2:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
    4ed6:	4636      	mov	r6, r6
    4ed8:	f04f 0700 	mov.w	r7, #0
    4edc:	9017      	str	r0, [sp, #92]	; 0x5c
    4ede:	2302      	movs	r3, #2
    4ee0:	910a      	str	r1, [sp, #40]	; 0x28
    4ee2:	e5ad      	b.n	4a40 <_svfprintf_r+0x2f0>
    4ee4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4ee6:	9214      	str	r2, [sp, #80]	; 0x50
    4ee8:	f04f 0200 	mov.w	r2, #0
    4eec:	1d18      	adds	r0, r3, #4
    4eee:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    4ef2:	681b      	ldr	r3, [r3, #0]
    4ef4:	900a      	str	r0, [sp, #40]	; 0x28
    4ef6:	9311      	str	r3, [sp, #68]	; 0x44
    4ef8:	2b00      	cmp	r3, #0
    4efa:	f000 854d 	beq.w	5998 <_svfprintf_r+0x1248>
    4efe:	f1b8 0f00 	cmp.w	r8, #0
    4f02:	9811      	ldr	r0, [sp, #68]	; 0x44
    4f04:	f2c0 852a 	blt.w	595c <_svfprintf_r+0x120c>
    4f08:	2100      	movs	r1, #0
    4f0a:	4642      	mov	r2, r8
    4f0c:	f004 f8ca 	bl	90a4 <memchr>
    4f10:	4603      	mov	r3, r0
    4f12:	2800      	cmp	r0, #0
    4f14:	f000 856e 	beq.w	59f4 <_svfprintf_r+0x12a4>
    4f18:	9811      	ldr	r0, [sp, #68]	; 0x44
    4f1a:	1a1b      	subs	r3, r3, r0
    4f1c:	930e      	str	r3, [sp, #56]	; 0x38
    4f1e:	4543      	cmp	r3, r8
    4f20:	f340 8482 	ble.w	5828 <_svfprintf_r+0x10d8>
    4f24:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    4f28:	2100      	movs	r1, #0
    4f2a:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    4f2e:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    4f32:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    4f36:	9115      	str	r1, [sp, #84]	; 0x54
    4f38:	e5c0      	b.n	4abc <_svfprintf_r+0x36c>
    4f3a:	f01a 0f20 	tst.w	sl, #32
    4f3e:	9214      	str	r2, [sp, #80]	; 0x50
    4f40:	d010      	beq.n	4f64 <_svfprintf_r+0x814>
    4f42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4f44:	1dda      	adds	r2, r3, #7
    4f46:	2301      	movs	r3, #1
    4f48:	e7a4      	b.n	4e94 <_svfprintf_r+0x744>
    4f4a:	990a      	ldr	r1, [sp, #40]	; 0x28
    4f4c:	f04a 0a20 	orr.w	sl, sl, #32
    4f50:	782a      	ldrb	r2, [r5, #0]
    4f52:	462b      	mov	r3, r5
    4f54:	910a      	str	r1, [sp, #40]	; 0x28
    4f56:	e464      	b.n	4822 <_svfprintf_r+0xd2>
    4f58:	f04a 0a10 	orr.w	sl, sl, #16
    4f5c:	9214      	str	r2, [sp, #80]	; 0x50
    4f5e:	f01a 0f20 	tst.w	sl, #32
    4f62:	d1ee      	bne.n	4f42 <_svfprintf_r+0x7f2>
    4f64:	f01a 0f10 	tst.w	sl, #16
    4f68:	f040 8254 	bne.w	5414 <_svfprintf_r+0xcc4>
    4f6c:	f01a 0f40 	tst.w	sl, #64	; 0x40
    4f70:	f000 8250 	beq.w	5414 <_svfprintf_r+0xcc4>
    4f74:	980a      	ldr	r0, [sp, #40]	; 0x28
    4f76:	2301      	movs	r3, #1
    4f78:	1d01      	adds	r1, r0, #4
    4f7a:	910a      	str	r1, [sp, #40]	; 0x28
    4f7c:	8806      	ldrh	r6, [r0, #0]
    4f7e:	1e32      	subs	r2, r6, #0
    4f80:	bf18      	it	ne
    4f82:	2201      	movne	r2, #1
    4f84:	4636      	mov	r6, r6
    4f86:	f04f 0700 	mov.w	r7, #0
    4f8a:	e559      	b.n	4a40 <_svfprintf_r+0x2f0>
    4f8c:	f01a 0f20 	tst.w	sl, #32
    4f90:	9214      	str	r2, [sp, #80]	; 0x50
    4f92:	f24c 7240 	movw	r2, #51008	; 0xc740
    4f96:	f2c0 0200 	movt	r2, #0
    4f9a:	9217      	str	r2, [sp, #92]	; 0x5c
    4f9c:	f47f ad3d 	bne.w	4a1a <_svfprintf_r+0x2ca>
    4fa0:	f01a 0f10 	tst.w	sl, #16
    4fa4:	f040 822d 	bne.w	5402 <_svfprintf_r+0xcb2>
    4fa8:	f01a 0f40 	tst.w	sl, #64	; 0x40
    4fac:	f000 8229 	beq.w	5402 <_svfprintf_r+0xcb2>
    4fb0:	990a      	ldr	r1, [sp, #40]	; 0x28
    4fb2:	1d0a      	adds	r2, r1, #4
    4fb4:	920a      	str	r2, [sp, #40]	; 0x28
    4fb6:	880e      	ldrh	r6, [r1, #0]
    4fb8:	4636      	mov	r6, r6
    4fba:	f04f 0700 	mov.w	r7, #0
    4fbe:	e535      	b.n	4a2c <_svfprintf_r+0x2dc>
    4fc0:	9214      	str	r2, [sp, #80]	; 0x50
    4fc2:	2001      	movs	r0, #1
    4fc4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4fc6:	f04f 0100 	mov.w	r1, #0
    4fca:	900b      	str	r0, [sp, #44]	; 0x2c
    4fcc:	900e      	str	r0, [sp, #56]	; 0x38
    4fce:	6813      	ldr	r3, [r2, #0]
    4fd0:	3204      	adds	r2, #4
    4fd2:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    4fd6:	920a      	str	r2, [sp, #40]	; 0x28
    4fd8:	aa2d      	add	r2, sp, #180	; 0xb4
    4fda:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
    4fde:	9211      	str	r2, [sp, #68]	; 0x44
    4fe0:	e64d      	b.n	4c7e <_svfprintf_r+0x52e>
    4fe2:	f01a 0f20 	tst.w	sl, #32
    4fe6:	9214      	str	r2, [sp, #80]	; 0x50
    4fe8:	f47f ae79 	bne.w	4cde <_svfprintf_r+0x58e>
    4fec:	f01a 0f10 	tst.w	sl, #16
    4ff0:	f040 81ed 	bne.w	53ce <_svfprintf_r+0xc7e>
    4ff4:	f01a 0f40 	tst.w	sl, #64	; 0x40
    4ff8:	f000 81e9 	beq.w	53ce <_svfprintf_r+0xc7e>
    4ffc:	980a      	ldr	r0, [sp, #40]	; 0x28
    4ffe:	1d01      	adds	r1, r0, #4
    5000:	910a      	str	r1, [sp, #40]	; 0x28
    5002:	f9b0 6000 	ldrsh.w	r6, [r0]
    5006:	4636      	mov	r6, r6
    5008:	ea4f 77e6 	mov.w	r7, r6, asr #31
    500c:	e670      	b.n	4cf0 <_svfprintf_r+0x5a0>
    500e:	f04a 0a10 	orr.w	sl, sl, #16
    5012:	9214      	str	r2, [sp, #80]	; 0x50
    5014:	f01a 0320 	ands.w	r3, sl, #32
    5018:	f47f af39 	bne.w	4e8e <_svfprintf_r+0x73e>
    501c:	f01a 0210 	ands.w	r2, sl, #16
    5020:	f000 825f 	beq.w	54e2 <_svfprintf_r+0xd92>
    5024:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5026:	1d10      	adds	r0, r2, #4
    5028:	900a      	str	r0, [sp, #40]	; 0x28
    502a:	6816      	ldr	r6, [r2, #0]
    502c:	1e32      	subs	r2, r6, #0
    502e:	bf18      	it	ne
    5030:	2201      	movne	r2, #1
    5032:	4636      	mov	r6, r6
    5034:	f04f 0700 	mov.w	r7, #0
    5038:	e502      	b.n	4a40 <_svfprintf_r+0x2f0>
    503a:	9b14      	ldr	r3, [sp, #80]	; 0x50
    503c:	2b65      	cmp	r3, #101	; 0x65
    503e:	f77f ac5a 	ble.w	48f6 <_svfprintf_r+0x1a6>
    5042:	9810      	ldr	r0, [sp, #64]	; 0x40
    5044:	2200      	movs	r2, #0
    5046:	2300      	movs	r3, #0
    5048:	9919      	ldr	r1, [sp, #100]	; 0x64
    504a:	f7fe fdbf 	bl	3bcc <__aeabi_dcmpeq>
    504e:	2800      	cmp	r0, #0
    5050:	f000 80e1 	beq.w	5216 <_svfprintf_r+0xac6>
    5054:	2301      	movs	r3, #1
    5056:	6063      	str	r3, [r4, #4]
    5058:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    505a:	f24c 7380 	movw	r3, #51072	; 0xc780
    505e:	f2c0 0300 	movt	r3, #0
    5062:	6023      	str	r3, [r4, #0]
    5064:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    5066:	3201      	adds	r2, #1
    5068:	9238      	str	r2, [sp, #224]	; 0xe0
    506a:	3301      	adds	r3, #1
    506c:	2a07      	cmp	r2, #7
    506e:	9339      	str	r3, [sp, #228]	; 0xe4
    5070:	bfd8      	it	le
    5072:	f104 0308 	addle.w	r3, r4, #8
    5076:	f300 829f 	bgt.w	55b8 <_svfprintf_r+0xe68>
    507a:	9a42      	ldr	r2, [sp, #264]	; 0x108
    507c:	9818      	ldr	r0, [sp, #96]	; 0x60
    507e:	4282      	cmp	r2, r0
    5080:	db03      	blt.n	508a <_svfprintf_r+0x93a>
    5082:	f01a 0f01 	tst.w	sl, #1
    5086:	f43f ac7f 	beq.w	4988 <_svfprintf_r+0x238>
    508a:	991b      	ldr	r1, [sp, #108]	; 0x6c
    508c:	2201      	movs	r2, #1
    508e:	605a      	str	r2, [r3, #4]
    5090:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5092:	6019      	str	r1, [r3, #0]
    5094:	9939      	ldr	r1, [sp, #228]	; 0xe4
    5096:	3201      	adds	r2, #1
    5098:	9238      	str	r2, [sp, #224]	; 0xe0
    509a:	3101      	adds	r1, #1
    509c:	2a07      	cmp	r2, #7
    509e:	9139      	str	r1, [sp, #228]	; 0xe4
    50a0:	f300 83eb 	bgt.w	587a <_svfprintf_r+0x112a>
    50a4:	3308      	adds	r3, #8
    50a6:	9a18      	ldr	r2, [sp, #96]	; 0x60
    50a8:	1e56      	subs	r6, r2, #1
    50aa:	2e00      	cmp	r6, #0
    50ac:	f77f ac6c 	ble.w	4988 <_svfprintf_r+0x238>
    50b0:	2e10      	cmp	r6, #16
    50b2:	4fa0      	ldr	r7, [pc, #640]	; (5334 <_svfprintf_r+0xbe4>)
    50b4:	f340 81e9 	ble.w	548a <_svfprintf_r+0xd3a>
    50b8:	2410      	movs	r4, #16
    50ba:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    50be:	e003      	b.n	50c8 <_svfprintf_r+0x978>
    50c0:	3e10      	subs	r6, #16
    50c2:	2e10      	cmp	r6, #16
    50c4:	f340 81e1 	ble.w	548a <_svfprintf_r+0xd3a>
    50c8:	605c      	str	r4, [r3, #4]
    50ca:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    50cc:	9939      	ldr	r1, [sp, #228]	; 0xe4
    50ce:	3201      	adds	r2, #1
    50d0:	601f      	str	r7, [r3, #0]
    50d2:	3110      	adds	r1, #16
    50d4:	2a07      	cmp	r2, #7
    50d6:	9139      	str	r1, [sp, #228]	; 0xe4
    50d8:	f103 0308 	add.w	r3, r3, #8
    50dc:	9238      	str	r2, [sp, #224]	; 0xe0
    50de:	ddef      	ble.n	50c0 <_svfprintf_r+0x970>
    50e0:	9809      	ldr	r0, [sp, #36]	; 0x24
    50e2:	4659      	mov	r1, fp
    50e4:	4642      	mov	r2, r8
    50e6:	f7ff faa5 	bl	4634 <__sprint_r>
    50ea:	464b      	mov	r3, r9
    50ec:	2800      	cmp	r0, #0
    50ee:	d0e7      	beq.n	50c0 <_svfprintf_r+0x970>
    50f0:	e47c      	b.n	49ec <_svfprintf_r+0x29c>
    50f2:	9916      	ldr	r1, [sp, #88]	; 0x58
    50f4:	2200      	movs	r2, #0
    50f6:	920e      	str	r2, [sp, #56]	; 0x38
    50f8:	9111      	str	r1, [sp, #68]	; 0x44
    50fa:	e4d6      	b.n	4aaa <_svfprintf_r+0x35a>
    50fc:	990c      	ldr	r1, [sp, #48]	; 0x30
    50fe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5100:	1a8e      	subs	r6, r1, r2
    5102:	2e00      	cmp	r6, #0
    5104:	f77f ad48 	ble.w	4b98 <_svfprintf_r+0x448>
    5108:	2e10      	cmp	r6, #16
    510a:	4f8a      	ldr	r7, [pc, #552]	; (5334 <_svfprintf_r+0xbe4>)
    510c:	bfc8      	it	gt
    510e:	f04f 0810 	movgt.w	r8, #16
    5112:	dc03      	bgt.n	511c <_svfprintf_r+0x9cc>
    5114:	e01b      	b.n	514e <_svfprintf_r+0x9fe>
    5116:	3e10      	subs	r6, #16
    5118:	2e10      	cmp	r6, #16
    511a:	dd18      	ble.n	514e <_svfprintf_r+0x9fe>
    511c:	f8c4 8004 	str.w	r8, [r4, #4]
    5120:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5122:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5124:	3301      	adds	r3, #1
    5126:	6027      	str	r7, [r4, #0]
    5128:	3210      	adds	r2, #16
    512a:	2b07      	cmp	r3, #7
    512c:	9239      	str	r2, [sp, #228]	; 0xe4
    512e:	f104 0408 	add.w	r4, r4, #8
    5132:	9338      	str	r3, [sp, #224]	; 0xe0
    5134:	ddef      	ble.n	5116 <_svfprintf_r+0x9c6>
    5136:	9809      	ldr	r0, [sp, #36]	; 0x24
    5138:	4659      	mov	r1, fp
    513a:	aa37      	add	r2, sp, #220	; 0xdc
    513c:	464c      	mov	r4, r9
    513e:	f7ff fa79 	bl	4634 <__sprint_r>
    5142:	2800      	cmp	r0, #0
    5144:	f47f ac52 	bne.w	49ec <_svfprintf_r+0x29c>
    5148:	3e10      	subs	r6, #16
    514a:	2e10      	cmp	r6, #16
    514c:	dce6      	bgt.n	511c <_svfprintf_r+0x9cc>
    514e:	6066      	str	r6, [r4, #4]
    5150:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5152:	6027      	str	r7, [r4, #0]
    5154:	1c5a      	adds	r2, r3, #1
    5156:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    5158:	9238      	str	r2, [sp, #224]	; 0xe0
    515a:	199b      	adds	r3, r3, r6
    515c:	2a07      	cmp	r2, #7
    515e:	9339      	str	r3, [sp, #228]	; 0xe4
    5160:	f300 8188 	bgt.w	5474 <_svfprintf_r+0xd24>
    5164:	3408      	adds	r4, #8
    5166:	e517      	b.n	4b98 <_svfprintf_r+0x448>
    5168:	605e      	str	r6, [r3, #4]
    516a:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    516c:	601f      	str	r7, [r3, #0]
    516e:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    5170:	3201      	adds	r2, #1
    5172:	9238      	str	r2, [sp, #224]	; 0xe0
    5174:	18f3      	adds	r3, r6, r3
    5176:	2a07      	cmp	r2, #7
    5178:	9339      	str	r3, [sp, #228]	; 0xe4
    517a:	f77f ad60 	ble.w	4c3e <_svfprintf_r+0x4ee>
    517e:	9809      	ldr	r0, [sp, #36]	; 0x24
    5180:	4659      	mov	r1, fp
    5182:	aa37      	add	r2, sp, #220	; 0xdc
    5184:	f7ff fa56 	bl	4634 <__sprint_r>
    5188:	2800      	cmp	r0, #0
    518a:	f43f ad57 	beq.w	4c3c <_svfprintf_r+0x4ec>
    518e:	e42d      	b.n	49ec <_svfprintf_r+0x29c>
    5190:	9809      	ldr	r0, [sp, #36]	; 0x24
    5192:	4659      	mov	r1, fp
    5194:	aa37      	add	r2, sp, #220	; 0xdc
    5196:	f7ff fa4d 	bl	4634 <__sprint_r>
    519a:	2800      	cmp	r0, #0
    519c:	f43f ad5a 	beq.w	4c54 <_svfprintf_r+0x504>
    51a0:	e424      	b.n	49ec <_svfprintf_r+0x29c>
    51a2:	f01a 0f01 	tst.w	sl, #1
    51a6:	f47f abaa 	bne.w	48fe <_svfprintf_r+0x1ae>
    51aa:	2301      	movs	r3, #1
    51ac:	6063      	str	r3, [r4, #4]
    51ae:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    51b0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    51b2:	3301      	adds	r3, #1
    51b4:	9911      	ldr	r1, [sp, #68]	; 0x44
    51b6:	3201      	adds	r2, #1
    51b8:	2b07      	cmp	r3, #7
    51ba:	9239      	str	r2, [sp, #228]	; 0xe4
    51bc:	6021      	str	r1, [r4, #0]
    51be:	9338      	str	r3, [sp, #224]	; 0xe0
    51c0:	f77f abd1 	ble.w	4966 <_svfprintf_r+0x216>
    51c4:	9809      	ldr	r0, [sp, #36]	; 0x24
    51c6:	4659      	mov	r1, fp
    51c8:	aa37      	add	r2, sp, #220	; 0xdc
    51ca:	f7ff fa33 	bl	4634 <__sprint_r>
    51ce:	2800      	cmp	r0, #0
    51d0:	f47f ac0c 	bne.w	49ec <_svfprintf_r+0x29c>
    51d4:	464c      	mov	r4, r9
    51d6:	f7ff bbc7 	b.w	4968 <_svfprintf_r+0x218>
    51da:	9809      	ldr	r0, [sp, #36]	; 0x24
    51dc:	4659      	mov	r1, fp
    51de:	aa37      	add	r2, sp, #220	; 0xdc
    51e0:	f7ff fa28 	bl	4634 <__sprint_r>
    51e4:	2800      	cmp	r0, #0
    51e6:	f47f ac01 	bne.w	49ec <_svfprintf_r+0x29c>
    51ea:	464c      	mov	r4, r9
    51ec:	e508      	b.n	4c00 <_svfprintf_r+0x4b0>
    51ee:	9809      	ldr	r0, [sp, #36]	; 0x24
    51f0:	4659      	mov	r1, fp
    51f2:	aa37      	add	r2, sp, #220	; 0xdc
    51f4:	f7ff fa1e 	bl	4634 <__sprint_r>
    51f8:	2800      	cmp	r0, #0
    51fa:	f47f abf7 	bne.w	49ec <_svfprintf_r+0x29c>
    51fe:	464c      	mov	r4, r9
    5200:	e4b6      	b.n	4b70 <_svfprintf_r+0x420>
    5202:	9809      	ldr	r0, [sp, #36]	; 0x24
    5204:	4659      	mov	r1, fp
    5206:	aa37      	add	r2, sp, #220	; 0xdc
    5208:	f7ff fa14 	bl	4634 <__sprint_r>
    520c:	2800      	cmp	r0, #0
    520e:	f47f abed 	bne.w	49ec <_svfprintf_r+0x29c>
    5212:	464c      	mov	r4, r9
    5214:	e4bc      	b.n	4b90 <_svfprintf_r+0x440>
    5216:	9b42      	ldr	r3, [sp, #264]	; 0x108
    5218:	2b00      	cmp	r3, #0
    521a:	f340 81d9 	ble.w	55d0 <_svfprintf_r+0xe80>
    521e:	9918      	ldr	r1, [sp, #96]	; 0x60
    5220:	428b      	cmp	r3, r1
    5222:	f2c0 816f 	blt.w	5504 <_svfprintf_r+0xdb4>
    5226:	9a11      	ldr	r2, [sp, #68]	; 0x44
    5228:	6061      	str	r1, [r4, #4]
    522a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    522c:	6022      	str	r2, [r4, #0]
    522e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5230:	3301      	adds	r3, #1
    5232:	9338      	str	r3, [sp, #224]	; 0xe0
    5234:	1852      	adds	r2, r2, r1
    5236:	2b07      	cmp	r3, #7
    5238:	9239      	str	r2, [sp, #228]	; 0xe4
    523a:	bfd8      	it	le
    523c:	f104 0308 	addle.w	r3, r4, #8
    5240:	f300 83ba 	bgt.w	59b8 <_svfprintf_r+0x1268>
    5244:	9c42      	ldr	r4, [sp, #264]	; 0x108
    5246:	9818      	ldr	r0, [sp, #96]	; 0x60
    5248:	1a24      	subs	r4, r4, r0
    524a:	2c00      	cmp	r4, #0
    524c:	f340 819b 	ble.w	5586 <_svfprintf_r+0xe36>
    5250:	2c10      	cmp	r4, #16
    5252:	4f38      	ldr	r7, [pc, #224]	; (5334 <_svfprintf_r+0xbe4>)
    5254:	f340 818b 	ble.w	556e <_svfprintf_r+0xe1e>
    5258:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
    525c:	2610      	movs	r6, #16
    525e:	46aa      	mov	sl, r5
    5260:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    5264:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5266:	e003      	b.n	5270 <_svfprintf_r+0xb20>
    5268:	3c10      	subs	r4, #16
    526a:	2c10      	cmp	r4, #16
    526c:	f340 817c 	ble.w	5568 <_svfprintf_r+0xe18>
    5270:	605e      	str	r6, [r3, #4]
    5272:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5274:	9939      	ldr	r1, [sp, #228]	; 0xe4
    5276:	3201      	adds	r2, #1
    5278:	601f      	str	r7, [r3, #0]
    527a:	3110      	adds	r1, #16
    527c:	2a07      	cmp	r2, #7
    527e:	9139      	str	r1, [sp, #228]	; 0xe4
    5280:	f103 0308 	add.w	r3, r3, #8
    5284:	9238      	str	r2, [sp, #224]	; 0xe0
    5286:	ddef      	ble.n	5268 <_svfprintf_r+0xb18>
    5288:	4628      	mov	r0, r5
    528a:	4659      	mov	r1, fp
    528c:	4642      	mov	r2, r8
    528e:	f7ff f9d1 	bl	4634 <__sprint_r>
    5292:	464b      	mov	r3, r9
    5294:	2800      	cmp	r0, #0
    5296:	d0e7      	beq.n	5268 <_svfprintf_r+0xb18>
    5298:	f7ff bba8 	b.w	49ec <_svfprintf_r+0x29c>
    529c:	9816      	ldr	r0, [sp, #88]	; 0x58
    529e:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
    52a2:	4603      	mov	r3, r0
    52a4:	9011      	str	r0, [sp, #68]	; 0x44
    52a6:	0931      	lsrs	r1, r6, #4
    52a8:	f006 020f 	and.w	r2, r6, #15
    52ac:	ea41 7107 	orr.w	r1, r1, r7, lsl #28
    52b0:	0938      	lsrs	r0, r7, #4
    52b2:	f81c 2002 	ldrb.w	r2, [ip, r2]
    52b6:	460e      	mov	r6, r1
    52b8:	4607      	mov	r7, r0
    52ba:	ea56 0107 	orrs.w	r1, r6, r7
    52be:	f803 2d01 	strb.w	r2, [r3, #-1]!
    52c2:	d1f0      	bne.n	52a6 <_svfprintf_r+0xb56>
    52c4:	9a16      	ldr	r2, [sp, #88]	; 0x58
    52c6:	9311      	str	r3, [sp, #68]	; 0x44
    52c8:	1ad2      	subs	r2, r2, r3
    52ca:	920e      	str	r2, [sp, #56]	; 0x38
    52cc:	f7ff bbed 	b.w	4aaa <_svfprintf_r+0x35a>
    52d0:	2300      	movs	r3, #0
    52d2:	2209      	movs	r2, #9
    52d4:	42b2      	cmp	r2, r6
    52d6:	eb73 0007 	sbcs.w	r0, r3, r7
    52da:	9b16      	ldr	r3, [sp, #88]	; 0x58
    52dc:	bf3e      	ittt	cc
    52de:	f8cd 802c 	strcc.w	r8, [sp, #44]	; 0x2c
    52e2:	46a0      	movcc	r8, r4
    52e4:	461c      	movcc	r4, r3
    52e6:	d21a      	bcs.n	531e <_svfprintf_r+0xbce>
    52e8:	4630      	mov	r0, r6
    52ea:	4639      	mov	r1, r7
    52ec:	220a      	movs	r2, #10
    52ee:	2300      	movs	r3, #0
    52f0:	f005 fab8 	bl	a864 <__aeabi_uldivmod>
    52f4:	4630      	mov	r0, r6
    52f6:	4639      	mov	r1, r7
    52f8:	2300      	movs	r3, #0
    52fa:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    52fe:	220a      	movs	r2, #10
    5300:	f804 cd01 	strb.w	ip, [r4, #-1]!
    5304:	f005 faae 	bl	a864 <__aeabi_uldivmod>
    5308:	4606      	mov	r6, r0
    530a:	460f      	mov	r7, r1
    530c:	2009      	movs	r0, #9
    530e:	2100      	movs	r1, #0
    5310:	42b0      	cmp	r0, r6
    5312:	41b9      	sbcs	r1, r7
    5314:	d3e8      	bcc.n	52e8 <_svfprintf_r+0xb98>
    5316:	4623      	mov	r3, r4
    5318:	4644      	mov	r4, r8
    531a:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    531e:	1e5a      	subs	r2, r3, #1
    5320:	3630      	adds	r6, #48	; 0x30
    5322:	9211      	str	r2, [sp, #68]	; 0x44
    5324:	f803 6c01 	strb.w	r6, [r3, #-1]
    5328:	9b16      	ldr	r3, [sp, #88]	; 0x58
    532a:	1a9b      	subs	r3, r3, r2
    532c:	930e      	str	r3, [sp, #56]	; 0x38
    532e:	f7ff bbbc 	b.w	4aaa <_svfprintf_r+0x35a>
    5332:	bf00      	nop
    5334:	0000c730 	.word	0x0000c730
    5338:	9809      	ldr	r0, [sp, #36]	; 0x24
    533a:	4659      	mov	r1, fp
    533c:	aa37      	add	r2, sp, #220	; 0xdc
    533e:	f7ff f979 	bl	4634 <__sprint_r>
    5342:	2800      	cmp	r0, #0
    5344:	f47f ab52 	bne.w	49ec <_svfprintf_r+0x29c>
    5348:	464c      	mov	r4, r9
    534a:	f7ff bbff 	b.w	4b4c <_svfprintf_r+0x3fc>
    534e:	9818      	ldr	r0, [sp, #96]	; 0x60
    5350:	1e46      	subs	r6, r0, #1
    5352:	2e00      	cmp	r6, #0
    5354:	f77f ab08 	ble.w	4968 <_svfprintf_r+0x218>
    5358:	2e10      	cmp	r6, #16
    535a:	4f9c      	ldr	r7, [pc, #624]	; (55cc <_svfprintf_r+0xe7c>)
    535c:	bfc8      	it	gt
    535e:	f04f 0810 	movgt.w	r8, #16
    5362:	dc03      	bgt.n	536c <_svfprintf_r+0xc1c>
    5364:	e01b      	b.n	539e <_svfprintf_r+0xc4e>
    5366:	3e10      	subs	r6, #16
    5368:	2e10      	cmp	r6, #16
    536a:	dd18      	ble.n	539e <_svfprintf_r+0xc4e>
    536c:	f8c4 8004 	str.w	r8, [r4, #4]
    5370:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5372:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5374:	3301      	adds	r3, #1
    5376:	6027      	str	r7, [r4, #0]
    5378:	3210      	adds	r2, #16
    537a:	2b07      	cmp	r3, #7
    537c:	9239      	str	r2, [sp, #228]	; 0xe4
    537e:	f104 0408 	add.w	r4, r4, #8
    5382:	9338      	str	r3, [sp, #224]	; 0xe0
    5384:	ddef      	ble.n	5366 <_svfprintf_r+0xc16>
    5386:	9809      	ldr	r0, [sp, #36]	; 0x24
    5388:	4659      	mov	r1, fp
    538a:	aa37      	add	r2, sp, #220	; 0xdc
    538c:	464c      	mov	r4, r9
    538e:	f7ff f951 	bl	4634 <__sprint_r>
    5392:	2800      	cmp	r0, #0
    5394:	f47f ab2a 	bne.w	49ec <_svfprintf_r+0x29c>
    5398:	3e10      	subs	r6, #16
    539a:	2e10      	cmp	r6, #16
    539c:	dce6      	bgt.n	536c <_svfprintf_r+0xc1c>
    539e:	6066      	str	r6, [r4, #4]
    53a0:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    53a2:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    53a4:	3301      	adds	r3, #1
    53a6:	6027      	str	r7, [r4, #0]
    53a8:	1992      	adds	r2, r2, r6
    53aa:	2b07      	cmp	r3, #7
    53ac:	9239      	str	r2, [sp, #228]	; 0xe4
    53ae:	9338      	str	r3, [sp, #224]	; 0xe0
    53b0:	f77f aad9 	ble.w	4966 <_svfprintf_r+0x216>
    53b4:	e706      	b.n	51c4 <_svfprintf_r+0xa74>
    53b6:	9814      	ldr	r0, [sp, #80]	; 0x50
    53b8:	2130      	movs	r1, #48	; 0x30
    53ba:	f04a 0a02 	orr.w	sl, sl, #2
    53be:	2201      	movs	r2, #1
    53c0:	2302      	movs	r3, #2
    53c2:	f88d 110c 	strb.w	r1, [sp, #268]	; 0x10c
    53c6:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
    53ca:	f7ff bb39 	b.w	4a40 <_svfprintf_r+0x2f0>
    53ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    53d0:	1d13      	adds	r3, r2, #4
    53d2:	6816      	ldr	r6, [r2, #0]
    53d4:	930a      	str	r3, [sp, #40]	; 0x28
    53d6:	4636      	mov	r6, r6
    53d8:	ea4f 77e6 	mov.w	r7, r6, asr #31
    53dc:	2e00      	cmp	r6, #0
    53de:	f177 0000 	sbcs.w	r0, r7, #0
    53e2:	f6bf ac8a 	bge.w	4cfa <_svfprintf_r+0x5aa>
    53e6:	4276      	negs	r6, r6
    53e8:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
    53ec:	232d      	movs	r3, #45	; 0x2d
    53ee:	ea56 0207 	orrs.w	r2, r6, r7
    53f2:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    53f6:	bf0c      	ite	eq
    53f8:	2200      	moveq	r2, #0
    53fa:	2201      	movne	r2, #1
    53fc:	2301      	movs	r3, #1
    53fe:	f7ff bb23 	b.w	4a48 <_svfprintf_r+0x2f8>
    5402:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5404:	1d18      	adds	r0, r3, #4
    5406:	681e      	ldr	r6, [r3, #0]
    5408:	900a      	str	r0, [sp, #40]	; 0x28
    540a:	4636      	mov	r6, r6
    540c:	f04f 0700 	mov.w	r7, #0
    5410:	f7ff bb0c 	b.w	4a2c <_svfprintf_r+0x2dc>
    5414:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5416:	1d13      	adds	r3, r2, #4
    5418:	6816      	ldr	r6, [r2, #0]
    541a:	930a      	str	r3, [sp, #40]	; 0x28
    541c:	2301      	movs	r3, #1
    541e:	1e32      	subs	r2, r6, #0
    5420:	bf18      	it	ne
    5422:	2201      	movne	r2, #1
    5424:	4636      	mov	r6, r6
    5426:	f04f 0700 	mov.w	r7, #0
    542a:	f7ff bb09 	b.w	4a40 <_svfprintf_r+0x2f0>
    542e:	9809      	ldr	r0, [sp, #36]	; 0x24
    5430:	4659      	mov	r1, fp
    5432:	aa37      	add	r2, sp, #220	; 0xdc
    5434:	f7ff f8fe 	bl	4634 <__sprint_r>
    5438:	2800      	cmp	r0, #0
    543a:	f47f aad7 	bne.w	49ec <_svfprintf_r+0x29c>
    543e:	464c      	mov	r4, r9
    5440:	f7ff ba79 	b.w	4936 <_svfprintf_r+0x1e6>
    5444:	9809      	ldr	r0, [sp, #36]	; 0x24
    5446:	4659      	mov	r1, fp
    5448:	aa37      	add	r2, sp, #220	; 0xdc
    544a:	f7ff f8f3 	bl	4634 <__sprint_r>
    544e:	2800      	cmp	r0, #0
    5450:	f47f aacc 	bne.w	49ec <_svfprintf_r+0x29c>
    5454:	464c      	mov	r4, r9
    5456:	f7ff ba60 	b.w	491a <_svfprintf_r+0x1ca>
    545a:	2830      	cmp	r0, #48	; 0x30
    545c:	f000 8296 	beq.w	598c <_svfprintf_r+0x123c>
    5460:	9a11      	ldr	r2, [sp, #68]	; 0x44
    5462:	2330      	movs	r3, #48	; 0x30
    5464:	f802 3d01 	strb.w	r3, [r2, #-1]!
    5468:	9b16      	ldr	r3, [sp, #88]	; 0x58
    546a:	9211      	str	r2, [sp, #68]	; 0x44
    546c:	1a9b      	subs	r3, r3, r2
    546e:	930e      	str	r3, [sp, #56]	; 0x38
    5470:	f7ff bb1b 	b.w	4aaa <_svfprintf_r+0x35a>
    5474:	9809      	ldr	r0, [sp, #36]	; 0x24
    5476:	4659      	mov	r1, fp
    5478:	aa37      	add	r2, sp, #220	; 0xdc
    547a:	f7ff f8db 	bl	4634 <__sprint_r>
    547e:	2800      	cmp	r0, #0
    5480:	f47f aab4 	bne.w	49ec <_svfprintf_r+0x29c>
    5484:	464c      	mov	r4, r9
    5486:	f7ff bb87 	b.w	4b98 <_svfprintf_r+0x448>
    548a:	605e      	str	r6, [r3, #4]
    548c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    548e:	9939      	ldr	r1, [sp, #228]	; 0xe4
    5490:	3201      	adds	r2, #1
    5492:	601f      	str	r7, [r3, #0]
    5494:	1989      	adds	r1, r1, r6
    5496:	2a07      	cmp	r2, #7
    5498:	9139      	str	r1, [sp, #228]	; 0xe4
    549a:	9238      	str	r2, [sp, #224]	; 0xe0
    549c:	f73f abc1 	bgt.w	4c22 <_svfprintf_r+0x4d2>
    54a0:	3308      	adds	r3, #8
    54a2:	f7ff ba71 	b.w	4988 <_svfprintf_r+0x238>
    54a6:	990a      	ldr	r1, [sp, #40]	; 0x28
    54a8:	462b      	mov	r3, r5
    54aa:	782a      	ldrb	r2, [r5, #0]
    54ac:	910a      	str	r1, [sp, #40]	; 0x28
    54ae:	f7ff b9b8 	b.w	4822 <_svfprintf_r+0xd2>
    54b2:	f01a 0f10 	tst.w	sl, #16
    54b6:	f000 81cd 	beq.w	5854 <_svfprintf_r+0x1104>
    54ba:	980a      	ldr	r0, [sp, #40]	; 0x28
    54bc:	990d      	ldr	r1, [sp, #52]	; 0x34
    54be:	f100 0a04 	add.w	sl, r0, #4
    54c2:	6803      	ldr	r3, [r0, #0]
    54c4:	6019      	str	r1, [r3, #0]
    54c6:	f7ff b96d 	b.w	47a4 <_svfprintf_r+0x54>
    54ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    54cc:	1dd3      	adds	r3, r2, #7
    54ce:	f023 0307 	bic.w	r3, r3, #7
    54d2:	f103 0008 	add.w	r0, r3, #8
    54d6:	900a      	str	r0, [sp, #40]	; 0x28
    54d8:	685e      	ldr	r6, [r3, #4]
    54da:	681f      	ldr	r7, [r3, #0]
    54dc:	9619      	str	r6, [sp, #100]	; 0x64
    54de:	9710      	str	r7, [sp, #64]	; 0x40
    54e0:	e43f      	b.n	4d62 <_svfprintf_r+0x612>
    54e2:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
    54e6:	f000 81a9 	beq.w	583c <_svfprintf_r+0x10ec>
    54ea:	990a      	ldr	r1, [sp, #40]	; 0x28
    54ec:	4613      	mov	r3, r2
    54ee:	1d0a      	adds	r2, r1, #4
    54f0:	920a      	str	r2, [sp, #40]	; 0x28
    54f2:	880e      	ldrh	r6, [r1, #0]
    54f4:	1e32      	subs	r2, r6, #0
    54f6:	bf18      	it	ne
    54f8:	2201      	movne	r2, #1
    54fa:	4636      	mov	r6, r6
    54fc:	f04f 0700 	mov.w	r7, #0
    5500:	f7ff ba9e 	b.w	4a40 <_svfprintf_r+0x2f0>
    5504:	9a11      	ldr	r2, [sp, #68]	; 0x44
    5506:	6063      	str	r3, [r4, #4]
    5508:	9938      	ldr	r1, [sp, #224]	; 0xe0
    550a:	6022      	str	r2, [r4, #0]
    550c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    550e:	3101      	adds	r1, #1
    5510:	9138      	str	r1, [sp, #224]	; 0xe0
    5512:	18d3      	adds	r3, r2, r3
    5514:	2907      	cmp	r1, #7
    5516:	9339      	str	r3, [sp, #228]	; 0xe4
    5518:	f300 8262 	bgt.w	59e0 <_svfprintf_r+0x1290>
    551c:	3408      	adds	r4, #8
    551e:	2301      	movs	r3, #1
    5520:	9e42      	ldr	r6, [sp, #264]	; 0x108
    5522:	6063      	str	r3, [r4, #4]
    5524:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5526:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5528:	3301      	adds	r3, #1
    552a:	981b      	ldr	r0, [sp, #108]	; 0x6c
    552c:	3201      	adds	r2, #1
    552e:	2b07      	cmp	r3, #7
    5530:	9338      	str	r3, [sp, #224]	; 0xe0
    5532:	bfd8      	it	le
    5534:	f104 0308 	addle.w	r3, r4, #8
    5538:	6020      	str	r0, [r4, #0]
    553a:	9239      	str	r2, [sp, #228]	; 0xe4
    553c:	f300 8246 	bgt.w	59cc <_svfprintf_r+0x127c>
    5540:	9a42      	ldr	r2, [sp, #264]	; 0x108
    5542:	9911      	ldr	r1, [sp, #68]	; 0x44
    5544:	9818      	ldr	r0, [sp, #96]	; 0x60
    5546:	198e      	adds	r6, r1, r6
    5548:	601e      	str	r6, [r3, #0]
    554a:	1a81      	subs	r1, r0, r2
    554c:	6059      	str	r1, [r3, #4]
    554e:	9939      	ldr	r1, [sp, #228]	; 0xe4
    5550:	1a8a      	subs	r2, r1, r2
    5552:	9938      	ldr	r1, [sp, #224]	; 0xe0
    5554:	1812      	adds	r2, r2, r0
    5556:	9239      	str	r2, [sp, #228]	; 0xe4
    5558:	3101      	adds	r1, #1
    555a:	9138      	str	r1, [sp, #224]	; 0xe0
    555c:	2907      	cmp	r1, #7
    555e:	f73f ab60 	bgt.w	4c22 <_svfprintf_r+0x4d2>
    5562:	3308      	adds	r3, #8
    5564:	f7ff ba10 	b.w	4988 <_svfprintf_r+0x238>
    5568:	4655      	mov	r5, sl
    556a:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
    556e:	605c      	str	r4, [r3, #4]
    5570:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5572:	9939      	ldr	r1, [sp, #228]	; 0xe4
    5574:	3201      	adds	r2, #1
    5576:	601f      	str	r7, [r3, #0]
    5578:	1909      	adds	r1, r1, r4
    557a:	2a07      	cmp	r2, #7
    557c:	9139      	str	r1, [sp, #228]	; 0xe4
    557e:	9238      	str	r2, [sp, #224]	; 0xe0
    5580:	f300 827f 	bgt.w	5a82 <_svfprintf_r+0x1332>
    5584:	3308      	adds	r3, #8
    5586:	f01a 0f01 	tst.w	sl, #1
    558a:	f43f a9fd 	beq.w	4988 <_svfprintf_r+0x238>
    558e:	991b      	ldr	r1, [sp, #108]	; 0x6c
    5590:	2201      	movs	r2, #1
    5592:	605a      	str	r2, [r3, #4]
    5594:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5596:	6019      	str	r1, [r3, #0]
    5598:	9939      	ldr	r1, [sp, #228]	; 0xe4
    559a:	3201      	adds	r2, #1
    559c:	9238      	str	r2, [sp, #224]	; 0xe0
    559e:	3101      	adds	r1, #1
    55a0:	2a07      	cmp	r2, #7
    55a2:	9139      	str	r1, [sp, #228]	; 0xe4
    55a4:	f73f ab3d 	bgt.w	4c22 <_svfprintf_r+0x4d2>
    55a8:	3308      	adds	r3, #8
    55aa:	f7ff b9ed 	b.w	4988 <_svfprintf_r+0x238>
    55ae:	232d      	movs	r3, #45	; 0x2d
    55b0:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    55b4:	f7ff bbe8 	b.w	4d88 <_svfprintf_r+0x638>
    55b8:	9809      	ldr	r0, [sp, #36]	; 0x24
    55ba:	4659      	mov	r1, fp
    55bc:	aa37      	add	r2, sp, #220	; 0xdc
    55be:	f7ff f839 	bl	4634 <__sprint_r>
    55c2:	2800      	cmp	r0, #0
    55c4:	f47f aa12 	bne.w	49ec <_svfprintf_r+0x29c>
    55c8:	464b      	mov	r3, r9
    55ca:	e556      	b.n	507a <_svfprintf_r+0x92a>
    55cc:	0000c730 	.word	0x0000c730
    55d0:	2301      	movs	r3, #1
    55d2:	6063      	str	r3, [r4, #4]
    55d4:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    55d6:	f24c 7380 	movw	r3, #51072	; 0xc780
    55da:	f2c0 0300 	movt	r3, #0
    55de:	6023      	str	r3, [r4, #0]
    55e0:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    55e2:	3201      	adds	r2, #1
    55e4:	9238      	str	r2, [sp, #224]	; 0xe0
    55e6:	3301      	adds	r3, #1
    55e8:	2a07      	cmp	r2, #7
    55ea:	9339      	str	r3, [sp, #228]	; 0xe4
    55ec:	bfd8      	it	le
    55ee:	f104 0308 	addle.w	r3, r4, #8
    55f2:	f300 8173 	bgt.w	58dc <_svfprintf_r+0x118c>
    55f6:	9a42      	ldr	r2, [sp, #264]	; 0x108
    55f8:	b92a      	cbnz	r2, 5606 <_svfprintf_r+0xeb6>
    55fa:	9818      	ldr	r0, [sp, #96]	; 0x60
    55fc:	b918      	cbnz	r0, 5606 <_svfprintf_r+0xeb6>
    55fe:	f01a 0f01 	tst.w	sl, #1
    5602:	f43f a9c1 	beq.w	4988 <_svfprintf_r+0x238>
    5606:	991b      	ldr	r1, [sp, #108]	; 0x6c
    5608:	2201      	movs	r2, #1
    560a:	605a      	str	r2, [r3, #4]
    560c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    560e:	6019      	str	r1, [r3, #0]
    5610:	9939      	ldr	r1, [sp, #228]	; 0xe4
    5612:	3201      	adds	r2, #1
    5614:	9238      	str	r2, [sp, #224]	; 0xe0
    5616:	3101      	adds	r1, #1
    5618:	2a07      	cmp	r2, #7
    561a:	9139      	str	r1, [sp, #228]	; 0xe4
    561c:	f300 8168 	bgt.w	58f0 <_svfprintf_r+0x11a0>
    5620:	3308      	adds	r3, #8
    5622:	9c42      	ldr	r4, [sp, #264]	; 0x108
    5624:	4264      	negs	r4, r4
    5626:	2c00      	cmp	r4, #0
    5628:	f340 8187 	ble.w	593a <_svfprintf_r+0x11ea>
    562c:	2c10      	cmp	r4, #16
    562e:	4f9e      	ldr	r7, [pc, #632]	; (58a8 <_svfprintf_r+0x1158>)
    5630:	f340 81a0 	ble.w	5974 <_svfprintf_r+0x1224>
    5634:	2610      	movs	r6, #16
    5636:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    563a:	e003      	b.n	5644 <_svfprintf_r+0xef4>
    563c:	3c10      	subs	r4, #16
    563e:	2c10      	cmp	r4, #16
    5640:	f340 8198 	ble.w	5974 <_svfprintf_r+0x1224>
    5644:	605e      	str	r6, [r3, #4]
    5646:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5648:	9939      	ldr	r1, [sp, #228]	; 0xe4
    564a:	3201      	adds	r2, #1
    564c:	601f      	str	r7, [r3, #0]
    564e:	3110      	adds	r1, #16
    5650:	2a07      	cmp	r2, #7
    5652:	9139      	str	r1, [sp, #228]	; 0xe4
    5654:	f103 0308 	add.w	r3, r3, #8
    5658:	9238      	str	r2, [sp, #224]	; 0xe0
    565a:	ddef      	ble.n	563c <_svfprintf_r+0xeec>
    565c:	9809      	ldr	r0, [sp, #36]	; 0x24
    565e:	4659      	mov	r1, fp
    5660:	4642      	mov	r2, r8
    5662:	f7fe ffe7 	bl	4634 <__sprint_r>
    5666:	464b      	mov	r3, r9
    5668:	2800      	cmp	r0, #0
    566a:	d0e7      	beq.n	563c <_svfprintf_r+0xeec>
    566c:	f7ff b9be 	b.w	49ec <_svfprintf_r+0x29c>
    5670:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    5672:	465e      	mov	r6, fp
    5674:	2b00      	cmp	r3, #0
    5676:	f43f a9ba 	beq.w	49ee <_svfprintf_r+0x29e>
    567a:	9809      	ldr	r0, [sp, #36]	; 0x24
    567c:	4659      	mov	r1, fp
    567e:	aa37      	add	r2, sp, #220	; 0xdc
    5680:	f7fe ffd8 	bl	4634 <__sprint_r>
    5684:	f7ff b9b3 	b.w	49ee <_svfprintf_r+0x29e>
    5688:	990a      	ldr	r1, [sp, #40]	; 0x28
    568a:	f04a 0a20 	orr.w	sl, sl, #32
    568e:	786a      	ldrb	r2, [r5, #1]
    5690:	1c6b      	adds	r3, r5, #1
    5692:	910a      	str	r1, [sp, #40]	; 0x28
    5694:	f7ff b8c5 	b.w	4822 <_svfprintf_r+0xd2>
    5698:	4638      	mov	r0, r7
    569a:	4631      	mov	r1, r6
    569c:	9308      	str	r3, [sp, #32]
    569e:	f004 fd61 	bl	a164 <__isnand>
    56a2:	9b08      	ldr	r3, [sp, #32]
    56a4:	2800      	cmp	r0, #0
    56a6:	f040 8101 	bne.w	58ac <_svfprintf_r+0x115c>
    56aa:	f1b8 3fff 	cmp.w	r8, #4294967295
    56ae:	bf08      	it	eq
    56b0:	f108 0807 	addeq.w	r8, r8, #7
    56b4:	d00e      	beq.n	56d4 <_svfprintf_r+0xf84>
    56b6:	9a14      	ldr	r2, [sp, #80]	; 0x50
    56b8:	2a67      	cmp	r2, #103	; 0x67
    56ba:	bf14      	ite	ne
    56bc:	2300      	movne	r3, #0
    56be:	2301      	moveq	r3, #1
    56c0:	2a47      	cmp	r2, #71	; 0x47
    56c2:	bf08      	it	eq
    56c4:	f043 0301 	orreq.w	r3, r3, #1
    56c8:	b123      	cbz	r3, 56d4 <_svfprintf_r+0xf84>
    56ca:	f1b8 0f00 	cmp.w	r8, #0
    56ce:	bf08      	it	eq
    56d0:	f04f 0801 	moveq.w	r8, #1
    56d4:	4633      	mov	r3, r6
    56d6:	463a      	mov	r2, r7
    56d8:	e9cd 233a 	strd	r2, r3, [sp, #232]	; 0xe8
    56dc:	f44a 7a80 	orr.w	sl, sl, #256	; 0x100
    56e0:	9b3b      	ldr	r3, [sp, #236]	; 0xec
    56e2:	2b00      	cmp	r3, #0
    56e4:	f2c0 820a 	blt.w	5afc <_svfprintf_r+0x13ac>
    56e8:	2300      	movs	r3, #0
    56ea:	9315      	str	r3, [sp, #84]	; 0x54
    56ec:	9914      	ldr	r1, [sp, #80]	; 0x50
    56ee:	2966      	cmp	r1, #102	; 0x66
    56f0:	bf14      	ite	ne
    56f2:	2300      	movne	r3, #0
    56f4:	2301      	moveq	r3, #1
    56f6:	2946      	cmp	r1, #70	; 0x46
    56f8:	bf08      	it	eq
    56fa:	f043 0301 	orreq.w	r3, r3, #1
    56fe:	9312      	str	r3, [sp, #72]	; 0x48
    5700:	2b00      	cmp	r3, #0
    5702:	f000 818a 	beq.w	5a1a <_svfprintf_r+0x12ca>
    5706:	2303      	movs	r3, #3
    5708:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    570c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    570e:	970e      	str	r7, [sp, #56]	; 0x38
    5710:	960f      	str	r6, [sp, #60]	; 0x3c
    5712:	9300      	str	r3, [sp, #0]
    5714:	9809      	ldr	r0, [sp, #36]	; 0x24
    5716:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
    571a:	9101      	str	r1, [sp, #4]
    571c:	a942      	add	r1, sp, #264	; 0x108
    571e:	9102      	str	r1, [sp, #8]
    5720:	a941      	add	r1, sp, #260	; 0x104
    5722:	9103      	str	r1, [sp, #12]
    5724:	a940      	add	r1, sp, #256	; 0x100
    5726:	9104      	str	r1, [sp, #16]
    5728:	f002 f80a 	bl	7740 <_dtoa_r>
    572c:	9a14      	ldr	r2, [sp, #80]	; 0x50
    572e:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    5732:	bf18      	it	ne
    5734:	2301      	movne	r3, #1
    5736:	2a47      	cmp	r2, #71	; 0x47
    5738:	bf0c      	ite	eq
    573a:	2300      	moveq	r3, #0
    573c:	f003 0301 	andne.w	r3, r3, #1
    5740:	9011      	str	r0, [sp, #68]	; 0x44
    5742:	b92b      	cbnz	r3, 5750 <_svfprintf_r+0x1000>
    5744:	f01a 0f01 	tst.w	sl, #1
    5748:	bf08      	it	eq
    574a:	f8dd c100 	ldreq.w	ip, [sp, #256]	; 0x100
    574e:	d01a      	beq.n	5786 <_svfprintf_r+0x1036>
    5750:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5752:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5754:	9912      	ldr	r1, [sp, #72]	; 0x48
    5756:	eb03 0c00 	add.w	ip, r3, r0
    575a:	b129      	cbz	r1, 5768 <_svfprintf_r+0x1018>
    575c:	781b      	ldrb	r3, [r3, #0]
    575e:	2b30      	cmp	r3, #48	; 0x30
    5760:	f000 80d0 	beq.w	5904 <_svfprintf_r+0x11b4>
    5764:	9b42      	ldr	r3, [sp, #264]	; 0x108
    5766:	449c      	add	ip, r3
    5768:	4638      	mov	r0, r7
    576a:	2200      	movs	r2, #0
    576c:	2300      	movs	r3, #0
    576e:	4631      	mov	r1, r6
    5770:	f8cd c020 	str.w	ip, [sp, #32]
    5774:	f7fe fa2a 	bl	3bcc <__aeabi_dcmpeq>
    5778:	f8dd c020 	ldr.w	ip, [sp, #32]
    577c:	2800      	cmp	r0, #0
    577e:	f000 8173 	beq.w	5a68 <_svfprintf_r+0x1318>
    5782:	f8cd c100 	str.w	ip, [sp, #256]	; 0x100
    5786:	9814      	ldr	r0, [sp, #80]	; 0x50
    5788:	9911      	ldr	r1, [sp, #68]	; 0x44
    578a:	2867      	cmp	r0, #103	; 0x67
    578c:	bf14      	ite	ne
    578e:	2300      	movne	r3, #0
    5790:	2301      	moveq	r3, #1
    5792:	2847      	cmp	r0, #71	; 0x47
    5794:	bf08      	it	eq
    5796:	f043 0301 	orreq.w	r3, r3, #1
    579a:	ebc1 010c 	rsb	r1, r1, ip
    579e:	9118      	str	r1, [sp, #96]	; 0x60
    57a0:	2b00      	cmp	r3, #0
    57a2:	f000 814a 	beq.w	5a3a <_svfprintf_r+0x12ea>
    57a6:	9a42      	ldr	r2, [sp, #264]	; 0x108
    57a8:	f112 0f03 	cmn.w	r2, #3
    57ac:	920e      	str	r2, [sp, #56]	; 0x38
    57ae:	db02      	blt.n	57b6 <_svfprintf_r+0x1066>
    57b0:	4590      	cmp	r8, r2
    57b2:	f280 814b 	bge.w	5a4c <_svfprintf_r+0x12fc>
    57b6:	9b14      	ldr	r3, [sp, #80]	; 0x50
    57b8:	3b02      	subs	r3, #2
    57ba:	9314      	str	r3, [sp, #80]	; 0x50
    57bc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    57be:	9814      	ldr	r0, [sp, #80]	; 0x50
    57c0:	1e53      	subs	r3, r2, #1
    57c2:	9342      	str	r3, [sp, #264]	; 0x108
    57c4:	2b00      	cmp	r3, #0
    57c6:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
    57ca:	f2c0 81d1 	blt.w	5b70 <_svfprintf_r+0x1420>
    57ce:	222b      	movs	r2, #43	; 0x2b
    57d0:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
    57d4:	2b09      	cmp	r3, #9
    57d6:	f300 8162 	bgt.w	5a9e <_svfprintf_r+0x134e>
    57da:	a93f      	add	r1, sp, #252	; 0xfc
    57dc:	3330      	adds	r3, #48	; 0x30
    57de:	f88d 30fb 	strb.w	r3, [sp, #251]	; 0xfb
    57e2:	2330      	movs	r3, #48	; 0x30
    57e4:	f88d 30fa 	strb.w	r3, [sp, #250]	; 0xfa
    57e8:	ab3e      	add	r3, sp, #248	; 0xf8
    57ea:	9a18      	ldr	r2, [sp, #96]	; 0x60
    57ec:	1acb      	subs	r3, r1, r3
    57ee:	9918      	ldr	r1, [sp, #96]	; 0x60
    57f0:	931a      	str	r3, [sp, #104]	; 0x68
    57f2:	1859      	adds	r1, r3, r1
    57f4:	2a01      	cmp	r2, #1
    57f6:	910e      	str	r1, [sp, #56]	; 0x38
    57f8:	f340 81cc 	ble.w	5b94 <_svfprintf_r+0x1444>
    57fc:	980e      	ldr	r0, [sp, #56]	; 0x38
    57fe:	3001      	adds	r0, #1
    5800:	900e      	str	r0, [sp, #56]	; 0x38
    5802:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    5806:	910b      	str	r1, [sp, #44]	; 0x2c
    5808:	9b15      	ldr	r3, [sp, #84]	; 0x54
    580a:	2b00      	cmp	r3, #0
    580c:	f000 80fd 	beq.w	5a0a <_svfprintf_r+0x12ba>
    5810:	232d      	movs	r3, #45	; 0x2d
    5812:	2000      	movs	r0, #0
    5814:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    5818:	9015      	str	r0, [sp, #84]	; 0x54
    581a:	f7ff b950 	b.w	4abe <_svfprintf_r+0x36e>
    581e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    5820:	425b      	negs	r3, r3
    5822:	930c      	str	r3, [sp, #48]	; 0x30
    5824:	f7ff bace 	b.w	4dc4 <_svfprintf_r+0x674>
    5828:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    582a:	2000      	movs	r0, #0
    582c:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    5830:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    5834:	9015      	str	r0, [sp, #84]	; 0x54
    5836:	920b      	str	r2, [sp, #44]	; 0x2c
    5838:	f7ff b940 	b.w	4abc <_svfprintf_r+0x36c>
    583c:	980a      	ldr	r0, [sp, #40]	; 0x28
    583e:	1d01      	adds	r1, r0, #4
    5840:	910a      	str	r1, [sp, #40]	; 0x28
    5842:	6806      	ldr	r6, [r0, #0]
    5844:	1e32      	subs	r2, r6, #0
    5846:	bf18      	it	ne
    5848:	2201      	movne	r2, #1
    584a:	4636      	mov	r6, r6
    584c:	f04f 0700 	mov.w	r7, #0
    5850:	f7ff b8f6 	b.w	4a40 <_svfprintf_r+0x2f0>
    5854:	f01a 0f40 	tst.w	sl, #64	; 0x40
    5858:	bf17      	itett	ne
    585a:	9a0a      	ldrne	r2, [sp, #40]	; 0x28
    585c:	990a      	ldreq	r1, [sp, #40]	; 0x28
    585e:	980d      	ldrne	r0, [sp, #52]	; 0x34
    5860:	f102 0a04 	addne.w	sl, r2, #4
    5864:	bf11      	iteee	ne
    5866:	6813      	ldrne	r3, [r2, #0]
    5868:	f101 0a04 	addeq.w	sl, r1, #4
    586c:	680b      	ldreq	r3, [r1, #0]
    586e:	9a0d      	ldreq	r2, [sp, #52]	; 0x34
    5870:	bf14      	ite	ne
    5872:	8018      	strhne	r0, [r3, #0]
    5874:	601a      	streq	r2, [r3, #0]
    5876:	f7fe bf95 	b.w	47a4 <_svfprintf_r+0x54>
    587a:	9809      	ldr	r0, [sp, #36]	; 0x24
    587c:	4659      	mov	r1, fp
    587e:	aa37      	add	r2, sp, #220	; 0xdc
    5880:	f7fe fed8 	bl	4634 <__sprint_r>
    5884:	2800      	cmp	r0, #0
    5886:	f47f a8b1 	bne.w	49ec <_svfprintf_r+0x29c>
    588a:	464b      	mov	r3, r9
    588c:	e40b      	b.n	50a6 <_svfprintf_r+0x956>
    588e:	9809      	ldr	r0, [sp, #36]	; 0x24
    5890:	2140      	movs	r1, #64	; 0x40
    5892:	f7fe fa4d 	bl	3d30 <_malloc_r>
    5896:	6030      	str	r0, [r6, #0]
    5898:	6130      	str	r0, [r6, #16]
    589a:	2800      	cmp	r0, #0
    589c:	f000 818d 	beq.w	5bba <_svfprintf_r+0x146a>
    58a0:	2340      	movs	r3, #64	; 0x40
    58a2:	6173      	str	r3, [r6, #20]
    58a4:	f7fe bf67 	b.w	4776 <_svfprintf_r+0x26>
    58a8:	0000c730 	.word	0x0000c730
    58ac:	2003      	movs	r0, #3
    58ae:	f24c 7260 	movw	r2, #51040	; 0xc760
    58b2:	f24c 715c 	movw	r1, #51036	; 0xc75c
    58b6:	900b      	str	r0, [sp, #44]	; 0x2c
    58b8:	9814      	ldr	r0, [sp, #80]	; 0x50
    58ba:	f2c0 0100 	movt	r1, #0
    58be:	f2c0 0200 	movt	r2, #0
    58c2:	9315      	str	r3, [sp, #84]	; 0x54
    58c4:	2847      	cmp	r0, #71	; 0x47
    58c6:	bfd8      	it	le
    58c8:	460a      	movle	r2, r1
    58ca:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    58ce:	2103      	movs	r1, #3
    58d0:	9211      	str	r2, [sp, #68]	; 0x44
    58d2:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    58d6:	910e      	str	r1, [sp, #56]	; 0x38
    58d8:	f7ff b8f0 	b.w	4abc <_svfprintf_r+0x36c>
    58dc:	9809      	ldr	r0, [sp, #36]	; 0x24
    58de:	4659      	mov	r1, fp
    58e0:	aa37      	add	r2, sp, #220	; 0xdc
    58e2:	f7fe fea7 	bl	4634 <__sprint_r>
    58e6:	2800      	cmp	r0, #0
    58e8:	f47f a880 	bne.w	49ec <_svfprintf_r+0x29c>
    58ec:	464b      	mov	r3, r9
    58ee:	e682      	b.n	55f6 <_svfprintf_r+0xea6>
    58f0:	9809      	ldr	r0, [sp, #36]	; 0x24
    58f2:	4659      	mov	r1, fp
    58f4:	aa37      	add	r2, sp, #220	; 0xdc
    58f6:	f7fe fe9d 	bl	4634 <__sprint_r>
    58fa:	2800      	cmp	r0, #0
    58fc:	f47f a876 	bne.w	49ec <_svfprintf_r+0x29c>
    5900:	464b      	mov	r3, r9
    5902:	e68e      	b.n	5622 <_svfprintf_r+0xed2>
    5904:	4638      	mov	r0, r7
    5906:	2200      	movs	r2, #0
    5908:	2300      	movs	r3, #0
    590a:	4631      	mov	r1, r6
    590c:	f8cd c020 	str.w	ip, [sp, #32]
    5910:	f7fe f95c 	bl	3bcc <__aeabi_dcmpeq>
    5914:	f8dd c020 	ldr.w	ip, [sp, #32]
    5918:	2800      	cmp	r0, #0
    591a:	f47f af23 	bne.w	5764 <_svfprintf_r+0x1014>
    591e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5920:	f1c2 0301 	rsb	r3, r2, #1
    5924:	9342      	str	r3, [sp, #264]	; 0x108
    5926:	e71e      	b.n	5766 <_svfprintf_r+0x1016>
    5928:	9809      	ldr	r0, [sp, #36]	; 0x24
    592a:	4659      	mov	r1, fp
    592c:	aa37      	add	r2, sp, #220	; 0xdc
    592e:	f7fe fe81 	bl	4634 <__sprint_r>
    5932:	2800      	cmp	r0, #0
    5934:	f47f a85a 	bne.w	49ec <_svfprintf_r+0x29c>
    5938:	464b      	mov	r3, r9
    593a:	9a18      	ldr	r2, [sp, #96]	; 0x60
    593c:	9811      	ldr	r0, [sp, #68]	; 0x44
    593e:	605a      	str	r2, [r3, #4]
    5940:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5942:	9939      	ldr	r1, [sp, #228]	; 0xe4
    5944:	6018      	str	r0, [r3, #0]
    5946:	3201      	adds	r2, #1
    5948:	9818      	ldr	r0, [sp, #96]	; 0x60
    594a:	9238      	str	r2, [sp, #224]	; 0xe0
    594c:	1809      	adds	r1, r1, r0
    594e:	2a07      	cmp	r2, #7
    5950:	9139      	str	r1, [sp, #228]	; 0xe4
    5952:	f73f a966 	bgt.w	4c22 <_svfprintf_r+0x4d2>
    5956:	3308      	adds	r3, #8
    5958:	f7ff b816 	b.w	4988 <_svfprintf_r+0x238>
    595c:	2100      	movs	r1, #0
    595e:	9115      	str	r1, [sp, #84]	; 0x54
    5960:	f7fe fe38 	bl	45d4 <strlen>
    5964:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    5968:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    596c:	900e      	str	r0, [sp, #56]	; 0x38
    596e:	920b      	str	r2, [sp, #44]	; 0x2c
    5970:	f7ff b8a4 	b.w	4abc <_svfprintf_r+0x36c>
    5974:	605c      	str	r4, [r3, #4]
    5976:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5978:	601f      	str	r7, [r3, #0]
    597a:	1c51      	adds	r1, r2, #1
    597c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    597e:	9138      	str	r1, [sp, #224]	; 0xe0
    5980:	1912      	adds	r2, r2, r4
    5982:	2907      	cmp	r1, #7
    5984:	9239      	str	r2, [sp, #228]	; 0xe4
    5986:	dccf      	bgt.n	5928 <_svfprintf_r+0x11d8>
    5988:	3308      	adds	r3, #8
    598a:	e7d6      	b.n	593a <_svfprintf_r+0x11ea>
    598c:	9916      	ldr	r1, [sp, #88]	; 0x58
    598e:	9811      	ldr	r0, [sp, #68]	; 0x44
    5990:	1a08      	subs	r0, r1, r0
    5992:	900e      	str	r0, [sp, #56]	; 0x38
    5994:	f7ff b889 	b.w	4aaa <_svfprintf_r+0x35a>
    5998:	f1b8 0f06 	cmp.w	r8, #6
    599c:	bf34      	ite	cc
    599e:	4641      	movcc	r1, r8
    59a0:	2106      	movcs	r1, #6
    59a2:	f24c 7278 	movw	r2, #51064	; 0xc778
    59a6:	f2c0 0200 	movt	r2, #0
    59aa:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
    59ae:	910e      	str	r1, [sp, #56]	; 0x38
    59b0:	9211      	str	r2, [sp, #68]	; 0x44
    59b2:	930b      	str	r3, [sp, #44]	; 0x2c
    59b4:	f7ff b963 	b.w	4c7e <_svfprintf_r+0x52e>
    59b8:	9809      	ldr	r0, [sp, #36]	; 0x24
    59ba:	4659      	mov	r1, fp
    59bc:	aa37      	add	r2, sp, #220	; 0xdc
    59be:	f7fe fe39 	bl	4634 <__sprint_r>
    59c2:	2800      	cmp	r0, #0
    59c4:	f47f a812 	bne.w	49ec <_svfprintf_r+0x29c>
    59c8:	464b      	mov	r3, r9
    59ca:	e43b      	b.n	5244 <_svfprintf_r+0xaf4>
    59cc:	9809      	ldr	r0, [sp, #36]	; 0x24
    59ce:	4659      	mov	r1, fp
    59d0:	aa37      	add	r2, sp, #220	; 0xdc
    59d2:	f7fe fe2f 	bl	4634 <__sprint_r>
    59d6:	2800      	cmp	r0, #0
    59d8:	f47f a808 	bne.w	49ec <_svfprintf_r+0x29c>
    59dc:	464b      	mov	r3, r9
    59de:	e5af      	b.n	5540 <_svfprintf_r+0xdf0>
    59e0:	9809      	ldr	r0, [sp, #36]	; 0x24
    59e2:	4659      	mov	r1, fp
    59e4:	aa37      	add	r2, sp, #220	; 0xdc
    59e6:	f7fe fe25 	bl	4634 <__sprint_r>
    59ea:	2800      	cmp	r0, #0
    59ec:	f47e affe 	bne.w	49ec <_svfprintf_r+0x29c>
    59f0:	464c      	mov	r4, r9
    59f2:	e594      	b.n	551e <_svfprintf_r+0xdce>
    59f4:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    59f8:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    59fc:	9015      	str	r0, [sp, #84]	; 0x54
    59fe:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    5a02:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    5a06:	f7ff b859 	b.w	4abc <_svfprintf_r+0x36c>
    5a0a:	980e      	ldr	r0, [sp, #56]	; 0x38
    5a0c:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    5a10:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    5a14:	900b      	str	r0, [sp, #44]	; 0x2c
    5a16:	f7ff b851 	b.w	4abc <_svfprintf_r+0x36c>
    5a1a:	9a14      	ldr	r2, [sp, #80]	; 0x50
    5a1c:	2a65      	cmp	r2, #101	; 0x65
    5a1e:	bf14      	ite	ne
    5a20:	2300      	movne	r3, #0
    5a22:	2301      	moveq	r3, #1
    5a24:	2a45      	cmp	r2, #69	; 0x45
    5a26:	bf08      	it	eq
    5a28:	f043 0301 	orreq.w	r3, r3, #1
    5a2c:	2b00      	cmp	r3, #0
    5a2e:	d032      	beq.n	5a96 <_svfprintf_r+0x1346>
    5a30:	f108 0301 	add.w	r3, r8, #1
    5a34:	930b      	str	r3, [sp, #44]	; 0x2c
    5a36:	2302      	movs	r3, #2
    5a38:	e668      	b.n	570c <_svfprintf_r+0xfbc>
    5a3a:	9814      	ldr	r0, [sp, #80]	; 0x50
    5a3c:	2865      	cmp	r0, #101	; 0x65
    5a3e:	dd62      	ble.n	5b06 <_svfprintf_r+0x13b6>
    5a40:	9a14      	ldr	r2, [sp, #80]	; 0x50
    5a42:	2a66      	cmp	r2, #102	; 0x66
    5a44:	bf1c      	itt	ne
    5a46:	9b42      	ldrne	r3, [sp, #264]	; 0x108
    5a48:	930e      	strne	r3, [sp, #56]	; 0x38
    5a4a:	d06f      	beq.n	5b2c <_svfprintf_r+0x13dc>
    5a4c:	9a18      	ldr	r2, [sp, #96]	; 0x60
    5a4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    5a50:	429a      	cmp	r2, r3
    5a52:	dc5b      	bgt.n	5b0c <_svfprintf_r+0x13bc>
    5a54:	f01a 0f01 	tst.w	sl, #1
    5a58:	f040 8081 	bne.w	5b5e <_svfprintf_r+0x140e>
    5a5c:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
    5a60:	2167      	movs	r1, #103	; 0x67
    5a62:	900b      	str	r0, [sp, #44]	; 0x2c
    5a64:	9114      	str	r1, [sp, #80]	; 0x50
    5a66:	e6cf      	b.n	5808 <_svfprintf_r+0x10b8>
    5a68:	9b40      	ldr	r3, [sp, #256]	; 0x100
    5a6a:	459c      	cmp	ip, r3
    5a6c:	bf98      	it	ls
    5a6e:	469c      	movls	ip, r3
    5a70:	f67f ae89 	bls.w	5786 <_svfprintf_r+0x1036>
    5a74:	2230      	movs	r2, #48	; 0x30
    5a76:	f803 2b01 	strb.w	r2, [r3], #1
    5a7a:	459c      	cmp	ip, r3
    5a7c:	9340      	str	r3, [sp, #256]	; 0x100
    5a7e:	d8fa      	bhi.n	5a76 <_svfprintf_r+0x1326>
    5a80:	e681      	b.n	5786 <_svfprintf_r+0x1036>
    5a82:	9809      	ldr	r0, [sp, #36]	; 0x24
    5a84:	4659      	mov	r1, fp
    5a86:	aa37      	add	r2, sp, #220	; 0xdc
    5a88:	f7fe fdd4 	bl	4634 <__sprint_r>
    5a8c:	2800      	cmp	r0, #0
    5a8e:	f47e afad 	bne.w	49ec <_svfprintf_r+0x29c>
    5a92:	464b      	mov	r3, r9
    5a94:	e577      	b.n	5586 <_svfprintf_r+0xe36>
    5a96:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    5a9a:	3302      	adds	r3, #2
    5a9c:	e636      	b.n	570c <_svfprintf_r+0xfbc>
    5a9e:	f246 6c67 	movw	ip, #26215	; 0x6667
    5aa2:	f10d 00f7 	add.w	r0, sp, #247	; 0xf7
    5aa6:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    5aaa:	fb8c 2103 	smull	r2, r1, ip, r3
    5aae:	17da      	asrs	r2, r3, #31
    5ab0:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
    5ab4:	eb02 0182 	add.w	r1, r2, r2, lsl #2
    5ab8:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
    5abc:	4613      	mov	r3, r2
    5abe:	3130      	adds	r1, #48	; 0x30
    5ac0:	2a09      	cmp	r2, #9
    5ac2:	f800 1d01 	strb.w	r1, [r0, #-1]!
    5ac6:	dcf0      	bgt.n	5aaa <_svfprintf_r+0x135a>
    5ac8:	3330      	adds	r3, #48	; 0x30
    5aca:	1e42      	subs	r2, r0, #1
    5acc:	b2d9      	uxtb	r1, r3
    5ace:	f800 1c01 	strb.w	r1, [r0, #-1]
    5ad2:	9b07      	ldr	r3, [sp, #28]
    5ad4:	4293      	cmp	r3, r2
    5ad6:	bf98      	it	ls
    5ad8:	f10d 01fa 	addls.w	r1, sp, #250	; 0xfa
    5adc:	f67f ae84 	bls.w	57e8 <_svfprintf_r+0x1098>
    5ae0:	4602      	mov	r2, r0
    5ae2:	f10d 03fb 	add.w	r3, sp, #251	; 0xfb
    5ae6:	e001      	b.n	5aec <_svfprintf_r+0x139c>
    5ae8:	f812 1b01 	ldrb.w	r1, [r2], #1
    5aec:	f803 1c01 	strb.w	r1, [r3, #-1]
    5af0:	4619      	mov	r1, r3
    5af2:	9807      	ldr	r0, [sp, #28]
    5af4:	3301      	adds	r3, #1
    5af6:	4290      	cmp	r0, r2
    5af8:	d8f6      	bhi.n	5ae8 <_svfprintf_r+0x1398>
    5afa:	e675      	b.n	57e8 <_svfprintf_r+0x1098>
    5afc:	202d      	movs	r0, #45	; 0x2d
    5afe:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
    5b02:	9015      	str	r0, [sp, #84]	; 0x54
    5b04:	e5f2      	b.n	56ec <_svfprintf_r+0xf9c>
    5b06:	9942      	ldr	r1, [sp, #264]	; 0x108
    5b08:	910e      	str	r1, [sp, #56]	; 0x38
    5b0a:	e657      	b.n	57bc <_svfprintf_r+0x106c>
    5b0c:	990e      	ldr	r1, [sp, #56]	; 0x38
    5b0e:	9818      	ldr	r0, [sp, #96]	; 0x60
    5b10:	2900      	cmp	r1, #0
    5b12:	bfda      	itte	le
    5b14:	9a0e      	ldrle	r2, [sp, #56]	; 0x38
    5b16:	f1c2 0302 	rsble	r3, r2, #2
    5b1a:	2301      	movgt	r3, #1
    5b1c:	181b      	adds	r3, r3, r0
    5b1e:	2167      	movs	r1, #103	; 0x67
    5b20:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    5b24:	930e      	str	r3, [sp, #56]	; 0x38
    5b26:	9114      	str	r1, [sp, #80]	; 0x50
    5b28:	920b      	str	r2, [sp, #44]	; 0x2c
    5b2a:	e66d      	b.n	5808 <_svfprintf_r+0x10b8>
    5b2c:	9842      	ldr	r0, [sp, #264]	; 0x108
    5b2e:	2800      	cmp	r0, #0
    5b30:	900e      	str	r0, [sp, #56]	; 0x38
    5b32:	dd38      	ble.n	5ba6 <_svfprintf_r+0x1456>
    5b34:	f1b8 0f00 	cmp.w	r8, #0
    5b38:	d107      	bne.n	5b4a <_svfprintf_r+0x13fa>
    5b3a:	f01a 0f01 	tst.w	sl, #1
    5b3e:	bf04      	itt	eq
    5b40:	ea20 71e0 	biceq.w	r1, r0, r0, asr #31
    5b44:	910b      	streq	r1, [sp, #44]	; 0x2c
    5b46:	f43f ae5f 	beq.w	5808 <_svfprintf_r+0x10b8>
    5b4a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    5b4c:	2066      	movs	r0, #102	; 0x66
    5b4e:	9014      	str	r0, [sp, #80]	; 0x50
    5b50:	1c53      	adds	r3, r2, #1
    5b52:	4443      	add	r3, r8
    5b54:	930e      	str	r3, [sp, #56]	; 0x38
    5b56:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    5b5a:	910b      	str	r1, [sp, #44]	; 0x2c
    5b5c:	e654      	b.n	5808 <_svfprintf_r+0x10b8>
    5b5e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    5b60:	2367      	movs	r3, #103	; 0x67
    5b62:	9314      	str	r3, [sp, #80]	; 0x50
    5b64:	3201      	adds	r2, #1
    5b66:	920e      	str	r2, [sp, #56]	; 0x38
    5b68:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
    5b6c:	900b      	str	r0, [sp, #44]	; 0x2c
    5b6e:	e64b      	b.n	5808 <_svfprintf_r+0x10b8>
    5b70:	222d      	movs	r2, #45	; 0x2d
    5b72:	425b      	negs	r3, r3
    5b74:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
    5b78:	e62c      	b.n	57d4 <_svfprintf_r+0x1084>
    5b7a:	990a      	ldr	r1, [sp, #40]	; 0x28
    5b7c:	781a      	ldrb	r2, [r3, #0]
    5b7e:	f8d1 8000 	ldr.w	r8, [r1]
    5b82:	3104      	adds	r1, #4
    5b84:	910a      	str	r1, [sp, #40]	; 0x28
    5b86:	f1b8 0f00 	cmp.w	r8, #0
    5b8a:	bfb8      	it	lt
    5b8c:	f04f 38ff 	movlt.w	r8, #4294967295
    5b90:	f7fe be47 	b.w	4822 <_svfprintf_r+0xd2>
    5b94:	f01a 0f01 	tst.w	sl, #1
    5b98:	bf04      	itt	eq
    5b9a:	ea21 73e1 	biceq.w	r3, r1, r1, asr #31
    5b9e:	930b      	streq	r3, [sp, #44]	; 0x2c
    5ba0:	f43f ae32 	beq.w	5808 <_svfprintf_r+0x10b8>
    5ba4:	e62a      	b.n	57fc <_svfprintf_r+0x10ac>
    5ba6:	f1b8 0f00 	cmp.w	r8, #0
    5baa:	d10e      	bne.n	5bca <_svfprintf_r+0x147a>
    5bac:	f01a 0f01 	tst.w	sl, #1
    5bb0:	d10b      	bne.n	5bca <_svfprintf_r+0x147a>
    5bb2:	2201      	movs	r2, #1
    5bb4:	920b      	str	r2, [sp, #44]	; 0x2c
    5bb6:	920e      	str	r2, [sp, #56]	; 0x38
    5bb8:	e626      	b.n	5808 <_svfprintf_r+0x10b8>
    5bba:	9809      	ldr	r0, [sp, #36]	; 0x24
    5bbc:	230c      	movs	r3, #12
    5bbe:	f04f 31ff 	mov.w	r1, #4294967295
    5bc2:	910d      	str	r1, [sp, #52]	; 0x34
    5bc4:	6003      	str	r3, [r0, #0]
    5bc6:	f7fe bf1a 	b.w	49fe <_svfprintf_r+0x2ae>
    5bca:	f108 0302 	add.w	r3, r8, #2
    5bce:	2066      	movs	r0, #102	; 0x66
    5bd0:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    5bd4:	930e      	str	r3, [sp, #56]	; 0x38
    5bd6:	9014      	str	r0, [sp, #80]	; 0x50
    5bd8:	910b      	str	r1, [sp, #44]	; 0x2c
    5bda:	e615      	b.n	5808 <_svfprintf_r+0x10b8>

00005bdc <__sprint_r>:
    5bdc:	6893      	ldr	r3, [r2, #8]
    5bde:	b510      	push	{r4, lr}
    5be0:	4614      	mov	r4, r2
    5be2:	b913      	cbnz	r3, 5bea <__sprint_r+0xe>
    5be4:	6053      	str	r3, [r2, #4]
    5be6:	4618      	mov	r0, r3
    5be8:	bd10      	pop	{r4, pc}
    5bea:	f002 ffc9 	bl	8b80 <__sfvwrite_r>
    5bee:	2300      	movs	r3, #0
    5bf0:	6063      	str	r3, [r4, #4]
    5bf2:	60a3      	str	r3, [r4, #8]
    5bf4:	bd10      	pop	{r4, pc}
    5bf6:	bf00      	nop

00005bf8 <_vfprintf_r>:
    5bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5bfc:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
    5c00:	b083      	sub	sp, #12
    5c02:	460e      	mov	r6, r1
    5c04:	4615      	mov	r5, r2
    5c06:	469a      	mov	sl, r3
    5c08:	4681      	mov	r9, r0
    5c0a:	f003 f9a9 	bl	8f60 <_localeconv_r>
    5c0e:	6800      	ldr	r0, [r0, #0]
    5c10:	901d      	str	r0, [sp, #116]	; 0x74
    5c12:	f1b9 0f00 	cmp.w	r9, #0
    5c16:	d004      	beq.n	5c22 <_vfprintf_r+0x2a>
    5c18:	f8d9 3018 	ldr.w	r3, [r9, #24]
    5c1c:	2b00      	cmp	r3, #0
    5c1e:	f000 815a 	beq.w	5ed6 <_vfprintf_r+0x2de>
    5c22:	f24c 73b4 	movw	r3, #51124	; 0xc7b4
    5c26:	f2c0 0300 	movt	r3, #0
    5c2a:	429e      	cmp	r6, r3
    5c2c:	bf08      	it	eq
    5c2e:	f8d9 6004 	ldreq.w	r6, [r9, #4]
    5c32:	d010      	beq.n	5c56 <_vfprintf_r+0x5e>
    5c34:	f24c 73d4 	movw	r3, #51156	; 0xc7d4
    5c38:	f2c0 0300 	movt	r3, #0
    5c3c:	429e      	cmp	r6, r3
    5c3e:	bf08      	it	eq
    5c40:	f8d9 6008 	ldreq.w	r6, [r9, #8]
    5c44:	d007      	beq.n	5c56 <_vfprintf_r+0x5e>
    5c46:	f24c 73f4 	movw	r3, #51188	; 0xc7f4
    5c4a:	f2c0 0300 	movt	r3, #0
    5c4e:	429e      	cmp	r6, r3
    5c50:	bf08      	it	eq
    5c52:	f8d9 600c 	ldreq.w	r6, [r9, #12]
    5c56:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    5c5a:	fa1f f38c 	uxth.w	r3, ip
    5c5e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    5c62:	d109      	bne.n	5c78 <_vfprintf_r+0x80>
    5c64:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
    5c68:	6e72      	ldr	r2, [r6, #100]	; 0x64
    5c6a:	f8a6 c00c 	strh.w	ip, [r6, #12]
    5c6e:	fa1f f38c 	uxth.w	r3, ip
    5c72:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
    5c76:	6672      	str	r2, [r6, #100]	; 0x64
    5c78:	f013 0f08 	tst.w	r3, #8
    5c7c:	f001 8301 	beq.w	7282 <_vfprintf_r+0x168a>
    5c80:	6932      	ldr	r2, [r6, #16]
    5c82:	2a00      	cmp	r2, #0
    5c84:	f001 82fd 	beq.w	7282 <_vfprintf_r+0x168a>
    5c88:	f003 031a 	and.w	r3, r3, #26
    5c8c:	2b0a      	cmp	r3, #10
    5c8e:	f000 80e0 	beq.w	5e52 <_vfprintf_r+0x25a>
    5c92:	2200      	movs	r2, #0
    5c94:	9212      	str	r2, [sp, #72]	; 0x48
    5c96:	921a      	str	r2, [sp, #104]	; 0x68
    5c98:	2300      	movs	r3, #0
    5c9a:	921c      	str	r2, [sp, #112]	; 0x70
    5c9c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5ca0:	9211      	str	r2, [sp, #68]	; 0x44
    5ca2:	3404      	adds	r4, #4
    5ca4:	9219      	str	r2, [sp, #100]	; 0x64
    5ca6:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    5caa:	931b      	str	r3, [sp, #108]	; 0x6c
    5cac:	3204      	adds	r2, #4
    5cae:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
    5cb2:	3228      	adds	r2, #40	; 0x28
    5cb4:	3303      	adds	r3, #3
    5cb6:	9218      	str	r2, [sp, #96]	; 0x60
    5cb8:	9307      	str	r3, [sp, #28]
    5cba:	2300      	movs	r3, #0
    5cbc:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
    5cc0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5cc4:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    5cc8:	782b      	ldrb	r3, [r5, #0]
    5cca:	1e1a      	subs	r2, r3, #0
    5ccc:	bf18      	it	ne
    5cce:	2201      	movne	r2, #1
    5cd0:	2b25      	cmp	r3, #37	; 0x25
    5cd2:	bf0c      	ite	eq
    5cd4:	2200      	moveq	r2, #0
    5cd6:	f002 0201 	andne.w	r2, r2, #1
    5cda:	b332      	cbz	r2, 5d2a <_vfprintf_r+0x132>
    5cdc:	462f      	mov	r7, r5
    5cde:	f817 3f01 	ldrb.w	r3, [r7, #1]!
    5ce2:	1e1a      	subs	r2, r3, #0
    5ce4:	bf18      	it	ne
    5ce6:	2201      	movne	r2, #1
    5ce8:	2b25      	cmp	r3, #37	; 0x25
    5cea:	bf0c      	ite	eq
    5cec:	2200      	moveq	r2, #0
    5cee:	f002 0201 	andne.w	r2, r2, #1
    5cf2:	2a00      	cmp	r2, #0
    5cf4:	d1f3      	bne.n	5cde <_vfprintf_r+0xe6>
    5cf6:	ebb7 0805 	subs.w	r8, r7, r5
    5cfa:	bf08      	it	eq
    5cfc:	463d      	moveq	r5, r7
    5cfe:	d014      	beq.n	5d2a <_vfprintf_r+0x132>
    5d00:	f8c4 8004 	str.w	r8, [r4, #4]
    5d04:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5d08:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5d0c:	3301      	adds	r3, #1
    5d0e:	6025      	str	r5, [r4, #0]
    5d10:	2b07      	cmp	r3, #7
    5d12:	4442      	add	r2, r8
    5d14:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5d18:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5d1c:	dc78      	bgt.n	5e10 <_vfprintf_r+0x218>
    5d1e:	3408      	adds	r4, #8
    5d20:	9811      	ldr	r0, [sp, #68]	; 0x44
    5d22:	463d      	mov	r5, r7
    5d24:	4440      	add	r0, r8
    5d26:	9011      	str	r0, [sp, #68]	; 0x44
    5d28:	783b      	ldrb	r3, [r7, #0]
    5d2a:	2b00      	cmp	r3, #0
    5d2c:	d07c      	beq.n	5e28 <_vfprintf_r+0x230>
    5d2e:	1c6b      	adds	r3, r5, #1
    5d30:	f04f 37ff 	mov.w	r7, #4294967295
    5d34:	202b      	movs	r0, #43	; 0x2b
    5d36:	f04f 0c20 	mov.w	ip, #32
    5d3a:	2100      	movs	r1, #0
    5d3c:	f04f 0200 	mov.w	r2, #0
    5d40:	910f      	str	r1, [sp, #60]	; 0x3c
    5d42:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    5d46:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
    5d4a:	786a      	ldrb	r2, [r5, #1]
    5d4c:	910a      	str	r1, [sp, #40]	; 0x28
    5d4e:	1c5d      	adds	r5, r3, #1
    5d50:	f1a2 0320 	sub.w	r3, r2, #32
    5d54:	2b58      	cmp	r3, #88	; 0x58
    5d56:	f200 8286 	bhi.w	6266 <_vfprintf_r+0x66e>
    5d5a:	e8df f013 	tbh	[pc, r3, lsl #1]
    5d5e:	0298      	.short	0x0298
    5d60:	02840284 	.word	0x02840284
    5d64:	028402a4 	.word	0x028402a4
    5d68:	02840284 	.word	0x02840284
    5d6c:	02840284 	.word	0x02840284
    5d70:	02ad0284 	.word	0x02ad0284
    5d74:	028402ba 	.word	0x028402ba
    5d78:	02ca02c1 	.word	0x02ca02c1
    5d7c:	02e70284 	.word	0x02e70284
    5d80:	02f002f0 	.word	0x02f002f0
    5d84:	02f002f0 	.word	0x02f002f0
    5d88:	02f002f0 	.word	0x02f002f0
    5d8c:	02f002f0 	.word	0x02f002f0
    5d90:	028402f0 	.word	0x028402f0
    5d94:	02840284 	.word	0x02840284
    5d98:	02840284 	.word	0x02840284
    5d9c:	02840284 	.word	0x02840284
    5da0:	02840284 	.word	0x02840284
    5da4:	03040284 	.word	0x03040284
    5da8:	02840326 	.word	0x02840326
    5dac:	02840326 	.word	0x02840326
    5db0:	02840284 	.word	0x02840284
    5db4:	036a0284 	.word	0x036a0284
    5db8:	02840284 	.word	0x02840284
    5dbc:	02840481 	.word	0x02840481
    5dc0:	02840284 	.word	0x02840284
    5dc4:	02840284 	.word	0x02840284
    5dc8:	02840414 	.word	0x02840414
    5dcc:	042f0284 	.word	0x042f0284
    5dd0:	02840284 	.word	0x02840284
    5dd4:	02840284 	.word	0x02840284
    5dd8:	02840284 	.word	0x02840284
    5ddc:	02840284 	.word	0x02840284
    5de0:	02840284 	.word	0x02840284
    5de4:	0465044f 	.word	0x0465044f
    5de8:	03260326 	.word	0x03260326
    5dec:	03730326 	.word	0x03730326
    5df0:	02840465 	.word	0x02840465
    5df4:	03790284 	.word	0x03790284
    5df8:	03850284 	.word	0x03850284
    5dfc:	03ad0396 	.word	0x03ad0396
    5e00:	0284040a 	.word	0x0284040a
    5e04:	028403cc 	.word	0x028403cc
    5e08:	028403f4 	.word	0x028403f4
    5e0c:	00c00284 	.word	0x00c00284
    5e10:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5e14:	4648      	mov	r0, r9
    5e16:	4631      	mov	r1, r6
    5e18:	320c      	adds	r2, #12
    5e1a:	f7ff fedf 	bl	5bdc <__sprint_r>
    5e1e:	b958      	cbnz	r0, 5e38 <_vfprintf_r+0x240>
    5e20:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5e24:	3404      	adds	r4, #4
    5e26:	e77b      	b.n	5d20 <_vfprintf_r+0x128>
    5e28:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    5e2c:	2b00      	cmp	r3, #0
    5e2e:	f041 8192 	bne.w	7156 <_vfprintf_r+0x155e>
    5e32:	2300      	movs	r3, #0
    5e34:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5e38:	89b3      	ldrh	r3, [r6, #12]
    5e3a:	f013 0f40 	tst.w	r3, #64	; 0x40
    5e3e:	d002      	beq.n	5e46 <_vfprintf_r+0x24e>
    5e40:	f04f 30ff 	mov.w	r0, #4294967295
    5e44:	9011      	str	r0, [sp, #68]	; 0x44
    5e46:	9811      	ldr	r0, [sp, #68]	; 0x44
    5e48:	b05f      	add	sp, #380	; 0x17c
    5e4a:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
    5e4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5e52:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
    5e56:	2b00      	cmp	r3, #0
    5e58:	f6ff af1b 	blt.w	5c92 <_vfprintf_r+0x9a>
    5e5c:	6a37      	ldr	r7, [r6, #32]
    5e5e:	f02c 0c02 	bic.w	ip, ip, #2
    5e62:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
    5e66:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
    5e6a:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
    5e6e:	340c      	adds	r4, #12
    5e70:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
    5e74:	462a      	mov	r2, r5
    5e76:	4653      	mov	r3, sl
    5e78:	4648      	mov	r0, r9
    5e7a:	4621      	mov	r1, r4
    5e7c:	ad1f      	add	r5, sp, #124	; 0x7c
    5e7e:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
    5e82:	2700      	movs	r7, #0
    5e84:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
    5e88:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
    5e8c:	f44f 6580 	mov.w	r5, #1024	; 0x400
    5e90:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
    5e94:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
    5e98:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
    5e9c:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
    5ea0:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
    5ea4:	f7ff fea8 	bl	5bf8 <_vfprintf_r>
    5ea8:	2800      	cmp	r0, #0
    5eaa:	9011      	str	r0, [sp, #68]	; 0x44
    5eac:	db09      	blt.n	5ec2 <_vfprintf_r+0x2ca>
    5eae:	4621      	mov	r1, r4
    5eb0:	4648      	mov	r0, r9
    5eb2:	f002 fb91 	bl	85d8 <_fflush_r>
    5eb6:	9911      	ldr	r1, [sp, #68]	; 0x44
    5eb8:	42b8      	cmp	r0, r7
    5eba:	bf18      	it	ne
    5ebc:	f04f 31ff 	movne.w	r1, #4294967295
    5ec0:	9111      	str	r1, [sp, #68]	; 0x44
    5ec2:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
    5ec6:	f013 0f40 	tst.w	r3, #64	; 0x40
    5eca:	d0bc      	beq.n	5e46 <_vfprintf_r+0x24e>
    5ecc:	89b3      	ldrh	r3, [r6, #12]
    5ece:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    5ed2:	81b3      	strh	r3, [r6, #12]
    5ed4:	e7b7      	b.n	5e46 <_vfprintf_r+0x24e>
    5ed6:	4648      	mov	r0, r9
    5ed8:	f002 fcee 	bl	88b8 <__sinit>
    5edc:	e6a1      	b.n	5c22 <_vfprintf_r+0x2a>
    5ede:	980a      	ldr	r0, [sp, #40]	; 0x28
    5ee0:	f24c 7c64 	movw	ip, #51044	; 0xc764
    5ee4:	f2c0 0c00 	movt	ip, #0
    5ee8:	9216      	str	r2, [sp, #88]	; 0x58
    5eea:	f010 0f20 	tst.w	r0, #32
    5eee:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
    5ef2:	f000 836e 	beq.w	65d2 <_vfprintf_r+0x9da>
    5ef6:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5ef8:	1dcb      	adds	r3, r1, #7
    5efa:	f023 0307 	bic.w	r3, r3, #7
    5efe:	f103 0208 	add.w	r2, r3, #8
    5f02:	920b      	str	r2, [sp, #44]	; 0x2c
    5f04:	e9d3 ab00 	ldrd	sl, fp, [r3]
    5f08:	ea5a 020b 	orrs.w	r2, sl, fp
    5f0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5f0e:	bf0c      	ite	eq
    5f10:	2200      	moveq	r2, #0
    5f12:	2201      	movne	r2, #1
    5f14:	4213      	tst	r3, r2
    5f16:	f040 866b 	bne.w	6bf0 <_vfprintf_r+0xff8>
    5f1a:	2302      	movs	r3, #2
    5f1c:	f04f 0100 	mov.w	r1, #0
    5f20:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
    5f24:	2f00      	cmp	r7, #0
    5f26:	bfa2      	ittt	ge
    5f28:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
    5f2c:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
    5f30:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
    5f34:	2f00      	cmp	r7, #0
    5f36:	bf18      	it	ne
    5f38:	f042 0201 	orrne.w	r2, r2, #1
    5f3c:	2a00      	cmp	r2, #0
    5f3e:	f000 841e 	beq.w	677e <_vfprintf_r+0xb86>
    5f42:	2b01      	cmp	r3, #1
    5f44:	f000 85de 	beq.w	6b04 <_vfprintf_r+0xf0c>
    5f48:	2b02      	cmp	r3, #2
    5f4a:	f000 85c1 	beq.w	6ad0 <_vfprintf_r+0xed8>
    5f4e:	9918      	ldr	r1, [sp, #96]	; 0x60
    5f50:	9113      	str	r1, [sp, #76]	; 0x4c
    5f52:	ea4f 08da 	mov.w	r8, sl, lsr #3
    5f56:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
    5f5a:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
    5f5e:	f00a 0007 	and.w	r0, sl, #7
    5f62:	46e3      	mov	fp, ip
    5f64:	46c2      	mov	sl, r8
    5f66:	3030      	adds	r0, #48	; 0x30
    5f68:	ea5a 020b 	orrs.w	r2, sl, fp
    5f6c:	f801 0d01 	strb.w	r0, [r1, #-1]!
    5f70:	d1ef      	bne.n	5f52 <_vfprintf_r+0x35a>
    5f72:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    5f76:	9113      	str	r1, [sp, #76]	; 0x4c
    5f78:	f01c 0f01 	tst.w	ip, #1
    5f7c:	f040 868c 	bne.w	6c98 <_vfprintf_r+0x10a0>
    5f80:	9818      	ldr	r0, [sp, #96]	; 0x60
    5f82:	1a40      	subs	r0, r0, r1
    5f84:	9010      	str	r0, [sp, #64]	; 0x40
    5f86:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    5f8a:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5f8c:	9717      	str	r7, [sp, #92]	; 0x5c
    5f8e:	42ba      	cmp	r2, r7
    5f90:	bfb8      	it	lt
    5f92:	463a      	movlt	r2, r7
    5f94:	920c      	str	r2, [sp, #48]	; 0x30
    5f96:	b113      	cbz	r3, 5f9e <_vfprintf_r+0x3a6>
    5f98:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5f9a:	3201      	adds	r2, #1
    5f9c:	920c      	str	r2, [sp, #48]	; 0x30
    5f9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5fa0:	980a      	ldr	r0, [sp, #40]	; 0x28
    5fa2:	f013 0302 	ands.w	r3, r3, #2
    5fa6:	9315      	str	r3, [sp, #84]	; 0x54
    5fa8:	bf1e      	ittt	ne
    5faa:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
    5fae:	f10c 0c02 	addne.w	ip, ip, #2
    5fb2:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
    5fb6:	f010 0084 	ands.w	r0, r0, #132	; 0x84
    5fba:	9014      	str	r0, [sp, #80]	; 0x50
    5fbc:	d14d      	bne.n	605a <_vfprintf_r+0x462>
    5fbe:	990f      	ldr	r1, [sp, #60]	; 0x3c
    5fc0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5fc2:	1a8f      	subs	r7, r1, r2
    5fc4:	2f00      	cmp	r7, #0
    5fc6:	dd48      	ble.n	605a <_vfprintf_r+0x462>
    5fc8:	2f10      	cmp	r7, #16
    5fca:	f24c 7884 	movw	r8, #51076	; 0xc784
    5fce:	bfd8      	it	le
    5fd0:	f2c0 0800 	movtle	r8, #0
    5fd4:	dd30      	ble.n	6038 <_vfprintf_r+0x440>
    5fd6:	f2c0 0800 	movt	r8, #0
    5fda:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    5fde:	4643      	mov	r3, r8
    5fe0:	f04f 0a10 	mov.w	sl, #16
    5fe4:	46a8      	mov	r8, r5
    5fe6:	f10b 0b0c 	add.w	fp, fp, #12
    5fea:	461d      	mov	r5, r3
    5fec:	e002      	b.n	5ff4 <_vfprintf_r+0x3fc>
    5fee:	3f10      	subs	r7, #16
    5ff0:	2f10      	cmp	r7, #16
    5ff2:	dd1e      	ble.n	6032 <_vfprintf_r+0x43a>
    5ff4:	f8c4 a004 	str.w	sl, [r4, #4]
    5ff8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5ffc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6000:	3301      	adds	r3, #1
    6002:	6025      	str	r5, [r4, #0]
    6004:	3210      	adds	r2, #16
    6006:	2b07      	cmp	r3, #7
    6008:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    600c:	f104 0408 	add.w	r4, r4, #8
    6010:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6014:	ddeb      	ble.n	5fee <_vfprintf_r+0x3f6>
    6016:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    601a:	4648      	mov	r0, r9
    601c:	4631      	mov	r1, r6
    601e:	465a      	mov	r2, fp
    6020:	3404      	adds	r4, #4
    6022:	f7ff fddb 	bl	5bdc <__sprint_r>
    6026:	2800      	cmp	r0, #0
    6028:	f47f af06 	bne.w	5e38 <_vfprintf_r+0x240>
    602c:	3f10      	subs	r7, #16
    602e:	2f10      	cmp	r7, #16
    6030:	dce0      	bgt.n	5ff4 <_vfprintf_r+0x3fc>
    6032:	462b      	mov	r3, r5
    6034:	4645      	mov	r5, r8
    6036:	4698      	mov	r8, r3
    6038:	6067      	str	r7, [r4, #4]
    603a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    603e:	f8c4 8000 	str.w	r8, [r4]
    6042:	1c5a      	adds	r2, r3, #1
    6044:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    6048:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    604c:	19db      	adds	r3, r3, r7
    604e:	2a07      	cmp	r2, #7
    6050:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    6054:	f300 858a 	bgt.w	6b6c <_vfprintf_r+0xf74>
    6058:	3408      	adds	r4, #8
    605a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    605e:	b19b      	cbz	r3, 6088 <_vfprintf_r+0x490>
    6060:	2301      	movs	r3, #1
    6062:	6063      	str	r3, [r4, #4]
    6064:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6068:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    606c:	3207      	adds	r2, #7
    606e:	6022      	str	r2, [r4, #0]
    6070:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6074:	3301      	adds	r3, #1
    6076:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    607a:	3201      	adds	r2, #1
    607c:	2b07      	cmp	r3, #7
    607e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6082:	f300 84b6 	bgt.w	69f2 <_vfprintf_r+0xdfa>
    6086:	3408      	adds	r4, #8
    6088:	9b15      	ldr	r3, [sp, #84]	; 0x54
    608a:	b19b      	cbz	r3, 60b4 <_vfprintf_r+0x4bc>
    608c:	2302      	movs	r3, #2
    608e:	6063      	str	r3, [r4, #4]
    6090:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6094:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    6098:	3204      	adds	r2, #4
    609a:	6022      	str	r2, [r4, #0]
    609c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    60a0:	3301      	adds	r3, #1
    60a2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    60a6:	3202      	adds	r2, #2
    60a8:	2b07      	cmp	r3, #7
    60aa:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    60ae:	f300 84af 	bgt.w	6a10 <_vfprintf_r+0xe18>
    60b2:	3408      	adds	r4, #8
    60b4:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
    60b8:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
    60bc:	f000 8376 	beq.w	67ac <_vfprintf_r+0xbb4>
    60c0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    60c2:	9a10      	ldr	r2, [sp, #64]	; 0x40
    60c4:	1a9f      	subs	r7, r3, r2
    60c6:	2f00      	cmp	r7, #0
    60c8:	dd43      	ble.n	6152 <_vfprintf_r+0x55a>
    60ca:	2f10      	cmp	r7, #16
    60cc:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 6c5c <_vfprintf_r+0x1064>
    60d0:	dd2e      	ble.n	6130 <_vfprintf_r+0x538>
    60d2:	4643      	mov	r3, r8
    60d4:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    60d8:	46a8      	mov	r8, r5
    60da:	f04f 0a10 	mov.w	sl, #16
    60de:	f10b 0b0c 	add.w	fp, fp, #12
    60e2:	461d      	mov	r5, r3
    60e4:	e002      	b.n	60ec <_vfprintf_r+0x4f4>
    60e6:	3f10      	subs	r7, #16
    60e8:	2f10      	cmp	r7, #16
    60ea:	dd1e      	ble.n	612a <_vfprintf_r+0x532>
    60ec:	f8c4 a004 	str.w	sl, [r4, #4]
    60f0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    60f4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    60f8:	3301      	adds	r3, #1
    60fa:	6025      	str	r5, [r4, #0]
    60fc:	3210      	adds	r2, #16
    60fe:	2b07      	cmp	r3, #7
    6100:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6104:	f104 0408 	add.w	r4, r4, #8
    6108:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    610c:	ddeb      	ble.n	60e6 <_vfprintf_r+0x4ee>
    610e:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6112:	4648      	mov	r0, r9
    6114:	4631      	mov	r1, r6
    6116:	465a      	mov	r2, fp
    6118:	3404      	adds	r4, #4
    611a:	f7ff fd5f 	bl	5bdc <__sprint_r>
    611e:	2800      	cmp	r0, #0
    6120:	f47f ae8a 	bne.w	5e38 <_vfprintf_r+0x240>
    6124:	3f10      	subs	r7, #16
    6126:	2f10      	cmp	r7, #16
    6128:	dce0      	bgt.n	60ec <_vfprintf_r+0x4f4>
    612a:	462b      	mov	r3, r5
    612c:	4645      	mov	r5, r8
    612e:	4698      	mov	r8, r3
    6130:	6067      	str	r7, [r4, #4]
    6132:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6136:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    613a:	3301      	adds	r3, #1
    613c:	f8c4 8000 	str.w	r8, [r4]
    6140:	19d2      	adds	r2, r2, r7
    6142:	2b07      	cmp	r3, #7
    6144:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6148:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    614c:	f300 8442 	bgt.w	69d4 <_vfprintf_r+0xddc>
    6150:	3408      	adds	r4, #8
    6152:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    6156:	f41c 7f80 	tst.w	ip, #256	; 0x100
    615a:	f040 829d 	bne.w	6698 <_vfprintf_r+0xaa0>
    615e:	9810      	ldr	r0, [sp, #64]	; 0x40
    6160:	9913      	ldr	r1, [sp, #76]	; 0x4c
    6162:	6060      	str	r0, [r4, #4]
    6164:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6168:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    616c:	3301      	adds	r3, #1
    616e:	6021      	str	r1, [r4, #0]
    6170:	1812      	adds	r2, r2, r0
    6172:	2b07      	cmp	r3, #7
    6174:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6178:	bfd8      	it	le
    617a:	f104 0308 	addle.w	r3, r4, #8
    617e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6182:	f300 839b 	bgt.w	68bc <_vfprintf_r+0xcc4>
    6186:	990a      	ldr	r1, [sp, #40]	; 0x28
    6188:	f011 0f04 	tst.w	r1, #4
    618c:	d055      	beq.n	623a <_vfprintf_r+0x642>
    618e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6190:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    6194:	ebcc 0702 	rsb	r7, ip, r2
    6198:	2f00      	cmp	r7, #0
    619a:	dd4e      	ble.n	623a <_vfprintf_r+0x642>
    619c:	2f10      	cmp	r7, #16
    619e:	f24c 7884 	movw	r8, #51076	; 0xc784
    61a2:	bfd8      	it	le
    61a4:	f2c0 0800 	movtle	r8, #0
    61a8:	dd2e      	ble.n	6208 <_vfprintf_r+0x610>
    61aa:	f2c0 0800 	movt	r8, #0
    61ae:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    61b2:	4642      	mov	r2, r8
    61b4:	2410      	movs	r4, #16
    61b6:	46a8      	mov	r8, r5
    61b8:	f10a 0a0c 	add.w	sl, sl, #12
    61bc:	4615      	mov	r5, r2
    61be:	e002      	b.n	61c6 <_vfprintf_r+0x5ce>
    61c0:	3f10      	subs	r7, #16
    61c2:	2f10      	cmp	r7, #16
    61c4:	dd1d      	ble.n	6202 <_vfprintf_r+0x60a>
    61c6:	605c      	str	r4, [r3, #4]
    61c8:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    61cc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    61d0:	3201      	adds	r2, #1
    61d2:	601d      	str	r5, [r3, #0]
    61d4:	3110      	adds	r1, #16
    61d6:	2a07      	cmp	r2, #7
    61d8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    61dc:	f103 0308 	add.w	r3, r3, #8
    61e0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    61e4:	ddec      	ble.n	61c0 <_vfprintf_r+0x5c8>
    61e6:	4648      	mov	r0, r9
    61e8:	4631      	mov	r1, r6
    61ea:	4652      	mov	r2, sl
    61ec:	f7ff fcf6 	bl	5bdc <__sprint_r>
    61f0:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    61f4:	3304      	adds	r3, #4
    61f6:	2800      	cmp	r0, #0
    61f8:	f47f ae1e 	bne.w	5e38 <_vfprintf_r+0x240>
    61fc:	3f10      	subs	r7, #16
    61fe:	2f10      	cmp	r7, #16
    6200:	dce1      	bgt.n	61c6 <_vfprintf_r+0x5ce>
    6202:	462a      	mov	r2, r5
    6204:	4645      	mov	r5, r8
    6206:	4690      	mov	r8, r2
    6208:	605f      	str	r7, [r3, #4]
    620a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    620e:	f8c3 8000 	str.w	r8, [r3]
    6212:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    6216:	3201      	adds	r2, #1
    6218:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    621c:	18fb      	adds	r3, r7, r3
    621e:	2a07      	cmp	r2, #7
    6220:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    6224:	dd0b      	ble.n	623e <_vfprintf_r+0x646>
    6226:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    622a:	4648      	mov	r0, r9
    622c:	4631      	mov	r1, r6
    622e:	320c      	adds	r2, #12
    6230:	f7ff fcd4 	bl	5bdc <__sprint_r>
    6234:	2800      	cmp	r0, #0
    6236:	f47f adff 	bne.w	5e38 <_vfprintf_r+0x240>
    623a:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    623e:	9811      	ldr	r0, [sp, #68]	; 0x44
    6240:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    6242:	990f      	ldr	r1, [sp, #60]	; 0x3c
    6244:	428a      	cmp	r2, r1
    6246:	bfac      	ite	ge
    6248:	1880      	addge	r0, r0, r2
    624a:	1840      	addlt	r0, r0, r1
    624c:	9011      	str	r0, [sp, #68]	; 0x44
    624e:	2b00      	cmp	r3, #0
    6250:	f040 8342 	bne.w	68d8 <_vfprintf_r+0xce0>
    6254:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6258:	2300      	movs	r3, #0
    625a:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
    625e:	3404      	adds	r4, #4
    6260:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6264:	e530      	b.n	5cc8 <_vfprintf_r+0xd0>
    6266:	9216      	str	r2, [sp, #88]	; 0x58
    6268:	2a00      	cmp	r2, #0
    626a:	f43f addd 	beq.w	5e28 <_vfprintf_r+0x230>
    626e:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
    6272:	2301      	movs	r3, #1
    6274:	f04f 0c00 	mov.w	ip, #0
    6278:	3004      	adds	r0, #4
    627a:	930c      	str	r3, [sp, #48]	; 0x30
    627c:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
    6280:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    6284:	9013      	str	r0, [sp, #76]	; 0x4c
    6286:	9310      	str	r3, [sp, #64]	; 0x40
    6288:	2100      	movs	r1, #0
    628a:	9117      	str	r1, [sp, #92]	; 0x5c
    628c:	e687      	b.n	5f9e <_vfprintf_r+0x3a6>
    628e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    6292:	2b00      	cmp	r3, #0
    6294:	f040 852b 	bne.w	6cee <_vfprintf_r+0x10f6>
    6298:	990b      	ldr	r1, [sp, #44]	; 0x2c
    629a:	462b      	mov	r3, r5
    629c:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    62a0:	782a      	ldrb	r2, [r5, #0]
    62a2:	910b      	str	r1, [sp, #44]	; 0x2c
    62a4:	e553      	b.n	5d4e <_vfprintf_r+0x156>
    62a6:	990b      	ldr	r1, [sp, #44]	; 0x2c
    62a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    62aa:	f043 0301 	orr.w	r3, r3, #1
    62ae:	930a      	str	r3, [sp, #40]	; 0x28
    62b0:	462b      	mov	r3, r5
    62b2:	782a      	ldrb	r2, [r5, #0]
    62b4:	910b      	str	r1, [sp, #44]	; 0x2c
    62b6:	e54a      	b.n	5d4e <_vfprintf_r+0x156>
    62b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    62ba:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    62bc:	6809      	ldr	r1, [r1, #0]
    62be:	910f      	str	r1, [sp, #60]	; 0x3c
    62c0:	1d11      	adds	r1, r2, #4
    62c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    62c4:	2b00      	cmp	r3, #0
    62c6:	f2c0 8780 	blt.w	71ca <_vfprintf_r+0x15d2>
    62ca:	782a      	ldrb	r2, [r5, #0]
    62cc:	462b      	mov	r3, r5
    62ce:	910b      	str	r1, [sp, #44]	; 0x2c
    62d0:	e53d      	b.n	5d4e <_vfprintf_r+0x156>
    62d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    62d4:	462b      	mov	r3, r5
    62d6:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    62da:	782a      	ldrb	r2, [r5, #0]
    62dc:	910b      	str	r1, [sp, #44]	; 0x2c
    62de:	e536      	b.n	5d4e <_vfprintf_r+0x156>
    62e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    62e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    62e4:	f043 0304 	orr.w	r3, r3, #4
    62e8:	930a      	str	r3, [sp, #40]	; 0x28
    62ea:	462b      	mov	r3, r5
    62ec:	782a      	ldrb	r2, [r5, #0]
    62ee:	910b      	str	r1, [sp, #44]	; 0x2c
    62f0:	e52d      	b.n	5d4e <_vfprintf_r+0x156>
    62f2:	462b      	mov	r3, r5
    62f4:	f813 2b01 	ldrb.w	r2, [r3], #1
    62f8:	2a2a      	cmp	r2, #42	; 0x2a
    62fa:	f001 80cd 	beq.w	7498 <_vfprintf_r+0x18a0>
    62fe:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    6302:	2909      	cmp	r1, #9
    6304:	f201 8037 	bhi.w	7376 <_vfprintf_r+0x177e>
    6308:	3502      	adds	r5, #2
    630a:	2700      	movs	r7, #0
    630c:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    6310:	eb07 0787 	add.w	r7, r7, r7, lsl #2
    6314:	462b      	mov	r3, r5
    6316:	3501      	adds	r5, #1
    6318:	eb01 0747 	add.w	r7, r1, r7, lsl #1
    631c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    6320:	2909      	cmp	r1, #9
    6322:	d9f3      	bls.n	630c <_vfprintf_r+0x714>
    6324:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
    6328:	461d      	mov	r5, r3
    632a:	e511      	b.n	5d50 <_vfprintf_r+0x158>
    632c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    632e:	462b      	mov	r3, r5
    6330:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6332:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    6336:	920a      	str	r2, [sp, #40]	; 0x28
    6338:	782a      	ldrb	r2, [r5, #0]
    633a:	910b      	str	r1, [sp, #44]	; 0x2c
    633c:	e507      	b.n	5d4e <_vfprintf_r+0x156>
    633e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    6342:	f04f 0800 	mov.w	r8, #0
    6346:	462b      	mov	r3, r5
    6348:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    634c:	f813 2b01 	ldrb.w	r2, [r3], #1
    6350:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    6354:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    6358:	461d      	mov	r5, r3
    635a:	2909      	cmp	r1, #9
    635c:	d9f3      	bls.n	6346 <_vfprintf_r+0x74e>
    635e:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
    6362:	461d      	mov	r5, r3
    6364:	e4f4      	b.n	5d50 <_vfprintf_r+0x158>
    6366:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6368:	9216      	str	r2, [sp, #88]	; 0x58
    636a:	f043 0310 	orr.w	r3, r3, #16
    636e:	930a      	str	r3, [sp, #40]	; 0x28
    6370:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    6374:	f01c 0f20 	tst.w	ip, #32
    6378:	f000 815d 	beq.w	6636 <_vfprintf_r+0xa3e>
    637c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    637e:	1dc3      	adds	r3, r0, #7
    6380:	f023 0307 	bic.w	r3, r3, #7
    6384:	f103 0108 	add.w	r1, r3, #8
    6388:	910b      	str	r1, [sp, #44]	; 0x2c
    638a:	e9d3 ab00 	ldrd	sl, fp, [r3]
    638e:	f1ba 0f00 	cmp.w	sl, #0
    6392:	f17b 0200 	sbcs.w	r2, fp, #0
    6396:	f2c0 849b 	blt.w	6cd0 <_vfprintf_r+0x10d8>
    639a:	ea5a 030b 	orrs.w	r3, sl, fp
    639e:	f04f 0301 	mov.w	r3, #1
    63a2:	bf0c      	ite	eq
    63a4:	2200      	moveq	r2, #0
    63a6:	2201      	movne	r2, #1
    63a8:	e5bc      	b.n	5f24 <_vfprintf_r+0x32c>
    63aa:	980a      	ldr	r0, [sp, #40]	; 0x28
    63ac:	9216      	str	r2, [sp, #88]	; 0x58
    63ae:	f010 0f08 	tst.w	r0, #8
    63b2:	f000 84ed 	beq.w	6d90 <_vfprintf_r+0x1198>
    63b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
    63b8:	1dcb      	adds	r3, r1, #7
    63ba:	f023 0307 	bic.w	r3, r3, #7
    63be:	f103 0208 	add.w	r2, r3, #8
    63c2:	920b      	str	r2, [sp, #44]	; 0x2c
    63c4:	f8d3 8004 	ldr.w	r8, [r3, #4]
    63c8:	f8d3 a000 	ldr.w	sl, [r3]
    63cc:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    63d0:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    63d4:	4650      	mov	r0, sl
    63d6:	4641      	mov	r1, r8
    63d8:	f003 feb2 	bl	a140 <__isinfd>
    63dc:	4683      	mov	fp, r0
    63de:	2800      	cmp	r0, #0
    63e0:	f000 8599 	beq.w	6f16 <_vfprintf_r+0x131e>
    63e4:	4650      	mov	r0, sl
    63e6:	2200      	movs	r2, #0
    63e8:	2300      	movs	r3, #0
    63ea:	4641      	mov	r1, r8
    63ec:	f7fd fbf8 	bl	3be0 <__aeabi_dcmplt>
    63f0:	2800      	cmp	r0, #0
    63f2:	f040 850b 	bne.w	6e0c <_vfprintf_r+0x1214>
    63f6:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    63fa:	f24c 7158 	movw	r1, #51032	; 0xc758
    63fe:	f24c 7254 	movw	r2, #51028	; 0xc754
    6402:	9816      	ldr	r0, [sp, #88]	; 0x58
    6404:	f2c0 0100 	movt	r1, #0
    6408:	f2c0 0200 	movt	r2, #0
    640c:	f04f 0c03 	mov.w	ip, #3
    6410:	2847      	cmp	r0, #71	; 0x47
    6412:	bfd8      	it	le
    6414:	4611      	movle	r1, r2
    6416:	9113      	str	r1, [sp, #76]	; 0x4c
    6418:	990a      	ldr	r1, [sp, #40]	; 0x28
    641a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    641e:	f021 0180 	bic.w	r1, r1, #128	; 0x80
    6422:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    6426:	910a      	str	r1, [sp, #40]	; 0x28
    6428:	f04f 0c00 	mov.w	ip, #0
    642c:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    6430:	e5b1      	b.n	5f96 <_vfprintf_r+0x39e>
    6432:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6434:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6436:	f043 0308 	orr.w	r3, r3, #8
    643a:	930a      	str	r3, [sp, #40]	; 0x28
    643c:	462b      	mov	r3, r5
    643e:	782a      	ldrb	r2, [r5, #0]
    6440:	910b      	str	r1, [sp, #44]	; 0x2c
    6442:	e484      	b.n	5d4e <_vfprintf_r+0x156>
    6444:	990a      	ldr	r1, [sp, #40]	; 0x28
    6446:	f041 0140 	orr.w	r1, r1, #64	; 0x40
    644a:	910a      	str	r1, [sp, #40]	; 0x28
    644c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    644e:	e73c      	b.n	62ca <_vfprintf_r+0x6d2>
    6450:	782a      	ldrb	r2, [r5, #0]
    6452:	2a6c      	cmp	r2, #108	; 0x6c
    6454:	f000 8555 	beq.w	6f02 <_vfprintf_r+0x130a>
    6458:	990b      	ldr	r1, [sp, #44]	; 0x2c
    645a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    645c:	910b      	str	r1, [sp, #44]	; 0x2c
    645e:	f043 0310 	orr.w	r3, r3, #16
    6462:	930a      	str	r3, [sp, #40]	; 0x28
    6464:	462b      	mov	r3, r5
    6466:	e472      	b.n	5d4e <_vfprintf_r+0x156>
    6468:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    646a:	f012 0f20 	tst.w	r2, #32
    646e:	f000 8482 	beq.w	6d76 <_vfprintf_r+0x117e>
    6472:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6474:	9a11      	ldr	r2, [sp, #68]	; 0x44
    6476:	6803      	ldr	r3, [r0, #0]
    6478:	4610      	mov	r0, r2
    647a:	ea4f 71e0 	mov.w	r1, r0, asr #31
    647e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6480:	e9c3 0100 	strd	r0, r1, [r3]
    6484:	f102 0a04 	add.w	sl, r2, #4
    6488:	e41e      	b.n	5cc8 <_vfprintf_r+0xd0>
    648a:	9216      	str	r2, [sp, #88]	; 0x58
    648c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    648e:	f012 0320 	ands.w	r3, r2, #32
    6492:	f000 80ef 	beq.w	6674 <_vfprintf_r+0xa7c>
    6496:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6498:	1dda      	adds	r2, r3, #7
    649a:	2300      	movs	r3, #0
    649c:	f022 0207 	bic.w	r2, r2, #7
    64a0:	f102 0c08 	add.w	ip, r2, #8
    64a4:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    64a8:	e9d2 ab00 	ldrd	sl, fp, [r2]
    64ac:	ea5a 000b 	orrs.w	r0, sl, fp
    64b0:	bf0c      	ite	eq
    64b2:	2200      	moveq	r2, #0
    64b4:	2201      	movne	r2, #1
    64b6:	e531      	b.n	5f1c <_vfprintf_r+0x324>
    64b8:	980b      	ldr	r0, [sp, #44]	; 0x2c
    64ba:	2178      	movs	r1, #120	; 0x78
    64bc:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    64c0:	9116      	str	r1, [sp, #88]	; 0x58
    64c2:	6803      	ldr	r3, [r0, #0]
    64c4:	f24c 7064 	movw	r0, #51044	; 0xc764
    64c8:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
    64cc:	2130      	movs	r1, #48	; 0x30
    64ce:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    64d2:	f04c 0c02 	orr.w	ip, ip, #2
    64d6:	990b      	ldr	r1, [sp, #44]	; 0x2c
    64d8:	1e1a      	subs	r2, r3, #0
    64da:	bf18      	it	ne
    64dc:	2201      	movne	r2, #1
    64de:	f2c0 0000 	movt	r0, #0
    64e2:	469a      	mov	sl, r3
    64e4:	f04f 0b00 	mov.w	fp, #0
    64e8:	3104      	adds	r1, #4
    64ea:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    64ee:	9019      	str	r0, [sp, #100]	; 0x64
    64f0:	2302      	movs	r3, #2
    64f2:	910b      	str	r1, [sp, #44]	; 0x2c
    64f4:	e512      	b.n	5f1c <_vfprintf_r+0x324>
    64f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    64f8:	9216      	str	r2, [sp, #88]	; 0x58
    64fa:	f04f 0200 	mov.w	r2, #0
    64fe:	1d18      	adds	r0, r3, #4
    6500:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    6504:	681b      	ldr	r3, [r3, #0]
    6506:	900b      	str	r0, [sp, #44]	; 0x2c
    6508:	9313      	str	r3, [sp, #76]	; 0x4c
    650a:	2b00      	cmp	r3, #0
    650c:	f000 86c6 	beq.w	729c <_vfprintf_r+0x16a4>
    6510:	2f00      	cmp	r7, #0
    6512:	9813      	ldr	r0, [sp, #76]	; 0x4c
    6514:	f2c0 868f 	blt.w	7236 <_vfprintf_r+0x163e>
    6518:	2100      	movs	r1, #0
    651a:	463a      	mov	r2, r7
    651c:	f002 fdc2 	bl	90a4 <memchr>
    6520:	4603      	mov	r3, r0
    6522:	2800      	cmp	r0, #0
    6524:	f000 86f5 	beq.w	7312 <_vfprintf_r+0x171a>
    6528:	9813      	ldr	r0, [sp, #76]	; 0x4c
    652a:	1a1b      	subs	r3, r3, r0
    652c:	9310      	str	r3, [sp, #64]	; 0x40
    652e:	42bb      	cmp	r3, r7
    6530:	f340 85be 	ble.w	70b0 <_vfprintf_r+0x14b8>
    6534:	9710      	str	r7, [sp, #64]	; 0x40
    6536:	2100      	movs	r1, #0
    6538:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    653c:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    6540:	970c      	str	r7, [sp, #48]	; 0x30
    6542:	9117      	str	r1, [sp, #92]	; 0x5c
    6544:	e527      	b.n	5f96 <_vfprintf_r+0x39e>
    6546:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    654a:	9216      	str	r2, [sp, #88]	; 0x58
    654c:	f01c 0f20 	tst.w	ip, #32
    6550:	d023      	beq.n	659a <_vfprintf_r+0x9a2>
    6552:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6554:	2301      	movs	r3, #1
    6556:	1dc2      	adds	r2, r0, #7
    6558:	f022 0207 	bic.w	r2, r2, #7
    655c:	f102 0108 	add.w	r1, r2, #8
    6560:	910b      	str	r1, [sp, #44]	; 0x2c
    6562:	e9d2 ab00 	ldrd	sl, fp, [r2]
    6566:	ea5a 020b 	orrs.w	r2, sl, fp
    656a:	bf0c      	ite	eq
    656c:	2200      	moveq	r2, #0
    656e:	2201      	movne	r2, #1
    6570:	e4d4      	b.n	5f1c <_vfprintf_r+0x324>
    6572:	990a      	ldr	r1, [sp, #40]	; 0x28
    6574:	462b      	mov	r3, r5
    6576:	f041 0120 	orr.w	r1, r1, #32
    657a:	910a      	str	r1, [sp, #40]	; 0x28
    657c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    657e:	782a      	ldrb	r2, [r5, #0]
    6580:	910b      	str	r1, [sp, #44]	; 0x2c
    6582:	f7ff bbe4 	b.w	5d4e <_vfprintf_r+0x156>
    6586:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6588:	9216      	str	r2, [sp, #88]	; 0x58
    658a:	f043 0310 	orr.w	r3, r3, #16
    658e:	930a      	str	r3, [sp, #40]	; 0x28
    6590:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    6594:	f01c 0f20 	tst.w	ip, #32
    6598:	d1db      	bne.n	6552 <_vfprintf_r+0x95a>
    659a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    659c:	f013 0f10 	tst.w	r3, #16
    65a0:	f000 83d5 	beq.w	6d4e <_vfprintf_r+0x1156>
    65a4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    65a6:	2301      	movs	r3, #1
    65a8:	1d02      	adds	r2, r0, #4
    65aa:	920b      	str	r2, [sp, #44]	; 0x2c
    65ac:	6801      	ldr	r1, [r0, #0]
    65ae:	1e0a      	subs	r2, r1, #0
    65b0:	bf18      	it	ne
    65b2:	2201      	movne	r2, #1
    65b4:	468a      	mov	sl, r1
    65b6:	f04f 0b00 	mov.w	fp, #0
    65ba:	e4af      	b.n	5f1c <_vfprintf_r+0x324>
    65bc:	980a      	ldr	r0, [sp, #40]	; 0x28
    65be:	9216      	str	r2, [sp, #88]	; 0x58
    65c0:	f24c 7240 	movw	r2, #51008	; 0xc740
    65c4:	f010 0f20 	tst.w	r0, #32
    65c8:	f2c0 0200 	movt	r2, #0
    65cc:	9219      	str	r2, [sp, #100]	; 0x64
    65ce:	f47f ac92 	bne.w	5ef6 <_vfprintf_r+0x2fe>
    65d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    65d4:	f013 0f10 	tst.w	r3, #16
    65d8:	f040 831a 	bne.w	6c10 <_vfprintf_r+0x1018>
    65dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    65de:	f012 0f40 	tst.w	r2, #64	; 0x40
    65e2:	f000 8315 	beq.w	6c10 <_vfprintf_r+0x1018>
    65e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    65e8:	f103 0c04 	add.w	ip, r3, #4
    65ec:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    65f0:	f8b3 a000 	ldrh.w	sl, [r3]
    65f4:	46d2      	mov	sl, sl
    65f6:	f04f 0b00 	mov.w	fp, #0
    65fa:	e485      	b.n	5f08 <_vfprintf_r+0x310>
    65fc:	9216      	str	r2, [sp, #88]	; 0x58
    65fe:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
    6602:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6604:	f04f 0c01 	mov.w	ip, #1
    6608:	f04f 0000 	mov.w	r0, #0
    660c:	3104      	adds	r1, #4
    660e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    6612:	6813      	ldr	r3, [r2, #0]
    6614:	3204      	adds	r2, #4
    6616:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    661a:	920b      	str	r2, [sp, #44]	; 0x2c
    661c:	9113      	str	r1, [sp, #76]	; 0x4c
    661e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    6622:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
    6626:	e62f      	b.n	6288 <_vfprintf_r+0x690>
    6628:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    662c:	9216      	str	r2, [sp, #88]	; 0x58
    662e:	f01c 0f20 	tst.w	ip, #32
    6632:	f47f aea3 	bne.w	637c <_vfprintf_r+0x784>
    6636:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6638:	f012 0f10 	tst.w	r2, #16
    663c:	f040 82f1 	bne.w	6c22 <_vfprintf_r+0x102a>
    6640:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6642:	f012 0f40 	tst.w	r2, #64	; 0x40
    6646:	f000 82ec 	beq.w	6c22 <_vfprintf_r+0x102a>
    664a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    664c:	f103 0c04 	add.w	ip, r3, #4
    6650:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    6654:	f9b3 a000 	ldrsh.w	sl, [r3]
    6658:	46d2      	mov	sl, sl
    665a:	ea4f 7bea 	mov.w	fp, sl, asr #31
    665e:	e696      	b.n	638e <_vfprintf_r+0x796>
    6660:	990a      	ldr	r1, [sp, #40]	; 0x28
    6662:	9216      	str	r2, [sp, #88]	; 0x58
    6664:	f041 0110 	orr.w	r1, r1, #16
    6668:	910a      	str	r1, [sp, #40]	; 0x28
    666a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    666c:	f012 0320 	ands.w	r3, r2, #32
    6670:	f47f af11 	bne.w	6496 <_vfprintf_r+0x89e>
    6674:	990a      	ldr	r1, [sp, #40]	; 0x28
    6676:	f011 0210 	ands.w	r2, r1, #16
    667a:	f000 8354 	beq.w	6d26 <_vfprintf_r+0x112e>
    667e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6680:	f102 0c04 	add.w	ip, r2, #4
    6684:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    6688:	6811      	ldr	r1, [r2, #0]
    668a:	1e0a      	subs	r2, r1, #0
    668c:	bf18      	it	ne
    668e:	2201      	movne	r2, #1
    6690:	468a      	mov	sl, r1
    6692:	f04f 0b00 	mov.w	fp, #0
    6696:	e441      	b.n	5f1c <_vfprintf_r+0x324>
    6698:	9a16      	ldr	r2, [sp, #88]	; 0x58
    669a:	2a65      	cmp	r2, #101	; 0x65
    669c:	f340 8128 	ble.w	68f0 <_vfprintf_r+0xcf8>
    66a0:	9812      	ldr	r0, [sp, #72]	; 0x48
    66a2:	2200      	movs	r2, #0
    66a4:	2300      	movs	r3, #0
    66a6:	991b      	ldr	r1, [sp, #108]	; 0x6c
    66a8:	f7fd fa90 	bl	3bcc <__aeabi_dcmpeq>
    66ac:	2800      	cmp	r0, #0
    66ae:	f000 81be 	beq.w	6a2e <_vfprintf_r+0xe36>
    66b2:	2301      	movs	r3, #1
    66b4:	6063      	str	r3, [r4, #4]
    66b6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    66ba:	f24c 7380 	movw	r3, #51072	; 0xc780
    66be:	f2c0 0300 	movt	r3, #0
    66c2:	6023      	str	r3, [r4, #0]
    66c4:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    66c8:	3201      	adds	r2, #1
    66ca:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    66ce:	3301      	adds	r3, #1
    66d0:	2a07      	cmp	r2, #7
    66d2:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    66d6:	bfd8      	it	le
    66d8:	f104 0308 	addle.w	r3, r4, #8
    66dc:	f300 839b 	bgt.w	6e16 <_vfprintf_r+0x121e>
    66e0:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    66e4:	981a      	ldr	r0, [sp, #104]	; 0x68
    66e6:	4282      	cmp	r2, r0
    66e8:	db04      	blt.n	66f4 <_vfprintf_r+0xafc>
    66ea:	990a      	ldr	r1, [sp, #40]	; 0x28
    66ec:	f011 0f01 	tst.w	r1, #1
    66f0:	f43f ad49 	beq.w	6186 <_vfprintf_r+0x58e>
    66f4:	2201      	movs	r2, #1
    66f6:	605a      	str	r2, [r3, #4]
    66f8:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    66fc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6700:	3201      	adds	r2, #1
    6702:	981d      	ldr	r0, [sp, #116]	; 0x74
    6704:	3101      	adds	r1, #1
    6706:	2a07      	cmp	r2, #7
    6708:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    670c:	6018      	str	r0, [r3, #0]
    670e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6712:	f300 855f 	bgt.w	71d4 <_vfprintf_r+0x15dc>
    6716:	3308      	adds	r3, #8
    6718:	991a      	ldr	r1, [sp, #104]	; 0x68
    671a:	1e4f      	subs	r7, r1, #1
    671c:	2f00      	cmp	r7, #0
    671e:	f77f ad32 	ble.w	6186 <_vfprintf_r+0x58e>
    6722:	2f10      	cmp	r7, #16
    6724:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 6c5c <_vfprintf_r+0x1064>
    6728:	f340 82ea 	ble.w	6d00 <_vfprintf_r+0x1108>
    672c:	4642      	mov	r2, r8
    672e:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    6732:	46a8      	mov	r8, r5
    6734:	2410      	movs	r4, #16
    6736:	f10a 0a0c 	add.w	sl, sl, #12
    673a:	4615      	mov	r5, r2
    673c:	e003      	b.n	6746 <_vfprintf_r+0xb4e>
    673e:	3f10      	subs	r7, #16
    6740:	2f10      	cmp	r7, #16
    6742:	f340 82da 	ble.w	6cfa <_vfprintf_r+0x1102>
    6746:	605c      	str	r4, [r3, #4]
    6748:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    674c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6750:	3201      	adds	r2, #1
    6752:	601d      	str	r5, [r3, #0]
    6754:	3110      	adds	r1, #16
    6756:	2a07      	cmp	r2, #7
    6758:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    675c:	f103 0308 	add.w	r3, r3, #8
    6760:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6764:	ddeb      	ble.n	673e <_vfprintf_r+0xb46>
    6766:	4648      	mov	r0, r9
    6768:	4631      	mov	r1, r6
    676a:	4652      	mov	r2, sl
    676c:	f7ff fa36 	bl	5bdc <__sprint_r>
    6770:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6774:	3304      	adds	r3, #4
    6776:	2800      	cmp	r0, #0
    6778:	d0e1      	beq.n	673e <_vfprintf_r+0xb46>
    677a:	f7ff bb5d 	b.w	5e38 <_vfprintf_r+0x240>
    677e:	b97b      	cbnz	r3, 67a0 <_vfprintf_r+0xba8>
    6780:	990a      	ldr	r1, [sp, #40]	; 0x28
    6782:	f011 0f01 	tst.w	r1, #1
    6786:	d00b      	beq.n	67a0 <_vfprintf_r+0xba8>
    6788:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    678c:	2330      	movs	r3, #48	; 0x30
    678e:	3204      	adds	r2, #4
    6790:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
    6794:	3227      	adds	r2, #39	; 0x27
    6796:	2301      	movs	r3, #1
    6798:	9213      	str	r2, [sp, #76]	; 0x4c
    679a:	9310      	str	r3, [sp, #64]	; 0x40
    679c:	f7ff bbf3 	b.w	5f86 <_vfprintf_r+0x38e>
    67a0:	9818      	ldr	r0, [sp, #96]	; 0x60
    67a2:	2100      	movs	r1, #0
    67a4:	9110      	str	r1, [sp, #64]	; 0x40
    67a6:	9013      	str	r0, [sp, #76]	; 0x4c
    67a8:	f7ff bbed 	b.w	5f86 <_vfprintf_r+0x38e>
    67ac:	980f      	ldr	r0, [sp, #60]	; 0x3c
    67ae:	990c      	ldr	r1, [sp, #48]	; 0x30
    67b0:	1a47      	subs	r7, r0, r1
    67b2:	2f00      	cmp	r7, #0
    67b4:	f77f ac84 	ble.w	60c0 <_vfprintf_r+0x4c8>
    67b8:	2f10      	cmp	r7, #16
    67ba:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 6c5c <_vfprintf_r+0x1064>
    67be:	dd2e      	ble.n	681e <_vfprintf_r+0xc26>
    67c0:	4643      	mov	r3, r8
    67c2:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    67c6:	46a8      	mov	r8, r5
    67c8:	f04f 0a10 	mov.w	sl, #16
    67cc:	f10b 0b0c 	add.w	fp, fp, #12
    67d0:	461d      	mov	r5, r3
    67d2:	e002      	b.n	67da <_vfprintf_r+0xbe2>
    67d4:	3f10      	subs	r7, #16
    67d6:	2f10      	cmp	r7, #16
    67d8:	dd1e      	ble.n	6818 <_vfprintf_r+0xc20>
    67da:	f8c4 a004 	str.w	sl, [r4, #4]
    67de:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    67e2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    67e6:	3301      	adds	r3, #1
    67e8:	6025      	str	r5, [r4, #0]
    67ea:	3210      	adds	r2, #16
    67ec:	2b07      	cmp	r3, #7
    67ee:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    67f2:	f104 0408 	add.w	r4, r4, #8
    67f6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    67fa:	ddeb      	ble.n	67d4 <_vfprintf_r+0xbdc>
    67fc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6800:	4648      	mov	r0, r9
    6802:	4631      	mov	r1, r6
    6804:	465a      	mov	r2, fp
    6806:	3404      	adds	r4, #4
    6808:	f7ff f9e8 	bl	5bdc <__sprint_r>
    680c:	2800      	cmp	r0, #0
    680e:	f47f ab13 	bne.w	5e38 <_vfprintf_r+0x240>
    6812:	3f10      	subs	r7, #16
    6814:	2f10      	cmp	r7, #16
    6816:	dce0      	bgt.n	67da <_vfprintf_r+0xbe2>
    6818:	462b      	mov	r3, r5
    681a:	4645      	mov	r5, r8
    681c:	4698      	mov	r8, r3
    681e:	6067      	str	r7, [r4, #4]
    6820:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6824:	f8c4 8000 	str.w	r8, [r4]
    6828:	1c5a      	adds	r2, r3, #1
    682a:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    682e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6832:	19db      	adds	r3, r3, r7
    6834:	2a07      	cmp	r2, #7
    6836:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    683a:	f300 823a 	bgt.w	6cb2 <_vfprintf_r+0x10ba>
    683e:	3408      	adds	r4, #8
    6840:	e43e      	b.n	60c0 <_vfprintf_r+0x4c8>
    6842:	9913      	ldr	r1, [sp, #76]	; 0x4c
    6844:	6063      	str	r3, [r4, #4]
    6846:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    684a:	6021      	str	r1, [r4, #0]
    684c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6850:	3201      	adds	r2, #1
    6852:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6856:	18cb      	adds	r3, r1, r3
    6858:	2a07      	cmp	r2, #7
    685a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    685e:	f300 8549 	bgt.w	72f4 <_vfprintf_r+0x16fc>
    6862:	3408      	adds	r4, #8
    6864:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    6866:	2301      	movs	r3, #1
    6868:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    686c:	6063      	str	r3, [r4, #4]
    686e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6872:	6022      	str	r2, [r4, #0]
    6874:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6878:	3301      	adds	r3, #1
    687a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    687e:	3201      	adds	r2, #1
    6880:	2b07      	cmp	r3, #7
    6882:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6886:	bfd8      	it	le
    6888:	f104 0308 	addle.w	r3, r4, #8
    688c:	f300 8523 	bgt.w	72d6 <_vfprintf_r+0x16de>
    6890:	9813      	ldr	r0, [sp, #76]	; 0x4c
    6892:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    6896:	19c7      	adds	r7, r0, r7
    6898:	981a      	ldr	r0, [sp, #104]	; 0x68
    689a:	601f      	str	r7, [r3, #0]
    689c:	1a81      	subs	r1, r0, r2
    689e:	6059      	str	r1, [r3, #4]
    68a0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    68a4:	1a8a      	subs	r2, r1, r2
    68a6:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
    68aa:	1812      	adds	r2, r2, r0
    68ac:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    68b0:	3101      	adds	r1, #1
    68b2:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
    68b6:	2907      	cmp	r1, #7
    68b8:	f340 8232 	ble.w	6d20 <_vfprintf_r+0x1128>
    68bc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    68c0:	4648      	mov	r0, r9
    68c2:	4631      	mov	r1, r6
    68c4:	320c      	adds	r2, #12
    68c6:	f7ff f989 	bl	5bdc <__sprint_r>
    68ca:	2800      	cmp	r0, #0
    68cc:	f47f aab4 	bne.w	5e38 <_vfprintf_r+0x240>
    68d0:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    68d4:	3304      	adds	r3, #4
    68d6:	e456      	b.n	6186 <_vfprintf_r+0x58e>
    68d8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    68dc:	4648      	mov	r0, r9
    68de:	4631      	mov	r1, r6
    68e0:	320c      	adds	r2, #12
    68e2:	f7ff f97b 	bl	5bdc <__sprint_r>
    68e6:	2800      	cmp	r0, #0
    68e8:	f43f acb4 	beq.w	6254 <_vfprintf_r+0x65c>
    68ec:	f7ff baa4 	b.w	5e38 <_vfprintf_r+0x240>
    68f0:	991a      	ldr	r1, [sp, #104]	; 0x68
    68f2:	2901      	cmp	r1, #1
    68f4:	dd4c      	ble.n	6990 <_vfprintf_r+0xd98>
    68f6:	2301      	movs	r3, #1
    68f8:	6063      	str	r3, [r4, #4]
    68fa:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    68fe:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6902:	3301      	adds	r3, #1
    6904:	9813      	ldr	r0, [sp, #76]	; 0x4c
    6906:	3201      	adds	r2, #1
    6908:	2b07      	cmp	r3, #7
    690a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    690e:	6020      	str	r0, [r4, #0]
    6910:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6914:	f300 81b2 	bgt.w	6c7c <_vfprintf_r+0x1084>
    6918:	3408      	adds	r4, #8
    691a:	2301      	movs	r3, #1
    691c:	6063      	str	r3, [r4, #4]
    691e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6922:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6926:	3301      	adds	r3, #1
    6928:	991d      	ldr	r1, [sp, #116]	; 0x74
    692a:	3201      	adds	r2, #1
    692c:	2b07      	cmp	r3, #7
    692e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6932:	6021      	str	r1, [r4, #0]
    6934:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6938:	f300 8192 	bgt.w	6c60 <_vfprintf_r+0x1068>
    693c:	3408      	adds	r4, #8
    693e:	9812      	ldr	r0, [sp, #72]	; 0x48
    6940:	2200      	movs	r2, #0
    6942:	2300      	movs	r3, #0
    6944:	991b      	ldr	r1, [sp, #108]	; 0x6c
    6946:	f7fd f941 	bl	3bcc <__aeabi_dcmpeq>
    694a:	2800      	cmp	r0, #0
    694c:	f040 811d 	bne.w	6b8a <_vfprintf_r+0xf92>
    6950:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    6952:	9813      	ldr	r0, [sp, #76]	; 0x4c
    6954:	1e5a      	subs	r2, r3, #1
    6956:	6062      	str	r2, [r4, #4]
    6958:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    695c:	1c41      	adds	r1, r0, #1
    695e:	6021      	str	r1, [r4, #0]
    6960:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6964:	3301      	adds	r3, #1
    6966:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    696a:	188a      	adds	r2, r1, r2
    696c:	2b07      	cmp	r3, #7
    696e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6972:	dc21      	bgt.n	69b8 <_vfprintf_r+0xdc0>
    6974:	3408      	adds	r4, #8
    6976:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    6978:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    697c:	981c      	ldr	r0, [sp, #112]	; 0x70
    697e:	6022      	str	r2, [r4, #0]
    6980:	6063      	str	r3, [r4, #4]
    6982:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6986:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    698a:	3301      	adds	r3, #1
    698c:	f7ff bbf0 	b.w	6170 <_vfprintf_r+0x578>
    6990:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6992:	f012 0f01 	tst.w	r2, #1
    6996:	d1ae      	bne.n	68f6 <_vfprintf_r+0xcfe>
    6998:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    699a:	2301      	movs	r3, #1
    699c:	6063      	str	r3, [r4, #4]
    699e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    69a2:	6022      	str	r2, [r4, #0]
    69a4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    69a8:	3301      	adds	r3, #1
    69aa:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    69ae:	3201      	adds	r2, #1
    69b0:	2b07      	cmp	r3, #7
    69b2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    69b6:	dddd      	ble.n	6974 <_vfprintf_r+0xd7c>
    69b8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    69bc:	4648      	mov	r0, r9
    69be:	4631      	mov	r1, r6
    69c0:	320c      	adds	r2, #12
    69c2:	f7ff f90b 	bl	5bdc <__sprint_r>
    69c6:	2800      	cmp	r0, #0
    69c8:	f47f aa36 	bne.w	5e38 <_vfprintf_r+0x240>
    69cc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    69d0:	3404      	adds	r4, #4
    69d2:	e7d0      	b.n	6976 <_vfprintf_r+0xd7e>
    69d4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    69d8:	4648      	mov	r0, r9
    69da:	4631      	mov	r1, r6
    69dc:	320c      	adds	r2, #12
    69de:	f7ff f8fd 	bl	5bdc <__sprint_r>
    69e2:	2800      	cmp	r0, #0
    69e4:	f47f aa28 	bne.w	5e38 <_vfprintf_r+0x240>
    69e8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    69ec:	3404      	adds	r4, #4
    69ee:	f7ff bbb0 	b.w	6152 <_vfprintf_r+0x55a>
    69f2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    69f6:	4648      	mov	r0, r9
    69f8:	4631      	mov	r1, r6
    69fa:	320c      	adds	r2, #12
    69fc:	f7ff f8ee 	bl	5bdc <__sprint_r>
    6a00:	2800      	cmp	r0, #0
    6a02:	f47f aa19 	bne.w	5e38 <_vfprintf_r+0x240>
    6a06:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6a0a:	3404      	adds	r4, #4
    6a0c:	f7ff bb3c 	b.w	6088 <_vfprintf_r+0x490>
    6a10:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6a14:	4648      	mov	r0, r9
    6a16:	4631      	mov	r1, r6
    6a18:	320c      	adds	r2, #12
    6a1a:	f7ff f8df 	bl	5bdc <__sprint_r>
    6a1e:	2800      	cmp	r0, #0
    6a20:	f47f aa0a 	bne.w	5e38 <_vfprintf_r+0x240>
    6a24:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6a28:	3404      	adds	r4, #4
    6a2a:	f7ff bb43 	b.w	60b4 <_vfprintf_r+0x4bc>
    6a2e:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    6a32:	2b00      	cmp	r3, #0
    6a34:	f340 81fd 	ble.w	6e32 <_vfprintf_r+0x123a>
    6a38:	991a      	ldr	r1, [sp, #104]	; 0x68
    6a3a:	428b      	cmp	r3, r1
    6a3c:	f6ff af01 	blt.w	6842 <_vfprintf_r+0xc4a>
    6a40:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    6a42:	6061      	str	r1, [r4, #4]
    6a44:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6a48:	6022      	str	r2, [r4, #0]
    6a4a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6a4e:	3301      	adds	r3, #1
    6a50:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6a54:	1852      	adds	r2, r2, r1
    6a56:	2b07      	cmp	r3, #7
    6a58:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6a5c:	bfd8      	it	le
    6a5e:	f104 0308 	addle.w	r3, r4, #8
    6a62:	f300 8429 	bgt.w	72b8 <_vfprintf_r+0x16c0>
    6a66:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
    6a6a:	981a      	ldr	r0, [sp, #104]	; 0x68
    6a6c:	1a24      	subs	r4, r4, r0
    6a6e:	2c00      	cmp	r4, #0
    6a70:	f340 81b3 	ble.w	6dda <_vfprintf_r+0x11e2>
    6a74:	2c10      	cmp	r4, #16
    6a76:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 6c5c <_vfprintf_r+0x1064>
    6a7a:	f340 819d 	ble.w	6db8 <_vfprintf_r+0x11c0>
    6a7e:	4642      	mov	r2, r8
    6a80:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    6a84:	46a8      	mov	r8, r5
    6a86:	2710      	movs	r7, #16
    6a88:	f10a 0a0c 	add.w	sl, sl, #12
    6a8c:	4615      	mov	r5, r2
    6a8e:	e003      	b.n	6a98 <_vfprintf_r+0xea0>
    6a90:	3c10      	subs	r4, #16
    6a92:	2c10      	cmp	r4, #16
    6a94:	f340 818d 	ble.w	6db2 <_vfprintf_r+0x11ba>
    6a98:	605f      	str	r7, [r3, #4]
    6a9a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    6a9e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6aa2:	3201      	adds	r2, #1
    6aa4:	601d      	str	r5, [r3, #0]
    6aa6:	3110      	adds	r1, #16
    6aa8:	2a07      	cmp	r2, #7
    6aaa:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    6aae:	f103 0308 	add.w	r3, r3, #8
    6ab2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6ab6:	ddeb      	ble.n	6a90 <_vfprintf_r+0xe98>
    6ab8:	4648      	mov	r0, r9
    6aba:	4631      	mov	r1, r6
    6abc:	4652      	mov	r2, sl
    6abe:	f7ff f88d 	bl	5bdc <__sprint_r>
    6ac2:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6ac6:	3304      	adds	r3, #4
    6ac8:	2800      	cmp	r0, #0
    6aca:	d0e1      	beq.n	6a90 <_vfprintf_r+0xe98>
    6acc:	f7ff b9b4 	b.w	5e38 <_vfprintf_r+0x240>
    6ad0:	9a18      	ldr	r2, [sp, #96]	; 0x60
    6ad2:	9819      	ldr	r0, [sp, #100]	; 0x64
    6ad4:	4613      	mov	r3, r2
    6ad6:	9213      	str	r2, [sp, #76]	; 0x4c
    6ad8:	f00a 020f 	and.w	r2, sl, #15
    6adc:	ea4f 111a 	mov.w	r1, sl, lsr #4
    6ae0:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
    6ae4:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
    6ae8:	5c82      	ldrb	r2, [r0, r2]
    6aea:	468a      	mov	sl, r1
    6aec:	46e3      	mov	fp, ip
    6aee:	ea5a 0c0b 	orrs.w	ip, sl, fp
    6af2:	f803 2d01 	strb.w	r2, [r3, #-1]!
    6af6:	d1ef      	bne.n	6ad8 <_vfprintf_r+0xee0>
    6af8:	9818      	ldr	r0, [sp, #96]	; 0x60
    6afa:	9313      	str	r3, [sp, #76]	; 0x4c
    6afc:	1ac0      	subs	r0, r0, r3
    6afe:	9010      	str	r0, [sp, #64]	; 0x40
    6b00:	f7ff ba41 	b.w	5f86 <_vfprintf_r+0x38e>
    6b04:	2209      	movs	r2, #9
    6b06:	2300      	movs	r3, #0
    6b08:	4552      	cmp	r2, sl
    6b0a:	eb73 000b 	sbcs.w	r0, r3, fp
    6b0e:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
    6b12:	d21f      	bcs.n	6b54 <_vfprintf_r+0xf5c>
    6b14:	4623      	mov	r3, r4
    6b16:	4644      	mov	r4, r8
    6b18:	46b8      	mov	r8, r7
    6b1a:	461f      	mov	r7, r3
    6b1c:	4650      	mov	r0, sl
    6b1e:	4659      	mov	r1, fp
    6b20:	220a      	movs	r2, #10
    6b22:	2300      	movs	r3, #0
    6b24:	f003 fe9e 	bl	a864 <__aeabi_uldivmod>
    6b28:	2300      	movs	r3, #0
    6b2a:	4650      	mov	r0, sl
    6b2c:	4659      	mov	r1, fp
    6b2e:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    6b32:	220a      	movs	r2, #10
    6b34:	f804 cd01 	strb.w	ip, [r4, #-1]!
    6b38:	f003 fe94 	bl	a864 <__aeabi_uldivmod>
    6b3c:	2209      	movs	r2, #9
    6b3e:	2300      	movs	r3, #0
    6b40:	4682      	mov	sl, r0
    6b42:	468b      	mov	fp, r1
    6b44:	4552      	cmp	r2, sl
    6b46:	eb73 030b 	sbcs.w	r3, r3, fp
    6b4a:	d3e7      	bcc.n	6b1c <_vfprintf_r+0xf24>
    6b4c:	463b      	mov	r3, r7
    6b4e:	4647      	mov	r7, r8
    6b50:	46a0      	mov	r8, r4
    6b52:	461c      	mov	r4, r3
    6b54:	f108 30ff 	add.w	r0, r8, #4294967295
    6b58:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
    6b5c:	9013      	str	r0, [sp, #76]	; 0x4c
    6b5e:	f808 ac01 	strb.w	sl, [r8, #-1]
    6b62:	9918      	ldr	r1, [sp, #96]	; 0x60
    6b64:	1a09      	subs	r1, r1, r0
    6b66:	9110      	str	r1, [sp, #64]	; 0x40
    6b68:	f7ff ba0d 	b.w	5f86 <_vfprintf_r+0x38e>
    6b6c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6b70:	4648      	mov	r0, r9
    6b72:	4631      	mov	r1, r6
    6b74:	320c      	adds	r2, #12
    6b76:	f7ff f831 	bl	5bdc <__sprint_r>
    6b7a:	2800      	cmp	r0, #0
    6b7c:	f47f a95c 	bne.w	5e38 <_vfprintf_r+0x240>
    6b80:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6b84:	3404      	adds	r4, #4
    6b86:	f7ff ba68 	b.w	605a <_vfprintf_r+0x462>
    6b8a:	991a      	ldr	r1, [sp, #104]	; 0x68
    6b8c:	1e4f      	subs	r7, r1, #1
    6b8e:	2f00      	cmp	r7, #0
    6b90:	f77f aef1 	ble.w	6976 <_vfprintf_r+0xd7e>
    6b94:	2f10      	cmp	r7, #16
    6b96:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 6c5c <_vfprintf_r+0x1064>
    6b9a:	dd4e      	ble.n	6c3a <_vfprintf_r+0x1042>
    6b9c:	4643      	mov	r3, r8
    6b9e:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    6ba2:	46a8      	mov	r8, r5
    6ba4:	f04f 0a10 	mov.w	sl, #16
    6ba8:	f10b 0b0c 	add.w	fp, fp, #12
    6bac:	461d      	mov	r5, r3
    6bae:	e002      	b.n	6bb6 <_vfprintf_r+0xfbe>
    6bb0:	3f10      	subs	r7, #16
    6bb2:	2f10      	cmp	r7, #16
    6bb4:	dd3e      	ble.n	6c34 <_vfprintf_r+0x103c>
    6bb6:	f8c4 a004 	str.w	sl, [r4, #4]
    6bba:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6bbe:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6bc2:	3301      	adds	r3, #1
    6bc4:	6025      	str	r5, [r4, #0]
    6bc6:	3210      	adds	r2, #16
    6bc8:	2b07      	cmp	r3, #7
    6bca:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6bce:	f104 0408 	add.w	r4, r4, #8
    6bd2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6bd6:	ddeb      	ble.n	6bb0 <_vfprintf_r+0xfb8>
    6bd8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6bdc:	4648      	mov	r0, r9
    6bde:	4631      	mov	r1, r6
    6be0:	465a      	mov	r2, fp
    6be2:	3404      	adds	r4, #4
    6be4:	f7fe fffa 	bl	5bdc <__sprint_r>
    6be8:	2800      	cmp	r0, #0
    6bea:	d0e1      	beq.n	6bb0 <_vfprintf_r+0xfb8>
    6bec:	f7ff b924 	b.w	5e38 <_vfprintf_r+0x240>
    6bf0:	9816      	ldr	r0, [sp, #88]	; 0x58
    6bf2:	2130      	movs	r1, #48	; 0x30
    6bf4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    6bf8:	2201      	movs	r2, #1
    6bfa:	2302      	movs	r3, #2
    6bfc:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    6c00:	f04c 0c02 	orr.w	ip, ip, #2
    6c04:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
    6c08:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    6c0c:	f7ff b986 	b.w	5f1c <_vfprintf_r+0x324>
    6c10:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6c12:	1d01      	adds	r1, r0, #4
    6c14:	6803      	ldr	r3, [r0, #0]
    6c16:	910b      	str	r1, [sp, #44]	; 0x2c
    6c18:	469a      	mov	sl, r3
    6c1a:	f04f 0b00 	mov.w	fp, #0
    6c1e:	f7ff b973 	b.w	5f08 <_vfprintf_r+0x310>
    6c22:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6c24:	1d01      	adds	r1, r0, #4
    6c26:	6803      	ldr	r3, [r0, #0]
    6c28:	910b      	str	r1, [sp, #44]	; 0x2c
    6c2a:	469a      	mov	sl, r3
    6c2c:	ea4f 7bea 	mov.w	fp, sl, asr #31
    6c30:	f7ff bbad 	b.w	638e <_vfprintf_r+0x796>
    6c34:	462b      	mov	r3, r5
    6c36:	4645      	mov	r5, r8
    6c38:	4698      	mov	r8, r3
    6c3a:	6067      	str	r7, [r4, #4]
    6c3c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6c40:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6c44:	3301      	adds	r3, #1
    6c46:	f8c4 8000 	str.w	r8, [r4]
    6c4a:	19d2      	adds	r2, r2, r7
    6c4c:	2b07      	cmp	r3, #7
    6c4e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6c52:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6c56:	f77f ae8d 	ble.w	6974 <_vfprintf_r+0xd7c>
    6c5a:	e6ad      	b.n	69b8 <_vfprintf_r+0xdc0>
    6c5c:	0000c794 	.word	0x0000c794
    6c60:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6c64:	4648      	mov	r0, r9
    6c66:	4631      	mov	r1, r6
    6c68:	320c      	adds	r2, #12
    6c6a:	f7fe ffb7 	bl	5bdc <__sprint_r>
    6c6e:	2800      	cmp	r0, #0
    6c70:	f47f a8e2 	bne.w	5e38 <_vfprintf_r+0x240>
    6c74:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6c78:	3404      	adds	r4, #4
    6c7a:	e660      	b.n	693e <_vfprintf_r+0xd46>
    6c7c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6c80:	4648      	mov	r0, r9
    6c82:	4631      	mov	r1, r6
    6c84:	320c      	adds	r2, #12
    6c86:	f7fe ffa9 	bl	5bdc <__sprint_r>
    6c8a:	2800      	cmp	r0, #0
    6c8c:	f47f a8d4 	bne.w	5e38 <_vfprintf_r+0x240>
    6c90:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6c94:	3404      	adds	r4, #4
    6c96:	e640      	b.n	691a <_vfprintf_r+0xd22>
    6c98:	2830      	cmp	r0, #48	; 0x30
    6c9a:	f000 82ec 	beq.w	7276 <_vfprintf_r+0x167e>
    6c9e:	9813      	ldr	r0, [sp, #76]	; 0x4c
    6ca0:	2330      	movs	r3, #48	; 0x30
    6ca2:	f800 3d01 	strb.w	r3, [r0, #-1]!
    6ca6:	9918      	ldr	r1, [sp, #96]	; 0x60
    6ca8:	9013      	str	r0, [sp, #76]	; 0x4c
    6caa:	1a09      	subs	r1, r1, r0
    6cac:	9110      	str	r1, [sp, #64]	; 0x40
    6cae:	f7ff b96a 	b.w	5f86 <_vfprintf_r+0x38e>
    6cb2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6cb6:	4648      	mov	r0, r9
    6cb8:	4631      	mov	r1, r6
    6cba:	320c      	adds	r2, #12
    6cbc:	f7fe ff8e 	bl	5bdc <__sprint_r>
    6cc0:	2800      	cmp	r0, #0
    6cc2:	f47f a8b9 	bne.w	5e38 <_vfprintf_r+0x240>
    6cc6:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6cca:	3404      	adds	r4, #4
    6ccc:	f7ff b9f8 	b.w	60c0 <_vfprintf_r+0x4c8>
    6cd0:	f1da 0a00 	rsbs	sl, sl, #0
    6cd4:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
    6cd8:	232d      	movs	r3, #45	; 0x2d
    6cda:	ea5a 0c0b 	orrs.w	ip, sl, fp
    6cde:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    6ce2:	bf0c      	ite	eq
    6ce4:	2200      	moveq	r2, #0
    6ce6:	2201      	movne	r2, #1
    6ce8:	2301      	movs	r3, #1
    6cea:	f7ff b91b 	b.w	5f24 <_vfprintf_r+0x32c>
    6cee:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6cf0:	462b      	mov	r3, r5
    6cf2:	782a      	ldrb	r2, [r5, #0]
    6cf4:	910b      	str	r1, [sp, #44]	; 0x2c
    6cf6:	f7ff b82a 	b.w	5d4e <_vfprintf_r+0x156>
    6cfa:	462a      	mov	r2, r5
    6cfc:	4645      	mov	r5, r8
    6cfe:	4690      	mov	r8, r2
    6d00:	605f      	str	r7, [r3, #4]
    6d02:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    6d06:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6d0a:	3201      	adds	r2, #1
    6d0c:	f8c3 8000 	str.w	r8, [r3]
    6d10:	19c9      	adds	r1, r1, r7
    6d12:	2a07      	cmp	r2, #7
    6d14:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    6d18:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6d1c:	f73f adce 	bgt.w	68bc <_vfprintf_r+0xcc4>
    6d20:	3308      	adds	r3, #8
    6d22:	f7ff ba30 	b.w	6186 <_vfprintf_r+0x58e>
    6d26:	980a      	ldr	r0, [sp, #40]	; 0x28
    6d28:	f010 0340 	ands.w	r3, r0, #64	; 0x40
    6d2c:	f000 81ed 	beq.w	710a <_vfprintf_r+0x1512>
    6d30:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6d32:	4613      	mov	r3, r2
    6d34:	1d0a      	adds	r2, r1, #4
    6d36:	920b      	str	r2, [sp, #44]	; 0x2c
    6d38:	f8b1 a000 	ldrh.w	sl, [r1]
    6d3c:	f1ba 0200 	subs.w	r2, sl, #0
    6d40:	bf18      	it	ne
    6d42:	2201      	movne	r2, #1
    6d44:	46d2      	mov	sl, sl
    6d46:	f04f 0b00 	mov.w	fp, #0
    6d4a:	f7ff b8e7 	b.w	5f1c <_vfprintf_r+0x324>
    6d4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6d50:	f013 0f40 	tst.w	r3, #64	; 0x40
    6d54:	f000 81cc 	beq.w	70f0 <_vfprintf_r+0x14f8>
    6d58:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6d5a:	2301      	movs	r3, #1
    6d5c:	1d01      	adds	r1, r0, #4
    6d5e:	910b      	str	r1, [sp, #44]	; 0x2c
    6d60:	f8b0 a000 	ldrh.w	sl, [r0]
    6d64:	f1ba 0200 	subs.w	r2, sl, #0
    6d68:	bf18      	it	ne
    6d6a:	2201      	movne	r2, #1
    6d6c:	46d2      	mov	sl, sl
    6d6e:	f04f 0b00 	mov.w	fp, #0
    6d72:	f7ff b8d3 	b.w	5f1c <_vfprintf_r+0x324>
    6d76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6d78:	f013 0f10 	tst.w	r3, #16
    6d7c:	f000 81a4 	beq.w	70c8 <_vfprintf_r+0x14d0>
    6d80:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6d82:	9911      	ldr	r1, [sp, #68]	; 0x44
    6d84:	f100 0a04 	add.w	sl, r0, #4
    6d88:	6803      	ldr	r3, [r0, #0]
    6d8a:	6019      	str	r1, [r3, #0]
    6d8c:	f7fe bf9c 	b.w	5cc8 <_vfprintf_r+0xd0>
    6d90:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6d92:	1dc3      	adds	r3, r0, #7
    6d94:	f023 0307 	bic.w	r3, r3, #7
    6d98:	f103 0108 	add.w	r1, r3, #8
    6d9c:	910b      	str	r1, [sp, #44]	; 0x2c
    6d9e:	f8d3 8004 	ldr.w	r8, [r3, #4]
    6da2:	f8d3 a000 	ldr.w	sl, [r3]
    6da6:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    6daa:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    6dae:	f7ff bb11 	b.w	63d4 <_vfprintf_r+0x7dc>
    6db2:	462a      	mov	r2, r5
    6db4:	4645      	mov	r5, r8
    6db6:	4690      	mov	r8, r2
    6db8:	605c      	str	r4, [r3, #4]
    6dba:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    6dbe:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6dc2:	3201      	adds	r2, #1
    6dc4:	f8c3 8000 	str.w	r8, [r3]
    6dc8:	1909      	adds	r1, r1, r4
    6dca:	2a07      	cmp	r2, #7
    6dcc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    6dd0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6dd4:	f300 82ea 	bgt.w	73ac <_vfprintf_r+0x17b4>
    6dd8:	3308      	adds	r3, #8
    6dda:	990a      	ldr	r1, [sp, #40]	; 0x28
    6ddc:	f011 0f01 	tst.w	r1, #1
    6de0:	f43f a9d1 	beq.w	6186 <_vfprintf_r+0x58e>
    6de4:	2201      	movs	r2, #1
    6de6:	605a      	str	r2, [r3, #4]
    6de8:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    6dec:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6df0:	3201      	adds	r2, #1
    6df2:	981d      	ldr	r0, [sp, #116]	; 0x74
    6df4:	3101      	adds	r1, #1
    6df6:	2a07      	cmp	r2, #7
    6df8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    6dfc:	6018      	str	r0, [r3, #0]
    6dfe:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6e02:	f73f ad5b 	bgt.w	68bc <_vfprintf_r+0xcc4>
    6e06:	3308      	adds	r3, #8
    6e08:	f7ff b9bd 	b.w	6186 <_vfprintf_r+0x58e>
    6e0c:	232d      	movs	r3, #45	; 0x2d
    6e0e:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    6e12:	f7ff baf2 	b.w	63fa <_vfprintf_r+0x802>
    6e16:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6e1a:	4648      	mov	r0, r9
    6e1c:	4631      	mov	r1, r6
    6e1e:	320c      	adds	r2, #12
    6e20:	f7fe fedc 	bl	5bdc <__sprint_r>
    6e24:	2800      	cmp	r0, #0
    6e26:	f47f a807 	bne.w	5e38 <_vfprintf_r+0x240>
    6e2a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6e2e:	3304      	adds	r3, #4
    6e30:	e456      	b.n	66e0 <_vfprintf_r+0xae8>
    6e32:	2301      	movs	r3, #1
    6e34:	6063      	str	r3, [r4, #4]
    6e36:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    6e3a:	f24c 7380 	movw	r3, #51072	; 0xc780
    6e3e:	f2c0 0300 	movt	r3, #0
    6e42:	6023      	str	r3, [r4, #0]
    6e44:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    6e48:	3201      	adds	r2, #1
    6e4a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6e4e:	3301      	adds	r3, #1
    6e50:	2a07      	cmp	r2, #7
    6e52:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    6e56:	bfd8      	it	le
    6e58:	f104 0308 	addle.w	r3, r4, #8
    6e5c:	f300 8187 	bgt.w	716e <_vfprintf_r+0x1576>
    6e60:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    6e64:	b93a      	cbnz	r2, 6e76 <_vfprintf_r+0x127e>
    6e66:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    6e68:	b92a      	cbnz	r2, 6e76 <_vfprintf_r+0x127e>
    6e6a:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    6e6e:	f01c 0f01 	tst.w	ip, #1
    6e72:	f43f a988 	beq.w	6186 <_vfprintf_r+0x58e>
    6e76:	2201      	movs	r2, #1
    6e78:	605a      	str	r2, [r3, #4]
    6e7a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    6e7e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6e82:	3201      	adds	r2, #1
    6e84:	981d      	ldr	r0, [sp, #116]	; 0x74
    6e86:	3101      	adds	r1, #1
    6e88:	2a07      	cmp	r2, #7
    6e8a:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    6e8e:	6018      	str	r0, [r3, #0]
    6e90:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6e94:	f300 8179 	bgt.w	718a <_vfprintf_r+0x1592>
    6e98:	3308      	adds	r3, #8
    6e9a:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    6e9e:	427f      	negs	r7, r7
    6ea0:	2f00      	cmp	r7, #0
    6ea2:	f340 81b3 	ble.w	720c <_vfprintf_r+0x1614>
    6ea6:	2f10      	cmp	r7, #16
    6ea8:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 74fc <_vfprintf_r+0x1904>
    6eac:	f340 81d2 	ble.w	7254 <_vfprintf_r+0x165c>
    6eb0:	4642      	mov	r2, r8
    6eb2:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    6eb6:	46a8      	mov	r8, r5
    6eb8:	2410      	movs	r4, #16
    6eba:	f10a 0a0c 	add.w	sl, sl, #12
    6ebe:	4615      	mov	r5, r2
    6ec0:	e003      	b.n	6eca <_vfprintf_r+0x12d2>
    6ec2:	3f10      	subs	r7, #16
    6ec4:	2f10      	cmp	r7, #16
    6ec6:	f340 81c2 	ble.w	724e <_vfprintf_r+0x1656>
    6eca:	605c      	str	r4, [r3, #4]
    6ecc:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    6ed0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6ed4:	3201      	adds	r2, #1
    6ed6:	601d      	str	r5, [r3, #0]
    6ed8:	3110      	adds	r1, #16
    6eda:	2a07      	cmp	r2, #7
    6edc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    6ee0:	f103 0308 	add.w	r3, r3, #8
    6ee4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6ee8:	ddeb      	ble.n	6ec2 <_vfprintf_r+0x12ca>
    6eea:	4648      	mov	r0, r9
    6eec:	4631      	mov	r1, r6
    6eee:	4652      	mov	r2, sl
    6ef0:	f7fe fe74 	bl	5bdc <__sprint_r>
    6ef4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6ef8:	3304      	adds	r3, #4
    6efa:	2800      	cmp	r0, #0
    6efc:	d0e1      	beq.n	6ec2 <_vfprintf_r+0x12ca>
    6efe:	f7fe bf9b 	b.w	5e38 <_vfprintf_r+0x240>
    6f02:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6f04:	1c6b      	adds	r3, r5, #1
    6f06:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6f08:	f042 0220 	orr.w	r2, r2, #32
    6f0c:	920a      	str	r2, [sp, #40]	; 0x28
    6f0e:	786a      	ldrb	r2, [r5, #1]
    6f10:	910b      	str	r1, [sp, #44]	; 0x2c
    6f12:	f7fe bf1c 	b.w	5d4e <_vfprintf_r+0x156>
    6f16:	4650      	mov	r0, sl
    6f18:	4641      	mov	r1, r8
    6f1a:	f003 f923 	bl	a164 <__isnand>
    6f1e:	2800      	cmp	r0, #0
    6f20:	f040 80ff 	bne.w	7122 <_vfprintf_r+0x152a>
    6f24:	f1b7 3fff 	cmp.w	r7, #4294967295
    6f28:	f000 8251 	beq.w	73ce <_vfprintf_r+0x17d6>
    6f2c:	9816      	ldr	r0, [sp, #88]	; 0x58
    6f2e:	2867      	cmp	r0, #103	; 0x67
    6f30:	bf14      	ite	ne
    6f32:	2300      	movne	r3, #0
    6f34:	2301      	moveq	r3, #1
    6f36:	2847      	cmp	r0, #71	; 0x47
    6f38:	bf08      	it	eq
    6f3a:	f043 0301 	orreq.w	r3, r3, #1
    6f3e:	b113      	cbz	r3, 6f46 <_vfprintf_r+0x134e>
    6f40:	2f00      	cmp	r7, #0
    6f42:	bf08      	it	eq
    6f44:	2701      	moveq	r7, #1
    6f46:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
    6f4a:	4643      	mov	r3, r8
    6f4c:	4652      	mov	r2, sl
    6f4e:	990a      	ldr	r1, [sp, #40]	; 0x28
    6f50:	e9c0 2300 	strd	r2, r3, [r0]
    6f54:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
    6f58:	f441 7180 	orr.w	r1, r1, #256	; 0x100
    6f5c:	910a      	str	r1, [sp, #40]	; 0x28
    6f5e:	2b00      	cmp	r3, #0
    6f60:	f2c0 8264 	blt.w	742c <_vfprintf_r+0x1834>
    6f64:	2100      	movs	r1, #0
    6f66:	9117      	str	r1, [sp, #92]	; 0x5c
    6f68:	9816      	ldr	r0, [sp, #88]	; 0x58
    6f6a:	2866      	cmp	r0, #102	; 0x66
    6f6c:	bf14      	ite	ne
    6f6e:	2300      	movne	r3, #0
    6f70:	2301      	moveq	r3, #1
    6f72:	2846      	cmp	r0, #70	; 0x46
    6f74:	bf08      	it	eq
    6f76:	f043 0301 	orreq.w	r3, r3, #1
    6f7a:	9310      	str	r3, [sp, #64]	; 0x40
    6f7c:	2b00      	cmp	r3, #0
    6f7e:	f000 81d1 	beq.w	7324 <_vfprintf_r+0x172c>
    6f82:	46bc      	mov	ip, r7
    6f84:	2303      	movs	r3, #3
    6f86:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
    6f8a:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
    6f8e:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    6f92:	4648      	mov	r0, r9
    6f94:	9300      	str	r3, [sp, #0]
    6f96:	9102      	str	r1, [sp, #8]
    6f98:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
    6f9c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    6fa0:	310c      	adds	r1, #12
    6fa2:	f8cd c004 	str.w	ip, [sp, #4]
    6fa6:	9103      	str	r1, [sp, #12]
    6fa8:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
    6fac:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    6fb0:	9104      	str	r1, [sp, #16]
    6fb2:	f000 fbc5 	bl	7740 <_dtoa_r>
    6fb6:	9a16      	ldr	r2, [sp, #88]	; 0x58
    6fb8:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    6fbc:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    6fc0:	bf18      	it	ne
    6fc2:	2301      	movne	r3, #1
    6fc4:	2a47      	cmp	r2, #71	; 0x47
    6fc6:	bf0c      	ite	eq
    6fc8:	2300      	moveq	r3, #0
    6fca:	f003 0301 	andne.w	r3, r3, #1
    6fce:	9013      	str	r0, [sp, #76]	; 0x4c
    6fd0:	b933      	cbnz	r3, 6fe0 <_vfprintf_r+0x13e8>
    6fd2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6fd4:	f013 0f01 	tst.w	r3, #1
    6fd8:	bf08      	it	eq
    6fda:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
    6fde:	d016      	beq.n	700e <_vfprintf_r+0x1416>
    6fe0:	9813      	ldr	r0, [sp, #76]	; 0x4c
    6fe2:	9910      	ldr	r1, [sp, #64]	; 0x40
    6fe4:	eb00 0b0c 	add.w	fp, r0, ip
    6fe8:	b131      	cbz	r1, 6ff8 <_vfprintf_r+0x1400>
    6fea:	7803      	ldrb	r3, [r0, #0]
    6fec:	2b30      	cmp	r3, #48	; 0x30
    6fee:	f000 80da 	beq.w	71a6 <_vfprintf_r+0x15ae>
    6ff2:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    6ff6:	449b      	add	fp, r3
    6ff8:	4650      	mov	r0, sl
    6ffa:	2200      	movs	r2, #0
    6ffc:	2300      	movs	r3, #0
    6ffe:	4641      	mov	r1, r8
    7000:	f7fc fde4 	bl	3bcc <__aeabi_dcmpeq>
    7004:	2800      	cmp	r0, #0
    7006:	f000 81c2 	beq.w	738e <_vfprintf_r+0x1796>
    700a:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
    700e:	9a16      	ldr	r2, [sp, #88]	; 0x58
    7010:	9813      	ldr	r0, [sp, #76]	; 0x4c
    7012:	2a67      	cmp	r2, #103	; 0x67
    7014:	bf14      	ite	ne
    7016:	2300      	movne	r3, #0
    7018:	2301      	moveq	r3, #1
    701a:	2a47      	cmp	r2, #71	; 0x47
    701c:	bf08      	it	eq
    701e:	f043 0301 	orreq.w	r3, r3, #1
    7022:	ebc0 000b 	rsb	r0, r0, fp
    7026:	901a      	str	r0, [sp, #104]	; 0x68
    7028:	2b00      	cmp	r3, #0
    702a:	f000 818a 	beq.w	7342 <_vfprintf_r+0x174a>
    702e:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
    7032:	f111 0f03 	cmn.w	r1, #3
    7036:	9110      	str	r1, [sp, #64]	; 0x40
    7038:	db02      	blt.n	7040 <_vfprintf_r+0x1448>
    703a:	428f      	cmp	r7, r1
    703c:	f280 818c 	bge.w	7358 <_vfprintf_r+0x1760>
    7040:	9a16      	ldr	r2, [sp, #88]	; 0x58
    7042:	3a02      	subs	r2, #2
    7044:	9216      	str	r2, [sp, #88]	; 0x58
    7046:	9910      	ldr	r1, [sp, #64]	; 0x40
    7048:	9a16      	ldr	r2, [sp, #88]	; 0x58
    704a:	1e4b      	subs	r3, r1, #1
    704c:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    7050:	2b00      	cmp	r3, #0
    7052:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
    7056:	f2c0 8234 	blt.w	74c2 <_vfprintf_r+0x18ca>
    705a:	222b      	movs	r2, #43	; 0x2b
    705c:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    7060:	2b09      	cmp	r3, #9
    7062:	f300 81b6 	bgt.w	73d2 <_vfprintf_r+0x17da>
    7066:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    706a:	3330      	adds	r3, #48	; 0x30
    706c:	3204      	adds	r2, #4
    706e:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
    7072:	2330      	movs	r3, #48	; 0x30
    7074:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
    7078:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    707c:	981a      	ldr	r0, [sp, #104]	; 0x68
    707e:	991a      	ldr	r1, [sp, #104]	; 0x68
    7080:	1ad3      	subs	r3, r2, r3
    7082:	1818      	adds	r0, r3, r0
    7084:	931c      	str	r3, [sp, #112]	; 0x70
    7086:	2901      	cmp	r1, #1
    7088:	9010      	str	r0, [sp, #64]	; 0x40
    708a:	f340 8210 	ble.w	74ae <_vfprintf_r+0x18b6>
    708e:	9810      	ldr	r0, [sp, #64]	; 0x40
    7090:	3001      	adds	r0, #1
    7092:	9010      	str	r0, [sp, #64]	; 0x40
    7094:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    7098:	910c      	str	r1, [sp, #48]	; 0x30
    709a:	9817      	ldr	r0, [sp, #92]	; 0x5c
    709c:	2800      	cmp	r0, #0
    709e:	f000 816e 	beq.w	737e <_vfprintf_r+0x1786>
    70a2:	232d      	movs	r3, #45	; 0x2d
    70a4:	2100      	movs	r1, #0
    70a6:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    70aa:	9117      	str	r1, [sp, #92]	; 0x5c
    70ac:	f7fe bf74 	b.w	5f98 <_vfprintf_r+0x3a0>
    70b0:	9a10      	ldr	r2, [sp, #64]	; 0x40
    70b2:	f04f 0c00 	mov.w	ip, #0
    70b6:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    70ba:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    70be:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    70c2:	920c      	str	r2, [sp, #48]	; 0x30
    70c4:	f7fe bf67 	b.w	5f96 <_vfprintf_r+0x39e>
    70c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    70ca:	f012 0f40 	tst.w	r2, #64	; 0x40
    70ce:	bf17      	itett	ne
    70d0:	980b      	ldrne	r0, [sp, #44]	; 0x2c
    70d2:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
    70d4:	9911      	ldrne	r1, [sp, #68]	; 0x44
    70d6:	f100 0a04 	addne.w	sl, r0, #4
    70da:	bf11      	iteee	ne
    70dc:	6803      	ldrne	r3, [r0, #0]
    70de:	f102 0a04 	addeq.w	sl, r2, #4
    70e2:	6813      	ldreq	r3, [r2, #0]
    70e4:	9811      	ldreq	r0, [sp, #68]	; 0x44
    70e6:	bf14      	ite	ne
    70e8:	8019      	strhne	r1, [r3, #0]
    70ea:	6018      	streq	r0, [r3, #0]
    70ec:	f7fe bdec 	b.w	5cc8 <_vfprintf_r+0xd0>
    70f0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    70f2:	1d13      	adds	r3, r2, #4
    70f4:	930b      	str	r3, [sp, #44]	; 0x2c
    70f6:	6811      	ldr	r1, [r2, #0]
    70f8:	2301      	movs	r3, #1
    70fa:	1e0a      	subs	r2, r1, #0
    70fc:	bf18      	it	ne
    70fe:	2201      	movne	r2, #1
    7100:	468a      	mov	sl, r1
    7102:	f04f 0b00 	mov.w	fp, #0
    7106:	f7fe bf09 	b.w	5f1c <_vfprintf_r+0x324>
    710a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    710c:	1d02      	adds	r2, r0, #4
    710e:	920b      	str	r2, [sp, #44]	; 0x2c
    7110:	6801      	ldr	r1, [r0, #0]
    7112:	1e0a      	subs	r2, r1, #0
    7114:	bf18      	it	ne
    7116:	2201      	movne	r2, #1
    7118:	468a      	mov	sl, r1
    711a:	f04f 0b00 	mov.w	fp, #0
    711e:	f7fe befd 	b.w	5f1c <_vfprintf_r+0x324>
    7122:	f24c 7260 	movw	r2, #51040	; 0xc760
    7126:	f24c 735c 	movw	r3, #51036	; 0xc75c
    712a:	9916      	ldr	r1, [sp, #88]	; 0x58
    712c:	f2c0 0300 	movt	r3, #0
    7130:	f2c0 0200 	movt	r2, #0
    7134:	2003      	movs	r0, #3
    7136:	2947      	cmp	r1, #71	; 0x47
    7138:	bfd8      	it	le
    713a:	461a      	movle	r2, r3
    713c:	9213      	str	r2, [sp, #76]	; 0x4c
    713e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    7140:	900c      	str	r0, [sp, #48]	; 0x30
    7142:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    7146:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
    714a:	920a      	str	r2, [sp, #40]	; 0x28
    714c:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    7150:	9010      	str	r0, [sp, #64]	; 0x40
    7152:	f7fe bf20 	b.w	5f96 <_vfprintf_r+0x39e>
    7156:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    715a:	4648      	mov	r0, r9
    715c:	4631      	mov	r1, r6
    715e:	320c      	adds	r2, #12
    7160:	f7fe fd3c 	bl	5bdc <__sprint_r>
    7164:	2800      	cmp	r0, #0
    7166:	f47e ae67 	bne.w	5e38 <_vfprintf_r+0x240>
    716a:	f7fe be62 	b.w	5e32 <_vfprintf_r+0x23a>
    716e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7172:	4648      	mov	r0, r9
    7174:	4631      	mov	r1, r6
    7176:	320c      	adds	r2, #12
    7178:	f7fe fd30 	bl	5bdc <__sprint_r>
    717c:	2800      	cmp	r0, #0
    717e:	f47e ae5b 	bne.w	5e38 <_vfprintf_r+0x240>
    7182:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7186:	3304      	adds	r3, #4
    7188:	e66a      	b.n	6e60 <_vfprintf_r+0x1268>
    718a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    718e:	4648      	mov	r0, r9
    7190:	4631      	mov	r1, r6
    7192:	320c      	adds	r2, #12
    7194:	f7fe fd22 	bl	5bdc <__sprint_r>
    7198:	2800      	cmp	r0, #0
    719a:	f47e ae4d 	bne.w	5e38 <_vfprintf_r+0x240>
    719e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    71a2:	3304      	adds	r3, #4
    71a4:	e679      	b.n	6e9a <_vfprintf_r+0x12a2>
    71a6:	4650      	mov	r0, sl
    71a8:	2200      	movs	r2, #0
    71aa:	2300      	movs	r3, #0
    71ac:	4641      	mov	r1, r8
    71ae:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    71b2:	f7fc fd0b 	bl	3bcc <__aeabi_dcmpeq>
    71b6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    71ba:	2800      	cmp	r0, #0
    71bc:	f47f af19 	bne.w	6ff2 <_vfprintf_r+0x13fa>
    71c0:	f1cc 0301 	rsb	r3, ip, #1
    71c4:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    71c8:	e715      	b.n	6ff6 <_vfprintf_r+0x13fe>
    71ca:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    71cc:	4252      	negs	r2, r2
    71ce:	920f      	str	r2, [sp, #60]	; 0x3c
    71d0:	f7ff b887 	b.w	62e2 <_vfprintf_r+0x6ea>
    71d4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    71d8:	4648      	mov	r0, r9
    71da:	4631      	mov	r1, r6
    71dc:	320c      	adds	r2, #12
    71de:	f7fe fcfd 	bl	5bdc <__sprint_r>
    71e2:	2800      	cmp	r0, #0
    71e4:	f47e ae28 	bne.w	5e38 <_vfprintf_r+0x240>
    71e8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    71ec:	3304      	adds	r3, #4
    71ee:	f7ff ba93 	b.w	6718 <_vfprintf_r+0xb20>
    71f2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    71f6:	4648      	mov	r0, r9
    71f8:	4631      	mov	r1, r6
    71fa:	320c      	adds	r2, #12
    71fc:	f7fe fcee 	bl	5bdc <__sprint_r>
    7200:	2800      	cmp	r0, #0
    7202:	f47e ae19 	bne.w	5e38 <_vfprintf_r+0x240>
    7206:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    720a:	3304      	adds	r3, #4
    720c:	991a      	ldr	r1, [sp, #104]	; 0x68
    720e:	9813      	ldr	r0, [sp, #76]	; 0x4c
    7210:	6059      	str	r1, [r3, #4]
    7212:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7216:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    721a:	6018      	str	r0, [r3, #0]
    721c:	3201      	adds	r2, #1
    721e:	981a      	ldr	r0, [sp, #104]	; 0x68
    7220:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7224:	1809      	adds	r1, r1, r0
    7226:	2a07      	cmp	r2, #7
    7228:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    722c:	f73f ab46 	bgt.w	68bc <_vfprintf_r+0xcc4>
    7230:	3308      	adds	r3, #8
    7232:	f7fe bfa8 	b.w	6186 <_vfprintf_r+0x58e>
    7236:	2100      	movs	r1, #0
    7238:	9117      	str	r1, [sp, #92]	; 0x5c
    723a:	f7fd f9cb 	bl	45d4 <strlen>
    723e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    7242:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    7246:	9010      	str	r0, [sp, #64]	; 0x40
    7248:	920c      	str	r2, [sp, #48]	; 0x30
    724a:	f7fe bea4 	b.w	5f96 <_vfprintf_r+0x39e>
    724e:	462a      	mov	r2, r5
    7250:	4645      	mov	r5, r8
    7252:	4690      	mov	r8, r2
    7254:	605f      	str	r7, [r3, #4]
    7256:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    725a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    725e:	3201      	adds	r2, #1
    7260:	f8c3 8000 	str.w	r8, [r3]
    7264:	19c9      	adds	r1, r1, r7
    7266:	2a07      	cmp	r2, #7
    7268:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    726c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7270:	dcbf      	bgt.n	71f2 <_vfprintf_r+0x15fa>
    7272:	3308      	adds	r3, #8
    7274:	e7ca      	b.n	720c <_vfprintf_r+0x1614>
    7276:	9a18      	ldr	r2, [sp, #96]	; 0x60
    7278:	9913      	ldr	r1, [sp, #76]	; 0x4c
    727a:	1a51      	subs	r1, r2, r1
    727c:	9110      	str	r1, [sp, #64]	; 0x40
    727e:	f7fe be82 	b.w	5f86 <_vfprintf_r+0x38e>
    7282:	4648      	mov	r0, r9
    7284:	4631      	mov	r1, r6
    7286:	f000 f949 	bl	751c <__swsetup_r>
    728a:	2800      	cmp	r0, #0
    728c:	f47e add8 	bne.w	5e40 <_vfprintf_r+0x248>
    7290:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    7294:	fa1f f38c 	uxth.w	r3, ip
    7298:	f7fe bcf6 	b.w	5c88 <_vfprintf_r+0x90>
    729c:	2f06      	cmp	r7, #6
    729e:	bf28      	it	cs
    72a0:	2706      	movcs	r7, #6
    72a2:	f24c 7178 	movw	r1, #51064	; 0xc778
    72a6:	f2c0 0100 	movt	r1, #0
    72aa:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    72ae:	9710      	str	r7, [sp, #64]	; 0x40
    72b0:	9113      	str	r1, [sp, #76]	; 0x4c
    72b2:	920c      	str	r2, [sp, #48]	; 0x30
    72b4:	f7fe bfe8 	b.w	6288 <_vfprintf_r+0x690>
    72b8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    72bc:	4648      	mov	r0, r9
    72be:	4631      	mov	r1, r6
    72c0:	320c      	adds	r2, #12
    72c2:	f7fe fc8b 	bl	5bdc <__sprint_r>
    72c6:	2800      	cmp	r0, #0
    72c8:	f47e adb6 	bne.w	5e38 <_vfprintf_r+0x240>
    72cc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    72d0:	3304      	adds	r3, #4
    72d2:	f7ff bbc8 	b.w	6a66 <_vfprintf_r+0xe6e>
    72d6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    72da:	4648      	mov	r0, r9
    72dc:	4631      	mov	r1, r6
    72de:	320c      	adds	r2, #12
    72e0:	f7fe fc7c 	bl	5bdc <__sprint_r>
    72e4:	2800      	cmp	r0, #0
    72e6:	f47e ada7 	bne.w	5e38 <_vfprintf_r+0x240>
    72ea:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    72ee:	3304      	adds	r3, #4
    72f0:	f7ff bace 	b.w	6890 <_vfprintf_r+0xc98>
    72f4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    72f8:	4648      	mov	r0, r9
    72fa:	4631      	mov	r1, r6
    72fc:	320c      	adds	r2, #12
    72fe:	f7fe fc6d 	bl	5bdc <__sprint_r>
    7302:	2800      	cmp	r0, #0
    7304:	f47e ad98 	bne.w	5e38 <_vfprintf_r+0x240>
    7308:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    730c:	3404      	adds	r4, #4
    730e:	f7ff baa9 	b.w	6864 <_vfprintf_r+0xc6c>
    7312:	9710      	str	r7, [sp, #64]	; 0x40
    7314:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    7318:	9017      	str	r0, [sp, #92]	; 0x5c
    731a:	970c      	str	r7, [sp, #48]	; 0x30
    731c:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    7320:	f7fe be39 	b.w	5f96 <_vfprintf_r+0x39e>
    7324:	9916      	ldr	r1, [sp, #88]	; 0x58
    7326:	2965      	cmp	r1, #101	; 0x65
    7328:	bf14      	ite	ne
    732a:	2300      	movne	r3, #0
    732c:	2301      	moveq	r3, #1
    732e:	2945      	cmp	r1, #69	; 0x45
    7330:	bf08      	it	eq
    7332:	f043 0301 	orreq.w	r3, r3, #1
    7336:	2b00      	cmp	r3, #0
    7338:	d046      	beq.n	73c8 <_vfprintf_r+0x17d0>
    733a:	f107 0c01 	add.w	ip, r7, #1
    733e:	2302      	movs	r3, #2
    7340:	e621      	b.n	6f86 <_vfprintf_r+0x138e>
    7342:	9b16      	ldr	r3, [sp, #88]	; 0x58
    7344:	2b65      	cmp	r3, #101	; 0x65
    7346:	dd76      	ble.n	7436 <_vfprintf_r+0x183e>
    7348:	9a16      	ldr	r2, [sp, #88]	; 0x58
    734a:	2a66      	cmp	r2, #102	; 0x66
    734c:	bf1c      	itt	ne
    734e:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
    7352:	9310      	strne	r3, [sp, #64]	; 0x40
    7354:	f000 8083 	beq.w	745e <_vfprintf_r+0x1866>
    7358:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    735a:	9810      	ldr	r0, [sp, #64]	; 0x40
    735c:	4283      	cmp	r3, r0
    735e:	dc6e      	bgt.n	743e <_vfprintf_r+0x1846>
    7360:	990a      	ldr	r1, [sp, #40]	; 0x28
    7362:	f011 0f01 	tst.w	r1, #1
    7366:	f040 808e 	bne.w	7486 <_vfprintf_r+0x188e>
    736a:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    736e:	2367      	movs	r3, #103	; 0x67
    7370:	920c      	str	r2, [sp, #48]	; 0x30
    7372:	9316      	str	r3, [sp, #88]	; 0x58
    7374:	e691      	b.n	709a <_vfprintf_r+0x14a2>
    7376:	2700      	movs	r7, #0
    7378:	461d      	mov	r5, r3
    737a:	f7fe bce9 	b.w	5d50 <_vfprintf_r+0x158>
    737e:	9910      	ldr	r1, [sp, #64]	; 0x40
    7380:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    7384:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    7388:	910c      	str	r1, [sp, #48]	; 0x30
    738a:	f7fe be04 	b.w	5f96 <_vfprintf_r+0x39e>
    738e:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
    7392:	459b      	cmp	fp, r3
    7394:	bf98      	it	ls
    7396:	469b      	movls	fp, r3
    7398:	f67f ae39 	bls.w	700e <_vfprintf_r+0x1416>
    739c:	2230      	movs	r2, #48	; 0x30
    739e:	f803 2b01 	strb.w	r2, [r3], #1
    73a2:	459b      	cmp	fp, r3
    73a4:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
    73a8:	d8f9      	bhi.n	739e <_vfprintf_r+0x17a6>
    73aa:	e630      	b.n	700e <_vfprintf_r+0x1416>
    73ac:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    73b0:	4648      	mov	r0, r9
    73b2:	4631      	mov	r1, r6
    73b4:	320c      	adds	r2, #12
    73b6:	f7fe fc11 	bl	5bdc <__sprint_r>
    73ba:	2800      	cmp	r0, #0
    73bc:	f47e ad3c 	bne.w	5e38 <_vfprintf_r+0x240>
    73c0:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    73c4:	3304      	adds	r3, #4
    73c6:	e508      	b.n	6dda <_vfprintf_r+0x11e2>
    73c8:	46bc      	mov	ip, r7
    73ca:	3302      	adds	r3, #2
    73cc:	e5db      	b.n	6f86 <_vfprintf_r+0x138e>
    73ce:	3707      	adds	r7, #7
    73d0:	e5b9      	b.n	6f46 <_vfprintf_r+0x134e>
    73d2:	f246 6c67 	movw	ip, #26215	; 0x6667
    73d6:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
    73da:	3103      	adds	r1, #3
    73dc:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    73e0:	fb8c 2003 	smull	r2, r0, ip, r3
    73e4:	17da      	asrs	r2, r3, #31
    73e6:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
    73ea:	eb02 0082 	add.w	r0, r2, r2, lsl #2
    73ee:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
    73f2:	4613      	mov	r3, r2
    73f4:	3030      	adds	r0, #48	; 0x30
    73f6:	2a09      	cmp	r2, #9
    73f8:	f801 0d01 	strb.w	r0, [r1, #-1]!
    73fc:	dcf0      	bgt.n	73e0 <_vfprintf_r+0x17e8>
    73fe:	3330      	adds	r3, #48	; 0x30
    7400:	1e48      	subs	r0, r1, #1
    7402:	b2da      	uxtb	r2, r3
    7404:	f801 2c01 	strb.w	r2, [r1, #-1]
    7408:	9b07      	ldr	r3, [sp, #28]
    740a:	4283      	cmp	r3, r0
    740c:	d96a      	bls.n	74e4 <_vfprintf_r+0x18ec>
    740e:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    7412:	3303      	adds	r3, #3
    7414:	e001      	b.n	741a <_vfprintf_r+0x1822>
    7416:	f811 2b01 	ldrb.w	r2, [r1], #1
    741a:	f803 2c01 	strb.w	r2, [r3, #-1]
    741e:	461a      	mov	r2, r3
    7420:	f8dd c01c 	ldr.w	ip, [sp, #28]
    7424:	3301      	adds	r3, #1
    7426:	458c      	cmp	ip, r1
    7428:	d8f5      	bhi.n	7416 <_vfprintf_r+0x181e>
    742a:	e625      	b.n	7078 <_vfprintf_r+0x1480>
    742c:	222d      	movs	r2, #45	; 0x2d
    742e:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
    7432:	9217      	str	r2, [sp, #92]	; 0x5c
    7434:	e598      	b.n	6f68 <_vfprintf_r+0x1370>
    7436:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    743a:	9010      	str	r0, [sp, #64]	; 0x40
    743c:	e603      	b.n	7046 <_vfprintf_r+0x144e>
    743e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    7440:	991a      	ldr	r1, [sp, #104]	; 0x68
    7442:	2b00      	cmp	r3, #0
    7444:	bfda      	itte	le
    7446:	9810      	ldrle	r0, [sp, #64]	; 0x40
    7448:	f1c0 0302 	rsble	r3, r0, #2
    744c:	2301      	movgt	r3, #1
    744e:	185b      	adds	r3, r3, r1
    7450:	2267      	movs	r2, #103	; 0x67
    7452:	9310      	str	r3, [sp, #64]	; 0x40
    7454:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    7458:	9216      	str	r2, [sp, #88]	; 0x58
    745a:	930c      	str	r3, [sp, #48]	; 0x30
    745c:	e61d      	b.n	709a <_vfprintf_r+0x14a2>
    745e:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    7462:	2800      	cmp	r0, #0
    7464:	9010      	str	r0, [sp, #64]	; 0x40
    7466:	dd31      	ble.n	74cc <_vfprintf_r+0x18d4>
    7468:	b91f      	cbnz	r7, 7472 <_vfprintf_r+0x187a>
    746a:	990a      	ldr	r1, [sp, #40]	; 0x28
    746c:	f011 0f01 	tst.w	r1, #1
    7470:	d00e      	beq.n	7490 <_vfprintf_r+0x1898>
    7472:	9810      	ldr	r0, [sp, #64]	; 0x40
    7474:	2166      	movs	r1, #102	; 0x66
    7476:	9116      	str	r1, [sp, #88]	; 0x58
    7478:	1c43      	adds	r3, r0, #1
    747a:	19db      	adds	r3, r3, r7
    747c:	9310      	str	r3, [sp, #64]	; 0x40
    747e:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    7482:	920c      	str	r2, [sp, #48]	; 0x30
    7484:	e609      	b.n	709a <_vfprintf_r+0x14a2>
    7486:	9810      	ldr	r0, [sp, #64]	; 0x40
    7488:	2167      	movs	r1, #103	; 0x67
    748a:	9116      	str	r1, [sp, #88]	; 0x58
    748c:	3001      	adds	r0, #1
    748e:	9010      	str	r0, [sp, #64]	; 0x40
    7490:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    7494:	920c      	str	r2, [sp, #48]	; 0x30
    7496:	e600      	b.n	709a <_vfprintf_r+0x14a2>
    7498:	990b      	ldr	r1, [sp, #44]	; 0x2c
    749a:	781a      	ldrb	r2, [r3, #0]
    749c:	680f      	ldr	r7, [r1, #0]
    749e:	3104      	adds	r1, #4
    74a0:	910b      	str	r1, [sp, #44]	; 0x2c
    74a2:	2f00      	cmp	r7, #0
    74a4:	bfb8      	it	lt
    74a6:	f04f 37ff 	movlt.w	r7, #4294967295
    74aa:	f7fe bc50 	b.w	5d4e <_vfprintf_r+0x156>
    74ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    74b0:	f012 0f01 	tst.w	r2, #1
    74b4:	bf04      	itt	eq
    74b6:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
    74ba:	930c      	streq	r3, [sp, #48]	; 0x30
    74bc:	f43f aded 	beq.w	709a <_vfprintf_r+0x14a2>
    74c0:	e5e5      	b.n	708e <_vfprintf_r+0x1496>
    74c2:	222d      	movs	r2, #45	; 0x2d
    74c4:	425b      	negs	r3, r3
    74c6:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    74ca:	e5c9      	b.n	7060 <_vfprintf_r+0x1468>
    74cc:	b977      	cbnz	r7, 74ec <_vfprintf_r+0x18f4>
    74ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    74d0:	f013 0f01 	tst.w	r3, #1
    74d4:	d10a      	bne.n	74ec <_vfprintf_r+0x18f4>
    74d6:	f04f 0c01 	mov.w	ip, #1
    74da:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    74de:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    74e2:	e5da      	b.n	709a <_vfprintf_r+0x14a2>
    74e4:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    74e8:	3202      	adds	r2, #2
    74ea:	e5c5      	b.n	7078 <_vfprintf_r+0x1480>
    74ec:	3702      	adds	r7, #2
    74ee:	2166      	movs	r1, #102	; 0x66
    74f0:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    74f4:	9710      	str	r7, [sp, #64]	; 0x40
    74f6:	9116      	str	r1, [sp, #88]	; 0x58
    74f8:	920c      	str	r2, [sp, #48]	; 0x30
    74fa:	e5ce      	b.n	709a <_vfprintf_r+0x14a2>
    74fc:	0000c794 	.word	0x0000c794

00007500 <vfprintf>:
    7500:	b410      	push	{r4}
    7502:	f240 0464 	movw	r4, #100	; 0x64
    7506:	f2c2 0400 	movt	r4, #8192	; 0x2000
    750a:	468c      	mov	ip, r1
    750c:	4613      	mov	r3, r2
    750e:	4601      	mov	r1, r0
    7510:	4662      	mov	r2, ip
    7512:	6820      	ldr	r0, [r4, #0]
    7514:	bc10      	pop	{r4}
    7516:	f7fe bb6f 	b.w	5bf8 <_vfprintf_r>
    751a:	bf00      	nop

0000751c <__swsetup_r>:
    751c:	b570      	push	{r4, r5, r6, lr}
    751e:	f240 0564 	movw	r5, #100	; 0x64
    7522:	f2c2 0500 	movt	r5, #8192	; 0x2000
    7526:	4606      	mov	r6, r0
    7528:	460c      	mov	r4, r1
    752a:	6828      	ldr	r0, [r5, #0]
    752c:	b110      	cbz	r0, 7534 <__swsetup_r+0x18>
    752e:	6983      	ldr	r3, [r0, #24]
    7530:	2b00      	cmp	r3, #0
    7532:	d036      	beq.n	75a2 <__swsetup_r+0x86>
    7534:	f24c 73b4 	movw	r3, #51124	; 0xc7b4
    7538:	f2c0 0300 	movt	r3, #0
    753c:	429c      	cmp	r4, r3
    753e:	d038      	beq.n	75b2 <__swsetup_r+0x96>
    7540:	f24c 73d4 	movw	r3, #51156	; 0xc7d4
    7544:	f2c0 0300 	movt	r3, #0
    7548:	429c      	cmp	r4, r3
    754a:	d041      	beq.n	75d0 <__swsetup_r+0xb4>
    754c:	f24c 73f4 	movw	r3, #51188	; 0xc7f4
    7550:	f2c0 0300 	movt	r3, #0
    7554:	429c      	cmp	r4, r3
    7556:	bf04      	itt	eq
    7558:	682b      	ldreq	r3, [r5, #0]
    755a:	68dc      	ldreq	r4, [r3, #12]
    755c:	89a2      	ldrh	r2, [r4, #12]
    755e:	4611      	mov	r1, r2
    7560:	b293      	uxth	r3, r2
    7562:	f013 0f08 	tst.w	r3, #8
    7566:	4618      	mov	r0, r3
    7568:	bf18      	it	ne
    756a:	6922      	ldrne	r2, [r4, #16]
    756c:	d033      	beq.n	75d6 <__swsetup_r+0xba>
    756e:	b31a      	cbz	r2, 75b8 <__swsetup_r+0x9c>
    7570:	f013 0101 	ands.w	r1, r3, #1
    7574:	d007      	beq.n	7586 <__swsetup_r+0x6a>
    7576:	6963      	ldr	r3, [r4, #20]
    7578:	2100      	movs	r1, #0
    757a:	60a1      	str	r1, [r4, #8]
    757c:	425b      	negs	r3, r3
    757e:	61a3      	str	r3, [r4, #24]
    7580:	b142      	cbz	r2, 7594 <__swsetup_r+0x78>
    7582:	2000      	movs	r0, #0
    7584:	bd70      	pop	{r4, r5, r6, pc}
    7586:	f013 0f02 	tst.w	r3, #2
    758a:	bf08      	it	eq
    758c:	6961      	ldreq	r1, [r4, #20]
    758e:	60a1      	str	r1, [r4, #8]
    7590:	2a00      	cmp	r2, #0
    7592:	d1f6      	bne.n	7582 <__swsetup_r+0x66>
    7594:	89a3      	ldrh	r3, [r4, #12]
    7596:	f013 0f80 	tst.w	r3, #128	; 0x80
    759a:	d0f2      	beq.n	7582 <__swsetup_r+0x66>
    759c:	f04f 30ff 	mov.w	r0, #4294967295
    75a0:	bd70      	pop	{r4, r5, r6, pc}
    75a2:	f001 f989 	bl	88b8 <__sinit>
    75a6:	f24c 73b4 	movw	r3, #51124	; 0xc7b4
    75aa:	f2c0 0300 	movt	r3, #0
    75ae:	429c      	cmp	r4, r3
    75b0:	d1c6      	bne.n	7540 <__swsetup_r+0x24>
    75b2:	682b      	ldr	r3, [r5, #0]
    75b4:	685c      	ldr	r4, [r3, #4]
    75b6:	e7d1      	b.n	755c <__swsetup_r+0x40>
    75b8:	f403 7120 	and.w	r1, r3, #640	; 0x280
    75bc:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    75c0:	d0d6      	beq.n	7570 <__swsetup_r+0x54>
    75c2:	4630      	mov	r0, r6
    75c4:	4621      	mov	r1, r4
    75c6:	f001 fcff 	bl	8fc8 <__smakebuf_r>
    75ca:	89a3      	ldrh	r3, [r4, #12]
    75cc:	6922      	ldr	r2, [r4, #16]
    75ce:	e7cf      	b.n	7570 <__swsetup_r+0x54>
    75d0:	682b      	ldr	r3, [r5, #0]
    75d2:	689c      	ldr	r4, [r3, #8]
    75d4:	e7c2      	b.n	755c <__swsetup_r+0x40>
    75d6:	f013 0f10 	tst.w	r3, #16
    75da:	d0df      	beq.n	759c <__swsetup_r+0x80>
    75dc:	f013 0f04 	tst.w	r3, #4
    75e0:	bf08      	it	eq
    75e2:	6922      	ldreq	r2, [r4, #16]
    75e4:	d017      	beq.n	7616 <__swsetup_r+0xfa>
    75e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
    75e8:	b151      	cbz	r1, 7600 <__swsetup_r+0xe4>
    75ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
    75ee:	4299      	cmp	r1, r3
    75f0:	d003      	beq.n	75fa <__swsetup_r+0xde>
    75f2:	4630      	mov	r0, r6
    75f4:	f001 f9e4 	bl	89c0 <_free_r>
    75f8:	89a2      	ldrh	r2, [r4, #12]
    75fa:	b290      	uxth	r0, r2
    75fc:	2300      	movs	r3, #0
    75fe:	6363      	str	r3, [r4, #52]	; 0x34
    7600:	6922      	ldr	r2, [r4, #16]
    7602:	f64f 71db 	movw	r1, #65499	; 0xffdb
    7606:	f2c0 0100 	movt	r1, #0
    760a:	2300      	movs	r3, #0
    760c:	ea00 0101 	and.w	r1, r0, r1
    7610:	6063      	str	r3, [r4, #4]
    7612:	81a1      	strh	r1, [r4, #12]
    7614:	6022      	str	r2, [r4, #0]
    7616:	f041 0308 	orr.w	r3, r1, #8
    761a:	81a3      	strh	r3, [r4, #12]
    761c:	b29b      	uxth	r3, r3
    761e:	e7a6      	b.n	756e <__swsetup_r+0x52>

00007620 <quorem>:
    7620:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7624:	6903      	ldr	r3, [r0, #16]
    7626:	690e      	ldr	r6, [r1, #16]
    7628:	4682      	mov	sl, r0
    762a:	4689      	mov	r9, r1
    762c:	429e      	cmp	r6, r3
    762e:	f300 8083 	bgt.w	7738 <quorem+0x118>
    7632:	1cf2      	adds	r2, r6, #3
    7634:	f101 0514 	add.w	r5, r1, #20
    7638:	f100 0414 	add.w	r4, r0, #20
    763c:	3e01      	subs	r6, #1
    763e:	0092      	lsls	r2, r2, #2
    7640:	188b      	adds	r3, r1, r2
    7642:	1812      	adds	r2, r2, r0
    7644:	f103 0804 	add.w	r8, r3, #4
    7648:	6859      	ldr	r1, [r3, #4]
    764a:	6850      	ldr	r0, [r2, #4]
    764c:	3101      	adds	r1, #1
    764e:	f002 ffcb 	bl	a5e8 <__aeabi_uidiv>
    7652:	4607      	mov	r7, r0
    7654:	2800      	cmp	r0, #0
    7656:	d039      	beq.n	76cc <quorem+0xac>
    7658:	2300      	movs	r3, #0
    765a:	469c      	mov	ip, r3
    765c:	461a      	mov	r2, r3
    765e:	58e9      	ldr	r1, [r5, r3]
    7660:	58e0      	ldr	r0, [r4, r3]
    7662:	fa1f fe81 	uxth.w	lr, r1
    7666:	ea4f 4b11 	mov.w	fp, r1, lsr #16
    766a:	b281      	uxth	r1, r0
    766c:	fb0e ce07 	mla	lr, lr, r7, ip
    7670:	1851      	adds	r1, r2, r1
    7672:	fb0b fc07 	mul.w	ip, fp, r7
    7676:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
    767a:	fa1f fe8e 	uxth.w	lr, lr
    767e:	ebce 0101 	rsb	r1, lr, r1
    7682:	fa1f f28c 	uxth.w	r2, ip
    7686:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    768a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    768e:	fa1f fe81 	uxth.w	lr, r1
    7692:	eb02 4221 	add.w	r2, r2, r1, asr #16
    7696:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
    769a:	50e1      	str	r1, [r4, r3]
    769c:	3304      	adds	r3, #4
    769e:	1412      	asrs	r2, r2, #16
    76a0:	1959      	adds	r1, r3, r5
    76a2:	4588      	cmp	r8, r1
    76a4:	d2db      	bcs.n	765e <quorem+0x3e>
    76a6:	1d32      	adds	r2, r6, #4
    76a8:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    76ac:	6859      	ldr	r1, [r3, #4]
    76ae:	b969      	cbnz	r1, 76cc <quorem+0xac>
    76b0:	429c      	cmp	r4, r3
    76b2:	d209      	bcs.n	76c8 <quorem+0xa8>
    76b4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    76b8:	b112      	cbz	r2, 76c0 <quorem+0xa0>
    76ba:	e005      	b.n	76c8 <quorem+0xa8>
    76bc:	681a      	ldr	r2, [r3, #0]
    76be:	b91a      	cbnz	r2, 76c8 <quorem+0xa8>
    76c0:	3b04      	subs	r3, #4
    76c2:	3e01      	subs	r6, #1
    76c4:	429c      	cmp	r4, r3
    76c6:	d3f9      	bcc.n	76bc <quorem+0x9c>
    76c8:	f8ca 6010 	str.w	r6, [sl, #16]
    76cc:	4649      	mov	r1, r9
    76ce:	4650      	mov	r0, sl
    76d0:	f001 ff02 	bl	94d8 <__mcmp>
    76d4:	2800      	cmp	r0, #0
    76d6:	db2c      	blt.n	7732 <quorem+0x112>
    76d8:	2300      	movs	r3, #0
    76da:	3701      	adds	r7, #1
    76dc:	469c      	mov	ip, r3
    76de:	58ea      	ldr	r2, [r5, r3]
    76e0:	58e0      	ldr	r0, [r4, r3]
    76e2:	b291      	uxth	r1, r2
    76e4:	0c12      	lsrs	r2, r2, #16
    76e6:	fa1f f980 	uxth.w	r9, r0
    76ea:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    76ee:	ebc1 0109 	rsb	r1, r1, r9
    76f2:	4461      	add	r1, ip
    76f4:	eb02 4221 	add.w	r2, r2, r1, asr #16
    76f8:	b289      	uxth	r1, r1
    76fa:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
    76fe:	50e1      	str	r1, [r4, r3]
    7700:	3304      	adds	r3, #4
    7702:	ea4f 4c22 	mov.w	ip, r2, asr #16
    7706:	195a      	adds	r2, r3, r5
    7708:	4590      	cmp	r8, r2
    770a:	d2e8      	bcs.n	76de <quorem+0xbe>
    770c:	1d32      	adds	r2, r6, #4
    770e:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    7712:	6859      	ldr	r1, [r3, #4]
    7714:	b969      	cbnz	r1, 7732 <quorem+0x112>
    7716:	429c      	cmp	r4, r3
    7718:	d209      	bcs.n	772e <quorem+0x10e>
    771a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    771e:	b112      	cbz	r2, 7726 <quorem+0x106>
    7720:	e005      	b.n	772e <quorem+0x10e>
    7722:	681a      	ldr	r2, [r3, #0]
    7724:	b91a      	cbnz	r2, 772e <quorem+0x10e>
    7726:	3b04      	subs	r3, #4
    7728:	3e01      	subs	r6, #1
    772a:	429c      	cmp	r4, r3
    772c:	d3f9      	bcc.n	7722 <quorem+0x102>
    772e:	f8ca 6010 	str.w	r6, [sl, #16]
    7732:	4638      	mov	r0, r7
    7734:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7738:	2000      	movs	r0, #0
    773a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    773e:	bf00      	nop

00007740 <_dtoa_r>:
    7740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7744:	6a46      	ldr	r6, [r0, #36]	; 0x24
    7746:	b0a1      	sub	sp, #132	; 0x84
    7748:	4604      	mov	r4, r0
    774a:	4690      	mov	r8, r2
    774c:	4699      	mov	r9, r3
    774e:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
    7750:	2e00      	cmp	r6, #0
    7752:	f000 8423 	beq.w	7f9c <_dtoa_r+0x85c>
    7756:	6832      	ldr	r2, [r6, #0]
    7758:	b182      	cbz	r2, 777c <_dtoa_r+0x3c>
    775a:	6a61      	ldr	r1, [r4, #36]	; 0x24
    775c:	f04f 0c01 	mov.w	ip, #1
    7760:	6876      	ldr	r6, [r6, #4]
    7762:	4620      	mov	r0, r4
    7764:	680b      	ldr	r3, [r1, #0]
    7766:	6056      	str	r6, [r2, #4]
    7768:	684a      	ldr	r2, [r1, #4]
    776a:	4619      	mov	r1, r3
    776c:	fa0c f202 	lsl.w	r2, ip, r2
    7770:	609a      	str	r2, [r3, #8]
    7772:	f001 ffeb 	bl	974c <_Bfree>
    7776:	6a63      	ldr	r3, [r4, #36]	; 0x24
    7778:	2200      	movs	r2, #0
    777a:	601a      	str	r2, [r3, #0]
    777c:	f1b9 0600 	subs.w	r6, r9, #0
    7780:	db38      	blt.n	77f4 <_dtoa_r+0xb4>
    7782:	2300      	movs	r3, #0
    7784:	602b      	str	r3, [r5, #0]
    7786:	f240 0300 	movw	r3, #0
    778a:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    778e:	461a      	mov	r2, r3
    7790:	ea06 0303 	and.w	r3, r6, r3
    7794:	4293      	cmp	r3, r2
    7796:	d017      	beq.n	77c8 <_dtoa_r+0x88>
    7798:	2200      	movs	r2, #0
    779a:	2300      	movs	r3, #0
    779c:	4640      	mov	r0, r8
    779e:	4649      	mov	r1, r9
    77a0:	e9cd 8906 	strd	r8, r9, [sp, #24]
    77a4:	f7fc fa12 	bl	3bcc <__aeabi_dcmpeq>
    77a8:	2800      	cmp	r0, #0
    77aa:	d029      	beq.n	7800 <_dtoa_r+0xc0>
    77ac:	982c      	ldr	r0, [sp, #176]	; 0xb0
    77ae:	2301      	movs	r3, #1
    77b0:	992e      	ldr	r1, [sp, #184]	; 0xb8
    77b2:	6003      	str	r3, [r0, #0]
    77b4:	2900      	cmp	r1, #0
    77b6:	f000 80d0 	beq.w	795a <_dtoa_r+0x21a>
    77ba:	4b79      	ldr	r3, [pc, #484]	; (79a0 <_dtoa_r+0x260>)
    77bc:	1e58      	subs	r0, r3, #1
    77be:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    77c0:	6013      	str	r3, [r2, #0]
    77c2:	b021      	add	sp, #132	; 0x84
    77c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    77c8:	982c      	ldr	r0, [sp, #176]	; 0xb0
    77ca:	f242 730f 	movw	r3, #9999	; 0x270f
    77ce:	6003      	str	r3, [r0, #0]
    77d0:	f1b8 0f00 	cmp.w	r8, #0
    77d4:	f000 8095 	beq.w	7902 <_dtoa_r+0x1c2>
    77d8:	f24c 70b0 	movw	r0, #51120	; 0xc7b0
    77dc:	f2c0 0000 	movt	r0, #0
    77e0:	992e      	ldr	r1, [sp, #184]	; 0xb8
    77e2:	2900      	cmp	r1, #0
    77e4:	d0ed      	beq.n	77c2 <_dtoa_r+0x82>
    77e6:	78c2      	ldrb	r2, [r0, #3]
    77e8:	1cc3      	adds	r3, r0, #3
    77ea:	2a00      	cmp	r2, #0
    77ec:	d0e7      	beq.n	77be <_dtoa_r+0x7e>
    77ee:	f100 0308 	add.w	r3, r0, #8
    77f2:	e7e4      	b.n	77be <_dtoa_r+0x7e>
    77f4:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
    77f8:	2301      	movs	r3, #1
    77fa:	46b1      	mov	r9, r6
    77fc:	602b      	str	r3, [r5, #0]
    77fe:	e7c2      	b.n	7786 <_dtoa_r+0x46>
    7800:	4620      	mov	r0, r4
    7802:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    7806:	a91e      	add	r1, sp, #120	; 0x78
    7808:	9100      	str	r1, [sp, #0]
    780a:	a91f      	add	r1, sp, #124	; 0x7c
    780c:	9101      	str	r1, [sp, #4]
    780e:	f001 ffef 	bl	97f0 <__d2b>
    7812:	f3c6 550a 	ubfx	r5, r6, #20, #11
    7816:	4683      	mov	fp, r0
    7818:	2d00      	cmp	r5, #0
    781a:	d07e      	beq.n	791a <_dtoa_r+0x1da>
    781c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    7820:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
    7824:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    7826:	3d07      	subs	r5, #7
    7828:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
    782c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    7830:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
    7834:	2300      	movs	r3, #0
    7836:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
    783a:	9319      	str	r3, [sp, #100]	; 0x64
    783c:	f240 0300 	movw	r3, #0
    7840:	2200      	movs	r2, #0
    7842:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
    7846:	f7fb fda5 	bl	3394 <__aeabi_dsub>
    784a:	a34f      	add	r3, pc, #316	; (adr r3, 7988 <_dtoa_r+0x248>)
    784c:	e9d3 2300 	ldrd	r2, r3, [r3]
    7850:	f7fb ff54 	bl	36fc <__aeabi_dmul>
    7854:	a34e      	add	r3, pc, #312	; (adr r3, 7990 <_dtoa_r+0x250>)
    7856:	e9d3 2300 	ldrd	r2, r3, [r3]
    785a:	f7fb fd9d 	bl	3398 <__adddf3>
    785e:	e9cd 0108 	strd	r0, r1, [sp, #32]
    7862:	4628      	mov	r0, r5
    7864:	f7fb fee4 	bl	3630 <__aeabi_i2d>
    7868:	a34b      	add	r3, pc, #300	; (adr r3, 7998 <_dtoa_r+0x258>)
    786a:	e9d3 2300 	ldrd	r2, r3, [r3]
    786e:	f7fb ff45 	bl	36fc <__aeabi_dmul>
    7872:	4602      	mov	r2, r0
    7874:	460b      	mov	r3, r1
    7876:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    787a:	f7fb fd8d 	bl	3398 <__adddf3>
    787e:	e9cd 0108 	strd	r0, r1, [sp, #32]
    7882:	f7fc f9d5 	bl	3c30 <__aeabi_d2iz>
    7886:	2200      	movs	r2, #0
    7888:	2300      	movs	r3, #0
    788a:	4606      	mov	r6, r0
    788c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    7890:	f7fc f9a6 	bl	3be0 <__aeabi_dcmplt>
    7894:	b140      	cbz	r0, 78a8 <_dtoa_r+0x168>
    7896:	4630      	mov	r0, r6
    7898:	f7fb feca 	bl	3630 <__aeabi_i2d>
    789c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    78a0:	f7fc f994 	bl	3bcc <__aeabi_dcmpeq>
    78a4:	b900      	cbnz	r0, 78a8 <_dtoa_r+0x168>
    78a6:	3e01      	subs	r6, #1
    78a8:	2e16      	cmp	r6, #22
    78aa:	d95b      	bls.n	7964 <_dtoa_r+0x224>
    78ac:	2301      	movs	r3, #1
    78ae:	9318      	str	r3, [sp, #96]	; 0x60
    78b0:	3f01      	subs	r7, #1
    78b2:	ebb7 0a05 	subs.w	sl, r7, r5
    78b6:	bf42      	ittt	mi
    78b8:	f1ca 0a00 	rsbmi	sl, sl, #0
    78bc:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
    78c0:	f04f 0a00 	movmi.w	sl, #0
    78c4:	d401      	bmi.n	78ca <_dtoa_r+0x18a>
    78c6:	2200      	movs	r2, #0
    78c8:	920f      	str	r2, [sp, #60]	; 0x3c
    78ca:	2e00      	cmp	r6, #0
    78cc:	f2c0 8371 	blt.w	7fb2 <_dtoa_r+0x872>
    78d0:	44b2      	add	sl, r6
    78d2:	2300      	movs	r3, #0
    78d4:	9617      	str	r6, [sp, #92]	; 0x5c
    78d6:	9315      	str	r3, [sp, #84]	; 0x54
    78d8:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    78da:	2b09      	cmp	r3, #9
    78dc:	d862      	bhi.n	79a4 <_dtoa_r+0x264>
    78de:	2b05      	cmp	r3, #5
    78e0:	f340 8677 	ble.w	85d2 <_dtoa_r+0xe92>
    78e4:	982a      	ldr	r0, [sp, #168]	; 0xa8
    78e6:	2700      	movs	r7, #0
    78e8:	3804      	subs	r0, #4
    78ea:	902a      	str	r0, [sp, #168]	; 0xa8
    78ec:	992a      	ldr	r1, [sp, #168]	; 0xa8
    78ee:	1e8b      	subs	r3, r1, #2
    78f0:	2b03      	cmp	r3, #3
    78f2:	f200 83dd 	bhi.w	80b0 <_dtoa_r+0x970>
    78f6:	e8df f013 	tbh	[pc, r3, lsl #1]
    78fa:	03a5      	.short	0x03a5
    78fc:	03d503d8 	.word	0x03d503d8
    7900:	03c4      	.short	0x03c4
    7902:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
    7906:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
    790a:	2e00      	cmp	r6, #0
    790c:	f47f af64 	bne.w	77d8 <_dtoa_r+0x98>
    7910:	f24c 70a4 	movw	r0, #51108	; 0xc7a4
    7914:	f2c0 0000 	movt	r0, #0
    7918:	e762      	b.n	77e0 <_dtoa_r+0xa0>
    791a:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    791c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    791e:	18fb      	adds	r3, r7, r3
    7920:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    7924:	1c9d      	adds	r5, r3, #2
    7926:	2d20      	cmp	r5, #32
    7928:	bfdc      	itt	le
    792a:	f1c5 0020 	rsble	r0, r5, #32
    792e:	fa08 f000 	lslle.w	r0, r8, r0
    7932:	dd08      	ble.n	7946 <_dtoa_r+0x206>
    7934:	3b1e      	subs	r3, #30
    7936:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
    793a:	fa16 f202 	lsls.w	r2, r6, r2
    793e:	fa28 f303 	lsr.w	r3, r8, r3
    7942:	ea42 0003 	orr.w	r0, r2, r3
    7946:	f7fb fe63 	bl	3610 <__aeabi_ui2d>
    794a:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
    794e:	2201      	movs	r2, #1
    7950:	3d03      	subs	r5, #3
    7952:	9219      	str	r2, [sp, #100]	; 0x64
    7954:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    7958:	e770      	b.n	783c <_dtoa_r+0xfc>
    795a:	f24c 7080 	movw	r0, #51072	; 0xc780
    795e:	f2c0 0000 	movt	r0, #0
    7962:	e72e      	b.n	77c2 <_dtoa_r+0x82>
    7964:	f64c 0358 	movw	r3, #51288	; 0xc858
    7968:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    796c:	f2c0 0300 	movt	r3, #0
    7970:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    7974:	e9d3 2300 	ldrd	r2, r3, [r3]
    7978:	f7fc f932 	bl	3be0 <__aeabi_dcmplt>
    797c:	2800      	cmp	r0, #0
    797e:	f040 8320 	bne.w	7fc2 <_dtoa_r+0x882>
    7982:	9018      	str	r0, [sp, #96]	; 0x60
    7984:	e794      	b.n	78b0 <_dtoa_r+0x170>
    7986:	bf00      	nop
    7988:	636f4361 	.word	0x636f4361
    798c:	3fd287a7 	.word	0x3fd287a7
    7990:	8b60c8b3 	.word	0x8b60c8b3
    7994:	3fc68a28 	.word	0x3fc68a28
    7998:	509f79fb 	.word	0x509f79fb
    799c:	3fd34413 	.word	0x3fd34413
    79a0:	0000c781 	.word	0x0000c781
    79a4:	2300      	movs	r3, #0
    79a6:	f04f 30ff 	mov.w	r0, #4294967295
    79aa:	461f      	mov	r7, r3
    79ac:	2101      	movs	r1, #1
    79ae:	932a      	str	r3, [sp, #168]	; 0xa8
    79b0:	9011      	str	r0, [sp, #68]	; 0x44
    79b2:	9116      	str	r1, [sp, #88]	; 0x58
    79b4:	9008      	str	r0, [sp, #32]
    79b6:	932b      	str	r3, [sp, #172]	; 0xac
    79b8:	6a65      	ldr	r5, [r4, #36]	; 0x24
    79ba:	2300      	movs	r3, #0
    79bc:	606b      	str	r3, [r5, #4]
    79be:	4620      	mov	r0, r4
    79c0:	6869      	ldr	r1, [r5, #4]
    79c2:	f001 fedf 	bl	9784 <_Balloc>
    79c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
    79c8:	6028      	str	r0, [r5, #0]
    79ca:	681b      	ldr	r3, [r3, #0]
    79cc:	9310      	str	r3, [sp, #64]	; 0x40
    79ce:	2f00      	cmp	r7, #0
    79d0:	f000 815b 	beq.w	7c8a <_dtoa_r+0x54a>
    79d4:	2e00      	cmp	r6, #0
    79d6:	f340 842a 	ble.w	822e <_dtoa_r+0xaee>
    79da:	f64c 0358 	movw	r3, #51288	; 0xc858
    79de:	f006 020f 	and.w	r2, r6, #15
    79e2:	f2c0 0300 	movt	r3, #0
    79e6:	1135      	asrs	r5, r6, #4
    79e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    79ec:	f015 0f10 	tst.w	r5, #16
    79f0:	e9d3 0100 	ldrd	r0, r1, [r3]
    79f4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    79f8:	f000 82e7 	beq.w	7fca <_dtoa_r+0x88a>
    79fc:	f64c 1330 	movw	r3, #51504	; 0xc930
    7a00:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    7a04:	f2c0 0300 	movt	r3, #0
    7a08:	f005 050f 	and.w	r5, r5, #15
    7a0c:	f04f 0803 	mov.w	r8, #3
    7a10:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    7a14:	f7fb ff9c 	bl	3950 <__aeabi_ddiv>
    7a18:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    7a1c:	b1bd      	cbz	r5, 7a4e <_dtoa_r+0x30e>
    7a1e:	f64c 1730 	movw	r7, #51504	; 0xc930
    7a22:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    7a26:	f2c0 0700 	movt	r7, #0
    7a2a:	f015 0f01 	tst.w	r5, #1
    7a2e:	4610      	mov	r0, r2
    7a30:	4619      	mov	r1, r3
    7a32:	d007      	beq.n	7a44 <_dtoa_r+0x304>
    7a34:	e9d7 2300 	ldrd	r2, r3, [r7]
    7a38:	f108 0801 	add.w	r8, r8, #1
    7a3c:	f7fb fe5e 	bl	36fc <__aeabi_dmul>
    7a40:	4602      	mov	r2, r0
    7a42:	460b      	mov	r3, r1
    7a44:	3708      	adds	r7, #8
    7a46:	106d      	asrs	r5, r5, #1
    7a48:	d1ef      	bne.n	7a2a <_dtoa_r+0x2ea>
    7a4a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    7a4e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    7a52:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    7a56:	f7fb ff7b 	bl	3950 <__aeabi_ddiv>
    7a5a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    7a5e:	9918      	ldr	r1, [sp, #96]	; 0x60
    7a60:	2900      	cmp	r1, #0
    7a62:	f000 80de 	beq.w	7c22 <_dtoa_r+0x4e2>
    7a66:	f240 0300 	movw	r3, #0
    7a6a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7a6e:	2200      	movs	r2, #0
    7a70:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    7a74:	f04f 0500 	mov.w	r5, #0
    7a78:	f7fc f8b2 	bl	3be0 <__aeabi_dcmplt>
    7a7c:	b108      	cbz	r0, 7a82 <_dtoa_r+0x342>
    7a7e:	f04f 0501 	mov.w	r5, #1
    7a82:	9a08      	ldr	r2, [sp, #32]
    7a84:	2a00      	cmp	r2, #0
    7a86:	bfd4      	ite	le
    7a88:	2500      	movle	r5, #0
    7a8a:	f005 0501 	andgt.w	r5, r5, #1
    7a8e:	2d00      	cmp	r5, #0
    7a90:	f000 80c7 	beq.w	7c22 <_dtoa_r+0x4e2>
    7a94:	9b11      	ldr	r3, [sp, #68]	; 0x44
    7a96:	2b00      	cmp	r3, #0
    7a98:	f340 80f5 	ble.w	7c86 <_dtoa_r+0x546>
    7a9c:	f240 0300 	movw	r3, #0
    7aa0:	2200      	movs	r2, #0
    7aa2:	f2c4 0324 	movt	r3, #16420	; 0x4024
    7aa6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7aaa:	f7fb fe27 	bl	36fc <__aeabi_dmul>
    7aae:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    7ab2:	f108 0001 	add.w	r0, r8, #1
    7ab6:	1e71      	subs	r1, r6, #1
    7ab8:	9112      	str	r1, [sp, #72]	; 0x48
    7aba:	f7fb fdb9 	bl	3630 <__aeabi_i2d>
    7abe:	4602      	mov	r2, r0
    7ac0:	460b      	mov	r3, r1
    7ac2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7ac6:	f7fb fe19 	bl	36fc <__aeabi_dmul>
    7aca:	f240 0300 	movw	r3, #0
    7ace:	2200      	movs	r2, #0
    7ad0:	f2c4 031c 	movt	r3, #16412	; 0x401c
    7ad4:	f7fb fc60 	bl	3398 <__adddf3>
    7ad8:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
    7adc:	4680      	mov	r8, r0
    7ade:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
    7ae2:	9b16      	ldr	r3, [sp, #88]	; 0x58
    7ae4:	2b00      	cmp	r3, #0
    7ae6:	f000 83ad 	beq.w	8244 <_dtoa_r+0xb04>
    7aea:	f64c 0358 	movw	r3, #51288	; 0xc858
    7aee:	f240 0100 	movw	r1, #0
    7af2:	f2c0 0300 	movt	r3, #0
    7af6:	2000      	movs	r0, #0
    7af8:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
    7afc:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    7b00:	f8cd c00c 	str.w	ip, [sp, #12]
    7b04:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    7b08:	f7fb ff22 	bl	3950 <__aeabi_ddiv>
    7b0c:	4642      	mov	r2, r8
    7b0e:	464b      	mov	r3, r9
    7b10:	9d10      	ldr	r5, [sp, #64]	; 0x40
    7b12:	f7fb fc3f 	bl	3394 <__aeabi_dsub>
    7b16:	4680      	mov	r8, r0
    7b18:	4689      	mov	r9, r1
    7b1a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7b1e:	f7fc f887 	bl	3c30 <__aeabi_d2iz>
    7b22:	4607      	mov	r7, r0
    7b24:	f7fb fd84 	bl	3630 <__aeabi_i2d>
    7b28:	4602      	mov	r2, r0
    7b2a:	460b      	mov	r3, r1
    7b2c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7b30:	f7fb fc30 	bl	3394 <__aeabi_dsub>
    7b34:	f107 0330 	add.w	r3, r7, #48	; 0x30
    7b38:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    7b3c:	4640      	mov	r0, r8
    7b3e:	f805 3b01 	strb.w	r3, [r5], #1
    7b42:	4649      	mov	r1, r9
    7b44:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    7b48:	f7fc f868 	bl	3c1c <__aeabi_dcmpgt>
    7b4c:	2800      	cmp	r0, #0
    7b4e:	f040 8213 	bne.w	7f78 <_dtoa_r+0x838>
    7b52:	f240 0100 	movw	r1, #0
    7b56:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    7b5a:	2000      	movs	r0, #0
    7b5c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    7b60:	f7fb fc18 	bl	3394 <__aeabi_dsub>
    7b64:	4602      	mov	r2, r0
    7b66:	460b      	mov	r3, r1
    7b68:	4640      	mov	r0, r8
    7b6a:	4649      	mov	r1, r9
    7b6c:	f7fc f856 	bl	3c1c <__aeabi_dcmpgt>
    7b70:	f8dd c00c 	ldr.w	ip, [sp, #12]
    7b74:	2800      	cmp	r0, #0
    7b76:	f040 83e7 	bne.w	8348 <_dtoa_r+0xc08>
    7b7a:	f1bc 0f01 	cmp.w	ip, #1
    7b7e:	f340 8082 	ble.w	7c86 <_dtoa_r+0x546>
    7b82:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
    7b86:	2701      	movs	r7, #1
    7b88:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
    7b8c:	961d      	str	r6, [sp, #116]	; 0x74
    7b8e:	4666      	mov	r6, ip
    7b90:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
    7b94:	940c      	str	r4, [sp, #48]	; 0x30
    7b96:	e010      	b.n	7bba <_dtoa_r+0x47a>
    7b98:	f240 0100 	movw	r1, #0
    7b9c:	2000      	movs	r0, #0
    7b9e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    7ba2:	f7fb fbf7 	bl	3394 <__aeabi_dsub>
    7ba6:	4642      	mov	r2, r8
    7ba8:	464b      	mov	r3, r9
    7baa:	f7fc f819 	bl	3be0 <__aeabi_dcmplt>
    7bae:	2800      	cmp	r0, #0
    7bb0:	f040 83c7 	bne.w	8342 <_dtoa_r+0xc02>
    7bb4:	42b7      	cmp	r7, r6
    7bb6:	f280 848b 	bge.w	84d0 <_dtoa_r+0xd90>
    7bba:	f240 0300 	movw	r3, #0
    7bbe:	4640      	mov	r0, r8
    7bc0:	4649      	mov	r1, r9
    7bc2:	2200      	movs	r2, #0
    7bc4:	f2c4 0324 	movt	r3, #16420	; 0x4024
    7bc8:	3501      	adds	r5, #1
    7bca:	f7fb fd97 	bl	36fc <__aeabi_dmul>
    7bce:	f240 0300 	movw	r3, #0
    7bd2:	2200      	movs	r2, #0
    7bd4:	f2c4 0324 	movt	r3, #16420	; 0x4024
    7bd8:	4680      	mov	r8, r0
    7bda:	4689      	mov	r9, r1
    7bdc:	4650      	mov	r0, sl
    7bde:	4659      	mov	r1, fp
    7be0:	f7fb fd8c 	bl	36fc <__aeabi_dmul>
    7be4:	468b      	mov	fp, r1
    7be6:	4682      	mov	sl, r0
    7be8:	f7fc f822 	bl	3c30 <__aeabi_d2iz>
    7bec:	4604      	mov	r4, r0
    7bee:	f7fb fd1f 	bl	3630 <__aeabi_i2d>
    7bf2:	3430      	adds	r4, #48	; 0x30
    7bf4:	4602      	mov	r2, r0
    7bf6:	460b      	mov	r3, r1
    7bf8:	4650      	mov	r0, sl
    7bfa:	4659      	mov	r1, fp
    7bfc:	f7fb fbca 	bl	3394 <__aeabi_dsub>
    7c00:	9a10      	ldr	r2, [sp, #64]	; 0x40
    7c02:	464b      	mov	r3, r9
    7c04:	55d4      	strb	r4, [r2, r7]
    7c06:	4642      	mov	r2, r8
    7c08:	3701      	adds	r7, #1
    7c0a:	4682      	mov	sl, r0
    7c0c:	468b      	mov	fp, r1
    7c0e:	f7fb ffe7 	bl	3be0 <__aeabi_dcmplt>
    7c12:	4652      	mov	r2, sl
    7c14:	465b      	mov	r3, fp
    7c16:	2800      	cmp	r0, #0
    7c18:	d0be      	beq.n	7b98 <_dtoa_r+0x458>
    7c1a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    7c1e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    7c20:	e1aa      	b.n	7f78 <_dtoa_r+0x838>
    7c22:	4640      	mov	r0, r8
    7c24:	f7fb fd04 	bl	3630 <__aeabi_i2d>
    7c28:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    7c2c:	f7fb fd66 	bl	36fc <__aeabi_dmul>
    7c30:	f240 0300 	movw	r3, #0
    7c34:	2200      	movs	r2, #0
    7c36:	f2c4 031c 	movt	r3, #16412	; 0x401c
    7c3a:	f7fb fbad 	bl	3398 <__adddf3>
    7c3e:	9a08      	ldr	r2, [sp, #32]
    7c40:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
    7c44:	4680      	mov	r8, r0
    7c46:	46a9      	mov	r9, r5
    7c48:	2a00      	cmp	r2, #0
    7c4a:	f040 82ec 	bne.w	8226 <_dtoa_r+0xae6>
    7c4e:	f240 0300 	movw	r3, #0
    7c52:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7c56:	2200      	movs	r2, #0
    7c58:	f2c4 0314 	movt	r3, #16404	; 0x4014
    7c5c:	f7fb fb9a 	bl	3394 <__aeabi_dsub>
    7c60:	4642      	mov	r2, r8
    7c62:	462b      	mov	r3, r5
    7c64:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    7c68:	f7fb ffd8 	bl	3c1c <__aeabi_dcmpgt>
    7c6c:	2800      	cmp	r0, #0
    7c6e:	f040 824a 	bne.w	8106 <_dtoa_r+0x9c6>
    7c72:	4642      	mov	r2, r8
    7c74:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7c78:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
    7c7c:	f7fb ffb0 	bl	3be0 <__aeabi_dcmplt>
    7c80:	2800      	cmp	r0, #0
    7c82:	f040 81d5 	bne.w	8030 <_dtoa_r+0x8f0>
    7c86:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
    7c8a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    7c8c:	ea6f 0703 	mvn.w	r7, r3
    7c90:	ea4f 77d7 	mov.w	r7, r7, lsr #31
    7c94:	2e0e      	cmp	r6, #14
    7c96:	bfcc      	ite	gt
    7c98:	2700      	movgt	r7, #0
    7c9a:	f007 0701 	andle.w	r7, r7, #1
    7c9e:	2f00      	cmp	r7, #0
    7ca0:	f000 80b7 	beq.w	7e12 <_dtoa_r+0x6d2>
    7ca4:	982b      	ldr	r0, [sp, #172]	; 0xac
    7ca6:	f64c 0358 	movw	r3, #51288	; 0xc858
    7caa:	f2c0 0300 	movt	r3, #0
    7cae:	9908      	ldr	r1, [sp, #32]
    7cb0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    7cb4:	0fc2      	lsrs	r2, r0, #31
    7cb6:	2900      	cmp	r1, #0
    7cb8:	bfcc      	ite	gt
    7cba:	2200      	movgt	r2, #0
    7cbc:	f002 0201 	andle.w	r2, r2, #1
    7cc0:	e9d3 0100 	ldrd	r0, r1, [r3]
    7cc4:	e9cd 0104 	strd	r0, r1, [sp, #16]
    7cc8:	2a00      	cmp	r2, #0
    7cca:	f040 81a0 	bne.w	800e <_dtoa_r+0x8ce>
    7cce:	4602      	mov	r2, r0
    7cd0:	460b      	mov	r3, r1
    7cd2:	4640      	mov	r0, r8
    7cd4:	4649      	mov	r1, r9
    7cd6:	f7fb fe3b 	bl	3950 <__aeabi_ddiv>
    7cda:	9d10      	ldr	r5, [sp, #64]	; 0x40
    7cdc:	f7fb ffa8 	bl	3c30 <__aeabi_d2iz>
    7ce0:	4682      	mov	sl, r0
    7ce2:	f7fb fca5 	bl	3630 <__aeabi_i2d>
    7ce6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    7cea:	f7fb fd07 	bl	36fc <__aeabi_dmul>
    7cee:	4602      	mov	r2, r0
    7cf0:	460b      	mov	r3, r1
    7cf2:	4640      	mov	r0, r8
    7cf4:	4649      	mov	r1, r9
    7cf6:	f7fb fb4d 	bl	3394 <__aeabi_dsub>
    7cfa:	f10a 0330 	add.w	r3, sl, #48	; 0x30
    7cfe:	f805 3b01 	strb.w	r3, [r5], #1
    7d02:	9a08      	ldr	r2, [sp, #32]
    7d04:	2a01      	cmp	r2, #1
    7d06:	4680      	mov	r8, r0
    7d08:	4689      	mov	r9, r1
    7d0a:	d052      	beq.n	7db2 <_dtoa_r+0x672>
    7d0c:	f240 0300 	movw	r3, #0
    7d10:	2200      	movs	r2, #0
    7d12:	f2c4 0324 	movt	r3, #16420	; 0x4024
    7d16:	f7fb fcf1 	bl	36fc <__aeabi_dmul>
    7d1a:	2200      	movs	r2, #0
    7d1c:	2300      	movs	r3, #0
    7d1e:	e9cd 0106 	strd	r0, r1, [sp, #24]
    7d22:	f7fb ff53 	bl	3bcc <__aeabi_dcmpeq>
    7d26:	2800      	cmp	r0, #0
    7d28:	f040 81eb 	bne.w	8102 <_dtoa_r+0x9c2>
    7d2c:	9810      	ldr	r0, [sp, #64]	; 0x40
    7d2e:	f04f 0801 	mov.w	r8, #1
    7d32:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
    7d36:	46a3      	mov	fp, r4
    7d38:	1c87      	adds	r7, r0, #2
    7d3a:	960f      	str	r6, [sp, #60]	; 0x3c
    7d3c:	f8dd 9020 	ldr.w	r9, [sp, #32]
    7d40:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
    7d44:	e00a      	b.n	7d5c <_dtoa_r+0x61c>
    7d46:	f7fb fcd9 	bl	36fc <__aeabi_dmul>
    7d4a:	2200      	movs	r2, #0
    7d4c:	2300      	movs	r3, #0
    7d4e:	4604      	mov	r4, r0
    7d50:	460d      	mov	r5, r1
    7d52:	f7fb ff3b 	bl	3bcc <__aeabi_dcmpeq>
    7d56:	2800      	cmp	r0, #0
    7d58:	f040 81ce 	bne.w	80f8 <_dtoa_r+0x9b8>
    7d5c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    7d60:	4620      	mov	r0, r4
    7d62:	4629      	mov	r1, r5
    7d64:	f108 0801 	add.w	r8, r8, #1
    7d68:	f7fb fdf2 	bl	3950 <__aeabi_ddiv>
    7d6c:	463e      	mov	r6, r7
    7d6e:	f7fb ff5f 	bl	3c30 <__aeabi_d2iz>
    7d72:	4682      	mov	sl, r0
    7d74:	f7fb fc5c 	bl	3630 <__aeabi_i2d>
    7d78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    7d7c:	f7fb fcbe 	bl	36fc <__aeabi_dmul>
    7d80:	4602      	mov	r2, r0
    7d82:	460b      	mov	r3, r1
    7d84:	4620      	mov	r0, r4
    7d86:	4629      	mov	r1, r5
    7d88:	f7fb fb04 	bl	3394 <__aeabi_dsub>
    7d8c:	2200      	movs	r2, #0
    7d8e:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
    7d92:	f807 cc01 	strb.w	ip, [r7, #-1]
    7d96:	3701      	adds	r7, #1
    7d98:	45c1      	cmp	r9, r8
    7d9a:	f240 0300 	movw	r3, #0
    7d9e:	f2c4 0324 	movt	r3, #16420	; 0x4024
    7da2:	d1d0      	bne.n	7d46 <_dtoa_r+0x606>
    7da4:	4635      	mov	r5, r6
    7da6:	465c      	mov	r4, fp
    7da8:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    7daa:	4680      	mov	r8, r0
    7dac:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    7db0:	4689      	mov	r9, r1
    7db2:	4642      	mov	r2, r8
    7db4:	464b      	mov	r3, r9
    7db6:	4640      	mov	r0, r8
    7db8:	4649      	mov	r1, r9
    7dba:	f7fb faed 	bl	3398 <__adddf3>
    7dbe:	4680      	mov	r8, r0
    7dc0:	4689      	mov	r9, r1
    7dc2:	4642      	mov	r2, r8
    7dc4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    7dc8:	464b      	mov	r3, r9
    7dca:	f7fb ff09 	bl	3be0 <__aeabi_dcmplt>
    7dce:	b960      	cbnz	r0, 7dea <_dtoa_r+0x6aa>
    7dd0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    7dd4:	4642      	mov	r2, r8
    7dd6:	464b      	mov	r3, r9
    7dd8:	f7fb fef8 	bl	3bcc <__aeabi_dcmpeq>
    7ddc:	2800      	cmp	r0, #0
    7dde:	f000 8190 	beq.w	8102 <_dtoa_r+0x9c2>
    7de2:	f01a 0f01 	tst.w	sl, #1
    7de6:	f000 818c 	beq.w	8102 <_dtoa_r+0x9c2>
    7dea:	9910      	ldr	r1, [sp, #64]	; 0x40
    7dec:	e000      	b.n	7df0 <_dtoa_r+0x6b0>
    7dee:	461d      	mov	r5, r3
    7df0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    7df4:	1e6b      	subs	r3, r5, #1
    7df6:	2a39      	cmp	r2, #57	; 0x39
    7df8:	f040 8367 	bne.w	84ca <_dtoa_r+0xd8a>
    7dfc:	428b      	cmp	r3, r1
    7dfe:	d1f6      	bne.n	7dee <_dtoa_r+0x6ae>
    7e00:	9910      	ldr	r1, [sp, #64]	; 0x40
    7e02:	2330      	movs	r3, #48	; 0x30
    7e04:	3601      	adds	r6, #1
    7e06:	2231      	movs	r2, #49	; 0x31
    7e08:	700b      	strb	r3, [r1, #0]
    7e0a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    7e0c:	701a      	strb	r2, [r3, #0]
    7e0e:	9612      	str	r6, [sp, #72]	; 0x48
    7e10:	e0b2      	b.n	7f78 <_dtoa_r+0x838>
    7e12:	9a16      	ldr	r2, [sp, #88]	; 0x58
    7e14:	2a00      	cmp	r2, #0
    7e16:	f040 80df 	bne.w	7fd8 <_dtoa_r+0x898>
    7e1a:	9f15      	ldr	r7, [sp, #84]	; 0x54
    7e1c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    7e1e:	920c      	str	r2, [sp, #48]	; 0x30
    7e20:	2d00      	cmp	r5, #0
    7e22:	bfd4      	ite	le
    7e24:	2300      	movle	r3, #0
    7e26:	2301      	movgt	r3, #1
    7e28:	f1ba 0f00 	cmp.w	sl, #0
    7e2c:	bfd4      	ite	le
    7e2e:	2300      	movle	r3, #0
    7e30:	f003 0301 	andgt.w	r3, r3, #1
    7e34:	b14b      	cbz	r3, 7e4a <_dtoa_r+0x70a>
    7e36:	45aa      	cmp	sl, r5
    7e38:	bfb4      	ite	lt
    7e3a:	4653      	movlt	r3, sl
    7e3c:	462b      	movge	r3, r5
    7e3e:	980f      	ldr	r0, [sp, #60]	; 0x3c
    7e40:	ebc3 0a0a 	rsb	sl, r3, sl
    7e44:	1aed      	subs	r5, r5, r3
    7e46:	1ac0      	subs	r0, r0, r3
    7e48:	900f      	str	r0, [sp, #60]	; 0x3c
    7e4a:	9915      	ldr	r1, [sp, #84]	; 0x54
    7e4c:	2900      	cmp	r1, #0
    7e4e:	dd1c      	ble.n	7e8a <_dtoa_r+0x74a>
    7e50:	9a16      	ldr	r2, [sp, #88]	; 0x58
    7e52:	2a00      	cmp	r2, #0
    7e54:	f000 82e9 	beq.w	842a <_dtoa_r+0xcea>
    7e58:	2f00      	cmp	r7, #0
    7e5a:	dd12      	ble.n	7e82 <_dtoa_r+0x742>
    7e5c:	990c      	ldr	r1, [sp, #48]	; 0x30
    7e5e:	463a      	mov	r2, r7
    7e60:	4620      	mov	r0, r4
    7e62:	f001 feef 	bl	9c44 <__pow5mult>
    7e66:	465a      	mov	r2, fp
    7e68:	900c      	str	r0, [sp, #48]	; 0x30
    7e6a:	4620      	mov	r0, r4
    7e6c:	990c      	ldr	r1, [sp, #48]	; 0x30
    7e6e:	f001 fe01 	bl	9a74 <__multiply>
    7e72:	4659      	mov	r1, fp
    7e74:	4603      	mov	r3, r0
    7e76:	4620      	mov	r0, r4
    7e78:	9303      	str	r3, [sp, #12]
    7e7a:	f001 fc67 	bl	974c <_Bfree>
    7e7e:	9b03      	ldr	r3, [sp, #12]
    7e80:	469b      	mov	fp, r3
    7e82:	9b15      	ldr	r3, [sp, #84]	; 0x54
    7e84:	1bda      	subs	r2, r3, r7
    7e86:	f040 8311 	bne.w	84ac <_dtoa_r+0xd6c>
    7e8a:	2101      	movs	r1, #1
    7e8c:	4620      	mov	r0, r4
    7e8e:	f001 fe8b 	bl	9ba8 <__i2b>
    7e92:	9006      	str	r0, [sp, #24]
    7e94:	9817      	ldr	r0, [sp, #92]	; 0x5c
    7e96:	2800      	cmp	r0, #0
    7e98:	dd05      	ble.n	7ea6 <_dtoa_r+0x766>
    7e9a:	9906      	ldr	r1, [sp, #24]
    7e9c:	4620      	mov	r0, r4
    7e9e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    7ea0:	f001 fed0 	bl	9c44 <__pow5mult>
    7ea4:	9006      	str	r0, [sp, #24]
    7ea6:	992a      	ldr	r1, [sp, #168]	; 0xa8
    7ea8:	2901      	cmp	r1, #1
    7eaa:	f340 810a 	ble.w	80c2 <_dtoa_r+0x982>
    7eae:	2700      	movs	r7, #0
    7eb0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    7eb2:	2b00      	cmp	r3, #0
    7eb4:	f040 8261 	bne.w	837a <_dtoa_r+0xc3a>
    7eb8:	2301      	movs	r3, #1
    7eba:	4453      	add	r3, sl
    7ebc:	f013 031f 	ands.w	r3, r3, #31
    7ec0:	f040 812a 	bne.w	8118 <_dtoa_r+0x9d8>
    7ec4:	231c      	movs	r3, #28
    7ec6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    7ec8:	449a      	add	sl, r3
    7eca:	18ed      	adds	r5, r5, r3
    7ecc:	18d2      	adds	r2, r2, r3
    7ece:	920f      	str	r2, [sp, #60]	; 0x3c
    7ed0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    7ed2:	2b00      	cmp	r3, #0
    7ed4:	dd05      	ble.n	7ee2 <_dtoa_r+0x7a2>
    7ed6:	4659      	mov	r1, fp
    7ed8:	461a      	mov	r2, r3
    7eda:	4620      	mov	r0, r4
    7edc:	f001 fd6c 	bl	99b8 <__lshift>
    7ee0:	4683      	mov	fp, r0
    7ee2:	f1ba 0f00 	cmp.w	sl, #0
    7ee6:	dd05      	ble.n	7ef4 <_dtoa_r+0x7b4>
    7ee8:	9906      	ldr	r1, [sp, #24]
    7eea:	4652      	mov	r2, sl
    7eec:	4620      	mov	r0, r4
    7eee:	f001 fd63 	bl	99b8 <__lshift>
    7ef2:	9006      	str	r0, [sp, #24]
    7ef4:	9818      	ldr	r0, [sp, #96]	; 0x60
    7ef6:	2800      	cmp	r0, #0
    7ef8:	f040 8229 	bne.w	834e <_dtoa_r+0xc0e>
    7efc:	982a      	ldr	r0, [sp, #168]	; 0xa8
    7efe:	9908      	ldr	r1, [sp, #32]
    7f00:	2802      	cmp	r0, #2
    7f02:	bfd4      	ite	le
    7f04:	2300      	movle	r3, #0
    7f06:	2301      	movgt	r3, #1
    7f08:	2900      	cmp	r1, #0
    7f0a:	bfcc      	ite	gt
    7f0c:	2300      	movgt	r3, #0
    7f0e:	f003 0301 	andle.w	r3, r3, #1
    7f12:	2b00      	cmp	r3, #0
    7f14:	f000 810c 	beq.w	8130 <_dtoa_r+0x9f0>
    7f18:	2900      	cmp	r1, #0
    7f1a:	f040 808c 	bne.w	8036 <_dtoa_r+0x8f6>
    7f1e:	2205      	movs	r2, #5
    7f20:	9906      	ldr	r1, [sp, #24]
    7f22:	9b08      	ldr	r3, [sp, #32]
    7f24:	4620      	mov	r0, r4
    7f26:	f001 fe49 	bl	9bbc <__multadd>
    7f2a:	9006      	str	r0, [sp, #24]
    7f2c:	4658      	mov	r0, fp
    7f2e:	9906      	ldr	r1, [sp, #24]
    7f30:	f001 fad2 	bl	94d8 <__mcmp>
    7f34:	2800      	cmp	r0, #0
    7f36:	dd7e      	ble.n	8036 <_dtoa_r+0x8f6>
    7f38:	9d10      	ldr	r5, [sp, #64]	; 0x40
    7f3a:	3601      	adds	r6, #1
    7f3c:	2700      	movs	r7, #0
    7f3e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    7f42:	2331      	movs	r3, #49	; 0x31
    7f44:	f805 3b01 	strb.w	r3, [r5], #1
    7f48:	9906      	ldr	r1, [sp, #24]
    7f4a:	4620      	mov	r0, r4
    7f4c:	f001 fbfe 	bl	974c <_Bfree>
    7f50:	f1ba 0f00 	cmp.w	sl, #0
    7f54:	f000 80d5 	beq.w	8102 <_dtoa_r+0x9c2>
    7f58:	1e3b      	subs	r3, r7, #0
    7f5a:	bf18      	it	ne
    7f5c:	2301      	movne	r3, #1
    7f5e:	4557      	cmp	r7, sl
    7f60:	bf0c      	ite	eq
    7f62:	2300      	moveq	r3, #0
    7f64:	f003 0301 	andne.w	r3, r3, #1
    7f68:	2b00      	cmp	r3, #0
    7f6a:	f040 80d0 	bne.w	810e <_dtoa_r+0x9ce>
    7f6e:	4651      	mov	r1, sl
    7f70:	4620      	mov	r0, r4
    7f72:	f001 fbeb 	bl	974c <_Bfree>
    7f76:	9612      	str	r6, [sp, #72]	; 0x48
    7f78:	4620      	mov	r0, r4
    7f7a:	4659      	mov	r1, fp
    7f7c:	f001 fbe6 	bl	974c <_Bfree>
    7f80:	9a12      	ldr	r2, [sp, #72]	; 0x48
    7f82:	1c53      	adds	r3, r2, #1
    7f84:	2200      	movs	r2, #0
    7f86:	702a      	strb	r2, [r5, #0]
    7f88:	982c      	ldr	r0, [sp, #176]	; 0xb0
    7f8a:	992e      	ldr	r1, [sp, #184]	; 0xb8
    7f8c:	6003      	str	r3, [r0, #0]
    7f8e:	2900      	cmp	r1, #0
    7f90:	f000 81d4 	beq.w	833c <_dtoa_r+0xbfc>
    7f94:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    7f96:	9810      	ldr	r0, [sp, #64]	; 0x40
    7f98:	6015      	str	r5, [r2, #0]
    7f9a:	e412      	b.n	77c2 <_dtoa_r+0x82>
    7f9c:	2010      	movs	r0, #16
    7f9e:	f7fb febf 	bl	3d20 <malloc>
    7fa2:	60c6      	str	r6, [r0, #12]
    7fa4:	6046      	str	r6, [r0, #4]
    7fa6:	6086      	str	r6, [r0, #8]
    7fa8:	6006      	str	r6, [r0, #0]
    7faa:	4606      	mov	r6, r0
    7fac:	6260      	str	r0, [r4, #36]	; 0x24
    7fae:	f7ff bbd2 	b.w	7756 <_dtoa_r+0x16>
    7fb2:	980f      	ldr	r0, [sp, #60]	; 0x3c
    7fb4:	4271      	negs	r1, r6
    7fb6:	2200      	movs	r2, #0
    7fb8:	9115      	str	r1, [sp, #84]	; 0x54
    7fba:	1b80      	subs	r0, r0, r6
    7fbc:	9217      	str	r2, [sp, #92]	; 0x5c
    7fbe:	900f      	str	r0, [sp, #60]	; 0x3c
    7fc0:	e48a      	b.n	78d8 <_dtoa_r+0x198>
    7fc2:	2100      	movs	r1, #0
    7fc4:	3e01      	subs	r6, #1
    7fc6:	9118      	str	r1, [sp, #96]	; 0x60
    7fc8:	e472      	b.n	78b0 <_dtoa_r+0x170>
    7fca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    7fce:	f04f 0802 	mov.w	r8, #2
    7fd2:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    7fd6:	e521      	b.n	7a1c <_dtoa_r+0x2dc>
    7fd8:	982a      	ldr	r0, [sp, #168]	; 0xa8
    7fda:	2801      	cmp	r0, #1
    7fdc:	f340 826c 	ble.w	84b8 <_dtoa_r+0xd78>
    7fe0:	9a08      	ldr	r2, [sp, #32]
    7fe2:	9815      	ldr	r0, [sp, #84]	; 0x54
    7fe4:	1e53      	subs	r3, r2, #1
    7fe6:	4298      	cmp	r0, r3
    7fe8:	f2c0 8258 	blt.w	849c <_dtoa_r+0xd5c>
    7fec:	1ac7      	subs	r7, r0, r3
    7fee:	9b08      	ldr	r3, [sp, #32]
    7ff0:	2b00      	cmp	r3, #0
    7ff2:	bfa8      	it	ge
    7ff4:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
    7ff6:	f2c0 8273 	blt.w	84e0 <_dtoa_r+0xda0>
    7ffa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    7ffc:	4620      	mov	r0, r4
    7ffe:	2101      	movs	r1, #1
    8000:	449a      	add	sl, r3
    8002:	18d2      	adds	r2, r2, r3
    8004:	920f      	str	r2, [sp, #60]	; 0x3c
    8006:	f001 fdcf 	bl	9ba8 <__i2b>
    800a:	900c      	str	r0, [sp, #48]	; 0x30
    800c:	e708      	b.n	7e20 <_dtoa_r+0x6e0>
    800e:	9b08      	ldr	r3, [sp, #32]
    8010:	b973      	cbnz	r3, 8030 <_dtoa_r+0x8f0>
    8012:	f240 0300 	movw	r3, #0
    8016:	2200      	movs	r2, #0
    8018:	f2c4 0314 	movt	r3, #16404	; 0x4014
    801c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    8020:	f7fb fb6c 	bl	36fc <__aeabi_dmul>
    8024:	4642      	mov	r2, r8
    8026:	464b      	mov	r3, r9
    8028:	f7fb fdee 	bl	3c08 <__aeabi_dcmpge>
    802c:	2800      	cmp	r0, #0
    802e:	d06a      	beq.n	8106 <_dtoa_r+0x9c6>
    8030:	2200      	movs	r2, #0
    8032:	9206      	str	r2, [sp, #24]
    8034:	920c      	str	r2, [sp, #48]	; 0x30
    8036:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    8038:	2700      	movs	r7, #0
    803a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    803e:	43de      	mvns	r6, r3
    8040:	9d10      	ldr	r5, [sp, #64]	; 0x40
    8042:	e781      	b.n	7f48 <_dtoa_r+0x808>
    8044:	2100      	movs	r1, #0
    8046:	9116      	str	r1, [sp, #88]	; 0x58
    8048:	982b      	ldr	r0, [sp, #172]	; 0xac
    804a:	2800      	cmp	r0, #0
    804c:	f340 819f 	ble.w	838e <_dtoa_r+0xc4e>
    8050:	982b      	ldr	r0, [sp, #172]	; 0xac
    8052:	4601      	mov	r1, r0
    8054:	9011      	str	r0, [sp, #68]	; 0x44
    8056:	9008      	str	r0, [sp, #32]
    8058:	6a65      	ldr	r5, [r4, #36]	; 0x24
    805a:	2200      	movs	r2, #0
    805c:	2917      	cmp	r1, #23
    805e:	606a      	str	r2, [r5, #4]
    8060:	f240 82ab 	bls.w	85ba <_dtoa_r+0xe7a>
    8064:	2304      	movs	r3, #4
    8066:	005b      	lsls	r3, r3, #1
    8068:	3201      	adds	r2, #1
    806a:	f103 0014 	add.w	r0, r3, #20
    806e:	4288      	cmp	r0, r1
    8070:	d9f9      	bls.n	8066 <_dtoa_r+0x926>
    8072:	9b08      	ldr	r3, [sp, #32]
    8074:	606a      	str	r2, [r5, #4]
    8076:	2b0e      	cmp	r3, #14
    8078:	bf8c      	ite	hi
    807a:	2700      	movhi	r7, #0
    807c:	f007 0701 	andls.w	r7, r7, #1
    8080:	e49d      	b.n	79be <_dtoa_r+0x27e>
    8082:	2201      	movs	r2, #1
    8084:	9216      	str	r2, [sp, #88]	; 0x58
    8086:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    8088:	18f3      	adds	r3, r6, r3
    808a:	9311      	str	r3, [sp, #68]	; 0x44
    808c:	1c59      	adds	r1, r3, #1
    808e:	2900      	cmp	r1, #0
    8090:	bfc8      	it	gt
    8092:	9108      	strgt	r1, [sp, #32]
    8094:	dce0      	bgt.n	8058 <_dtoa_r+0x918>
    8096:	290e      	cmp	r1, #14
    8098:	bf8c      	ite	hi
    809a:	2700      	movhi	r7, #0
    809c:	f007 0701 	andls.w	r7, r7, #1
    80a0:	9108      	str	r1, [sp, #32]
    80a2:	e489      	b.n	79b8 <_dtoa_r+0x278>
    80a4:	2301      	movs	r3, #1
    80a6:	9316      	str	r3, [sp, #88]	; 0x58
    80a8:	e7ce      	b.n	8048 <_dtoa_r+0x908>
    80aa:	2200      	movs	r2, #0
    80ac:	9216      	str	r2, [sp, #88]	; 0x58
    80ae:	e7ea      	b.n	8086 <_dtoa_r+0x946>
    80b0:	f04f 33ff 	mov.w	r3, #4294967295
    80b4:	2700      	movs	r7, #0
    80b6:	2001      	movs	r0, #1
    80b8:	9311      	str	r3, [sp, #68]	; 0x44
    80ba:	9016      	str	r0, [sp, #88]	; 0x58
    80bc:	9308      	str	r3, [sp, #32]
    80be:	972b      	str	r7, [sp, #172]	; 0xac
    80c0:	e47a      	b.n	79b8 <_dtoa_r+0x278>
    80c2:	f1b8 0f00 	cmp.w	r8, #0
    80c6:	f47f aef2 	bne.w	7eae <_dtoa_r+0x76e>
    80ca:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
    80ce:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    80d2:	2b00      	cmp	r3, #0
    80d4:	f47f aeeb 	bne.w	7eae <_dtoa_r+0x76e>
    80d8:	f240 0300 	movw	r3, #0
    80dc:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    80e0:	ea09 0303 	and.w	r3, r9, r3
    80e4:	2b00      	cmp	r3, #0
    80e6:	f43f aee2 	beq.w	7eae <_dtoa_r+0x76e>
    80ea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    80ec:	f10a 0a01 	add.w	sl, sl, #1
    80f0:	2701      	movs	r7, #1
    80f2:	3201      	adds	r2, #1
    80f4:	920f      	str	r2, [sp, #60]	; 0x3c
    80f6:	e6db      	b.n	7eb0 <_dtoa_r+0x770>
    80f8:	4635      	mov	r5, r6
    80fa:	465c      	mov	r4, fp
    80fc:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    80fe:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    8102:	9612      	str	r6, [sp, #72]	; 0x48
    8104:	e738      	b.n	7f78 <_dtoa_r+0x838>
    8106:	2000      	movs	r0, #0
    8108:	9006      	str	r0, [sp, #24]
    810a:	900c      	str	r0, [sp, #48]	; 0x30
    810c:	e714      	b.n	7f38 <_dtoa_r+0x7f8>
    810e:	4639      	mov	r1, r7
    8110:	4620      	mov	r0, r4
    8112:	f001 fb1b 	bl	974c <_Bfree>
    8116:	e72a      	b.n	7f6e <_dtoa_r+0x82e>
    8118:	f1c3 0320 	rsb	r3, r3, #32
    811c:	2b04      	cmp	r3, #4
    811e:	f340 8254 	ble.w	85ca <_dtoa_r+0xe8a>
    8122:	990f      	ldr	r1, [sp, #60]	; 0x3c
    8124:	3b04      	subs	r3, #4
    8126:	449a      	add	sl, r3
    8128:	18ed      	adds	r5, r5, r3
    812a:	18c9      	adds	r1, r1, r3
    812c:	910f      	str	r1, [sp, #60]	; 0x3c
    812e:	e6cf      	b.n	7ed0 <_dtoa_r+0x790>
    8130:	9916      	ldr	r1, [sp, #88]	; 0x58
    8132:	2900      	cmp	r1, #0
    8134:	f000 8131 	beq.w	839a <_dtoa_r+0xc5a>
    8138:	2d00      	cmp	r5, #0
    813a:	dd05      	ble.n	8148 <_dtoa_r+0xa08>
    813c:	990c      	ldr	r1, [sp, #48]	; 0x30
    813e:	462a      	mov	r2, r5
    8140:	4620      	mov	r0, r4
    8142:	f001 fc39 	bl	99b8 <__lshift>
    8146:	900c      	str	r0, [sp, #48]	; 0x30
    8148:	2f00      	cmp	r7, #0
    814a:	f040 81ea 	bne.w	8522 <_dtoa_r+0xde2>
    814e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    8152:	9d10      	ldr	r5, [sp, #64]	; 0x40
    8154:	2301      	movs	r3, #1
    8156:	f008 0001 	and.w	r0, r8, #1
    815a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    815c:	9011      	str	r0, [sp, #68]	; 0x44
    815e:	950f      	str	r5, [sp, #60]	; 0x3c
    8160:	461d      	mov	r5, r3
    8162:	960c      	str	r6, [sp, #48]	; 0x30
    8164:	9906      	ldr	r1, [sp, #24]
    8166:	4658      	mov	r0, fp
    8168:	f7ff fa5a 	bl	7620 <quorem>
    816c:	4639      	mov	r1, r7
    816e:	3030      	adds	r0, #48	; 0x30
    8170:	900b      	str	r0, [sp, #44]	; 0x2c
    8172:	4658      	mov	r0, fp
    8174:	f001 f9b0 	bl	94d8 <__mcmp>
    8178:	9906      	ldr	r1, [sp, #24]
    817a:	4652      	mov	r2, sl
    817c:	4606      	mov	r6, r0
    817e:	4620      	mov	r0, r4
    8180:	f001 fb9e 	bl	98c0 <__mdiff>
    8184:	68c3      	ldr	r3, [r0, #12]
    8186:	4680      	mov	r8, r0
    8188:	2b00      	cmp	r3, #0
    818a:	d03d      	beq.n	8208 <_dtoa_r+0xac8>
    818c:	f04f 0901 	mov.w	r9, #1
    8190:	4641      	mov	r1, r8
    8192:	4620      	mov	r0, r4
    8194:	f001 fada 	bl	974c <_Bfree>
    8198:	992a      	ldr	r1, [sp, #168]	; 0xa8
    819a:	ea59 0101 	orrs.w	r1, r9, r1
    819e:	d103      	bne.n	81a8 <_dtoa_r+0xa68>
    81a0:	9a11      	ldr	r2, [sp, #68]	; 0x44
    81a2:	2a00      	cmp	r2, #0
    81a4:	f000 81eb 	beq.w	857e <_dtoa_r+0xe3e>
    81a8:	2e00      	cmp	r6, #0
    81aa:	f2c0 819e 	blt.w	84ea <_dtoa_r+0xdaa>
    81ae:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
    81b0:	4332      	orrs	r2, r6
    81b2:	d103      	bne.n	81bc <_dtoa_r+0xa7c>
    81b4:	9b11      	ldr	r3, [sp, #68]	; 0x44
    81b6:	2b00      	cmp	r3, #0
    81b8:	f000 8197 	beq.w	84ea <_dtoa_r+0xdaa>
    81bc:	f1b9 0f00 	cmp.w	r9, #0
    81c0:	f300 81ce 	bgt.w	8560 <_dtoa_r+0xe20>
    81c4:	990f      	ldr	r1, [sp, #60]	; 0x3c
    81c6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    81c8:	f801 2b01 	strb.w	r2, [r1], #1
    81cc:	9b08      	ldr	r3, [sp, #32]
    81ce:	910f      	str	r1, [sp, #60]	; 0x3c
    81d0:	429d      	cmp	r5, r3
    81d2:	f000 81c2 	beq.w	855a <_dtoa_r+0xe1a>
    81d6:	4659      	mov	r1, fp
    81d8:	220a      	movs	r2, #10
    81da:	2300      	movs	r3, #0
    81dc:	4620      	mov	r0, r4
    81de:	f001 fced 	bl	9bbc <__multadd>
    81e2:	4557      	cmp	r7, sl
    81e4:	4639      	mov	r1, r7
    81e6:	4683      	mov	fp, r0
    81e8:	d014      	beq.n	8214 <_dtoa_r+0xad4>
    81ea:	220a      	movs	r2, #10
    81ec:	2300      	movs	r3, #0
    81ee:	4620      	mov	r0, r4
    81f0:	3501      	adds	r5, #1
    81f2:	f001 fce3 	bl	9bbc <__multadd>
    81f6:	4651      	mov	r1, sl
    81f8:	220a      	movs	r2, #10
    81fa:	2300      	movs	r3, #0
    81fc:	4607      	mov	r7, r0
    81fe:	4620      	mov	r0, r4
    8200:	f001 fcdc 	bl	9bbc <__multadd>
    8204:	4682      	mov	sl, r0
    8206:	e7ad      	b.n	8164 <_dtoa_r+0xa24>
    8208:	4658      	mov	r0, fp
    820a:	4641      	mov	r1, r8
    820c:	f001 f964 	bl	94d8 <__mcmp>
    8210:	4681      	mov	r9, r0
    8212:	e7bd      	b.n	8190 <_dtoa_r+0xa50>
    8214:	4620      	mov	r0, r4
    8216:	220a      	movs	r2, #10
    8218:	2300      	movs	r3, #0
    821a:	3501      	adds	r5, #1
    821c:	f001 fcce 	bl	9bbc <__multadd>
    8220:	4607      	mov	r7, r0
    8222:	4682      	mov	sl, r0
    8224:	e79e      	b.n	8164 <_dtoa_r+0xa24>
    8226:	9612      	str	r6, [sp, #72]	; 0x48
    8228:	f8dd c020 	ldr.w	ip, [sp, #32]
    822c:	e459      	b.n	7ae2 <_dtoa_r+0x3a2>
    822e:	4275      	negs	r5, r6
    8230:	2d00      	cmp	r5, #0
    8232:	f040 8101 	bne.w	8438 <_dtoa_r+0xcf8>
    8236:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    823a:	f04f 0802 	mov.w	r8, #2
    823e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    8242:	e40c      	b.n	7a5e <_dtoa_r+0x31e>
    8244:	f64c 0158 	movw	r1, #51288	; 0xc858
    8248:	4642      	mov	r2, r8
    824a:	f2c0 0100 	movt	r1, #0
    824e:	464b      	mov	r3, r9
    8250:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
    8254:	f8cd c00c 	str.w	ip, [sp, #12]
    8258:	9d10      	ldr	r5, [sp, #64]	; 0x40
    825a:	e951 0102 	ldrd	r0, r1, [r1, #-8]
    825e:	f7fb fa4d 	bl	36fc <__aeabi_dmul>
    8262:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    8266:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    826a:	f7fb fce1 	bl	3c30 <__aeabi_d2iz>
    826e:	4607      	mov	r7, r0
    8270:	f7fb f9de 	bl	3630 <__aeabi_i2d>
    8274:	460b      	mov	r3, r1
    8276:	4602      	mov	r2, r0
    8278:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    827c:	f7fb f88a 	bl	3394 <__aeabi_dsub>
    8280:	f107 0330 	add.w	r3, r7, #48	; 0x30
    8284:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    8288:	f805 3b01 	strb.w	r3, [r5], #1
    828c:	f8dd c00c 	ldr.w	ip, [sp, #12]
    8290:	f1bc 0f01 	cmp.w	ip, #1
    8294:	d029      	beq.n	82ea <_dtoa_r+0xbaa>
    8296:	46d1      	mov	r9, sl
    8298:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    829c:	46b2      	mov	sl, r6
    829e:	9e10      	ldr	r6, [sp, #64]	; 0x40
    82a0:	951c      	str	r5, [sp, #112]	; 0x70
    82a2:	2701      	movs	r7, #1
    82a4:	4665      	mov	r5, ip
    82a6:	46a0      	mov	r8, r4
    82a8:	f240 0300 	movw	r3, #0
    82ac:	2200      	movs	r2, #0
    82ae:	f2c4 0324 	movt	r3, #16420	; 0x4024
    82b2:	f7fb fa23 	bl	36fc <__aeabi_dmul>
    82b6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    82ba:	f7fb fcb9 	bl	3c30 <__aeabi_d2iz>
    82be:	4604      	mov	r4, r0
    82c0:	f7fb f9b6 	bl	3630 <__aeabi_i2d>
    82c4:	3430      	adds	r4, #48	; 0x30
    82c6:	4602      	mov	r2, r0
    82c8:	460b      	mov	r3, r1
    82ca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    82ce:	f7fb f861 	bl	3394 <__aeabi_dsub>
    82d2:	55f4      	strb	r4, [r6, r7]
    82d4:	3701      	adds	r7, #1
    82d6:	42af      	cmp	r7, r5
    82d8:	d1e6      	bne.n	82a8 <_dtoa_r+0xb68>
    82da:	9d1c      	ldr	r5, [sp, #112]	; 0x70
    82dc:	3f01      	subs	r7, #1
    82de:	4656      	mov	r6, sl
    82e0:	4644      	mov	r4, r8
    82e2:	46ca      	mov	sl, r9
    82e4:	19ed      	adds	r5, r5, r7
    82e6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    82ea:	f240 0300 	movw	r3, #0
    82ee:	2200      	movs	r2, #0
    82f0:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    82f4:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
    82f8:	f7fb f84e 	bl	3398 <__adddf3>
    82fc:	4602      	mov	r2, r0
    82fe:	460b      	mov	r3, r1
    8300:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8304:	f7fb fc8a 	bl	3c1c <__aeabi_dcmpgt>
    8308:	b9f0      	cbnz	r0, 8348 <_dtoa_r+0xc08>
    830a:	f240 0100 	movw	r1, #0
    830e:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    8312:	2000      	movs	r0, #0
    8314:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    8318:	f7fb f83c 	bl	3394 <__aeabi_dsub>
    831c:	4602      	mov	r2, r0
    831e:	460b      	mov	r3, r1
    8320:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8324:	f7fb fc5c 	bl	3be0 <__aeabi_dcmplt>
    8328:	2800      	cmp	r0, #0
    832a:	f43f acac 	beq.w	7c86 <_dtoa_r+0x546>
    832e:	462b      	mov	r3, r5
    8330:	461d      	mov	r5, r3
    8332:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    8336:	2a30      	cmp	r2, #48	; 0x30
    8338:	d0fa      	beq.n	8330 <_dtoa_r+0xbf0>
    833a:	e61d      	b.n	7f78 <_dtoa_r+0x838>
    833c:	9810      	ldr	r0, [sp, #64]	; 0x40
    833e:	f7ff ba40 	b.w	77c2 <_dtoa_r+0x82>
    8342:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    8346:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    8348:	9e12      	ldr	r6, [sp, #72]	; 0x48
    834a:	9910      	ldr	r1, [sp, #64]	; 0x40
    834c:	e550      	b.n	7df0 <_dtoa_r+0x6b0>
    834e:	4658      	mov	r0, fp
    8350:	9906      	ldr	r1, [sp, #24]
    8352:	f001 f8c1 	bl	94d8 <__mcmp>
    8356:	2800      	cmp	r0, #0
    8358:	f6bf add0 	bge.w	7efc <_dtoa_r+0x7bc>
    835c:	4659      	mov	r1, fp
    835e:	4620      	mov	r0, r4
    8360:	220a      	movs	r2, #10
    8362:	2300      	movs	r3, #0
    8364:	f001 fc2a 	bl	9bbc <__multadd>
    8368:	9916      	ldr	r1, [sp, #88]	; 0x58
    836a:	3e01      	subs	r6, #1
    836c:	4683      	mov	fp, r0
    836e:	2900      	cmp	r1, #0
    8370:	f040 8119 	bne.w	85a6 <_dtoa_r+0xe66>
    8374:	9a11      	ldr	r2, [sp, #68]	; 0x44
    8376:	9208      	str	r2, [sp, #32]
    8378:	e5c0      	b.n	7efc <_dtoa_r+0x7bc>
    837a:	9806      	ldr	r0, [sp, #24]
    837c:	6903      	ldr	r3, [r0, #16]
    837e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    8382:	6918      	ldr	r0, [r3, #16]
    8384:	f001 f856 	bl	9434 <__hi0bits>
    8388:	f1c0 0320 	rsb	r3, r0, #32
    838c:	e595      	b.n	7eba <_dtoa_r+0x77a>
    838e:	2101      	movs	r1, #1
    8390:	9111      	str	r1, [sp, #68]	; 0x44
    8392:	9108      	str	r1, [sp, #32]
    8394:	912b      	str	r1, [sp, #172]	; 0xac
    8396:	f7ff bb0f 	b.w	79b8 <_dtoa_r+0x278>
    839a:	9d10      	ldr	r5, [sp, #64]	; 0x40
    839c:	46b1      	mov	r9, r6
    839e:	9f16      	ldr	r7, [sp, #88]	; 0x58
    83a0:	46aa      	mov	sl, r5
    83a2:	f8dd 8018 	ldr.w	r8, [sp, #24]
    83a6:	9e08      	ldr	r6, [sp, #32]
    83a8:	e002      	b.n	83b0 <_dtoa_r+0xc70>
    83aa:	f001 fc07 	bl	9bbc <__multadd>
    83ae:	4683      	mov	fp, r0
    83b0:	4641      	mov	r1, r8
    83b2:	4658      	mov	r0, fp
    83b4:	f7ff f934 	bl	7620 <quorem>
    83b8:	3501      	adds	r5, #1
    83ba:	220a      	movs	r2, #10
    83bc:	2300      	movs	r3, #0
    83be:	4659      	mov	r1, fp
    83c0:	f100 0c30 	add.w	ip, r0, #48	; 0x30
    83c4:	f80a c007 	strb.w	ip, [sl, r7]
    83c8:	3701      	adds	r7, #1
    83ca:	4620      	mov	r0, r4
    83cc:	42be      	cmp	r6, r7
    83ce:	dcec      	bgt.n	83aa <_dtoa_r+0xc6a>
    83d0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    83d4:	464e      	mov	r6, r9
    83d6:	2700      	movs	r7, #0
    83d8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    83dc:	4659      	mov	r1, fp
    83de:	2201      	movs	r2, #1
    83e0:	4620      	mov	r0, r4
    83e2:	f001 fae9 	bl	99b8 <__lshift>
    83e6:	9906      	ldr	r1, [sp, #24]
    83e8:	4683      	mov	fp, r0
    83ea:	f001 f875 	bl	94d8 <__mcmp>
    83ee:	2800      	cmp	r0, #0
    83f0:	dd0f      	ble.n	8412 <_dtoa_r+0xcd2>
    83f2:	9910      	ldr	r1, [sp, #64]	; 0x40
    83f4:	e000      	b.n	83f8 <_dtoa_r+0xcb8>
    83f6:	461d      	mov	r5, r3
    83f8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    83fc:	1e6b      	subs	r3, r5, #1
    83fe:	2a39      	cmp	r2, #57	; 0x39
    8400:	f040 808c 	bne.w	851c <_dtoa_r+0xddc>
    8404:	428b      	cmp	r3, r1
    8406:	d1f6      	bne.n	83f6 <_dtoa_r+0xcb6>
    8408:	9910      	ldr	r1, [sp, #64]	; 0x40
    840a:	2331      	movs	r3, #49	; 0x31
    840c:	3601      	adds	r6, #1
    840e:	700b      	strb	r3, [r1, #0]
    8410:	e59a      	b.n	7f48 <_dtoa_r+0x808>
    8412:	d103      	bne.n	841c <_dtoa_r+0xcdc>
    8414:	980b      	ldr	r0, [sp, #44]	; 0x2c
    8416:	f010 0f01 	tst.w	r0, #1
    841a:	d1ea      	bne.n	83f2 <_dtoa_r+0xcb2>
    841c:	462b      	mov	r3, r5
    841e:	461d      	mov	r5, r3
    8420:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    8424:	2a30      	cmp	r2, #48	; 0x30
    8426:	d0fa      	beq.n	841e <_dtoa_r+0xcde>
    8428:	e58e      	b.n	7f48 <_dtoa_r+0x808>
    842a:	4659      	mov	r1, fp
    842c:	9a15      	ldr	r2, [sp, #84]	; 0x54
    842e:	4620      	mov	r0, r4
    8430:	f001 fc08 	bl	9c44 <__pow5mult>
    8434:	4683      	mov	fp, r0
    8436:	e528      	b.n	7e8a <_dtoa_r+0x74a>
    8438:	f005 030f 	and.w	r3, r5, #15
    843c:	f64c 0258 	movw	r2, #51288	; 0xc858
    8440:	f2c0 0200 	movt	r2, #0
    8444:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    8448:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    844c:	e9d3 2300 	ldrd	r2, r3, [r3]
    8450:	f7fb f954 	bl	36fc <__aeabi_dmul>
    8454:	112d      	asrs	r5, r5, #4
    8456:	bf08      	it	eq
    8458:	f04f 0802 	moveq.w	r8, #2
    845c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    8460:	f43f aafd 	beq.w	7a5e <_dtoa_r+0x31e>
    8464:	f64c 1730 	movw	r7, #51504	; 0xc930
    8468:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    846c:	f04f 0802 	mov.w	r8, #2
    8470:	f2c0 0700 	movt	r7, #0
    8474:	f015 0f01 	tst.w	r5, #1
    8478:	4610      	mov	r0, r2
    847a:	4619      	mov	r1, r3
    847c:	d007      	beq.n	848e <_dtoa_r+0xd4e>
    847e:	e9d7 2300 	ldrd	r2, r3, [r7]
    8482:	f108 0801 	add.w	r8, r8, #1
    8486:	f7fb f939 	bl	36fc <__aeabi_dmul>
    848a:	4602      	mov	r2, r0
    848c:	460b      	mov	r3, r1
    848e:	3708      	adds	r7, #8
    8490:	106d      	asrs	r5, r5, #1
    8492:	d1ef      	bne.n	8474 <_dtoa_r+0xd34>
    8494:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    8498:	f7ff bae1 	b.w	7a5e <_dtoa_r+0x31e>
    849c:	9915      	ldr	r1, [sp, #84]	; 0x54
    849e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    84a0:	1a5b      	subs	r3, r3, r1
    84a2:	18c9      	adds	r1, r1, r3
    84a4:	18d2      	adds	r2, r2, r3
    84a6:	9115      	str	r1, [sp, #84]	; 0x54
    84a8:	9217      	str	r2, [sp, #92]	; 0x5c
    84aa:	e5a0      	b.n	7fee <_dtoa_r+0x8ae>
    84ac:	4659      	mov	r1, fp
    84ae:	4620      	mov	r0, r4
    84b0:	f001 fbc8 	bl	9c44 <__pow5mult>
    84b4:	4683      	mov	fp, r0
    84b6:	e4e8      	b.n	7e8a <_dtoa_r+0x74a>
    84b8:	9919      	ldr	r1, [sp, #100]	; 0x64
    84ba:	2900      	cmp	r1, #0
    84bc:	d047      	beq.n	854e <_dtoa_r+0xe0e>
    84be:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    84c2:	9f15      	ldr	r7, [sp, #84]	; 0x54
    84c4:	3303      	adds	r3, #3
    84c6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    84c8:	e597      	b.n	7ffa <_dtoa_r+0x8ba>
    84ca:	3201      	adds	r2, #1
    84cc:	b2d2      	uxtb	r2, r2
    84ce:	e49d      	b.n	7e0c <_dtoa_r+0x6cc>
    84d0:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    84d4:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
    84d8:	9e1d      	ldr	r6, [sp, #116]	; 0x74
    84da:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    84dc:	f7ff bbd3 	b.w	7c86 <_dtoa_r+0x546>
    84e0:	990f      	ldr	r1, [sp, #60]	; 0x3c
    84e2:	2300      	movs	r3, #0
    84e4:	9808      	ldr	r0, [sp, #32]
    84e6:	1a0d      	subs	r5, r1, r0
    84e8:	e587      	b.n	7ffa <_dtoa_r+0x8ba>
    84ea:	f1b9 0f00 	cmp.w	r9, #0
    84ee:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    84f0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    84f2:	dd0f      	ble.n	8514 <_dtoa_r+0xdd4>
    84f4:	4659      	mov	r1, fp
    84f6:	2201      	movs	r2, #1
    84f8:	4620      	mov	r0, r4
    84fa:	f001 fa5d 	bl	99b8 <__lshift>
    84fe:	9906      	ldr	r1, [sp, #24]
    8500:	4683      	mov	fp, r0
    8502:	f000 ffe9 	bl	94d8 <__mcmp>
    8506:	2800      	cmp	r0, #0
    8508:	dd47      	ble.n	859a <_dtoa_r+0xe5a>
    850a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    850c:	2939      	cmp	r1, #57	; 0x39
    850e:	d031      	beq.n	8574 <_dtoa_r+0xe34>
    8510:	3101      	adds	r1, #1
    8512:	910b      	str	r1, [sp, #44]	; 0x2c
    8514:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    8516:	f805 2b01 	strb.w	r2, [r5], #1
    851a:	e515      	b.n	7f48 <_dtoa_r+0x808>
    851c:	3201      	adds	r2, #1
    851e:	701a      	strb	r2, [r3, #0]
    8520:	e512      	b.n	7f48 <_dtoa_r+0x808>
    8522:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    8524:	4620      	mov	r0, r4
    8526:	6851      	ldr	r1, [r2, #4]
    8528:	f001 f92c 	bl	9784 <_Balloc>
    852c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    852e:	f103 010c 	add.w	r1, r3, #12
    8532:	691a      	ldr	r2, [r3, #16]
    8534:	3202      	adds	r2, #2
    8536:	0092      	lsls	r2, r2, #2
    8538:	4605      	mov	r5, r0
    853a:	300c      	adds	r0, #12
    853c:	f000 fdec 	bl	9118 <memcpy>
    8540:	4620      	mov	r0, r4
    8542:	4629      	mov	r1, r5
    8544:	2201      	movs	r2, #1
    8546:	f001 fa37 	bl	99b8 <__lshift>
    854a:	4682      	mov	sl, r0
    854c:	e601      	b.n	8152 <_dtoa_r+0xa12>
    854e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    8550:	9f15      	ldr	r7, [sp, #84]	; 0x54
    8552:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    8554:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    8558:	e54f      	b.n	7ffa <_dtoa_r+0x8ba>
    855a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    855c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    855e:	e73d      	b.n	83dc <_dtoa_r+0xc9c>
    8560:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    8562:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    8564:	2b39      	cmp	r3, #57	; 0x39
    8566:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    8568:	d004      	beq.n	8574 <_dtoa_r+0xe34>
    856a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    856c:	1c43      	adds	r3, r0, #1
    856e:	f805 3b01 	strb.w	r3, [r5], #1
    8572:	e4e9      	b.n	7f48 <_dtoa_r+0x808>
    8574:	2339      	movs	r3, #57	; 0x39
    8576:	f805 3b01 	strb.w	r3, [r5], #1
    857a:	9910      	ldr	r1, [sp, #64]	; 0x40
    857c:	e73c      	b.n	83f8 <_dtoa_r+0xcb8>
    857e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    8580:	4633      	mov	r3, r6
    8582:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    8584:	2839      	cmp	r0, #57	; 0x39
    8586:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    8588:	d0f4      	beq.n	8574 <_dtoa_r+0xe34>
    858a:	2b00      	cmp	r3, #0
    858c:	dd01      	ble.n	8592 <_dtoa_r+0xe52>
    858e:	3001      	adds	r0, #1
    8590:	900b      	str	r0, [sp, #44]	; 0x2c
    8592:	990b      	ldr	r1, [sp, #44]	; 0x2c
    8594:	f805 1b01 	strb.w	r1, [r5], #1
    8598:	e4d6      	b.n	7f48 <_dtoa_r+0x808>
    859a:	d1bb      	bne.n	8514 <_dtoa_r+0xdd4>
    859c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    859e:	f010 0f01 	tst.w	r0, #1
    85a2:	d0b7      	beq.n	8514 <_dtoa_r+0xdd4>
    85a4:	e7b1      	b.n	850a <_dtoa_r+0xdca>
    85a6:	2300      	movs	r3, #0
    85a8:	990c      	ldr	r1, [sp, #48]	; 0x30
    85aa:	4620      	mov	r0, r4
    85ac:	220a      	movs	r2, #10
    85ae:	f001 fb05 	bl	9bbc <__multadd>
    85b2:	9b11      	ldr	r3, [sp, #68]	; 0x44
    85b4:	9308      	str	r3, [sp, #32]
    85b6:	900c      	str	r0, [sp, #48]	; 0x30
    85b8:	e4a0      	b.n	7efc <_dtoa_r+0x7bc>
    85ba:	9908      	ldr	r1, [sp, #32]
    85bc:	290e      	cmp	r1, #14
    85be:	bf8c      	ite	hi
    85c0:	2700      	movhi	r7, #0
    85c2:	f007 0701 	andls.w	r7, r7, #1
    85c6:	f7ff b9fa 	b.w	79be <_dtoa_r+0x27e>
    85ca:	f43f ac81 	beq.w	7ed0 <_dtoa_r+0x790>
    85ce:	331c      	adds	r3, #28
    85d0:	e479      	b.n	7ec6 <_dtoa_r+0x786>
    85d2:	2701      	movs	r7, #1
    85d4:	f7ff b98a 	b.w	78ec <_dtoa_r+0x1ac>

000085d8 <_fflush_r>:
    85d8:	690b      	ldr	r3, [r1, #16]
    85da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    85de:	460c      	mov	r4, r1
    85e0:	4680      	mov	r8, r0
    85e2:	2b00      	cmp	r3, #0
    85e4:	d071      	beq.n	86ca <_fflush_r+0xf2>
    85e6:	b110      	cbz	r0, 85ee <_fflush_r+0x16>
    85e8:	6983      	ldr	r3, [r0, #24]
    85ea:	2b00      	cmp	r3, #0
    85ec:	d078      	beq.n	86e0 <_fflush_r+0x108>
    85ee:	f24c 73b4 	movw	r3, #51124	; 0xc7b4
    85f2:	f2c0 0300 	movt	r3, #0
    85f6:	429c      	cmp	r4, r3
    85f8:	bf08      	it	eq
    85fa:	f8d8 4004 	ldreq.w	r4, [r8, #4]
    85fe:	d010      	beq.n	8622 <_fflush_r+0x4a>
    8600:	f24c 73d4 	movw	r3, #51156	; 0xc7d4
    8604:	f2c0 0300 	movt	r3, #0
    8608:	429c      	cmp	r4, r3
    860a:	bf08      	it	eq
    860c:	f8d8 4008 	ldreq.w	r4, [r8, #8]
    8610:	d007      	beq.n	8622 <_fflush_r+0x4a>
    8612:	f24c 73f4 	movw	r3, #51188	; 0xc7f4
    8616:	f2c0 0300 	movt	r3, #0
    861a:	429c      	cmp	r4, r3
    861c:	bf08      	it	eq
    861e:	f8d8 400c 	ldreq.w	r4, [r8, #12]
    8622:	89a3      	ldrh	r3, [r4, #12]
    8624:	b21a      	sxth	r2, r3
    8626:	f012 0f08 	tst.w	r2, #8
    862a:	d135      	bne.n	8698 <_fflush_r+0xc0>
    862c:	6862      	ldr	r2, [r4, #4]
    862e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    8632:	81a3      	strh	r3, [r4, #12]
    8634:	2a00      	cmp	r2, #0
    8636:	dd5e      	ble.n	86f6 <_fflush_r+0x11e>
    8638:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    863a:	2e00      	cmp	r6, #0
    863c:	d045      	beq.n	86ca <_fflush_r+0xf2>
    863e:	b29b      	uxth	r3, r3
    8640:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
    8644:	bf18      	it	ne
    8646:	6d65      	ldrne	r5, [r4, #84]	; 0x54
    8648:	d059      	beq.n	86fe <_fflush_r+0x126>
    864a:	f013 0f04 	tst.w	r3, #4
    864e:	d14a      	bne.n	86e6 <_fflush_r+0x10e>
    8650:	2300      	movs	r3, #0
    8652:	4640      	mov	r0, r8
    8654:	6a21      	ldr	r1, [r4, #32]
    8656:	462a      	mov	r2, r5
    8658:	47b0      	blx	r6
    865a:	4285      	cmp	r5, r0
    865c:	d138      	bne.n	86d0 <_fflush_r+0xf8>
    865e:	89a1      	ldrh	r1, [r4, #12]
    8660:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    8664:	6922      	ldr	r2, [r4, #16]
    8666:	f2c0 0300 	movt	r3, #0
    866a:	ea01 0303 	and.w	r3, r1, r3
    866e:	2100      	movs	r1, #0
    8670:	6061      	str	r1, [r4, #4]
    8672:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    8676:	6b61      	ldr	r1, [r4, #52]	; 0x34
    8678:	81a3      	strh	r3, [r4, #12]
    867a:	6022      	str	r2, [r4, #0]
    867c:	bf18      	it	ne
    867e:	6565      	strne	r5, [r4, #84]	; 0x54
    8680:	b319      	cbz	r1, 86ca <_fflush_r+0xf2>
    8682:	f104 0344 	add.w	r3, r4, #68	; 0x44
    8686:	4299      	cmp	r1, r3
    8688:	d002      	beq.n	8690 <_fflush_r+0xb8>
    868a:	4640      	mov	r0, r8
    868c:	f000 f998 	bl	89c0 <_free_r>
    8690:	2000      	movs	r0, #0
    8692:	6360      	str	r0, [r4, #52]	; 0x34
    8694:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8698:	6926      	ldr	r6, [r4, #16]
    869a:	b1b6      	cbz	r6, 86ca <_fflush_r+0xf2>
    869c:	6825      	ldr	r5, [r4, #0]
    869e:	6026      	str	r6, [r4, #0]
    86a0:	1bad      	subs	r5, r5, r6
    86a2:	f012 0f03 	tst.w	r2, #3
    86a6:	bf0c      	ite	eq
    86a8:	6963      	ldreq	r3, [r4, #20]
    86aa:	2300      	movne	r3, #0
    86ac:	60a3      	str	r3, [r4, #8]
    86ae:	e00a      	b.n	86c6 <_fflush_r+0xee>
    86b0:	4632      	mov	r2, r6
    86b2:	462b      	mov	r3, r5
    86b4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    86b6:	4640      	mov	r0, r8
    86b8:	6a21      	ldr	r1, [r4, #32]
    86ba:	47b8      	blx	r7
    86bc:	2800      	cmp	r0, #0
    86be:	ebc0 0505 	rsb	r5, r0, r5
    86c2:	4406      	add	r6, r0
    86c4:	dd04      	ble.n	86d0 <_fflush_r+0xf8>
    86c6:	2d00      	cmp	r5, #0
    86c8:	dcf2      	bgt.n	86b0 <_fflush_r+0xd8>
    86ca:	2000      	movs	r0, #0
    86cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    86d0:	89a3      	ldrh	r3, [r4, #12]
    86d2:	f04f 30ff 	mov.w	r0, #4294967295
    86d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    86da:	81a3      	strh	r3, [r4, #12]
    86dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    86e0:	f000 f8ea 	bl	88b8 <__sinit>
    86e4:	e783      	b.n	85ee <_fflush_r+0x16>
    86e6:	6862      	ldr	r2, [r4, #4]
    86e8:	6b63      	ldr	r3, [r4, #52]	; 0x34
    86ea:	1aad      	subs	r5, r5, r2
    86ec:	2b00      	cmp	r3, #0
    86ee:	d0af      	beq.n	8650 <_fflush_r+0x78>
    86f0:	6c23      	ldr	r3, [r4, #64]	; 0x40
    86f2:	1aed      	subs	r5, r5, r3
    86f4:	e7ac      	b.n	8650 <_fflush_r+0x78>
    86f6:	6c22      	ldr	r2, [r4, #64]	; 0x40
    86f8:	2a00      	cmp	r2, #0
    86fa:	dc9d      	bgt.n	8638 <_fflush_r+0x60>
    86fc:	e7e5      	b.n	86ca <_fflush_r+0xf2>
    86fe:	2301      	movs	r3, #1
    8700:	4640      	mov	r0, r8
    8702:	6a21      	ldr	r1, [r4, #32]
    8704:	47b0      	blx	r6
    8706:	f1b0 3fff 	cmp.w	r0, #4294967295
    870a:	4605      	mov	r5, r0
    870c:	d002      	beq.n	8714 <_fflush_r+0x13c>
    870e:	89a3      	ldrh	r3, [r4, #12]
    8710:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    8712:	e79a      	b.n	864a <_fflush_r+0x72>
    8714:	f8d8 3000 	ldr.w	r3, [r8]
    8718:	2b1d      	cmp	r3, #29
    871a:	d0d6      	beq.n	86ca <_fflush_r+0xf2>
    871c:	89a3      	ldrh	r3, [r4, #12]
    871e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    8722:	81a3      	strh	r3, [r4, #12]
    8724:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00008728 <fflush>:
    8728:	4601      	mov	r1, r0
    872a:	b128      	cbz	r0, 8738 <fflush+0x10>
    872c:	f240 0364 	movw	r3, #100	; 0x64
    8730:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8734:	6818      	ldr	r0, [r3, #0]
    8736:	e74f      	b.n	85d8 <_fflush_r>
    8738:	f24c 7314 	movw	r3, #50964	; 0xc714
    873c:	f248 51d9 	movw	r1, #34265	; 0x85d9
    8740:	f2c0 0300 	movt	r3, #0
    8744:	f2c0 0100 	movt	r1, #0
    8748:	6818      	ldr	r0, [r3, #0]
    874a:	f000 bbb3 	b.w	8eb4 <_fwalk_reent>
    874e:	bf00      	nop

00008750 <__sfp_lock_acquire>:
    8750:	4770      	bx	lr
    8752:	bf00      	nop

00008754 <__sfp_lock_release>:
    8754:	4770      	bx	lr
    8756:	bf00      	nop

00008758 <__sinit_lock_acquire>:
    8758:	4770      	bx	lr
    875a:	bf00      	nop

0000875c <__sinit_lock_release>:
    875c:	4770      	bx	lr
    875e:	bf00      	nop

00008760 <__fp_lock>:
    8760:	2000      	movs	r0, #0
    8762:	4770      	bx	lr

00008764 <__fp_unlock>:
    8764:	2000      	movs	r0, #0
    8766:	4770      	bx	lr

00008768 <__fp_unlock_all>:
    8768:	f240 0364 	movw	r3, #100	; 0x64
    876c:	f248 7165 	movw	r1, #34661	; 0x8765
    8770:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8774:	f2c0 0100 	movt	r1, #0
    8778:	6818      	ldr	r0, [r3, #0]
    877a:	f000 bbc5 	b.w	8f08 <_fwalk>
    877e:	bf00      	nop

00008780 <__fp_lock_all>:
    8780:	f240 0364 	movw	r3, #100	; 0x64
    8784:	f248 7161 	movw	r1, #34657	; 0x8761
    8788:	f2c2 0300 	movt	r3, #8192	; 0x2000
    878c:	f2c0 0100 	movt	r1, #0
    8790:	6818      	ldr	r0, [r3, #0]
    8792:	f000 bbb9 	b.w	8f08 <_fwalk>
    8796:	bf00      	nop

00008798 <_cleanup_r>:
    8798:	f24a 512d 	movw	r1, #42285	; 0xa52d
    879c:	f2c0 0100 	movt	r1, #0
    87a0:	f000 bbb2 	b.w	8f08 <_fwalk>

000087a4 <_cleanup>:
    87a4:	f24c 7314 	movw	r3, #50964	; 0xc714
    87a8:	f2c0 0300 	movt	r3, #0
    87ac:	6818      	ldr	r0, [r3, #0]
    87ae:	e7f3      	b.n	8798 <_cleanup_r>

000087b0 <std>:
    87b0:	b510      	push	{r4, lr}
    87b2:	4604      	mov	r4, r0
    87b4:	2300      	movs	r3, #0
    87b6:	305c      	adds	r0, #92	; 0x5c
    87b8:	81a1      	strh	r1, [r4, #12]
    87ba:	4619      	mov	r1, r3
    87bc:	81e2      	strh	r2, [r4, #14]
    87be:	2208      	movs	r2, #8
    87c0:	6023      	str	r3, [r4, #0]
    87c2:	6063      	str	r3, [r4, #4]
    87c4:	60a3      	str	r3, [r4, #8]
    87c6:	6663      	str	r3, [r4, #100]	; 0x64
    87c8:	6123      	str	r3, [r4, #16]
    87ca:	6163      	str	r3, [r4, #20]
    87cc:	61a3      	str	r3, [r4, #24]
    87ce:	f000 fdc7 	bl	9360 <memset>
    87d2:	f24a 10ed 	movw	r0, #41453	; 0xa1ed
    87d6:	f24a 11b1 	movw	r1, #41393	; 0xa1b1
    87da:	f24a 1289 	movw	r2, #41353	; 0xa189
    87de:	f24a 1381 	movw	r3, #41345	; 0xa181
    87e2:	f2c0 0000 	movt	r0, #0
    87e6:	f2c0 0100 	movt	r1, #0
    87ea:	f2c0 0200 	movt	r2, #0
    87ee:	f2c0 0300 	movt	r3, #0
    87f2:	6260      	str	r0, [r4, #36]	; 0x24
    87f4:	62a1      	str	r1, [r4, #40]	; 0x28
    87f6:	62e2      	str	r2, [r4, #44]	; 0x2c
    87f8:	6323      	str	r3, [r4, #48]	; 0x30
    87fa:	6224      	str	r4, [r4, #32]
    87fc:	bd10      	pop	{r4, pc}
    87fe:	bf00      	nop

00008800 <__sfmoreglue>:
    8800:	b570      	push	{r4, r5, r6, lr}
    8802:	2568      	movs	r5, #104	; 0x68
    8804:	460e      	mov	r6, r1
    8806:	fb05 f501 	mul.w	r5, r5, r1
    880a:	f105 010c 	add.w	r1, r5, #12
    880e:	f7fb fa8f 	bl	3d30 <_malloc_r>
    8812:	4604      	mov	r4, r0
    8814:	b148      	cbz	r0, 882a <__sfmoreglue+0x2a>
    8816:	f100 030c 	add.w	r3, r0, #12
    881a:	2100      	movs	r1, #0
    881c:	6046      	str	r6, [r0, #4]
    881e:	462a      	mov	r2, r5
    8820:	4618      	mov	r0, r3
    8822:	6021      	str	r1, [r4, #0]
    8824:	60a3      	str	r3, [r4, #8]
    8826:	f000 fd9b 	bl	9360 <memset>
    882a:	4620      	mov	r0, r4
    882c:	bd70      	pop	{r4, r5, r6, pc}
    882e:	bf00      	nop

00008830 <__sfp>:
    8830:	f24c 7314 	movw	r3, #50964	; 0xc714
    8834:	f2c0 0300 	movt	r3, #0
    8838:	b570      	push	{r4, r5, r6, lr}
    883a:	681d      	ldr	r5, [r3, #0]
    883c:	4606      	mov	r6, r0
    883e:	69ab      	ldr	r3, [r5, #24]
    8840:	2b00      	cmp	r3, #0
    8842:	d02a      	beq.n	889a <__sfp+0x6a>
    8844:	35d8      	adds	r5, #216	; 0xd8
    8846:	686b      	ldr	r3, [r5, #4]
    8848:	68ac      	ldr	r4, [r5, #8]
    884a:	3b01      	subs	r3, #1
    884c:	d503      	bpl.n	8856 <__sfp+0x26>
    884e:	e020      	b.n	8892 <__sfp+0x62>
    8850:	3468      	adds	r4, #104	; 0x68
    8852:	3b01      	subs	r3, #1
    8854:	d41d      	bmi.n	8892 <__sfp+0x62>
    8856:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    885a:	2a00      	cmp	r2, #0
    885c:	d1f8      	bne.n	8850 <__sfp+0x20>
    885e:	2500      	movs	r5, #0
    8860:	f04f 33ff 	mov.w	r3, #4294967295
    8864:	6665      	str	r5, [r4, #100]	; 0x64
    8866:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    886a:	81e3      	strh	r3, [r4, #14]
    886c:	4629      	mov	r1, r5
    886e:	f04f 0301 	mov.w	r3, #1
    8872:	6025      	str	r5, [r4, #0]
    8874:	81a3      	strh	r3, [r4, #12]
    8876:	2208      	movs	r2, #8
    8878:	60a5      	str	r5, [r4, #8]
    887a:	6065      	str	r5, [r4, #4]
    887c:	6125      	str	r5, [r4, #16]
    887e:	6165      	str	r5, [r4, #20]
    8880:	61a5      	str	r5, [r4, #24]
    8882:	f000 fd6d 	bl	9360 <memset>
    8886:	64e5      	str	r5, [r4, #76]	; 0x4c
    8888:	6365      	str	r5, [r4, #52]	; 0x34
    888a:	63a5      	str	r5, [r4, #56]	; 0x38
    888c:	64a5      	str	r5, [r4, #72]	; 0x48
    888e:	4620      	mov	r0, r4
    8890:	bd70      	pop	{r4, r5, r6, pc}
    8892:	6828      	ldr	r0, [r5, #0]
    8894:	b128      	cbz	r0, 88a2 <__sfp+0x72>
    8896:	4605      	mov	r5, r0
    8898:	e7d5      	b.n	8846 <__sfp+0x16>
    889a:	4628      	mov	r0, r5
    889c:	f000 f80c 	bl	88b8 <__sinit>
    88a0:	e7d0      	b.n	8844 <__sfp+0x14>
    88a2:	4630      	mov	r0, r6
    88a4:	2104      	movs	r1, #4
    88a6:	f7ff ffab 	bl	8800 <__sfmoreglue>
    88aa:	6028      	str	r0, [r5, #0]
    88ac:	2800      	cmp	r0, #0
    88ae:	d1f2      	bne.n	8896 <__sfp+0x66>
    88b0:	230c      	movs	r3, #12
    88b2:	4604      	mov	r4, r0
    88b4:	6033      	str	r3, [r6, #0]
    88b6:	e7ea      	b.n	888e <__sfp+0x5e>

000088b8 <__sinit>:
    88b8:	b570      	push	{r4, r5, r6, lr}
    88ba:	6986      	ldr	r6, [r0, #24]
    88bc:	4604      	mov	r4, r0
    88be:	b106      	cbz	r6, 88c2 <__sinit+0xa>
    88c0:	bd70      	pop	{r4, r5, r6, pc}
    88c2:	f248 7399 	movw	r3, #34713	; 0x8799
    88c6:	2501      	movs	r5, #1
    88c8:	f2c0 0300 	movt	r3, #0
    88cc:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
    88d0:	6283      	str	r3, [r0, #40]	; 0x28
    88d2:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
    88d6:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
    88da:	6185      	str	r5, [r0, #24]
    88dc:	f7ff ffa8 	bl	8830 <__sfp>
    88e0:	6060      	str	r0, [r4, #4]
    88e2:	4620      	mov	r0, r4
    88e4:	f7ff ffa4 	bl	8830 <__sfp>
    88e8:	60a0      	str	r0, [r4, #8]
    88ea:	4620      	mov	r0, r4
    88ec:	f7ff ffa0 	bl	8830 <__sfp>
    88f0:	4632      	mov	r2, r6
    88f2:	2104      	movs	r1, #4
    88f4:	4623      	mov	r3, r4
    88f6:	60e0      	str	r0, [r4, #12]
    88f8:	6860      	ldr	r0, [r4, #4]
    88fa:	f7ff ff59 	bl	87b0 <std>
    88fe:	462a      	mov	r2, r5
    8900:	68a0      	ldr	r0, [r4, #8]
    8902:	2109      	movs	r1, #9
    8904:	4623      	mov	r3, r4
    8906:	f7ff ff53 	bl	87b0 <std>
    890a:	4623      	mov	r3, r4
    890c:	68e0      	ldr	r0, [r4, #12]
    890e:	2112      	movs	r1, #18
    8910:	2202      	movs	r2, #2
    8912:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    8916:	e74b      	b.n	87b0 <std>

00008918 <_malloc_trim_r>:
    8918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    891a:	f240 1458 	movw	r4, #344	; 0x158
    891e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    8922:	460f      	mov	r7, r1
    8924:	4605      	mov	r5, r0
    8926:	f7fb fcd5 	bl	42d4 <__malloc_lock>
    892a:	68a3      	ldr	r3, [r4, #8]
    892c:	685e      	ldr	r6, [r3, #4]
    892e:	f026 0603 	bic.w	r6, r6, #3
    8932:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
    8936:	330f      	adds	r3, #15
    8938:	1bdf      	subs	r7, r3, r7
    893a:	0b3f      	lsrs	r7, r7, #12
    893c:	3f01      	subs	r7, #1
    893e:	033f      	lsls	r7, r7, #12
    8940:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    8944:	db07      	blt.n	8956 <_malloc_trim_r+0x3e>
    8946:	2100      	movs	r1, #0
    8948:	4628      	mov	r0, r5
    894a:	f7fb fdc1 	bl	44d0 <_sbrk_r>
    894e:	68a3      	ldr	r3, [r4, #8]
    8950:	18f3      	adds	r3, r6, r3
    8952:	4283      	cmp	r3, r0
    8954:	d004      	beq.n	8960 <_malloc_trim_r+0x48>
    8956:	4628      	mov	r0, r5
    8958:	f7fb fcbe 	bl	42d8 <__malloc_unlock>
    895c:	2000      	movs	r0, #0
    895e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8960:	4279      	negs	r1, r7
    8962:	4628      	mov	r0, r5
    8964:	f7fb fdb4 	bl	44d0 <_sbrk_r>
    8968:	f1b0 3fff 	cmp.w	r0, #4294967295
    896c:	d010      	beq.n	8990 <_malloc_trim_r+0x78>
    896e:	68a2      	ldr	r2, [r4, #8]
    8970:	f240 53c4 	movw	r3, #1476	; 0x5c4
    8974:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8978:	1bf6      	subs	r6, r6, r7
    897a:	f046 0601 	orr.w	r6, r6, #1
    897e:	4628      	mov	r0, r5
    8980:	6056      	str	r6, [r2, #4]
    8982:	681a      	ldr	r2, [r3, #0]
    8984:	1bd7      	subs	r7, r2, r7
    8986:	601f      	str	r7, [r3, #0]
    8988:	f7fb fca6 	bl	42d8 <__malloc_unlock>
    898c:	2001      	movs	r0, #1
    898e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8990:	2100      	movs	r1, #0
    8992:	4628      	mov	r0, r5
    8994:	f7fb fd9c 	bl	44d0 <_sbrk_r>
    8998:	68a3      	ldr	r3, [r4, #8]
    899a:	1ac2      	subs	r2, r0, r3
    899c:	2a0f      	cmp	r2, #15
    899e:	ddda      	ble.n	8956 <_malloc_trim_r+0x3e>
    89a0:	f240 5460 	movw	r4, #1376	; 0x560
    89a4:	f240 51c4 	movw	r1, #1476	; 0x5c4
    89a8:	f2c2 0400 	movt	r4, #8192	; 0x2000
    89ac:	f2c2 0100 	movt	r1, #8192	; 0x2000
    89b0:	f042 0201 	orr.w	r2, r2, #1
    89b4:	6824      	ldr	r4, [r4, #0]
    89b6:	1b00      	subs	r0, r0, r4
    89b8:	6008      	str	r0, [r1, #0]
    89ba:	605a      	str	r2, [r3, #4]
    89bc:	e7cb      	b.n	8956 <_malloc_trim_r+0x3e>
    89be:	bf00      	nop

000089c0 <_free_r>:
    89c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    89c4:	4605      	mov	r5, r0
    89c6:	460c      	mov	r4, r1
    89c8:	2900      	cmp	r1, #0
    89ca:	f000 8088 	beq.w	8ade <_free_r+0x11e>
    89ce:	f7fb fc81 	bl	42d4 <__malloc_lock>
    89d2:	f1a4 0208 	sub.w	r2, r4, #8
    89d6:	f240 1058 	movw	r0, #344	; 0x158
    89da:	6856      	ldr	r6, [r2, #4]
    89dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    89e0:	f026 0301 	bic.w	r3, r6, #1
    89e4:	f8d0 c008 	ldr.w	ip, [r0, #8]
    89e8:	18d1      	adds	r1, r2, r3
    89ea:	458c      	cmp	ip, r1
    89ec:	684f      	ldr	r7, [r1, #4]
    89ee:	f027 0703 	bic.w	r7, r7, #3
    89f2:	f000 8095 	beq.w	8b20 <_free_r+0x160>
    89f6:	f016 0601 	ands.w	r6, r6, #1
    89fa:	604f      	str	r7, [r1, #4]
    89fc:	d05f      	beq.n	8abe <_free_r+0xfe>
    89fe:	2600      	movs	r6, #0
    8a00:	19cc      	adds	r4, r1, r7
    8a02:	6864      	ldr	r4, [r4, #4]
    8a04:	f014 0f01 	tst.w	r4, #1
    8a08:	d106      	bne.n	8a18 <_free_r+0x58>
    8a0a:	19db      	adds	r3, r3, r7
    8a0c:	2e00      	cmp	r6, #0
    8a0e:	d07a      	beq.n	8b06 <_free_r+0x146>
    8a10:	688c      	ldr	r4, [r1, #8]
    8a12:	68c9      	ldr	r1, [r1, #12]
    8a14:	608c      	str	r4, [r1, #8]
    8a16:	60e1      	str	r1, [r4, #12]
    8a18:	f043 0101 	orr.w	r1, r3, #1
    8a1c:	50d3      	str	r3, [r2, r3]
    8a1e:	6051      	str	r1, [r2, #4]
    8a20:	2e00      	cmp	r6, #0
    8a22:	d147      	bne.n	8ab4 <_free_r+0xf4>
    8a24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    8a28:	d35b      	bcc.n	8ae2 <_free_r+0x122>
    8a2a:	0a59      	lsrs	r1, r3, #9
    8a2c:	2904      	cmp	r1, #4
    8a2e:	bf9e      	ittt	ls
    8a30:	ea4f 1c93 	movls.w	ip, r3, lsr #6
    8a34:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
    8a38:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    8a3c:	d928      	bls.n	8a90 <_free_r+0xd0>
    8a3e:	2914      	cmp	r1, #20
    8a40:	bf9c      	itt	ls
    8a42:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
    8a46:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    8a4a:	d921      	bls.n	8a90 <_free_r+0xd0>
    8a4c:	2954      	cmp	r1, #84	; 0x54
    8a4e:	bf9e      	ittt	ls
    8a50:	ea4f 3c13 	movls.w	ip, r3, lsr #12
    8a54:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
    8a58:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    8a5c:	d918      	bls.n	8a90 <_free_r+0xd0>
    8a5e:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
    8a62:	bf9e      	ittt	ls
    8a64:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
    8a68:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
    8a6c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    8a70:	d90e      	bls.n	8a90 <_free_r+0xd0>
    8a72:	f240 5c54 	movw	ip, #1364	; 0x554
    8a76:	4561      	cmp	r1, ip
    8a78:	bf95      	itete	ls
    8a7a:	ea4f 4c93 	movls.w	ip, r3, lsr #18
    8a7e:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
    8a82:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    8a86:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    8a8a:	bf98      	it	ls
    8a8c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    8a90:	1904      	adds	r4, r0, r4
    8a92:	68a1      	ldr	r1, [r4, #8]
    8a94:	42a1      	cmp	r1, r4
    8a96:	d103      	bne.n	8aa0 <_free_r+0xe0>
    8a98:	e064      	b.n	8b64 <_free_r+0x1a4>
    8a9a:	6889      	ldr	r1, [r1, #8]
    8a9c:	428c      	cmp	r4, r1
    8a9e:	d004      	beq.n	8aaa <_free_r+0xea>
    8aa0:	6848      	ldr	r0, [r1, #4]
    8aa2:	f020 0003 	bic.w	r0, r0, #3
    8aa6:	4283      	cmp	r3, r0
    8aa8:	d3f7      	bcc.n	8a9a <_free_r+0xda>
    8aaa:	68cb      	ldr	r3, [r1, #12]
    8aac:	60d3      	str	r3, [r2, #12]
    8aae:	6091      	str	r1, [r2, #8]
    8ab0:	60ca      	str	r2, [r1, #12]
    8ab2:	609a      	str	r2, [r3, #8]
    8ab4:	4628      	mov	r0, r5
    8ab6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    8aba:	f7fb bc0d 	b.w	42d8 <__malloc_unlock>
    8abe:	f854 4c08 	ldr.w	r4, [r4, #-8]
    8ac2:	f100 0c08 	add.w	ip, r0, #8
    8ac6:	1b12      	subs	r2, r2, r4
    8ac8:	191b      	adds	r3, r3, r4
    8aca:	6894      	ldr	r4, [r2, #8]
    8acc:	4564      	cmp	r4, ip
    8ace:	d047      	beq.n	8b60 <_free_r+0x1a0>
    8ad0:	f8d2 c00c 	ldr.w	ip, [r2, #12]
    8ad4:	f8cc 4008 	str.w	r4, [ip, #8]
    8ad8:	f8c4 c00c 	str.w	ip, [r4, #12]
    8adc:	e790      	b.n	8a00 <_free_r+0x40>
    8ade:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8ae2:	08db      	lsrs	r3, r3, #3
    8ae4:	f04f 0c01 	mov.w	ip, #1
    8ae8:	6846      	ldr	r6, [r0, #4]
    8aea:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
    8aee:	109b      	asrs	r3, r3, #2
    8af0:	fa0c f303 	lsl.w	r3, ip, r3
    8af4:	60d1      	str	r1, [r2, #12]
    8af6:	688c      	ldr	r4, [r1, #8]
    8af8:	ea46 0303 	orr.w	r3, r6, r3
    8afc:	6043      	str	r3, [r0, #4]
    8afe:	6094      	str	r4, [r2, #8]
    8b00:	60e2      	str	r2, [r4, #12]
    8b02:	608a      	str	r2, [r1, #8]
    8b04:	e7d6      	b.n	8ab4 <_free_r+0xf4>
    8b06:	688c      	ldr	r4, [r1, #8]
    8b08:	4f1c      	ldr	r7, [pc, #112]	; (8b7c <_free_r+0x1bc>)
    8b0a:	42bc      	cmp	r4, r7
    8b0c:	d181      	bne.n	8a12 <_free_r+0x52>
    8b0e:	50d3      	str	r3, [r2, r3]
    8b10:	f043 0301 	orr.w	r3, r3, #1
    8b14:	60e2      	str	r2, [r4, #12]
    8b16:	60a2      	str	r2, [r4, #8]
    8b18:	6053      	str	r3, [r2, #4]
    8b1a:	6094      	str	r4, [r2, #8]
    8b1c:	60d4      	str	r4, [r2, #12]
    8b1e:	e7c9      	b.n	8ab4 <_free_r+0xf4>
    8b20:	18fb      	adds	r3, r7, r3
    8b22:	f016 0f01 	tst.w	r6, #1
    8b26:	d107      	bne.n	8b38 <_free_r+0x178>
    8b28:	f854 1c08 	ldr.w	r1, [r4, #-8]
    8b2c:	1a52      	subs	r2, r2, r1
    8b2e:	185b      	adds	r3, r3, r1
    8b30:	68d4      	ldr	r4, [r2, #12]
    8b32:	6891      	ldr	r1, [r2, #8]
    8b34:	60a1      	str	r1, [r4, #8]
    8b36:	60cc      	str	r4, [r1, #12]
    8b38:	f240 5164 	movw	r1, #1380	; 0x564
    8b3c:	6082      	str	r2, [r0, #8]
    8b3e:	f2c2 0100 	movt	r1, #8192	; 0x2000
    8b42:	f043 0001 	orr.w	r0, r3, #1
    8b46:	6050      	str	r0, [r2, #4]
    8b48:	680a      	ldr	r2, [r1, #0]
    8b4a:	4293      	cmp	r3, r2
    8b4c:	d3b2      	bcc.n	8ab4 <_free_r+0xf4>
    8b4e:	f240 53c0 	movw	r3, #1472	; 0x5c0
    8b52:	4628      	mov	r0, r5
    8b54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8b58:	6819      	ldr	r1, [r3, #0]
    8b5a:	f7ff fedd 	bl	8918 <_malloc_trim_r>
    8b5e:	e7a9      	b.n	8ab4 <_free_r+0xf4>
    8b60:	2601      	movs	r6, #1
    8b62:	e74d      	b.n	8a00 <_free_r+0x40>
    8b64:	2601      	movs	r6, #1
    8b66:	6844      	ldr	r4, [r0, #4]
    8b68:	ea4f 0cac 	mov.w	ip, ip, asr #2
    8b6c:	460b      	mov	r3, r1
    8b6e:	fa06 fc0c 	lsl.w	ip, r6, ip
    8b72:	ea44 040c 	orr.w	r4, r4, ip
    8b76:	6044      	str	r4, [r0, #4]
    8b78:	e798      	b.n	8aac <_free_r+0xec>
    8b7a:	bf00      	nop
    8b7c:	20000160 	.word	0x20000160

00008b80 <__sfvwrite_r>:
    8b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8b84:	6893      	ldr	r3, [r2, #8]
    8b86:	b085      	sub	sp, #20
    8b88:	4690      	mov	r8, r2
    8b8a:	460c      	mov	r4, r1
    8b8c:	9003      	str	r0, [sp, #12]
    8b8e:	2b00      	cmp	r3, #0
    8b90:	d064      	beq.n	8c5c <__sfvwrite_r+0xdc>
    8b92:	8988      	ldrh	r0, [r1, #12]
    8b94:	fa1f fa80 	uxth.w	sl, r0
    8b98:	f01a 0f08 	tst.w	sl, #8
    8b9c:	f000 80a0 	beq.w	8ce0 <__sfvwrite_r+0x160>
    8ba0:	690b      	ldr	r3, [r1, #16]
    8ba2:	2b00      	cmp	r3, #0
    8ba4:	f000 809c 	beq.w	8ce0 <__sfvwrite_r+0x160>
    8ba8:	f01a 0b02 	ands.w	fp, sl, #2
    8bac:	f8d8 5000 	ldr.w	r5, [r8]
    8bb0:	bf1c      	itt	ne
    8bb2:	f04f 0a00 	movne.w	sl, #0
    8bb6:	4657      	movne	r7, sl
    8bb8:	d136      	bne.n	8c28 <__sfvwrite_r+0xa8>
    8bba:	f01a 0a01 	ands.w	sl, sl, #1
    8bbe:	bf1d      	ittte	ne
    8bc0:	46dc      	movne	ip, fp
    8bc2:	46d9      	movne	r9, fp
    8bc4:	465f      	movne	r7, fp
    8bc6:	4656      	moveq	r6, sl
    8bc8:	d152      	bne.n	8c70 <__sfvwrite_r+0xf0>
    8bca:	b326      	cbz	r6, 8c16 <__sfvwrite_r+0x96>
    8bcc:	b280      	uxth	r0, r0
    8bce:	68a7      	ldr	r7, [r4, #8]
    8bd0:	f410 7f00 	tst.w	r0, #512	; 0x200
    8bd4:	f000 808f 	beq.w	8cf6 <__sfvwrite_r+0x176>
    8bd8:	42be      	cmp	r6, r7
    8bda:	46bb      	mov	fp, r7
    8bdc:	f080 80a7 	bcs.w	8d2e <__sfvwrite_r+0x1ae>
    8be0:	6820      	ldr	r0, [r4, #0]
    8be2:	4637      	mov	r7, r6
    8be4:	46b3      	mov	fp, r6
    8be6:	465a      	mov	r2, fp
    8be8:	4651      	mov	r1, sl
    8bea:	f000 fb5d 	bl	92a8 <memmove>
    8bee:	68a2      	ldr	r2, [r4, #8]
    8bf0:	6823      	ldr	r3, [r4, #0]
    8bf2:	46b1      	mov	r9, r6
    8bf4:	1bd7      	subs	r7, r2, r7
    8bf6:	60a7      	str	r7, [r4, #8]
    8bf8:	4637      	mov	r7, r6
    8bfa:	445b      	add	r3, fp
    8bfc:	6023      	str	r3, [r4, #0]
    8bfe:	f8d8 3008 	ldr.w	r3, [r8, #8]
    8c02:	ebc9 0606 	rsb	r6, r9, r6
    8c06:	44ca      	add	sl, r9
    8c08:	1bdf      	subs	r7, r3, r7
    8c0a:	f8c8 7008 	str.w	r7, [r8, #8]
    8c0e:	b32f      	cbz	r7, 8c5c <__sfvwrite_r+0xdc>
    8c10:	89a0      	ldrh	r0, [r4, #12]
    8c12:	2e00      	cmp	r6, #0
    8c14:	d1da      	bne.n	8bcc <__sfvwrite_r+0x4c>
    8c16:	f8d5 a000 	ldr.w	sl, [r5]
    8c1a:	686e      	ldr	r6, [r5, #4]
    8c1c:	3508      	adds	r5, #8
    8c1e:	e7d4      	b.n	8bca <__sfvwrite_r+0x4a>
    8c20:	f8d5 a000 	ldr.w	sl, [r5]
    8c24:	686f      	ldr	r7, [r5, #4]
    8c26:	3508      	adds	r5, #8
    8c28:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
    8c2c:	bf34      	ite	cc
    8c2e:	463b      	movcc	r3, r7
    8c30:	f44f 6380 	movcs.w	r3, #1024	; 0x400
    8c34:	4652      	mov	r2, sl
    8c36:	9803      	ldr	r0, [sp, #12]
    8c38:	2f00      	cmp	r7, #0
    8c3a:	d0f1      	beq.n	8c20 <__sfvwrite_r+0xa0>
    8c3c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    8c3e:	6a21      	ldr	r1, [r4, #32]
    8c40:	47b0      	blx	r6
    8c42:	2800      	cmp	r0, #0
    8c44:	4482      	add	sl, r0
    8c46:	ebc0 0707 	rsb	r7, r0, r7
    8c4a:	f340 80ec 	ble.w	8e26 <__sfvwrite_r+0x2a6>
    8c4e:	f8d8 3008 	ldr.w	r3, [r8, #8]
    8c52:	1a18      	subs	r0, r3, r0
    8c54:	f8c8 0008 	str.w	r0, [r8, #8]
    8c58:	2800      	cmp	r0, #0
    8c5a:	d1e5      	bne.n	8c28 <__sfvwrite_r+0xa8>
    8c5c:	2000      	movs	r0, #0
    8c5e:	b005      	add	sp, #20
    8c60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8c64:	f8d5 9000 	ldr.w	r9, [r5]
    8c68:	f04f 0c00 	mov.w	ip, #0
    8c6c:	686f      	ldr	r7, [r5, #4]
    8c6e:	3508      	adds	r5, #8
    8c70:	2f00      	cmp	r7, #0
    8c72:	d0f7      	beq.n	8c64 <__sfvwrite_r+0xe4>
    8c74:	f1bc 0f00 	cmp.w	ip, #0
    8c78:	f000 80b5 	beq.w	8de6 <__sfvwrite_r+0x266>
    8c7c:	6963      	ldr	r3, [r4, #20]
    8c7e:	45bb      	cmp	fp, r7
    8c80:	bf34      	ite	cc
    8c82:	46da      	movcc	sl, fp
    8c84:	46ba      	movcs	sl, r7
    8c86:	68a6      	ldr	r6, [r4, #8]
    8c88:	6820      	ldr	r0, [r4, #0]
    8c8a:	6922      	ldr	r2, [r4, #16]
    8c8c:	199e      	adds	r6, r3, r6
    8c8e:	4290      	cmp	r0, r2
    8c90:	bf94      	ite	ls
    8c92:	2200      	movls	r2, #0
    8c94:	2201      	movhi	r2, #1
    8c96:	45b2      	cmp	sl, r6
    8c98:	bfd4      	ite	le
    8c9a:	2200      	movle	r2, #0
    8c9c:	f002 0201 	andgt.w	r2, r2, #1
    8ca0:	2a00      	cmp	r2, #0
    8ca2:	f040 80ae 	bne.w	8e02 <__sfvwrite_r+0x282>
    8ca6:	459a      	cmp	sl, r3
    8ca8:	f2c0 8082 	blt.w	8db0 <__sfvwrite_r+0x230>
    8cac:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    8cae:	464a      	mov	r2, r9
    8cb0:	f8cd c004 	str.w	ip, [sp, #4]
    8cb4:	9803      	ldr	r0, [sp, #12]
    8cb6:	6a21      	ldr	r1, [r4, #32]
    8cb8:	47b0      	blx	r6
    8cba:	f8dd c004 	ldr.w	ip, [sp, #4]
    8cbe:	1e06      	subs	r6, r0, #0
    8cc0:	f340 80b1 	ble.w	8e26 <__sfvwrite_r+0x2a6>
    8cc4:	ebbb 0b06 	subs.w	fp, fp, r6
    8cc8:	f000 8086 	beq.w	8dd8 <__sfvwrite_r+0x258>
    8ccc:	f8d8 3008 	ldr.w	r3, [r8, #8]
    8cd0:	44b1      	add	r9, r6
    8cd2:	1bbf      	subs	r7, r7, r6
    8cd4:	1b9e      	subs	r6, r3, r6
    8cd6:	f8c8 6008 	str.w	r6, [r8, #8]
    8cda:	2e00      	cmp	r6, #0
    8cdc:	d1c8      	bne.n	8c70 <__sfvwrite_r+0xf0>
    8cde:	e7bd      	b.n	8c5c <__sfvwrite_r+0xdc>
    8ce0:	9803      	ldr	r0, [sp, #12]
    8ce2:	4621      	mov	r1, r4
    8ce4:	f7fe fc1a 	bl	751c <__swsetup_r>
    8ce8:	2800      	cmp	r0, #0
    8cea:	f040 80d4 	bne.w	8e96 <__sfvwrite_r+0x316>
    8cee:	89a0      	ldrh	r0, [r4, #12]
    8cf0:	fa1f fa80 	uxth.w	sl, r0
    8cf4:	e758      	b.n	8ba8 <__sfvwrite_r+0x28>
    8cf6:	6820      	ldr	r0, [r4, #0]
    8cf8:	46b9      	mov	r9, r7
    8cfa:	6923      	ldr	r3, [r4, #16]
    8cfc:	4298      	cmp	r0, r3
    8cfe:	bf94      	ite	ls
    8d00:	2300      	movls	r3, #0
    8d02:	2301      	movhi	r3, #1
    8d04:	42b7      	cmp	r7, r6
    8d06:	bf2c      	ite	cs
    8d08:	2300      	movcs	r3, #0
    8d0a:	f003 0301 	andcc.w	r3, r3, #1
    8d0e:	2b00      	cmp	r3, #0
    8d10:	f040 809d 	bne.w	8e4e <__sfvwrite_r+0x2ce>
    8d14:	6963      	ldr	r3, [r4, #20]
    8d16:	429e      	cmp	r6, r3
    8d18:	f0c0 808c 	bcc.w	8e34 <__sfvwrite_r+0x2b4>
    8d1c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    8d1e:	4652      	mov	r2, sl
    8d20:	9803      	ldr	r0, [sp, #12]
    8d22:	6a21      	ldr	r1, [r4, #32]
    8d24:	47b8      	blx	r7
    8d26:	1e07      	subs	r7, r0, #0
    8d28:	dd7d      	ble.n	8e26 <__sfvwrite_r+0x2a6>
    8d2a:	46b9      	mov	r9, r7
    8d2c:	e767      	b.n	8bfe <__sfvwrite_r+0x7e>
    8d2e:	f410 6f90 	tst.w	r0, #1152	; 0x480
    8d32:	bf08      	it	eq
    8d34:	6820      	ldreq	r0, [r4, #0]
    8d36:	f43f af56 	beq.w	8be6 <__sfvwrite_r+0x66>
    8d3a:	6962      	ldr	r2, [r4, #20]
    8d3c:	6921      	ldr	r1, [r4, #16]
    8d3e:	6823      	ldr	r3, [r4, #0]
    8d40:	eb02 0942 	add.w	r9, r2, r2, lsl #1
    8d44:	1a5b      	subs	r3, r3, r1
    8d46:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
    8d4a:	f103 0c01 	add.w	ip, r3, #1
    8d4e:	44b4      	add	ip, r6
    8d50:	ea4f 0969 	mov.w	r9, r9, asr #1
    8d54:	45e1      	cmp	r9, ip
    8d56:	464a      	mov	r2, r9
    8d58:	bf3c      	itt	cc
    8d5a:	46e1      	movcc	r9, ip
    8d5c:	464a      	movcc	r2, r9
    8d5e:	f410 6f80 	tst.w	r0, #1024	; 0x400
    8d62:	f000 8083 	beq.w	8e6c <__sfvwrite_r+0x2ec>
    8d66:	4611      	mov	r1, r2
    8d68:	9803      	ldr	r0, [sp, #12]
    8d6a:	9302      	str	r3, [sp, #8]
    8d6c:	f7fa ffe0 	bl	3d30 <_malloc_r>
    8d70:	9b02      	ldr	r3, [sp, #8]
    8d72:	2800      	cmp	r0, #0
    8d74:	f000 8099 	beq.w	8eaa <__sfvwrite_r+0x32a>
    8d78:	461a      	mov	r2, r3
    8d7a:	6921      	ldr	r1, [r4, #16]
    8d7c:	9302      	str	r3, [sp, #8]
    8d7e:	9001      	str	r0, [sp, #4]
    8d80:	f000 f9ca 	bl	9118 <memcpy>
    8d84:	89a2      	ldrh	r2, [r4, #12]
    8d86:	9b02      	ldr	r3, [sp, #8]
    8d88:	f8dd c004 	ldr.w	ip, [sp, #4]
    8d8c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    8d90:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    8d94:	81a2      	strh	r2, [r4, #12]
    8d96:	ebc3 0209 	rsb	r2, r3, r9
    8d9a:	eb0c 0003 	add.w	r0, ip, r3
    8d9e:	4637      	mov	r7, r6
    8da0:	46b3      	mov	fp, r6
    8da2:	60a2      	str	r2, [r4, #8]
    8da4:	f8c4 c010 	str.w	ip, [r4, #16]
    8da8:	6020      	str	r0, [r4, #0]
    8daa:	f8c4 9014 	str.w	r9, [r4, #20]
    8dae:	e71a      	b.n	8be6 <__sfvwrite_r+0x66>
    8db0:	4652      	mov	r2, sl
    8db2:	4649      	mov	r1, r9
    8db4:	4656      	mov	r6, sl
    8db6:	f8cd c004 	str.w	ip, [sp, #4]
    8dba:	f000 fa75 	bl	92a8 <memmove>
    8dbe:	68a2      	ldr	r2, [r4, #8]
    8dc0:	6823      	ldr	r3, [r4, #0]
    8dc2:	ebbb 0b06 	subs.w	fp, fp, r6
    8dc6:	ebca 0202 	rsb	r2, sl, r2
    8dca:	f8dd c004 	ldr.w	ip, [sp, #4]
    8dce:	4453      	add	r3, sl
    8dd0:	60a2      	str	r2, [r4, #8]
    8dd2:	6023      	str	r3, [r4, #0]
    8dd4:	f47f af7a 	bne.w	8ccc <__sfvwrite_r+0x14c>
    8dd8:	9803      	ldr	r0, [sp, #12]
    8dda:	4621      	mov	r1, r4
    8ddc:	f7ff fbfc 	bl	85d8 <_fflush_r>
    8de0:	bb08      	cbnz	r0, 8e26 <__sfvwrite_r+0x2a6>
    8de2:	46dc      	mov	ip, fp
    8de4:	e772      	b.n	8ccc <__sfvwrite_r+0x14c>
    8de6:	4648      	mov	r0, r9
    8de8:	210a      	movs	r1, #10
    8dea:	463a      	mov	r2, r7
    8dec:	f000 f95a 	bl	90a4 <memchr>
    8df0:	2800      	cmp	r0, #0
    8df2:	d04b      	beq.n	8e8c <__sfvwrite_r+0x30c>
    8df4:	f100 0b01 	add.w	fp, r0, #1
    8df8:	f04f 0c01 	mov.w	ip, #1
    8dfc:	ebc9 0b0b 	rsb	fp, r9, fp
    8e00:	e73c      	b.n	8c7c <__sfvwrite_r+0xfc>
    8e02:	4649      	mov	r1, r9
    8e04:	4632      	mov	r2, r6
    8e06:	f8cd c004 	str.w	ip, [sp, #4]
    8e0a:	f000 fa4d 	bl	92a8 <memmove>
    8e0e:	6823      	ldr	r3, [r4, #0]
    8e10:	4621      	mov	r1, r4
    8e12:	9803      	ldr	r0, [sp, #12]
    8e14:	199b      	adds	r3, r3, r6
    8e16:	6023      	str	r3, [r4, #0]
    8e18:	f7ff fbde 	bl	85d8 <_fflush_r>
    8e1c:	f8dd c004 	ldr.w	ip, [sp, #4]
    8e20:	2800      	cmp	r0, #0
    8e22:	f43f af4f 	beq.w	8cc4 <__sfvwrite_r+0x144>
    8e26:	89a3      	ldrh	r3, [r4, #12]
    8e28:	f04f 30ff 	mov.w	r0, #4294967295
    8e2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    8e30:	81a3      	strh	r3, [r4, #12]
    8e32:	e714      	b.n	8c5e <__sfvwrite_r+0xde>
    8e34:	4632      	mov	r2, r6
    8e36:	4651      	mov	r1, sl
    8e38:	f000 fa36 	bl	92a8 <memmove>
    8e3c:	68a2      	ldr	r2, [r4, #8]
    8e3e:	6823      	ldr	r3, [r4, #0]
    8e40:	4637      	mov	r7, r6
    8e42:	1b92      	subs	r2, r2, r6
    8e44:	46b1      	mov	r9, r6
    8e46:	199b      	adds	r3, r3, r6
    8e48:	60a2      	str	r2, [r4, #8]
    8e4a:	6023      	str	r3, [r4, #0]
    8e4c:	e6d7      	b.n	8bfe <__sfvwrite_r+0x7e>
    8e4e:	4651      	mov	r1, sl
    8e50:	463a      	mov	r2, r7
    8e52:	f000 fa29 	bl	92a8 <memmove>
    8e56:	6823      	ldr	r3, [r4, #0]
    8e58:	9803      	ldr	r0, [sp, #12]
    8e5a:	4621      	mov	r1, r4
    8e5c:	19db      	adds	r3, r3, r7
    8e5e:	6023      	str	r3, [r4, #0]
    8e60:	f7ff fbba 	bl	85d8 <_fflush_r>
    8e64:	2800      	cmp	r0, #0
    8e66:	f43f aeca 	beq.w	8bfe <__sfvwrite_r+0x7e>
    8e6a:	e7dc      	b.n	8e26 <__sfvwrite_r+0x2a6>
    8e6c:	9803      	ldr	r0, [sp, #12]
    8e6e:	9302      	str	r3, [sp, #8]
    8e70:	f000 ff8c 	bl	9d8c <_realloc_r>
    8e74:	9b02      	ldr	r3, [sp, #8]
    8e76:	4684      	mov	ip, r0
    8e78:	2800      	cmp	r0, #0
    8e7a:	d18c      	bne.n	8d96 <__sfvwrite_r+0x216>
    8e7c:	6921      	ldr	r1, [r4, #16]
    8e7e:	9803      	ldr	r0, [sp, #12]
    8e80:	f7ff fd9e 	bl	89c0 <_free_r>
    8e84:	9903      	ldr	r1, [sp, #12]
    8e86:	230c      	movs	r3, #12
    8e88:	600b      	str	r3, [r1, #0]
    8e8a:	e7cc      	b.n	8e26 <__sfvwrite_r+0x2a6>
    8e8c:	f107 0b01 	add.w	fp, r7, #1
    8e90:	f04f 0c01 	mov.w	ip, #1
    8e94:	e6f2      	b.n	8c7c <__sfvwrite_r+0xfc>
    8e96:	9903      	ldr	r1, [sp, #12]
    8e98:	2209      	movs	r2, #9
    8e9a:	89a3      	ldrh	r3, [r4, #12]
    8e9c:	f04f 30ff 	mov.w	r0, #4294967295
    8ea0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    8ea4:	600a      	str	r2, [r1, #0]
    8ea6:	81a3      	strh	r3, [r4, #12]
    8ea8:	e6d9      	b.n	8c5e <__sfvwrite_r+0xde>
    8eaa:	9a03      	ldr	r2, [sp, #12]
    8eac:	230c      	movs	r3, #12
    8eae:	6013      	str	r3, [r2, #0]
    8eb0:	e7b9      	b.n	8e26 <__sfvwrite_r+0x2a6>
    8eb2:	bf00      	nop

00008eb4 <_fwalk_reent>:
    8eb4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    8eb8:	4607      	mov	r7, r0
    8eba:	468a      	mov	sl, r1
    8ebc:	f7ff fc48 	bl	8750 <__sfp_lock_acquire>
    8ec0:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
    8ec4:	bf08      	it	eq
    8ec6:	46b0      	moveq	r8, r6
    8ec8:	d018      	beq.n	8efc <_fwalk_reent+0x48>
    8eca:	f04f 0800 	mov.w	r8, #0
    8ece:	6875      	ldr	r5, [r6, #4]
    8ed0:	68b4      	ldr	r4, [r6, #8]
    8ed2:	3d01      	subs	r5, #1
    8ed4:	d40f      	bmi.n	8ef6 <_fwalk_reent+0x42>
    8ed6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    8eda:	b14b      	cbz	r3, 8ef0 <_fwalk_reent+0x3c>
    8edc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    8ee0:	4621      	mov	r1, r4
    8ee2:	4638      	mov	r0, r7
    8ee4:	f1b3 3fff 	cmp.w	r3, #4294967295
    8ee8:	d002      	beq.n	8ef0 <_fwalk_reent+0x3c>
    8eea:	47d0      	blx	sl
    8eec:	ea48 0800 	orr.w	r8, r8, r0
    8ef0:	3468      	adds	r4, #104	; 0x68
    8ef2:	3d01      	subs	r5, #1
    8ef4:	d5ef      	bpl.n	8ed6 <_fwalk_reent+0x22>
    8ef6:	6836      	ldr	r6, [r6, #0]
    8ef8:	2e00      	cmp	r6, #0
    8efa:	d1e8      	bne.n	8ece <_fwalk_reent+0x1a>
    8efc:	f7ff fc2a 	bl	8754 <__sfp_lock_release>
    8f00:	4640      	mov	r0, r8
    8f02:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    8f06:	bf00      	nop

00008f08 <_fwalk>:
    8f08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8f0c:	4606      	mov	r6, r0
    8f0e:	4688      	mov	r8, r1
    8f10:	f7ff fc1e 	bl	8750 <__sfp_lock_acquire>
    8f14:	36d8      	adds	r6, #216	; 0xd8
    8f16:	bf08      	it	eq
    8f18:	4637      	moveq	r7, r6
    8f1a:	d015      	beq.n	8f48 <_fwalk+0x40>
    8f1c:	2700      	movs	r7, #0
    8f1e:	6875      	ldr	r5, [r6, #4]
    8f20:	68b4      	ldr	r4, [r6, #8]
    8f22:	3d01      	subs	r5, #1
    8f24:	d40d      	bmi.n	8f42 <_fwalk+0x3a>
    8f26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    8f2a:	b13b      	cbz	r3, 8f3c <_fwalk+0x34>
    8f2c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    8f30:	4620      	mov	r0, r4
    8f32:	f1b3 3fff 	cmp.w	r3, #4294967295
    8f36:	d001      	beq.n	8f3c <_fwalk+0x34>
    8f38:	47c0      	blx	r8
    8f3a:	4307      	orrs	r7, r0
    8f3c:	3468      	adds	r4, #104	; 0x68
    8f3e:	3d01      	subs	r5, #1
    8f40:	d5f1      	bpl.n	8f26 <_fwalk+0x1e>
    8f42:	6836      	ldr	r6, [r6, #0]
    8f44:	2e00      	cmp	r6, #0
    8f46:	d1ea      	bne.n	8f1e <_fwalk+0x16>
    8f48:	f7ff fc04 	bl	8754 <__sfp_lock_release>
    8f4c:	4638      	mov	r0, r7
    8f4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8f52:	bf00      	nop

00008f54 <__locale_charset>:
    8f54:	f64c 0314 	movw	r3, #51220	; 0xc814
    8f58:	f2c0 0300 	movt	r3, #0
    8f5c:	6818      	ldr	r0, [r3, #0]
    8f5e:	4770      	bx	lr

00008f60 <_localeconv_r>:
    8f60:	4800      	ldr	r0, [pc, #0]	; (8f64 <_localeconv_r+0x4>)
    8f62:	4770      	bx	lr
    8f64:	0000c818 	.word	0x0000c818

00008f68 <localeconv>:
    8f68:	4800      	ldr	r0, [pc, #0]	; (8f6c <localeconv+0x4>)
    8f6a:	4770      	bx	lr
    8f6c:	0000c818 	.word	0x0000c818

00008f70 <_setlocale_r>:
    8f70:	b570      	push	{r4, r5, r6, lr}
    8f72:	4605      	mov	r5, r0
    8f74:	460e      	mov	r6, r1
    8f76:	4614      	mov	r4, r2
    8f78:	b172      	cbz	r2, 8f98 <_setlocale_r+0x28>
    8f7a:	f24c 7118 	movw	r1, #50968	; 0xc718
    8f7e:	4610      	mov	r0, r2
    8f80:	f2c0 0100 	movt	r1, #0
    8f84:	f001 f944 	bl	a210 <strcmp>
    8f88:	b958      	cbnz	r0, 8fa2 <_setlocale_r+0x32>
    8f8a:	f24c 7018 	movw	r0, #50968	; 0xc718
    8f8e:	622c      	str	r4, [r5, #32]
    8f90:	f2c0 0000 	movt	r0, #0
    8f94:	61ee      	str	r6, [r5, #28]
    8f96:	bd70      	pop	{r4, r5, r6, pc}
    8f98:	f24c 7018 	movw	r0, #50968	; 0xc718
    8f9c:	f2c0 0000 	movt	r0, #0
    8fa0:	bd70      	pop	{r4, r5, r6, pc}
    8fa2:	f24c 7150 	movw	r1, #51024	; 0xc750
    8fa6:	4620      	mov	r0, r4
    8fa8:	f2c0 0100 	movt	r1, #0
    8fac:	f001 f930 	bl	a210 <strcmp>
    8fb0:	2800      	cmp	r0, #0
    8fb2:	d0ea      	beq.n	8f8a <_setlocale_r+0x1a>
    8fb4:	2000      	movs	r0, #0
    8fb6:	bd70      	pop	{r4, r5, r6, pc}

00008fb8 <setlocale>:
    8fb8:	f240 0364 	movw	r3, #100	; 0x64
    8fbc:	460a      	mov	r2, r1
    8fbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8fc2:	4601      	mov	r1, r0
    8fc4:	6818      	ldr	r0, [r3, #0]
    8fc6:	e7d3      	b.n	8f70 <_setlocale_r>

00008fc8 <__smakebuf_r>:
    8fc8:	898b      	ldrh	r3, [r1, #12]
    8fca:	b5f0      	push	{r4, r5, r6, r7, lr}
    8fcc:	460c      	mov	r4, r1
    8fce:	b29a      	uxth	r2, r3
    8fd0:	b091      	sub	sp, #68	; 0x44
    8fd2:	f012 0f02 	tst.w	r2, #2
    8fd6:	4605      	mov	r5, r0
    8fd8:	d141      	bne.n	905e <__smakebuf_r+0x96>
    8fda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    8fde:	2900      	cmp	r1, #0
    8fe0:	db18      	blt.n	9014 <__smakebuf_r+0x4c>
    8fe2:	aa01      	add	r2, sp, #4
    8fe4:	f001 faaa 	bl	a53c <_fstat_r>
    8fe8:	2800      	cmp	r0, #0
    8fea:	db11      	blt.n	9010 <__smakebuf_r+0x48>
    8fec:	9b02      	ldr	r3, [sp, #8]
    8fee:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    8ff2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    8ff6:	bf14      	ite	ne
    8ff8:	2700      	movne	r7, #0
    8ffa:	2701      	moveq	r7, #1
    8ffc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    9000:	d040      	beq.n	9084 <__smakebuf_r+0xbc>
    9002:	89a3      	ldrh	r3, [r4, #12]
    9004:	f44f 6680 	mov.w	r6, #1024	; 0x400
    9008:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    900c:	81a3      	strh	r3, [r4, #12]
    900e:	e00b      	b.n	9028 <__smakebuf_r+0x60>
    9010:	89a3      	ldrh	r3, [r4, #12]
    9012:	b29a      	uxth	r2, r3
    9014:	f012 0f80 	tst.w	r2, #128	; 0x80
    9018:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    901c:	bf0c      	ite	eq
    901e:	f44f 6680 	moveq.w	r6, #1024	; 0x400
    9022:	2640      	movne	r6, #64	; 0x40
    9024:	2700      	movs	r7, #0
    9026:	81a3      	strh	r3, [r4, #12]
    9028:	4628      	mov	r0, r5
    902a:	4631      	mov	r1, r6
    902c:	f7fa fe80 	bl	3d30 <_malloc_r>
    9030:	b170      	cbz	r0, 9050 <__smakebuf_r+0x88>
    9032:	89a1      	ldrh	r1, [r4, #12]
    9034:	f248 7299 	movw	r2, #34713	; 0x8799
    9038:	f2c0 0200 	movt	r2, #0
    903c:	6120      	str	r0, [r4, #16]
    903e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
    9042:	6166      	str	r6, [r4, #20]
    9044:	62aa      	str	r2, [r5, #40]	; 0x28
    9046:	81a1      	strh	r1, [r4, #12]
    9048:	6020      	str	r0, [r4, #0]
    904a:	b97f      	cbnz	r7, 906c <__smakebuf_r+0xa4>
    904c:	b011      	add	sp, #68	; 0x44
    904e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9050:	89a3      	ldrh	r3, [r4, #12]
    9052:	f413 7f00 	tst.w	r3, #512	; 0x200
    9056:	d1f9      	bne.n	904c <__smakebuf_r+0x84>
    9058:	f043 0302 	orr.w	r3, r3, #2
    905c:	81a3      	strh	r3, [r4, #12]
    905e:	f104 0347 	add.w	r3, r4, #71	; 0x47
    9062:	6123      	str	r3, [r4, #16]
    9064:	6023      	str	r3, [r4, #0]
    9066:	2301      	movs	r3, #1
    9068:	6163      	str	r3, [r4, #20]
    906a:	e7ef      	b.n	904c <__smakebuf_r+0x84>
    906c:	4628      	mov	r0, r5
    906e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    9072:	f001 fa79 	bl	a568 <_isatty_r>
    9076:	2800      	cmp	r0, #0
    9078:	d0e8      	beq.n	904c <__smakebuf_r+0x84>
    907a:	89a3      	ldrh	r3, [r4, #12]
    907c:	f043 0301 	orr.w	r3, r3, #1
    9080:	81a3      	strh	r3, [r4, #12]
    9082:	e7e3      	b.n	904c <__smakebuf_r+0x84>
    9084:	f24a 1389 	movw	r3, #41353	; 0xa189
    9088:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    908a:	f2c0 0300 	movt	r3, #0
    908e:	429a      	cmp	r2, r3
    9090:	d1b7      	bne.n	9002 <__smakebuf_r+0x3a>
    9092:	89a2      	ldrh	r2, [r4, #12]
    9094:	f44f 6380 	mov.w	r3, #1024	; 0x400
    9098:	461e      	mov	r6, r3
    909a:	6523      	str	r3, [r4, #80]	; 0x50
    909c:	ea42 0303 	orr.w	r3, r2, r3
    90a0:	81a3      	strh	r3, [r4, #12]
    90a2:	e7c1      	b.n	9028 <__smakebuf_r+0x60>

000090a4 <memchr>:
    90a4:	f010 0f03 	tst.w	r0, #3
    90a8:	b2c9      	uxtb	r1, r1
    90aa:	b410      	push	{r4}
    90ac:	d010      	beq.n	90d0 <memchr+0x2c>
    90ae:	2a00      	cmp	r2, #0
    90b0:	d02f      	beq.n	9112 <memchr+0x6e>
    90b2:	7803      	ldrb	r3, [r0, #0]
    90b4:	428b      	cmp	r3, r1
    90b6:	d02a      	beq.n	910e <memchr+0x6a>
    90b8:	3a01      	subs	r2, #1
    90ba:	e005      	b.n	90c8 <memchr+0x24>
    90bc:	2a00      	cmp	r2, #0
    90be:	d028      	beq.n	9112 <memchr+0x6e>
    90c0:	7803      	ldrb	r3, [r0, #0]
    90c2:	3a01      	subs	r2, #1
    90c4:	428b      	cmp	r3, r1
    90c6:	d022      	beq.n	910e <memchr+0x6a>
    90c8:	3001      	adds	r0, #1
    90ca:	f010 0f03 	tst.w	r0, #3
    90ce:	d1f5      	bne.n	90bc <memchr+0x18>
    90d0:	2a03      	cmp	r2, #3
    90d2:	d911      	bls.n	90f8 <memchr+0x54>
    90d4:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
    90d8:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
    90dc:	6803      	ldr	r3, [r0, #0]
    90de:	ea84 0303 	eor.w	r3, r4, r3
    90e2:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
    90e6:	ea2c 0303 	bic.w	r3, ip, r3
    90ea:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
    90ee:	d103      	bne.n	90f8 <memchr+0x54>
    90f0:	3a04      	subs	r2, #4
    90f2:	3004      	adds	r0, #4
    90f4:	2a03      	cmp	r2, #3
    90f6:	d8f1      	bhi.n	90dc <memchr+0x38>
    90f8:	b15a      	cbz	r2, 9112 <memchr+0x6e>
    90fa:	7803      	ldrb	r3, [r0, #0]
    90fc:	428b      	cmp	r3, r1
    90fe:	d006      	beq.n	910e <memchr+0x6a>
    9100:	3a01      	subs	r2, #1
    9102:	b132      	cbz	r2, 9112 <memchr+0x6e>
    9104:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    9108:	3a01      	subs	r2, #1
    910a:	428b      	cmp	r3, r1
    910c:	d1f9      	bne.n	9102 <memchr+0x5e>
    910e:	bc10      	pop	{r4}
    9110:	4770      	bx	lr
    9112:	2000      	movs	r0, #0
    9114:	e7fb      	b.n	910e <memchr+0x6a>
    9116:	bf00      	nop

00009118 <memcpy>:
    9118:	2a03      	cmp	r2, #3
    911a:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    911e:	d80b      	bhi.n	9138 <memcpy+0x20>
    9120:	b13a      	cbz	r2, 9132 <memcpy+0x1a>
    9122:	2300      	movs	r3, #0
    9124:	f811 c003 	ldrb.w	ip, [r1, r3]
    9128:	f800 c003 	strb.w	ip, [r0, r3]
    912c:	3301      	adds	r3, #1
    912e:	4293      	cmp	r3, r2
    9130:	d1f8      	bne.n	9124 <memcpy+0xc>
    9132:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    9136:	4770      	bx	lr
    9138:	1882      	adds	r2, r0, r2
    913a:	460c      	mov	r4, r1
    913c:	4603      	mov	r3, r0
    913e:	e003      	b.n	9148 <memcpy+0x30>
    9140:	f814 1c01 	ldrb.w	r1, [r4, #-1]
    9144:	f803 1c01 	strb.w	r1, [r3, #-1]
    9148:	f003 0603 	and.w	r6, r3, #3
    914c:	4619      	mov	r1, r3
    914e:	46a4      	mov	ip, r4
    9150:	3301      	adds	r3, #1
    9152:	3401      	adds	r4, #1
    9154:	2e00      	cmp	r6, #0
    9156:	d1f3      	bne.n	9140 <memcpy+0x28>
    9158:	f01c 0403 	ands.w	r4, ip, #3
    915c:	4663      	mov	r3, ip
    915e:	bf08      	it	eq
    9160:	ebc1 0c02 	rsbeq	ip, r1, r2
    9164:	d068      	beq.n	9238 <memcpy+0x120>
    9166:	4265      	negs	r5, r4
    9168:	f1c4 0a04 	rsb	sl, r4, #4
    916c:	eb0c 0705 	add.w	r7, ip, r5
    9170:	4633      	mov	r3, r6
    9172:	ea4f 0aca 	mov.w	sl, sl, lsl #3
    9176:	f85c 6005 	ldr.w	r6, [ip, r5]
    917a:	ea4f 08c4 	mov.w	r8, r4, lsl #3
    917e:	1a55      	subs	r5, r2, r1
    9180:	e008      	b.n	9194 <memcpy+0x7c>
    9182:	f857 4f04 	ldr.w	r4, [r7, #4]!
    9186:	4626      	mov	r6, r4
    9188:	fa04 f40a 	lsl.w	r4, r4, sl
    918c:	ea49 0404 	orr.w	r4, r9, r4
    9190:	50cc      	str	r4, [r1, r3]
    9192:	3304      	adds	r3, #4
    9194:	185c      	adds	r4, r3, r1
    9196:	2d03      	cmp	r5, #3
    9198:	fa26 f908 	lsr.w	r9, r6, r8
    919c:	f1a5 0504 	sub.w	r5, r5, #4
    91a0:	eb0c 0603 	add.w	r6, ip, r3
    91a4:	dced      	bgt.n	9182 <memcpy+0x6a>
    91a6:	2300      	movs	r3, #0
    91a8:	e002      	b.n	91b0 <memcpy+0x98>
    91aa:	5cf1      	ldrb	r1, [r6, r3]
    91ac:	54e1      	strb	r1, [r4, r3]
    91ae:	3301      	adds	r3, #1
    91b0:	1919      	adds	r1, r3, r4
    91b2:	4291      	cmp	r1, r2
    91b4:	d3f9      	bcc.n	91aa <memcpy+0x92>
    91b6:	e7bc      	b.n	9132 <memcpy+0x1a>
    91b8:	f853 4c40 	ldr.w	r4, [r3, #-64]
    91bc:	f841 4c40 	str.w	r4, [r1, #-64]
    91c0:	f853 4c3c 	ldr.w	r4, [r3, #-60]
    91c4:	f841 4c3c 	str.w	r4, [r1, #-60]
    91c8:	f853 4c38 	ldr.w	r4, [r3, #-56]
    91cc:	f841 4c38 	str.w	r4, [r1, #-56]
    91d0:	f853 4c34 	ldr.w	r4, [r3, #-52]
    91d4:	f841 4c34 	str.w	r4, [r1, #-52]
    91d8:	f853 4c30 	ldr.w	r4, [r3, #-48]
    91dc:	f841 4c30 	str.w	r4, [r1, #-48]
    91e0:	f853 4c2c 	ldr.w	r4, [r3, #-44]
    91e4:	f841 4c2c 	str.w	r4, [r1, #-44]
    91e8:	f853 4c28 	ldr.w	r4, [r3, #-40]
    91ec:	f841 4c28 	str.w	r4, [r1, #-40]
    91f0:	f853 4c24 	ldr.w	r4, [r3, #-36]
    91f4:	f841 4c24 	str.w	r4, [r1, #-36]
    91f8:	f853 4c20 	ldr.w	r4, [r3, #-32]
    91fc:	f841 4c20 	str.w	r4, [r1, #-32]
    9200:	f853 4c1c 	ldr.w	r4, [r3, #-28]
    9204:	f841 4c1c 	str.w	r4, [r1, #-28]
    9208:	f853 4c18 	ldr.w	r4, [r3, #-24]
    920c:	f841 4c18 	str.w	r4, [r1, #-24]
    9210:	f853 4c14 	ldr.w	r4, [r3, #-20]
    9214:	f841 4c14 	str.w	r4, [r1, #-20]
    9218:	f853 4c10 	ldr.w	r4, [r3, #-16]
    921c:	f841 4c10 	str.w	r4, [r1, #-16]
    9220:	f853 4c0c 	ldr.w	r4, [r3, #-12]
    9224:	f841 4c0c 	str.w	r4, [r1, #-12]
    9228:	f853 4c08 	ldr.w	r4, [r3, #-8]
    922c:	f841 4c08 	str.w	r4, [r1, #-8]
    9230:	f853 4c04 	ldr.w	r4, [r3, #-4]
    9234:	f841 4c04 	str.w	r4, [r1, #-4]
    9238:	461c      	mov	r4, r3
    923a:	460d      	mov	r5, r1
    923c:	3340      	adds	r3, #64	; 0x40
    923e:	3140      	adds	r1, #64	; 0x40
    9240:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
    9244:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
    9248:	dcb6      	bgt.n	91b8 <memcpy+0xa0>
    924a:	4621      	mov	r1, r4
    924c:	462b      	mov	r3, r5
    924e:	1b54      	subs	r4, r2, r5
    9250:	e00f      	b.n	9272 <memcpy+0x15a>
    9252:	f851 5c10 	ldr.w	r5, [r1, #-16]
    9256:	f843 5c10 	str.w	r5, [r3, #-16]
    925a:	f851 5c0c 	ldr.w	r5, [r1, #-12]
    925e:	f843 5c0c 	str.w	r5, [r3, #-12]
    9262:	f851 5c08 	ldr.w	r5, [r1, #-8]
    9266:	f843 5c08 	str.w	r5, [r3, #-8]
    926a:	f851 5c04 	ldr.w	r5, [r1, #-4]
    926e:	f843 5c04 	str.w	r5, [r3, #-4]
    9272:	2c0f      	cmp	r4, #15
    9274:	460d      	mov	r5, r1
    9276:	469c      	mov	ip, r3
    9278:	f101 0110 	add.w	r1, r1, #16
    927c:	f103 0310 	add.w	r3, r3, #16
    9280:	f1a4 0410 	sub.w	r4, r4, #16
    9284:	dce5      	bgt.n	9252 <memcpy+0x13a>
    9286:	ebcc 0102 	rsb	r1, ip, r2
    928a:	2300      	movs	r3, #0
    928c:	e003      	b.n	9296 <memcpy+0x17e>
    928e:	58ec      	ldr	r4, [r5, r3]
    9290:	f84c 4003 	str.w	r4, [ip, r3]
    9294:	3304      	adds	r3, #4
    9296:	195e      	adds	r6, r3, r5
    9298:	2903      	cmp	r1, #3
    929a:	eb03 040c 	add.w	r4, r3, ip
    929e:	f1a1 0104 	sub.w	r1, r1, #4
    92a2:	dcf4      	bgt.n	928e <memcpy+0x176>
    92a4:	e77f      	b.n	91a6 <memcpy+0x8e>
    92a6:	bf00      	nop

000092a8 <memmove>:
    92a8:	4288      	cmp	r0, r1
    92aa:	468c      	mov	ip, r1
    92ac:	b470      	push	{r4, r5, r6}
    92ae:	4605      	mov	r5, r0
    92b0:	4614      	mov	r4, r2
    92b2:	d90e      	bls.n	92d2 <memmove+0x2a>
    92b4:	188b      	adds	r3, r1, r2
    92b6:	4298      	cmp	r0, r3
    92b8:	d20b      	bcs.n	92d2 <memmove+0x2a>
    92ba:	b142      	cbz	r2, 92ce <memmove+0x26>
    92bc:	ebc2 0c03 	rsb	ip, r2, r3
    92c0:	4601      	mov	r1, r0
    92c2:	1e53      	subs	r3, r2, #1
    92c4:	f81c 2003 	ldrb.w	r2, [ip, r3]
    92c8:	54ca      	strb	r2, [r1, r3]
    92ca:	3b01      	subs	r3, #1
    92cc:	d2fa      	bcs.n	92c4 <memmove+0x1c>
    92ce:	bc70      	pop	{r4, r5, r6}
    92d0:	4770      	bx	lr
    92d2:	2a0f      	cmp	r2, #15
    92d4:	d809      	bhi.n	92ea <memmove+0x42>
    92d6:	2c00      	cmp	r4, #0
    92d8:	d0f9      	beq.n	92ce <memmove+0x26>
    92da:	2300      	movs	r3, #0
    92dc:	f81c 2003 	ldrb.w	r2, [ip, r3]
    92e0:	54ea      	strb	r2, [r5, r3]
    92e2:	3301      	adds	r3, #1
    92e4:	42a3      	cmp	r3, r4
    92e6:	d1f9      	bne.n	92dc <memmove+0x34>
    92e8:	e7f1      	b.n	92ce <memmove+0x26>
    92ea:	ea41 0300 	orr.w	r3, r1, r0
    92ee:	f013 0f03 	tst.w	r3, #3
    92f2:	d1f0      	bne.n	92d6 <memmove+0x2e>
    92f4:	4694      	mov	ip, r2
    92f6:	460c      	mov	r4, r1
    92f8:	4603      	mov	r3, r0
    92fa:	6825      	ldr	r5, [r4, #0]
    92fc:	f1ac 0c10 	sub.w	ip, ip, #16
    9300:	601d      	str	r5, [r3, #0]
    9302:	6865      	ldr	r5, [r4, #4]
    9304:	605d      	str	r5, [r3, #4]
    9306:	68a5      	ldr	r5, [r4, #8]
    9308:	609d      	str	r5, [r3, #8]
    930a:	68e5      	ldr	r5, [r4, #12]
    930c:	3410      	adds	r4, #16
    930e:	60dd      	str	r5, [r3, #12]
    9310:	3310      	adds	r3, #16
    9312:	f1bc 0f0f 	cmp.w	ip, #15
    9316:	d8f0      	bhi.n	92fa <memmove+0x52>
    9318:	3a10      	subs	r2, #16
    931a:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    931e:	f10c 0501 	add.w	r5, ip, #1
    9322:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
    9326:	012d      	lsls	r5, r5, #4
    9328:	eb02 160c 	add.w	r6, r2, ip, lsl #4
    932c:	eb01 0c05 	add.w	ip, r1, r5
    9330:	1945      	adds	r5, r0, r5
    9332:	2e03      	cmp	r6, #3
    9334:	4634      	mov	r4, r6
    9336:	d9ce      	bls.n	92d6 <memmove+0x2e>
    9338:	2300      	movs	r3, #0
    933a:	f85c 2003 	ldr.w	r2, [ip, r3]
    933e:	50ea      	str	r2, [r5, r3]
    9340:	3304      	adds	r3, #4
    9342:	1af2      	subs	r2, r6, r3
    9344:	2a03      	cmp	r2, #3
    9346:	d8f8      	bhi.n	933a <memmove+0x92>
    9348:	3e04      	subs	r6, #4
    934a:	08b3      	lsrs	r3, r6, #2
    934c:	1c5a      	adds	r2, r3, #1
    934e:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
    9352:	0092      	lsls	r2, r2, #2
    9354:	4494      	add	ip, r2
    9356:	eb06 0483 	add.w	r4, r6, r3, lsl #2
    935a:	18ad      	adds	r5, r5, r2
    935c:	e7bb      	b.n	92d6 <memmove+0x2e>
    935e:	bf00      	nop

00009360 <memset>:
    9360:	2a03      	cmp	r2, #3
    9362:	b2c9      	uxtb	r1, r1
    9364:	b430      	push	{r4, r5}
    9366:	d807      	bhi.n	9378 <memset+0x18>
    9368:	b122      	cbz	r2, 9374 <memset+0x14>
    936a:	2300      	movs	r3, #0
    936c:	54c1      	strb	r1, [r0, r3]
    936e:	3301      	adds	r3, #1
    9370:	4293      	cmp	r3, r2
    9372:	d1fb      	bne.n	936c <memset+0xc>
    9374:	bc30      	pop	{r4, r5}
    9376:	4770      	bx	lr
    9378:	eb00 0c02 	add.w	ip, r0, r2
    937c:	4603      	mov	r3, r0
    937e:	e001      	b.n	9384 <memset+0x24>
    9380:	f803 1c01 	strb.w	r1, [r3, #-1]
    9384:	f003 0403 	and.w	r4, r3, #3
    9388:	461a      	mov	r2, r3
    938a:	3301      	adds	r3, #1
    938c:	2c00      	cmp	r4, #0
    938e:	d1f7      	bne.n	9380 <memset+0x20>
    9390:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    9394:	ebc2 040c 	rsb	r4, r2, ip
    9398:	fb03 f301 	mul.w	r3, r3, r1
    939c:	e01f      	b.n	93de <memset+0x7e>
    939e:	f842 3c40 	str.w	r3, [r2, #-64]
    93a2:	f842 3c3c 	str.w	r3, [r2, #-60]
    93a6:	f842 3c38 	str.w	r3, [r2, #-56]
    93aa:	f842 3c34 	str.w	r3, [r2, #-52]
    93ae:	f842 3c30 	str.w	r3, [r2, #-48]
    93b2:	f842 3c2c 	str.w	r3, [r2, #-44]
    93b6:	f842 3c28 	str.w	r3, [r2, #-40]
    93ba:	f842 3c24 	str.w	r3, [r2, #-36]
    93be:	f842 3c20 	str.w	r3, [r2, #-32]
    93c2:	f842 3c1c 	str.w	r3, [r2, #-28]
    93c6:	f842 3c18 	str.w	r3, [r2, #-24]
    93ca:	f842 3c14 	str.w	r3, [r2, #-20]
    93ce:	f842 3c10 	str.w	r3, [r2, #-16]
    93d2:	f842 3c0c 	str.w	r3, [r2, #-12]
    93d6:	f842 3c08 	str.w	r3, [r2, #-8]
    93da:	f842 3c04 	str.w	r3, [r2, #-4]
    93de:	4615      	mov	r5, r2
    93e0:	3240      	adds	r2, #64	; 0x40
    93e2:	2c3f      	cmp	r4, #63	; 0x3f
    93e4:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    93e8:	dcd9      	bgt.n	939e <memset+0x3e>
    93ea:	462a      	mov	r2, r5
    93ec:	ebc5 040c 	rsb	r4, r5, ip
    93f0:	e007      	b.n	9402 <memset+0xa2>
    93f2:	f842 3c10 	str.w	r3, [r2, #-16]
    93f6:	f842 3c0c 	str.w	r3, [r2, #-12]
    93fa:	f842 3c08 	str.w	r3, [r2, #-8]
    93fe:	f842 3c04 	str.w	r3, [r2, #-4]
    9402:	4615      	mov	r5, r2
    9404:	3210      	adds	r2, #16
    9406:	2c0f      	cmp	r4, #15
    9408:	f1a4 0410 	sub.w	r4, r4, #16
    940c:	dcf1      	bgt.n	93f2 <memset+0x92>
    940e:	462a      	mov	r2, r5
    9410:	ebc5 050c 	rsb	r5, r5, ip
    9414:	e001      	b.n	941a <memset+0xba>
    9416:	f842 3c04 	str.w	r3, [r2, #-4]
    941a:	4614      	mov	r4, r2
    941c:	3204      	adds	r2, #4
    941e:	2d03      	cmp	r5, #3
    9420:	f1a5 0504 	sub.w	r5, r5, #4
    9424:	dcf7      	bgt.n	9416 <memset+0xb6>
    9426:	e001      	b.n	942c <memset+0xcc>
    9428:	f804 1b01 	strb.w	r1, [r4], #1
    942c:	4564      	cmp	r4, ip
    942e:	d3fb      	bcc.n	9428 <memset+0xc8>
    9430:	e7a0      	b.n	9374 <memset+0x14>
    9432:	bf00      	nop

00009434 <__hi0bits>:
    9434:	0c02      	lsrs	r2, r0, #16
    9436:	4603      	mov	r3, r0
    9438:	0412      	lsls	r2, r2, #16
    943a:	b1b2      	cbz	r2, 946a <__hi0bits+0x36>
    943c:	2000      	movs	r0, #0
    943e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
    9442:	d101      	bne.n	9448 <__hi0bits+0x14>
    9444:	3008      	adds	r0, #8
    9446:	021b      	lsls	r3, r3, #8
    9448:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
    944c:	d101      	bne.n	9452 <__hi0bits+0x1e>
    944e:	3004      	adds	r0, #4
    9450:	011b      	lsls	r3, r3, #4
    9452:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
    9456:	d101      	bne.n	945c <__hi0bits+0x28>
    9458:	3002      	adds	r0, #2
    945a:	009b      	lsls	r3, r3, #2
    945c:	2b00      	cmp	r3, #0
    945e:	db03      	blt.n	9468 <__hi0bits+0x34>
    9460:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
    9464:	d004      	beq.n	9470 <__hi0bits+0x3c>
    9466:	3001      	adds	r0, #1
    9468:	4770      	bx	lr
    946a:	0403      	lsls	r3, r0, #16
    946c:	2010      	movs	r0, #16
    946e:	e7e6      	b.n	943e <__hi0bits+0xa>
    9470:	2020      	movs	r0, #32
    9472:	4770      	bx	lr

00009474 <__lo0bits>:
    9474:	6803      	ldr	r3, [r0, #0]
    9476:	4602      	mov	r2, r0
    9478:	f013 0007 	ands.w	r0, r3, #7
    947c:	d009      	beq.n	9492 <__lo0bits+0x1e>
    947e:	f013 0f01 	tst.w	r3, #1
    9482:	d121      	bne.n	94c8 <__lo0bits+0x54>
    9484:	f013 0f02 	tst.w	r3, #2
    9488:	d122      	bne.n	94d0 <__lo0bits+0x5c>
    948a:	089b      	lsrs	r3, r3, #2
    948c:	2002      	movs	r0, #2
    948e:	6013      	str	r3, [r2, #0]
    9490:	4770      	bx	lr
    9492:	b299      	uxth	r1, r3
    9494:	b909      	cbnz	r1, 949a <__lo0bits+0x26>
    9496:	0c1b      	lsrs	r3, r3, #16
    9498:	2010      	movs	r0, #16
    949a:	f013 0fff 	tst.w	r3, #255	; 0xff
    949e:	d101      	bne.n	94a4 <__lo0bits+0x30>
    94a0:	3008      	adds	r0, #8
    94a2:	0a1b      	lsrs	r3, r3, #8
    94a4:	f013 0f0f 	tst.w	r3, #15
    94a8:	d101      	bne.n	94ae <__lo0bits+0x3a>
    94aa:	3004      	adds	r0, #4
    94ac:	091b      	lsrs	r3, r3, #4
    94ae:	f013 0f03 	tst.w	r3, #3
    94b2:	d101      	bne.n	94b8 <__lo0bits+0x44>
    94b4:	3002      	adds	r0, #2
    94b6:	089b      	lsrs	r3, r3, #2
    94b8:	f013 0f01 	tst.w	r3, #1
    94bc:	d102      	bne.n	94c4 <__lo0bits+0x50>
    94be:	085b      	lsrs	r3, r3, #1
    94c0:	d004      	beq.n	94cc <__lo0bits+0x58>
    94c2:	3001      	adds	r0, #1
    94c4:	6013      	str	r3, [r2, #0]
    94c6:	4770      	bx	lr
    94c8:	2000      	movs	r0, #0
    94ca:	4770      	bx	lr
    94cc:	2020      	movs	r0, #32
    94ce:	4770      	bx	lr
    94d0:	085b      	lsrs	r3, r3, #1
    94d2:	2001      	movs	r0, #1
    94d4:	6013      	str	r3, [r2, #0]
    94d6:	4770      	bx	lr

000094d8 <__mcmp>:
    94d8:	4603      	mov	r3, r0
    94da:	690a      	ldr	r2, [r1, #16]
    94dc:	6900      	ldr	r0, [r0, #16]
    94de:	b410      	push	{r4}
    94e0:	1a80      	subs	r0, r0, r2
    94e2:	d111      	bne.n	9508 <__mcmp+0x30>
    94e4:	3204      	adds	r2, #4
    94e6:	f103 0c14 	add.w	ip, r3, #20
    94ea:	0092      	lsls	r2, r2, #2
    94ec:	189b      	adds	r3, r3, r2
    94ee:	1889      	adds	r1, r1, r2
    94f0:	3104      	adds	r1, #4
    94f2:	3304      	adds	r3, #4
    94f4:	f853 4c04 	ldr.w	r4, [r3, #-4]
    94f8:	3b04      	subs	r3, #4
    94fa:	f851 2c04 	ldr.w	r2, [r1, #-4]
    94fe:	3904      	subs	r1, #4
    9500:	4294      	cmp	r4, r2
    9502:	d103      	bne.n	950c <__mcmp+0x34>
    9504:	459c      	cmp	ip, r3
    9506:	d3f5      	bcc.n	94f4 <__mcmp+0x1c>
    9508:	bc10      	pop	{r4}
    950a:	4770      	bx	lr
    950c:	bf38      	it	cc
    950e:	f04f 30ff 	movcc.w	r0, #4294967295
    9512:	d3f9      	bcc.n	9508 <__mcmp+0x30>
    9514:	2001      	movs	r0, #1
    9516:	e7f7      	b.n	9508 <__mcmp+0x30>

00009518 <__ulp>:
    9518:	f240 0300 	movw	r3, #0
    951c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    9520:	ea01 0303 	and.w	r3, r1, r3
    9524:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
    9528:	2b00      	cmp	r3, #0
    952a:	dd02      	ble.n	9532 <__ulp+0x1a>
    952c:	4619      	mov	r1, r3
    952e:	2000      	movs	r0, #0
    9530:	4770      	bx	lr
    9532:	425b      	negs	r3, r3
    9534:	151b      	asrs	r3, r3, #20
    9536:	2b13      	cmp	r3, #19
    9538:	dd0e      	ble.n	9558 <__ulp+0x40>
    953a:	3b14      	subs	r3, #20
    953c:	2b1e      	cmp	r3, #30
    953e:	dd03      	ble.n	9548 <__ulp+0x30>
    9540:	2301      	movs	r3, #1
    9542:	2100      	movs	r1, #0
    9544:	4618      	mov	r0, r3
    9546:	4770      	bx	lr
    9548:	2201      	movs	r2, #1
    954a:	f1c3 031f 	rsb	r3, r3, #31
    954e:	2100      	movs	r1, #0
    9550:	fa12 f303 	lsls.w	r3, r2, r3
    9554:	4618      	mov	r0, r3
    9556:	4770      	bx	lr
    9558:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    955c:	2000      	movs	r0, #0
    955e:	fa52 f103 	asrs.w	r1, r2, r3
    9562:	4770      	bx	lr

00009564 <__b2d>:
    9564:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9568:	6904      	ldr	r4, [r0, #16]
    956a:	f100 0614 	add.w	r6, r0, #20
    956e:	460f      	mov	r7, r1
    9570:	3404      	adds	r4, #4
    9572:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
    9576:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    957a:	46a0      	mov	r8, r4
    957c:	4628      	mov	r0, r5
    957e:	f7ff ff59 	bl	9434 <__hi0bits>
    9582:	280a      	cmp	r0, #10
    9584:	f1c0 0320 	rsb	r3, r0, #32
    9588:	603b      	str	r3, [r7, #0]
    958a:	dc14      	bgt.n	95b6 <__b2d+0x52>
    958c:	42a6      	cmp	r6, r4
    958e:	f1c0 030b 	rsb	r3, r0, #11
    9592:	d237      	bcs.n	9604 <__b2d+0xa0>
    9594:	f854 1c04 	ldr.w	r1, [r4, #-4]
    9598:	40d9      	lsrs	r1, r3
    959a:	fa25 fc03 	lsr.w	ip, r5, r3
    959e:	3015      	adds	r0, #21
    95a0:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
    95a4:	4085      	lsls	r5, r0
    95a6:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
    95aa:	ea41 0205 	orr.w	r2, r1, r5
    95ae:	4610      	mov	r0, r2
    95b0:	4619      	mov	r1, r3
    95b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    95b6:	42a6      	cmp	r6, r4
    95b8:	d320      	bcc.n	95fc <__b2d+0x98>
    95ba:	2100      	movs	r1, #0
    95bc:	380b      	subs	r0, #11
    95be:	bf02      	ittt	eq
    95c0:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
    95c4:	460a      	moveq	r2, r1
    95c6:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
    95ca:	d0f0      	beq.n	95ae <__b2d+0x4a>
    95cc:	42b4      	cmp	r4, r6
    95ce:	f1c0 0320 	rsb	r3, r0, #32
    95d2:	d919      	bls.n	9608 <__b2d+0xa4>
    95d4:	f854 4c04 	ldr.w	r4, [r4, #-4]
    95d8:	40dc      	lsrs	r4, r3
    95da:	4085      	lsls	r5, r0
    95dc:	fa21 fc03 	lsr.w	ip, r1, r3
    95e0:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
    95e4:	fa11 f000 	lsls.w	r0, r1, r0
    95e8:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
    95ec:	ea44 0200 	orr.w	r2, r4, r0
    95f0:	ea45 030c 	orr.w	r3, r5, ip
    95f4:	4610      	mov	r0, r2
    95f6:	4619      	mov	r1, r3
    95f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    95fc:	f854 1c04 	ldr.w	r1, [r4, #-4]
    9600:	3c04      	subs	r4, #4
    9602:	e7db      	b.n	95bc <__b2d+0x58>
    9604:	2100      	movs	r1, #0
    9606:	e7c8      	b.n	959a <__b2d+0x36>
    9608:	2400      	movs	r4, #0
    960a:	e7e6      	b.n	95da <__b2d+0x76>

0000960c <__ratio>:
    960c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    9610:	b083      	sub	sp, #12
    9612:	460e      	mov	r6, r1
    9614:	a901      	add	r1, sp, #4
    9616:	4607      	mov	r7, r0
    9618:	f7ff ffa4 	bl	9564 <__b2d>
    961c:	460d      	mov	r5, r1
    961e:	4604      	mov	r4, r0
    9620:	4669      	mov	r1, sp
    9622:	4630      	mov	r0, r6
    9624:	f7ff ff9e 	bl	9564 <__b2d>
    9628:	f8dd c004 	ldr.w	ip, [sp, #4]
    962c:	46a9      	mov	r9, r5
    962e:	46a0      	mov	r8, r4
    9630:	460b      	mov	r3, r1
    9632:	4602      	mov	r2, r0
    9634:	6931      	ldr	r1, [r6, #16]
    9636:	4616      	mov	r6, r2
    9638:	6938      	ldr	r0, [r7, #16]
    963a:	461f      	mov	r7, r3
    963c:	1a40      	subs	r0, r0, r1
    963e:	9900      	ldr	r1, [sp, #0]
    9640:	ebc1 010c 	rsb	r1, r1, ip
    9644:	eb01 1140 	add.w	r1, r1, r0, lsl #5
    9648:	2900      	cmp	r1, #0
    964a:	bfc9      	itett	gt
    964c:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
    9650:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
    9654:	4624      	movgt	r4, r4
    9656:	464d      	movgt	r5, r9
    9658:	bfdc      	itt	le
    965a:	4612      	movle	r2, r2
    965c:	463b      	movle	r3, r7
    965e:	4620      	mov	r0, r4
    9660:	4629      	mov	r1, r5
    9662:	f7fa f975 	bl	3950 <__aeabi_ddiv>
    9666:	b003      	add	sp, #12
    9668:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0000966c <_mprec_log10>:
    966c:	2817      	cmp	r0, #23
    966e:	b510      	push	{r4, lr}
    9670:	4604      	mov	r4, r0
    9672:	dd0e      	ble.n	9692 <_mprec_log10+0x26>
    9674:	f240 0100 	movw	r1, #0
    9678:	2000      	movs	r0, #0
    967a:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    967e:	f240 0300 	movw	r3, #0
    9682:	2200      	movs	r2, #0
    9684:	f2c4 0324 	movt	r3, #16420	; 0x4024
    9688:	f7fa f838 	bl	36fc <__aeabi_dmul>
    968c:	3c01      	subs	r4, #1
    968e:	d1f6      	bne.n	967e <_mprec_log10+0x12>
    9690:	bd10      	pop	{r4, pc}
    9692:	f64c 0358 	movw	r3, #51288	; 0xc858
    9696:	f2c0 0300 	movt	r3, #0
    969a:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
    969e:	e9d3 0100 	ldrd	r0, r1, [r3]
    96a2:	bd10      	pop	{r4, pc}

000096a4 <__copybits>:
    96a4:	6913      	ldr	r3, [r2, #16]
    96a6:	3901      	subs	r1, #1
    96a8:	f102 0c14 	add.w	ip, r2, #20
    96ac:	b410      	push	{r4}
    96ae:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    96b2:	114c      	asrs	r4, r1, #5
    96b4:	3214      	adds	r2, #20
    96b6:	3401      	adds	r4, #1
    96b8:	4594      	cmp	ip, r2
    96ba:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    96be:	d20f      	bcs.n	96e0 <__copybits+0x3c>
    96c0:	2300      	movs	r3, #0
    96c2:	f85c 1003 	ldr.w	r1, [ip, r3]
    96c6:	50c1      	str	r1, [r0, r3]
    96c8:	3304      	adds	r3, #4
    96ca:	eb03 010c 	add.w	r1, r3, ip
    96ce:	428a      	cmp	r2, r1
    96d0:	d8f7      	bhi.n	96c2 <__copybits+0x1e>
    96d2:	ea6f 0c0c 	mvn.w	ip, ip
    96d6:	4462      	add	r2, ip
    96d8:	f022 0203 	bic.w	r2, r2, #3
    96dc:	3204      	adds	r2, #4
    96de:	1880      	adds	r0, r0, r2
    96e0:	4284      	cmp	r4, r0
    96e2:	d904      	bls.n	96ee <__copybits+0x4a>
    96e4:	2300      	movs	r3, #0
    96e6:	f840 3b04 	str.w	r3, [r0], #4
    96ea:	4284      	cmp	r4, r0
    96ec:	d8fb      	bhi.n	96e6 <__copybits+0x42>
    96ee:	bc10      	pop	{r4}
    96f0:	4770      	bx	lr
    96f2:	bf00      	nop

000096f4 <__any_on>:
    96f4:	6902      	ldr	r2, [r0, #16]
    96f6:	114b      	asrs	r3, r1, #5
    96f8:	429a      	cmp	r2, r3
    96fa:	db10      	blt.n	971e <__any_on+0x2a>
    96fc:	dd0e      	ble.n	971c <__any_on+0x28>
    96fe:	f011 011f 	ands.w	r1, r1, #31
    9702:	d00b      	beq.n	971c <__any_on+0x28>
    9704:	461a      	mov	r2, r3
    9706:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    970a:	695b      	ldr	r3, [r3, #20]
    970c:	fa23 fc01 	lsr.w	ip, r3, r1
    9710:	fa0c f101 	lsl.w	r1, ip, r1
    9714:	4299      	cmp	r1, r3
    9716:	d002      	beq.n	971e <__any_on+0x2a>
    9718:	2001      	movs	r0, #1
    971a:	4770      	bx	lr
    971c:	461a      	mov	r2, r3
    971e:	3204      	adds	r2, #4
    9720:	f100 0114 	add.w	r1, r0, #20
    9724:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    9728:	f103 0c04 	add.w	ip, r3, #4
    972c:	4561      	cmp	r1, ip
    972e:	d20b      	bcs.n	9748 <__any_on+0x54>
    9730:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    9734:	2a00      	cmp	r2, #0
    9736:	d1ef      	bne.n	9718 <__any_on+0x24>
    9738:	4299      	cmp	r1, r3
    973a:	d205      	bcs.n	9748 <__any_on+0x54>
    973c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
    9740:	2a00      	cmp	r2, #0
    9742:	d1e9      	bne.n	9718 <__any_on+0x24>
    9744:	4299      	cmp	r1, r3
    9746:	d3f9      	bcc.n	973c <__any_on+0x48>
    9748:	2000      	movs	r0, #0
    974a:	4770      	bx	lr

0000974c <_Bfree>:
    974c:	b530      	push	{r4, r5, lr}
    974e:	6a45      	ldr	r5, [r0, #36]	; 0x24
    9750:	b083      	sub	sp, #12
    9752:	4604      	mov	r4, r0
    9754:	b155      	cbz	r5, 976c <_Bfree+0x20>
    9756:	b139      	cbz	r1, 9768 <_Bfree+0x1c>
    9758:	6a63      	ldr	r3, [r4, #36]	; 0x24
    975a:	684a      	ldr	r2, [r1, #4]
    975c:	68db      	ldr	r3, [r3, #12]
    975e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    9762:	6008      	str	r0, [r1, #0]
    9764:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    9768:	b003      	add	sp, #12
    976a:	bd30      	pop	{r4, r5, pc}
    976c:	2010      	movs	r0, #16
    976e:	9101      	str	r1, [sp, #4]
    9770:	f7fa fad6 	bl	3d20 <malloc>
    9774:	9901      	ldr	r1, [sp, #4]
    9776:	6260      	str	r0, [r4, #36]	; 0x24
    9778:	60c5      	str	r5, [r0, #12]
    977a:	6045      	str	r5, [r0, #4]
    977c:	6085      	str	r5, [r0, #8]
    977e:	6005      	str	r5, [r0, #0]
    9780:	e7e9      	b.n	9756 <_Bfree+0xa>
    9782:	bf00      	nop

00009784 <_Balloc>:
    9784:	b570      	push	{r4, r5, r6, lr}
    9786:	6a44      	ldr	r4, [r0, #36]	; 0x24
    9788:	4606      	mov	r6, r0
    978a:	460d      	mov	r5, r1
    978c:	b164      	cbz	r4, 97a8 <_Balloc+0x24>
    978e:	68e2      	ldr	r2, [r4, #12]
    9790:	b1a2      	cbz	r2, 97bc <_Balloc+0x38>
    9792:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
    9796:	b1eb      	cbz	r3, 97d4 <_Balloc+0x50>
    9798:	6819      	ldr	r1, [r3, #0]
    979a:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
    979e:	2200      	movs	r2, #0
    97a0:	60da      	str	r2, [r3, #12]
    97a2:	611a      	str	r2, [r3, #16]
    97a4:	4618      	mov	r0, r3
    97a6:	bd70      	pop	{r4, r5, r6, pc}
    97a8:	2010      	movs	r0, #16
    97aa:	f7fa fab9 	bl	3d20 <malloc>
    97ae:	2300      	movs	r3, #0
    97b0:	4604      	mov	r4, r0
    97b2:	6270      	str	r0, [r6, #36]	; 0x24
    97b4:	60c3      	str	r3, [r0, #12]
    97b6:	6043      	str	r3, [r0, #4]
    97b8:	6083      	str	r3, [r0, #8]
    97ba:	6003      	str	r3, [r0, #0]
    97bc:	2210      	movs	r2, #16
    97be:	4630      	mov	r0, r6
    97c0:	2104      	movs	r1, #4
    97c2:	f000 fe13 	bl	a3ec <_calloc_r>
    97c6:	6a73      	ldr	r3, [r6, #36]	; 0x24
    97c8:	60e0      	str	r0, [r4, #12]
    97ca:	68da      	ldr	r2, [r3, #12]
    97cc:	2a00      	cmp	r2, #0
    97ce:	d1e0      	bne.n	9792 <_Balloc+0xe>
    97d0:	4613      	mov	r3, r2
    97d2:	e7e7      	b.n	97a4 <_Balloc+0x20>
    97d4:	2401      	movs	r4, #1
    97d6:	4630      	mov	r0, r6
    97d8:	4621      	mov	r1, r4
    97da:	40ac      	lsls	r4, r5
    97dc:	1d62      	adds	r2, r4, #5
    97de:	0092      	lsls	r2, r2, #2
    97e0:	f000 fe04 	bl	a3ec <_calloc_r>
    97e4:	4603      	mov	r3, r0
    97e6:	2800      	cmp	r0, #0
    97e8:	d0dc      	beq.n	97a4 <_Balloc+0x20>
    97ea:	6045      	str	r5, [r0, #4]
    97ec:	6084      	str	r4, [r0, #8]
    97ee:	e7d6      	b.n	979e <_Balloc+0x1a>

000097f0 <__d2b>:
    97f0:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    97f4:	b083      	sub	sp, #12
    97f6:	2101      	movs	r1, #1
    97f8:	461d      	mov	r5, r3
    97fa:	4614      	mov	r4, r2
    97fc:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    97fe:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    9800:	f7ff ffc0 	bl	9784 <_Balloc>
    9804:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
    9808:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
    980c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    9810:	4615      	mov	r5, r2
    9812:	ea5f 5a12 	movs.w	sl, r2, lsr #20
    9816:	9300      	str	r3, [sp, #0]
    9818:	bf1c      	itt	ne
    981a:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
    981e:	9300      	strne	r3, [sp, #0]
    9820:	4680      	mov	r8, r0
    9822:	2c00      	cmp	r4, #0
    9824:	d023      	beq.n	986e <__d2b+0x7e>
    9826:	a802      	add	r0, sp, #8
    9828:	f840 4d04 	str.w	r4, [r0, #-4]!
    982c:	f7ff fe22 	bl	9474 <__lo0bits>
    9830:	4603      	mov	r3, r0
    9832:	2800      	cmp	r0, #0
    9834:	d137      	bne.n	98a6 <__d2b+0xb6>
    9836:	9901      	ldr	r1, [sp, #4]
    9838:	9a00      	ldr	r2, [sp, #0]
    983a:	f8c8 1014 	str.w	r1, [r8, #20]
    983e:	2a00      	cmp	r2, #0
    9840:	bf14      	ite	ne
    9842:	2402      	movne	r4, #2
    9844:	2401      	moveq	r4, #1
    9846:	f8c8 2018 	str.w	r2, [r8, #24]
    984a:	f8c8 4010 	str.w	r4, [r8, #16]
    984e:	f1ba 0f00 	cmp.w	sl, #0
    9852:	d01b      	beq.n	988c <__d2b+0x9c>
    9854:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
    9858:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
    985c:	f1aa 0a03 	sub.w	sl, sl, #3
    9860:	4453      	add	r3, sl
    9862:	603b      	str	r3, [r7, #0]
    9864:	6032      	str	r2, [r6, #0]
    9866:	4640      	mov	r0, r8
    9868:	b003      	add	sp, #12
    986a:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    986e:	4668      	mov	r0, sp
    9870:	f7ff fe00 	bl	9474 <__lo0bits>
    9874:	2301      	movs	r3, #1
    9876:	461c      	mov	r4, r3
    9878:	f8c8 3010 	str.w	r3, [r8, #16]
    987c:	9b00      	ldr	r3, [sp, #0]
    987e:	f8c8 3014 	str.w	r3, [r8, #20]
    9882:	f100 0320 	add.w	r3, r0, #32
    9886:	f1ba 0f00 	cmp.w	sl, #0
    988a:	d1e3      	bne.n	9854 <__d2b+0x64>
    988c:	eb08 0284 	add.w	r2, r8, r4, lsl #2
    9890:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
    9894:	3b02      	subs	r3, #2
    9896:	603b      	str	r3, [r7, #0]
    9898:	6910      	ldr	r0, [r2, #16]
    989a:	f7ff fdcb 	bl	9434 <__hi0bits>
    989e:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
    98a2:	6030      	str	r0, [r6, #0]
    98a4:	e7df      	b.n	9866 <__d2b+0x76>
    98a6:	9a00      	ldr	r2, [sp, #0]
    98a8:	f1c0 0120 	rsb	r1, r0, #32
    98ac:	fa12 f101 	lsls.w	r1, r2, r1
    98b0:	40c2      	lsrs	r2, r0
    98b2:	9801      	ldr	r0, [sp, #4]
    98b4:	4301      	orrs	r1, r0
    98b6:	f8c8 1014 	str.w	r1, [r8, #20]
    98ba:	9200      	str	r2, [sp, #0]
    98bc:	e7bf      	b.n	983e <__d2b+0x4e>
    98be:	bf00      	nop

000098c0 <__mdiff>:
    98c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    98c4:	6913      	ldr	r3, [r2, #16]
    98c6:	690f      	ldr	r7, [r1, #16]
    98c8:	460c      	mov	r4, r1
    98ca:	4615      	mov	r5, r2
    98cc:	1aff      	subs	r7, r7, r3
    98ce:	2f00      	cmp	r7, #0
    98d0:	d04f      	beq.n	9972 <__mdiff+0xb2>
    98d2:	db6a      	blt.n	99aa <__mdiff+0xea>
    98d4:	2700      	movs	r7, #0
    98d6:	f101 0614 	add.w	r6, r1, #20
    98da:	6861      	ldr	r1, [r4, #4]
    98dc:	f7ff ff52 	bl	9784 <_Balloc>
    98e0:	f8d5 8010 	ldr.w	r8, [r5, #16]
    98e4:	f8d4 c010 	ldr.w	ip, [r4, #16]
    98e8:	f105 0114 	add.w	r1, r5, #20
    98ec:	2200      	movs	r2, #0
    98ee:	eb05 0588 	add.w	r5, r5, r8, lsl #2
    98f2:	eb04 048c 	add.w	r4, r4, ip, lsl #2
    98f6:	f105 0814 	add.w	r8, r5, #20
    98fa:	3414      	adds	r4, #20
    98fc:	f100 0314 	add.w	r3, r0, #20
    9900:	60c7      	str	r7, [r0, #12]
    9902:	f851 7b04 	ldr.w	r7, [r1], #4
    9906:	f856 5b04 	ldr.w	r5, [r6], #4
    990a:	46bb      	mov	fp, r7
    990c:	fa1f fa87 	uxth.w	sl, r7
    9910:	0c3f      	lsrs	r7, r7, #16
    9912:	fa1f f985 	uxth.w	r9, r5
    9916:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
    991a:	ebca 0a09 	rsb	sl, sl, r9
    991e:	4452      	add	r2, sl
    9920:	eb07 4722 	add.w	r7, r7, r2, asr #16
    9924:	b292      	uxth	r2, r2
    9926:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
    992a:	f843 2b04 	str.w	r2, [r3], #4
    992e:	143a      	asrs	r2, r7, #16
    9930:	4588      	cmp	r8, r1
    9932:	d8e6      	bhi.n	9902 <__mdiff+0x42>
    9934:	42a6      	cmp	r6, r4
    9936:	d20e      	bcs.n	9956 <__mdiff+0x96>
    9938:	f856 1b04 	ldr.w	r1, [r6], #4
    993c:	b28d      	uxth	r5, r1
    993e:	0c09      	lsrs	r1, r1, #16
    9940:	1952      	adds	r2, r2, r5
    9942:	eb01 4122 	add.w	r1, r1, r2, asr #16
    9946:	b292      	uxth	r2, r2
    9948:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    994c:	f843 2b04 	str.w	r2, [r3], #4
    9950:	140a      	asrs	r2, r1, #16
    9952:	42b4      	cmp	r4, r6
    9954:	d8f0      	bhi.n	9938 <__mdiff+0x78>
    9956:	f853 2c04 	ldr.w	r2, [r3, #-4]
    995a:	b932      	cbnz	r2, 996a <__mdiff+0xaa>
    995c:	f853 2c08 	ldr.w	r2, [r3, #-8]
    9960:	f10c 3cff 	add.w	ip, ip, #4294967295
    9964:	3b04      	subs	r3, #4
    9966:	2a00      	cmp	r2, #0
    9968:	d0f8      	beq.n	995c <__mdiff+0x9c>
    996a:	f8c0 c010 	str.w	ip, [r0, #16]
    996e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9972:	3304      	adds	r3, #4
    9974:	f101 0614 	add.w	r6, r1, #20
    9978:	009b      	lsls	r3, r3, #2
    997a:	18d2      	adds	r2, r2, r3
    997c:	18cb      	adds	r3, r1, r3
    997e:	3304      	adds	r3, #4
    9980:	3204      	adds	r2, #4
    9982:	f853 cc04 	ldr.w	ip, [r3, #-4]
    9986:	3b04      	subs	r3, #4
    9988:	f852 1c04 	ldr.w	r1, [r2, #-4]
    998c:	3a04      	subs	r2, #4
    998e:	458c      	cmp	ip, r1
    9990:	d10a      	bne.n	99a8 <__mdiff+0xe8>
    9992:	429e      	cmp	r6, r3
    9994:	d3f5      	bcc.n	9982 <__mdiff+0xc2>
    9996:	2100      	movs	r1, #0
    9998:	f7ff fef4 	bl	9784 <_Balloc>
    999c:	2301      	movs	r3, #1
    999e:	6103      	str	r3, [r0, #16]
    99a0:	2300      	movs	r3, #0
    99a2:	6143      	str	r3, [r0, #20]
    99a4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    99a8:	d297      	bcs.n	98da <__mdiff+0x1a>
    99aa:	4623      	mov	r3, r4
    99ac:	462c      	mov	r4, r5
    99ae:	2701      	movs	r7, #1
    99b0:	461d      	mov	r5, r3
    99b2:	f104 0614 	add.w	r6, r4, #20
    99b6:	e790      	b.n	98da <__mdiff+0x1a>

000099b8 <__lshift>:
    99b8:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    99bc:	690d      	ldr	r5, [r1, #16]
    99be:	688b      	ldr	r3, [r1, #8]
    99c0:	1156      	asrs	r6, r2, #5
    99c2:	3501      	adds	r5, #1
    99c4:	460c      	mov	r4, r1
    99c6:	19ad      	adds	r5, r5, r6
    99c8:	4690      	mov	r8, r2
    99ca:	429d      	cmp	r5, r3
    99cc:	4682      	mov	sl, r0
    99ce:	6849      	ldr	r1, [r1, #4]
    99d0:	dd03      	ble.n	99da <__lshift+0x22>
    99d2:	005b      	lsls	r3, r3, #1
    99d4:	3101      	adds	r1, #1
    99d6:	429d      	cmp	r5, r3
    99d8:	dcfb      	bgt.n	99d2 <__lshift+0x1a>
    99da:	4650      	mov	r0, sl
    99dc:	f7ff fed2 	bl	9784 <_Balloc>
    99e0:	2e00      	cmp	r6, #0
    99e2:	4607      	mov	r7, r0
    99e4:	f100 0214 	add.w	r2, r0, #20
    99e8:	dd0a      	ble.n	9a00 <__lshift+0x48>
    99ea:	2300      	movs	r3, #0
    99ec:	4619      	mov	r1, r3
    99ee:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    99f2:	3301      	adds	r3, #1
    99f4:	42b3      	cmp	r3, r6
    99f6:	d1fa      	bne.n	99ee <__lshift+0x36>
    99f8:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    99fc:	f103 0214 	add.w	r2, r3, #20
    9a00:	6920      	ldr	r0, [r4, #16]
    9a02:	f104 0314 	add.w	r3, r4, #20
    9a06:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    9a0a:	3014      	adds	r0, #20
    9a0c:	f018 081f 	ands.w	r8, r8, #31
    9a10:	d01b      	beq.n	9a4a <__lshift+0x92>
    9a12:	f1c8 0e20 	rsb	lr, r8, #32
    9a16:	2100      	movs	r1, #0
    9a18:	681e      	ldr	r6, [r3, #0]
    9a1a:	fa06 fc08 	lsl.w	ip, r6, r8
    9a1e:	ea41 010c 	orr.w	r1, r1, ip
    9a22:	f842 1b04 	str.w	r1, [r2], #4
    9a26:	f853 1b04 	ldr.w	r1, [r3], #4
    9a2a:	4298      	cmp	r0, r3
    9a2c:	fa21 f10e 	lsr.w	r1, r1, lr
    9a30:	d8f2      	bhi.n	9a18 <__lshift+0x60>
    9a32:	6011      	str	r1, [r2, #0]
    9a34:	b101      	cbz	r1, 9a38 <__lshift+0x80>
    9a36:	3501      	adds	r5, #1
    9a38:	4650      	mov	r0, sl
    9a3a:	3d01      	subs	r5, #1
    9a3c:	4621      	mov	r1, r4
    9a3e:	613d      	str	r5, [r7, #16]
    9a40:	f7ff fe84 	bl	974c <_Bfree>
    9a44:	4638      	mov	r0, r7
    9a46:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    9a4a:	f853 1008 	ldr.w	r1, [r3, r8]
    9a4e:	f842 1008 	str.w	r1, [r2, r8]
    9a52:	f108 0804 	add.w	r8, r8, #4
    9a56:	eb08 0103 	add.w	r1, r8, r3
    9a5a:	4288      	cmp	r0, r1
    9a5c:	d9ec      	bls.n	9a38 <__lshift+0x80>
    9a5e:	f853 1008 	ldr.w	r1, [r3, r8]
    9a62:	f842 1008 	str.w	r1, [r2, r8]
    9a66:	f108 0804 	add.w	r8, r8, #4
    9a6a:	eb08 0103 	add.w	r1, r8, r3
    9a6e:	4288      	cmp	r0, r1
    9a70:	d8eb      	bhi.n	9a4a <__lshift+0x92>
    9a72:	e7e1      	b.n	9a38 <__lshift+0x80>

00009a74 <__multiply>:
    9a74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9a78:	f8d1 8010 	ldr.w	r8, [r1, #16]
    9a7c:	6917      	ldr	r7, [r2, #16]
    9a7e:	460d      	mov	r5, r1
    9a80:	4616      	mov	r6, r2
    9a82:	b087      	sub	sp, #28
    9a84:	45b8      	cmp	r8, r7
    9a86:	bfb5      	itete	lt
    9a88:	4615      	movlt	r5, r2
    9a8a:	463b      	movge	r3, r7
    9a8c:	460b      	movlt	r3, r1
    9a8e:	4647      	movge	r7, r8
    9a90:	bfb4      	ite	lt
    9a92:	461e      	movlt	r6, r3
    9a94:	4698      	movge	r8, r3
    9a96:	68ab      	ldr	r3, [r5, #8]
    9a98:	eb08 0407 	add.w	r4, r8, r7
    9a9c:	6869      	ldr	r1, [r5, #4]
    9a9e:	429c      	cmp	r4, r3
    9aa0:	bfc8      	it	gt
    9aa2:	3101      	addgt	r1, #1
    9aa4:	f7ff fe6e 	bl	9784 <_Balloc>
    9aa8:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    9aac:	f100 0b14 	add.w	fp, r0, #20
    9ab0:	3314      	adds	r3, #20
    9ab2:	9003      	str	r0, [sp, #12]
    9ab4:	459b      	cmp	fp, r3
    9ab6:	9304      	str	r3, [sp, #16]
    9ab8:	d206      	bcs.n	9ac8 <__multiply+0x54>
    9aba:	9904      	ldr	r1, [sp, #16]
    9abc:	465b      	mov	r3, fp
    9abe:	2200      	movs	r2, #0
    9ac0:	f843 2b04 	str.w	r2, [r3], #4
    9ac4:	4299      	cmp	r1, r3
    9ac6:	d8fb      	bhi.n	9ac0 <__multiply+0x4c>
    9ac8:	eb06 0888 	add.w	r8, r6, r8, lsl #2
    9acc:	f106 0914 	add.w	r9, r6, #20
    9ad0:	f108 0814 	add.w	r8, r8, #20
    9ad4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
    9ad8:	3514      	adds	r5, #20
    9ada:	45c1      	cmp	r9, r8
    9adc:	f8cd 8004 	str.w	r8, [sp, #4]
    9ae0:	f10c 0c14 	add.w	ip, ip, #20
    9ae4:	9502      	str	r5, [sp, #8]
    9ae6:	d24b      	bcs.n	9b80 <__multiply+0x10c>
    9ae8:	f04f 0a00 	mov.w	sl, #0
    9aec:	9405      	str	r4, [sp, #20]
    9aee:	f859 400a 	ldr.w	r4, [r9, sl]
    9af2:	eb0a 080b 	add.w	r8, sl, fp
    9af6:	b2a0      	uxth	r0, r4
    9af8:	b1d8      	cbz	r0, 9b32 <__multiply+0xbe>
    9afa:	9a02      	ldr	r2, [sp, #8]
    9afc:	4643      	mov	r3, r8
    9afe:	2400      	movs	r4, #0
    9b00:	f852 5b04 	ldr.w	r5, [r2], #4
    9b04:	6819      	ldr	r1, [r3, #0]
    9b06:	b2af      	uxth	r7, r5
    9b08:	0c2d      	lsrs	r5, r5, #16
    9b0a:	b28e      	uxth	r6, r1
    9b0c:	0c09      	lsrs	r1, r1, #16
    9b0e:	fb00 6607 	mla	r6, r0, r7, r6
    9b12:	fb00 1105 	mla	r1, r0, r5, r1
    9b16:	1936      	adds	r6, r6, r4
    9b18:	eb01 4116 	add.w	r1, r1, r6, lsr #16
    9b1c:	b2b6      	uxth	r6, r6
    9b1e:	0c0c      	lsrs	r4, r1, #16
    9b20:	4594      	cmp	ip, r2
    9b22:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
    9b26:	f843 6b04 	str.w	r6, [r3], #4
    9b2a:	d8e9      	bhi.n	9b00 <__multiply+0x8c>
    9b2c:	601c      	str	r4, [r3, #0]
    9b2e:	f859 400a 	ldr.w	r4, [r9, sl]
    9b32:	0c24      	lsrs	r4, r4, #16
    9b34:	d01c      	beq.n	9b70 <__multiply+0xfc>
    9b36:	f85b 200a 	ldr.w	r2, [fp, sl]
    9b3a:	4641      	mov	r1, r8
    9b3c:	9b02      	ldr	r3, [sp, #8]
    9b3e:	2500      	movs	r5, #0
    9b40:	4610      	mov	r0, r2
    9b42:	881e      	ldrh	r6, [r3, #0]
    9b44:	b297      	uxth	r7, r2
    9b46:	fb06 5504 	mla	r5, r6, r4, r5
    9b4a:	eb05 4510 	add.w	r5, r5, r0, lsr #16
    9b4e:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
    9b52:	600f      	str	r7, [r1, #0]
    9b54:	f851 0f04 	ldr.w	r0, [r1, #4]!
    9b58:	f853 2b04 	ldr.w	r2, [r3], #4
    9b5c:	b286      	uxth	r6, r0
    9b5e:	0c12      	lsrs	r2, r2, #16
    9b60:	fb02 6204 	mla	r2, r2, r4, r6
    9b64:	eb02 4215 	add.w	r2, r2, r5, lsr #16
    9b68:	0c15      	lsrs	r5, r2, #16
    9b6a:	459c      	cmp	ip, r3
    9b6c:	d8e9      	bhi.n	9b42 <__multiply+0xce>
    9b6e:	600a      	str	r2, [r1, #0]
    9b70:	f10a 0a04 	add.w	sl, sl, #4
    9b74:	9a01      	ldr	r2, [sp, #4]
    9b76:	eb0a 0309 	add.w	r3, sl, r9
    9b7a:	429a      	cmp	r2, r3
    9b7c:	d8b7      	bhi.n	9aee <__multiply+0x7a>
    9b7e:	9c05      	ldr	r4, [sp, #20]
    9b80:	2c00      	cmp	r4, #0
    9b82:	dd0b      	ble.n	9b9c <__multiply+0x128>
    9b84:	9a04      	ldr	r2, [sp, #16]
    9b86:	f852 3c04 	ldr.w	r3, [r2, #-4]
    9b8a:	b93b      	cbnz	r3, 9b9c <__multiply+0x128>
    9b8c:	4613      	mov	r3, r2
    9b8e:	e003      	b.n	9b98 <__multiply+0x124>
    9b90:	f853 2c08 	ldr.w	r2, [r3, #-8]
    9b94:	3b04      	subs	r3, #4
    9b96:	b90a      	cbnz	r2, 9b9c <__multiply+0x128>
    9b98:	3c01      	subs	r4, #1
    9b9a:	d1f9      	bne.n	9b90 <__multiply+0x11c>
    9b9c:	9b03      	ldr	r3, [sp, #12]
    9b9e:	4618      	mov	r0, r3
    9ba0:	611c      	str	r4, [r3, #16]
    9ba2:	b007      	add	sp, #28
    9ba4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00009ba8 <__i2b>:
    9ba8:	b510      	push	{r4, lr}
    9baa:	460c      	mov	r4, r1
    9bac:	2101      	movs	r1, #1
    9bae:	f7ff fde9 	bl	9784 <_Balloc>
    9bb2:	2201      	movs	r2, #1
    9bb4:	6144      	str	r4, [r0, #20]
    9bb6:	6102      	str	r2, [r0, #16]
    9bb8:	bd10      	pop	{r4, pc}
    9bba:	bf00      	nop

00009bbc <__multadd>:
    9bbc:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    9bc0:	460d      	mov	r5, r1
    9bc2:	2100      	movs	r1, #0
    9bc4:	4606      	mov	r6, r0
    9bc6:	692c      	ldr	r4, [r5, #16]
    9bc8:	b083      	sub	sp, #12
    9bca:	f105 0814 	add.w	r8, r5, #20
    9bce:	4608      	mov	r0, r1
    9bd0:	f858 7001 	ldr.w	r7, [r8, r1]
    9bd4:	3001      	adds	r0, #1
    9bd6:	fa1f fa87 	uxth.w	sl, r7
    9bda:	ea4f 4c17 	mov.w	ip, r7, lsr #16
    9bde:	fb0a 3302 	mla	r3, sl, r2, r3
    9be2:	fb0c fc02 	mul.w	ip, ip, r2
    9be6:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
    9bea:	b29b      	uxth	r3, r3
    9bec:	eb03 430c 	add.w	r3, r3, ip, lsl #16
    9bf0:	f848 3001 	str.w	r3, [r8, r1]
    9bf4:	3104      	adds	r1, #4
    9bf6:	4284      	cmp	r4, r0
    9bf8:	ea4f 431c 	mov.w	r3, ip, lsr #16
    9bfc:	dce8      	bgt.n	9bd0 <__multadd+0x14>
    9bfe:	b13b      	cbz	r3, 9c10 <__multadd+0x54>
    9c00:	68aa      	ldr	r2, [r5, #8]
    9c02:	4294      	cmp	r4, r2
    9c04:	da08      	bge.n	9c18 <__multadd+0x5c>
    9c06:	eb05 0284 	add.w	r2, r5, r4, lsl #2
    9c0a:	3401      	adds	r4, #1
    9c0c:	612c      	str	r4, [r5, #16]
    9c0e:	6153      	str	r3, [r2, #20]
    9c10:	4628      	mov	r0, r5
    9c12:	b003      	add	sp, #12
    9c14:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    9c18:	6869      	ldr	r1, [r5, #4]
    9c1a:	4630      	mov	r0, r6
    9c1c:	9301      	str	r3, [sp, #4]
    9c1e:	3101      	adds	r1, #1
    9c20:	f7ff fdb0 	bl	9784 <_Balloc>
    9c24:	692a      	ldr	r2, [r5, #16]
    9c26:	f105 010c 	add.w	r1, r5, #12
    9c2a:	3202      	adds	r2, #2
    9c2c:	0092      	lsls	r2, r2, #2
    9c2e:	4607      	mov	r7, r0
    9c30:	300c      	adds	r0, #12
    9c32:	f7ff fa71 	bl	9118 <memcpy>
    9c36:	4629      	mov	r1, r5
    9c38:	4630      	mov	r0, r6
    9c3a:	463d      	mov	r5, r7
    9c3c:	f7ff fd86 	bl	974c <_Bfree>
    9c40:	9b01      	ldr	r3, [sp, #4]
    9c42:	e7e0      	b.n	9c06 <__multadd+0x4a>

00009c44 <__pow5mult>:
    9c44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9c48:	4615      	mov	r5, r2
    9c4a:	f012 0203 	ands.w	r2, r2, #3
    9c4e:	4604      	mov	r4, r0
    9c50:	4688      	mov	r8, r1
    9c52:	d12c      	bne.n	9cae <__pow5mult+0x6a>
    9c54:	10ad      	asrs	r5, r5, #2
    9c56:	d01e      	beq.n	9c96 <__pow5mult+0x52>
    9c58:	6a66      	ldr	r6, [r4, #36]	; 0x24
    9c5a:	2e00      	cmp	r6, #0
    9c5c:	d034      	beq.n	9cc8 <__pow5mult+0x84>
    9c5e:	68b7      	ldr	r7, [r6, #8]
    9c60:	2f00      	cmp	r7, #0
    9c62:	d03b      	beq.n	9cdc <__pow5mult+0x98>
    9c64:	f015 0f01 	tst.w	r5, #1
    9c68:	d108      	bne.n	9c7c <__pow5mult+0x38>
    9c6a:	106d      	asrs	r5, r5, #1
    9c6c:	d013      	beq.n	9c96 <__pow5mult+0x52>
    9c6e:	683e      	ldr	r6, [r7, #0]
    9c70:	b1a6      	cbz	r6, 9c9c <__pow5mult+0x58>
    9c72:	4630      	mov	r0, r6
    9c74:	4607      	mov	r7, r0
    9c76:	f015 0f01 	tst.w	r5, #1
    9c7a:	d0f6      	beq.n	9c6a <__pow5mult+0x26>
    9c7c:	4641      	mov	r1, r8
    9c7e:	463a      	mov	r2, r7
    9c80:	4620      	mov	r0, r4
    9c82:	f7ff fef7 	bl	9a74 <__multiply>
    9c86:	4641      	mov	r1, r8
    9c88:	4606      	mov	r6, r0
    9c8a:	4620      	mov	r0, r4
    9c8c:	f7ff fd5e 	bl	974c <_Bfree>
    9c90:	106d      	asrs	r5, r5, #1
    9c92:	46b0      	mov	r8, r6
    9c94:	d1eb      	bne.n	9c6e <__pow5mult+0x2a>
    9c96:	4640      	mov	r0, r8
    9c98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9c9c:	4639      	mov	r1, r7
    9c9e:	463a      	mov	r2, r7
    9ca0:	4620      	mov	r0, r4
    9ca2:	f7ff fee7 	bl	9a74 <__multiply>
    9ca6:	6038      	str	r0, [r7, #0]
    9ca8:	4607      	mov	r7, r0
    9caa:	6006      	str	r6, [r0, #0]
    9cac:	e7e3      	b.n	9c76 <__pow5mult+0x32>
    9cae:	f64c 0c58 	movw	ip, #51288	; 0xc858
    9cb2:	2300      	movs	r3, #0
    9cb4:	f2c0 0c00 	movt	ip, #0
    9cb8:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
    9cbc:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
    9cc0:	f7ff ff7c 	bl	9bbc <__multadd>
    9cc4:	4680      	mov	r8, r0
    9cc6:	e7c5      	b.n	9c54 <__pow5mult+0x10>
    9cc8:	2010      	movs	r0, #16
    9cca:	f7fa f829 	bl	3d20 <malloc>
    9cce:	2300      	movs	r3, #0
    9cd0:	4606      	mov	r6, r0
    9cd2:	6260      	str	r0, [r4, #36]	; 0x24
    9cd4:	60c3      	str	r3, [r0, #12]
    9cd6:	6043      	str	r3, [r0, #4]
    9cd8:	6083      	str	r3, [r0, #8]
    9cda:	6003      	str	r3, [r0, #0]
    9cdc:	4620      	mov	r0, r4
    9cde:	f240 2171 	movw	r1, #625	; 0x271
    9ce2:	f7ff ff61 	bl	9ba8 <__i2b>
    9ce6:	2300      	movs	r3, #0
    9ce8:	60b0      	str	r0, [r6, #8]
    9cea:	4607      	mov	r7, r0
    9cec:	6003      	str	r3, [r0, #0]
    9cee:	e7b9      	b.n	9c64 <__pow5mult+0x20>

00009cf0 <__s2b>:
    9cf0:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    9cf4:	461e      	mov	r6, r3
    9cf6:	f648 6339 	movw	r3, #36409	; 0x8e39
    9cfa:	f106 0c08 	add.w	ip, r6, #8
    9cfe:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    9d02:	4688      	mov	r8, r1
    9d04:	4605      	mov	r5, r0
    9d06:	4617      	mov	r7, r2
    9d08:	fb83 130c 	smull	r1, r3, r3, ip
    9d0c:	ea4f 7cec 	mov.w	ip, ip, asr #31
    9d10:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
    9d14:	f1bc 0f01 	cmp.w	ip, #1
    9d18:	dd35      	ble.n	9d86 <__s2b+0x96>
    9d1a:	2100      	movs	r1, #0
    9d1c:	2201      	movs	r2, #1
    9d1e:	0052      	lsls	r2, r2, #1
    9d20:	3101      	adds	r1, #1
    9d22:	4594      	cmp	ip, r2
    9d24:	dcfb      	bgt.n	9d1e <__s2b+0x2e>
    9d26:	4628      	mov	r0, r5
    9d28:	f7ff fd2c 	bl	9784 <_Balloc>
    9d2c:	9b08      	ldr	r3, [sp, #32]
    9d2e:	6143      	str	r3, [r0, #20]
    9d30:	2301      	movs	r3, #1
    9d32:	2f09      	cmp	r7, #9
    9d34:	6103      	str	r3, [r0, #16]
    9d36:	dd22      	ble.n	9d7e <__s2b+0x8e>
    9d38:	f108 0a09 	add.w	sl, r8, #9
    9d3c:	2409      	movs	r4, #9
    9d3e:	f818 3004 	ldrb.w	r3, [r8, r4]
    9d42:	4601      	mov	r1, r0
    9d44:	220a      	movs	r2, #10
    9d46:	3401      	adds	r4, #1
    9d48:	3b30      	subs	r3, #48	; 0x30
    9d4a:	4628      	mov	r0, r5
    9d4c:	f7ff ff36 	bl	9bbc <__multadd>
    9d50:	42a7      	cmp	r7, r4
    9d52:	dcf4      	bgt.n	9d3e <__s2b+0x4e>
    9d54:	eb0a 0807 	add.w	r8, sl, r7
    9d58:	f1a8 0808 	sub.w	r8, r8, #8
    9d5c:	42be      	cmp	r6, r7
    9d5e:	dd0c      	ble.n	9d7a <__s2b+0x8a>
    9d60:	2400      	movs	r4, #0
    9d62:	f818 3004 	ldrb.w	r3, [r8, r4]
    9d66:	4601      	mov	r1, r0
    9d68:	3401      	adds	r4, #1
    9d6a:	220a      	movs	r2, #10
    9d6c:	3b30      	subs	r3, #48	; 0x30
    9d6e:	4628      	mov	r0, r5
    9d70:	f7ff ff24 	bl	9bbc <__multadd>
    9d74:	19e3      	adds	r3, r4, r7
    9d76:	429e      	cmp	r6, r3
    9d78:	dcf3      	bgt.n	9d62 <__s2b+0x72>
    9d7a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    9d7e:	f108 080a 	add.w	r8, r8, #10
    9d82:	2709      	movs	r7, #9
    9d84:	e7ea      	b.n	9d5c <__s2b+0x6c>
    9d86:	2100      	movs	r1, #0
    9d88:	e7cd      	b.n	9d26 <__s2b+0x36>
    9d8a:	bf00      	nop

00009d8c <_realloc_r>:
    9d8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9d90:	4691      	mov	r9, r2
    9d92:	b083      	sub	sp, #12
    9d94:	4607      	mov	r7, r0
    9d96:	460e      	mov	r6, r1
    9d98:	2900      	cmp	r1, #0
    9d9a:	f000 813a 	beq.w	a012 <_realloc_r+0x286>
    9d9e:	f1a1 0808 	sub.w	r8, r1, #8
    9da2:	f109 040b 	add.w	r4, r9, #11
    9da6:	f7fa fa95 	bl	42d4 <__malloc_lock>
    9daa:	2c16      	cmp	r4, #22
    9dac:	f8d8 1004 	ldr.w	r1, [r8, #4]
    9db0:	460b      	mov	r3, r1
    9db2:	f200 80a0 	bhi.w	9ef6 <_realloc_r+0x16a>
    9db6:	2210      	movs	r2, #16
    9db8:	2500      	movs	r5, #0
    9dba:	4614      	mov	r4, r2
    9dbc:	454c      	cmp	r4, r9
    9dbe:	bf38      	it	cc
    9dc0:	f045 0501 	orrcc.w	r5, r5, #1
    9dc4:	2d00      	cmp	r5, #0
    9dc6:	f040 812a 	bne.w	a01e <_realloc_r+0x292>
    9dca:	f021 0a03 	bic.w	sl, r1, #3
    9dce:	4592      	cmp	sl, r2
    9dd0:	bfa2      	ittt	ge
    9dd2:	4640      	movge	r0, r8
    9dd4:	4655      	movge	r5, sl
    9dd6:	f108 0808 	addge.w	r8, r8, #8
    9dda:	da75      	bge.n	9ec8 <_realloc_r+0x13c>
    9ddc:	f240 1358 	movw	r3, #344	; 0x158
    9de0:	eb08 000a 	add.w	r0, r8, sl
    9de4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9de8:	f8d3 e008 	ldr.w	lr, [r3, #8]
    9dec:	4586      	cmp	lr, r0
    9dee:	f000 811a 	beq.w	a026 <_realloc_r+0x29a>
    9df2:	f8d0 c004 	ldr.w	ip, [r0, #4]
    9df6:	f02c 0b01 	bic.w	fp, ip, #1
    9dfa:	4483      	add	fp, r0
    9dfc:	f8db b004 	ldr.w	fp, [fp, #4]
    9e00:	f01b 0f01 	tst.w	fp, #1
    9e04:	d07c      	beq.n	9f00 <_realloc_r+0x174>
    9e06:	46ac      	mov	ip, r5
    9e08:	4628      	mov	r0, r5
    9e0a:	f011 0f01 	tst.w	r1, #1
    9e0e:	f040 809b 	bne.w	9f48 <_realloc_r+0x1bc>
    9e12:	f856 1c08 	ldr.w	r1, [r6, #-8]
    9e16:	ebc1 0b08 	rsb	fp, r1, r8
    9e1a:	f8db 5004 	ldr.w	r5, [fp, #4]
    9e1e:	f025 0503 	bic.w	r5, r5, #3
    9e22:	2800      	cmp	r0, #0
    9e24:	f000 80dd 	beq.w	9fe2 <_realloc_r+0x256>
    9e28:	4570      	cmp	r0, lr
    9e2a:	f000 811f 	beq.w	a06c <_realloc_r+0x2e0>
    9e2e:	eb05 030a 	add.w	r3, r5, sl
    9e32:	eb0c 0503 	add.w	r5, ip, r3
    9e36:	4295      	cmp	r5, r2
    9e38:	bfb8      	it	lt
    9e3a:	461d      	movlt	r5, r3
    9e3c:	f2c0 80d2 	blt.w	9fe4 <_realloc_r+0x258>
    9e40:	6881      	ldr	r1, [r0, #8]
    9e42:	465b      	mov	r3, fp
    9e44:	68c0      	ldr	r0, [r0, #12]
    9e46:	f1aa 0204 	sub.w	r2, sl, #4
    9e4a:	2a24      	cmp	r2, #36	; 0x24
    9e4c:	6081      	str	r1, [r0, #8]
    9e4e:	60c8      	str	r0, [r1, #12]
    9e50:	f853 1f08 	ldr.w	r1, [r3, #8]!
    9e54:	f8db 000c 	ldr.w	r0, [fp, #12]
    9e58:	6081      	str	r1, [r0, #8]
    9e5a:	60c8      	str	r0, [r1, #12]
    9e5c:	f200 80d0 	bhi.w	a000 <_realloc_r+0x274>
    9e60:	2a13      	cmp	r2, #19
    9e62:	469c      	mov	ip, r3
    9e64:	d921      	bls.n	9eaa <_realloc_r+0x11e>
    9e66:	4631      	mov	r1, r6
    9e68:	f10b 0c10 	add.w	ip, fp, #16
    9e6c:	f851 0b04 	ldr.w	r0, [r1], #4
    9e70:	f8cb 0008 	str.w	r0, [fp, #8]
    9e74:	6870      	ldr	r0, [r6, #4]
    9e76:	1d0e      	adds	r6, r1, #4
    9e78:	2a1b      	cmp	r2, #27
    9e7a:	f8cb 000c 	str.w	r0, [fp, #12]
    9e7e:	d914      	bls.n	9eaa <_realloc_r+0x11e>
    9e80:	6848      	ldr	r0, [r1, #4]
    9e82:	1d31      	adds	r1, r6, #4
    9e84:	f10b 0c18 	add.w	ip, fp, #24
    9e88:	f8cb 0010 	str.w	r0, [fp, #16]
    9e8c:	6870      	ldr	r0, [r6, #4]
    9e8e:	1d0e      	adds	r6, r1, #4
    9e90:	2a24      	cmp	r2, #36	; 0x24
    9e92:	f8cb 0014 	str.w	r0, [fp, #20]
    9e96:	d108      	bne.n	9eaa <_realloc_r+0x11e>
    9e98:	684a      	ldr	r2, [r1, #4]
    9e9a:	f10b 0c20 	add.w	ip, fp, #32
    9e9e:	f8cb 2018 	str.w	r2, [fp, #24]
    9ea2:	6872      	ldr	r2, [r6, #4]
    9ea4:	3608      	adds	r6, #8
    9ea6:	f8cb 201c 	str.w	r2, [fp, #28]
    9eaa:	4631      	mov	r1, r6
    9eac:	4698      	mov	r8, r3
    9eae:	4662      	mov	r2, ip
    9eb0:	4658      	mov	r0, fp
    9eb2:	f851 3b04 	ldr.w	r3, [r1], #4
    9eb6:	f842 3b04 	str.w	r3, [r2], #4
    9eba:	6873      	ldr	r3, [r6, #4]
    9ebc:	f8cc 3004 	str.w	r3, [ip, #4]
    9ec0:	684b      	ldr	r3, [r1, #4]
    9ec2:	6053      	str	r3, [r2, #4]
    9ec4:	f8db 3004 	ldr.w	r3, [fp, #4]
    9ec8:	ebc4 0c05 	rsb	ip, r4, r5
    9ecc:	f1bc 0f0f 	cmp.w	ip, #15
    9ed0:	d826      	bhi.n	9f20 <_realloc_r+0x194>
    9ed2:	1942      	adds	r2, r0, r5
    9ed4:	f003 0301 	and.w	r3, r3, #1
    9ed8:	ea43 0505 	orr.w	r5, r3, r5
    9edc:	6045      	str	r5, [r0, #4]
    9ede:	6853      	ldr	r3, [r2, #4]
    9ee0:	f043 0301 	orr.w	r3, r3, #1
    9ee4:	6053      	str	r3, [r2, #4]
    9ee6:	4638      	mov	r0, r7
    9ee8:	4645      	mov	r5, r8
    9eea:	f7fa f9f5 	bl	42d8 <__malloc_unlock>
    9eee:	4628      	mov	r0, r5
    9ef0:	b003      	add	sp, #12
    9ef2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9ef6:	f024 0407 	bic.w	r4, r4, #7
    9efa:	4622      	mov	r2, r4
    9efc:	0fe5      	lsrs	r5, r4, #31
    9efe:	e75d      	b.n	9dbc <_realloc_r+0x30>
    9f00:	f02c 0c03 	bic.w	ip, ip, #3
    9f04:	eb0c 050a 	add.w	r5, ip, sl
    9f08:	4295      	cmp	r5, r2
    9f0a:	f6ff af7e 	blt.w	9e0a <_realloc_r+0x7e>
    9f0e:	6882      	ldr	r2, [r0, #8]
    9f10:	460b      	mov	r3, r1
    9f12:	68c1      	ldr	r1, [r0, #12]
    9f14:	4640      	mov	r0, r8
    9f16:	f108 0808 	add.w	r8, r8, #8
    9f1a:	608a      	str	r2, [r1, #8]
    9f1c:	60d1      	str	r1, [r2, #12]
    9f1e:	e7d3      	b.n	9ec8 <_realloc_r+0x13c>
    9f20:	1901      	adds	r1, r0, r4
    9f22:	f003 0301 	and.w	r3, r3, #1
    9f26:	eb01 020c 	add.w	r2, r1, ip
    9f2a:	ea43 0404 	orr.w	r4, r3, r4
    9f2e:	f04c 0301 	orr.w	r3, ip, #1
    9f32:	6044      	str	r4, [r0, #4]
    9f34:	604b      	str	r3, [r1, #4]
    9f36:	4638      	mov	r0, r7
    9f38:	6853      	ldr	r3, [r2, #4]
    9f3a:	3108      	adds	r1, #8
    9f3c:	f043 0301 	orr.w	r3, r3, #1
    9f40:	6053      	str	r3, [r2, #4]
    9f42:	f7fe fd3d 	bl	89c0 <_free_r>
    9f46:	e7ce      	b.n	9ee6 <_realloc_r+0x15a>
    9f48:	4649      	mov	r1, r9
    9f4a:	4638      	mov	r0, r7
    9f4c:	f7f9 fef0 	bl	3d30 <_malloc_r>
    9f50:	4605      	mov	r5, r0
    9f52:	2800      	cmp	r0, #0
    9f54:	d041      	beq.n	9fda <_realloc_r+0x24e>
    9f56:	f8d8 3004 	ldr.w	r3, [r8, #4]
    9f5a:	f1a0 0208 	sub.w	r2, r0, #8
    9f5e:	f023 0101 	bic.w	r1, r3, #1
    9f62:	4441      	add	r1, r8
    9f64:	428a      	cmp	r2, r1
    9f66:	f000 80d7 	beq.w	a118 <_realloc_r+0x38c>
    9f6a:	f1aa 0204 	sub.w	r2, sl, #4
    9f6e:	4631      	mov	r1, r6
    9f70:	2a24      	cmp	r2, #36	; 0x24
    9f72:	d878      	bhi.n	a066 <_realloc_r+0x2da>
    9f74:	2a13      	cmp	r2, #19
    9f76:	4603      	mov	r3, r0
    9f78:	d921      	bls.n	9fbe <_realloc_r+0x232>
    9f7a:	4634      	mov	r4, r6
    9f7c:	f854 3b04 	ldr.w	r3, [r4], #4
    9f80:	1d21      	adds	r1, r4, #4
    9f82:	f840 3b04 	str.w	r3, [r0], #4
    9f86:	1d03      	adds	r3, r0, #4
    9f88:	f8d6 c004 	ldr.w	ip, [r6, #4]
    9f8c:	2a1b      	cmp	r2, #27
    9f8e:	f8c5 c004 	str.w	ip, [r5, #4]
    9f92:	d914      	bls.n	9fbe <_realloc_r+0x232>
    9f94:	f8d4 e004 	ldr.w	lr, [r4, #4]
    9f98:	1d1c      	adds	r4, r3, #4
    9f9a:	f101 0c04 	add.w	ip, r1, #4
    9f9e:	f8c0 e004 	str.w	lr, [r0, #4]
    9fa2:	6848      	ldr	r0, [r1, #4]
    9fa4:	f10c 0104 	add.w	r1, ip, #4
    9fa8:	6058      	str	r0, [r3, #4]
    9faa:	1d23      	adds	r3, r4, #4
    9fac:	2a24      	cmp	r2, #36	; 0x24
    9fae:	d106      	bne.n	9fbe <_realloc_r+0x232>
    9fb0:	f8dc 2004 	ldr.w	r2, [ip, #4]
    9fb4:	6062      	str	r2, [r4, #4]
    9fb6:	684a      	ldr	r2, [r1, #4]
    9fb8:	3108      	adds	r1, #8
    9fba:	605a      	str	r2, [r3, #4]
    9fbc:	3308      	adds	r3, #8
    9fbe:	4608      	mov	r0, r1
    9fc0:	461a      	mov	r2, r3
    9fc2:	f850 4b04 	ldr.w	r4, [r0], #4
    9fc6:	f842 4b04 	str.w	r4, [r2], #4
    9fca:	6849      	ldr	r1, [r1, #4]
    9fcc:	6059      	str	r1, [r3, #4]
    9fce:	6843      	ldr	r3, [r0, #4]
    9fd0:	6053      	str	r3, [r2, #4]
    9fd2:	4631      	mov	r1, r6
    9fd4:	4638      	mov	r0, r7
    9fd6:	f7fe fcf3 	bl	89c0 <_free_r>
    9fda:	4638      	mov	r0, r7
    9fdc:	f7fa f97c 	bl	42d8 <__malloc_unlock>
    9fe0:	e785      	b.n	9eee <_realloc_r+0x162>
    9fe2:	4455      	add	r5, sl
    9fe4:	4295      	cmp	r5, r2
    9fe6:	dbaf      	blt.n	9f48 <_realloc_r+0x1bc>
    9fe8:	465b      	mov	r3, fp
    9fea:	f8db 000c 	ldr.w	r0, [fp, #12]
    9fee:	f1aa 0204 	sub.w	r2, sl, #4
    9ff2:	f853 1f08 	ldr.w	r1, [r3, #8]!
    9ff6:	2a24      	cmp	r2, #36	; 0x24
    9ff8:	6081      	str	r1, [r0, #8]
    9ffa:	60c8      	str	r0, [r1, #12]
    9ffc:	f67f af30 	bls.w	9e60 <_realloc_r+0xd4>
    a000:	4618      	mov	r0, r3
    a002:	4631      	mov	r1, r6
    a004:	4698      	mov	r8, r3
    a006:	f7ff f94f 	bl	92a8 <memmove>
    a00a:	4658      	mov	r0, fp
    a00c:	f8db 3004 	ldr.w	r3, [fp, #4]
    a010:	e75a      	b.n	9ec8 <_realloc_r+0x13c>
    a012:	4611      	mov	r1, r2
    a014:	b003      	add	sp, #12
    a016:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a01a:	f7f9 be89 	b.w	3d30 <_malloc_r>
    a01e:	230c      	movs	r3, #12
    a020:	2500      	movs	r5, #0
    a022:	603b      	str	r3, [r7, #0]
    a024:	e763      	b.n	9eee <_realloc_r+0x162>
    a026:	f8de 5004 	ldr.w	r5, [lr, #4]
    a02a:	f104 0b10 	add.w	fp, r4, #16
    a02e:	f025 0c03 	bic.w	ip, r5, #3
    a032:	eb0c 000a 	add.w	r0, ip, sl
    a036:	4558      	cmp	r0, fp
    a038:	bfb8      	it	lt
    a03a:	4670      	movlt	r0, lr
    a03c:	f6ff aee5 	blt.w	9e0a <_realloc_r+0x7e>
    a040:	eb08 0204 	add.w	r2, r8, r4
    a044:	1b01      	subs	r1, r0, r4
    a046:	f041 0101 	orr.w	r1, r1, #1
    a04a:	609a      	str	r2, [r3, #8]
    a04c:	6051      	str	r1, [r2, #4]
    a04e:	4638      	mov	r0, r7
    a050:	f8d8 1004 	ldr.w	r1, [r8, #4]
    a054:	4635      	mov	r5, r6
    a056:	f001 0301 	and.w	r3, r1, #1
    a05a:	431c      	orrs	r4, r3
    a05c:	f8c8 4004 	str.w	r4, [r8, #4]
    a060:	f7fa f93a 	bl	42d8 <__malloc_unlock>
    a064:	e743      	b.n	9eee <_realloc_r+0x162>
    a066:	f7ff f91f 	bl	92a8 <memmove>
    a06a:	e7b2      	b.n	9fd2 <_realloc_r+0x246>
    a06c:	4455      	add	r5, sl
    a06e:	f104 0110 	add.w	r1, r4, #16
    a072:	44ac      	add	ip, r5
    a074:	458c      	cmp	ip, r1
    a076:	dbb5      	blt.n	9fe4 <_realloc_r+0x258>
    a078:	465d      	mov	r5, fp
    a07a:	f8db 000c 	ldr.w	r0, [fp, #12]
    a07e:	f1aa 0204 	sub.w	r2, sl, #4
    a082:	f855 1f08 	ldr.w	r1, [r5, #8]!
    a086:	2a24      	cmp	r2, #36	; 0x24
    a088:	6081      	str	r1, [r0, #8]
    a08a:	60c8      	str	r0, [r1, #12]
    a08c:	d84c      	bhi.n	a128 <_realloc_r+0x39c>
    a08e:	2a13      	cmp	r2, #19
    a090:	4628      	mov	r0, r5
    a092:	d924      	bls.n	a0de <_realloc_r+0x352>
    a094:	4631      	mov	r1, r6
    a096:	f10b 0010 	add.w	r0, fp, #16
    a09a:	f851 eb04 	ldr.w	lr, [r1], #4
    a09e:	f8cb e008 	str.w	lr, [fp, #8]
    a0a2:	f8d6 e004 	ldr.w	lr, [r6, #4]
    a0a6:	1d0e      	adds	r6, r1, #4
    a0a8:	2a1b      	cmp	r2, #27
    a0aa:	f8cb e00c 	str.w	lr, [fp, #12]
    a0ae:	d916      	bls.n	a0de <_realloc_r+0x352>
    a0b0:	f8d1 e004 	ldr.w	lr, [r1, #4]
    a0b4:	1d31      	adds	r1, r6, #4
    a0b6:	f10b 0018 	add.w	r0, fp, #24
    a0ba:	f8cb e010 	str.w	lr, [fp, #16]
    a0be:	f8d6 e004 	ldr.w	lr, [r6, #4]
    a0c2:	1d0e      	adds	r6, r1, #4
    a0c4:	2a24      	cmp	r2, #36	; 0x24
    a0c6:	f8cb e014 	str.w	lr, [fp, #20]
    a0ca:	d108      	bne.n	a0de <_realloc_r+0x352>
    a0cc:	684a      	ldr	r2, [r1, #4]
    a0ce:	f10b 0020 	add.w	r0, fp, #32
    a0d2:	f8cb 2018 	str.w	r2, [fp, #24]
    a0d6:	6872      	ldr	r2, [r6, #4]
    a0d8:	3608      	adds	r6, #8
    a0da:	f8cb 201c 	str.w	r2, [fp, #28]
    a0de:	4631      	mov	r1, r6
    a0e0:	4602      	mov	r2, r0
    a0e2:	f851 eb04 	ldr.w	lr, [r1], #4
    a0e6:	f842 eb04 	str.w	lr, [r2], #4
    a0ea:	6876      	ldr	r6, [r6, #4]
    a0ec:	6046      	str	r6, [r0, #4]
    a0ee:	6849      	ldr	r1, [r1, #4]
    a0f0:	6051      	str	r1, [r2, #4]
    a0f2:	eb0b 0204 	add.w	r2, fp, r4
    a0f6:	ebc4 010c 	rsb	r1, r4, ip
    a0fa:	f041 0101 	orr.w	r1, r1, #1
    a0fe:	609a      	str	r2, [r3, #8]
    a100:	6051      	str	r1, [r2, #4]
    a102:	4638      	mov	r0, r7
    a104:	f8db 1004 	ldr.w	r1, [fp, #4]
    a108:	f001 0301 	and.w	r3, r1, #1
    a10c:	431c      	orrs	r4, r3
    a10e:	f8cb 4004 	str.w	r4, [fp, #4]
    a112:	f7fa f8e1 	bl	42d8 <__malloc_unlock>
    a116:	e6ea      	b.n	9eee <_realloc_r+0x162>
    a118:	6855      	ldr	r5, [r2, #4]
    a11a:	4640      	mov	r0, r8
    a11c:	f108 0808 	add.w	r8, r8, #8
    a120:	f025 0503 	bic.w	r5, r5, #3
    a124:	4455      	add	r5, sl
    a126:	e6cf      	b.n	9ec8 <_realloc_r+0x13c>
    a128:	4631      	mov	r1, r6
    a12a:	4628      	mov	r0, r5
    a12c:	9300      	str	r3, [sp, #0]
    a12e:	f8cd c004 	str.w	ip, [sp, #4]
    a132:	f7ff f8b9 	bl	92a8 <memmove>
    a136:	f8dd c004 	ldr.w	ip, [sp, #4]
    a13a:	9b00      	ldr	r3, [sp, #0]
    a13c:	e7d9      	b.n	a0f2 <_realloc_r+0x366>
    a13e:	bf00      	nop

0000a140 <__isinfd>:
    a140:	4602      	mov	r2, r0
    a142:	4240      	negs	r0, r0
    a144:	ea40 0302 	orr.w	r3, r0, r2
    a148:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    a14c:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
    a150:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
    a154:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
    a158:	4258      	negs	r0, r3
    a15a:	ea40 0303 	orr.w	r3, r0, r3
    a15e:	17d8      	asrs	r0, r3, #31
    a160:	3001      	adds	r0, #1
    a162:	4770      	bx	lr

0000a164 <__isnand>:
    a164:	4602      	mov	r2, r0
    a166:	4240      	negs	r0, r0
    a168:	4310      	orrs	r0, r2
    a16a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    a16e:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
    a172:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
    a176:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
    a17a:	0fc0      	lsrs	r0, r0, #31
    a17c:	4770      	bx	lr
    a17e:	bf00      	nop

0000a180 <__sclose>:
    a180:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    a184:	f000 b960 	b.w	a448 <_close_r>

0000a188 <__sseek>:
    a188:	b510      	push	{r4, lr}
    a18a:	460c      	mov	r4, r1
    a18c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    a190:	f000 f9fe 	bl	a590 <_lseek_r>
    a194:	89a3      	ldrh	r3, [r4, #12]
    a196:	f1b0 3fff 	cmp.w	r0, #4294967295
    a19a:	bf15      	itete	ne
    a19c:	6560      	strne	r0, [r4, #84]	; 0x54
    a19e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    a1a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    a1a6:	81a3      	strheq	r3, [r4, #12]
    a1a8:	bf18      	it	ne
    a1aa:	81a3      	strhne	r3, [r4, #12]
    a1ac:	bd10      	pop	{r4, pc}
    a1ae:	bf00      	nop

0000a1b0 <__swrite>:
    a1b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a1b4:	461d      	mov	r5, r3
    a1b6:	898b      	ldrh	r3, [r1, #12]
    a1b8:	460c      	mov	r4, r1
    a1ba:	4616      	mov	r6, r2
    a1bc:	4607      	mov	r7, r0
    a1be:	f413 7f80 	tst.w	r3, #256	; 0x100
    a1c2:	d006      	beq.n	a1d2 <__swrite+0x22>
    a1c4:	2302      	movs	r3, #2
    a1c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    a1ca:	2200      	movs	r2, #0
    a1cc:	f000 f9e0 	bl	a590 <_lseek_r>
    a1d0:	89a3      	ldrh	r3, [r4, #12]
    a1d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    a1d6:	4638      	mov	r0, r7
    a1d8:	81a3      	strh	r3, [r4, #12]
    a1da:	4632      	mov	r2, r6
    a1dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    a1e0:	462b      	mov	r3, r5
    a1e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    a1e6:	f7f6 bfc5 	b.w	1174 <_write_r>
    a1ea:	bf00      	nop

0000a1ec <__sread>:
    a1ec:	b510      	push	{r4, lr}
    a1ee:	460c      	mov	r4, r1
    a1f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    a1f4:	f000 f9e2 	bl	a5bc <_read_r>
    a1f8:	2800      	cmp	r0, #0
    a1fa:	db03      	blt.n	a204 <__sread+0x18>
    a1fc:	6d63      	ldr	r3, [r4, #84]	; 0x54
    a1fe:	181b      	adds	r3, r3, r0
    a200:	6563      	str	r3, [r4, #84]	; 0x54
    a202:	bd10      	pop	{r4, pc}
    a204:	89a3      	ldrh	r3, [r4, #12]
    a206:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    a20a:	81a3      	strh	r3, [r4, #12]
    a20c:	bd10      	pop	{r4, pc}
    a20e:	bf00      	nop

0000a210 <strcmp>:
    a210:	ea80 0201 	eor.w	r2, r0, r1
    a214:	f012 0f03 	tst.w	r2, #3
    a218:	d13a      	bne.n	a290 <strcmp_unaligned>
    a21a:	f010 0203 	ands.w	r2, r0, #3
    a21e:	f020 0003 	bic.w	r0, r0, #3
    a222:	f021 0103 	bic.w	r1, r1, #3
    a226:	f850 cb04 	ldr.w	ip, [r0], #4
    a22a:	bf08      	it	eq
    a22c:	f851 3b04 	ldreq.w	r3, [r1], #4
    a230:	d00d      	beq.n	a24e <strcmp+0x3e>
    a232:	f082 0203 	eor.w	r2, r2, #3
    a236:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    a23a:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
    a23e:	fa23 f202 	lsr.w	r2, r3, r2
    a242:	f851 3b04 	ldr.w	r3, [r1], #4
    a246:	ea4c 0c02 	orr.w	ip, ip, r2
    a24a:	ea43 0302 	orr.w	r3, r3, r2
    a24e:	bf00      	nop
    a250:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
    a254:	459c      	cmp	ip, r3
    a256:	bf01      	itttt	eq
    a258:	ea22 020c 	biceq.w	r2, r2, ip
    a25c:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
    a260:	f850 cb04 	ldreq.w	ip, [r0], #4
    a264:	f851 3b04 	ldreq.w	r3, [r1], #4
    a268:	d0f2      	beq.n	a250 <strcmp+0x40>
    a26a:	ea4f 600c 	mov.w	r0, ip, lsl #24
    a26e:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
    a272:	2801      	cmp	r0, #1
    a274:	bf28      	it	cs
    a276:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
    a27a:	bf08      	it	eq
    a27c:	0a1b      	lsreq	r3, r3, #8
    a27e:	d0f4      	beq.n	a26a <strcmp+0x5a>
    a280:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    a284:	ea4f 6010 	mov.w	r0, r0, lsr #24
    a288:	eba0 0003 	sub.w	r0, r0, r3
    a28c:	4770      	bx	lr
    a28e:	bf00      	nop

0000a290 <strcmp_unaligned>:
    a290:	f010 0f03 	tst.w	r0, #3
    a294:	d00a      	beq.n	a2ac <strcmp_unaligned+0x1c>
    a296:	f810 2b01 	ldrb.w	r2, [r0], #1
    a29a:	f811 3b01 	ldrb.w	r3, [r1], #1
    a29e:	2a01      	cmp	r2, #1
    a2a0:	bf28      	it	cs
    a2a2:	429a      	cmpcs	r2, r3
    a2a4:	d0f4      	beq.n	a290 <strcmp_unaligned>
    a2a6:	eba2 0003 	sub.w	r0, r2, r3
    a2aa:	4770      	bx	lr
    a2ac:	f84d 5d04 	str.w	r5, [sp, #-4]!
    a2b0:	f84d 4d04 	str.w	r4, [sp, #-4]!
    a2b4:	f04f 0201 	mov.w	r2, #1
    a2b8:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
    a2bc:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
    a2c0:	f001 0c03 	and.w	ip, r1, #3
    a2c4:	f021 0103 	bic.w	r1, r1, #3
    a2c8:	f850 4b04 	ldr.w	r4, [r0], #4
    a2cc:	f851 5b04 	ldr.w	r5, [r1], #4
    a2d0:	f1bc 0f02 	cmp.w	ip, #2
    a2d4:	d026      	beq.n	a324 <strcmp_unaligned+0x94>
    a2d6:	d84b      	bhi.n	a370 <strcmp_unaligned+0xe0>
    a2d8:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
    a2dc:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
    a2e0:	eba4 0302 	sub.w	r3, r4, r2
    a2e4:	ea23 0304 	bic.w	r3, r3, r4
    a2e8:	d10d      	bne.n	a306 <strcmp_unaligned+0x76>
    a2ea:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    a2ee:	bf08      	it	eq
    a2f0:	f851 5b04 	ldreq.w	r5, [r1], #4
    a2f4:	d10a      	bne.n	a30c <strcmp_unaligned+0x7c>
    a2f6:	ea8c 0c04 	eor.w	ip, ip, r4
    a2fa:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
    a2fe:	d10c      	bne.n	a31a <strcmp_unaligned+0x8a>
    a300:	f850 4b04 	ldr.w	r4, [r0], #4
    a304:	e7e8      	b.n	a2d8 <strcmp_unaligned+0x48>
    a306:	ea4f 2515 	mov.w	r5, r5, lsr #8
    a30a:	e05c      	b.n	a3c6 <strcmp_unaligned+0x136>
    a30c:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
    a310:	d152      	bne.n	a3b8 <strcmp_unaligned+0x128>
    a312:	780d      	ldrb	r5, [r1, #0]
    a314:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    a318:	e055      	b.n	a3c6 <strcmp_unaligned+0x136>
    a31a:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    a31e:	f005 05ff 	and.w	r5, r5, #255	; 0xff
    a322:	e050      	b.n	a3c6 <strcmp_unaligned+0x136>
    a324:	ea4f 4c04 	mov.w	ip, r4, lsl #16
    a328:	eba4 0302 	sub.w	r3, r4, r2
    a32c:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    a330:	ea23 0304 	bic.w	r3, r3, r4
    a334:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
    a338:	d117      	bne.n	a36a <strcmp_unaligned+0xda>
    a33a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    a33e:	bf08      	it	eq
    a340:	f851 5b04 	ldreq.w	r5, [r1], #4
    a344:	d107      	bne.n	a356 <strcmp_unaligned+0xc6>
    a346:	ea8c 0c04 	eor.w	ip, ip, r4
    a34a:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
    a34e:	d108      	bne.n	a362 <strcmp_unaligned+0xd2>
    a350:	f850 4b04 	ldr.w	r4, [r0], #4
    a354:	e7e6      	b.n	a324 <strcmp_unaligned+0x94>
    a356:	041b      	lsls	r3, r3, #16
    a358:	d12e      	bne.n	a3b8 <strcmp_unaligned+0x128>
    a35a:	880d      	ldrh	r5, [r1, #0]
    a35c:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    a360:	e031      	b.n	a3c6 <strcmp_unaligned+0x136>
    a362:	ea4f 4505 	mov.w	r5, r5, lsl #16
    a366:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    a36a:	ea4f 4515 	mov.w	r5, r5, lsr #16
    a36e:	e02a      	b.n	a3c6 <strcmp_unaligned+0x136>
    a370:	f004 0cff 	and.w	ip, r4, #255	; 0xff
    a374:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
    a378:	eba4 0302 	sub.w	r3, r4, r2
    a37c:	ea23 0304 	bic.w	r3, r3, r4
    a380:	d10d      	bne.n	a39e <strcmp_unaligned+0x10e>
    a382:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    a386:	bf08      	it	eq
    a388:	f851 5b04 	ldreq.w	r5, [r1], #4
    a38c:	d10a      	bne.n	a3a4 <strcmp_unaligned+0x114>
    a38e:	ea8c 0c04 	eor.w	ip, ip, r4
    a392:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
    a396:	d10a      	bne.n	a3ae <strcmp_unaligned+0x11e>
    a398:	f850 4b04 	ldr.w	r4, [r0], #4
    a39c:	e7e8      	b.n	a370 <strcmp_unaligned+0xe0>
    a39e:	ea4f 6515 	mov.w	r5, r5, lsr #24
    a3a2:	e010      	b.n	a3c6 <strcmp_unaligned+0x136>
    a3a4:	f014 0fff 	tst.w	r4, #255	; 0xff
    a3a8:	d006      	beq.n	a3b8 <strcmp_unaligned+0x128>
    a3aa:	f851 5b04 	ldr.w	r5, [r1], #4
    a3ae:	ea4f 2c14 	mov.w	ip, r4, lsr #8
    a3b2:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
    a3b6:	e006      	b.n	a3c6 <strcmp_unaligned+0x136>
    a3b8:	f04f 0000 	mov.w	r0, #0
    a3bc:	f85d 4b04 	ldr.w	r4, [sp], #4
    a3c0:	f85d 5b04 	ldr.w	r5, [sp], #4
    a3c4:	4770      	bx	lr
    a3c6:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
    a3ca:	f005 00ff 	and.w	r0, r5, #255	; 0xff
    a3ce:	2801      	cmp	r0, #1
    a3d0:	bf28      	it	cs
    a3d2:	4290      	cmpcs	r0, r2
    a3d4:	bf04      	itt	eq
    a3d6:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
    a3da:	0a2d      	lsreq	r5, r5, #8
    a3dc:	d0f3      	beq.n	a3c6 <strcmp_unaligned+0x136>
    a3de:	eba2 0000 	sub.w	r0, r2, r0
    a3e2:	f85d 4b04 	ldr.w	r4, [sp], #4
    a3e6:	f85d 5b04 	ldr.w	r5, [sp], #4
    a3ea:	4770      	bx	lr

0000a3ec <_calloc_r>:
    a3ec:	b538      	push	{r3, r4, r5, lr}
    a3ee:	fb01 f102 	mul.w	r1, r1, r2
    a3f2:	f7f9 fc9d 	bl	3d30 <_malloc_r>
    a3f6:	4604      	mov	r4, r0
    a3f8:	b1f8      	cbz	r0, a43a <_calloc_r+0x4e>
    a3fa:	f850 2c04 	ldr.w	r2, [r0, #-4]
    a3fe:	f022 0203 	bic.w	r2, r2, #3
    a402:	3a04      	subs	r2, #4
    a404:	2a24      	cmp	r2, #36	; 0x24
    a406:	d81a      	bhi.n	a43e <_calloc_r+0x52>
    a408:	2a13      	cmp	r2, #19
    a40a:	4603      	mov	r3, r0
    a40c:	d90f      	bls.n	a42e <_calloc_r+0x42>
    a40e:	2100      	movs	r1, #0
    a410:	f840 1b04 	str.w	r1, [r0], #4
    a414:	1d03      	adds	r3, r0, #4
    a416:	2a1b      	cmp	r2, #27
    a418:	6061      	str	r1, [r4, #4]
    a41a:	d908      	bls.n	a42e <_calloc_r+0x42>
    a41c:	1d1d      	adds	r5, r3, #4
    a41e:	6041      	str	r1, [r0, #4]
    a420:	6059      	str	r1, [r3, #4]
    a422:	1d2b      	adds	r3, r5, #4
    a424:	2a24      	cmp	r2, #36	; 0x24
    a426:	bf02      	ittt	eq
    a428:	6069      	streq	r1, [r5, #4]
    a42a:	6059      	streq	r1, [r3, #4]
    a42c:	3308      	addeq	r3, #8
    a42e:	461a      	mov	r2, r3
    a430:	2100      	movs	r1, #0
    a432:	f842 1b04 	str.w	r1, [r2], #4
    a436:	6059      	str	r1, [r3, #4]
    a438:	6051      	str	r1, [r2, #4]
    a43a:	4620      	mov	r0, r4
    a43c:	bd38      	pop	{r3, r4, r5, pc}
    a43e:	2100      	movs	r1, #0
    a440:	f7fe ff8e 	bl	9360 <memset>
    a444:	4620      	mov	r0, r4
    a446:	bd38      	pop	{r3, r4, r5, pc}

0000a448 <_close_r>:
    a448:	b538      	push	{r3, r4, r5, lr}
    a44a:	f240 7494 	movw	r4, #1940	; 0x794
    a44e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    a452:	4605      	mov	r5, r0
    a454:	4608      	mov	r0, r1
    a456:	2300      	movs	r3, #0
    a458:	6023      	str	r3, [r4, #0]
    a45a:	f7f6 fe3f 	bl	10dc <_close>
    a45e:	f1b0 3fff 	cmp.w	r0, #4294967295
    a462:	d000      	beq.n	a466 <_close_r+0x1e>
    a464:	bd38      	pop	{r3, r4, r5, pc}
    a466:	6823      	ldr	r3, [r4, #0]
    a468:	2b00      	cmp	r3, #0
    a46a:	d0fb      	beq.n	a464 <_close_r+0x1c>
    a46c:	602b      	str	r3, [r5, #0]
    a46e:	bd38      	pop	{r3, r4, r5, pc}

0000a470 <_fclose_r>:
    a470:	b570      	push	{r4, r5, r6, lr}
    a472:	4605      	mov	r5, r0
    a474:	460c      	mov	r4, r1
    a476:	2900      	cmp	r1, #0
    a478:	d04b      	beq.n	a512 <_fclose_r+0xa2>
    a47a:	f7fe f969 	bl	8750 <__sfp_lock_acquire>
    a47e:	b115      	cbz	r5, a486 <_fclose_r+0x16>
    a480:	69ab      	ldr	r3, [r5, #24]
    a482:	2b00      	cmp	r3, #0
    a484:	d048      	beq.n	a518 <_fclose_r+0xa8>
    a486:	f24c 73b4 	movw	r3, #51124	; 0xc7b4
    a48a:	f2c0 0300 	movt	r3, #0
    a48e:	429c      	cmp	r4, r3
    a490:	bf08      	it	eq
    a492:	686c      	ldreq	r4, [r5, #4]
    a494:	d00e      	beq.n	a4b4 <_fclose_r+0x44>
    a496:	f24c 73d4 	movw	r3, #51156	; 0xc7d4
    a49a:	f2c0 0300 	movt	r3, #0
    a49e:	429c      	cmp	r4, r3
    a4a0:	bf08      	it	eq
    a4a2:	68ac      	ldreq	r4, [r5, #8]
    a4a4:	d006      	beq.n	a4b4 <_fclose_r+0x44>
    a4a6:	f24c 73f4 	movw	r3, #51188	; 0xc7f4
    a4aa:	f2c0 0300 	movt	r3, #0
    a4ae:	429c      	cmp	r4, r3
    a4b0:	bf08      	it	eq
    a4b2:	68ec      	ldreq	r4, [r5, #12]
    a4b4:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
    a4b8:	b33e      	cbz	r6, a50a <_fclose_r+0x9a>
    a4ba:	4628      	mov	r0, r5
    a4bc:	4621      	mov	r1, r4
    a4be:	f7fe f88b 	bl	85d8 <_fflush_r>
    a4c2:	6b23      	ldr	r3, [r4, #48]	; 0x30
    a4c4:	4606      	mov	r6, r0
    a4c6:	b13b      	cbz	r3, a4d8 <_fclose_r+0x68>
    a4c8:	4628      	mov	r0, r5
    a4ca:	6a21      	ldr	r1, [r4, #32]
    a4cc:	4798      	blx	r3
    a4ce:	ea36 0620 	bics.w	r6, r6, r0, asr #32
    a4d2:	bf28      	it	cs
    a4d4:	f04f 36ff 	movcs.w	r6, #4294967295
    a4d8:	89a3      	ldrh	r3, [r4, #12]
    a4da:	f013 0f80 	tst.w	r3, #128	; 0x80
    a4de:	d11f      	bne.n	a520 <_fclose_r+0xb0>
    a4e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
    a4e2:	b141      	cbz	r1, a4f6 <_fclose_r+0x86>
    a4e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
    a4e8:	4299      	cmp	r1, r3
    a4ea:	d002      	beq.n	a4f2 <_fclose_r+0x82>
    a4ec:	4628      	mov	r0, r5
    a4ee:	f7fe fa67 	bl	89c0 <_free_r>
    a4f2:	2300      	movs	r3, #0
    a4f4:	6363      	str	r3, [r4, #52]	; 0x34
    a4f6:	6ca1      	ldr	r1, [r4, #72]	; 0x48
    a4f8:	b121      	cbz	r1, a504 <_fclose_r+0x94>
    a4fa:	4628      	mov	r0, r5
    a4fc:	f7fe fa60 	bl	89c0 <_free_r>
    a500:	2300      	movs	r3, #0
    a502:	64a3      	str	r3, [r4, #72]	; 0x48
    a504:	f04f 0300 	mov.w	r3, #0
    a508:	81a3      	strh	r3, [r4, #12]
    a50a:	f7fe f923 	bl	8754 <__sfp_lock_release>
    a50e:	4630      	mov	r0, r6
    a510:	bd70      	pop	{r4, r5, r6, pc}
    a512:	460e      	mov	r6, r1
    a514:	4630      	mov	r0, r6
    a516:	bd70      	pop	{r4, r5, r6, pc}
    a518:	4628      	mov	r0, r5
    a51a:	f7fe f9cd 	bl	88b8 <__sinit>
    a51e:	e7b2      	b.n	a486 <_fclose_r+0x16>
    a520:	4628      	mov	r0, r5
    a522:	6921      	ldr	r1, [r4, #16]
    a524:	f7fe fa4c 	bl	89c0 <_free_r>
    a528:	e7da      	b.n	a4e0 <_fclose_r+0x70>
    a52a:	bf00      	nop

0000a52c <fclose>:
    a52c:	f240 0364 	movw	r3, #100	; 0x64
    a530:	4601      	mov	r1, r0
    a532:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a536:	6818      	ldr	r0, [r3, #0]
    a538:	e79a      	b.n	a470 <_fclose_r>
    a53a:	bf00      	nop

0000a53c <_fstat_r>:
    a53c:	b538      	push	{r3, r4, r5, lr}
    a53e:	f240 7494 	movw	r4, #1940	; 0x794
    a542:	f2c2 0400 	movt	r4, #8192	; 0x2000
    a546:	4605      	mov	r5, r0
    a548:	4608      	mov	r0, r1
    a54a:	4611      	mov	r1, r2
    a54c:	2300      	movs	r3, #0
    a54e:	6023      	str	r3, [r4, #0]
    a550:	f7f6 fdd6 	bl	1100 <_fstat>
    a554:	f1b0 3fff 	cmp.w	r0, #4294967295
    a558:	d000      	beq.n	a55c <_fstat_r+0x20>
    a55a:	bd38      	pop	{r3, r4, r5, pc}
    a55c:	6823      	ldr	r3, [r4, #0]
    a55e:	2b00      	cmp	r3, #0
    a560:	d0fb      	beq.n	a55a <_fstat_r+0x1e>
    a562:	602b      	str	r3, [r5, #0]
    a564:	bd38      	pop	{r3, r4, r5, pc}
    a566:	bf00      	nop

0000a568 <_isatty_r>:
    a568:	b538      	push	{r3, r4, r5, lr}
    a56a:	f240 7494 	movw	r4, #1940	; 0x794
    a56e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    a572:	4605      	mov	r5, r0
    a574:	4608      	mov	r0, r1
    a576:	2300      	movs	r3, #0
    a578:	6023      	str	r3, [r4, #0]
    a57a:	f7f6 fdd3 	bl	1124 <_isatty>
    a57e:	f1b0 3fff 	cmp.w	r0, #4294967295
    a582:	d000      	beq.n	a586 <_isatty_r+0x1e>
    a584:	bd38      	pop	{r3, r4, r5, pc}
    a586:	6823      	ldr	r3, [r4, #0]
    a588:	2b00      	cmp	r3, #0
    a58a:	d0fb      	beq.n	a584 <_isatty_r+0x1c>
    a58c:	602b      	str	r3, [r5, #0]
    a58e:	bd38      	pop	{r3, r4, r5, pc}

0000a590 <_lseek_r>:
    a590:	b538      	push	{r3, r4, r5, lr}
    a592:	f240 7494 	movw	r4, #1940	; 0x794
    a596:	f2c2 0400 	movt	r4, #8192	; 0x2000
    a59a:	4605      	mov	r5, r0
    a59c:	4608      	mov	r0, r1
    a59e:	4611      	mov	r1, r2
    a5a0:	461a      	mov	r2, r3
    a5a2:	2300      	movs	r3, #0
    a5a4:	6023      	str	r3, [r4, #0]
    a5a6:	f7f6 fdc9 	bl	113c <_lseek>
    a5aa:	f1b0 3fff 	cmp.w	r0, #4294967295
    a5ae:	d000      	beq.n	a5b2 <_lseek_r+0x22>
    a5b0:	bd38      	pop	{r3, r4, r5, pc}
    a5b2:	6823      	ldr	r3, [r4, #0]
    a5b4:	2b00      	cmp	r3, #0
    a5b6:	d0fb      	beq.n	a5b0 <_lseek_r+0x20>
    a5b8:	602b      	str	r3, [r5, #0]
    a5ba:	bd38      	pop	{r3, r4, r5, pc}

0000a5bc <_read_r>:
    a5bc:	b538      	push	{r3, r4, r5, lr}
    a5be:	f240 7494 	movw	r4, #1940	; 0x794
    a5c2:	f2c2 0400 	movt	r4, #8192	; 0x2000
    a5c6:	4605      	mov	r5, r0
    a5c8:	4608      	mov	r0, r1
    a5ca:	4611      	mov	r1, r2
    a5cc:	461a      	mov	r2, r3
    a5ce:	2300      	movs	r3, #0
    a5d0:	6023      	str	r3, [r4, #0]
    a5d2:	f7f6 fdc1 	bl	1158 <_read>
    a5d6:	f1b0 3fff 	cmp.w	r0, #4294967295
    a5da:	d000      	beq.n	a5de <_read_r+0x22>
    a5dc:	bd38      	pop	{r3, r4, r5, pc}
    a5de:	6823      	ldr	r3, [r4, #0]
    a5e0:	2b00      	cmp	r3, #0
    a5e2:	d0fb      	beq.n	a5dc <_read_r+0x20>
    a5e4:	602b      	str	r3, [r5, #0]
    a5e6:	bd38      	pop	{r3, r4, r5, pc}

0000a5e8 <__aeabi_uidiv>:
    a5e8:	1e4a      	subs	r2, r1, #1
    a5ea:	bf08      	it	eq
    a5ec:	4770      	bxeq	lr
    a5ee:	f0c0 8124 	bcc.w	a83a <__aeabi_uidiv+0x252>
    a5f2:	4288      	cmp	r0, r1
    a5f4:	f240 8116 	bls.w	a824 <__aeabi_uidiv+0x23c>
    a5f8:	4211      	tst	r1, r2
    a5fa:	f000 8117 	beq.w	a82c <__aeabi_uidiv+0x244>
    a5fe:	fab0 f380 	clz	r3, r0
    a602:	fab1 f281 	clz	r2, r1
    a606:	eba2 0303 	sub.w	r3, r2, r3
    a60a:	f1c3 031f 	rsb	r3, r3, #31
    a60e:	a204      	add	r2, pc, #16	; (adr r2, a620 <__aeabi_uidiv+0x38>)
    a610:	eb02 1303 	add.w	r3, r2, r3, lsl #4
    a614:	f04f 0200 	mov.w	r2, #0
    a618:	469f      	mov	pc, r3
    a61a:	bf00      	nop
    a61c:	f3af 8000 	nop.w
    a620:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
    a624:	bf00      	nop
    a626:	eb42 0202 	adc.w	r2, r2, r2
    a62a:	bf28      	it	cs
    a62c:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
    a630:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
    a634:	bf00      	nop
    a636:	eb42 0202 	adc.w	r2, r2, r2
    a63a:	bf28      	it	cs
    a63c:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
    a640:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
    a644:	bf00      	nop
    a646:	eb42 0202 	adc.w	r2, r2, r2
    a64a:	bf28      	it	cs
    a64c:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
    a650:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
    a654:	bf00      	nop
    a656:	eb42 0202 	adc.w	r2, r2, r2
    a65a:	bf28      	it	cs
    a65c:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
    a660:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
    a664:	bf00      	nop
    a666:	eb42 0202 	adc.w	r2, r2, r2
    a66a:	bf28      	it	cs
    a66c:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
    a670:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
    a674:	bf00      	nop
    a676:	eb42 0202 	adc.w	r2, r2, r2
    a67a:	bf28      	it	cs
    a67c:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
    a680:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
    a684:	bf00      	nop
    a686:	eb42 0202 	adc.w	r2, r2, r2
    a68a:	bf28      	it	cs
    a68c:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
    a690:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
    a694:	bf00      	nop
    a696:	eb42 0202 	adc.w	r2, r2, r2
    a69a:	bf28      	it	cs
    a69c:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
    a6a0:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
    a6a4:	bf00      	nop
    a6a6:	eb42 0202 	adc.w	r2, r2, r2
    a6aa:	bf28      	it	cs
    a6ac:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
    a6b0:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
    a6b4:	bf00      	nop
    a6b6:	eb42 0202 	adc.w	r2, r2, r2
    a6ba:	bf28      	it	cs
    a6bc:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
    a6c0:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
    a6c4:	bf00      	nop
    a6c6:	eb42 0202 	adc.w	r2, r2, r2
    a6ca:	bf28      	it	cs
    a6cc:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
    a6d0:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
    a6d4:	bf00      	nop
    a6d6:	eb42 0202 	adc.w	r2, r2, r2
    a6da:	bf28      	it	cs
    a6dc:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
    a6e0:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
    a6e4:	bf00      	nop
    a6e6:	eb42 0202 	adc.w	r2, r2, r2
    a6ea:	bf28      	it	cs
    a6ec:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
    a6f0:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
    a6f4:	bf00      	nop
    a6f6:	eb42 0202 	adc.w	r2, r2, r2
    a6fa:	bf28      	it	cs
    a6fc:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
    a700:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
    a704:	bf00      	nop
    a706:	eb42 0202 	adc.w	r2, r2, r2
    a70a:	bf28      	it	cs
    a70c:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
    a710:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
    a714:	bf00      	nop
    a716:	eb42 0202 	adc.w	r2, r2, r2
    a71a:	bf28      	it	cs
    a71c:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
    a720:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
    a724:	bf00      	nop
    a726:	eb42 0202 	adc.w	r2, r2, r2
    a72a:	bf28      	it	cs
    a72c:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
    a730:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
    a734:	bf00      	nop
    a736:	eb42 0202 	adc.w	r2, r2, r2
    a73a:	bf28      	it	cs
    a73c:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
    a740:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
    a744:	bf00      	nop
    a746:	eb42 0202 	adc.w	r2, r2, r2
    a74a:	bf28      	it	cs
    a74c:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
    a750:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
    a754:	bf00      	nop
    a756:	eb42 0202 	adc.w	r2, r2, r2
    a75a:	bf28      	it	cs
    a75c:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
    a760:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
    a764:	bf00      	nop
    a766:	eb42 0202 	adc.w	r2, r2, r2
    a76a:	bf28      	it	cs
    a76c:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
    a770:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
    a774:	bf00      	nop
    a776:	eb42 0202 	adc.w	r2, r2, r2
    a77a:	bf28      	it	cs
    a77c:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
    a780:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
    a784:	bf00      	nop
    a786:	eb42 0202 	adc.w	r2, r2, r2
    a78a:	bf28      	it	cs
    a78c:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
    a790:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
    a794:	bf00      	nop
    a796:	eb42 0202 	adc.w	r2, r2, r2
    a79a:	bf28      	it	cs
    a79c:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
    a7a0:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
    a7a4:	bf00      	nop
    a7a6:	eb42 0202 	adc.w	r2, r2, r2
    a7aa:	bf28      	it	cs
    a7ac:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
    a7b0:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
    a7b4:	bf00      	nop
    a7b6:	eb42 0202 	adc.w	r2, r2, r2
    a7ba:	bf28      	it	cs
    a7bc:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
    a7c0:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
    a7c4:	bf00      	nop
    a7c6:	eb42 0202 	adc.w	r2, r2, r2
    a7ca:	bf28      	it	cs
    a7cc:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
    a7d0:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
    a7d4:	bf00      	nop
    a7d6:	eb42 0202 	adc.w	r2, r2, r2
    a7da:	bf28      	it	cs
    a7dc:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
    a7e0:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
    a7e4:	bf00      	nop
    a7e6:	eb42 0202 	adc.w	r2, r2, r2
    a7ea:	bf28      	it	cs
    a7ec:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
    a7f0:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
    a7f4:	bf00      	nop
    a7f6:	eb42 0202 	adc.w	r2, r2, r2
    a7fa:	bf28      	it	cs
    a7fc:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
    a800:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
    a804:	bf00      	nop
    a806:	eb42 0202 	adc.w	r2, r2, r2
    a80a:	bf28      	it	cs
    a80c:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
    a810:	ebb0 0f01 	cmp.w	r0, r1
    a814:	bf00      	nop
    a816:	eb42 0202 	adc.w	r2, r2, r2
    a81a:	bf28      	it	cs
    a81c:	eba0 0001 	subcs.w	r0, r0, r1
    a820:	4610      	mov	r0, r2
    a822:	4770      	bx	lr
    a824:	bf0c      	ite	eq
    a826:	2001      	moveq	r0, #1
    a828:	2000      	movne	r0, #0
    a82a:	4770      	bx	lr
    a82c:	fab1 f281 	clz	r2, r1
    a830:	f1c2 021f 	rsb	r2, r2, #31
    a834:	fa20 f002 	lsr.w	r0, r0, r2
    a838:	4770      	bx	lr
    a83a:	b108      	cbz	r0, a840 <__aeabi_uidiv+0x258>
    a83c:	f04f 30ff 	mov.w	r0, #4294967295
    a840:	f000 b80e 	b.w	a860 <__aeabi_idiv0>

0000a844 <__aeabi_uidivmod>:
    a844:	2900      	cmp	r1, #0
    a846:	d0f8      	beq.n	a83a <__aeabi_uidiv+0x252>
    a848:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
    a84c:	f7ff fecc 	bl	a5e8 <__aeabi_uidiv>
    a850:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
    a854:	fb02 f300 	mul.w	r3, r2, r0
    a858:	eba1 0103 	sub.w	r1, r1, r3
    a85c:	4770      	bx	lr
    a85e:	bf00      	nop

0000a860 <__aeabi_idiv0>:
    a860:	4770      	bx	lr
    a862:	bf00      	nop

0000a864 <__aeabi_uldivmod>:
    a864:	b94b      	cbnz	r3, a87a <__aeabi_uldivmod+0x16>
    a866:	b942      	cbnz	r2, a87a <__aeabi_uldivmod+0x16>
    a868:	2900      	cmp	r1, #0
    a86a:	bf08      	it	eq
    a86c:	2800      	cmpeq	r0, #0
    a86e:	d002      	beq.n	a876 <__aeabi_uldivmod+0x12>
    a870:	f04f 31ff 	mov.w	r1, #4294967295
    a874:	4608      	mov	r0, r1
    a876:	f7ff bff3 	b.w	a860 <__aeabi_idiv0>
    a87a:	b082      	sub	sp, #8
    a87c:	46ec      	mov	ip, sp
    a87e:	e92d 5000 	stmdb	sp!, {ip, lr}
    a882:	f000 f805 	bl	a890 <__gnu_uldivmod_helper>
    a886:	f8dd e004 	ldr.w	lr, [sp, #4]
    a88a:	b002      	add	sp, #8
    a88c:	bc0c      	pop	{r2, r3}
    a88e:	4770      	bx	lr

0000a890 <__gnu_uldivmod_helper>:
    a890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a892:	4614      	mov	r4, r2
    a894:	461d      	mov	r5, r3
    a896:	4606      	mov	r6, r0
    a898:	460f      	mov	r7, r1
    a89a:	f000 f9d7 	bl	ac4c <__udivdi3>
    a89e:	fb00 f505 	mul.w	r5, r0, r5
    a8a2:	fba0 2304 	umull	r2, r3, r0, r4
    a8a6:	fb04 5401 	mla	r4, r4, r1, r5
    a8aa:	18e3      	adds	r3, r4, r3
    a8ac:	1ab6      	subs	r6, r6, r2
    a8ae:	eb67 0703 	sbc.w	r7, r7, r3
    a8b2:	9b06      	ldr	r3, [sp, #24]
    a8b4:	e9c3 6700 	strd	r6, r7, [r3]
    a8b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a8ba:	bf00      	nop

0000a8bc <__gnu_ldivmod_helper>:
    a8bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a8be:	4614      	mov	r4, r2
    a8c0:	461d      	mov	r5, r3
    a8c2:	4606      	mov	r6, r0
    a8c4:	460f      	mov	r7, r1
    a8c6:	f000 f80f 	bl	a8e8 <__divdi3>
    a8ca:	fb00 f505 	mul.w	r5, r0, r5
    a8ce:	fba0 2304 	umull	r2, r3, r0, r4
    a8d2:	fb04 5401 	mla	r4, r4, r1, r5
    a8d6:	18e3      	adds	r3, r4, r3
    a8d8:	1ab6      	subs	r6, r6, r2
    a8da:	eb67 0703 	sbc.w	r7, r7, r3
    a8de:	9b06      	ldr	r3, [sp, #24]
    a8e0:	e9c3 6700 	strd	r6, r7, [r3]
    a8e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a8e6:	bf00      	nop

0000a8e8 <__divdi3>:
    a8e8:	2900      	cmp	r1, #0
    a8ea:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a8ee:	b085      	sub	sp, #20
    a8f0:	f2c0 80c8 	blt.w	aa84 <__divdi3+0x19c>
    a8f4:	2600      	movs	r6, #0
    a8f6:	2b00      	cmp	r3, #0
    a8f8:	f2c0 80bf 	blt.w	aa7a <__divdi3+0x192>
    a8fc:	4689      	mov	r9, r1
    a8fe:	4614      	mov	r4, r2
    a900:	4605      	mov	r5, r0
    a902:	469b      	mov	fp, r3
    a904:	2b00      	cmp	r3, #0
    a906:	d14a      	bne.n	a99e <__divdi3+0xb6>
    a908:	428a      	cmp	r2, r1
    a90a:	d957      	bls.n	a9bc <__divdi3+0xd4>
    a90c:	fab2 f382 	clz	r3, r2
    a910:	b153      	cbz	r3, a928 <__divdi3+0x40>
    a912:	f1c3 0020 	rsb	r0, r3, #32
    a916:	fa01 f903 	lsl.w	r9, r1, r3
    a91a:	fa25 f800 	lsr.w	r8, r5, r0
    a91e:	fa12 f403 	lsls.w	r4, r2, r3
    a922:	409d      	lsls	r5, r3
    a924:	ea48 0909 	orr.w	r9, r8, r9
    a928:	0c27      	lsrs	r7, r4, #16
    a92a:	4648      	mov	r0, r9
    a92c:	4639      	mov	r1, r7
    a92e:	fa1f fb84 	uxth.w	fp, r4
    a932:	f7ff fe59 	bl	a5e8 <__aeabi_uidiv>
    a936:	4639      	mov	r1, r7
    a938:	4682      	mov	sl, r0
    a93a:	4648      	mov	r0, r9
    a93c:	f7ff ff82 	bl	a844 <__aeabi_uidivmod>
    a940:	0c2a      	lsrs	r2, r5, #16
    a942:	fb0b f30a 	mul.w	r3, fp, sl
    a946:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
    a94a:	454b      	cmp	r3, r9
    a94c:	d909      	bls.n	a962 <__divdi3+0x7a>
    a94e:	eb19 0904 	adds.w	r9, r9, r4
    a952:	f10a 3aff 	add.w	sl, sl, #4294967295
    a956:	d204      	bcs.n	a962 <__divdi3+0x7a>
    a958:	454b      	cmp	r3, r9
    a95a:	bf84      	itt	hi
    a95c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    a960:	44a1      	addhi	r9, r4
    a962:	ebc3 0909 	rsb	r9, r3, r9
    a966:	4639      	mov	r1, r7
    a968:	4648      	mov	r0, r9
    a96a:	b2ad      	uxth	r5, r5
    a96c:	f7ff fe3c 	bl	a5e8 <__aeabi_uidiv>
    a970:	4639      	mov	r1, r7
    a972:	4680      	mov	r8, r0
    a974:	4648      	mov	r0, r9
    a976:	f7ff ff65 	bl	a844 <__aeabi_uidivmod>
    a97a:	fb0b fb08 	mul.w	fp, fp, r8
    a97e:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    a982:	45ab      	cmp	fp, r5
    a984:	d907      	bls.n	a996 <__divdi3+0xae>
    a986:	192d      	adds	r5, r5, r4
    a988:	f108 38ff 	add.w	r8, r8, #4294967295
    a98c:	d203      	bcs.n	a996 <__divdi3+0xae>
    a98e:	45ab      	cmp	fp, r5
    a990:	bf88      	it	hi
    a992:	f108 38ff 	addhi.w	r8, r8, #4294967295
    a996:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    a99a:	2700      	movs	r7, #0
    a99c:	e003      	b.n	a9a6 <__divdi3+0xbe>
    a99e:	428b      	cmp	r3, r1
    a9a0:	d957      	bls.n	aa52 <__divdi3+0x16a>
    a9a2:	2700      	movs	r7, #0
    a9a4:	46b8      	mov	r8, r7
    a9a6:	4642      	mov	r2, r8
    a9a8:	463b      	mov	r3, r7
    a9aa:	b116      	cbz	r6, a9b2 <__divdi3+0xca>
    a9ac:	4252      	negs	r2, r2
    a9ae:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    a9b2:	4619      	mov	r1, r3
    a9b4:	4610      	mov	r0, r2
    a9b6:	b005      	add	sp, #20
    a9b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a9bc:	b922      	cbnz	r2, a9c8 <__divdi3+0xe0>
    a9be:	4611      	mov	r1, r2
    a9c0:	2001      	movs	r0, #1
    a9c2:	f7ff fe11 	bl	a5e8 <__aeabi_uidiv>
    a9c6:	4604      	mov	r4, r0
    a9c8:	fab4 f884 	clz	r8, r4
    a9cc:	f1b8 0f00 	cmp.w	r8, #0
    a9d0:	d15e      	bne.n	aa90 <__divdi3+0x1a8>
    a9d2:	ebc4 0809 	rsb	r8, r4, r9
    a9d6:	0c27      	lsrs	r7, r4, #16
    a9d8:	fa1f f984 	uxth.w	r9, r4
    a9dc:	2101      	movs	r1, #1
    a9de:	9102      	str	r1, [sp, #8]
    a9e0:	4639      	mov	r1, r7
    a9e2:	4640      	mov	r0, r8
    a9e4:	f7ff fe00 	bl	a5e8 <__aeabi_uidiv>
    a9e8:	4639      	mov	r1, r7
    a9ea:	4682      	mov	sl, r0
    a9ec:	4640      	mov	r0, r8
    a9ee:	f7ff ff29 	bl	a844 <__aeabi_uidivmod>
    a9f2:	ea4f 4815 	mov.w	r8, r5, lsr #16
    a9f6:	fb09 f30a 	mul.w	r3, r9, sl
    a9fa:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
    a9fe:	455b      	cmp	r3, fp
    aa00:	d909      	bls.n	aa16 <__divdi3+0x12e>
    aa02:	eb1b 0b04 	adds.w	fp, fp, r4
    aa06:	f10a 3aff 	add.w	sl, sl, #4294967295
    aa0a:	d204      	bcs.n	aa16 <__divdi3+0x12e>
    aa0c:	455b      	cmp	r3, fp
    aa0e:	bf84      	itt	hi
    aa10:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    aa14:	44a3      	addhi	fp, r4
    aa16:	ebc3 0b0b 	rsb	fp, r3, fp
    aa1a:	4639      	mov	r1, r7
    aa1c:	4658      	mov	r0, fp
    aa1e:	b2ad      	uxth	r5, r5
    aa20:	f7ff fde2 	bl	a5e8 <__aeabi_uidiv>
    aa24:	4639      	mov	r1, r7
    aa26:	4680      	mov	r8, r0
    aa28:	4658      	mov	r0, fp
    aa2a:	f7ff ff0b 	bl	a844 <__aeabi_uidivmod>
    aa2e:	fb09 f908 	mul.w	r9, r9, r8
    aa32:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    aa36:	45a9      	cmp	r9, r5
    aa38:	d907      	bls.n	aa4a <__divdi3+0x162>
    aa3a:	192d      	adds	r5, r5, r4
    aa3c:	f108 38ff 	add.w	r8, r8, #4294967295
    aa40:	d203      	bcs.n	aa4a <__divdi3+0x162>
    aa42:	45a9      	cmp	r9, r5
    aa44:	bf88      	it	hi
    aa46:	f108 38ff 	addhi.w	r8, r8, #4294967295
    aa4a:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    aa4e:	9f02      	ldr	r7, [sp, #8]
    aa50:	e7a9      	b.n	a9a6 <__divdi3+0xbe>
    aa52:	fab3 f783 	clz	r7, r3
    aa56:	2f00      	cmp	r7, #0
    aa58:	d168      	bne.n	ab2c <__divdi3+0x244>
    aa5a:	428b      	cmp	r3, r1
    aa5c:	bf2c      	ite	cs
    aa5e:	f04f 0900 	movcs.w	r9, #0
    aa62:	f04f 0901 	movcc.w	r9, #1
    aa66:	4282      	cmp	r2, r0
    aa68:	bf8c      	ite	hi
    aa6a:	464c      	movhi	r4, r9
    aa6c:	f049 0401 	orrls.w	r4, r9, #1
    aa70:	2c00      	cmp	r4, #0
    aa72:	d096      	beq.n	a9a2 <__divdi3+0xba>
    aa74:	f04f 0801 	mov.w	r8, #1
    aa78:	e795      	b.n	a9a6 <__divdi3+0xbe>
    aa7a:	4252      	negs	r2, r2
    aa7c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    aa80:	43f6      	mvns	r6, r6
    aa82:	e73b      	b.n	a8fc <__divdi3+0x14>
    aa84:	4240      	negs	r0, r0
    aa86:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    aa8a:	f04f 36ff 	mov.w	r6, #4294967295
    aa8e:	e732      	b.n	a8f6 <__divdi3+0xe>
    aa90:	fa04 f408 	lsl.w	r4, r4, r8
    aa94:	f1c8 0720 	rsb	r7, r8, #32
    aa98:	fa35 f307 	lsrs.w	r3, r5, r7
    aa9c:	fa29 fa07 	lsr.w	sl, r9, r7
    aaa0:	0c27      	lsrs	r7, r4, #16
    aaa2:	fa09 fb08 	lsl.w	fp, r9, r8
    aaa6:	4639      	mov	r1, r7
    aaa8:	4650      	mov	r0, sl
    aaaa:	ea43 020b 	orr.w	r2, r3, fp
    aaae:	9202      	str	r2, [sp, #8]
    aab0:	f7ff fd9a 	bl	a5e8 <__aeabi_uidiv>
    aab4:	4639      	mov	r1, r7
    aab6:	fa1f f984 	uxth.w	r9, r4
    aaba:	4683      	mov	fp, r0
    aabc:	4650      	mov	r0, sl
    aabe:	f7ff fec1 	bl	a844 <__aeabi_uidivmod>
    aac2:	9802      	ldr	r0, [sp, #8]
    aac4:	fb09 f20b 	mul.w	r2, r9, fp
    aac8:	0c03      	lsrs	r3, r0, #16
    aaca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    aace:	429a      	cmp	r2, r3
    aad0:	d904      	bls.n	aadc <__divdi3+0x1f4>
    aad2:	191b      	adds	r3, r3, r4
    aad4:	f10b 3bff 	add.w	fp, fp, #4294967295
    aad8:	f0c0 80b1 	bcc.w	ac3e <__divdi3+0x356>
    aadc:	1a9b      	subs	r3, r3, r2
    aade:	4639      	mov	r1, r7
    aae0:	4618      	mov	r0, r3
    aae2:	9301      	str	r3, [sp, #4]
    aae4:	f7ff fd80 	bl	a5e8 <__aeabi_uidiv>
    aae8:	9901      	ldr	r1, [sp, #4]
    aaea:	4682      	mov	sl, r0
    aaec:	4608      	mov	r0, r1
    aaee:	4639      	mov	r1, r7
    aaf0:	f7ff fea8 	bl	a844 <__aeabi_uidivmod>
    aaf4:	f8dd c008 	ldr.w	ip, [sp, #8]
    aaf8:	fb09 f30a 	mul.w	r3, r9, sl
    aafc:	fa1f f08c 	uxth.w	r0, ip
    ab00:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
    ab04:	4293      	cmp	r3, r2
    ab06:	d908      	bls.n	ab1a <__divdi3+0x232>
    ab08:	1912      	adds	r2, r2, r4
    ab0a:	f10a 3aff 	add.w	sl, sl, #4294967295
    ab0e:	d204      	bcs.n	ab1a <__divdi3+0x232>
    ab10:	4293      	cmp	r3, r2
    ab12:	bf84      	itt	hi
    ab14:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    ab18:	1912      	addhi	r2, r2, r4
    ab1a:	fa05 f508 	lsl.w	r5, r5, r8
    ab1e:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
    ab22:	ebc3 0802 	rsb	r8, r3, r2
    ab26:	f8cd e008 	str.w	lr, [sp, #8]
    ab2a:	e759      	b.n	a9e0 <__divdi3+0xf8>
    ab2c:	f1c7 0020 	rsb	r0, r7, #32
    ab30:	fa03 fa07 	lsl.w	sl, r3, r7
    ab34:	40c2      	lsrs	r2, r0
    ab36:	fa35 f300 	lsrs.w	r3, r5, r0
    ab3a:	ea42 0b0a 	orr.w	fp, r2, sl
    ab3e:	fa21 f800 	lsr.w	r8, r1, r0
    ab42:	fa01 f907 	lsl.w	r9, r1, r7
    ab46:	4640      	mov	r0, r8
    ab48:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
    ab4c:	ea43 0109 	orr.w	r1, r3, r9
    ab50:	9102      	str	r1, [sp, #8]
    ab52:	4651      	mov	r1, sl
    ab54:	fa1f f28b 	uxth.w	r2, fp
    ab58:	9203      	str	r2, [sp, #12]
    ab5a:	f7ff fd45 	bl	a5e8 <__aeabi_uidiv>
    ab5e:	4651      	mov	r1, sl
    ab60:	4681      	mov	r9, r0
    ab62:	4640      	mov	r0, r8
    ab64:	f7ff fe6e 	bl	a844 <__aeabi_uidivmod>
    ab68:	9b03      	ldr	r3, [sp, #12]
    ab6a:	f8dd c008 	ldr.w	ip, [sp, #8]
    ab6e:	fb03 f209 	mul.w	r2, r3, r9
    ab72:	ea4f 401c 	mov.w	r0, ip, lsr #16
    ab76:	fa14 f307 	lsls.w	r3, r4, r7
    ab7a:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
    ab7e:	42a2      	cmp	r2, r4
    ab80:	d904      	bls.n	ab8c <__divdi3+0x2a4>
    ab82:	eb14 040b 	adds.w	r4, r4, fp
    ab86:	f109 39ff 	add.w	r9, r9, #4294967295
    ab8a:	d352      	bcc.n	ac32 <__divdi3+0x34a>
    ab8c:	1aa4      	subs	r4, r4, r2
    ab8e:	4651      	mov	r1, sl
    ab90:	4620      	mov	r0, r4
    ab92:	9301      	str	r3, [sp, #4]
    ab94:	f7ff fd28 	bl	a5e8 <__aeabi_uidiv>
    ab98:	4651      	mov	r1, sl
    ab9a:	4680      	mov	r8, r0
    ab9c:	4620      	mov	r0, r4
    ab9e:	f7ff fe51 	bl	a844 <__aeabi_uidivmod>
    aba2:	9803      	ldr	r0, [sp, #12]
    aba4:	f8dd c008 	ldr.w	ip, [sp, #8]
    aba8:	fb00 f208 	mul.w	r2, r0, r8
    abac:	fa1f f38c 	uxth.w	r3, ip
    abb0:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
    abb4:	9b01      	ldr	r3, [sp, #4]
    abb6:	4282      	cmp	r2, r0
    abb8:	d904      	bls.n	abc4 <__divdi3+0x2dc>
    abba:	eb10 000b 	adds.w	r0, r0, fp
    abbe:	f108 38ff 	add.w	r8, r8, #4294967295
    abc2:	d330      	bcc.n	ac26 <__divdi3+0x33e>
    abc4:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
    abc8:	fa1f fc83 	uxth.w	ip, r3
    abcc:	0c1b      	lsrs	r3, r3, #16
    abce:	1a80      	subs	r0, r0, r2
    abd0:	fa1f fe88 	uxth.w	lr, r8
    abd4:	ea4f 4a18 	mov.w	sl, r8, lsr #16
    abd8:	fb0c f90e 	mul.w	r9, ip, lr
    abdc:	fb0c fc0a 	mul.w	ip, ip, sl
    abe0:	fb03 c10e 	mla	r1, r3, lr, ip
    abe4:	fb03 f20a 	mul.w	r2, r3, sl
    abe8:	eb01 4119 	add.w	r1, r1, r9, lsr #16
    abec:	458c      	cmp	ip, r1
    abee:	bf88      	it	hi
    abf0:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
    abf4:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
    abf8:	4570      	cmp	r0, lr
    abfa:	d310      	bcc.n	ac1e <__divdi3+0x336>
    abfc:	fa1f f989 	uxth.w	r9, r9
    ac00:	fa05 f707 	lsl.w	r7, r5, r7
    ac04:	eb09 4001 	add.w	r0, r9, r1, lsl #16
    ac08:	bf14      	ite	ne
    ac0a:	2200      	movne	r2, #0
    ac0c:	2201      	moveq	r2, #1
    ac0e:	4287      	cmp	r7, r0
    ac10:	bf2c      	ite	cs
    ac12:	2700      	movcs	r7, #0
    ac14:	f002 0701 	andcc.w	r7, r2, #1
    ac18:	2f00      	cmp	r7, #0
    ac1a:	f43f aec4 	beq.w	a9a6 <__divdi3+0xbe>
    ac1e:	f108 38ff 	add.w	r8, r8, #4294967295
    ac22:	2700      	movs	r7, #0
    ac24:	e6bf      	b.n	a9a6 <__divdi3+0xbe>
    ac26:	4282      	cmp	r2, r0
    ac28:	bf84      	itt	hi
    ac2a:	4458      	addhi	r0, fp
    ac2c:	f108 38ff 	addhi.w	r8, r8, #4294967295
    ac30:	e7c8      	b.n	abc4 <__divdi3+0x2dc>
    ac32:	42a2      	cmp	r2, r4
    ac34:	bf84      	itt	hi
    ac36:	f109 39ff 	addhi.w	r9, r9, #4294967295
    ac3a:	445c      	addhi	r4, fp
    ac3c:	e7a6      	b.n	ab8c <__divdi3+0x2a4>
    ac3e:	429a      	cmp	r2, r3
    ac40:	bf84      	itt	hi
    ac42:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    ac46:	191b      	addhi	r3, r3, r4
    ac48:	e748      	b.n	aadc <__divdi3+0x1f4>
    ac4a:	bf00      	nop

0000ac4c <__udivdi3>:
    ac4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ac50:	460c      	mov	r4, r1
    ac52:	b083      	sub	sp, #12
    ac54:	4680      	mov	r8, r0
    ac56:	4616      	mov	r6, r2
    ac58:	4689      	mov	r9, r1
    ac5a:	461f      	mov	r7, r3
    ac5c:	4615      	mov	r5, r2
    ac5e:	468a      	mov	sl, r1
    ac60:	2b00      	cmp	r3, #0
    ac62:	d14b      	bne.n	acfc <__udivdi3+0xb0>
    ac64:	428a      	cmp	r2, r1
    ac66:	d95c      	bls.n	ad22 <__udivdi3+0xd6>
    ac68:	fab2 f382 	clz	r3, r2
    ac6c:	b15b      	cbz	r3, ac86 <__udivdi3+0x3a>
    ac6e:	f1c3 0020 	rsb	r0, r3, #32
    ac72:	fa01 fa03 	lsl.w	sl, r1, r3
    ac76:	fa28 f200 	lsr.w	r2, r8, r0
    ac7a:	fa16 f503 	lsls.w	r5, r6, r3
    ac7e:	fa08 f803 	lsl.w	r8, r8, r3
    ac82:	ea42 0a0a 	orr.w	sl, r2, sl
    ac86:	0c2e      	lsrs	r6, r5, #16
    ac88:	4650      	mov	r0, sl
    ac8a:	4631      	mov	r1, r6
    ac8c:	b2af      	uxth	r7, r5
    ac8e:	f7ff fcab 	bl	a5e8 <__aeabi_uidiv>
    ac92:	4631      	mov	r1, r6
    ac94:	ea4f 4418 	mov.w	r4, r8, lsr #16
    ac98:	4681      	mov	r9, r0
    ac9a:	4650      	mov	r0, sl
    ac9c:	f7ff fdd2 	bl	a844 <__aeabi_uidivmod>
    aca0:	fb07 f309 	mul.w	r3, r7, r9
    aca4:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
    aca8:	4553      	cmp	r3, sl
    acaa:	d909      	bls.n	acc0 <__udivdi3+0x74>
    acac:	eb1a 0a05 	adds.w	sl, sl, r5
    acb0:	f109 39ff 	add.w	r9, r9, #4294967295
    acb4:	d204      	bcs.n	acc0 <__udivdi3+0x74>
    acb6:	4553      	cmp	r3, sl
    acb8:	bf84      	itt	hi
    acba:	f109 39ff 	addhi.w	r9, r9, #4294967295
    acbe:	44aa      	addhi	sl, r5
    acc0:	ebc3 0a0a 	rsb	sl, r3, sl
    acc4:	4631      	mov	r1, r6
    acc6:	4650      	mov	r0, sl
    acc8:	fa1f f888 	uxth.w	r8, r8
    accc:	f7ff fc8c 	bl	a5e8 <__aeabi_uidiv>
    acd0:	4631      	mov	r1, r6
    acd2:	4604      	mov	r4, r0
    acd4:	4650      	mov	r0, sl
    acd6:	f7ff fdb5 	bl	a844 <__aeabi_uidivmod>
    acda:	fb07 f704 	mul.w	r7, r7, r4
    acde:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    ace2:	4547      	cmp	r7, r8
    ace4:	d906      	bls.n	acf4 <__udivdi3+0xa8>
    ace6:	3c01      	subs	r4, #1
    ace8:	eb18 0805 	adds.w	r8, r8, r5
    acec:	d202      	bcs.n	acf4 <__udivdi3+0xa8>
    acee:	4547      	cmp	r7, r8
    acf0:	bf88      	it	hi
    acf2:	3c01      	subhi	r4, #1
    acf4:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    acf8:	2600      	movs	r6, #0
    acfa:	e05c      	b.n	adb6 <__udivdi3+0x16a>
    acfc:	428b      	cmp	r3, r1
    acfe:	d858      	bhi.n	adb2 <__udivdi3+0x166>
    ad00:	fab3 f683 	clz	r6, r3
    ad04:	2e00      	cmp	r6, #0
    ad06:	d15b      	bne.n	adc0 <__udivdi3+0x174>
    ad08:	428b      	cmp	r3, r1
    ad0a:	bf2c      	ite	cs
    ad0c:	2200      	movcs	r2, #0
    ad0e:	2201      	movcc	r2, #1
    ad10:	4285      	cmp	r5, r0
    ad12:	bf8c      	ite	hi
    ad14:	4615      	movhi	r5, r2
    ad16:	f042 0501 	orrls.w	r5, r2, #1
    ad1a:	2d00      	cmp	r5, #0
    ad1c:	d049      	beq.n	adb2 <__udivdi3+0x166>
    ad1e:	2401      	movs	r4, #1
    ad20:	e049      	b.n	adb6 <__udivdi3+0x16a>
    ad22:	b922      	cbnz	r2, ad2e <__udivdi3+0xe2>
    ad24:	4611      	mov	r1, r2
    ad26:	2001      	movs	r0, #1
    ad28:	f7ff fc5e 	bl	a5e8 <__aeabi_uidiv>
    ad2c:	4605      	mov	r5, r0
    ad2e:	fab5 f685 	clz	r6, r5
    ad32:	2e00      	cmp	r6, #0
    ad34:	f040 80ba 	bne.w	aeac <__udivdi3+0x260>
    ad38:	1b64      	subs	r4, r4, r5
    ad3a:	0c2f      	lsrs	r7, r5, #16
    ad3c:	fa1f fa85 	uxth.w	sl, r5
    ad40:	2601      	movs	r6, #1
    ad42:	4639      	mov	r1, r7
    ad44:	4620      	mov	r0, r4
    ad46:	f7ff fc4f 	bl	a5e8 <__aeabi_uidiv>
    ad4a:	4639      	mov	r1, r7
    ad4c:	ea4f 4b18 	mov.w	fp, r8, lsr #16
    ad50:	4681      	mov	r9, r0
    ad52:	4620      	mov	r0, r4
    ad54:	f7ff fd76 	bl	a844 <__aeabi_uidivmod>
    ad58:	fb0a f309 	mul.w	r3, sl, r9
    ad5c:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
    ad60:	455b      	cmp	r3, fp
    ad62:	d909      	bls.n	ad78 <__udivdi3+0x12c>
    ad64:	eb1b 0b05 	adds.w	fp, fp, r5
    ad68:	f109 39ff 	add.w	r9, r9, #4294967295
    ad6c:	d204      	bcs.n	ad78 <__udivdi3+0x12c>
    ad6e:	455b      	cmp	r3, fp
    ad70:	bf84      	itt	hi
    ad72:	f109 39ff 	addhi.w	r9, r9, #4294967295
    ad76:	44ab      	addhi	fp, r5
    ad78:	ebc3 0b0b 	rsb	fp, r3, fp
    ad7c:	4639      	mov	r1, r7
    ad7e:	4658      	mov	r0, fp
    ad80:	fa1f f888 	uxth.w	r8, r8
    ad84:	f7ff fc30 	bl	a5e8 <__aeabi_uidiv>
    ad88:	4639      	mov	r1, r7
    ad8a:	4604      	mov	r4, r0
    ad8c:	4658      	mov	r0, fp
    ad8e:	f7ff fd59 	bl	a844 <__aeabi_uidivmod>
    ad92:	fb0a fa04 	mul.w	sl, sl, r4
    ad96:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    ad9a:	45c2      	cmp	sl, r8
    ad9c:	d906      	bls.n	adac <__udivdi3+0x160>
    ad9e:	3c01      	subs	r4, #1
    ada0:	eb18 0805 	adds.w	r8, r8, r5
    ada4:	d202      	bcs.n	adac <__udivdi3+0x160>
    ada6:	45c2      	cmp	sl, r8
    ada8:	bf88      	it	hi
    adaa:	3c01      	subhi	r4, #1
    adac:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    adb0:	e001      	b.n	adb6 <__udivdi3+0x16a>
    adb2:	2600      	movs	r6, #0
    adb4:	4634      	mov	r4, r6
    adb6:	4631      	mov	r1, r6
    adb8:	4620      	mov	r0, r4
    adba:	b003      	add	sp, #12
    adbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    adc0:	f1c6 0020 	rsb	r0, r6, #32
    adc4:	40b3      	lsls	r3, r6
    adc6:	fa32 f700 	lsrs.w	r7, r2, r0
    adca:	fa21 fb00 	lsr.w	fp, r1, r0
    adce:	431f      	orrs	r7, r3
    add0:	fa14 f206 	lsls.w	r2, r4, r6
    add4:	fa28 f100 	lsr.w	r1, r8, r0
    add8:	4658      	mov	r0, fp
    adda:	ea4f 4a17 	mov.w	sl, r7, lsr #16
    adde:	4311      	orrs	r1, r2
    ade0:	9100      	str	r1, [sp, #0]
    ade2:	4651      	mov	r1, sl
    ade4:	b2bb      	uxth	r3, r7
    ade6:	9301      	str	r3, [sp, #4]
    ade8:	f7ff fbfe 	bl	a5e8 <__aeabi_uidiv>
    adec:	4651      	mov	r1, sl
    adee:	40b5      	lsls	r5, r6
    adf0:	4681      	mov	r9, r0
    adf2:	4658      	mov	r0, fp
    adf4:	f7ff fd26 	bl	a844 <__aeabi_uidivmod>
    adf8:	9c01      	ldr	r4, [sp, #4]
    adfa:	9800      	ldr	r0, [sp, #0]
    adfc:	fb04 f309 	mul.w	r3, r4, r9
    ae00:	ea4f 4c10 	mov.w	ip, r0, lsr #16
    ae04:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
    ae08:	455b      	cmp	r3, fp
    ae0a:	d905      	bls.n	ae18 <__udivdi3+0x1cc>
    ae0c:	eb1b 0b07 	adds.w	fp, fp, r7
    ae10:	f109 39ff 	add.w	r9, r9, #4294967295
    ae14:	f0c0 808e 	bcc.w	af34 <__udivdi3+0x2e8>
    ae18:	ebc3 0b0b 	rsb	fp, r3, fp
    ae1c:	4651      	mov	r1, sl
    ae1e:	4658      	mov	r0, fp
    ae20:	f7ff fbe2 	bl	a5e8 <__aeabi_uidiv>
    ae24:	4651      	mov	r1, sl
    ae26:	4604      	mov	r4, r0
    ae28:	4658      	mov	r0, fp
    ae2a:	f7ff fd0b 	bl	a844 <__aeabi_uidivmod>
    ae2e:	9801      	ldr	r0, [sp, #4]
    ae30:	9a00      	ldr	r2, [sp, #0]
    ae32:	fb00 f304 	mul.w	r3, r0, r4
    ae36:	fa1f fc82 	uxth.w	ip, r2
    ae3a:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
    ae3e:	4293      	cmp	r3, r2
    ae40:	d906      	bls.n	ae50 <__udivdi3+0x204>
    ae42:	3c01      	subs	r4, #1
    ae44:	19d2      	adds	r2, r2, r7
    ae46:	d203      	bcs.n	ae50 <__udivdi3+0x204>
    ae48:	4293      	cmp	r3, r2
    ae4a:	d901      	bls.n	ae50 <__udivdi3+0x204>
    ae4c:	19d2      	adds	r2, r2, r7
    ae4e:	3c01      	subs	r4, #1
    ae50:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    ae54:	b2a8      	uxth	r0, r5
    ae56:	1ad2      	subs	r2, r2, r3
    ae58:	0c2d      	lsrs	r5, r5, #16
    ae5a:	fa1f fc84 	uxth.w	ip, r4
    ae5e:	0c23      	lsrs	r3, r4, #16
    ae60:	fb00 f70c 	mul.w	r7, r0, ip
    ae64:	fb00 fe03 	mul.w	lr, r0, r3
    ae68:	fb05 e10c 	mla	r1, r5, ip, lr
    ae6c:	fb05 f503 	mul.w	r5, r5, r3
    ae70:	eb01 4117 	add.w	r1, r1, r7, lsr #16
    ae74:	458e      	cmp	lr, r1
    ae76:	bf88      	it	hi
    ae78:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
    ae7c:	eb05 4511 	add.w	r5, r5, r1, lsr #16
    ae80:	42aa      	cmp	r2, r5
    ae82:	d310      	bcc.n	aea6 <__udivdi3+0x25a>
    ae84:	b2bf      	uxth	r7, r7
    ae86:	fa08 f606 	lsl.w	r6, r8, r6
    ae8a:	eb07 4201 	add.w	r2, r7, r1, lsl #16
    ae8e:	bf14      	ite	ne
    ae90:	f04f 0e00 	movne.w	lr, #0
    ae94:	f04f 0e01 	moveq.w	lr, #1
    ae98:	4296      	cmp	r6, r2
    ae9a:	bf2c      	ite	cs
    ae9c:	2600      	movcs	r6, #0
    ae9e:	f00e 0601 	andcc.w	r6, lr, #1
    aea2:	2e00      	cmp	r6, #0
    aea4:	d087      	beq.n	adb6 <__udivdi3+0x16a>
    aea6:	3c01      	subs	r4, #1
    aea8:	2600      	movs	r6, #0
    aeaa:	e784      	b.n	adb6 <__udivdi3+0x16a>
    aeac:	40b5      	lsls	r5, r6
    aeae:	f1c6 0120 	rsb	r1, r6, #32
    aeb2:	fa24 f901 	lsr.w	r9, r4, r1
    aeb6:	fa28 f201 	lsr.w	r2, r8, r1
    aeba:	0c2f      	lsrs	r7, r5, #16
    aebc:	40b4      	lsls	r4, r6
    aebe:	4639      	mov	r1, r7
    aec0:	4648      	mov	r0, r9
    aec2:	4322      	orrs	r2, r4
    aec4:	9200      	str	r2, [sp, #0]
    aec6:	f7ff fb8f 	bl	a5e8 <__aeabi_uidiv>
    aeca:	4639      	mov	r1, r7
    aecc:	fa1f fa85 	uxth.w	sl, r5
    aed0:	4683      	mov	fp, r0
    aed2:	4648      	mov	r0, r9
    aed4:	f7ff fcb6 	bl	a844 <__aeabi_uidivmod>
    aed8:	9b00      	ldr	r3, [sp, #0]
    aeda:	0c1a      	lsrs	r2, r3, #16
    aedc:	fb0a f30b 	mul.w	r3, sl, fp
    aee0:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
    aee4:	42a3      	cmp	r3, r4
    aee6:	d903      	bls.n	aef0 <__udivdi3+0x2a4>
    aee8:	1964      	adds	r4, r4, r5
    aeea:	f10b 3bff 	add.w	fp, fp, #4294967295
    aeee:	d327      	bcc.n	af40 <__udivdi3+0x2f4>
    aef0:	1ae4      	subs	r4, r4, r3
    aef2:	4639      	mov	r1, r7
    aef4:	4620      	mov	r0, r4
    aef6:	f7ff fb77 	bl	a5e8 <__aeabi_uidiv>
    aefa:	4639      	mov	r1, r7
    aefc:	4681      	mov	r9, r0
    aefe:	4620      	mov	r0, r4
    af00:	f7ff fca0 	bl	a844 <__aeabi_uidivmod>
    af04:	9800      	ldr	r0, [sp, #0]
    af06:	fb0a f309 	mul.w	r3, sl, r9
    af0a:	fa1f fc80 	uxth.w	ip, r0
    af0e:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
    af12:	42a3      	cmp	r3, r4
    af14:	d908      	bls.n	af28 <__udivdi3+0x2dc>
    af16:	1964      	adds	r4, r4, r5
    af18:	f109 39ff 	add.w	r9, r9, #4294967295
    af1c:	d204      	bcs.n	af28 <__udivdi3+0x2dc>
    af1e:	42a3      	cmp	r3, r4
    af20:	bf84      	itt	hi
    af22:	f109 39ff 	addhi.w	r9, r9, #4294967295
    af26:	1964      	addhi	r4, r4, r5
    af28:	fa08 f806 	lsl.w	r8, r8, r6
    af2c:	1ae4      	subs	r4, r4, r3
    af2e:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
    af32:	e706      	b.n	ad42 <__udivdi3+0xf6>
    af34:	455b      	cmp	r3, fp
    af36:	bf84      	itt	hi
    af38:	f109 39ff 	addhi.w	r9, r9, #4294967295
    af3c:	44bb      	addhi	fp, r7
    af3e:	e76b      	b.n	ae18 <__udivdi3+0x1cc>
    af40:	42a3      	cmp	r3, r4
    af42:	bf84      	itt	hi
    af44:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    af48:	1964      	addhi	r4, r4, r5
    af4a:	e7d1      	b.n	aef0 <__udivdi3+0x2a4>

0000af4c <sin>:
    af4c:	f242 13fb 	movw	r3, #8699	; 0x21fb
    af50:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
    af54:	f6c3 73e9 	movt	r3, #16361	; 0x3fe9
    af58:	459c      	cmp	ip, r3
    af5a:	b5f0      	push	{r4, r5, r6, r7, lr}
    af5c:	4604      	mov	r4, r0
    af5e:	b087      	sub	sp, #28
    af60:	460d      	mov	r5, r1
    af62:	4606      	mov	r6, r0
    af64:	460f      	mov	r7, r1
    af66:	dd1e      	ble.n	afa6 <sin+0x5a>
    af68:	f64f 73ff 	movw	r3, #65535	; 0xffff
    af6c:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
    af70:	459c      	cmp	ip, r3
    af72:	dd05      	ble.n	af80 <sin+0x34>
    af74:	4602      	mov	r2, r0
    af76:	460b      	mov	r3, r1
    af78:	f7f8 fa0c 	bl	3394 <__aeabi_dsub>
    af7c:	b007      	add	sp, #28
    af7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    af80:	aa02      	add	r2, sp, #8
    af82:	f000 f835 	bl	aff0 <__ieee754_rem_pio2>
    af86:	f000 0003 	and.w	r0, r0, #3
    af8a:	2801      	cmp	r0, #1
    af8c:	d01d      	beq.n	afca <sin+0x7e>
    af8e:	2802      	cmp	r0, #2
    af90:	d010      	beq.n	afb4 <sin+0x68>
    af92:	bb08      	cbnz	r0, afd8 <sin+0x8c>
    af94:	2301      	movs	r3, #1
    af96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    af9a:	9300      	str	r3, [sp, #0]
    af9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    afa0:	f000 ff36 	bl	be10 <__kernel_sin>
    afa4:	e7ea      	b.n	af7c <sin+0x30>
    afa6:	2200      	movs	r2, #0
    afa8:	2300      	movs	r3, #0
    afaa:	2400      	movs	r4, #0
    afac:	9400      	str	r4, [sp, #0]
    afae:	f000 ff2f 	bl	be10 <__kernel_sin>
    afb2:	e7e3      	b.n	af7c <sin+0x30>
    afb4:	2301      	movs	r3, #1
    afb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    afba:	9300      	str	r3, [sp, #0]
    afbc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    afc0:	f000 ff26 	bl	be10 <__kernel_sin>
    afc4:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
    afc8:	e7d8      	b.n	af7c <sin+0x30>
    afca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    afce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    afd2:	f000 fa19 	bl	b408 <__kernel_cos>
    afd6:	e7d1      	b.n	af7c <sin+0x30>
    afd8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    afdc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    afe0:	f000 fa12 	bl	b408 <__kernel_cos>
    afe4:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
    afe8:	e7c8      	b.n	af7c <sin+0x30>
    afea:	bf00      	nop
    afec:	0000      	lsls	r0, r0, #0
	...

0000aff0 <__ieee754_rem_pio2>:
    aff0:	f242 13fb 	movw	r3, #8699	; 0x21fb
    aff4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    aff8:	f6c3 73e9 	movt	r3, #16361	; 0x3fe9
    affc:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
    b000:	b08d      	sub	sp, #52	; 0x34
    b002:	429e      	cmp	r6, r3
    b004:	4682      	mov	sl, r0
    b006:	468b      	mov	fp, r1
    b008:	460d      	mov	r5, r1
    b00a:	4614      	mov	r4, r2
    b00c:	f340 809e 	ble.w	b14c <__ieee754_rem_pio2+0x15c>
    b010:	f64d 137b 	movw	r3, #55675	; 0xd97b
    b014:	f2c4 0302 	movt	r3, #16386	; 0x4002
    b018:	429e      	cmp	r6, r3
    b01a:	dc26      	bgt.n	b06a <__ieee754_rem_pio2+0x7a>
    b01c:	2900      	cmp	r1, #0
    b01e:	a3dd      	add	r3, pc, #884	; (adr r3, b394 <__ieee754_rem_pio2+0x3a4>)
    b020:	e9d3 2300 	ldrd	r2, r3, [r3]
    b024:	f340 8161 	ble.w	b2ea <__ieee754_rem_pio2+0x2fa>
    b028:	f7f8 f9b4 	bl	3394 <__aeabi_dsub>
    b02c:	f242 13fb 	movw	r3, #8699	; 0x21fb
    b030:	f6c3 73f9 	movt	r3, #16377	; 0x3ff9
    b034:	429e      	cmp	r6, r3
    b036:	4680      	mov	r8, r0
    b038:	4689      	mov	r9, r1
    b03a:	f000 809c 	beq.w	b176 <__ieee754_rem_pio2+0x186>
    b03e:	a3d2      	add	r3, pc, #840	; (adr r3, b388 <__ieee754_rem_pio2+0x398>)
    b040:	e9d3 2300 	ldrd	r2, r3, [r3]
    b044:	2701      	movs	r7, #1
    b046:	f7f8 f9a5 	bl	3394 <__aeabi_dsub>
    b04a:	4602      	mov	r2, r0
    b04c:	460b      	mov	r3, r1
    b04e:	e9c4 0100 	strd	r0, r1, [r4]
    b052:	4640      	mov	r0, r8
    b054:	4649      	mov	r1, r9
    b056:	f7f8 f99d 	bl	3394 <__aeabi_dsub>
    b05a:	a3cb      	add	r3, pc, #812	; (adr r3, b388 <__ieee754_rem_pio2+0x398>)
    b05c:	e9d3 2300 	ldrd	r2, r3, [r3]
    b060:	f7f8 f998 	bl	3394 <__aeabi_dsub>
    b064:	e9c4 0102 	strd	r0, r1, [r4, #8]
    b068:	e077      	b.n	b15a <__ieee754_rem_pio2+0x16a>
    b06a:	f242 13fb 	movw	r3, #8699	; 0x21fb
    b06e:	f2c4 1339 	movt	r3, #16697	; 0x4139
    b072:	429e      	cmp	r6, r3
    b074:	f340 809c 	ble.w	b1b0 <__ieee754_rem_pio2+0x1c0>
    b078:	f64f 73ff 	movw	r3, #65535	; 0xffff
    b07c:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
    b080:	429e      	cmp	r6, r3
    b082:	dc6e      	bgt.n	b162 <__ieee754_rem_pio2+0x172>
    b084:	ea4f 5826 	mov.w	r8, r6, asr #20
    b088:	4602      	mov	r2, r0
    b08a:	f5a8 6882 	sub.w	r8, r8, #1040	; 0x410
    b08e:	f10d 0918 	add.w	r9, sp, #24
    b092:	f1a8 0806 	sub.w	r8, r8, #6
    b096:	2703      	movs	r7, #3
    b098:	eba6 5308 	sub.w	r3, r6, r8, lsl #20
    b09c:	e9cd 2302 	strd	r2, r3, [sp, #8]
    b0a0:	4619      	mov	r1, r3
    b0a2:	f109 0608 	add.w	r6, r9, #8
    b0a6:	f7f8 fdc3 	bl	3c30 <__aeabi_d2iz>
    b0aa:	3e08      	subs	r6, #8
    b0ac:	f7f8 fac0 	bl	3630 <__aeabi_i2d>
    b0b0:	4602      	mov	r2, r0
    b0b2:	460b      	mov	r3, r1
    b0b4:	e9cd 0106 	strd	r0, r1, [sp, #24]
    b0b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    b0bc:	f7f8 f96a 	bl	3394 <__aeabi_dsub>
    b0c0:	f240 0300 	movw	r3, #0
    b0c4:	2200      	movs	r2, #0
    b0c6:	f2c4 1370 	movt	r3, #16752	; 0x4170
    b0ca:	f7f8 fb17 	bl	36fc <__aeabi_dmul>
    b0ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
    b0d2:	f7f8 fdad 	bl	3c30 <__aeabi_d2iz>
    b0d6:	f7f8 faab 	bl	3630 <__aeabi_i2d>
    b0da:	4602      	mov	r2, r0
    b0dc:	460b      	mov	r3, r1
    b0de:	e9cd 0108 	strd	r0, r1, [sp, #32]
    b0e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    b0e6:	f7f8 f955 	bl	3394 <__aeabi_dsub>
    b0ea:	f240 0300 	movw	r3, #0
    b0ee:	2200      	movs	r2, #0
    b0f0:	f2c4 1370 	movt	r3, #16752	; 0x4170
    b0f4:	f7f8 fb02 	bl	36fc <__aeabi_dmul>
    b0f8:	2200      	movs	r2, #0
    b0fa:	2300      	movs	r3, #0
    b0fc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
    b100:	f7f8 fd64 	bl	3bcc <__aeabi_dcmpeq>
    b104:	b148      	cbz	r0, b11a <__ieee754_rem_pio2+0x12a>
    b106:	e9d6 0102 	ldrd	r0, r1, [r6, #8]
    b10a:	2200      	movs	r2, #0
    b10c:	2300      	movs	r3, #0
    b10e:	3f01      	subs	r7, #1
    b110:	3e08      	subs	r6, #8
    b112:	f7f8 fd5b 	bl	3bcc <__aeabi_dcmpeq>
    b116:	2800      	cmp	r0, #0
    b118:	d1f5      	bne.n	b106 <__ieee754_rem_pio2+0x116>
    b11a:	4e9d      	ldr	r6, [pc, #628]	; (b390 <__ieee754_rem_pio2+0x3a0>)
    b11c:	463b      	mov	r3, r7
    b11e:	4648      	mov	r0, r9
    b120:	4642      	mov	r2, r8
    b122:	4621      	mov	r1, r4
    b124:	9601      	str	r6, [sp, #4]
    b126:	2602      	movs	r6, #2
    b128:	9600      	str	r6, [sp, #0]
    b12a:	f000 fa95 	bl	b658 <__kernel_rem_pio2>
    b12e:	2d00      	cmp	r5, #0
    b130:	4607      	mov	r7, r0
    b132:	da12      	bge.n	b15a <__ieee754_rem_pio2+0x16a>
    b134:	f104 0308 	add.w	r3, r4, #8
    b138:	6862      	ldr	r2, [r4, #4]
    b13a:	427f      	negs	r7, r7
    b13c:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
    b140:	6062      	str	r2, [r4, #4]
    b142:	685a      	ldr	r2, [r3, #4]
    b144:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
    b148:	605a      	str	r2, [r3, #4]
    b14a:	e006      	b.n	b15a <__ieee754_rem_pio2+0x16a>
    b14c:	2700      	movs	r7, #0
    b14e:	e9c2 ab00 	strd	sl, fp, [r2]
    b152:	2300      	movs	r3, #0
    b154:	2200      	movs	r2, #0
    b156:	e9c4 2302 	strd	r2, r3, [r4, #8]
    b15a:	4638      	mov	r0, r7
    b15c:	b00d      	add	sp, #52	; 0x34
    b15e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b162:	4602      	mov	r2, r0
    b164:	460b      	mov	r3, r1
    b166:	f7f8 f915 	bl	3394 <__aeabi_dsub>
    b16a:	2700      	movs	r7, #0
    b16c:	e9c4 0100 	strd	r0, r1, [r4]
    b170:	e9c4 0102 	strd	r0, r1, [r4, #8]
    b174:	e7f1      	b.n	b15a <__ieee754_rem_pio2+0x16a>
    b176:	a37c      	add	r3, pc, #496	; (adr r3, b368 <__ieee754_rem_pio2+0x378>)
    b178:	e9d3 2300 	ldrd	r2, r3, [r3]
    b17c:	2701      	movs	r7, #1
    b17e:	f7f8 f909 	bl	3394 <__aeabi_dsub>
    b182:	a37b      	add	r3, pc, #492	; (adr r3, b370 <__ieee754_rem_pio2+0x380>)
    b184:	e9d3 2300 	ldrd	r2, r3, [r3]
    b188:	4680      	mov	r8, r0
    b18a:	4689      	mov	r9, r1
    b18c:	f7f8 f902 	bl	3394 <__aeabi_dsub>
    b190:	4602      	mov	r2, r0
    b192:	460b      	mov	r3, r1
    b194:	e9c4 0100 	strd	r0, r1, [r4]
    b198:	4640      	mov	r0, r8
    b19a:	4649      	mov	r1, r9
    b19c:	f7f8 f8fa 	bl	3394 <__aeabi_dsub>
    b1a0:	a373      	add	r3, pc, #460	; (adr r3, b370 <__ieee754_rem_pio2+0x380>)
    b1a2:	e9d3 2300 	ldrd	r2, r3, [r3]
    b1a6:	f7f8 f8f5 	bl	3394 <__aeabi_dsub>
    b1aa:	e9c4 0102 	strd	r0, r1, [r4, #8]
    b1ae:	e7d4      	b.n	b15a <__ieee754_rem_pio2+0x16a>
    b1b0:	f000 fee6 	bl	bf80 <fabs>
    b1b4:	a370      	add	r3, pc, #448	; (adr r3, b378 <__ieee754_rem_pio2+0x388>)
    b1b6:	e9d3 2300 	ldrd	r2, r3, [r3]
    b1ba:	4680      	mov	r8, r0
    b1bc:	4689      	mov	r9, r1
    b1be:	f7f8 fa9d 	bl	36fc <__aeabi_dmul>
    b1c2:	f240 0300 	movw	r3, #0
    b1c6:	2200      	movs	r2, #0
    b1c8:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    b1cc:	f7f8 f8e4 	bl	3398 <__adddf3>
    b1d0:	f7f8 fd2e 	bl	3c30 <__aeabi_d2iz>
    b1d4:	4607      	mov	r7, r0
    b1d6:	f7f8 fa2b 	bl	3630 <__aeabi_i2d>
    b1da:	a369      	add	r3, pc, #420	; (adr r3, b380 <__ieee754_rem_pio2+0x390>)
    b1dc:	e9d3 2300 	ldrd	r2, r3, [r3]
    b1e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
    b1e4:	f7f8 fa8a 	bl	36fc <__aeabi_dmul>
    b1e8:	4602      	mov	r2, r0
    b1ea:	460b      	mov	r3, r1
    b1ec:	4640      	mov	r0, r8
    b1ee:	4649      	mov	r1, r9
    b1f0:	f7f8 f8d2 	bl	3398 <__adddf3>
    b1f4:	a364      	add	r3, pc, #400	; (adr r3, b388 <__ieee754_rem_pio2+0x398>)
    b1f6:	e9d3 2300 	ldrd	r2, r3, [r3]
    b1fa:	4680      	mov	r8, r0
    b1fc:	4689      	mov	r9, r1
    b1fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    b202:	f7f8 fa7b 	bl	36fc <__aeabi_dmul>
    b206:	2f1f      	cmp	r7, #31
    b208:	4682      	mov	sl, r0
    b20a:	468b      	mov	fp, r1
    b20c:	dc21      	bgt.n	b252 <__ieee754_rem_pio2+0x262>
    b20e:	f64c 1380 	movw	r3, #51584	; 0xc980
    b212:	1e7a      	subs	r2, r7, #1
    b214:	f2c0 0300 	movt	r3, #0
    b218:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    b21c:	42b3      	cmp	r3, r6
    b21e:	d018      	beq.n	b252 <__ieee754_rem_pio2+0x262>
    b220:	4652      	mov	r2, sl
    b222:	465b      	mov	r3, fp
    b224:	4640      	mov	r0, r8
    b226:	4649      	mov	r1, r9
    b228:	f7f8 f8b4 	bl	3394 <__aeabi_dsub>
    b22c:	4602      	mov	r2, r0
    b22e:	460b      	mov	r3, r1
    b230:	e9c4 2300 	strd	r2, r3, [r4]
    b234:	4640      	mov	r0, r8
    b236:	4649      	mov	r1, r9
    b238:	f7f8 f8ac 	bl	3394 <__aeabi_dsub>
    b23c:	465b      	mov	r3, fp
    b23e:	4652      	mov	r2, sl
    b240:	f7f8 f8a8 	bl	3394 <__aeabi_dsub>
    b244:	2d00      	cmp	r5, #0
    b246:	f104 0308 	add.w	r3, r4, #8
    b24a:	e9c4 0102 	strd	r0, r1, [r4, #8]
    b24e:	da84      	bge.n	b15a <__ieee754_rem_pio2+0x16a>
    b250:	e772      	b.n	b138 <__ieee754_rem_pio2+0x148>
    b252:	4652      	mov	r2, sl
    b254:	465b      	mov	r3, fp
    b256:	4640      	mov	r0, r8
    b258:	4649      	mov	r1, r9
    b25a:	f7f8 f89b 	bl	3394 <__aeabi_dsub>
    b25e:	1536      	asrs	r6, r6, #20
    b260:	460b      	mov	r3, r1
    b262:	f3c1 510a 	ubfx	r1, r1, #20, #11
    b266:	1a71      	subs	r1, r6, r1
    b268:	4602      	mov	r2, r0
    b26a:	2910      	cmp	r1, #16
    b26c:	e9c4 2300 	strd	r2, r3, [r4]
    b270:	dde0      	ble.n	b234 <__ieee754_rem_pio2+0x244>
    b272:	a33d      	add	r3, pc, #244	; (adr r3, b368 <__ieee754_rem_pio2+0x378>)
    b274:	e9d3 2300 	ldrd	r2, r3, [r3]
    b278:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    b27c:	f7f8 fa3e 	bl	36fc <__aeabi_dmul>
    b280:	4682      	mov	sl, r0
    b282:	468b      	mov	fp, r1
    b284:	4652      	mov	r2, sl
    b286:	465b      	mov	r3, fp
    b288:	4640      	mov	r0, r8
    b28a:	4649      	mov	r1, r9
    b28c:	f7f8 f882 	bl	3394 <__aeabi_dsub>
    b290:	e9cd 0104 	strd	r0, r1, [sp, #16]
    b294:	4640      	mov	r0, r8
    b296:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    b29a:	4649      	mov	r1, r9
    b29c:	f7f8 f87a 	bl	3394 <__aeabi_dsub>
    b2a0:	4652      	mov	r2, sl
    b2a2:	465b      	mov	r3, fp
    b2a4:	f7f8 f876 	bl	3394 <__aeabi_dsub>
    b2a8:	a331      	add	r3, pc, #196	; (adr r3, b370 <__ieee754_rem_pio2+0x380>)
    b2aa:	e9d3 2300 	ldrd	r2, r3, [r3]
    b2ae:	4680      	mov	r8, r0
    b2b0:	4689      	mov	r9, r1
    b2b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    b2b6:	f7f8 fa21 	bl	36fc <__aeabi_dmul>
    b2ba:	4642      	mov	r2, r8
    b2bc:	464b      	mov	r3, r9
    b2be:	f7f8 f869 	bl	3394 <__aeabi_dsub>
    b2c2:	4682      	mov	sl, r0
    b2c4:	468b      	mov	fp, r1
    b2c6:	4652      	mov	r2, sl
    b2c8:	465b      	mov	r3, fp
    b2ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    b2ce:	f7f8 f861 	bl	3394 <__aeabi_dsub>
    b2d2:	460b      	mov	r3, r1
    b2d4:	f3c1 510a 	ubfx	r1, r1, #20, #11
    b2d8:	1a76      	subs	r6, r6, r1
    b2da:	4602      	mov	r2, r0
    b2dc:	2e31      	cmp	r6, #49	; 0x31
    b2de:	e9c4 2300 	strd	r2, r3, [r4]
    b2e2:	dc5b      	bgt.n	b39c <__ieee754_rem_pio2+0x3ac>
    b2e4:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
    b2e8:	e7a4      	b.n	b234 <__ieee754_rem_pio2+0x244>
    b2ea:	f7f8 f855 	bl	3398 <__adddf3>
    b2ee:	f242 13fb 	movw	r3, #8699	; 0x21fb
    b2f2:	f6c3 73f9 	movt	r3, #16377	; 0x3ff9
    b2f6:	429e      	cmp	r6, r3
    b2f8:	4680      	mov	r8, r0
    b2fa:	4689      	mov	r9, r1
    b2fc:	d016      	beq.n	b32c <__ieee754_rem_pio2+0x33c>
    b2fe:	a322      	add	r3, pc, #136	; (adr r3, b388 <__ieee754_rem_pio2+0x398>)
    b300:	e9d3 2300 	ldrd	r2, r3, [r3]
    b304:	f04f 37ff 	mov.w	r7, #4294967295
    b308:	f7f8 f846 	bl	3398 <__adddf3>
    b30c:	4602      	mov	r2, r0
    b30e:	460b      	mov	r3, r1
    b310:	e9c4 0100 	strd	r0, r1, [r4]
    b314:	4640      	mov	r0, r8
    b316:	4649      	mov	r1, r9
    b318:	f7f8 f83c 	bl	3394 <__aeabi_dsub>
    b31c:	a31a      	add	r3, pc, #104	; (adr r3, b388 <__ieee754_rem_pio2+0x398>)
    b31e:	e9d3 2300 	ldrd	r2, r3, [r3]
    b322:	f7f8 f839 	bl	3398 <__adddf3>
    b326:	e9c4 0102 	strd	r0, r1, [r4, #8]
    b32a:	e716      	b.n	b15a <__ieee754_rem_pio2+0x16a>
    b32c:	a30e      	add	r3, pc, #56	; (adr r3, b368 <__ieee754_rem_pio2+0x378>)
    b32e:	e9d3 2300 	ldrd	r2, r3, [r3]
    b332:	f04f 37ff 	mov.w	r7, #4294967295
    b336:	f7f8 f82f 	bl	3398 <__adddf3>
    b33a:	a30d      	add	r3, pc, #52	; (adr r3, b370 <__ieee754_rem_pio2+0x380>)
    b33c:	e9d3 2300 	ldrd	r2, r3, [r3]
    b340:	4680      	mov	r8, r0
    b342:	4689      	mov	r9, r1
    b344:	f7f8 f828 	bl	3398 <__adddf3>
    b348:	4602      	mov	r2, r0
    b34a:	460b      	mov	r3, r1
    b34c:	e9c4 0100 	strd	r0, r1, [r4]
    b350:	4640      	mov	r0, r8
    b352:	4649      	mov	r1, r9
    b354:	f7f8 f81e 	bl	3394 <__aeabi_dsub>
    b358:	a305      	add	r3, pc, #20	; (adr r3, b370 <__ieee754_rem_pio2+0x380>)
    b35a:	e9d3 2300 	ldrd	r2, r3, [r3]
    b35e:	f7f8 f81b 	bl	3398 <__adddf3>
    b362:	e9c4 0102 	strd	r0, r1, [r4, #8]
    b366:	e6f8      	b.n	b15a <__ieee754_rem_pio2+0x16a>
    b368:	1a600000 	.word	0x1a600000
    b36c:	3dd0b461 	.word	0x3dd0b461
    b370:	2e037073 	.word	0x2e037073
    b374:	3ba3198a 	.word	0x3ba3198a
    b378:	6dc9c883 	.word	0x6dc9c883
    b37c:	3fe45f30 	.word	0x3fe45f30
    b380:	54400000 	.word	0x54400000
    b384:	bff921fb 	.word	0xbff921fb
    b388:	1a626331 	.word	0x1a626331
    b38c:	3dd0b461 	.word	0x3dd0b461
    b390:	0000ca00 	.word	0x0000ca00
    b394:	54400000 	.word	0x54400000
    b398:	3ff921fb 	.word	0x3ff921fb
    b39c:	a316      	add	r3, pc, #88	; (adr r3, b3f8 <__ieee754_rem_pio2+0x408>)
    b39e:	e9d3 2300 	ldrd	r2, r3, [r3]
    b3a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    b3a6:	f7f8 f9a9 	bl	36fc <__aeabi_dmul>
    b3aa:	4682      	mov	sl, r0
    b3ac:	468b      	mov	fp, r1
    b3ae:	4652      	mov	r2, sl
    b3b0:	465b      	mov	r3, fp
    b3b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    b3b6:	f7f7 ffed 	bl	3394 <__aeabi_dsub>
    b3ba:	4680      	mov	r8, r0
    b3bc:	4689      	mov	r9, r1
    b3be:	4642      	mov	r2, r8
    b3c0:	464b      	mov	r3, r9
    b3c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    b3c6:	f7f7 ffe5 	bl	3394 <__aeabi_dsub>
    b3ca:	4652      	mov	r2, sl
    b3cc:	465b      	mov	r3, fp
    b3ce:	f7f7 ffe1 	bl	3394 <__aeabi_dsub>
    b3d2:	a30b      	add	r3, pc, #44	; (adr r3, b400 <__ieee754_rem_pio2+0x410>)
    b3d4:	e9d3 2300 	ldrd	r2, r3, [r3]
    b3d8:	4682      	mov	sl, r0
    b3da:	468b      	mov	fp, r1
    b3dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    b3e0:	f7f8 f98c 	bl	36fc <__aeabi_dmul>
    b3e4:	4652      	mov	r2, sl
    b3e6:	465b      	mov	r3, fp
    b3e8:	f7f7 ffd4 	bl	3394 <__aeabi_dsub>
    b3ec:	4682      	mov	sl, r0
    b3ee:	468b      	mov	fp, r1
    b3f0:	e716      	b.n	b220 <__ieee754_rem_pio2+0x230>
    b3f2:	bf00      	nop
    b3f4:	f3af 8000 	nop.w
    b3f8:	2e000000 	.word	0x2e000000
    b3fc:	3ba3198a 	.word	0x3ba3198a
    b400:	252049c1 	.word	0x252049c1
    b404:	397b839a 	.word	0x397b839a

0000b408 <__kernel_cos>:
    b408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b40c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
    b410:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
    b414:	b085      	sub	sp, #20
    b416:	4680      	mov	r8, r0
    b418:	4689      	mov	r9, r1
    b41a:	4692      	mov	sl, r2
    b41c:	469b      	mov	fp, r3
    b41e:	da6f      	bge.n	b500 <__kernel_cos+0xf8>
    b420:	f7f8 fc06 	bl	3c30 <__aeabi_d2iz>
    b424:	2800      	cmp	r0, #0
    b426:	f000 80f9 	beq.w	b61c <__kernel_cos+0x214>
    b42a:	4642      	mov	r2, r8
    b42c:	464b      	mov	r3, r9
    b42e:	4640      	mov	r0, r8
    b430:	4649      	mov	r1, r9
    b432:	f7f8 f963 	bl	36fc <__aeabi_dmul>
    b436:	a37c      	add	r3, pc, #496	; (adr r3, b628 <__kernel_cos+0x220>)
    b438:	e9d3 2300 	ldrd	r2, r3, [r3]
    b43c:	4604      	mov	r4, r0
    b43e:	460d      	mov	r5, r1
    b440:	f7f8 f95c 	bl	36fc <__aeabi_dmul>
    b444:	a37a      	add	r3, pc, #488	; (adr r3, b630 <__kernel_cos+0x228>)
    b446:	e9d3 2300 	ldrd	r2, r3, [r3]
    b44a:	f7f7 ffa5 	bl	3398 <__adddf3>
    b44e:	4622      	mov	r2, r4
    b450:	462b      	mov	r3, r5
    b452:	f7f8 f953 	bl	36fc <__aeabi_dmul>
    b456:	a378      	add	r3, pc, #480	; (adr r3, b638 <__kernel_cos+0x230>)
    b458:	e9d3 2300 	ldrd	r2, r3, [r3]
    b45c:	f7f7 ff9a 	bl	3394 <__aeabi_dsub>
    b460:	4622      	mov	r2, r4
    b462:	462b      	mov	r3, r5
    b464:	f7f8 f94a 	bl	36fc <__aeabi_dmul>
    b468:	a375      	add	r3, pc, #468	; (adr r3, b640 <__kernel_cos+0x238>)
    b46a:	e9d3 2300 	ldrd	r2, r3, [r3]
    b46e:	f7f7 ff93 	bl	3398 <__adddf3>
    b472:	4622      	mov	r2, r4
    b474:	462b      	mov	r3, r5
    b476:	f7f8 f941 	bl	36fc <__aeabi_dmul>
    b47a:	a373      	add	r3, pc, #460	; (adr r3, b648 <__kernel_cos+0x240>)
    b47c:	e9d3 2300 	ldrd	r2, r3, [r3]
    b480:	f7f7 ff88 	bl	3394 <__aeabi_dsub>
    b484:	4622      	mov	r2, r4
    b486:	462b      	mov	r3, r5
    b488:	f7f8 f938 	bl	36fc <__aeabi_dmul>
    b48c:	a370      	add	r3, pc, #448	; (adr r3, b650 <__kernel_cos+0x248>)
    b48e:	e9d3 2300 	ldrd	r2, r3, [r3]
    b492:	f7f7 ff81 	bl	3398 <__adddf3>
    b496:	4622      	mov	r2, r4
    b498:	462b      	mov	r3, r5
    b49a:	f7f8 f92f 	bl	36fc <__aeabi_dmul>
    b49e:	e9cd 0100 	strd	r0, r1, [sp]
    b4a2:	f240 0300 	movw	r3, #0
    b4a6:	2200      	movs	r2, #0
    b4a8:	4620      	mov	r0, r4
    b4aa:	4629      	mov	r1, r5
    b4ac:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    b4b0:	f7f8 f924 	bl	36fc <__aeabi_dmul>
    b4b4:	e9dd 2300 	ldrd	r2, r3, [sp]
    b4b8:	4606      	mov	r6, r0
    b4ba:	460f      	mov	r7, r1
    b4bc:	4620      	mov	r0, r4
    b4be:	4629      	mov	r1, r5
    b4c0:	f7f8 f91c 	bl	36fc <__aeabi_dmul>
    b4c4:	4652      	mov	r2, sl
    b4c6:	465b      	mov	r3, fp
    b4c8:	4604      	mov	r4, r0
    b4ca:	460d      	mov	r5, r1
    b4cc:	4640      	mov	r0, r8
    b4ce:	4649      	mov	r1, r9
    b4d0:	f7f8 f914 	bl	36fc <__aeabi_dmul>
    b4d4:	4602      	mov	r2, r0
    b4d6:	460b      	mov	r3, r1
    b4d8:	4620      	mov	r0, r4
    b4da:	4629      	mov	r1, r5
    b4dc:	f7f7 ff5a 	bl	3394 <__aeabi_dsub>
    b4e0:	4602      	mov	r2, r0
    b4e2:	460b      	mov	r3, r1
    b4e4:	4630      	mov	r0, r6
    b4e6:	4639      	mov	r1, r7
    b4e8:	f7f7 ff54 	bl	3394 <__aeabi_dsub>
    b4ec:	460b      	mov	r3, r1
    b4ee:	f240 0100 	movw	r1, #0
    b4f2:	4602      	mov	r2, r0
    b4f4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    b4f8:	2000      	movs	r0, #0
    b4fa:	f7f7 ff4b 	bl	3394 <__aeabi_dsub>
    b4fe:	e084      	b.n	b60a <__kernel_cos+0x202>
    b500:	4602      	mov	r2, r0
    b502:	460b      	mov	r3, r1
    b504:	f7f8 f8fa 	bl	36fc <__aeabi_dmul>
    b508:	a347      	add	r3, pc, #284	; (adr r3, b628 <__kernel_cos+0x220>)
    b50a:	e9d3 2300 	ldrd	r2, r3, [r3]
    b50e:	4604      	mov	r4, r0
    b510:	460d      	mov	r5, r1
    b512:	f7f8 f8f3 	bl	36fc <__aeabi_dmul>
    b516:	a346      	add	r3, pc, #280	; (adr r3, b630 <__kernel_cos+0x228>)
    b518:	e9d3 2300 	ldrd	r2, r3, [r3]
    b51c:	f7f7 ff3c 	bl	3398 <__adddf3>
    b520:	4622      	mov	r2, r4
    b522:	462b      	mov	r3, r5
    b524:	f7f8 f8ea 	bl	36fc <__aeabi_dmul>
    b528:	a343      	add	r3, pc, #268	; (adr r3, b638 <__kernel_cos+0x230>)
    b52a:	e9d3 2300 	ldrd	r2, r3, [r3]
    b52e:	f7f7 ff31 	bl	3394 <__aeabi_dsub>
    b532:	4622      	mov	r2, r4
    b534:	462b      	mov	r3, r5
    b536:	f7f8 f8e1 	bl	36fc <__aeabi_dmul>
    b53a:	a341      	add	r3, pc, #260	; (adr r3, b640 <__kernel_cos+0x238>)
    b53c:	e9d3 2300 	ldrd	r2, r3, [r3]
    b540:	f7f7 ff2a 	bl	3398 <__adddf3>
    b544:	4622      	mov	r2, r4
    b546:	462b      	mov	r3, r5
    b548:	f7f8 f8d8 	bl	36fc <__aeabi_dmul>
    b54c:	a33e      	add	r3, pc, #248	; (adr r3, b648 <__kernel_cos+0x240>)
    b54e:	e9d3 2300 	ldrd	r2, r3, [r3]
    b552:	f7f7 ff1f 	bl	3394 <__aeabi_dsub>
    b556:	4622      	mov	r2, r4
    b558:	462b      	mov	r3, r5
    b55a:	f7f8 f8cf 	bl	36fc <__aeabi_dmul>
    b55e:	a33c      	add	r3, pc, #240	; (adr r3, b650 <__kernel_cos+0x248>)
    b560:	e9d3 2300 	ldrd	r2, r3, [r3]
    b564:	f7f7 ff18 	bl	3398 <__adddf3>
    b568:	462b      	mov	r3, r5
    b56a:	4622      	mov	r2, r4
    b56c:	f7f8 f8c6 	bl	36fc <__aeabi_dmul>
    b570:	f243 3332 	movw	r3, #13106	; 0x3332
    b574:	f6c3 73d3 	movt	r3, #16339	; 0x3fd3
    b578:	429e      	cmp	r6, r3
    b57a:	e9cd 0100 	strd	r0, r1, [sp]
    b57e:	dd90      	ble.n	b4a2 <__kernel_cos+0x9a>
    b580:	f240 0300 	movw	r3, #0
    b584:	f6c3 73e9 	movt	r3, #16361	; 0x3fe9
    b588:	429e      	cmp	r6, r3
    b58a:	dd41      	ble.n	b610 <__kernel_cos+0x208>
    b58c:	f240 0700 	movw	r7, #0
    b590:	2600      	movs	r6, #0
    b592:	f6c3 77d2 	movt	r7, #16338	; 0x3fd2
    b596:	f240 0100 	movw	r1, #0
    b59a:	4632      	mov	r2, r6
    b59c:	463b      	mov	r3, r7
    b59e:	2000      	movs	r0, #0
    b5a0:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    b5a4:	f7f7 fef6 	bl	3394 <__aeabi_dsub>
    b5a8:	f240 0300 	movw	r3, #0
    b5ac:	2200      	movs	r2, #0
    b5ae:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    b5b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
    b5b6:	4620      	mov	r0, r4
    b5b8:	4629      	mov	r1, r5
    b5ba:	f7f8 f89f 	bl	36fc <__aeabi_dmul>
    b5be:	4632      	mov	r2, r6
    b5c0:	463b      	mov	r3, r7
    b5c2:	f7f7 fee7 	bl	3394 <__aeabi_dsub>
    b5c6:	e9dd 2300 	ldrd	r2, r3, [sp]
    b5ca:	4606      	mov	r6, r0
    b5cc:	460f      	mov	r7, r1
    b5ce:	4620      	mov	r0, r4
    b5d0:	4629      	mov	r1, r5
    b5d2:	f7f8 f893 	bl	36fc <__aeabi_dmul>
    b5d6:	4652      	mov	r2, sl
    b5d8:	465b      	mov	r3, fp
    b5da:	4604      	mov	r4, r0
    b5dc:	460d      	mov	r5, r1
    b5de:	4640      	mov	r0, r8
    b5e0:	4649      	mov	r1, r9
    b5e2:	f7f8 f88b 	bl	36fc <__aeabi_dmul>
    b5e6:	4602      	mov	r2, r0
    b5e8:	460b      	mov	r3, r1
    b5ea:	4620      	mov	r0, r4
    b5ec:	4629      	mov	r1, r5
    b5ee:	f7f7 fed1 	bl	3394 <__aeabi_dsub>
    b5f2:	4602      	mov	r2, r0
    b5f4:	460b      	mov	r3, r1
    b5f6:	4630      	mov	r0, r6
    b5f8:	4639      	mov	r1, r7
    b5fa:	f7f7 fecb 	bl	3394 <__aeabi_dsub>
    b5fe:	4602      	mov	r2, r0
    b600:	460b      	mov	r3, r1
    b602:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    b606:	f7f7 fec5 	bl	3394 <__aeabi_dsub>
    b60a:	b005      	add	sp, #20
    b60c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b610:	f5a6 1300 	sub.w	r3, r6, #2097152	; 0x200000
    b614:	2200      	movs	r2, #0
    b616:	4616      	mov	r6, r2
    b618:	461f      	mov	r7, r3
    b61a:	e7bc      	b.n	b596 <__kernel_cos+0x18e>
    b61c:	f240 0100 	movw	r1, #0
    b620:	2000      	movs	r0, #0
    b622:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    b626:	e7f0      	b.n	b60a <__kernel_cos+0x202>
    b628:	be8838d4 	.word	0xbe8838d4
    b62c:	bda8fae9 	.word	0xbda8fae9
    b630:	bdb4b1c4 	.word	0xbdb4b1c4
    b634:	3e21ee9e 	.word	0x3e21ee9e
    b638:	809c52ad 	.word	0x809c52ad
    b63c:	3e927e4f 	.word	0x3e927e4f
    b640:	19cb1590 	.word	0x19cb1590
    b644:	3efa01a0 	.word	0x3efa01a0
    b648:	16c15177 	.word	0x16c15177
    b64c:	3f56c16c 	.word	0x3f56c16c
    b650:	5555554c 	.word	0x5555554c
    b654:	3fa55555 	.word	0x3fa55555

0000b658 <__kernel_rem_pio2>:
    b658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b65c:	f5ad 7d1f 	sub.w	sp, sp, #636	; 0x27c
    b660:	4614      	mov	r4, r2
    b662:	f64c 3508 	movw	r5, #51976	; 0xcb08
    b666:	4680      	mov	r8, r0
    b668:	1ed0      	subs	r0, r2, #3
    b66a:	9aa8      	ldr	r2, [sp, #672]	; 0x2a0
    b66c:	f2c0 0500 	movt	r5, #0
    b670:	910a      	str	r1, [sp, #40]	; 0x28
    b672:	2118      	movs	r1, #24
    b674:	930c      	str	r3, [sp, #48]	; 0x30
    b676:	f855 5022 	ldr.w	r5, [r5, r2, lsl #2]
    b67a:	950b      	str	r5, [sp, #44]	; 0x2c
    b67c:	f000 fdb0 	bl	c1e0 <__aeabi_idiv>
    b680:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    b682:	2218      	movs	r2, #24
    b684:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    b686:	3b01      	subs	r3, #1
    b688:	9307      	str	r3, [sp, #28]
    b68a:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    b68e:	900e      	str	r0, [sp, #56]	; 0x38
    b690:	43c3      	mvns	r3, r0
    b692:	fb02 4203 	mla	r2, r2, r3, r4
    b696:	9c07      	ldr	r4, [sp, #28]
    b698:	192f      	adds	r7, r5, r4
    b69a:	9209      	str	r2, [sp, #36]	; 0x24
    b69c:	d41b      	bmi.n	b6d6 <__kernel_rem_pio2+0x7e>
    b69e:	1b04      	subs	r4, r0, r4
    b6a0:	98a9      	ldr	r0, [sp, #676]	; 0x2a4
    b6a2:	ae62      	add	r6, sp, #392	; 0x188
    b6a4:	19e7      	adds	r7, r4, r7
    b6a6:	eb00 0584 	add.w	r5, r0, r4, lsl #2
    b6aa:	e009      	b.n	b6c0 <__kernel_rem_pio2+0x68>
    b6ac:	6828      	ldr	r0, [r5, #0]
    b6ae:	3504      	adds	r5, #4
    b6b0:	f7f7 ffbe 	bl	3630 <__aeabi_i2d>
    b6b4:	42bc      	cmp	r4, r7
    b6b6:	f104 0401 	add.w	r4, r4, #1
    b6ba:	e8e6 0102 	strd	r0, r1, [r6], #8
    b6be:	d00a      	beq.n	b6d6 <__kernel_rem_pio2+0x7e>
    b6c0:	2c00      	cmp	r4, #0
    b6c2:	daf3      	bge.n	b6ac <__kernel_rem_pio2+0x54>
    b6c4:	2000      	movs	r0, #0
    b6c6:	2100      	movs	r1, #0
    b6c8:	3504      	adds	r5, #4
    b6ca:	42bc      	cmp	r4, r7
    b6cc:	e8e6 0102 	strd	r0, r1, [r6], #8
    b6d0:	f104 0401 	add.w	r4, r4, #1
    b6d4:	d1f4      	bne.n	b6c0 <__kernel_rem_pio2+0x68>
    b6d6:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b6d8:	2900      	cmp	r1, #0
    b6da:	db2f      	blt.n	b73c <__kernel_rem_pio2+0xe4>
    b6dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    b6de:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
    b6e2:	f8dd 901c 	ldr.w	r9, [sp, #28]
    b6e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    b6e8:	ea4f 0ac3 	mov.w	sl, r3, lsl #3
    b6ec:	188a      	adds	r2, r1, r2
    b6ee:	9203      	str	r2, [sp, #12]
    b6f0:	f8dd c01c 	ldr.w	ip, [sp, #28]
    b6f4:	f1bc 0f00 	cmp.w	ip, #0
    b6f8:	f2c0 81af 	blt.w	ba5a <__kernel_rem_pio2+0x402>
    b6fc:	a862      	add	r0, sp, #392	; 0x188
    b6fe:	2400      	movs	r4, #0
    b700:	eb00 05c9 	add.w	r5, r0, r9, lsl #3
    b704:	2600      	movs	r6, #0
    b706:	2700      	movs	r7, #0
    b708:	eb08 0104 	add.w	r1, r8, r4
    b70c:	e875 2302 	ldrd	r2, r3, [r5], #-8
    b710:	3408      	adds	r4, #8
    b712:	e9d1 0100 	ldrd	r0, r1, [r1]
    b716:	f7f7 fff1 	bl	36fc <__aeabi_dmul>
    b71a:	4602      	mov	r2, r0
    b71c:	460b      	mov	r3, r1
    b71e:	4630      	mov	r0, r6
    b720:	4639      	mov	r1, r7
    b722:	f7f7 fe39 	bl	3398 <__adddf3>
    b726:	4554      	cmp	r4, sl
    b728:	4606      	mov	r6, r0
    b72a:	460f      	mov	r7, r1
    b72c:	d1ec      	bne.n	b708 <__kernel_rem_pio2+0xb0>
    b72e:	9c03      	ldr	r4, [sp, #12]
    b730:	f109 0901 	add.w	r9, r9, #1
    b734:	e8eb 6702 	strd	r6, r7, [fp], #8
    b738:	45a1      	cmp	r9, r4
    b73a:	d1d9      	bne.n	b6f0 <__kernel_rem_pio2+0x98>
    b73c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b73e:	ac9e      	add	r4, sp, #632	; 0x278
    b740:	a88a      	add	r0, sp, #552	; 0x228
    b742:	f10d 0c48 	add.w	ip, sp, #72	; 0x48
    b746:	1e4b      	subs	r3, r1, #1
    b748:	4689      	mov	r9, r1
    b74a:	008a      	lsls	r2, r1, #2
    b74c:	f8cd c004 	str.w	ip, [sp, #4]
    b750:	eb04 0483 	add.w	r4, r4, r3, lsl #2
    b754:	1810      	adds	r0, r2, r0
    b756:	920f      	str	r2, [sp, #60]	; 0x3c
    b758:	9411      	str	r4, [sp, #68]	; 0x44
    b75a:	9010      	str	r0, [sp, #64]	; 0x40
    b75c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
    b760:	aa12      	add	r2, sp, #72	; 0x48
    b762:	188d      	adds	r5, r1, r2
    b764:	f1b9 0f00 	cmp.w	r9, #0
    b768:	9103      	str	r1, [sp, #12]
    b76a:	e9d5 6700 	ldrd	r6, r7, [r5]
    b76e:	dd30      	ble.n	b7d2 <__kernel_rem_pio2+0x17a>
    b770:	2400      	movs	r4, #0
    b772:	46cb      	mov	fp, r9
    b774:	46c2      	mov	sl, r8
    b776:	f240 0300 	movw	r3, #0
    b77a:	2200      	movs	r2, #0
    b77c:	f6c3 6370 	movt	r3, #15984	; 0x3e70
    b780:	4630      	mov	r0, r6
    b782:	4639      	mov	r1, r7
    b784:	f7f7 ffba 	bl	36fc <__aeabi_dmul>
    b788:	f7f8 fa52 	bl	3c30 <__aeabi_d2iz>
    b78c:	f7f7 ff50 	bl	3630 <__aeabi_i2d>
    b790:	f240 0300 	movw	r3, #0
    b794:	2200      	movs	r2, #0
    b796:	f2cc 1370 	movt	r3, #49520	; 0xc170
    b79a:	4680      	mov	r8, r0
    b79c:	4689      	mov	r9, r1
    b79e:	f7f7 ffad 	bl	36fc <__aeabi_dmul>
    b7a2:	4632      	mov	r2, r6
    b7a4:	463b      	mov	r3, r7
    b7a6:	f7f7 fdf7 	bl	3398 <__adddf3>
    b7aa:	f7f8 fa41 	bl	3c30 <__aeabi_d2iz>
    b7ae:	f50d 7c0a 	add.w	ip, sp, #552	; 0x228
    b7b2:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
    b7b6:	4649      	mov	r1, r9
    b7b8:	f84c 0004 	str.w	r0, [ip, r4]
    b7bc:	4640      	mov	r0, r8
    b7be:	f7f7 fdeb 	bl	3398 <__adddf3>
    b7c2:	3404      	adds	r4, #4
    b7c4:	4606      	mov	r6, r0
    b7c6:	9801      	ldr	r0, [sp, #4]
    b7c8:	460f      	mov	r7, r1
    b7ca:	4285      	cmp	r5, r0
    b7cc:	d1d3      	bne.n	b776 <__kernel_rem_pio2+0x11e>
    b7ce:	46d9      	mov	r9, fp
    b7d0:	46d0      	mov	r8, sl
    b7d2:	4630      	mov	r0, r6
    b7d4:	4639      	mov	r1, r7
    b7d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
    b7d8:	f000 fc6a 	bl	c0b0 <scalbn>
    b7dc:	2200      	movs	r2, #0
    b7de:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
    b7e2:	4604      	mov	r4, r0
    b7e4:	460d      	mov	r5, r1
    b7e6:	f7f7 ff89 	bl	36fc <__aeabi_dmul>
    b7ea:	f000 fbcd 	bl	bf88 <floor>
    b7ee:	f240 0300 	movw	r3, #0
    b7f2:	2200      	movs	r2, #0
    b7f4:	f2cc 0320 	movt	r3, #49184	; 0xc020
    b7f8:	f7f7 ff80 	bl	36fc <__aeabi_dmul>
    b7fc:	4602      	mov	r2, r0
    b7fe:	460b      	mov	r3, r1
    b800:	4620      	mov	r0, r4
    b802:	4629      	mov	r1, r5
    b804:	f7f7 fdc8 	bl	3398 <__adddf3>
    b808:	460d      	mov	r5, r1
    b80a:	4604      	mov	r4, r0
    b80c:	f7f8 fa10 	bl	3c30 <__aeabi_d2iz>
    b810:	4682      	mov	sl, r0
    b812:	f7f7 ff0d 	bl	3630 <__aeabi_i2d>
    b816:	4602      	mov	r2, r0
    b818:	460b      	mov	r3, r1
    b81a:	4620      	mov	r0, r4
    b81c:	4629      	mov	r1, r5
    b81e:	f7f7 fdb9 	bl	3394 <__aeabi_dsub>
    b822:	9a09      	ldr	r2, [sp, #36]	; 0x24
    b824:	2a00      	cmp	r2, #0
    b826:	4606      	mov	r6, r0
    b828:	460f      	mov	r7, r1
    b82a:	f340 80f5 	ble.w	ba18 <__kernel_rem_pio2+0x3c0>
    b82e:	f109 33ff 	add.w	r3, r9, #4294967295
    b832:	ac9e      	add	r4, sp, #632	; 0x278
    b834:	f1c2 0118 	rsb	r1, r2, #24
    b838:	f1c2 0c17 	rsb	ip, r2, #23
    b83c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    b840:	f853 2c50 	ldr.w	r2, [r3, #-80]
    b844:	fa52 f001 	asrs.w	r0, r2, r1
    b848:	4482      	add	sl, r0
    b84a:	fa10 f101 	lsls.w	r1, r0, r1
    b84e:	1a52      	subs	r2, r2, r1
    b850:	f843 2c50 	str.w	r2, [r3, #-80]
    b854:	fa42 f50c 	asr.w	r5, r2, ip
    b858:	2d00      	cmp	r5, #0
    b85a:	dd3b      	ble.n	b8d4 <__kernel_rem_pio2+0x27c>
    b85c:	f1b9 0f00 	cmp.w	r9, #0
    b860:	f10a 0a01 	add.w	sl, sl, #1
    b864:	f340 82aa 	ble.w	bdbc <__kernel_rem_pio2+0x764>
    b868:	2300      	movs	r3, #0
    b86a:	ea4f 0089 	mov.w	r0, r9, lsl #2
    b86e:	461c      	mov	r4, r3
    b870:	e007      	b.n	b882 <__kernel_rem_pio2+0x22a>
    b872:	b119      	cbz	r1, b87c <__kernel_rem_pio2+0x224>
    b874:	2401      	movs	r4, #1
    b876:	f1c1 7180 	rsb	r1, r1, #16777216	; 0x1000000
    b87a:	50d1      	str	r1, [r2, r3]
    b87c:	3304      	adds	r3, #4
    b87e:	4283      	cmp	r3, r0
    b880:	d010      	beq.n	b8a4 <__kernel_rem_pio2+0x24c>
    b882:	aa8a      	add	r2, sp, #552	; 0x228
    b884:	58d1      	ldr	r1, [r2, r3]
    b886:	2c00      	cmp	r4, #0
    b888:	d0f3      	beq.n	b872 <__kernel_rem_pio2+0x21a>
    b88a:	f64f 72ff 	movw	r2, #65535	; 0xffff
    b88e:	f50d 7c0a 	add.w	ip, sp, #552	; 0x228
    b892:	f2c0 02ff 	movt	r2, #255	; 0xff
    b896:	2401      	movs	r4, #1
    b898:	1a52      	subs	r2, r2, r1
    b89a:	f84c 2003 	str.w	r2, [ip, r3]
    b89e:	3304      	adds	r3, #4
    b8a0:	4283      	cmp	r3, r0
    b8a2:	d1ee      	bne.n	b882 <__kernel_rem_pio2+0x22a>
    b8a4:	9809      	ldr	r0, [sp, #36]	; 0x24
    b8a6:	2800      	cmp	r0, #0
    b8a8:	dd11      	ble.n	b8ce <__kernel_rem_pio2+0x276>
    b8aa:	2801      	cmp	r0, #1
    b8ac:	f000 80bd 	beq.w	ba2a <__kernel_rem_pio2+0x3d2>
    b8b0:	2802      	cmp	r0, #2
    b8b2:	d10c      	bne.n	b8ce <__kernel_rem_pio2+0x276>
    b8b4:	f109 32ff 	add.w	r2, r9, #4294967295
    b8b8:	ab9e      	add	r3, sp, #632	; 0x278
    b8ba:	eb03 0282 	add.w	r2, r3, r2, lsl #2
    b8be:	f852 3c50 	ldr.w	r3, [r2, #-80]
    b8c2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    b8c6:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
    b8ca:	f842 3c50 	str.w	r3, [r2, #-80]
    b8ce:	2d02      	cmp	r5, #2
    b8d0:	f000 8083 	beq.w	b9da <__kernel_rem_pio2+0x382>
    b8d4:	4630      	mov	r0, r6
    b8d6:	4639      	mov	r1, r7
    b8d8:	2200      	movs	r2, #0
    b8da:	2300      	movs	r3, #0
    b8dc:	f7f8 f976 	bl	3bcc <__aeabi_dcmpeq>
    b8e0:	2800      	cmp	r0, #0
    b8e2:	f000 80bf 	beq.w	ba64 <__kernel_rem_pio2+0x40c>
    b8e6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    b8e8:	f109 30ff 	add.w	r0, r9, #4294967295
    b8ec:	4284      	cmp	r4, r0
    b8ee:	dc0e      	bgt.n	b90e <__kernel_rem_pio2+0x2b6>
    b8f0:	f50d 7c0a 	add.w	ip, sp, #552	; 0x228
    b8f4:	2200      	movs	r2, #0
    b8f6:	eb0c 0389 	add.w	r3, ip, r9, lsl #2
    b8fa:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
    b8fe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
    b902:	430a      	orrs	r2, r1
    b904:	4563      	cmp	r3, ip
    b906:	d1fa      	bne.n	b8fe <__kernel_rem_pio2+0x2a6>
    b908:	2a00      	cmp	r2, #0
    b90a:	f040 823a 	bne.w	bd82 <__kernel_rem_pio2+0x72a>
    b90e:	9811      	ldr	r0, [sp, #68]	; 0x44
    b910:	f850 3c50 	ldr.w	r3, [r0, #-80]
    b914:	2b00      	cmp	r3, #0
    b916:	f040 824f 	bne.w	bdb8 <__kernel_rem_pio2+0x760>
    b91a:	990f      	ldr	r1, [sp, #60]	; 0x3c
    b91c:	aa8a      	add	r2, sp, #552	; 0x228
    b91e:	1853      	adds	r3, r2, r1
    b920:	2201      	movs	r2, #1
    b922:	f853 1c08 	ldr.w	r1, [r3, #-8]
    b926:	3201      	adds	r2, #1
    b928:	3b04      	subs	r3, #4
    b92a:	2900      	cmp	r1, #0
    b92c:	d0f9      	beq.n	b922 <__kernel_rem_pio2+0x2ca>
    b92e:	444a      	add	r2, r9
    b930:	920d      	str	r2, [sp, #52]	; 0x34
    b932:	4591      	cmp	r9, r2
    b934:	da4b      	bge.n	b9ce <__kernel_rem_pio2+0x376>
    b936:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    b938:	a812      	add	r0, sp, #72	; 0x48
    b93a:	9903      	ldr	r1, [sp, #12]
    b93c:	f103 0b01 	add.w	fp, r3, #1
    b940:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    b942:	1840      	adds	r0, r0, r1
    b944:	9004      	str	r0, [sp, #16]
    b946:	980c      	ldr	r0, [sp, #48]	; 0x30
    b948:	44cb      	add	fp, r9
    b94a:	9aa9      	ldr	r2, [sp, #676]	; 0x2a4
    b94c:	eb09 0304 	add.w	r3, r9, r4
    b950:	f8dd c034 	ldr.w	ip, [sp, #52]	; 0x34
    b954:	4699      	mov	r9, r3
    b956:	eb02 0b8b 	add.w	fp, r2, fp, lsl #2
    b95a:	ea4f 0ac0 	mov.w	sl, r0, lsl #3
    b95e:	ac62      	add	r4, sp, #392	; 0x188
    b960:	4484      	add	ip, r0
    b962:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
    b966:	f8cd c020 	str.w	ip, [sp, #32]
    b96a:	9403      	str	r4, [sp, #12]
    b96c:	f8db 0000 	ldr.w	r0, [fp]
    b970:	f7f7 fe5e 	bl	3630 <__aeabi_i2d>
    b974:	9b07      	ldr	r3, [sp, #28]
    b976:	9a03      	ldr	r2, [sp, #12]
    b978:	2b00      	cmp	r3, #0
    b97a:	e9c2 0100 	strd	r0, r1, [r2]
    b97e:	db29      	blt.n	b9d4 <__kernel_rem_pio2+0x37c>
    b980:	ac62      	add	r4, sp, #392	; 0x188
    b982:	2600      	movs	r6, #0
    b984:	eb04 05c9 	add.w	r5, r4, r9, lsl #3
    b988:	2700      	movs	r7, #0
    b98a:	2400      	movs	r4, #0
    b98c:	eb08 0104 	add.w	r1, r8, r4
    b990:	e875 2302 	ldrd	r2, r3, [r5], #-8
    b994:	3408      	adds	r4, #8
    b996:	e9d1 0100 	ldrd	r0, r1, [r1]
    b99a:	f7f7 feaf 	bl	36fc <__aeabi_dmul>
    b99e:	4602      	mov	r2, r0
    b9a0:	460b      	mov	r3, r1
    b9a2:	4630      	mov	r0, r6
    b9a4:	4639      	mov	r1, r7
    b9a6:	f7f7 fcf7 	bl	3398 <__adddf3>
    b9aa:	4554      	cmp	r4, sl
    b9ac:	4606      	mov	r6, r0
    b9ae:	460f      	mov	r7, r1
    b9b0:	d1ec      	bne.n	b98c <__kernel_rem_pio2+0x334>
    b9b2:	9903      	ldr	r1, [sp, #12]
    b9b4:	f109 0901 	add.w	r9, r9, #1
    b9b8:	9a08      	ldr	r2, [sp, #32]
    b9ba:	f10b 0b04 	add.w	fp, fp, #4
    b9be:	9804      	ldr	r0, [sp, #16]
    b9c0:	3108      	adds	r1, #8
    b9c2:	4591      	cmp	r9, r2
    b9c4:	9103      	str	r1, [sp, #12]
    b9c6:	e9e0 6702 	strd	r6, r7, [r0, #8]!
    b9ca:	9004      	str	r0, [sp, #16]
    b9cc:	d1ce      	bne.n	b96c <__kernel_rem_pio2+0x314>
    b9ce:	f8dd 9034 	ldr.w	r9, [sp, #52]	; 0x34
    b9d2:	e6c3      	b.n	b75c <__kernel_rem_pio2+0x104>
    b9d4:	2600      	movs	r6, #0
    b9d6:	2700      	movs	r7, #0
    b9d8:	e7eb      	b.n	b9b2 <__kernel_rem_pio2+0x35a>
    b9da:	f240 0100 	movw	r1, #0
    b9de:	4632      	mov	r2, r6
    b9e0:	463b      	mov	r3, r7
    b9e2:	2000      	movs	r0, #0
    b9e4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    b9e8:	f7f7 fcd4 	bl	3394 <__aeabi_dsub>
    b9ec:	4606      	mov	r6, r0
    b9ee:	460f      	mov	r7, r1
    b9f0:	2c00      	cmp	r4, #0
    b9f2:	f43f af6f 	beq.w	b8d4 <__kernel_rem_pio2+0x27c>
    b9f6:	f240 0100 	movw	r1, #0
    b9fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
    b9fc:	2000      	movs	r0, #0
    b9fe:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    ba02:	f000 fb55 	bl	c0b0 <scalbn>
    ba06:	4602      	mov	r2, r0
    ba08:	460b      	mov	r3, r1
    ba0a:	4630      	mov	r0, r6
    ba0c:	4639      	mov	r1, r7
    ba0e:	f7f7 fcc1 	bl	3394 <__aeabi_dsub>
    ba12:	4606      	mov	r6, r0
    ba14:	460f      	mov	r7, r1
    ba16:	e75d      	b.n	b8d4 <__kernel_rem_pio2+0x27c>
    ba18:	d115      	bne.n	ba46 <__kernel_rem_pio2+0x3ee>
    ba1a:	f50d 7c1e 	add.w	ip, sp, #632	; 0x278
    ba1e:	eb0c 0389 	add.w	r3, ip, r9, lsl #2
    ba22:	f853 5c54 	ldr.w	r5, [r3, #-84]
    ba26:	15ed      	asrs	r5, r5, #23
    ba28:	e716      	b.n	b858 <__kernel_rem_pio2+0x200>
    ba2a:	f109 32ff 	add.w	r2, r9, #4294967295
    ba2e:	a99e      	add	r1, sp, #632	; 0x278
    ba30:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    ba34:	f852 3c50 	ldr.w	r3, [r2, #-80]
    ba38:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    ba3c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
    ba40:	f842 3c50 	str.w	r3, [r2, #-80]
    ba44:	e743      	b.n	b8ce <__kernel_rem_pio2+0x276>
    ba46:	f240 0300 	movw	r3, #0
    ba4a:	2200      	movs	r2, #0
    ba4c:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    ba50:	f7f8 f8da 	bl	3c08 <__aeabi_dcmpge>
    ba54:	b920      	cbnz	r0, ba60 <__kernel_rem_pio2+0x408>
    ba56:	2500      	movs	r5, #0
    ba58:	e73c      	b.n	b8d4 <__kernel_rem_pio2+0x27c>
    ba5a:	2600      	movs	r6, #0
    ba5c:	2700      	movs	r7, #0
    ba5e:	e666      	b.n	b72e <__kernel_rem_pio2+0xd6>
    ba60:	2502      	movs	r5, #2
    ba62:	e6fb      	b.n	b85c <__kernel_rem_pio2+0x204>
    ba64:	9503      	str	r5, [sp, #12]
    ba66:	f8cd a01c 	str.w	sl, [sp, #28]
    ba6a:	2800      	cmp	r0, #0
    ba6c:	f040 81aa 	bne.w	bdc4 <__kernel_rem_pio2+0x76c>
    ba70:	9b09      	ldr	r3, [sp, #36]	; 0x24
    ba72:	4630      	mov	r0, r6
    ba74:	4639      	mov	r1, r7
    ba76:	425a      	negs	r2, r3
    ba78:	f000 fb1a 	bl	c0b0 <scalbn>
    ba7c:	f240 0300 	movw	r3, #0
    ba80:	2200      	movs	r2, #0
    ba82:	f2c4 1370 	movt	r3, #16752	; 0x4170
    ba86:	4604      	mov	r4, r0
    ba88:	460d      	mov	r5, r1
    ba8a:	f7f8 f8bd 	bl	3c08 <__aeabi_dcmpge>
    ba8e:	2800      	cmp	r0, #0
    ba90:	f000 819b 	beq.w	bdca <__kernel_rem_pio2+0x772>
    ba94:	f240 0300 	movw	r3, #0
    ba98:	2200      	movs	r2, #0
    ba9a:	f6c3 6370 	movt	r3, #15984	; 0x3e70
    ba9e:	4620      	mov	r0, r4
    baa0:	4629      	mov	r1, r5
    baa2:	f7f7 fe2b 	bl	36fc <__aeabi_dmul>
    baa6:	f50d 7c1e 	add.w	ip, sp, #632	; 0x278
    baaa:	eb0c 0689 	add.w	r6, ip, r9, lsl #2
    baae:	f7f8 f8bf 	bl	3c30 <__aeabi_d2iz>
    bab2:	f7f7 fdbd 	bl	3630 <__aeabi_i2d>
    bab6:	f109 0901 	add.w	r9, r9, #1
    baba:	f240 0300 	movw	r3, #0
    babe:	f50d 7c1e 	add.w	ip, sp, #632	; 0x278
    bac2:	2200      	movs	r2, #0
    bac4:	f2cc 1370 	movt	r3, #49520	; 0xc170
    bac8:	eb0c 0789 	add.w	r7, ip, r9, lsl #2
    bacc:	4682      	mov	sl, r0
    bace:	468b      	mov	fp, r1
    bad0:	f7f7 fe14 	bl	36fc <__aeabi_dmul>
    bad4:	460b      	mov	r3, r1
    bad6:	4602      	mov	r2, r0
    bad8:	4629      	mov	r1, r5
    bada:	4620      	mov	r0, r4
    badc:	f7f7 fc5c 	bl	3398 <__adddf3>
    bae0:	9a09      	ldr	r2, [sp, #36]	; 0x24
    bae2:	3218      	adds	r2, #24
    bae4:	9209      	str	r2, [sp, #36]	; 0x24
    bae6:	f7f8 f8a3 	bl	3c30 <__aeabi_d2iz>
    baea:	4659      	mov	r1, fp
    baec:	f846 0c50 	str.w	r0, [r6, #-80]
    baf0:	4650      	mov	r0, sl
    baf2:	f7f8 f89d 	bl	3c30 <__aeabi_d2iz>
    baf6:	f847 0c50 	str.w	r0, [r7, #-80]
    bafa:	f240 0100 	movw	r1, #0
    bafe:	2000      	movs	r0, #0
    bb00:	9a09      	ldr	r2, [sp, #36]	; 0x24
    bb02:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    bb06:	f000 fad3 	bl	c0b0 <scalbn>
    bb0a:	f1b9 0f00 	cmp.w	r9, #0
    bb0e:	4606      	mov	r6, r0
    bb10:	460f      	mov	r7, r1
    bb12:	db58      	blt.n	bbc6 <__kernel_rem_pio2+0x56e>
    bb14:	ac12      	add	r4, sp, #72	; 0x48
    bb16:	ad8a      	add	r5, sp, #552	; 0x228
    bb18:	f1a4 0808 	sub.w	r8, r4, #8
    bb1c:	eb05 0589 	add.w	r5, r5, r9, lsl #2
    bb20:	eb04 04c9 	add.w	r4, r4, r9, lsl #3
    bb24:	f855 0904 	ldr.w	r0, [r5], #-4
    bb28:	f7f7 fd82 	bl	3630 <__aeabi_i2d>
    bb2c:	4632      	mov	r2, r6
    bb2e:	463b      	mov	r3, r7
    bb30:	f7f7 fde4 	bl	36fc <__aeabi_dmul>
    bb34:	f240 0300 	movw	r3, #0
    bb38:	2200      	movs	r2, #0
    bb3a:	f6c3 6370 	movt	r3, #15984	; 0x3e70
    bb3e:	e864 0102 	strd	r0, r1, [r4], #-8
    bb42:	4630      	mov	r0, r6
    bb44:	4639      	mov	r1, r7
    bb46:	f7f7 fdd9 	bl	36fc <__aeabi_dmul>
    bb4a:	4544      	cmp	r4, r8
    bb4c:	4606      	mov	r6, r0
    bb4e:	460f      	mov	r7, r1
    bb50:	d1e8      	bne.n	bb24 <__kernel_rem_pio2+0x4cc>
    bb52:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    bb54:	f04f 0800 	mov.w	r8, #0
    bb58:	f8cd 9010 	str.w	r9, [sp, #16]
    bb5c:	2f00      	cmp	r7, #0
    bb5e:	f2c0 8109 	blt.w	bd74 <__kernel_rem_pio2+0x71c>
    bb62:	f1b8 0f00 	cmp.w	r8, #0
    bb66:	f2c0 8105 	blt.w	bd74 <__kernel_rem_pio2+0x71c>
    bb6a:	f10d 0c48 	add.w	ip, sp, #72	; 0x48
    bb6e:	4e94      	ldr	r6, [pc, #592]	; (bdc0 <__kernel_rem_pio2+0x768>)
    bb70:	eb0c 05c9 	add.w	r5, ip, r9, lsl #3
    bb74:	f04f 0a00 	mov.w	sl, #0
    bb78:	f04f 0b00 	mov.w	fp, #0
    bb7c:	2400      	movs	r4, #0
    bb7e:	e001      	b.n	bb84 <__kernel_rem_pio2+0x52c>
    bb80:	4544      	cmp	r4, r8
    bb82:	dc12      	bgt.n	bbaa <__kernel_rem_pio2+0x552>
    bb84:	e9d5 2300 	ldrd	r2, r3, [r5]
    bb88:	3401      	adds	r4, #1
    bb8a:	e9d6 0100 	ldrd	r0, r1, [r6]
    bb8e:	3508      	adds	r5, #8
    bb90:	f7f7 fdb4 	bl	36fc <__aeabi_dmul>
    bb94:	3608      	adds	r6, #8
    bb96:	4602      	mov	r2, r0
    bb98:	460b      	mov	r3, r1
    bb9a:	4650      	mov	r0, sl
    bb9c:	4659      	mov	r1, fp
    bb9e:	f7f7 fbfb 	bl	3398 <__adddf3>
    bba2:	42a7      	cmp	r7, r4
    bba4:	4682      	mov	sl, r0
    bba6:	468b      	mov	fp, r1
    bba8:	daea      	bge.n	bb80 <__kernel_rem_pio2+0x528>
    bbaa:	ac3a      	add	r4, sp, #232	; 0xe8
    bbac:	f109 39ff 	add.w	r9, r9, #4294967295
    bbb0:	eb04 03c8 	add.w	r3, r4, r8, lsl #3
    bbb4:	f1b9 3fff 	cmp.w	r9, #4294967295
    bbb8:	f108 0801 	add.w	r8, r8, #1
    bbbc:	e9c3 ab00 	strd	sl, fp, [r3]
    bbc0:	d1cc      	bne.n	bb5c <__kernel_rem_pio2+0x504>
    bbc2:	f8dd 9010 	ldr.w	r9, [sp, #16]
    bbc6:	98a8      	ldr	r0, [sp, #672]	; 0x2a0
    bbc8:	2803      	cmp	r0, #3
    bbca:	d81c      	bhi.n	bc06 <__kernel_rem_pio2+0x5ae>
    bbcc:	e8df f010 	tbh	[pc, r0, lsl #1]
    bbd0:	007d00b7 	.word	0x007d00b7
    bbd4:	0023007d 	.word	0x0023007d
    bbd8:	2000      	movs	r0, #0
    bbda:	4601      	mov	r1, r0
    bbdc:	9a03      	ldr	r2, [sp, #12]
    bbde:	2a00      	cmp	r2, #0
    bbe0:	f000 8106 	beq.w	bdf0 <__kernel_rem_pio2+0x798>
    bbe4:	68e3      	ldr	r3, [r4, #12]
    bbe6:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
    bbea:	6862      	ldr	r2, [r4, #4]
    bbec:	6826      	ldr	r6, [r4, #0]
    bbee:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
    bbf2:	68a5      	ldr	r5, [r4, #8]
    bbf4:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
    bbf8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    bbfa:	6161      	str	r1, [r4, #20]
    bbfc:	6026      	str	r6, [r4, #0]
    bbfe:	60a5      	str	r5, [r4, #8]
    bc00:	6062      	str	r2, [r4, #4]
    bc02:	60e3      	str	r3, [r4, #12]
    bc04:	6120      	str	r0, [r4, #16]
    bc06:	f8dd c01c 	ldr.w	ip, [sp, #28]
    bc0a:	f00c 0007 	and.w	r0, ip, #7
    bc0e:	f50d 7d1f 	add.w	sp, sp, #636	; 0x27c
    bc12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    bc16:	f1b9 0f00 	cmp.w	r9, #0
    bc1a:	ac3a      	add	r4, sp, #232	; 0xe8
    bc1c:	dddc      	ble.n	bbd8 <__kernel_rem_pio2+0x580>
    bc1e:	ea4f 07c9 	mov.w	r7, r9, lsl #3
    bc22:	193b      	adds	r3, r7, r4
    bc24:	461e      	mov	r6, r3
    bc26:	461d      	mov	r5, r3
    bc28:	e9d3 0100 	ldrd	r0, r1, [r3]
    bc2c:	e9cd 0104 	strd	r0, r1, [sp, #16]
    bc30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    bc34:	e955 0102 	ldrd	r0, r1, [r5, #-8]
    bc38:	f7f7 fbae 	bl	3398 <__adddf3>
    bc3c:	4682      	mov	sl, r0
    bc3e:	468b      	mov	fp, r1
    bc40:	4652      	mov	r2, sl
    bc42:	e955 0102 	ldrd	r0, r1, [r5, #-8]
    bc46:	465b      	mov	r3, fp
    bc48:	f7f7 fba4 	bl	3394 <__aeabi_dsub>
    bc4c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    bc50:	f7f7 fba2 	bl	3398 <__adddf3>
    bc54:	e9cd ab04 	strd	sl, fp, [sp, #16]
    bc58:	e9c5 0100 	strd	r0, r1, [r5]
    bc5c:	e965 ab02 	strd	sl, fp, [r5, #-8]!
    bc60:	42a5      	cmp	r5, r4
    bc62:	d1e5      	bne.n	bc30 <__kernel_rem_pio2+0x5d8>
    bc64:	f1b9 0f01 	cmp.w	r9, #1
    bc68:	ddb6      	ble.n	bbd8 <__kernel_rem_pio2+0x580>
    bc6a:	193f      	adds	r7, r7, r4
    bc6c:	f109 35ff 	add.w	r5, r9, #4294967295
    bc70:	e9d7 ab00 	ldrd	sl, fp, [r7]
    bc74:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
    bc78:	e9d5 2300 	ldrd	r2, r3, [r5]
    bc7c:	4650      	mov	r0, sl
    bc7e:	4659      	mov	r1, fp
    bc80:	f7f7 fb8a 	bl	3398 <__adddf3>
    bc84:	4680      	mov	r8, r0
    bc86:	4689      	mov	r9, r1
    bc88:	4642      	mov	r2, r8
    bc8a:	e9d5 0100 	ldrd	r0, r1, [r5]
    bc8e:	464b      	mov	r3, r9
    bc90:	f7f7 fb80 	bl	3394 <__aeabi_dsub>
    bc94:	4602      	mov	r2, r0
    bc96:	460b      	mov	r3, r1
    bc98:	4650      	mov	r0, sl
    bc9a:	4659      	mov	r1, fp
    bc9c:	f7f7 fb7c 	bl	3398 <__adddf3>
    bca0:	46c2      	mov	sl, r8
    bca2:	46cb      	mov	fp, r9
    bca4:	e9c5 0102 	strd	r0, r1, [r5, #8]
    bca8:	e865 8902 	strd	r8, r9, [r5], #-8
    bcac:	42a5      	cmp	r5, r4
    bcae:	d1e3      	bne.n	bc78 <__kernel_rem_pio2+0x620>
    bcb0:	2000      	movs	r0, #0
    bcb2:	f104 0508 	add.w	r5, r4, #8
    bcb6:	4601      	mov	r1, r0
    bcb8:	e876 2302 	ldrd	r2, r3, [r6], #-8
    bcbc:	4680      	mov	r8, r0
    bcbe:	4689      	mov	r9, r1
    bcc0:	f7f7 fb6a 	bl	3398 <__adddf3>
    bcc4:	42ae      	cmp	r6, r5
    bcc6:	d1f7      	bne.n	bcb8 <__kernel_rem_pio2+0x660>
    bcc8:	e788      	b.n	bbdc <__kernel_rem_pio2+0x584>
    bcca:	f1b9 0f00 	cmp.w	r9, #0
    bcce:	f2c0 808b 	blt.w	bde8 <__kernel_rem_pio2+0x790>
    bcd2:	ac3a      	add	r4, sp, #232	; 0xe8
    bcd4:	2000      	movs	r0, #0
    bcd6:	eb04 05c9 	add.w	r5, r4, r9, lsl #3
    bcda:	f1a4 0608 	sub.w	r6, r4, #8
    bcde:	4601      	mov	r1, r0
    bce0:	e875 2302 	ldrd	r2, r3, [r5], #-8
    bce4:	4682      	mov	sl, r0
    bce6:	468b      	mov	fp, r1
    bce8:	f7f7 fb56 	bl	3398 <__adddf3>
    bcec:	42b5      	cmp	r5, r6
    bcee:	d1f7      	bne.n	bce0 <__kernel_rem_pio2+0x688>
    bcf0:	9a03      	ldr	r2, [sp, #12]
    bcf2:	2a00      	cmp	r2, #0
    bcf4:	d043      	beq.n	bd7e <__kernel_rem_pio2+0x726>
    bcf6:	f101 4c00 	add.w	ip, r1, #2147483648	; 0x80000000
    bcfa:	4602      	mov	r2, r0
    bcfc:	4606      	mov	r6, r0
    bcfe:	980a      	ldr	r0, [sp, #40]	; 0x28
    bd00:	4667      	mov	r7, ip
    bd02:	460b      	mov	r3, r1
    bd04:	e9c0 6700 	strd	r6, r7, [r0]
    bd08:	e9d4 0100 	ldrd	r0, r1, [r4]
    bd0c:	f7f7 fb42 	bl	3394 <__aeabi_dsub>
    bd10:	f1b9 0f00 	cmp.w	r9, #0
    bd14:	dd09      	ble.n	bd2a <__kernel_rem_pio2+0x6d2>
    bd16:	eb04 09c9 	add.w	r9, r4, r9, lsl #3
    bd1a:	e9f4 2302 	ldrd	r2, r3, [r4, #8]!
    bd1e:	4606      	mov	r6, r0
    bd20:	460f      	mov	r7, r1
    bd22:	f7f7 fb39 	bl	3398 <__adddf3>
    bd26:	454c      	cmp	r4, r9
    bd28:	d1f7      	bne.n	bd1a <__kernel_rem_pio2+0x6c2>
    bd2a:	9a03      	ldr	r2, [sp, #12]
    bd2c:	b10a      	cbz	r2, bd32 <__kernel_rem_pio2+0x6da>
    bd2e:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
    bd32:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    bd34:	4602      	mov	r2, r0
    bd36:	460b      	mov	r3, r1
    bd38:	e9c4 2302 	strd	r2, r3, [r4, #8]
    bd3c:	e763      	b.n	bc06 <__kernel_rem_pio2+0x5ae>
    bd3e:	f1b9 0f00 	cmp.w	r9, #0
    bd42:	db4e      	blt.n	bde2 <__kernel_rem_pio2+0x78a>
    bd44:	ad3a      	add	r5, sp, #232	; 0xe8
    bd46:	2000      	movs	r0, #0
    bd48:	eb05 04c9 	add.w	r4, r5, r9, lsl #3
    bd4c:	4601      	mov	r1, r0
    bd4e:	3d08      	subs	r5, #8
    bd50:	e874 2302 	ldrd	r2, r3, [r4], #-8
    bd54:	4606      	mov	r6, r0
    bd56:	460f      	mov	r7, r1
    bd58:	f7f7 fb1e 	bl	3398 <__adddf3>
    bd5c:	42ac      	cmp	r4, r5
    bd5e:	d1f7      	bne.n	bd50 <__kernel_rem_pio2+0x6f8>
    bd60:	9a03      	ldr	r2, [sp, #12]
    bd62:	b10a      	cbz	r2, bd68 <__kernel_rem_pio2+0x710>
    bd64:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
    bd68:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    bd6a:	4602      	mov	r2, r0
    bd6c:	460b      	mov	r3, r1
    bd6e:	e9c4 2300 	strd	r2, r3, [r4]
    bd72:	e748      	b.n	bc06 <__kernel_rem_pio2+0x5ae>
    bd74:	f04f 0a00 	mov.w	sl, #0
    bd78:	f04f 0b00 	mov.w	fp, #0
    bd7c:	e715      	b.n	bbaa <__kernel_rem_pio2+0x552>
    bd7e:	468c      	mov	ip, r1
    bd80:	e7bb      	b.n	bcfa <__kernel_rem_pio2+0x6a2>
    bd82:	9503      	str	r5, [sp, #12]
    bd84:	f8cd a01c 	str.w	sl, [sp, #28]
    bd88:	0083      	lsls	r3, r0, #2
    bd8a:	f50d 7c1e 	add.w	ip, sp, #632	; 0x278
    bd8e:	eb03 020c 	add.w	r2, r3, ip
    bd92:	9c09      	ldr	r4, [sp, #36]	; 0x24
    bd94:	f852 2c50 	ldr.w	r2, [r2, #-80]
    bd98:	3c18      	subs	r4, #24
    bd9a:	9409      	str	r4, [sp, #36]	; 0x24
    bd9c:	b9fa      	cbnz	r2, bdde <__kernel_rem_pio2+0x786>
    bd9e:	aa8a      	add	r2, sp, #552	; 0x228
    bda0:	4681      	mov	r9, r0
    bda2:	18d3      	adds	r3, r2, r3
    bda4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    bda6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
    bdaa:	f109 39ff 	add.w	r9, r9, #4294967295
    bdae:	3a18      	subs	r2, #24
    bdb0:	2900      	cmp	r1, #0
    bdb2:	d0f8      	beq.n	bda6 <__kernel_rem_pio2+0x74e>
    bdb4:	9209      	str	r2, [sp, #36]	; 0x24
    bdb6:	e6a0      	b.n	bafa <__kernel_rem_pio2+0x4a2>
    bdb8:	2201      	movs	r2, #1
    bdba:	e5b8      	b.n	b92e <__kernel_rem_pio2+0x2d6>
    bdbc:	2400      	movs	r4, #0
    bdbe:	e571      	b.n	b8a4 <__kernel_rem_pio2+0x24c>
    bdc0:	0000cb18 	.word	0x0000cb18
    bdc4:	f109 30ff 	add.w	r0, r9, #4294967295
    bdc8:	e7de      	b.n	bd88 <__kernel_rem_pio2+0x730>
    bdca:	4620      	mov	r0, r4
    bdcc:	ab9e      	add	r3, sp, #632	; 0x278
    bdce:	4629      	mov	r1, r5
    bdd0:	eb03 0489 	add.w	r4, r3, r9, lsl #2
    bdd4:	f7f7 ff2c 	bl	3c30 <__aeabi_d2iz>
    bdd8:	f844 0c50 	str.w	r0, [r4, #-80]
    bddc:	e68d      	b.n	bafa <__kernel_rem_pio2+0x4a2>
    bdde:	4681      	mov	r9, r0
    bde0:	e68b      	b.n	bafa <__kernel_rem_pio2+0x4a2>
    bde2:	2000      	movs	r0, #0
    bde4:	4601      	mov	r1, r0
    bde6:	e7bb      	b.n	bd60 <__kernel_rem_pio2+0x708>
    bde8:	2000      	movs	r0, #0
    bdea:	ac3a      	add	r4, sp, #232	; 0xe8
    bdec:	4601      	mov	r1, r0
    bdee:	e77f      	b.n	bcf0 <__kernel_rem_pio2+0x698>
    bdf0:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
    bdf4:	4602      	mov	r2, r0
    bdf6:	cc30      	ldmia	r4!, {r4, r5}
    bdf8:	460b      	mov	r3, r1
    bdfa:	980a      	ldr	r0, [sp, #40]	; 0x28
    bdfc:	e9c0 2304 	strd	r2, r3, [r0, #16]
    be00:	e9c0 6702 	strd	r6, r7, [r0, #8]
    be04:	e9c0 4500 	strd	r4, r5, [r0]
    be08:	e6fd      	b.n	bc06 <__kernel_rem_pio2+0x5ae>
    be0a:	bf00      	nop
    be0c:	0000      	lsls	r0, r0, #0
	...

0000be10 <__kernel_sin>:
    be10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    be14:	469b      	mov	fp, r3
    be16:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
    be1a:	b085      	sub	sp, #20
    be1c:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
    be20:	4604      	mov	r4, r0
    be22:	460d      	mov	r5, r1
    be24:	4692      	mov	sl, r2
    be26:	da03      	bge.n	be30 <__kernel_sin+0x20>
    be28:	f7f7 ff02 	bl	3c30 <__aeabi_d2iz>
    be2c:	2800      	cmp	r0, #0
    be2e:	d06f      	beq.n	bf10 <__kernel_sin+0x100>
    be30:	4622      	mov	r2, r4
    be32:	462b      	mov	r3, r5
    be34:	4620      	mov	r0, r4
    be36:	4629      	mov	r1, r5
    be38:	f7f7 fc60 	bl	36fc <__aeabi_dmul>
    be3c:	4622      	mov	r2, r4
    be3e:	462b      	mov	r3, r5
    be40:	4606      	mov	r6, r0
    be42:	460f      	mov	r7, r1
    be44:	f7f7 fc5a 	bl	36fc <__aeabi_dmul>
    be48:	a341      	add	r3, pc, #260	; (adr r3, bf50 <__kernel_sin+0x140>)
    be4a:	e9d3 2300 	ldrd	r2, r3, [r3]
    be4e:	4680      	mov	r8, r0
    be50:	4689      	mov	r9, r1
    be52:	4630      	mov	r0, r6
    be54:	4639      	mov	r1, r7
    be56:	f7f7 fc51 	bl	36fc <__aeabi_dmul>
    be5a:	a33f      	add	r3, pc, #252	; (adr r3, bf58 <__kernel_sin+0x148>)
    be5c:	e9d3 2300 	ldrd	r2, r3, [r3]
    be60:	f7f7 fa98 	bl	3394 <__aeabi_dsub>
    be64:	4632      	mov	r2, r6
    be66:	463b      	mov	r3, r7
    be68:	f7f7 fc48 	bl	36fc <__aeabi_dmul>
    be6c:	a33c      	add	r3, pc, #240	; (adr r3, bf60 <__kernel_sin+0x150>)
    be6e:	e9d3 2300 	ldrd	r2, r3, [r3]
    be72:	f7f7 fa91 	bl	3398 <__adddf3>
    be76:	4632      	mov	r2, r6
    be78:	463b      	mov	r3, r7
    be7a:	f7f7 fc3f 	bl	36fc <__aeabi_dmul>
    be7e:	a33a      	add	r3, pc, #232	; (adr r3, bf68 <__kernel_sin+0x158>)
    be80:	e9d3 2300 	ldrd	r2, r3, [r3]
    be84:	f7f7 fa86 	bl	3394 <__aeabi_dsub>
    be88:	4632      	mov	r2, r6
    be8a:	463b      	mov	r3, r7
    be8c:	f7f7 fc36 	bl	36fc <__aeabi_dmul>
    be90:	a337      	add	r3, pc, #220	; (adr r3, bf70 <__kernel_sin+0x160>)
    be92:	e9d3 2300 	ldrd	r2, r3, [r3]
    be96:	f7f7 fa7f 	bl	3398 <__adddf3>
    be9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    be9c:	e9cd 0100 	strd	r0, r1, [sp]
    bea0:	2b00      	cmp	r3, #0
    bea2:	d03a      	beq.n	bf1a <__kernel_sin+0x10a>
    bea4:	f240 0300 	movw	r3, #0
    bea8:	2200      	movs	r2, #0
    beaa:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    beae:	4650      	mov	r0, sl
    beb0:	4659      	mov	r1, fp
    beb2:	f7f7 fc23 	bl	36fc <__aeabi_dmul>
    beb6:	e9dd 2300 	ldrd	r2, r3, [sp]
    beba:	e9cd 0102 	strd	r0, r1, [sp, #8]
    bebe:	4640      	mov	r0, r8
    bec0:	4649      	mov	r1, r9
    bec2:	f7f7 fc1b 	bl	36fc <__aeabi_dmul>
    bec6:	4602      	mov	r2, r0
    bec8:	460b      	mov	r3, r1
    beca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    bece:	f7f7 fa61 	bl	3394 <__aeabi_dsub>
    bed2:	4632      	mov	r2, r6
    bed4:	463b      	mov	r3, r7
    bed6:	f7f7 fc11 	bl	36fc <__aeabi_dmul>
    beda:	4652      	mov	r2, sl
    bedc:	465b      	mov	r3, fp
    bede:	f7f7 fa59 	bl	3394 <__aeabi_dsub>
    bee2:	a325      	add	r3, pc, #148	; (adr r3, bf78 <__kernel_sin+0x168>)
    bee4:	e9d3 2300 	ldrd	r2, r3, [r3]
    bee8:	4606      	mov	r6, r0
    beea:	460f      	mov	r7, r1
    beec:	4640      	mov	r0, r8
    beee:	4649      	mov	r1, r9
    bef0:	f7f7 fc04 	bl	36fc <__aeabi_dmul>
    bef4:	4602      	mov	r2, r0
    bef6:	460b      	mov	r3, r1
    bef8:	4630      	mov	r0, r6
    befa:	4639      	mov	r1, r7
    befc:	f7f7 fa4c 	bl	3398 <__adddf3>
    bf00:	4602      	mov	r2, r0
    bf02:	460b      	mov	r3, r1
    bf04:	4620      	mov	r0, r4
    bf06:	4629      	mov	r1, r5
    bf08:	f7f7 fa44 	bl	3394 <__aeabi_dsub>
    bf0c:	4604      	mov	r4, r0
    bf0e:	460d      	mov	r5, r1
    bf10:	4620      	mov	r0, r4
    bf12:	4629      	mov	r1, r5
    bf14:	b005      	add	sp, #20
    bf16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    bf1a:	4602      	mov	r2, r0
    bf1c:	460b      	mov	r3, r1
    bf1e:	4630      	mov	r0, r6
    bf20:	4639      	mov	r1, r7
    bf22:	f7f7 fbeb 	bl	36fc <__aeabi_dmul>
    bf26:	a314      	add	r3, pc, #80	; (adr r3, bf78 <__kernel_sin+0x168>)
    bf28:	e9d3 2300 	ldrd	r2, r3, [r3]
    bf2c:	f7f7 fa32 	bl	3394 <__aeabi_dsub>
    bf30:	4642      	mov	r2, r8
    bf32:	464b      	mov	r3, r9
    bf34:	f7f7 fbe2 	bl	36fc <__aeabi_dmul>
    bf38:	4602      	mov	r2, r0
    bf3a:	460b      	mov	r3, r1
    bf3c:	4620      	mov	r0, r4
    bf3e:	4629      	mov	r1, r5
    bf40:	f7f7 fa2a 	bl	3398 <__adddf3>
    bf44:	4604      	mov	r4, r0
    bf46:	460d      	mov	r5, r1
    bf48:	e7e2      	b.n	bf10 <__kernel_sin+0x100>
    bf4a:	bf00      	nop
    bf4c:	f3af 8000 	nop.w
    bf50:	5acfd57c 	.word	0x5acfd57c
    bf54:	3de5d93a 	.word	0x3de5d93a
    bf58:	8a2b9ceb 	.word	0x8a2b9ceb
    bf5c:	3e5ae5e6 	.word	0x3e5ae5e6
    bf60:	57b1fe7d 	.word	0x57b1fe7d
    bf64:	3ec71de3 	.word	0x3ec71de3
    bf68:	19c161d5 	.word	0x19c161d5
    bf6c:	3f2a01a0 	.word	0x3f2a01a0
    bf70:	1110f8a6 	.word	0x1110f8a6
    bf74:	3f811111 	.word	0x3f811111
    bf78:	55555549 	.word	0x55555549
    bf7c:	3fc55555 	.word	0x3fc55555

0000bf80 <fabs>:
    bf80:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
    bf84:	4619      	mov	r1, r3
    bf86:	4770      	bx	lr

0000bf88 <floor>:
    bf88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    bf8c:	f3c1 540a 	ubfx	r4, r1, #20, #11
    bf90:	f5a4 747e 	sub.w	r4, r4, #1016	; 0x3f8
    bf94:	4602      	mov	r2, r0
    bf96:	3c07      	subs	r4, #7
    bf98:	460b      	mov	r3, r1
    bf9a:	2c13      	cmp	r4, #19
    bf9c:	4606      	mov	r6, r0
    bf9e:	460f      	mov	r7, r1
    bfa0:	460d      	mov	r5, r1
    bfa2:	468a      	mov	sl, r1
    bfa4:	4680      	mov	r8, r0
    bfa6:	dc21      	bgt.n	bfec <floor+0x64>
    bfa8:	2c00      	cmp	r4, #0
    bfaa:	db40      	blt.n	c02e <floor+0xa6>
    bfac:	f64f 7cff 	movw	ip, #65535	; 0xffff
    bfb0:	f2c0 0c0f 	movt	ip, #15
    bfb4:	fa4c f904 	asr.w	r9, ip, r4
    bfb8:	ea09 0501 	and.w	r5, r9, r1
    bfbc:	4305      	orrs	r5, r0
    bfbe:	d011      	beq.n	bfe4 <floor+0x5c>
    bfc0:	a339      	add	r3, pc, #228	; (adr r3, c0a8 <floor+0x120>)
    bfc2:	e9d3 2300 	ldrd	r2, r3, [r3]
    bfc6:	f7f7 f9e7 	bl	3398 <__adddf3>
    bfca:	2200      	movs	r2, #0
    bfcc:	2300      	movs	r3, #0
    bfce:	f7f7 fe25 	bl	3c1c <__aeabi_dcmpgt>
    bfd2:	2800      	cmp	r0, #0
    bfd4:	d03c      	beq.n	c050 <floor+0xc8>
    bfd6:	2f00      	cmp	r7, #0
    bfd8:	db5d      	blt.n	c096 <floor+0x10e>
    bfda:	ea2a 0a09 	bic.w	sl, sl, r9
    bfde:	2500      	movs	r5, #0
    bfe0:	4653      	mov	r3, sl
    bfe2:	462a      	mov	r2, r5
    bfe4:	4610      	mov	r0, r2
    bfe6:	4619      	mov	r1, r3
    bfe8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    bfec:	2c33      	cmp	r4, #51	; 0x33
    bfee:	dd07      	ble.n	c000 <floor+0x78>
    bff0:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
    bff4:	d1f6      	bne.n	bfe4 <floor+0x5c>
    bff6:	f7f7 f9cf 	bl	3398 <__adddf3>
    bffa:	4602      	mov	r2, r0
    bffc:	460b      	mov	r3, r1
    bffe:	e7f1      	b.n	bfe4 <floor+0x5c>
    c000:	f04f 35ff 	mov.w	r5, #4294967295
    c004:	f1a4 0c14 	sub.w	ip, r4, #20
    c008:	fa25 f50c 	lsr.w	r5, r5, ip
    c00c:	4205      	tst	r5, r0
    c00e:	d0e9      	beq.n	bfe4 <floor+0x5c>
    c010:	a325      	add	r3, pc, #148	; (adr r3, c0a8 <floor+0x120>)
    c012:	e9d3 2300 	ldrd	r2, r3, [r3]
    c016:	f7f7 f9bf 	bl	3398 <__adddf3>
    c01a:	2200      	movs	r2, #0
    c01c:	2300      	movs	r3, #0
    c01e:	f7f7 fdfd 	bl	3c1c <__aeabi_dcmpgt>
    c022:	b1a8      	cbz	r0, c050 <floor+0xc8>
    c024:	2f00      	cmp	r7, #0
    c026:	db1b      	blt.n	c060 <floor+0xd8>
    c028:	ea26 0505 	bic.w	r5, r6, r5
    c02c:	e00a      	b.n	c044 <floor+0xbc>
    c02e:	a31e      	add	r3, pc, #120	; (adr r3, c0a8 <floor+0x120>)
    c030:	e9d3 2300 	ldrd	r2, r3, [r3]
    c034:	f7f7 f9b0 	bl	3398 <__adddf3>
    c038:	2200      	movs	r2, #0
    c03a:	2300      	movs	r3, #0
    c03c:	f7f7 fdee 	bl	3c1c <__aeabi_dcmpgt>
    c040:	b948      	cbnz	r0, c056 <floor+0xce>
    c042:	4635      	mov	r5, r6
    c044:	4653      	mov	r3, sl
    c046:	462a      	mov	r2, r5
    c048:	4610      	mov	r0, r2
    c04a:	4619      	mov	r1, r3
    c04c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    c050:	4635      	mov	r5, r6
    c052:	46ba      	mov	sl, r7
    c054:	e7f6      	b.n	c044 <floor+0xbc>
    c056:	2f00      	cmp	r7, #0
    c058:	db10      	blt.n	c07c <floor+0xf4>
    c05a:	2500      	movs	r5, #0
    c05c:	46aa      	mov	sl, r5
    c05e:	e7f1      	b.n	c044 <floor+0xbc>
    c060:	2c14      	cmp	r4, #20
    c062:	d006      	beq.n	c072 <floor+0xea>
    c064:	2601      	movs	r6, #1
    c066:	f1c4 0434 	rsb	r4, r4, #52	; 0x34
    c06a:	40a6      	lsls	r6, r4
    c06c:	eb16 0608 	adds.w	r6, r6, r8
    c070:	d3da      	bcc.n	c028 <floor+0xa0>
    c072:	f10a 0a01 	add.w	sl, sl, #1
    c076:	ea26 0505 	bic.w	r5, r6, r5
    c07a:	e7e3      	b.n	c044 <floor+0xbc>
    c07c:	f027 4500 	bic.w	r5, r7, #2147483648	; 0x80000000
    c080:	f240 0a00 	movw	sl, #0
    c084:	4335      	orrs	r5, r6
    c086:	f6cb 7af0 	movt	sl, #49136	; 0xbff0
    c08a:	2d00      	cmp	r5, #0
    c08c:	bf08      	it	eq
    c08e:	46ba      	moveq	sl, r7
    c090:	bf18      	it	ne
    c092:	2500      	movne	r5, #0
    c094:	e7d6      	b.n	c044 <floor+0xbc>
    c096:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
    c09a:	fa53 f404 	asrs.w	r4, r3, r4
    c09e:	eb07 0a04 	add.w	sl, r7, r4
    c0a2:	e79a      	b.n	bfda <floor+0x52>
    c0a4:	f3af 8000 	nop.w
    c0a8:	8800759c 	.word	0x8800759c
    c0ac:	7e37e43c 	.word	0x7e37e43c

0000c0b0 <scalbn>:
    c0b0:	f3c1 530a 	ubfx	r3, r1, #20, #11
    c0b4:	e92d 43d0 	stmdb	sp!, {r4, r6, r7, r8, r9, lr}
    c0b8:	4614      	mov	r4, r2
    c0ba:	4606      	mov	r6, r0
    c0bc:	460f      	mov	r7, r1
    c0be:	4680      	mov	r8, r0
    c0c0:	4689      	mov	r9, r1
    c0c2:	460a      	mov	r2, r1
    c0c4:	2b00      	cmp	r3, #0
    c0c6:	d12f      	bne.n	c128 <scalbn+0x78>
    c0c8:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
    c0cc:	4302      	orrs	r2, r0
    c0ce:	d027      	beq.n	c120 <scalbn+0x70>
    c0d0:	f240 0300 	movw	r3, #0
    c0d4:	2200      	movs	r2, #0
    c0d6:	f2c4 3350 	movt	r3, #17232	; 0x4350
    c0da:	f7f7 fb0f 	bl	36fc <__aeabi_dmul>
    c0de:	f643 43b0 	movw	r3, #15536	; 0x3cb0
    c0e2:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    c0e6:	429c      	cmp	r4, r3
    c0e8:	4606      	mov	r6, r0
    c0ea:	460f      	mov	r7, r1
    c0ec:	4680      	mov	r8, r0
    c0ee:	4689      	mov	r9, r1
    c0f0:	db3a      	blt.n	c168 <scalbn+0xb8>
    c0f2:	f3c1 530a 	ubfx	r3, r1, #20, #11
    c0f6:	460a      	mov	r2, r1
    c0f8:	3b36      	subs	r3, #54	; 0x36
    c0fa:	f240 71fe 	movw	r1, #2046	; 0x7fe
    c0fe:	191b      	adds	r3, r3, r4
    c100:	428b      	cmp	r3, r1
    c102:	dd1a      	ble.n	c13a <scalbn+0x8a>
    c104:	4632      	mov	r2, r6
    c106:	463b      	mov	r3, r7
    c108:	a12b      	add	r1, pc, #172	; (adr r1, c1b8 <scalbn+0x108>)
    c10a:	e9d1 0100 	ldrd	r0, r1, [r1]
    c10e:	f000 f85b 	bl	c1c8 <copysign>
    c112:	a329      	add	r3, pc, #164	; (adr r3, c1b8 <scalbn+0x108>)
    c114:	e9d3 2300 	ldrd	r2, r3, [r3]
    c118:	f7f7 faf0 	bl	36fc <__aeabi_dmul>
    c11c:	4606      	mov	r6, r0
    c11e:	460f      	mov	r7, r1
    c120:	4630      	mov	r0, r6
    c122:	4639      	mov	r1, r7
    c124:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
    c128:	f240 7cff 	movw	ip, #2047	; 0x7ff
    c12c:	4563      	cmp	r3, ip
    c12e:	d026      	beq.n	c17e <scalbn+0xce>
    c130:	191b      	adds	r3, r3, r4
    c132:	f240 71fe 	movw	r1, #2046	; 0x7fe
    c136:	428b      	cmp	r3, r1
    c138:	dce4      	bgt.n	c104 <scalbn+0x54>
    c13a:	2b00      	cmp	r3, #0
    c13c:	bfc2      	ittt	gt
    c13e:	f022 42fe 	bicgt.w	r2, r2, #2130706432	; 0x7f000000
    c142:	f422 0270 	bicgt.w	r2, r2, #15728640	; 0xf00000
    c146:	ea42 5703 	orrgt.w	r7, r2, r3, lsl #20
    c14a:	dce9      	bgt.n	c120 <scalbn+0x70>
    c14c:	f113 0f35 	cmn.w	r3, #53	; 0x35
    c150:	da1f      	bge.n	c192 <scalbn+0xe2>
    c152:	f24c 3350 	movw	r3, #50000	; 0xc350
    c156:	429c      	cmp	r4, r3
    c158:	dcd4      	bgt.n	c104 <scalbn+0x54>
    c15a:	4632      	mov	r2, r6
    c15c:	463b      	mov	r3, r7
    c15e:	a118      	add	r1, pc, #96	; (adr r1, c1c0 <scalbn+0x110>)
    c160:	e9d1 0100 	ldrd	r0, r1, [r1]
    c164:	f000 f830 	bl	c1c8 <copysign>
    c168:	a315      	add	r3, pc, #84	; (adr r3, c1c0 <scalbn+0x110>)
    c16a:	e9d3 2300 	ldrd	r2, r3, [r3]
    c16e:	f7f7 fac5 	bl	36fc <__aeabi_dmul>
    c172:	4606      	mov	r6, r0
    c174:	460f      	mov	r7, r1
    c176:	4630      	mov	r0, r6
    c178:	4639      	mov	r1, r7
    c17a:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
    c17e:	4602      	mov	r2, r0
    c180:	460b      	mov	r3, r1
    c182:	f7f7 f909 	bl	3398 <__adddf3>
    c186:	4606      	mov	r6, r0
    c188:	460f      	mov	r7, r1
    c18a:	4630      	mov	r0, r6
    c18c:	4639      	mov	r1, r7
    c18e:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
    c192:	3336      	adds	r3, #54	; 0x36
    c194:	f022 42fe 	bic.w	r2, r2, #2130706432	; 0x7f000000
    c198:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    c19c:	4630      	mov	r0, r6
    c19e:	ea42 5703 	orr.w	r7, r2, r3, lsl #20
    c1a2:	f240 0300 	movw	r3, #0
    c1a6:	4639      	mov	r1, r7
    c1a8:	2200      	movs	r2, #0
    c1aa:	f6c3 4390 	movt	r3, #15504	; 0x3c90
    c1ae:	f7f7 faa5 	bl	36fc <__aeabi_dmul>
    c1b2:	4606      	mov	r6, r0
    c1b4:	460f      	mov	r7, r1
    c1b6:	e7b3      	b.n	c120 <scalbn+0x70>
    c1b8:	8800759c 	.word	0x8800759c
    c1bc:	7e37e43c 	.word	0x7e37e43c
    c1c0:	c2f8f359 	.word	0xc2f8f359
    c1c4:	01a56e1f 	.word	0x01a56e1f

0000c1c8 <copysign>:
    c1c8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
    c1cc:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
    c1d0:	b430      	push	{r4, r5}
    c1d2:	460d      	mov	r5, r1
    c1d4:	4604      	mov	r4, r0
    c1d6:	ea43 0102 	orr.w	r1, r3, r2
    c1da:	bc30      	pop	{r4, r5}
    c1dc:	4770      	bx	lr
    c1de:	bf00      	nop

0000c1e0 <__aeabi_idiv>:
    c1e0:	2900      	cmp	r1, #0
    c1e2:	f000 813e 	beq.w	c462 <.divsi3_nodiv0+0x27c>

0000c1e6 <.divsi3_nodiv0>:
    c1e6:	ea80 0c01 	eor.w	ip, r0, r1
    c1ea:	bf48      	it	mi
    c1ec:	4249      	negmi	r1, r1
    c1ee:	1e4a      	subs	r2, r1, #1
    c1f0:	f000 811f 	beq.w	c432 <.divsi3_nodiv0+0x24c>
    c1f4:	1c03      	adds	r3, r0, #0
    c1f6:	bf48      	it	mi
    c1f8:	4243      	negmi	r3, r0
    c1fa:	428b      	cmp	r3, r1
    c1fc:	f240 811e 	bls.w	c43c <.divsi3_nodiv0+0x256>
    c200:	4211      	tst	r1, r2
    c202:	f000 8123 	beq.w	c44c <.divsi3_nodiv0+0x266>
    c206:	fab3 f283 	clz	r2, r3
    c20a:	fab1 f081 	clz	r0, r1
    c20e:	eba0 0202 	sub.w	r2, r0, r2
    c212:	f1c2 021f 	rsb	r2, r2, #31
    c216:	a004      	add	r0, pc, #16	; (adr r0, c228 <.divsi3_nodiv0+0x42>)
    c218:	eb00 1202 	add.w	r2, r0, r2, lsl #4
    c21c:	f04f 0000 	mov.w	r0, #0
    c220:	4697      	mov	pc, r2
    c222:	bf00      	nop
    c224:	f3af 8000 	nop.w
    c228:	ebb3 7fc1 	cmp.w	r3, r1, lsl #31
    c22c:	bf00      	nop
    c22e:	eb40 0000 	adc.w	r0, r0, r0
    c232:	bf28      	it	cs
    c234:	eba3 73c1 	subcs.w	r3, r3, r1, lsl #31
    c238:	ebb3 7f81 	cmp.w	r3, r1, lsl #30
    c23c:	bf00      	nop
    c23e:	eb40 0000 	adc.w	r0, r0, r0
    c242:	bf28      	it	cs
    c244:	eba3 7381 	subcs.w	r3, r3, r1, lsl #30
    c248:	ebb3 7f41 	cmp.w	r3, r1, lsl #29
    c24c:	bf00      	nop
    c24e:	eb40 0000 	adc.w	r0, r0, r0
    c252:	bf28      	it	cs
    c254:	eba3 7341 	subcs.w	r3, r3, r1, lsl #29
    c258:	ebb3 7f01 	cmp.w	r3, r1, lsl #28
    c25c:	bf00      	nop
    c25e:	eb40 0000 	adc.w	r0, r0, r0
    c262:	bf28      	it	cs
    c264:	eba3 7301 	subcs.w	r3, r3, r1, lsl #28
    c268:	ebb3 6fc1 	cmp.w	r3, r1, lsl #27
    c26c:	bf00      	nop
    c26e:	eb40 0000 	adc.w	r0, r0, r0
    c272:	bf28      	it	cs
    c274:	eba3 63c1 	subcs.w	r3, r3, r1, lsl #27
    c278:	ebb3 6f81 	cmp.w	r3, r1, lsl #26
    c27c:	bf00      	nop
    c27e:	eb40 0000 	adc.w	r0, r0, r0
    c282:	bf28      	it	cs
    c284:	eba3 6381 	subcs.w	r3, r3, r1, lsl #26
    c288:	ebb3 6f41 	cmp.w	r3, r1, lsl #25
    c28c:	bf00      	nop
    c28e:	eb40 0000 	adc.w	r0, r0, r0
    c292:	bf28      	it	cs
    c294:	eba3 6341 	subcs.w	r3, r3, r1, lsl #25
    c298:	ebb3 6f01 	cmp.w	r3, r1, lsl #24
    c29c:	bf00      	nop
    c29e:	eb40 0000 	adc.w	r0, r0, r0
    c2a2:	bf28      	it	cs
    c2a4:	eba3 6301 	subcs.w	r3, r3, r1, lsl #24
    c2a8:	ebb3 5fc1 	cmp.w	r3, r1, lsl #23
    c2ac:	bf00      	nop
    c2ae:	eb40 0000 	adc.w	r0, r0, r0
    c2b2:	bf28      	it	cs
    c2b4:	eba3 53c1 	subcs.w	r3, r3, r1, lsl #23
    c2b8:	ebb3 5f81 	cmp.w	r3, r1, lsl #22
    c2bc:	bf00      	nop
    c2be:	eb40 0000 	adc.w	r0, r0, r0
    c2c2:	bf28      	it	cs
    c2c4:	eba3 5381 	subcs.w	r3, r3, r1, lsl #22
    c2c8:	ebb3 5f41 	cmp.w	r3, r1, lsl #21
    c2cc:	bf00      	nop
    c2ce:	eb40 0000 	adc.w	r0, r0, r0
    c2d2:	bf28      	it	cs
    c2d4:	eba3 5341 	subcs.w	r3, r3, r1, lsl #21
    c2d8:	ebb3 5f01 	cmp.w	r3, r1, lsl #20
    c2dc:	bf00      	nop
    c2de:	eb40 0000 	adc.w	r0, r0, r0
    c2e2:	bf28      	it	cs
    c2e4:	eba3 5301 	subcs.w	r3, r3, r1, lsl #20
    c2e8:	ebb3 4fc1 	cmp.w	r3, r1, lsl #19
    c2ec:	bf00      	nop
    c2ee:	eb40 0000 	adc.w	r0, r0, r0
    c2f2:	bf28      	it	cs
    c2f4:	eba3 43c1 	subcs.w	r3, r3, r1, lsl #19
    c2f8:	ebb3 4f81 	cmp.w	r3, r1, lsl #18
    c2fc:	bf00      	nop
    c2fe:	eb40 0000 	adc.w	r0, r0, r0
    c302:	bf28      	it	cs
    c304:	eba3 4381 	subcs.w	r3, r3, r1, lsl #18
    c308:	ebb3 4f41 	cmp.w	r3, r1, lsl #17
    c30c:	bf00      	nop
    c30e:	eb40 0000 	adc.w	r0, r0, r0
    c312:	bf28      	it	cs
    c314:	eba3 4341 	subcs.w	r3, r3, r1, lsl #17
    c318:	ebb3 4f01 	cmp.w	r3, r1, lsl #16
    c31c:	bf00      	nop
    c31e:	eb40 0000 	adc.w	r0, r0, r0
    c322:	bf28      	it	cs
    c324:	eba3 4301 	subcs.w	r3, r3, r1, lsl #16
    c328:	ebb3 3fc1 	cmp.w	r3, r1, lsl #15
    c32c:	bf00      	nop
    c32e:	eb40 0000 	adc.w	r0, r0, r0
    c332:	bf28      	it	cs
    c334:	eba3 33c1 	subcs.w	r3, r3, r1, lsl #15
    c338:	ebb3 3f81 	cmp.w	r3, r1, lsl #14
    c33c:	bf00      	nop
    c33e:	eb40 0000 	adc.w	r0, r0, r0
    c342:	bf28      	it	cs
    c344:	eba3 3381 	subcs.w	r3, r3, r1, lsl #14
    c348:	ebb3 3f41 	cmp.w	r3, r1, lsl #13
    c34c:	bf00      	nop
    c34e:	eb40 0000 	adc.w	r0, r0, r0
    c352:	bf28      	it	cs
    c354:	eba3 3341 	subcs.w	r3, r3, r1, lsl #13
    c358:	ebb3 3f01 	cmp.w	r3, r1, lsl #12
    c35c:	bf00      	nop
    c35e:	eb40 0000 	adc.w	r0, r0, r0
    c362:	bf28      	it	cs
    c364:	eba3 3301 	subcs.w	r3, r3, r1, lsl #12
    c368:	ebb3 2fc1 	cmp.w	r3, r1, lsl #11
    c36c:	bf00      	nop
    c36e:	eb40 0000 	adc.w	r0, r0, r0
    c372:	bf28      	it	cs
    c374:	eba3 23c1 	subcs.w	r3, r3, r1, lsl #11
    c378:	ebb3 2f81 	cmp.w	r3, r1, lsl #10
    c37c:	bf00      	nop
    c37e:	eb40 0000 	adc.w	r0, r0, r0
    c382:	bf28      	it	cs
    c384:	eba3 2381 	subcs.w	r3, r3, r1, lsl #10
    c388:	ebb3 2f41 	cmp.w	r3, r1, lsl #9
    c38c:	bf00      	nop
    c38e:	eb40 0000 	adc.w	r0, r0, r0
    c392:	bf28      	it	cs
    c394:	eba3 2341 	subcs.w	r3, r3, r1, lsl #9
    c398:	ebb3 2f01 	cmp.w	r3, r1, lsl #8
    c39c:	bf00      	nop
    c39e:	eb40 0000 	adc.w	r0, r0, r0
    c3a2:	bf28      	it	cs
    c3a4:	eba3 2301 	subcs.w	r3, r3, r1, lsl #8
    c3a8:	ebb3 1fc1 	cmp.w	r3, r1, lsl #7
    c3ac:	bf00      	nop
    c3ae:	eb40 0000 	adc.w	r0, r0, r0
    c3b2:	bf28      	it	cs
    c3b4:	eba3 13c1 	subcs.w	r3, r3, r1, lsl #7
    c3b8:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
    c3bc:	bf00      	nop
    c3be:	eb40 0000 	adc.w	r0, r0, r0
    c3c2:	bf28      	it	cs
    c3c4:	eba3 1381 	subcs.w	r3, r3, r1, lsl #6
    c3c8:	ebb3 1f41 	cmp.w	r3, r1, lsl #5
    c3cc:	bf00      	nop
    c3ce:	eb40 0000 	adc.w	r0, r0, r0
    c3d2:	bf28      	it	cs
    c3d4:	eba3 1341 	subcs.w	r3, r3, r1, lsl #5
    c3d8:	ebb3 1f01 	cmp.w	r3, r1, lsl #4
    c3dc:	bf00      	nop
    c3de:	eb40 0000 	adc.w	r0, r0, r0
    c3e2:	bf28      	it	cs
    c3e4:	eba3 1301 	subcs.w	r3, r3, r1, lsl #4
    c3e8:	ebb3 0fc1 	cmp.w	r3, r1, lsl #3
    c3ec:	bf00      	nop
    c3ee:	eb40 0000 	adc.w	r0, r0, r0
    c3f2:	bf28      	it	cs
    c3f4:	eba3 03c1 	subcs.w	r3, r3, r1, lsl #3
    c3f8:	ebb3 0f81 	cmp.w	r3, r1, lsl #2
    c3fc:	bf00      	nop
    c3fe:	eb40 0000 	adc.w	r0, r0, r0
    c402:	bf28      	it	cs
    c404:	eba3 0381 	subcs.w	r3, r3, r1, lsl #2
    c408:	ebb3 0f41 	cmp.w	r3, r1, lsl #1
    c40c:	bf00      	nop
    c40e:	eb40 0000 	adc.w	r0, r0, r0
    c412:	bf28      	it	cs
    c414:	eba3 0341 	subcs.w	r3, r3, r1, lsl #1
    c418:	ebb3 0f01 	cmp.w	r3, r1
    c41c:	bf00      	nop
    c41e:	eb40 0000 	adc.w	r0, r0, r0
    c422:	bf28      	it	cs
    c424:	eba3 0301 	subcs.w	r3, r3, r1
    c428:	f1bc 0f00 	cmp.w	ip, #0
    c42c:	bf48      	it	mi
    c42e:	4240      	negmi	r0, r0
    c430:	4770      	bx	lr
    c432:	ea9c 0f00 	teq	ip, r0
    c436:	bf48      	it	mi
    c438:	4240      	negmi	r0, r0
    c43a:	4770      	bx	lr
    c43c:	bf38      	it	cc
    c43e:	2000      	movcc	r0, #0
    c440:	bf04      	itt	eq
    c442:	ea4f 70ec 	moveq.w	r0, ip, asr #31
    c446:	f040 0001 	orreq.w	r0, r0, #1
    c44a:	4770      	bx	lr
    c44c:	fab1 f281 	clz	r2, r1
    c450:	f1c2 021f 	rsb	r2, r2, #31
    c454:	f1bc 0f00 	cmp.w	ip, #0
    c458:	fa23 f002 	lsr.w	r0, r3, r2
    c45c:	bf48      	it	mi
    c45e:	4240      	negmi	r0, r0
    c460:	4770      	bx	lr
    c462:	2800      	cmp	r0, #0
    c464:	bfc8      	it	gt
    c466:	f06f 4000 	mvngt.w	r0, #2147483648	; 0x80000000
    c46a:	bfb8      	it	lt
    c46c:	f04f 4000 	movlt.w	r0, #2147483648	; 0x80000000
    c470:	f7fe b9f6 	b.w	a860 <__aeabi_idiv0>

0000c474 <__aeabi_idivmod>:
    c474:	2900      	cmp	r1, #0
    c476:	d0f4      	beq.n	c462 <.divsi3_nodiv0+0x27c>
    c478:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
    c47c:	f7ff feb3 	bl	c1e6 <.divsi3_nodiv0>
    c480:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
    c484:	fb02 f300 	mul.w	r3, r2, r0
    c488:	eba1 0103 	sub.w	r1, r1, r3
    c48c:	4770      	bx	lr
    c48e:	bf00      	nop
    c490:	65657247 	.word	0x65657247
    c494:	6853206e 	.word	0x6853206e
    c498:	006c6c65 	.word	0x006c6c65
    c49c:	6873754d 	.word	0x6873754d
    c4a0:	6d6f6f72 	.word	0x6d6f6f72
    c4a4:	00000000 	.word	0x00000000
    c4a8:	6867694c 	.word	0x6867694c
    c4ac:	6e696e74 	.word	0x6e696e74
    c4b0:	00000067 	.word	0x00000067
    c4b4:	6b636950 	.word	0x6b636950
    c4b8:	75206465 	.word	0x75206465
    c4bc:	73252070 	.word	0x73252070
    c4c0:	00000000 	.word	0x00000000
    c4c4:	6c666552 	.word	0x6c666552
    c4c8:	69746365 	.word	0x69746365
    c4cc:	73206576 	.word	0x73206576
    c4d0:	6f736e65 	.word	0x6f736e65
    c4d4:	65732072 	.word	0x65732072
    c4d8:	73207365 	.word	0x73207365
    c4dc:	74656d6f 	.word	0x74656d6f
    c4e0:	676e6968 	.word	0x676e6968
    c4e4:	00000d0a 	.word	0x00000d0a
    c4e8:	00594548 	.word	0x00594548
    c4ec:	25207325 	.word	0x25207325
    c4f0:	00000073 	.word	0x00000073
    c4f4:	6c6c6548 	.word	0x6c6c6548
    c4f8:	0000006f 	.word	0x0000006f
    c4fc:	6c726f57 	.word	0x6c726f57
    c500:	00000064 	.word	0x00000064
    c504:	65726944 	.word	0x65726944
    c508:	6f697463 	.word	0x6f697463
    c50c:	6425206e 	.word	0x6425206e
    c510:	00000d0a 	.word	0x00000d0a
    c514:	70616548 	.word	0x70616548
    c518:	646e6120 	.word	0x646e6120
    c51c:	61747320 	.word	0x61747320
    c520:	63206b63 	.word	0x63206b63
    c524:	696c6c6f 	.word	0x696c6c6f
    c528:	6e6f6973 	.word	0x6e6f6973
    c52c:	0000000a 	.word	0x0000000a

0000c530 <src_dest_to_ctrl_reg_lut>:
    c530:	00000001 00800003 01000001 01800003     ................
    c540:	02000001 02800003 03000001 03800003     ................
    c550:	04000001 04000003 04800001 04800003     ................
    c560:	05000003 05800001                       ........

0000c568 <g_pdma_status_mask>:
    c568:	000c0003 00c00030 0c000300 c0003000     ....0........0..

0000c578 <g_config_reg_lut>:
    c578:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
    c588:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
    c598:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
    c5a8:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
    c5b8:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
    c5c8:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
    c5d8:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
    c5e8:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

0000c5f8 <g_gpio_irqn_lut>:
    c5f8:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
    c608:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
    c618:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
    c628:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

0000c638 <dac_ctrl_reg_lut>:
    c638:	40020060 400200a0 400200e0              `..@...@...@

0000c644 <dac_enable_masks_lut>:
    c644:	00000010 00000020 00000040              .... ...@...

0000c650 <dac_byte01_reg_lut>:
    c650:	40020500 40020504 40020508              ...@...@...@

0000c65c <dac_byte2_reg_lut>:
    c65c:	4002006c 400200ac 400200ec              l..@...@...@

0000c668 <p_mtd_data>:
    c668:	60080010                                ...`

0000c66c <C.18.3510>:
    c66c:	00040200 642f2e2e 65766972 432f7372     ....../drivers/C
    c67c:	5565726f 61545241 632f6270 5f65726f     oreUARTapb/core_
    c68c:	74726175 6270615f 0000632e              uart_apb.c..

0000c698 <C.18.2576>:
    c698:	00000001 00000002 00000004 00000001     ................

0000c6a8 <g_ace_channel_0_name>:
    c6a8:	41455053 5f52454b 00434144              SPEAKER_DAC.

0000c6b4 <channel_type_lut>:
    c6b4:	01000000 01000002 00000002 00ffff00     ................
    c6c4:	01000000 01000002 00000002 00ffff00     ................
    c6d4:	01000000 ffffff02 000000ff 00ffff00     ................

0000c6e4 <channel_quad_lut>:
    c6e4:	000000ff 01010100 ffffff01 ffffffff     ................
    c6f4:	020202ff 03030302 ffffff03 ffffffff     ................
    c704:	040404ff ffffff04 ffffffff ffffffff     ................

0000c714 <_global_impure_ptr>:
    c714:	20000068 00000043 0000000a              h.. C.......

0000c720 <blanks.3595>:
    c720:	20202020 20202020 20202020 20202020                     

0000c730 <zeroes.3596>:
    c730:	30303030 30303030 30303030 30303030     0000000000000000
    c740:	33323130 37363534 42413938 46454443     0123456789ABCDEF
    c750:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
    c760:	006e616e 33323130 37363534 62613938     nan.0123456789ab
    c770:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
    c780:	00000030                                0...

0000c784 <blanks.3577>:
    c784:	20202020 20202020 20202020 20202020                     

0000c794 <zeroes.3578>:
    c794:	30303030 30303030 30303030 30303030     0000000000000000
    c7a4:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

0000c7b4 <__sf_fake_stdin>:
	...

0000c7d4 <__sf_fake_stdout>:
	...

0000c7f4 <__sf_fake_stderr>:
	...

0000c814 <charset>:
    c814:	0000c84c                                L...

0000c818 <lconv>:
    c818:	0000c848 0000c750 0000c750 0000c750     H...P...P...P...
    c828:	0000c750 0000c750 0000c750 0000c750     P...P...P...P...
    c838:	0000c750 0000c750 ffffffff ffffffff     P...P...........
    c848:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..

0000c858 <__mprec_tens>:
    c858:	00000000 3ff00000 00000000 40240000     .......?......$@
    c868:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    c878:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    c888:	00000000 412e8480 00000000 416312d0     .......A......cA
    c898:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    c8a8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    c8b8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    c8c8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    c8d8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    c8e8:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    c8f8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    c908:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    c918:	79d99db4 44ea7843                       ...yCx.D

0000c920 <p05.2463>:
    c920:	00000005 00000019 0000007d 00000000     ........}.......

0000c930 <__mprec_bigtens>:
    c930:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    c940:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    c950:	7f73bf3c 75154fdd                       <.s..O.u

0000c958 <__mprec_tinytens>:
    c958:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
    c968:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
    c978:	64ac6f43 0ac80628                       Co.d(...

0000c980 <npio2_hw>:
    c980:	3ff921fb 400921fb 4012d97c 401921fb     .!.?.!.@|..@.!.@
    c990:	401f6a7a 4022d97c 4025fdbb 402921fb     zj.@|."@..%@.!)@
    c9a0:	402c463a 402f6a7a 4031475c 4032d97c     :F,@zj/@\G1@|.2@
    c9b0:	40346b9c 4035fdbb 40378fdb 403921fb     .k4@..5@..7@.!9@
    c9c0:	403ab41b 403c463a 403dd85a 403f6a7a     ..:@:F<@Z.=@zj?@
    c9d0:	40407e4c 4041475c 4042106c 4042d97c     L~@@\GA@l.B@|.B@
    c9e0:	4043a28c 40446b9c 404534ac 4045fdbb     ..C@.kD@.4E@..E@
    c9f0:	4046c6cb 40478fdb 404858eb 404921fb     ..F@..G@.XH@.!I@

0000ca00 <two_over_pi>:
    ca00:	00a2f983 006e4e44 001529fc 002757d1     ....DNn..)...W'.
    ca10:	00f534dd 00c0db62 0095993c 00439041     .4..b...<...A.C.
    ca20:	00fe5163 00abdebb 00c561b7 00246e3a     cQ.......a..:n$.
    ca30:	00424dd2 00e00649 002eea09 00d1921c     .MB.I...........
    ca40:	00fe1deb 001cb129 00a73ee8 008235f5     ....)....>...5..
    ca50:	002ebb44 0084e99c 007026b4 005f7e41     D........&p.A~_.
    ca60:	003991d6 00398353 0039f49c 00845f8b     ..9.S.9...9.._..
    ca70:	00bdf928 003b1ff8 0097ffde 0005980f     (.....;.........
    ca80:	00ef2f11 008b5a0a 006d1f6d 00367ecf     ./...Z..m.m..~6.
    ca90:	0027cb09 00b74f46 003f669e 005fea2d     ..'.FO...f?.-._.
    caa0:	007527ba 00c7ebe5 00f17b3d 000739f7     .'u.....={...9..
    cab0:	008a5292 00ea6bfb 005fb11f 008d5d08     .R...k...._..]..
    cac0:	00560330 0046fc7b 006babf0 00cfbc20     0.V.{.F...k. ...
    cad0:	009af436 001da9e3 0091615e 00e61b08     6.......^a......
    cae0:	00659985 005f14a0 0068408d 00ffd880     ..e..._..@h.....
    caf0:	004d7327 00310606 001556ca 0073a8c9     'sM...1..V....s.
    cb00:	0060e27b 00c08c6b                       {.`.k...

0000cb08 <init_jk>:
    cb08:	00000002 00000003 00000004 00000006     ................

0000cb18 <PIo2>:
    cb18:	40000000 3ff921fb 00000000 3e74442d     ...@.!.?....-Dt>
    cb28:	80000000 3cf84698 60000000 3b78cc51     .....F.<...`Q.x;
    cb38:	80000000 39f01b83 40000000 387a2520     .......9...@ %z8
    cb48:	80000000 36e38222 00000000 3569f31d     ...."..6......i5

0000cb58 <_init>:
    cb58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    cb5a:	bf00      	nop
    cb5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    cb5e:	bc08      	pop	{r3}
    cb60:	469e      	mov	lr, r3
    cb62:	4770      	bx	lr

0000cb64 <_fini>:
    cb64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    cb66:	bf00      	nop
    cb68:	bcf8      	pop	{r3, r4, r5, r6, r7}
    cb6a:	bc08      	pop	{r3}
    cb6c:	469e      	mov	lr, r3
    cb6e:	4770      	bx	lr

0000cb70 <__frame_dummy_init_array_entry>:
    cb70:	0485 0000                                   ....

0000cb74 <__do_global_dtors_aux_fini_array_entry>:
    cb74:	0471 0000                                   q...
