
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036970                       # Number of seconds simulated
sim_ticks                                 36970307604                       # Number of ticks simulated
final_tick                               563936670789                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 267265                       # Simulator instruction rate (inst/s)
host_op_rate                                   337000                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2985559                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908628                       # Number of bytes of host memory used
host_seconds                                 12383.04                       # Real time elapsed on the host
sim_insts                                  3309556799                       # Number of instructions simulated
sim_ops                                    4173086977                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2388992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       540160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       527104                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3462144                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5888                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1201280                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1201280                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18664                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4220                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4118                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 27048                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9385                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9385                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        48471                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     64619208                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        58858                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14610644                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        51934                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     14257496                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                93646611                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        48471                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        58858                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        51934                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             159263                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          32493103                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               32493103                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          32493103                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        48471                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     64619208                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        58858                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14610644                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        51934                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     14257496                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              126139713                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                88657813                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31085431                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25261273                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2118915                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12996423                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12133953                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3279449                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89852                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31191674                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172415616                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31085431                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15413402                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37916036                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11389897                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7183383                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15275634                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       910013                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85514493                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.490681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.299266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47598457     55.66%     55.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3332114      3.90%     59.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2689656      3.15%     62.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6547158      7.66%     70.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1769133      2.07%     72.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2278448      2.66%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1651749      1.93%     77.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          925106      1.08%     78.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18722672     21.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85514493                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.350623                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.944731                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32630229                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6992732                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36462869                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       247321                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9181340                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5312262                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42397                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206128404                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        81324                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9181340                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35018810                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1465163                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1998493                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34264970                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3585715                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198867791                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        33032                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1485463                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1114195                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1276                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278424998                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928412832                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928412832                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107729449                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41153                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23277                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9827810                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18534894                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9452383                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       148622                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2978536                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188071077                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39604                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149422457                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       292239                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64952919                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198328061                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6536                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85514493                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.747335                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.886097                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30136378     35.24%     35.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18298566     21.40%     56.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11920041     13.94%     70.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8852753     10.35%     80.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7626846      8.92%     89.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3942871      4.61%     94.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3379685      3.95%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633123      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       724230      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85514493                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         873736     71.12%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             7      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177452     14.44%     85.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177336     14.43%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124494798     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2127326      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14830507      9.93%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7953292      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149422457                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.685384                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1228531                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008222                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385880176                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253064231                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145618779                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150650988                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       561979                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7300926                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2830                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          631                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2426607                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9181340                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         592783                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        81745                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188110681                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       409953                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18534894                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9452383                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23070                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73396                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          631                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1267571                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1191231                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2458802                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147047068                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13917736                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2375388                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21660348                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20745298                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7742612                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.658591                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145715439                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145618779                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94902285                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267923594                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.642481                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354214                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65302187                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2124042                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76333153                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.608861                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.135783                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30110090     39.45%     39.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20955137     27.45%     66.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8527626     11.17%     78.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4795006      6.28%     84.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3915220      5.13%     89.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1588719      2.08%     91.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1886342      2.47%     94.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       948603      1.24%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3606410      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76333153                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3606410                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260838365                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385410494                       # The number of ROB writes
system.switch_cpus0.timesIdled                  45543                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3143320                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.886578                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.886578                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.127932                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.127932                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661526679                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201248515                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190219381                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                88657813                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        33231066                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27130671                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2217228                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     14137017                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        13103106                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3442535                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        97487                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34406210                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             180514646                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           33231066                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16545641                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             39156318                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11562295                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5473654                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16761692                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       872152                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     88362942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.525730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.334829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49206624     55.69%     55.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3225771      3.65%     59.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4828610      5.46%     64.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3334504      3.77%     68.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2332066      2.64%     71.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2274628      2.57%     73.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1381773      1.56%     75.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2929376      3.32%     78.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18849590     21.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     88362942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.374824                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.036083                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35374947                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5714640                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37400722                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       546187                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9326445                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5584302                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          332                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     216247011                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9326445                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37370740                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         515225                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2338207                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35910655                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2901666                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     209798277                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1211958                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       986683                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    294310765                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    976616677                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    976616677                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    181245945                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       113064794                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37842                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18068                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8611699                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19244219                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9839189                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       116817                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3140858                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         195511629                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36074                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        156197126                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       309975                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     65118794                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    199345077                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     88362942                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.767677                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.915392                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     31792878     35.98%     35.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17552775     19.86%     55.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12842642     14.53%     70.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8461160      9.58%     79.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8475821      9.59%     89.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4091933      4.63%     94.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3635798      4.11%     98.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       681630      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       828305      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     88362942                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         851651     71.18%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        168764     14.11%     85.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       175987     14.71%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    130659056     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1973212      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18005      0.01%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15357142      9.83%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8189711      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     156197126                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.761798                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1196402                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007660                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    402263571                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    260666912                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    151893559                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     157393528                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       490049                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7466840                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6460                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          417                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2349705                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9326445                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         266112                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        51099                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    195547707                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       748993                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19244219                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9839189                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18068                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         43383                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          417                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1350690                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1206219                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2556909                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    153348618                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14354784                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2848508                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22354013                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21796257                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7999229                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.729668                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             151958919                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            151893559                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         98434843                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        279653861                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.713256                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351988                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105381818                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129898327                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     65649626                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36012                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2235014                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     79036497                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.643523                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.173002                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     30423163     38.49%     38.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22543043     28.52%     67.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8514576     10.77%     77.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4771918      6.04%     83.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4047311      5.12%     88.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1808879      2.29%     91.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1731800      2.19%     93.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1180517      1.49%     94.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4015290      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     79036497                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105381818                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129898327                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19266863                       # Number of memory references committed
system.switch_cpus1.commit.loads             11777379                       # Number of loads committed
system.switch_cpus1.commit.membars              18006                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18846864                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116941990                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2686718                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4015290                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           270569160                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          400428378                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17789                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 294871                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105381818                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129898327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105381818                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841301                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841301                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.188635                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.188635                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       688735090                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      211304379                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      198719951                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36012                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                88657813                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32647977                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26615147                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2179307                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13847130                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12766547                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3522597                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96802                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     32670577                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             179338009                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32647977                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16289144                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             39844319                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11580771                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5358495                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         16128919                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1057638                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     87247962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.547216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.294966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47403643     54.33%     54.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2637701      3.02%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4930207      5.65%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4907270      5.62%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3048810      3.49%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2427062      2.78%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1516378      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1424454      1.63%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18952437     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     87247962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.368247                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.022811                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34063506                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5297878                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         38277762                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       234485                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9374327                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5525513                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     215174124                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1384                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9374327                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36535685                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1036088                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       876571                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35992820                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3432467                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     207487109                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           43                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1428467                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1049629                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    291339246                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    968009817                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    968009817                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    180277779                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       111061447                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36962                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17752                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9542130                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19191380                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9806398                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       122933                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3395463                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         195630378                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35504                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        155872606                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       306546                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     66104198                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    202219057                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     87247962                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.786547                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.897322                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29703478     34.04%     34.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     19019522     21.80%     55.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12582507     14.42%     70.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8235810      9.44%     79.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8680999      9.95%     89.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4191602      4.80%     94.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3310422      3.79%     98.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       752874      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       770748      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     87247962                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         971189     72.53%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        184351     13.77%     86.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       183528     13.71%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    130376834     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2093954      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17752      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15083469      9.68%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8300597      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     155872606                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.758137                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1339068                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008591                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    400638784                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    261770435                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    152302231                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     157211674                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       484579                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7438761                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2128                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          355                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2361100                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9374327                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         529222                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        92931                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    195665882                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       389951                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19191380                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9806398                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17752                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72843                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          355                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1364854                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1209007                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2573861                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    153809228                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14391985                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2063374                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22495975                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21809807                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8103990                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.734864                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             152349842                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            152302231                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         97073072                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        278598517                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.717866                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348434                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104993683                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    129278590                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     66387797                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35504                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2205691                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77873635                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.660107                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.150792                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29357399     37.70%     37.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21900355     28.12%     65.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9101134     11.69%     77.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4537734      5.83%     83.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4526859      5.81%     89.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1831647      2.35%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1833547      2.35%     93.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       983868      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3801092      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77873635                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104993683                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     129278590                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19197914                       # Number of memory references committed
system.switch_cpus2.commit.loads             11752616                       # Number of loads committed
system.switch_cpus2.commit.membars              17752                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18660086                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        116470142                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2666469                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3801092                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           269738930                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          400713136                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32860                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1409851                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104993683                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            129278590                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104993683                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.844411                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.844411                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.184258                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.184258                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       690934502                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      211566255                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      197663368                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35504                       # number of misc regfile writes
system.l20.replacements                         18679                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          727302                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28919                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.149625                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          245.437678                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.321380                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3656.956034                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6328.284908                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023969                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000910                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.357125                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.617997                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        53910                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  53910                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19886                       # number of Writeback hits
system.l20.Writeback_hits::total                19886                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        53910                       # number of demand (read+write) hits
system.l20.demand_hits::total                   53910                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        53910                       # number of overall hits
system.l20.overall_hits::total                  53910                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18664                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18678                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18664                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18678                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18664                       # number of overall misses
system.l20.overall_misses::total                18678                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1432717                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2504715857                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2506148574                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1432717                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2504715857                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2506148574                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1432717                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2504715857                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2506148574                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72574                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72588                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19886                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19886                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72574                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72588                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72574                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72588                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.257172                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.257315                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.257172                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.257315                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.257172                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.257315                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 102336.928571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 134200.378108                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 134176.495021                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 102336.928571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 134200.378108                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 134176.495021                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 102336.928571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 134200.378108                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 134176.495021                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3526                       # number of writebacks
system.l20.writebacks::total                     3526                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18664                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18678                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18664                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18678                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18664                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18678                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1302097                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2328902033                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2330204130                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1302097                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2328902033                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2330204130                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1302097                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2328902033                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2330204130                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.257172                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.257315                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.257172                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.257315                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.257172                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.257315                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 93006.928571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 124780.434687                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 124756.619017                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 93006.928571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 124780.434687                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 124756.619017                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 93006.928571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 124780.434687                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 124756.619017                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4237                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          317945                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14477                       # Sample count of references to valid blocks.
system.l21.avg_refs                         21.962078                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          479.932610                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.634921                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1958.335203                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             2.832772                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7783.264494                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.046868                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001527                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.191244                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000277                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.760084                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        30585                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  30585                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9969                       # number of Writeback hits
system.l21.Writeback_hits::total                 9969                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        30585                       # number of demand (read+write) hits
system.l21.demand_hits::total                   30585                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        30585                       # number of overall hits
system.l21.overall_hits::total                  30585                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4220                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4237                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4220                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4237                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4220                       # number of overall misses
system.l21.overall_misses::total                 4237                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2324999                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    534012877                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      536337876                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2324999                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    534012877                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       536337876                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2324999                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    534012877                       # number of overall miss cycles
system.l21.overall_miss_latency::total      536337876                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           17                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        34805                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              34822                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9969                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9969                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           17                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        34805                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               34822                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           17                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        34805                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              34822                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.121247                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.121676                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.121247                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.121676                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.121247                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.121676                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 136764.647059                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 126543.335782                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 126584.346472                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 136764.647059                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 126543.335782                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 126584.346472                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 136764.647059                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 126543.335782                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 126584.346472                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2738                       # number of writebacks
system.l21.writebacks::total                     2738                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4220                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4237                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4220                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4237                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4220                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4237                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2165381                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    494262386                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    496427767                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2165381                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    494262386                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    496427767                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2165381                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    494262386                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    496427767                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.121247                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.121676                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.121247                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.121676                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.121247                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.121676                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 127375.352941                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 117123.788152                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 117164.920227                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 127375.352941                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 117123.788152                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 117164.920227                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 127375.352941                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 117123.788152                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 117164.920227                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4133                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          395156                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16421                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.064064                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          492.114174                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.342590                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1991.073513                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9790.469724                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.040048                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001167                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.162034                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.796750                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        36626                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  36626                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11035                       # number of Writeback hits
system.l22.Writeback_hits::total                11035                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        36626                       # number of demand (read+write) hits
system.l22.demand_hits::total                   36626                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        36626                       # number of overall hits
system.l22.overall_hits::total                  36626                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4118                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4133                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4118                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4133                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4118                       # number of overall misses
system.l22.overall_misses::total                 4133                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1656894                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    531251542                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      532908436                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1656894                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    531251542                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       532908436                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1656894                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    531251542                       # number of overall miss cycles
system.l22.overall_miss_latency::total      532908436                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40744                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40759                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11035                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11035                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40744                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40759                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40744                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40759                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.101070                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.101401                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.101070                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.101401                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.101070                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.101401                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 110459.600000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 129007.173871                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 128939.858698                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 110459.600000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 129007.173871                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 128939.858698                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 110459.600000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 129007.173871                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 128939.858698                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3121                       # number of writebacks
system.l22.writebacks::total                     3121                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4118                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4133                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4118                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4133                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4118                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4133                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1515742                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    492466910                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    493982652                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1515742                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    492466910                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    493982652                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1515742                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    492466910                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    493982652                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.101070                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.101401                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.101070                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.101401                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.101070                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.101401                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 101049.466667                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 119588.856241                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 119521.570772                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 101049.466667                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 119588.856241                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 119521.570772                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 101049.466667                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 119588.856241                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 119521.570772                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995429                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015283234                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042823.408451                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995429                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796467                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15275617                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15275617                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15275617                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15275617                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15275617                       # number of overall hits
system.cpu0.icache.overall_hits::total       15275617                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1736363                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1736363                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1736363                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1736363                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1736363                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1736363                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15275634                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15275634                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15275634                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15275634                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15275634                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15275634                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       102139                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       102139                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       102139                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       102139                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       102139                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       102139                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1471387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1471387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1471387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1471387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1471387                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1471387                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 105099.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 105099.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 105099.071429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 105099.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 105099.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 105099.071429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72574                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180561804                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72830                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2479.222903                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.515633                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.484367                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900452                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099548                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10569374                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10569374                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22707                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22707                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17562079                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17562079                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17562079                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17562079                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       156563                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       156563                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       156563                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        156563                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       156563                       # number of overall misses
system.cpu0.dcache.overall_misses::total       156563                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8786604178                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8786604178                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8786604178                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8786604178                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8786604178                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8786604178                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10725937                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10725937                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17718642                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17718642                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17718642                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17718642                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014597                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014597                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008836                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008836                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008836                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008836                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 56121.843462                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56121.843462                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 56121.843462                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56121.843462                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 56121.843462                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56121.843462                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19886                       # number of writebacks
system.cpu0.dcache.writebacks::total            19886                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        83989                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        83989                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        83989                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        83989                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        83989                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        83989                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72574                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72574                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72574                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72574                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72574                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72574                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2932756639                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2932756639                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2932756639                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2932756639                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2932756639                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2932756639                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006766                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006766                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004096                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004096                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004096                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004096                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40410.569061                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40410.569061                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 40410.569061                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40410.569061                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 40410.569061                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40410.569061                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.998918                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018057958                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2198829.282937                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.998918                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025639                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740383                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16761672                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16761672                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16761672                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16761672                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16761672                       # number of overall hits
system.cpu1.icache.overall_hits::total       16761672                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2583143                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2583143                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2583143                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2583143                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2583143                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2583143                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16761692                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16761692                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16761692                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16761692                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16761692                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16761692                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 129157.150000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 129157.150000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 129157.150000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 129157.150000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 129157.150000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 129157.150000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2359018                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2359018                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2359018                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2359018                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2359018                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2359018                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 138765.764706                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 138765.764706                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 138765.764706                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 138765.764706                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 138765.764706                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 138765.764706                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 34805                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164786715                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 35061                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4700.000428                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.132633                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.867367                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902862                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097138                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10927677                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10927677                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7453473                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7453473                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18036                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18036                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18006                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18006                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18381150                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18381150                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18381150                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18381150                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        69974                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        69974                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        69974                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         69974                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        69974                       # number of overall misses
system.cpu1.dcache.overall_misses::total        69974                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2357874264                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2357874264                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2357874264                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2357874264                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2357874264                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2357874264                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10997651                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10997651                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7453473                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7453473                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18006                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18006                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18451124                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18451124                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18451124                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18451124                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006363                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006363                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003792                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003792                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003792                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003792                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33696.433875                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33696.433875                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33696.433875                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33696.433875                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33696.433875                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33696.433875                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9969                       # number of writebacks
system.cpu1.dcache.writebacks::total             9969                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        35169                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        35169                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        35169                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        35169                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        35169                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        35169                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        34805                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34805                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        34805                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        34805                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        34805                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        34805                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    773918540                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    773918540                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    773918540                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    773918540                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    773918540                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    773918540                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003165                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003165                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001886                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001886                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001886                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001886                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22235.843701                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22235.843701                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22235.843701                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22235.843701                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22235.843701                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22235.843701                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.997309                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1014029209                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2185407.778017                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.997309                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024034                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.743585                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16128900                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16128900                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16128900                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16128900                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16128900                       # number of overall hits
system.cpu2.icache.overall_hits::total       16128900                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2355253                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2355253                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2355253                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2355253                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2355253                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2355253                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16128919                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16128919                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16128919                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16128919                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16128919                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16128919                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 123960.684211                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 123960.684211                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 123960.684211                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 123960.684211                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 123960.684211                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 123960.684211                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1676564                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1676564                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1676564                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1676564                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1676564                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1676564                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 111770.933333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 111770.933333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 111770.933333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 111770.933333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 111770.933333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 111770.933333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40744                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169758463                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 41000                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4140.450317                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.818779                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.181221                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905542                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094458                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10984894                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10984894                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7410367                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7410367                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17752                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17752                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17752                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17752                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18395261                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18395261                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18395261                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18395261                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       105330                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       105330                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       105330                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        105330                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       105330                       # number of overall misses
system.cpu2.dcache.overall_misses::total       105330                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4491193987                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4491193987                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4491193987                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4491193987                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4491193987                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4491193987                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11090224                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11090224                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7410367                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7410367                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17752                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17752                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18500591                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18500591                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18500591                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18500591                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009498                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009498                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005693                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005693                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005693                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005693                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 42639.266942                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 42639.266942                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 42639.266942                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 42639.266942                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 42639.266942                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 42639.266942                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11035                       # number of writebacks
system.cpu2.dcache.writebacks::total            11035                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        64586                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        64586                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        64586                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        64586                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        64586                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        64586                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40744                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40744                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40744                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40744                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40744                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40744                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    773098386                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    773098386                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    773098386                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    773098386                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    773098386                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    773098386                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003674                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003674                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002202                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002202                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002202                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002202                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 18974.533330                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18974.533330                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 18974.533330                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18974.533330                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 18974.533330                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18974.533330                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
