

================================================================
== Vitis HLS Report for 'debouncer'
================================================================
* Date:           Mon Dec  8 18:14:10 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        debouncer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.340 ns|     0.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.33>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [debouncer.cpp:8]   --->   Operation 2 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln8 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0" [debouncer.cpp:8]   --->   Operation 3 'specinterface' 'specinterface_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %btn_in"   --->   Operation 4 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %btn_in, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %btn_out"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %btn_out, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%btn_in_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %btn_in" [debouncer.cpp:8]   --->   Operation 8 'read' 'btn_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%state_load = load i2 %state" [debouncer.cpp:31]   --->   Operation 9 'load' 'state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.86ns)   --->   "%switch_ln31 = switch i2 %state_load, void %sw.bb, i2 2, void %if.end11, i2 1, void %sw.bb1" [debouncer.cpp:31]   --->   Operation 10 'switch' 'switch_ln31' <Predicate = true> <Delay = 1.86>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %btn_in_read, void %if.else, void %if.then2" [debouncer.cpp:44]   --->   Operation 11 'br' 'br_ln44' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.70ns)   --->   "%store_ln52 = store i31 0, i31 %counter" [debouncer.cpp:52]   --->   Operation 12 'store' 'store_ln52' <Predicate = (state_load == 1 & !btn_in_read)> <Delay = 1.70>
ST_1 : Operation 13 [1/1] (1.70ns)   --->   "%store_ln53 = store i2 0, i2 %state" [debouncer.cpp:53]   --->   Operation 13 'store' 'store_ln53' <Predicate = (state_load == 1 & !btn_in_read)> <Delay = 1.70>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end8"   --->   Operation 14 'br' 'br_ln0' <Predicate = (state_load == 1 & !btn_in_read)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%counter_load = load i31 %counter" [debouncer.cpp:45]   --->   Operation 15 'load' 'counter_load' <Predicate = (state_load == 1 & btn_in_read)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.52ns)   --->   "%icmp_ln45 = icmp_eq  i31 %counter_load, i31 0" [debouncer.cpp:45]   --->   Operation 16 'icmp' 'icmp_ln45' <Predicate = (state_load == 1 & btn_in_read)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %if.then3, void %if.end4" [debouncer.cpp:45]   --->   Operation 17 'br' 'br_ln45' <Predicate = (state_load == 1 & btn_in_read)> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (2.52ns)   --->   "%add_ln46 = add i31 %counter_load, i31 2147483647" [debouncer.cpp:46]   --->   Operation 18 'add' 'add_ln46' <Predicate = (state_load == 1 & btn_in_read & !icmp_ln45)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.70ns)   --->   "%store_ln46 = store i31 %add_ln46, i31 %counter" [debouncer.cpp:46]   --->   Operation 19 'store' 'store_ln46' <Predicate = (state_load == 1 & btn_in_read & !icmp_ln45)> <Delay = 1.70>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%br_ln47 = br void %if.end4" [debouncer.cpp:47]   --->   Operation 20 'br' 'br_ln47' <Predicate = (state_load == 1 & btn_in_read & !icmp_ln45)> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln48)   --->   "%empty = phi i31 %add_ln46, void %if.then3, i31 %counter_load, void %if.then2" [debouncer.cpp:46]   --->   Operation 21 'phi' 'empty' <Predicate = (state_load == 1 & btn_in_read)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.52ns) (out node of the LUT)   --->   "%icmp_ln48 = icmp_eq  i31 %empty, i31 0" [debouncer.cpp:48]   --->   Operation 22 'icmp' 'icmp_ln48' <Predicate = (state_load == 1 & btn_in_read)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %if.end7, void %if.then6" [debouncer.cpp:48]   --->   Operation 23 'br' 'br_ln48' <Predicate = (state_load == 1 & btn_in_read)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.70ns)   --->   "%store_ln49 = store i2 2, i2 %state" [debouncer.cpp:49]   --->   Operation 24 'store' 'store_ln49' <Predicate = (state_load == 1 & btn_in_read & icmp_ln48)> <Delay = 1.70>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln50 = br void %if.end7" [debouncer.cpp:50]   --->   Operation 25 'br' 'br_ln50' <Predicate = (state_load == 1 & btn_in_read & icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln51 = br void %if.end8" [debouncer.cpp:51]   --->   Operation 26 'br' 'br_ln51' <Predicate = (state_load == 1 & btn_in_read)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln55 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %btn_out, i1 0" [debouncer.cpp:55]   --->   Operation 27 'write' 'write_ln55' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln56 = br void %sw.epilog" [debouncer.cpp:56]   --->   Operation 28 'br' 'br_ln56' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %btn_in_read, void %if.then12, void %if.end13" [debouncer.cpp:64]   --->   Operation 29 'br' 'br_ln64' <Predicate = (state_load == 2)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.70ns)   --->   "%store_ln65 = store i31 0, i31 %counter" [debouncer.cpp:65]   --->   Operation 30 'store' 'store_ln65' <Predicate = (state_load == 2 & !btn_in_read)> <Delay = 1.70>
ST_1 : Operation 31 [1/1] (1.70ns)   --->   "%store_ln66 = store i2 0, i2 %state" [debouncer.cpp:66]   --->   Operation 31 'store' 'store_ln66' <Predicate = (state_load == 2 & !btn_in_read)> <Delay = 1.70>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln67 = br void %if.end13" [debouncer.cpp:67]   --->   Operation 32 'br' 'br_ln67' <Predicate = (state_load == 2 & !btn_in_read)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%write_ln68 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %btn_out, i1 1" [debouncer.cpp:68]   --->   Operation 33 'write' 'write_ln68' <Predicate = (state_load == 2)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln69 = br void %sw.epilog" [debouncer.cpp:69]   --->   Operation 34 'br' 'br_ln69' <Predicate = (state_load == 2)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %btn_in_read, void %if.end, void %if.then" [debouncer.cpp:34]   --->   Operation 35 'br' 'br_ln34' <Predicate = (state_load != 2 & state_load != 1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.70ns)   --->   "%store_ln35 = store i31 9999999, i31 %counter" [debouncer.cpp:35]   --->   Operation 36 'store' 'store_ln35' <Predicate = (state_load != 2 & state_load != 1 & btn_in_read)> <Delay = 1.70>
ST_1 : Operation 37 [1/1] (1.70ns)   --->   "%store_ln36 = store i2 1, i2 %state" [debouncer.cpp:36]   --->   Operation 37 'store' 'store_ln36' <Predicate = (state_load != 2 & state_load != 1 & btn_in_read)> <Delay = 1.70>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln38 = br void %if.end" [debouncer.cpp:38]   --->   Operation 38 'br' 'br_ln38' <Predicate = (state_load != 2 & state_load != 1 & btn_in_read)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %btn_out, i1 0" [debouncer.cpp:39]   --->   Operation 39 'write' 'write_ln39' <Predicate = (state_load != 2 & state_load != 1)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln40 = br void %sw.epilog" [debouncer.cpp:40]   --->   Operation 40 'br' 'br_ln40' <Predicate = (state_load != 2 & state_load != 1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln72 = ret" [debouncer.cpp:72]   --->   Operation 41 'ret' 'ret_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ btn_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ btn_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ counter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln8 (spectopmodule) [ 00]
specinterface_ln8 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
btn_in_read       (read         ) [ 01]
state_load        (load         ) [ 01]
switch_ln31       (switch       ) [ 00]
br_ln44           (br           ) [ 00]
store_ln52        (store        ) [ 00]
store_ln53        (store        ) [ 00]
br_ln0            (br           ) [ 00]
counter_load      (load         ) [ 00]
icmp_ln45         (icmp         ) [ 01]
br_ln45           (br           ) [ 00]
add_ln46          (add          ) [ 00]
store_ln46        (store        ) [ 00]
br_ln47           (br           ) [ 00]
empty             (phi          ) [ 00]
icmp_ln48         (icmp         ) [ 01]
br_ln48           (br           ) [ 00]
store_ln49        (store        ) [ 00]
br_ln50           (br           ) [ 00]
br_ln51           (br           ) [ 00]
write_ln55        (write        ) [ 00]
br_ln56           (br           ) [ 00]
br_ln64           (br           ) [ 00]
store_ln65        (store        ) [ 00]
store_ln66        (store        ) [ 00]
br_ln67           (br           ) [ 00]
write_ln68        (write        ) [ 00]
br_ln69           (br           ) [ 00]
br_ln34           (br           ) [ 00]
store_ln35        (store        ) [ 00]
store_ln36        (store        ) [ 00]
br_ln38           (br           ) [ 00]
write_ln39        (write        ) [ 00]
br_ln40           (br           ) [ 00]
ret_ln72          (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="btn_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="btn_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="btn_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="btn_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="state">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="counter">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="btn_in_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="btn_in_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="1" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln55/1 write_ln68/1 write_ln39/1 "/>
</bind>
</comp>

<comp id="61" class="1005" name="empty_reg_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="31" slack="2147483647"/>
<pin id="63" dir="1" index="1" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="64" class="1004" name="empty_phi_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="31" slack="0"/>
<pin id="66" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="31" slack="0"/>
<pin id="68" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="state_load_load_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="2" slack="0"/>
<pin id="72" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_load/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln52_store_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="31" slack="0"/>
<pin id="77" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln53_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="2" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="counter_load_load_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="31" slack="0"/>
<pin id="88" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_load/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="icmp_ln45_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="31" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="add_ln46_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="31" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln46_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="31" slack="0"/>
<pin id="106" dir="0" index="1" bw="31" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln48_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="31" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln49_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="2" slack="0"/>
<pin id="118" dir="0" index="1" bw="2" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln65_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="31" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln66_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="2" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln35_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="25" slack="0"/>
<pin id="136" dir="0" index="1" bw="31" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln36_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="2" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="26" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="38" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="40" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="60"><net_src comp="42" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="32" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="34" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="95"><net_src comp="86" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="101"><net_src comp="86" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="103"><net_src comp="97" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="108"><net_src comp="97" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="64" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="32" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="44" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: btn_out | {1 }
	Port: state | {1 }
	Port: counter | {1 }
 - Input state : 
	Port: debouncer : btn_in | {1 }
	Port: debouncer : state | {1 }
	Port: debouncer : counter | {1 }
  - Chain level:
	State 1
		switch_ln31 : 1
		icmp_ln45 : 1
		br_ln45 : 2
		add_ln46 : 1
		store_ln46 : 2
		empty : 3
		icmp_ln48 : 4
		br_ln48 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|   icmp   |     icmp_ln45_fu_91    |    0    |    38   |
|          |    icmp_ln48_fu_110    |    0    |    38   |
|----------|------------------------|---------|---------|
|    add   |     add_ln46_fu_97     |    0    |    38   |
|----------|------------------------|---------|---------|
|   read   | btn_in_read_read_fu_46 |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |     grp_write_fu_52    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   114   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|empty_reg_61|   31   |
+------------+--------+
|    Total   |   31   |
+------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  |
|-----------------|------|------|------|--------||---------|
| grp_write_fu_52 |  p2  |   2  |   1  |    2   |
|-----------------|------|------|------|--------||---------|
|      Total      |      |      |      |    2   ||  1.588  |
|-----------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   114  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    -   |
|  Register |    -   |   31   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   31   |   114  |
+-----------+--------+--------+--------+
