# compile verilog/system verilog design source files
verilog xil_defaultlib  "top_test_time_synth.v"
verilog xil_defaultlib  "../../../../../test2.v"
verilog xil_defaultlib  "../../../../../rqwewqe.v"
verilog xil_defaultlib  "../../../../../top_test.v"
verilog xil_defaultlib  "../../../../vga4.srcs/sim_1/new/block.v"

# Do not sort compile order
nosort
