/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire [21:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [40:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~((celloutsig_1_8z | celloutsig_1_17z) & (celloutsig_1_6z | celloutsig_1_2z));
  assign celloutsig_1_19z = ~((celloutsig_1_6z | celloutsig_1_18z) & (celloutsig_1_5z | celloutsig_1_17z));
  assign celloutsig_0_12z = ~((celloutsig_0_7z | celloutsig_0_1z[8]) & (celloutsig_0_8z[5] | celloutsig_0_2z));
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_1z[9]) & (celloutsig_0_0z | celloutsig_0_1z[4]));
  assign celloutsig_1_3z = ~((celloutsig_1_0z | in_data[173]) & (in_data[99] | celloutsig_1_0z));
  assign celloutsig_1_4z = ~((celloutsig_1_3z | celloutsig_1_2z) & (celloutsig_1_2z | celloutsig_1_3z));
  assign celloutsig_1_5z = ~((celloutsig_1_2z | celloutsig_1_2z) & (celloutsig_1_1z[24] | celloutsig_1_2z));
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 11'h000;
    else _00_ <= { celloutsig_0_6z[6:5], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_4z = { celloutsig_0_1z[15:10], celloutsig_0_2z } !== { in_data[16:12], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z } !== celloutsig_0_6z[3:1];
  assign celloutsig_0_14z = celloutsig_0_13z[7:2] !== celloutsig_0_1z[5:0];
  assign celloutsig_0_15z = celloutsig_0_13z[8:3] !== { in_data[20:16], celloutsig_0_0z };
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } !== in_data[137:133];
  assign celloutsig_1_6z = { in_data[138:130], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z } !== in_data[116:97];
  assign celloutsig_0_0z = | in_data[79:76];
  assign celloutsig_0_3z = | { celloutsig_0_1z[16:0], in_data[79:76] };
  assign celloutsig_1_17z = | { celloutsig_1_7z[2:0], celloutsig_1_3z };
  assign celloutsig_0_5z = | { celloutsig_0_1z, in_data[79:76] };
  assign celloutsig_0_10z = | celloutsig_0_9z;
  assign celloutsig_1_0z = | in_data[159:152];
  assign celloutsig_1_8z = | { celloutsig_1_7z[2:1], celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_6z = { in_data[86:81], celloutsig_0_4z } - { celloutsig_0_1z[16:12], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_8z = { celloutsig_0_6z[5:1], celloutsig_0_5z } - { celloutsig_0_1z[19:16], celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_9z = { celloutsig_0_1z[8], celloutsig_0_8z, celloutsig_0_4z } - in_data[69:62];
  assign celloutsig_0_1z = { in_data[33:14], celloutsig_0_0z, celloutsig_0_0z } - { in_data[21:2], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_13z = _00_[10:1] - { celloutsig_0_1z[17:11], celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_16z = celloutsig_0_13z[7:2] - in_data[28:23];
  assign celloutsig_0_17z = { celloutsig_0_13z[9:6], celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_5z } - { celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_1_1z = in_data[173:133] - { in_data[161:122], celloutsig_1_0z };
  assign celloutsig_1_7z = celloutsig_1_1z[13:10] - { celloutsig_1_1z[16:15], celloutsig_1_0z, celloutsig_1_6z };
  assign { out_data[128], out_data[96], out_data[37:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
