// Seed: 2417591327
module module_0;
  uwire id_1 = 1;
  logic id_2;
  ;
  logic id_3 = id_2 && -1 && -1;
  always @(posedge 1 or posedge 1'h0 ==? id_2) begin : LABEL_0
    id_3 <= 1;
  end
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    output wor id_2,
    input tri1 id_3
);
  logic id_5;
  ;
  parameter integer id_6 = 1 === 1;
  module_0 modCall_1 ();
  assign id_1 = id_5;
  assign id_1 = id_0;
endmodule
module module_2 #(
    parameter id_15 = 32'd58,
    parameter id_3  = 32'd85
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire _id_15;
  inout logic [7:0] id_14;
  inout wire id_13;
  input logic [7:0] id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  xor primCall (id_1, id_12, id_13, id_14, id_16, id_17, id_19, id_2, id_4, id_5);
  module_0 modCall_1 ();
  output wire id_6;
  inout wire id_5;
  input logic [7:0] id_4;
  input wire _id_3;
  inout wire id_2;
  output wire id_1;
  wire  id_20;
  wire  id_21;
  logic id_22;
  ;
  wire id_23;
  supply0 id_24 = 1'b0;
  assign id_14[1'b0] = {id_2{id_12[id_15 :-1&&1]}} == id_19;
  wire id_25;
endmodule
