Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_kp_502_15_top glbl -Oenable_linking_all_libraries -prj kp_502_15.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s kp_502_15 -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/KP_502_15/kp_502_15/sol2_2/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/KP_502_15/kp_502_15/sol2_2/sim/verilog/AESL_automem_a_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/KP_502_15/kp_502_15/sol2_2/sim/verilog/AESL_automem_a_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_a_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/KP_502_15/kp_502_15/sol2_2/sim/verilog/AESL_automem_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_b_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/KP_502_15/kp_502_15/sol2_2/sim/verilog/AESL_automem_b_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_b_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/KP_502_15/kp_502_15/sol2_2/sim/verilog/AESL_automem_c_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_c_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/KP_502_15/kp_502_15/sol2_2/sim/verilog/AESL_automem_c_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_c_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/KP_502_15/kp_502_15/sol2_2/sim/verilog/AESL_automem_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_r_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/KP_502_15/kp_502_15/sol2_2/sim/verilog/AESL_automem_r_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_r_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/KP_502_15/kp_502_15/sol2_2/sim/verilog/AESL_automem_x_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_x_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/KP_502_15/kp_502_15/sol2_2/sim/verilog/AESL_automem_x_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_x_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/KP_502_15/kp_502_15/sol2_2/sim/verilog/kp_502_15.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_kp_502_15_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/KP_502_15/kp_502_15/sol2_2/sim/verilog/kp_502_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_15
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/KP_502_15/kp_502_15/sol2_2/sim/verilog/kp_502_15_mul_32s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_15_mul_32s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/KP_502_15/kp_502_15/sol2_2/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.kp_502_15_mul_32s_32s_32_1_1(NUM...
Compiling module xil_defaultlib.kp_502_15
Compiling module xil_defaultlib.AESL_automem_r_0
Compiling module xil_defaultlib.AESL_automem_r_1
Compiling module xil_defaultlib.AESL_automem_a_0
Compiling module xil_defaultlib.AESL_automem_a_1
Compiling module xil_defaultlib.AESL_automem_b_0
Compiling module xil_defaultlib.AESL_automem_b_1
Compiling module xil_defaultlib.AESL_automem_c_0
Compiling module xil_defaultlib.AESL_automem_c_1
Compiling module xil_defaultlib.AESL_automem_x_0
Compiling module xil_defaultlib.AESL_automem_x_1
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_kp_502_15_top
Compiling module work.glbl
Built simulation snapshot kp_502_15
