Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Jan 04 11:45:39 2019
| Host         : LAPTOP-N22FN740 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file CAMERE_TOP_timing_summary_routed.rpt -rpx CAMERE_TOP_timing_summary_routed.rpx
| Design       : CAMERE_TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: CLK_100MHz (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: OV_PCLK (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: dis_inst/DIV_inst/O_CLK_reg/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ov2640_inst/timing_inst/r_sccb_clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2389 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.160        0.000                      0                 1743        0.156        0.000                      0                 1743        3.000        0.000                       0                   233  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
div_inst/inst/CLK_100MHz  {0.000 5.000}        10.000          100.000         
  CLK_10MHz_CLK_DIV       {0.000 50.000}       100.000         10.000          
  CLK_24MHz_CLK_DIV       {0.000 20.833}       41.667          24.000          
  CLK_25MHz_CLK_DIV       {0.000 19.907}       39.815          25.116          
  clkfbout_CLK_DIV        {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
div_inst/inst/CLK_100MHz                                                                                                                                                    3.000        0.000                       0                     1  
  CLK_10MHz_CLK_DIV            42.071        0.000                      0                  125        0.156        0.000                      0                  125       49.500        0.000                       0                    79  
  CLK_24MHz_CLK_DIV                                                                                                                                                        39.511        0.000                       0                     2  
  CLK_25MHz_CLK_DIV            20.160        0.000                      0                 1618        0.213        0.000                      0                 1618       19.407        0.000                       0                   148  
  clkfbout_CLK_DIV                                                                                                                                                         47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  div_inst/inst/CLK_100MHz
  To Clock:  div_inst/inst/CLK_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         div_inst/inst/CLK_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { div_inst/inst/CLK_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  div_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  div_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHz_CLK_DIV
  To Clock:  CLK_10MHz_CLK_DIV

Setup :            0  Failing Endpoints,  Worst Slack       42.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.071ns  (required time - arrival time)
  Source:                 ov2640_inst/timing_inst/r_clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ov2640_inst/timing_inst/CFG_rdata_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHz_CLK_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK_10MHz_CLK_DIV fall@50.000ns - CLK_10MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        7.581ns  (logic 1.433ns (18.902%)  route 6.148ns (81.098%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 51.596 - 50.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     1.809    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.706     1.708    ov2640_inst/timing_inst/CLK
    SLICE_X3Y113         FDCE                                         r  ov2640_inst/timing_inst/r_clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDCE (Prop_fdce_C_Q)         0.456     2.164 f  ov2640_inst/timing_inst/r_clk_cnt_reg[7]/Q
                         net (fo=5, routed)           0.977     3.141    ov2640_inst/timing_inst/r_clk_cnt[7]
    SLICE_X1Y113         LUT4 (Prop_lut4_I0_O)        0.124     3.265 f  ov2640_inst/timing_inst/FSM_sequential_r_now_state[3]_i_6/O
                         net (fo=2, routed)           0.770     4.035    ov2640_inst/timing_inst/FSM_sequential_r_now_state[3]_i_6_n_0
    SLICE_X1Y114         LUT6 (Prop_lut6_I4_O)        0.124     4.159 r  ov2640_inst/timing_inst/FSM_sequential_r_now_state[3]_i_4/O
                         net (fo=27, routed)          1.202     5.361    ov2640_inst/timing_inst/w_transfer_en
    SLICE_X2Y117         LUT6 (Prop_lut6_I2_O)        0.124     5.485 f  ov2640_inst/timing_inst/g0_b0_i_12/O
                         net (fo=2, routed)           0.585     6.070    ov2640_inst/timing_inst/g0_b0_i_12_n_0
    SLICE_X3Y117         LUT6 (Prop_lut6_I0_O)        0.124     6.194 f  ov2640_inst/timing_inst/r_bit_cnt[3]_i_4/O
                         net (fo=6, routed)           1.087     7.281    ov2640_inst/timing_inst/r_next_state[2]
    SLICE_X3Y115         LUT2 (Prop_lut2_I1_O)        0.149     7.430 r  ov2640_inst/timing_inst/CFG_rdata[7]_i_3/O
                         net (fo=2, routed)           0.307     7.737    ov2640_inst/timing_inst/CFG_rdata[7]_i_3_n_0
    SLICE_X0Y115         LUT5 (Prop_lut5_I2_O)        0.332     8.069 r  ov2640_inst/timing_inst/CFG_rdata[7]_i_1/O
                         net (fo=8, routed)           1.221     9.289    ov2640_inst/timing_inst/CFG_rdata[7]_i_1_n_0
    SLICE_X2Y102         FDCE                                         r  ov2640_inst/timing_inst/CFG_rdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHz_CLK_DIV fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    51.683    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 f  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    50.003 f  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.593    51.596    ov2640_inst/timing_inst/CLK
    SLICE_X2Y102         FDCE                                         r  ov2640_inst/timing_inst/CFG_rdata_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.093    51.689    
                         clock uncertainty           -0.165    51.524    
    SLICE_X2Y102         FDCE (Setup_fdce_C_CE)      -0.164    51.360    ov2640_inst/timing_inst/CFG_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         51.360    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                 42.071    

Slack (MET) :             42.071ns  (required time - arrival time)
  Source:                 ov2640_inst/timing_inst/r_clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ov2640_inst/timing_inst/CFG_rdata_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHz_CLK_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK_10MHz_CLK_DIV fall@50.000ns - CLK_10MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        7.581ns  (logic 1.433ns (18.902%)  route 6.148ns (81.098%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 51.596 - 50.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     1.809    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.706     1.708    ov2640_inst/timing_inst/CLK
    SLICE_X3Y113         FDCE                                         r  ov2640_inst/timing_inst/r_clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDCE (Prop_fdce_C_Q)         0.456     2.164 f  ov2640_inst/timing_inst/r_clk_cnt_reg[7]/Q
                         net (fo=5, routed)           0.977     3.141    ov2640_inst/timing_inst/r_clk_cnt[7]
    SLICE_X1Y113         LUT4 (Prop_lut4_I0_O)        0.124     3.265 f  ov2640_inst/timing_inst/FSM_sequential_r_now_state[3]_i_6/O
                         net (fo=2, routed)           0.770     4.035    ov2640_inst/timing_inst/FSM_sequential_r_now_state[3]_i_6_n_0
    SLICE_X1Y114         LUT6 (Prop_lut6_I4_O)        0.124     4.159 r  ov2640_inst/timing_inst/FSM_sequential_r_now_state[3]_i_4/O
                         net (fo=27, routed)          1.202     5.361    ov2640_inst/timing_inst/w_transfer_en
    SLICE_X2Y117         LUT6 (Prop_lut6_I2_O)        0.124     5.485 f  ov2640_inst/timing_inst/g0_b0_i_12/O
                         net (fo=2, routed)           0.585     6.070    ov2640_inst/timing_inst/g0_b0_i_12_n_0
    SLICE_X3Y117         LUT6 (Prop_lut6_I0_O)        0.124     6.194 f  ov2640_inst/timing_inst/r_bit_cnt[3]_i_4/O
                         net (fo=6, routed)           1.087     7.281    ov2640_inst/timing_inst/r_next_state[2]
    SLICE_X3Y115         LUT2 (Prop_lut2_I1_O)        0.149     7.430 r  ov2640_inst/timing_inst/CFG_rdata[7]_i_3/O
                         net (fo=2, routed)           0.307     7.737    ov2640_inst/timing_inst/CFG_rdata[7]_i_3_n_0
    SLICE_X0Y115         LUT5 (Prop_lut5_I2_O)        0.332     8.069 r  ov2640_inst/timing_inst/CFG_rdata[7]_i_1/O
                         net (fo=8, routed)           1.221     9.289    ov2640_inst/timing_inst/CFG_rdata[7]_i_1_n_0
    SLICE_X2Y102         FDCE                                         r  ov2640_inst/timing_inst/CFG_rdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHz_CLK_DIV fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    51.683    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 f  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    50.003 f  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.593    51.596    ov2640_inst/timing_inst/CLK
    SLICE_X2Y102         FDCE                                         r  ov2640_inst/timing_inst/CFG_rdata_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.093    51.689    
                         clock uncertainty           -0.165    51.524    
    SLICE_X2Y102         FDCE (Setup_fdce_C_CE)      -0.164    51.360    ov2640_inst/timing_inst/CFG_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         51.360    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                 42.071    

Slack (MET) :             42.071ns  (required time - arrival time)
  Source:                 ov2640_inst/timing_inst/r_clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ov2640_inst/timing_inst/CFG_rdata_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHz_CLK_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK_10MHz_CLK_DIV fall@50.000ns - CLK_10MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        7.581ns  (logic 1.433ns (18.902%)  route 6.148ns (81.098%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 51.596 - 50.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     1.809    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.706     1.708    ov2640_inst/timing_inst/CLK
    SLICE_X3Y113         FDCE                                         r  ov2640_inst/timing_inst/r_clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDCE (Prop_fdce_C_Q)         0.456     2.164 f  ov2640_inst/timing_inst/r_clk_cnt_reg[7]/Q
                         net (fo=5, routed)           0.977     3.141    ov2640_inst/timing_inst/r_clk_cnt[7]
    SLICE_X1Y113         LUT4 (Prop_lut4_I0_O)        0.124     3.265 f  ov2640_inst/timing_inst/FSM_sequential_r_now_state[3]_i_6/O
                         net (fo=2, routed)           0.770     4.035    ov2640_inst/timing_inst/FSM_sequential_r_now_state[3]_i_6_n_0
    SLICE_X1Y114         LUT6 (Prop_lut6_I4_O)        0.124     4.159 r  ov2640_inst/timing_inst/FSM_sequential_r_now_state[3]_i_4/O
                         net (fo=27, routed)          1.202     5.361    ov2640_inst/timing_inst/w_transfer_en
    SLICE_X2Y117         LUT6 (Prop_lut6_I2_O)        0.124     5.485 f  ov2640_inst/timing_inst/g0_b0_i_12/O
                         net (fo=2, routed)           0.585     6.070    ov2640_inst/timing_inst/g0_b0_i_12_n_0
    SLICE_X3Y117         LUT6 (Prop_lut6_I0_O)        0.124     6.194 f  ov2640_inst/timing_inst/r_bit_cnt[3]_i_4/O
                         net (fo=6, routed)           1.087     7.281    ov2640_inst/timing_inst/r_next_state[2]
    SLICE_X3Y115         LUT2 (Prop_lut2_I1_O)        0.149     7.430 r  ov2640_inst/timing_inst/CFG_rdata[7]_i_3/O
                         net (fo=2, routed)           0.307     7.737    ov2640_inst/timing_inst/CFG_rdata[7]_i_3_n_0
    SLICE_X0Y115         LUT5 (Prop_lut5_I2_O)        0.332     8.069 r  ov2640_inst/timing_inst/CFG_rdata[7]_i_1/O
                         net (fo=8, routed)           1.221     9.289    ov2640_inst/timing_inst/CFG_rdata[7]_i_1_n_0
    SLICE_X2Y102         FDCE                                         r  ov2640_inst/timing_inst/CFG_rdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHz_CLK_DIV fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    51.683    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 f  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    50.003 f  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.593    51.596    ov2640_inst/timing_inst/CLK
    SLICE_X2Y102         FDCE                                         r  ov2640_inst/timing_inst/CFG_rdata_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.093    51.689    
                         clock uncertainty           -0.165    51.524    
    SLICE_X2Y102         FDCE (Setup_fdce_C_CE)      -0.164    51.360    ov2640_inst/timing_inst/CFG_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         51.360    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                 42.071    

Slack (MET) :             42.071ns  (required time - arrival time)
  Source:                 ov2640_inst/timing_inst/r_clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ov2640_inst/timing_inst/CFG_rdata_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHz_CLK_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK_10MHz_CLK_DIV fall@50.000ns - CLK_10MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        7.581ns  (logic 1.433ns (18.902%)  route 6.148ns (81.098%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 51.596 - 50.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     1.809    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.706     1.708    ov2640_inst/timing_inst/CLK
    SLICE_X3Y113         FDCE                                         r  ov2640_inst/timing_inst/r_clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDCE (Prop_fdce_C_Q)         0.456     2.164 f  ov2640_inst/timing_inst/r_clk_cnt_reg[7]/Q
                         net (fo=5, routed)           0.977     3.141    ov2640_inst/timing_inst/r_clk_cnt[7]
    SLICE_X1Y113         LUT4 (Prop_lut4_I0_O)        0.124     3.265 f  ov2640_inst/timing_inst/FSM_sequential_r_now_state[3]_i_6/O
                         net (fo=2, routed)           0.770     4.035    ov2640_inst/timing_inst/FSM_sequential_r_now_state[3]_i_6_n_0
    SLICE_X1Y114         LUT6 (Prop_lut6_I4_O)        0.124     4.159 r  ov2640_inst/timing_inst/FSM_sequential_r_now_state[3]_i_4/O
                         net (fo=27, routed)          1.202     5.361    ov2640_inst/timing_inst/w_transfer_en
    SLICE_X2Y117         LUT6 (Prop_lut6_I2_O)        0.124     5.485 f  ov2640_inst/timing_inst/g0_b0_i_12/O
                         net (fo=2, routed)           0.585     6.070    ov2640_inst/timing_inst/g0_b0_i_12_n_0
    SLICE_X3Y117         LUT6 (Prop_lut6_I0_O)        0.124     6.194 f  ov2640_inst/timing_inst/r_bit_cnt[3]_i_4/O
                         net (fo=6, routed)           1.087     7.281    ov2640_inst/timing_inst/r_next_state[2]
    SLICE_X3Y115         LUT2 (Prop_lut2_I1_O)        0.149     7.430 r  ov2640_inst/timing_inst/CFG_rdata[7]_i_3/O
                         net (fo=2, routed)           0.307     7.737    ov2640_inst/timing_inst/CFG_rdata[7]_i_3_n_0
    SLICE_X0Y115         LUT5 (Prop_lut5_I2_O)        0.332     8.069 r  ov2640_inst/timing_inst/CFG_rdata[7]_i_1/O
                         net (fo=8, routed)           1.221     9.289    ov2640_inst/timing_inst/CFG_rdata[7]_i_1_n_0
    SLICE_X2Y102         FDCE                                         r  ov2640_inst/timing_inst/CFG_rdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHz_CLK_DIV fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    51.683    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 f  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    50.003 f  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.593    51.596    ov2640_inst/timing_inst/CLK
    SLICE_X2Y102         FDCE                                         r  ov2640_inst/timing_inst/CFG_rdata_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.093    51.689    
                         clock uncertainty           -0.165    51.524    
    SLICE_X2Y102         FDCE (Setup_fdce_C_CE)      -0.164    51.360    ov2640_inst/timing_inst/CFG_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         51.360    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                 42.071    

Slack (MET) :             42.071ns  (required time - arrival time)
  Source:                 ov2640_inst/timing_inst/r_clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ov2640_inst/timing_inst/CFG_rdata_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHz_CLK_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK_10MHz_CLK_DIV fall@50.000ns - CLK_10MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        7.581ns  (logic 1.433ns (18.902%)  route 6.148ns (81.098%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 51.596 - 50.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     1.809    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.706     1.708    ov2640_inst/timing_inst/CLK
    SLICE_X3Y113         FDCE                                         r  ov2640_inst/timing_inst/r_clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDCE (Prop_fdce_C_Q)         0.456     2.164 f  ov2640_inst/timing_inst/r_clk_cnt_reg[7]/Q
                         net (fo=5, routed)           0.977     3.141    ov2640_inst/timing_inst/r_clk_cnt[7]
    SLICE_X1Y113         LUT4 (Prop_lut4_I0_O)        0.124     3.265 f  ov2640_inst/timing_inst/FSM_sequential_r_now_state[3]_i_6/O
                         net (fo=2, routed)           0.770     4.035    ov2640_inst/timing_inst/FSM_sequential_r_now_state[3]_i_6_n_0
    SLICE_X1Y114         LUT6 (Prop_lut6_I4_O)        0.124     4.159 r  ov2640_inst/timing_inst/FSM_sequential_r_now_state[3]_i_4/O
                         net (fo=27, routed)          1.202     5.361    ov2640_inst/timing_inst/w_transfer_en
    SLICE_X2Y117         LUT6 (Prop_lut6_I2_O)        0.124     5.485 f  ov2640_inst/timing_inst/g0_b0_i_12/O
                         net (fo=2, routed)           0.585     6.070    ov2640_inst/timing_inst/g0_b0_i_12_n_0
    SLICE_X3Y117         LUT6 (Prop_lut6_I0_O)        0.124     6.194 f  ov2640_inst/timing_inst/r_bit_cnt[3]_i_4/O
                         net (fo=6, routed)           1.087     7.281    ov2640_inst/timing_inst/r_next_state[2]
    SLICE_X3Y115         LUT2 (Prop_lut2_I1_O)        0.149     7.430 r  ov2640_inst/timing_inst/CFG_rdata[7]_i_3/O
                         net (fo=2, routed)           0.307     7.737    ov2640_inst/timing_inst/CFG_rdata[7]_i_3_n_0
    SLICE_X0Y115         LUT5 (Prop_lut5_I2_O)        0.332     8.069 r  ov2640_inst/timing_inst/CFG_rdata[7]_i_1/O
                         net (fo=8, routed)           1.221     9.289    ov2640_inst/timing_inst/CFG_rdata[7]_i_1_n_0
    SLICE_X2Y102         FDCE                                         r  ov2640_inst/timing_inst/CFG_rdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHz_CLK_DIV fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    51.683    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 f  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    50.003 f  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.593    51.596    ov2640_inst/timing_inst/CLK
    SLICE_X2Y102         FDCE                                         r  ov2640_inst/timing_inst/CFG_rdata_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.093    51.689    
                         clock uncertainty           -0.165    51.524    
    SLICE_X2Y102         FDCE (Setup_fdce_C_CE)      -0.164    51.360    ov2640_inst/timing_inst/CFG_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         51.360    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                 42.071    

Slack (MET) :             42.071ns  (required time - arrival time)
  Source:                 ov2640_inst/timing_inst/r_clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ov2640_inst/timing_inst/CFG_rdata_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHz_CLK_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK_10MHz_CLK_DIV fall@50.000ns - CLK_10MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        7.581ns  (logic 1.433ns (18.902%)  route 6.148ns (81.098%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 51.596 - 50.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     1.809    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.706     1.708    ov2640_inst/timing_inst/CLK
    SLICE_X3Y113         FDCE                                         r  ov2640_inst/timing_inst/r_clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDCE (Prop_fdce_C_Q)         0.456     2.164 f  ov2640_inst/timing_inst/r_clk_cnt_reg[7]/Q
                         net (fo=5, routed)           0.977     3.141    ov2640_inst/timing_inst/r_clk_cnt[7]
    SLICE_X1Y113         LUT4 (Prop_lut4_I0_O)        0.124     3.265 f  ov2640_inst/timing_inst/FSM_sequential_r_now_state[3]_i_6/O
                         net (fo=2, routed)           0.770     4.035    ov2640_inst/timing_inst/FSM_sequential_r_now_state[3]_i_6_n_0
    SLICE_X1Y114         LUT6 (Prop_lut6_I4_O)        0.124     4.159 r  ov2640_inst/timing_inst/FSM_sequential_r_now_state[3]_i_4/O
                         net (fo=27, routed)          1.202     5.361    ov2640_inst/timing_inst/w_transfer_en
    SLICE_X2Y117         LUT6 (Prop_lut6_I2_O)        0.124     5.485 f  ov2640_inst/timing_inst/g0_b0_i_12/O
                         net (fo=2, routed)           0.585     6.070    ov2640_inst/timing_inst/g0_b0_i_12_n_0
    SLICE_X3Y117         LUT6 (Prop_lut6_I0_O)        0.124     6.194 f  ov2640_inst/timing_inst/r_bit_cnt[3]_i_4/O
                         net (fo=6, routed)           1.087     7.281    ov2640_inst/timing_inst/r_next_state[2]
    SLICE_X3Y115         LUT2 (Prop_lut2_I1_O)        0.149     7.430 r  ov2640_inst/timing_inst/CFG_rdata[7]_i_3/O
                         net (fo=2, routed)           0.307     7.737    ov2640_inst/timing_inst/CFG_rdata[7]_i_3_n_0
    SLICE_X0Y115         LUT5 (Prop_lut5_I2_O)        0.332     8.069 r  ov2640_inst/timing_inst/CFG_rdata[7]_i_1/O
                         net (fo=8, routed)           1.221     9.289    ov2640_inst/timing_inst/CFG_rdata[7]_i_1_n_0
    SLICE_X2Y102         FDCE                                         r  ov2640_inst/timing_inst/CFG_rdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHz_CLK_DIV fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    51.683    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 f  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    50.003 f  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.593    51.596    ov2640_inst/timing_inst/CLK
    SLICE_X2Y102         FDCE                                         r  ov2640_inst/timing_inst/CFG_rdata_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.093    51.689    
                         clock uncertainty           -0.165    51.524    
    SLICE_X2Y102         FDCE (Setup_fdce_C_CE)      -0.164    51.360    ov2640_inst/timing_inst/CFG_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         51.360    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                 42.071    

Slack (MET) :             42.071ns  (required time - arrival time)
  Source:                 ov2640_inst/timing_inst/r_clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ov2640_inst/timing_inst/CFG_rdata_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHz_CLK_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK_10MHz_CLK_DIV fall@50.000ns - CLK_10MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        7.581ns  (logic 1.433ns (18.902%)  route 6.148ns (81.098%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 51.596 - 50.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     1.809    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.706     1.708    ov2640_inst/timing_inst/CLK
    SLICE_X3Y113         FDCE                                         r  ov2640_inst/timing_inst/r_clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDCE (Prop_fdce_C_Q)         0.456     2.164 f  ov2640_inst/timing_inst/r_clk_cnt_reg[7]/Q
                         net (fo=5, routed)           0.977     3.141    ov2640_inst/timing_inst/r_clk_cnt[7]
    SLICE_X1Y113         LUT4 (Prop_lut4_I0_O)        0.124     3.265 f  ov2640_inst/timing_inst/FSM_sequential_r_now_state[3]_i_6/O
                         net (fo=2, routed)           0.770     4.035    ov2640_inst/timing_inst/FSM_sequential_r_now_state[3]_i_6_n_0
    SLICE_X1Y114         LUT6 (Prop_lut6_I4_O)        0.124     4.159 r  ov2640_inst/timing_inst/FSM_sequential_r_now_state[3]_i_4/O
                         net (fo=27, routed)          1.202     5.361    ov2640_inst/timing_inst/w_transfer_en
    SLICE_X2Y117         LUT6 (Prop_lut6_I2_O)        0.124     5.485 f  ov2640_inst/timing_inst/g0_b0_i_12/O
                         net (fo=2, routed)           0.585     6.070    ov2640_inst/timing_inst/g0_b0_i_12_n_0
    SLICE_X3Y117         LUT6 (Prop_lut6_I0_O)        0.124     6.194 f  ov2640_inst/timing_inst/r_bit_cnt[3]_i_4/O
                         net (fo=6, routed)           1.087     7.281    ov2640_inst/timing_inst/r_next_state[2]
    SLICE_X3Y115         LUT2 (Prop_lut2_I1_O)        0.149     7.430 r  ov2640_inst/timing_inst/CFG_rdata[7]_i_3/O
                         net (fo=2, routed)           0.307     7.737    ov2640_inst/timing_inst/CFG_rdata[7]_i_3_n_0
    SLICE_X0Y115         LUT5 (Prop_lut5_I2_O)        0.332     8.069 r  ov2640_inst/timing_inst/CFG_rdata[7]_i_1/O
                         net (fo=8, routed)           1.221     9.289    ov2640_inst/timing_inst/CFG_rdata[7]_i_1_n_0
    SLICE_X2Y102         FDCE                                         r  ov2640_inst/timing_inst/CFG_rdata_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHz_CLK_DIV fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    51.683    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 f  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    50.003 f  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.593    51.596    ov2640_inst/timing_inst/CLK
    SLICE_X2Y102         FDCE                                         r  ov2640_inst/timing_inst/CFG_rdata_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.093    51.689    
                         clock uncertainty           -0.165    51.524    
    SLICE_X2Y102         FDCE (Setup_fdce_C_CE)      -0.164    51.360    ov2640_inst/timing_inst/CFG_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         51.360    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                 42.071    

Slack (MET) :             42.379ns  (required time - arrival time)
  Source:                 ov2640_inst/timing_inst/r_clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ov2640_inst/timing_inst/CFG_rdata_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHz_CLK_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK_10MHz_CLK_DIV fall@50.000ns - CLK_10MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 1.433ns (19.816%)  route 5.799ns (80.184%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 51.593 - 50.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     1.809    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.706     1.708    ov2640_inst/timing_inst/CLK
    SLICE_X3Y113         FDCE                                         r  ov2640_inst/timing_inst/r_clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDCE (Prop_fdce_C_Q)         0.456     2.164 f  ov2640_inst/timing_inst/r_clk_cnt_reg[7]/Q
                         net (fo=5, routed)           0.977     3.141    ov2640_inst/timing_inst/r_clk_cnt[7]
    SLICE_X1Y113         LUT4 (Prop_lut4_I0_O)        0.124     3.265 f  ov2640_inst/timing_inst/FSM_sequential_r_now_state[3]_i_6/O
                         net (fo=2, routed)           0.770     4.035    ov2640_inst/timing_inst/FSM_sequential_r_now_state[3]_i_6_n_0
    SLICE_X1Y114         LUT6 (Prop_lut6_I4_O)        0.124     4.159 r  ov2640_inst/timing_inst/FSM_sequential_r_now_state[3]_i_4/O
                         net (fo=27, routed)          1.202     5.361    ov2640_inst/timing_inst/w_transfer_en
    SLICE_X2Y117         LUT6 (Prop_lut6_I2_O)        0.124     5.485 f  ov2640_inst/timing_inst/g0_b0_i_12/O
                         net (fo=2, routed)           0.585     6.070    ov2640_inst/timing_inst/g0_b0_i_12_n_0
    SLICE_X3Y117         LUT6 (Prop_lut6_I0_O)        0.124     6.194 f  ov2640_inst/timing_inst/r_bit_cnt[3]_i_4/O
                         net (fo=6, routed)           1.087     7.281    ov2640_inst/timing_inst/r_next_state[2]
    SLICE_X3Y115         LUT2 (Prop_lut2_I1_O)        0.149     7.430 r  ov2640_inst/timing_inst/CFG_rdata[7]_i_3/O
                         net (fo=2, routed)           0.307     7.737    ov2640_inst/timing_inst/CFG_rdata[7]_i_3_n_0
    SLICE_X0Y115         LUT5 (Prop_lut5_I2_O)        0.332     8.069 r  ov2640_inst/timing_inst/CFG_rdata[7]_i_1/O
                         net (fo=8, routed)           0.871     8.940    ov2640_inst/timing_inst/CFG_rdata[7]_i_1_n_0
    SLICE_X0Y109         FDCE                                         r  ov2640_inst/timing_inst/CFG_rdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHz_CLK_DIV fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    51.683    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 f  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    50.003 f  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.590    51.593    ov2640_inst/timing_inst/CLK
    SLICE_X0Y109         FDCE                                         r  ov2640_inst/timing_inst/CFG_rdata_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.093    51.686    
                         clock uncertainty           -0.165    51.521    
    SLICE_X0Y109         FDCE (Setup_fdce_C_CE)      -0.202    51.319    ov2640_inst/timing_inst/CFG_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         51.319    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                 42.379    

Slack (MET) :             42.774ns  (required time - arrival time)
  Source:                 ov2640_inst/timing_inst/r_clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ov2640_inst/timing_inst/r_sccb_wdata_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHz_CLK_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK_10MHz_CLK_DIV fall@50.000ns - CLK_10MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        6.813ns  (logic 1.200ns (17.613%)  route 5.613ns (82.387%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 51.586 - 50.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     1.809    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.707     1.709    ov2640_inst/timing_inst/CLK
    SLICE_X3Y112         FDCE                                         r  ov2640_inst/timing_inst/r_clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDCE (Prop_fdce_C_Q)         0.456     2.165 f  ov2640_inst/timing_inst/r_clk_cnt_reg[1]/Q
                         net (fo=7, routed)           0.983     3.148    ov2640_inst/timing_inst/r_clk_cnt[1]
    SLICE_X0Y114         LUT3 (Prop_lut3_I1_O)        0.124     3.272 f  ov2640_inst/timing_inst/FSM_sequential_r_now_state[4]_i_5/O
                         net (fo=1, routed)           0.860     4.132    ov2640_inst/timing_inst/FSM_sequential_r_now_state[4]_i_5_n_0
    SLICE_X1Y114         LUT5 (Prop_lut5_I2_O)        0.124     4.256 r  ov2640_inst/timing_inst/FSM_sequential_r_now_state[4]_i_4/O
                         net (fo=15, routed)          0.765     5.021    ov2640_inst/timing_inst/r_bit_cnt
    SLICE_X3Y116         LUT6 (Prop_lut6_I0_O)        0.124     5.145 r  ov2640_inst/timing_inst/g0_b0_i_6/O
                         net (fo=1, routed)           0.845     5.989    ov2640_inst/timing_inst/g0_b0_i_6_n_0
    SLICE_X3Y116         LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  ov2640_inst/timing_inst/g0_b0_i_1/O
                         net (fo=24, routed)          1.242     7.355    ov2640_inst/timing_inst/r_next_state[0]
    SLICE_X4Y118         LUT5 (Prop_lut5_I0_O)        0.124     7.479 r  ov2640_inst/timing_inst/g0_b0__0/O
                         net (fo=1, routed)           0.293     7.772    ov2640_inst/timing_inst/g0_b0__0_n_0
    SLICE_X5Y116         LUT3 (Prop_lut3_I1_O)        0.124     7.896 r  ov2640_inst/timing_inst/r_sccb_wdata[7]_i_1/O
                         net (fo=8, routed)           0.626     8.522    ov2640_inst/timing_inst/r_sccb_wdata[7]_i_1_n_0
    SLICE_X5Y116         FDRE                                         r  ov2640_inst/timing_inst/r_sccb_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHz_CLK_DIV fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    51.683    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 f  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    50.003 f  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.583    51.586    ov2640_inst/timing_inst/CLK
    SLICE_X5Y116         FDRE                                         r  ov2640_inst/timing_inst/r_sccb_wdata_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.077    51.663    
                         clock uncertainty           -0.165    51.498    
    SLICE_X5Y116         FDRE (Setup_fdre_C_CE)      -0.202    51.296    ov2640_inst/timing_inst/r_sccb_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         51.296    
                         arrival time                          -8.522    
  -------------------------------------------------------------------
                         slack                                 42.774    

Slack (MET) :             42.881ns  (required time - arrival time)
  Source:                 ov2640_inst/timing_inst/r_clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ov2640_inst/timing_inst/r_sccb_wdata_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHz_CLK_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK_10MHz_CLK_DIV fall@50.000ns - CLK_10MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        6.743ns  (logic 1.200ns (17.797%)  route 5.543ns (82.203%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 51.585 - 50.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     1.809    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.707     1.709    ov2640_inst/timing_inst/CLK
    SLICE_X3Y112         FDCE                                         r  ov2640_inst/timing_inst/r_clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDCE (Prop_fdce_C_Q)         0.456     2.165 f  ov2640_inst/timing_inst/r_clk_cnt_reg[1]/Q
                         net (fo=7, routed)           0.983     3.148    ov2640_inst/timing_inst/r_clk_cnt[1]
    SLICE_X0Y114         LUT3 (Prop_lut3_I1_O)        0.124     3.272 f  ov2640_inst/timing_inst/FSM_sequential_r_now_state[4]_i_5/O
                         net (fo=1, routed)           0.860     4.132    ov2640_inst/timing_inst/FSM_sequential_r_now_state[4]_i_5_n_0
    SLICE_X1Y114         LUT5 (Prop_lut5_I2_O)        0.124     4.256 r  ov2640_inst/timing_inst/FSM_sequential_r_now_state[4]_i_4/O
                         net (fo=15, routed)          0.765     5.021    ov2640_inst/timing_inst/r_bit_cnt
    SLICE_X3Y116         LUT6 (Prop_lut6_I0_O)        0.124     5.145 r  ov2640_inst/timing_inst/g0_b0_i_6/O
                         net (fo=1, routed)           0.845     5.989    ov2640_inst/timing_inst/g0_b0_i_6_n_0
    SLICE_X3Y116         LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  ov2640_inst/timing_inst/g0_b0_i_1/O
                         net (fo=24, routed)          1.242     7.355    ov2640_inst/timing_inst/r_next_state[0]
    SLICE_X4Y118         LUT5 (Prop_lut5_I0_O)        0.124     7.479 r  ov2640_inst/timing_inst/g0_b0__0/O
                         net (fo=1, routed)           0.293     7.772    ov2640_inst/timing_inst/g0_b0__0_n_0
    SLICE_X5Y116         LUT3 (Prop_lut3_I1_O)        0.124     7.896 r  ov2640_inst/timing_inst/r_sccb_wdata[7]_i_1/O
                         net (fo=8, routed)           0.556     8.452    ov2640_inst/timing_inst/r_sccb_wdata[7]_i_1_n_0
    SLICE_X6Y117         FDRE                                         r  ov2640_inst/timing_inst/r_sccb_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHz_CLK_DIV fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    51.683    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 f  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    50.003 f  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.582    51.585    ov2640_inst/timing_inst/CLK
    SLICE_X6Y117         FDRE                                         r  ov2640_inst/timing_inst/r_sccb_wdata_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.077    51.662    
                         clock uncertainty           -0.165    51.497    
    SLICE_X6Y117         FDRE (Setup_fdre_C_CE)      -0.164    51.333    ov2640_inst/timing_inst/r_sccb_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         51.333    
                         arrival time                          -8.452    
  -------------------------------------------------------------------
                         slack                                 42.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ov2640_inst/timing_inst/CFG_index_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ov2640_inst/timing_inst/CFG_index_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHz_CLK_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHz_CLK_DIV fall@50.000ns - CLK_10MHz_CLK_DIV fall@50.000ns)
  Data Path Delay:        0.294ns  (logic 0.191ns (64.914%)  route 0.103ns (35.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns = ( 50.840 - 50.000 ) 
    Source Clock Delay      (SCD):    0.570ns = ( 50.570 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHz_CLK_DIV fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624    50.624    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.328 f  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.976    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    50.002 f  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.568    50.570    ov2640_inst/timing_inst/CLK
    SLICE_X9Y112         FDCE                                         r  ov2640_inst/timing_inst/CFG_index_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDCE (Prop_fdce_C_Q)         0.146    50.716 r  ov2640_inst/timing_inst/CFG_index_reg[3]/Q
                         net (fo=6, routed)           0.103    50.819    ov2640_inst/timing_inst/CFG_index_reg__0[3]
    SLICE_X8Y112         LUT6 (Prop_lut6_I2_O)        0.045    50.864 r  ov2640_inst/timing_inst/CFG_index_rep[5]_i_1/O
                         net (fo=2, routed)           0.000    50.864    ov2640_inst/timing_inst/CFG_index_rep[5]_i_1_n_0
    SLICE_X8Y112         FDCE                                         r  ov2640_inst/timing_inst/CFG_index_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHz_CLK_DIV fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898    50.898    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.273 f  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.973    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    50.002 f  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.838    50.839    ov2640_inst/timing_inst/CLK
    SLICE_X8Y112         FDCE                                         r  ov2640_inst/timing_inst/CFG_index_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.257    50.583    
    SLICE_X8Y112         FDCE (Hold_fdce_C_D)         0.125    50.708    ov2640_inst/timing_inst/CFG_index_reg[5]
  -------------------------------------------------------------------
                         required time                        -50.708    
                         arrival time                          50.864    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ov2640_inst/timing_inst/CFG_index_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ov2640_inst/timing_inst/CFG_index_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHz_CLK_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHz_CLK_DIV fall@50.000ns - CLK_10MHz_CLK_DIV fall@50.000ns)
  Data Path Delay:        0.284ns  (logic 0.212ns (74.558%)  route 0.072ns (25.442%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns = ( 50.840 - 50.000 ) 
    Source Clock Delay      (SCD):    0.570ns = ( 50.570 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHz_CLK_DIV fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624    50.624    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.328 f  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.976    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    50.002 f  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.568    50.570    ov2640_inst/timing_inst/CLK
    SLICE_X8Y112         FDCE                                         r  ov2640_inst/timing_inst/CFG_index_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y112         FDCE (Prop_fdce_C_Q)         0.167    50.737 r  ov2640_inst/timing_inst/CFG_index_reg[5]/Q
                         net (fo=5, routed)           0.072    50.809    ov2640_inst/timing_inst/CFG_index_reg__0[5]
    SLICE_X9Y112         LUT5 (Prop_lut5_I1_O)        0.045    50.854 r  ov2640_inst/timing_inst/CFG_index_rep[6]_i_1/O
                         net (fo=2, routed)           0.000    50.854    ov2640_inst/timing_inst/CFG_index_rep[6]_i_1_n_0
    SLICE_X9Y112         FDCE                                         r  ov2640_inst/timing_inst/CFG_index_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHz_CLK_DIV fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898    50.898    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.273 f  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.973    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    50.002 f  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.838    50.839    ov2640_inst/timing_inst/CLK
    SLICE_X9Y112         FDCE                                         r  ov2640_inst/timing_inst/CFG_index_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.257    50.583    
    SLICE_X9Y112         FDCE (Hold_fdce_C_D)         0.099    50.682    ov2640_inst/timing_inst/CFG_index_reg[6]
  -------------------------------------------------------------------
                         required time                        -50.682    
                         arrival time                          50.854    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ov2640_inst/timing_inst/r_ack_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ov2640_inst/timing_inst/ACK_reg/D
                            (rising edge-triggered cell FDPE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHz_CLK_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHz_CLK_DIV rise@0.000ns - CLK_10MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.899%)  route 0.166ns (47.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     0.624    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.595     0.597    ov2640_inst/timing_inst/CLK
    SLICE_X0Y116         FDPE                                         r  ov2640_inst/timing_inst/r_ack_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDPE (Prop_fdpe_C_Q)         0.141     0.738 r  ov2640_inst/timing_inst/r_ack_reg[1]/Q
                         net (fo=2, routed)           0.166     0.903    ov2640_inst/timing_inst/p_0_in
    SLICE_X0Y115         LUT6 (Prop_lut6_I3_O)        0.045     0.948 r  ov2640_inst/timing_inst/ACK_i_1/O
                         net (fo=1, routed)           0.000     0.948    ov2640_inst/timing_inst/ACK_i_1_n_0
    SLICE_X0Y115         FDPE                                         r  ov2640_inst/timing_inst/ACK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     0.898    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.866     0.868    ov2640_inst/timing_inst/CLK
    SLICE_X0Y115         FDPE                                         r  ov2640_inst/timing_inst/ACK_reg/C
                         clock pessimism             -0.257     0.612    
    SLICE_X0Y115         FDPE (Hold_fdpe_C_D)         0.091     0.703    ov2640_inst/timing_inst/ACK_reg
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 ov2640_inst/timing_inst/CFG_rdata_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ov2640_inst/timing_inst/CFG_rdata_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHz_CLK_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHz_CLK_DIV fall@50.000ns - CLK_10MHz_CLK_DIV fall@50.000ns)
  Data Path Delay:        0.324ns  (logic 0.167ns (51.500%)  route 0.157ns (48.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns = ( 50.875 - 50.000 ) 
    Source Clock Delay      (SCD):    0.603ns = ( 50.603 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHz_CLK_DIV fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624    50.624    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.328 f  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.976    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    50.002 f  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.601    50.603    ov2640_inst/timing_inst/CLK
    SLICE_X2Y102         FDCE                                         r  ov2640_inst/timing_inst/CFG_rdata_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.167    50.770 r  ov2640_inst/timing_inst/CFG_rdata_reg[4]/Q
                         net (fo=2, routed)           0.157    50.927    ov2640_inst/timing_inst/Q[4]
    SLICE_X2Y102         FDCE                                         r  ov2640_inst/timing_inst/CFG_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHz_CLK_DIV fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898    50.898    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.273 f  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.973    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    50.002 f  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.873    50.875    ov2640_inst/timing_inst/CLK
    SLICE_X2Y102         FDCE                                         r  ov2640_inst/timing_inst/CFG_rdata_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.273    50.603    
    SLICE_X2Y102         FDCE (Hold_fdce_C_D)         0.064    50.667    ov2640_inst/timing_inst/CFG_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                        -50.667    
                         arrival time                          50.927    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ov2640_inst/timing_inst/r_delay_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ov2640_inst/timing_inst/r_delay_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHz_CLK_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHz_CLK_DIV rise@0.000ns - CLK_10MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     0.624    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.598     0.600    ov2640_inst/timing_inst/CLK
    SLICE_X5Y109         FDCE                                         r  ov2640_inst/timing_inst/r_delay_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDCE (Prop_fdce_C_Q)         0.141     0.741 r  ov2640_inst/timing_inst/r_delay_cnt_reg[3]/Q
                         net (fo=3, routed)           0.120     0.861    ov2640_inst/timing_inst/r_delay_cnt_reg[3]
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.969 r  ov2640_inst/timing_inst/r_delay_cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.969    ov2640_inst/timing_inst/r_delay_cnt_reg[0]_i_2_n_4
    SLICE_X5Y109         FDCE                                         r  ov2640_inst/timing_inst/r_delay_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     0.898    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.868     0.870    ov2640_inst/timing_inst/CLK
    SLICE_X5Y109         FDCE                                         r  ov2640_inst/timing_inst/r_delay_cnt_reg[3]/C
                         clock pessimism             -0.271     0.600    
    SLICE_X5Y109         FDCE (Hold_fdce_C_D)         0.105     0.705    ov2640_inst/timing_inst/r_delay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ov2640_inst/timing_inst/r_clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ov2640_inst/timing_inst/r_clk_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHz_CLK_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHz_CLK_DIV rise@0.000ns - CLK_10MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (47.029%)  route 0.210ns (52.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     0.624    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.595     0.597    ov2640_inst/timing_inst/CLK
    SLICE_X4Y114         FDCE                                         r  ov2640_inst/timing_inst/r_clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDCE (Prop_fdce_C_Q)         0.141     0.738 f  ov2640_inst/timing_inst/r_clk_cnt_reg[9]/Q
                         net (fo=22, routed)          0.210     0.947    ov2640_inst/timing_inst/r_clk_cnt[9]
    SLICE_X3Y114         LUT6 (Prop_lut6_I2_O)        0.045     0.992 r  ov2640_inst/timing_inst/r_clk_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     0.992    ov2640_inst/timing_inst/r_clk_cnt[12]_i_1_n_0
    SLICE_X3Y114         FDCE                                         r  ov2640_inst/timing_inst/r_clk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     0.898    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.867     0.869    ov2640_inst/timing_inst/CLK
    SLICE_X3Y114         FDCE                                         r  ov2640_inst/timing_inst/r_clk_cnt_reg[12]/C
                         clock pessimism             -0.234     0.636    
    SLICE_X3Y114         FDCE (Hold_fdce_C_D)         0.092     0.728    ov2640_inst/timing_inst/r_clk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ov2640_inst/timing_inst/r_clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ov2640_inst/timing_inst/r_clk_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHz_CLK_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHz_CLK_DIV rise@0.000ns - CLK_10MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.148%)  route 0.209ns (52.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     0.624    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.595     0.597    ov2640_inst/timing_inst/CLK
    SLICE_X4Y114         FDCE                                         r  ov2640_inst/timing_inst/r_clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDCE (Prop_fdce_C_Q)         0.141     0.738 f  ov2640_inst/timing_inst/r_clk_cnt_reg[9]/Q
                         net (fo=22, routed)          0.209     0.946    ov2640_inst/timing_inst/r_clk_cnt[9]
    SLICE_X3Y114         LUT6 (Prop_lut6_I2_O)        0.045     0.991 r  ov2640_inst/timing_inst/r_clk_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     0.991    ov2640_inst/timing_inst/r_clk_cnt[11]_i_1_n_0
    SLICE_X3Y114         FDCE                                         r  ov2640_inst/timing_inst/r_clk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     0.898    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.867     0.869    ov2640_inst/timing_inst/CLK
    SLICE_X3Y114         FDCE                                         r  ov2640_inst/timing_inst/r_clk_cnt_reg[11]/C
                         clock pessimism             -0.234     0.636    
    SLICE_X3Y114         FDCE (Hold_fdce_C_D)         0.091     0.727    ov2640_inst/timing_inst/r_clk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ov2640_inst/timing_inst/CFG_index_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ov2640_inst/timing_inst/CFG_index_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHz_CLK_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHz_CLK_DIV fall@50.000ns - CLK_10MHz_CLK_DIV fall@50.000ns)
  Data Path Delay:        0.395ns  (logic 0.210ns (53.151%)  route 0.185ns (46.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 50.841 - 50.000 ) 
    Source Clock Delay      (SCD):    0.571ns = ( 50.571 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHz_CLK_DIV fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624    50.624    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.328 f  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.976    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    50.002 f  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.569    50.571    ov2640_inst/timing_inst/CLK
    SLICE_X8Y111         FDCE                                         r  ov2640_inst/timing_inst/CFG_index_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDCE (Prop_fdce_C_Q)         0.167    50.738 f  ov2640_inst/timing_inst/CFG_index_reg[0]/Q
                         net (fo=9, routed)           0.185    50.923    ov2640_inst/timing_inst/CFG_index_reg__0[0]
    SLICE_X8Y111         LUT2 (Prop_lut2_I1_O)        0.043    50.966 r  ov2640_inst/timing_inst/CFG_index_rep[0]_i_1/O
                         net (fo=2, routed)           0.000    50.966    ov2640_inst/timing_inst/CFG_index_rep[0]_i_1_n_0
    SLICE_X8Y111         FDCE                                         r  ov2640_inst/timing_inst/CFG_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHz_CLK_DIV fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898    50.898    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.273 f  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.973    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    50.002 f  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.840    50.841    ov2640_inst/timing_inst/CLK
    SLICE_X8Y111         FDCE                                         r  ov2640_inst/timing_inst/CFG_index_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.271    50.571    
    SLICE_X8Y111         FDCE (Hold_fdce_C_D)         0.127    50.698    ov2640_inst/timing_inst/CFG_index_reg[0]
  -------------------------------------------------------------------
                         required time                        -50.698    
                         arrival time                          50.966    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ov2640_inst/timing_inst/r_delay_cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ov2640_inst/timing_inst/r_delay_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHz_CLK_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHz_CLK_DIV rise@0.000ns - CLK_10MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     0.624    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.595     0.597    ov2640_inst/timing_inst/CLK
    SLICE_X5Y113         FDCE                                         r  ov2640_inst/timing_inst/r_delay_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDCE (Prop_fdce_C_Q)         0.141     0.738 r  ov2640_inst/timing_inst/r_delay_cnt_reg[16]/Q
                         net (fo=4, routed)           0.117     0.855    ov2640_inst/timing_inst/r_delay_cnt_reg[16]
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.970 r  ov2640_inst/timing_inst/r_delay_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.970    ov2640_inst/timing_inst/r_delay_cnt_reg[16]_i_1_n_7
    SLICE_X5Y113         FDCE                                         r  ov2640_inst/timing_inst/r_delay_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     0.898    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.864     0.866    ov2640_inst/timing_inst/CLK
    SLICE_X5Y113         FDCE                                         r  ov2640_inst/timing_inst/r_delay_cnt_reg[16]/C
                         clock pessimism             -0.270     0.597    
    SLICE_X5Y113         FDCE (Hold_fdce_C_D)         0.105     0.702    ov2640_inst/timing_inst/r_delay_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 ov2640_inst/timing_inst/r_delay_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ov2640_inst/timing_inst/r_delay_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10MHz_CLK_DIV  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHz_CLK_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHz_CLK_DIV rise@0.000ns - CLK_10MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     0.624    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.598     0.600    ov2640_inst/timing_inst/CLK
    SLICE_X5Y109         FDCE                                         r  ov2640_inst/timing_inst/r_delay_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDCE (Prop_fdce_C_Q)         0.141     0.741 r  ov2640_inst/timing_inst/r_delay_cnt_reg[2]/Q
                         net (fo=3, routed)           0.122     0.862    ov2640_inst/timing_inst/r_delay_cnt_reg[2]
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.973 r  ov2640_inst/timing_inst/r_delay_cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.973    ov2640_inst/timing_inst/r_delay_cnt_reg[0]_i_2_n_5
    SLICE_X5Y109         FDCE                                         r  ov2640_inst/timing_inst/r_delay_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     0.898    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    div_inst/inst/CLK_10MHz_CLK_DIV
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.868     0.870    ov2640_inst/timing_inst/CLK
    SLICE_X5Y109         FDCE                                         r  ov2640_inst/timing_inst/r_delay_cnt_reg[2]/C
                         clock pessimism             -0.271     0.600    
    SLICE_X5Y109         FDCE (Hold_fdce_C_D)         0.105     0.705    ov2640_inst/timing_inst/r_delay_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHz_CLK_DIV
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { div_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3    div_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  div_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         100.000     99.000     SLICE_X0Y115     ov2640_inst/timing_inst/ACK_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X8Y111     ov2640_inst/timing_inst/CFG_index_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X8Y111     ov2640_inst/timing_inst/CFG_index_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X8Y112     ov2640_inst/timing_inst/CFG_index_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X9Y112     ov2640_inst/timing_inst/CFG_index_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X9Y112     ov2640_inst/timing_inst/CFG_index_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X8Y112     ov2640_inst/timing_inst/CFG_index_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X9Y112     ov2640_inst/timing_inst/CFG_index_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  div_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X4Y115     ov2640_inst/timing_inst/FSM_sequential_r_now_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X4Y115     ov2640_inst/timing_inst/FSM_sequential_r_now_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X2Y117     ov2640_inst/timing_inst/FSM_sequential_r_now_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X4Y118     ov2640_inst/timing_inst/FSM_sequential_r_now_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X2Y116     ov2640_inst/timing_inst/FSM_sequential_r_now_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X1Y116     ov2640_inst/timing_inst/FSM_sequential_r_now_state_reg[4]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X0Y116     ov2640_inst/timing_inst/r_ack_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X1Y113     ov2640_inst/timing_inst/r_clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X3Y114     ov2640_inst/timing_inst/r_clk_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X3Y114     ov2640_inst/timing_inst/r_clk_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y111     ov2640_inst/timing_inst/CFG_index_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y111     ov2640_inst/timing_inst/CFG_index_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y112     ov2640_inst/timing_inst/CFG_index_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X9Y112     ov2640_inst/timing_inst/CFG_index_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X9Y112     ov2640_inst/timing_inst/CFG_index_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y112     ov2640_inst/timing_inst/CFG_index_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X9Y112     ov2640_inst/timing_inst/CFG_index_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y111     ov2640_inst/timing_inst/CFG_index_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y112     ov2640_inst/timing_inst/CFG_index_reg_rep[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y111     ov2640_inst/timing_inst/CFG_index_reg_rep[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_24MHz_CLK_DIV
  To Clock:  CLK_24MHz_CLK_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_24MHz_CLK_DIV
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { div_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    div_inst/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  div_inst/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  div_inst/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25MHz_CLK_DIV
  To Clock:  CLK_25MHz_CLK_DIV

Setup :            0  Failing Endpoints,  Worst Slack       20.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.407ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.160ns  (required time - arrival time)
  Source:                 vga_inst/sync_inst/r_countV_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Destination:            sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Path Group:             CLK_25MHz_CLK_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.815ns  (CLK_25MHz_CLK_DIV rise@39.815ns - CLK_25MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        19.171ns  (logic 5.104ns (26.623%)  route 14.067ns (73.377%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 41.531 - 39.815 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     1.809    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         1.617     1.619    vga_inst/sync_inst/CLK_25MHz
    SLICE_X60Y102        FDCE                                         r  vga_inst/sync_inst/r_countV_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDCE (Prop_fdce_C_Q)         0.478     2.097 f  vga_inst/sync_inst/r_countV_reg[3]/Q
                         net (fo=12, routed)          0.883     2.980    vga_inst/sync_inst/r_countV_reg_n_0_[3]
    SLICE_X59Y100        LUT3 (Prop_lut3_I2_O)        0.329     3.309 r  vga_inst/sync_inst/Rom_addr_i_23/O
                         net (fo=7, routed)           0.796     4.106    vga_inst/sync_inst/Rom_addr_i_23_n_0
    SLICE_X58Y103        LUT6 (Prop_lut6_I1_O)        0.332     4.438 r  vga_inst/sync_inst/Rom_addr_i_3/O
                         net (fo=1, routed)           0.632     5.070    vga_inst/control_inst/A[8]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841     8.911 f  vga_inst/control_inst/Rom_addr/P[15]
                         net (fo=106, routed)        10.484    19.395    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X8Y161         LUT5 (Prop_lut5_I0_O)        0.124    19.519 r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59/O
                         net (fo=1, routed)           1.271    20.790    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/enb_array[35]
    RAMB36_X0Y36         RAMB36E1                                     r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                     39.815    39.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.815 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    41.498    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.804 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.727    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.818 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         1.713    41.531    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y36         RAMB36E1                                     r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.006    41.537    
                         clock uncertainty           -0.144    41.393    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.950    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.950    
                         arrival time                         -20.790    
  -------------------------------------------------------------------
                         slack                                 20.160    

Slack (MET) :             20.385ns  (required time - arrival time)
  Source:                 vga_inst/sync_inst/r_countV_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Destination:            sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Path Group:             CLK_25MHz_CLK_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.815ns  (CLK_25MHz_CLK_DIV rise@39.815ns - CLK_25MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        18.951ns  (logic 5.104ns (26.932%)  route 13.847ns (73.068%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 41.536 - 39.815 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     1.809    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         1.617     1.619    vga_inst/sync_inst/CLK_25MHz
    SLICE_X60Y102        FDCE                                         r  vga_inst/sync_inst/r_countV_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDCE (Prop_fdce_C_Q)         0.478     2.097 f  vga_inst/sync_inst/r_countV_reg[3]/Q
                         net (fo=12, routed)          0.883     2.980    vga_inst/sync_inst/r_countV_reg_n_0_[3]
    SLICE_X59Y100        LUT3 (Prop_lut3_I2_O)        0.329     3.309 r  vga_inst/sync_inst/Rom_addr_i_23/O
                         net (fo=7, routed)           0.796     4.106    vga_inst/sync_inst/Rom_addr_i_23_n_0
    SLICE_X58Y103        LUT6 (Prop_lut6_I1_O)        0.332     4.438 r  vga_inst/sync_inst/Rom_addr_i_3/O
                         net (fo=1, routed)           0.632     5.070    vga_inst/control_inst/A[8]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841     8.911 f  vga_inst/control_inst/Rom_addr/P[15]
                         net (fo=106, routed)        10.652    19.563    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X8Y162         LUT5 (Prop_lut5_I0_O)        0.124    19.687 r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__47/O
                         net (fo=1, routed)           0.884    20.570    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/enb_array[33]
    RAMB36_X0Y33         RAMB36E1                                     r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                     39.815    39.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.815 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    41.498    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.804 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.727    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.818 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         1.718    41.536    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y33         RAMB36E1                                     r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.006    41.542    
                         clock uncertainty           -0.144    41.398    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.955    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.955    
                         arrival time                         -20.570    
  -------------------------------------------------------------------
                         slack                                 20.385    

Slack (MET) :             20.429ns  (required time - arrival time)
  Source:                 vga_inst/sync_inst/r_countV_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Destination:            sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Path Group:             CLK_25MHz_CLK_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.815ns  (CLK_25MHz_CLK_DIV rise@39.815ns - CLK_25MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        18.908ns  (logic 5.104ns (26.994%)  route 13.804ns (73.006%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 41.537 - 39.815 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     1.809    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         1.617     1.619    vga_inst/sync_inst/CLK_25MHz
    SLICE_X60Y102        FDCE                                         r  vga_inst/sync_inst/r_countV_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDCE (Prop_fdce_C_Q)         0.478     2.097 f  vga_inst/sync_inst/r_countV_reg[3]/Q
                         net (fo=12, routed)          0.883     2.980    vga_inst/sync_inst/r_countV_reg_n_0_[3]
    SLICE_X59Y100        LUT3 (Prop_lut3_I2_O)        0.329     3.309 r  vga_inst/sync_inst/Rom_addr_i_23/O
                         net (fo=7, routed)           0.796     4.106    vga_inst/sync_inst/Rom_addr_i_23_n_0
    SLICE_X58Y103        LUT6 (Prop_lut6_I1_O)        0.332     4.438 r  vga_inst/sync_inst/Rom_addr_i_3/O
                         net (fo=1, routed)           0.632     5.070    vga_inst/control_inst/A[8]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841     8.911 r  vga_inst/control_inst/Rom_addr/P[15]
                         net (fo=106, routed)        10.281    19.192    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X8Y162         LUT5 (Prop_lut5_I0_O)        0.124    19.316 r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__48/O
                         net (fo=1, routed)           1.211    20.527    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/enb_array[41]
    RAMB36_X0Y37         RAMB36E1                                     r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                     39.815    39.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.815 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    41.498    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.804 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.727    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.818 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         1.719    41.537    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y37         RAMB36E1                                     r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.006    41.543    
                         clock uncertainty           -0.144    41.399    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.956    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.956    
                         arrival time                         -20.527    
  -------------------------------------------------------------------
                         slack                                 20.429    

Slack (MET) :             20.431ns  (required time - arrival time)
  Source:                 vga_inst/sync_inst/r_countV_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Destination:            sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Path Group:             CLK_25MHz_CLK_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.815ns  (CLK_25MHz_CLK_DIV rise@39.815ns - CLK_25MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        18.899ns  (logic 5.104ns (27.006%)  route 13.795ns (72.994%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 41.531 - 39.815 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     1.809    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         1.617     1.619    vga_inst/sync_inst/CLK_25MHz
    SLICE_X60Y102        FDCE                                         r  vga_inst/sync_inst/r_countV_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDCE (Prop_fdce_C_Q)         0.478     2.097 f  vga_inst/sync_inst/r_countV_reg[3]/Q
                         net (fo=12, routed)          0.883     2.980    vga_inst/sync_inst/r_countV_reg_n_0_[3]
    SLICE_X59Y100        LUT3 (Prop_lut3_I2_O)        0.329     3.309 r  vga_inst/sync_inst/Rom_addr_i_23/O
                         net (fo=7, routed)           0.796     4.106    vga_inst/sync_inst/Rom_addr_i_23_n_0
    SLICE_X58Y103        LUT6 (Prop_lut6_I1_O)        0.332     4.438 r  vga_inst/sync_inst/Rom_addr_i_3/O
                         net (fo=1, routed)           0.632     5.070    vga_inst/control_inst/A[8]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841     8.911 f  vga_inst/control_inst/Rom_addr/P[15]
                         net (fo=106, routed)        10.649    19.560    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X8Y162         LUT5 (Prop_lut5_I0_O)        0.124    19.684 r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13/O
                         net (fo=1, routed)           0.835    20.518    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/enb_array[34]
    RAMB36_X0Y34         RAMB36E1                                     r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                     39.815    39.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.815 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    41.498    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.804 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.727    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.818 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         1.713    41.531    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y34         RAMB36E1                                     r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.006    41.537    
                         clock uncertainty           -0.144    41.393    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.950    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.950    
                         arrival time                         -20.518    
  -------------------------------------------------------------------
                         slack                                 20.431    

Slack (MET) :             20.559ns  (required time - arrival time)
  Source:                 vga_inst/sync_inst/r_countV_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Destination:            sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Path Group:             CLK_25MHz_CLK_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.815ns  (CLK_25MHz_CLK_DIV rise@39.815ns - CLK_25MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        18.766ns  (logic 5.104ns (27.198%)  route 13.662ns (72.802%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 41.525 - 39.815 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     1.809    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         1.617     1.619    vga_inst/sync_inst/CLK_25MHz
    SLICE_X60Y102        FDCE                                         r  vga_inst/sync_inst/r_countV_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDCE (Prop_fdce_C_Q)         0.478     2.097 f  vga_inst/sync_inst/r_countV_reg[3]/Q
                         net (fo=12, routed)          0.883     2.980    vga_inst/sync_inst/r_countV_reg_n_0_[3]
    SLICE_X59Y100        LUT3 (Prop_lut3_I2_O)        0.329     3.309 r  vga_inst/sync_inst/Rom_addr_i_23/O
                         net (fo=7, routed)           0.796     4.106    vga_inst/sync_inst/Rom_addr_i_23_n_0
    SLICE_X58Y103        LUT6 (Prop_lut6_I1_O)        0.332     4.438 r  vga_inst/sync_inst/Rom_addr_i_3/O
                         net (fo=1, routed)           0.632     5.070    vga_inst/control_inst/A[8]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841     8.911 r  vga_inst/control_inst/Rom_addr/P[15]
                         net (fo=106, routed)        10.285    19.196    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X8Y162         LUT5 (Prop_lut5_I0_O)        0.124    19.320 r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__42/O
                         net (fo=1, routed)           1.065    20.385    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/enb_array[45]
    RAMB36_X0Y35         RAMB36E1                                     r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                     39.815    39.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.815 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    41.498    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.804 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.727    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.818 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         1.707    41.525    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y35         RAMB36E1                                     r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.006    41.531    
                         clock uncertainty           -0.144    41.387    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.944    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.944    
                         arrival time                         -20.385    
  -------------------------------------------------------------------
                         slack                                 20.559    

Slack (MET) :             21.132ns  (required time - arrival time)
  Source:                 vga_inst/sync_inst/r_countV_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Destination:            sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Path Group:             CLK_25MHz_CLK_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.815ns  (CLK_25MHz_CLK_DIV rise@39.815ns - CLK_25MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        18.209ns  (logic 5.104ns (28.030%)  route 13.105ns (71.970%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 41.542 - 39.815 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     1.809    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         1.617     1.619    vga_inst/sync_inst/CLK_25MHz
    SLICE_X60Y102        FDCE                                         r  vga_inst/sync_inst/r_countV_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDCE (Prop_fdce_C_Q)         0.478     2.097 f  vga_inst/sync_inst/r_countV_reg[3]/Q
                         net (fo=12, routed)          0.883     2.980    vga_inst/sync_inst/r_countV_reg_n_0_[3]
    SLICE_X59Y100        LUT3 (Prop_lut3_I2_O)        0.329     3.309 r  vga_inst/sync_inst/Rom_addr_i_23/O
                         net (fo=7, routed)           0.796     4.106    vga_inst/sync_inst/Rom_addr_i_23_n_0
    SLICE_X58Y103        LUT6 (Prop_lut6_I1_O)        0.332     4.438 r  vga_inst/sync_inst/Rom_addr_i_3/O
                         net (fo=1, routed)           0.632     5.070    vga_inst/control_inst/A[8]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841     8.911 r  vga_inst/control_inst/Rom_addr/P[15]
                         net (fo=106, routed)        10.303    19.214    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X8Y157         LUT5 (Prop_lut5_I0_O)        0.124    19.338 r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__68/O
                         net (fo=1, routed)           0.490    19.828    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/enb_array[44]
    RAMB36_X0Y31         RAMB36E1                                     r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                     39.815    39.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.815 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    41.498    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.804 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.727    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.818 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         1.724    41.542    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y31         RAMB36E1                                     r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.006    41.548    
                         clock uncertainty           -0.144    41.404    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.961    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.961    
                         arrival time                         -19.828    
  -------------------------------------------------------------------
                         slack                                 21.132    

Slack (MET) :             21.226ns  (required time - arrival time)
  Source:                 vga_inst/sync_inst/r_countV_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Destination:            sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Path Group:             CLK_25MHz_CLK_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.815ns  (CLK_25MHz_CLK_DIV rise@39.815ns - CLK_25MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        18.114ns  (logic 5.104ns (28.177%)  route 13.010ns (71.823%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 41.540 - 39.815 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     1.809    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         1.617     1.619    vga_inst/sync_inst/CLK_25MHz
    SLICE_X60Y102        FDCE                                         r  vga_inst/sync_inst/r_countV_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDCE (Prop_fdce_C_Q)         0.478     2.097 f  vga_inst/sync_inst/r_countV_reg[3]/Q
                         net (fo=12, routed)          0.883     2.980    vga_inst/sync_inst/r_countV_reg_n_0_[3]
    SLICE_X59Y100        LUT3 (Prop_lut3_I2_O)        0.329     3.309 r  vga_inst/sync_inst/Rom_addr_i_23/O
                         net (fo=7, routed)           0.796     4.106    vga_inst/sync_inst/Rom_addr_i_23_n_0
    SLICE_X58Y103        LUT6 (Prop_lut6_I1_O)        0.332     4.438 r  vga_inst/sync_inst/Rom_addr_i_3/O
                         net (fo=1, routed)           0.632     5.070    vga_inst/control_inst/A[8]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841     8.911 r  vga_inst/control_inst/Rom_addr/P[15]
                         net (fo=106, routed)        10.342    19.253    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X8Y161         LUT5 (Prop_lut5_I0_O)        0.124    19.377 r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__72/O
                         net (fo=1, routed)           0.355    19.733    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/enb_array[46]
    RAMB36_X0Y32         RAMB36E1                                     r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                     39.815    39.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.815 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    41.498    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.804 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.727    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.818 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         1.722    41.540    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y32         RAMB36E1                                     r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.006    41.546    
                         clock uncertainty           -0.144    41.402    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.959    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.959    
                         arrival time                         -19.733    
  -------------------------------------------------------------------
                         slack                                 21.226    

Slack (MET) :             21.291ns  (required time - arrival time)
  Source:                 vga_inst/sync_inst/r_countV_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Destination:            sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Path Group:             CLK_25MHz_CLK_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.815ns  (CLK_25MHz_CLK_DIV rise@39.815ns - CLK_25MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        18.052ns  (logic 5.104ns (28.274%)  route 12.948ns (71.726%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.728ns = ( 41.543 - 39.815 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     1.809    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         1.617     1.619    vga_inst/sync_inst/CLK_25MHz
    SLICE_X60Y102        FDCE                                         r  vga_inst/sync_inst/r_countV_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDCE (Prop_fdce_C_Q)         0.478     2.097 f  vga_inst/sync_inst/r_countV_reg[3]/Q
                         net (fo=12, routed)          0.883     2.980    vga_inst/sync_inst/r_countV_reg_n_0_[3]
    SLICE_X59Y100        LUT3 (Prop_lut3_I2_O)        0.329     3.309 r  vga_inst/sync_inst/Rom_addr_i_23/O
                         net (fo=7, routed)           0.796     4.106    vga_inst/sync_inst/Rom_addr_i_23_n_0
    SLICE_X58Y103        LUT6 (Prop_lut6_I1_O)        0.332     4.438 r  vga_inst/sync_inst/Rom_addr_i_3/O
                         net (fo=1, routed)           0.632     5.070    vga_inst/control_inst/A[8]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841     8.911 r  vga_inst/control_inst/Rom_addr/P[15]
                         net (fo=106, routed)        10.146    19.057    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X8Y152         LUT5 (Prop_lut5_I0_O)        0.124    19.181 r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__60/O
                         net (fo=1, routed)           0.490    19.671    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/enb_array[43]
    RAMB36_X0Y30         RAMB36E1                                     r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                     39.815    39.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.815 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    41.498    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.804 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.727    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.818 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         1.725    41.543    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y30         RAMB36E1                                     r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.006    41.549    
                         clock uncertainty           -0.144    41.405    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.962    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                         -19.671    
  -------------------------------------------------------------------
                         slack                                 21.291    

Slack (MET) :             22.771ns  (required time - arrival time)
  Source:                 vga_inst/sync_inst/r_countV_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Destination:            sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Path Group:             CLK_25MHz_CLK_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.815ns  (CLK_25MHz_CLK_DIV rise@39.815ns - CLK_25MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        16.431ns  (logic 4.980ns (30.309%)  route 11.451ns (69.691%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 41.532 - 39.815 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     1.809    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         1.617     1.619    vga_inst/sync_inst/CLK_25MHz
    SLICE_X60Y102        FDCE                                         r  vga_inst/sync_inst/r_countV_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDCE (Prop_fdce_C_Q)         0.478     2.097 f  vga_inst/sync_inst/r_countV_reg[3]/Q
                         net (fo=12, routed)          0.883     2.980    vga_inst/sync_inst/r_countV_reg_n_0_[3]
    SLICE_X59Y100        LUT3 (Prop_lut3_I2_O)        0.329     3.309 r  vga_inst/sync_inst/Rom_addr_i_23/O
                         net (fo=7, routed)           0.796     4.106    vga_inst/sync_inst/Rom_addr_i_23_n_0
    SLICE_X58Y103        LUT6 (Prop_lut6_I1_O)        0.332     4.438 r  vga_inst/sync_inst/Rom_addr_i_3/O
                         net (fo=1, routed)           0.632     5.070    vga_inst/control_inst/A[8]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[8]_P[0])
                                                      3.841     8.911 r  vga_inst/control_inst/Rom_addr/P[0]
                         net (fo=104, routed)         9.139    18.050    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y6          RAMB36E1                                     r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                     39.815    39.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.815 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    41.498    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.804 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.727    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.818 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         1.714    41.532    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.001    41.531    
                         clock uncertainty           -0.144    41.387    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    40.821    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.821    
                         arrival time                         -18.050    
  -------------------------------------------------------------------
                         slack                                 22.771    

Slack (MET) :             22.851ns  (required time - arrival time)
  Source:                 vga_inst/sync_inst/r_countV_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Destination:            sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Path Group:             CLK_25MHz_CLK_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.815ns  (CLK_25MHz_CLK_DIV rise@39.815ns - CLK_25MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        16.313ns  (logic 5.104ns (31.287%)  route 11.209ns (68.713%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 41.365 - 39.815 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     1.809    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         1.617     1.619    vga_inst/sync_inst/CLK_25MHz
    SLICE_X60Y102        FDCE                                         r  vga_inst/sync_inst/r_countV_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDCE (Prop_fdce_C_Q)         0.478     2.097 f  vga_inst/sync_inst/r_countV_reg[3]/Q
                         net (fo=12, routed)          0.883     2.980    vga_inst/sync_inst/r_countV_reg_n_0_[3]
    SLICE_X59Y100        LUT3 (Prop_lut3_I2_O)        0.329     3.309 r  vga_inst/sync_inst/Rom_addr_i_23/O
                         net (fo=7, routed)           0.796     4.106    vga_inst/sync_inst/Rom_addr_i_23_n_0
    SLICE_X58Y103        LUT6 (Prop_lut6_I1_O)        0.332     4.438 r  vga_inst/sync_inst/Rom_addr_i_3/O
                         net (fo=1, routed)           0.632     5.070    vga_inst/control_inst/A[8]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841     8.911 r  vga_inst/control_inst/Rom_addr/P[15]
                         net (fo=106, routed)         8.555    17.466    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X8Y107         LUT5 (Prop_lut5_I0_O)        0.124    17.590 r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__31/O
                         net (fo=1, routed)           0.343    17.932    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/enb_array[73]
    RAMB36_X0Y21         RAMB36E1                                     r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                     39.815    39.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.815 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    41.498    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.804 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.727    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.818 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         1.547    41.365    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y21         RAMB36E1                                     r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.006    41.371    
                         clock uncertainty           -0.144    41.226    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.783    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.783    
                         arrival time                         -17.932    
  -------------------------------------------------------------------
                         slack                                 22.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga_inst/sync_inst/r_countH_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Destination:            vga_inst/sync_inst/r_countH_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Path Group:             CLK_25MHz_CLK_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHz_CLK_DIV rise@0.000ns - CLK_25MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.312%)  route 0.156ns (45.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     0.624    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         0.561     0.563    vga_inst/sync_inst/CLK_25MHz
    SLICE_X55Y101        FDCE                                         r  vga_inst/sync_inst/r_countH_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDCE (Prop_fdce_C_Q)         0.141     0.704 r  vga_inst/sync_inst/r_countH_reg[7]/Q
                         net (fo=13, routed)          0.156     0.860    vga_inst/sync_inst/r_countH_reg_n_0_[7]
    SLICE_X57Y101        LUT6 (Prop_lut6_I4_O)        0.045     0.905 r  vga_inst/sync_inst/r_countH[8]_i_1/O
                         net (fo=1, routed)           0.000     0.905    vga_inst/sync_inst/r_countH[8]
    SLICE_X57Y101        FDCE                                         r  vga_inst/sync_inst/r_countH_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     0.898    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         0.832     0.834    vga_inst/sync_inst/CLK_25MHz
    SLICE_X57Y101        FDCE                                         r  vga_inst/sync_inst/r_countH_reg[8]/C
                         clock pessimism             -0.234     0.600    
    SLICE_X57Y101        FDCE (Hold_fdce_C_D)         0.092     0.692    vga_inst/sync_inst/r_countH_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Destination:            sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Path Group:             CLK_25MHz_CLK_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHz_CLK_DIV rise@0.000ns - CLK_25MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     0.624    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         0.560     0.562    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y103        FDRE                                         r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDRE (Prop_fdre_C_Q)         0.164     0.726 r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.170     0.896    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X55Y103        FDRE                                         r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     0.898    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         0.829     0.831    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y103        FDRE                                         r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.257     0.575    
    SLICE_X55Y103        FDRE (Hold_fdre_C_D)         0.066     0.641    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_inst/sync_inst/r_countV_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Destination:            vga_inst/sync_inst/r_countV_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Path Group:             CLK_25MHz_CLK_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHz_CLK_DIV rise@0.000ns - CLK_25MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.412%)  route 0.169ns (47.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     0.624    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         0.563     0.565    vga_inst/sync_inst/CLK_25MHz
    SLICE_X59Y102        FDCE                                         r  vga_inst/sync_inst/r_countV_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDCE (Prop_fdce_C_Q)         0.141     0.706 r  vga_inst/sync_inst/r_countV_reg[9]/Q
                         net (fo=8, routed)           0.169     0.875    vga_inst/sync_inst/r_countV_reg_n_0_[9]
    SLICE_X59Y102        LUT6 (Prop_lut6_I5_O)        0.045     0.920 r  vga_inst/sync_inst/r_countV[9]_i_1/O
                         net (fo=1, routed)           0.000     0.920    vga_inst/sync_inst/r_countV[9]_i_1_n_0
    SLICE_X59Y102        FDCE                                         r  vga_inst/sync_inst/r_countV_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     0.898    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         0.833     0.835    vga_inst/sync_inst/CLK_25MHz
    SLICE_X59Y102        FDCE                                         r  vga_inst/sync_inst/r_countV_reg[9]/C
                         clock pessimism             -0.271     0.565    
    SLICE_X59Y102        FDCE (Hold_fdce_C_D)         0.092     0.657    vga_inst/sync_inst/r_countV_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga_inst/sync_inst/r_countH_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Destination:            vga_inst/sync_inst/r_countH_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Path Group:             CLK_25MHz_CLK_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHz_CLK_DIV rise@0.000ns - CLK_25MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     0.624    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         0.561     0.563    vga_inst/sync_inst/CLK_25MHz
    SLICE_X55Y101        FDCE                                         r  vga_inst/sync_inst/r_countH_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDCE (Prop_fdce_C_Q)         0.141     0.704 r  vga_inst/sync_inst/r_countH_reg[10]/Q
                         net (fo=6, routed)           0.180     0.884    vga_inst/sync_inst/r_countH_reg_n_0_[10]
    SLICE_X55Y101        LUT4 (Prop_lut4_I0_O)        0.045     0.929 r  vga_inst/sync_inst/r_countH[10]_i_1/O
                         net (fo=1, routed)           0.000     0.929    vga_inst/sync_inst/r_countH[10]
    SLICE_X55Y101        FDCE                                         r  vga_inst/sync_inst/r_countH_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     0.898    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         0.830     0.832    vga_inst/sync_inst/CLK_25MHz
    SLICE_X55Y101        FDCE                                         r  vga_inst/sync_inst/r_countH_reg[10]/C
                         clock pessimism             -0.270     0.563    
    SLICE_X55Y101        FDCE (Hold_fdce_C_D)         0.091     0.654    vga_inst/sync_inst/r_countH_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vga_inst/sync_inst/r_countV_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Destination:            vga_inst/sync_inst/r_countV_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Path Group:             CLK_25MHz_CLK_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHz_CLK_DIV rise@0.000ns - CLK_25MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.227ns (61.059%)  route 0.145ns (38.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     0.624    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         0.563     0.565    vga_inst/sync_inst/CLK_25MHz
    SLICE_X59Y101        FDCE                                         r  vga_inst/sync_inst/r_countV_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDCE (Prop_fdce_C_Q)         0.128     0.693 r  vga_inst/sync_inst/r_countV_reg[4]/Q
                         net (fo=10, routed)          0.145     0.837    vga_inst/sync_inst/r_countV_reg_n_0_[4]
    SLICE_X59Y101        LUT6 (Prop_lut6_I5_O)        0.099     0.936 r  vga_inst/sync_inst/r_countV[6]_i_1/O
                         net (fo=1, routed)           0.000     0.936    vga_inst/sync_inst/r_countV[6]_i_1_n_0
    SLICE_X59Y101        FDCE                                         r  vga_inst/sync_inst/r_countV_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     0.898    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         0.833     0.835    vga_inst/sync_inst/CLK_25MHz
    SLICE_X59Y101        FDCE                                         r  vga_inst/sync_inst/r_countV_reg[6]/C
                         clock pessimism             -0.271     0.565    
    SLICE_X59Y101        FDCE (Hold_fdce_C_D)         0.091     0.656    vga_inst/sync_inst/r_countV_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Destination:            sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Path Group:             CLK_25MHz_CLK_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHz_CLK_DIV rise@0.000ns - CLK_25MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     0.624    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         0.557     0.559    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y113        FDRE                                         r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_fdre_C_Q)         0.164     0.723 r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.176     0.899    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X56Y113        FDRE                                         r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     0.898    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         0.826     0.827    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y113        FDRE                                         r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.269     0.559    
    SLICE_X56Y113        FDRE (Hold_fdre_C_D)         0.059     0.618    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.618    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Destination:            sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Path Group:             CLK_25MHz_CLK_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHz_CLK_DIV rise@0.000ns - CLK_25MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     0.624    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         0.561     0.563    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y107        FDRE                                         r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDRE (Prop_fdre_C_Q)         0.164     0.727 r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.176     0.903    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X58Y107        FDRE                                         r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     0.898    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         0.831     0.833    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y107        FDRE                                         r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.271     0.563    
    SLICE_X58Y107        FDRE (Hold_fdre_C_D)         0.059     0.622    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Destination:            sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Path Group:             CLK_25MHz_CLK_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHz_CLK_DIV rise@0.000ns - CLK_25MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     0.624    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         0.561     0.563    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y109        FDRE                                         r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y109        FDRE (Prop_fdre_C_Q)         0.164     0.727 r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.176     0.903    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X58Y109        FDRE                                         r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     0.898    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         0.831     0.833    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y109        FDRE                                         r  sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism             -0.271     0.563    
    SLICE_X58Y109        FDRE (Hold_fdre_C_D)         0.059     0.622    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 vga_inst/sync_inst/r_countV_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Destination:            vga_inst/sync_inst/r_countV_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Path Group:             CLK_25MHz_CLK_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHz_CLK_DIV rise@0.000ns - CLK_25MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.921%)  route 0.210ns (50.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     0.624    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         0.563     0.565    vga_inst/sync_inst/CLK_25MHz
    SLICE_X60Y102        FDCE                                         r  vga_inst/sync_inst/r_countV_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDCE (Prop_fdce_C_Q)         0.164     0.729 r  vga_inst/sync_inst/r_countV_reg[0]/Q
                         net (fo=11, routed)          0.210     0.938    vga_inst/sync_inst/r_countV_reg_n_0_[0]
    SLICE_X60Y101        LUT6 (Prop_lut6_I3_O)        0.045     0.983 r  vga_inst/sync_inst/r_countV[5]_i_1/O
                         net (fo=1, routed)           0.000     0.983    vga_inst/sync_inst/r_countV[5]_i_1_n_0
    SLICE_X60Y101        FDCE                                         r  vga_inst/sync_inst/r_countV_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     0.898    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         0.833     0.835    vga_inst/sync_inst/CLK_25MHz
    SLICE_X60Y101        FDCE                                         r  vga_inst/sync_inst/r_countV_reg[5]/C
                         clock pessimism             -0.255     0.581    
    SLICE_X60Y101        FDCE (Hold_fdce_C_D)         0.120     0.701    vga_inst/sync_inst/r_countV_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 vga_inst/sync_inst/r_countH_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Destination:            vga_inst/sync_inst/r_countH_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHz_CLK_DIV  {rise@0.000ns fall@19.907ns period=39.815ns})
  Path Group:             CLK_25MHz_CLK_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHz_CLK_DIV rise@0.000ns - CLK_25MHz_CLK_DIV rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.207ns (49.431%)  route 0.212ns (50.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     0.624    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         0.563     0.565    vga_inst/sync_inst/CLK_25MHz
    SLICE_X58Y102        FDCE                                         r  vga_inst/sync_inst/r_countH_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.164     0.729 r  vga_inst/sync_inst/r_countH_reg[0]/Q
                         net (fo=14, routed)          0.212     0.940    vga_inst/sync_inst/r_countH_reg_n_0_[0]
    SLICE_X58Y102        LUT2 (Prop_lut2_I1_O)        0.043     0.983 r  vga_inst/sync_inst/r_countH[1]_i_1/O
                         net (fo=1, routed)           0.000     0.983    vga_inst/sync_inst/r_countH[1]
    SLICE_X58Y102        FDCE                                         r  vga_inst/sync_inst/r_countH_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHz_CLK_DIV rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     0.898    div_inst/inst/CLK_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  div_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    div_inst/inst/CLK_25MHz_CLK_DIV
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div_inst/inst/clkout3_buf/O
                         net (fo=146, routed)         0.833     0.835    vga_inst/sync_inst/CLK_25MHz
    SLICE_X58Y102        FDCE                                         r  vga_inst/sync_inst/r_countH_reg[1]/C
                         clock pessimism             -0.271     0.565    
    SLICE_X58Y102        FDCE (Hold_fdce_C_D)         0.131     0.696    vga_inst/sync_inst/r_countH_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25MHz_CLK_DIV
Waveform(ns):       { 0.000 19.907 }
Period(ns):         39.815
Sources:            { div_inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.815      36.923     RAMB36_X3Y23     sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.815      36.923     RAMB36_X1Y22     sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.815      36.923     RAMB36_X2Y14     sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.815      36.923     RAMB36_X3Y14     sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.815      36.923     RAMB36_X1Y23     sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.815      36.923     RAMB36_X2Y15     sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.815      36.923     RAMB36_X3Y15     sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.815      36.923     RAMB36_X3Y10     sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.815      36.923     RAMB36_X2Y8      sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.815      36.923     RAMB36_X3Y12     sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       39.815      173.545    MMCME2_ADV_X0Y0  div_inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.907      19.407     SLICE_X56Y101    vga_inst/sync_inst/r_countH_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.907      19.407     SLICE_X57Y101    vga_inst/sync_inst/r_countH_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.907      19.407     SLICE_X56Y101    vga_inst/sync_inst/r_countH_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.907      19.407     SLICE_X57Y101    vga_inst/sync_inst/r_countH_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.907      19.407     SLICE_X72Y69     sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_63_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.907      19.407     SLICE_X66Y61     sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_70_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.907      19.407     SLICE_X55Y103    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.907      19.407     SLICE_X55Y103    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.907      19.407     SLICE_X55Y103    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.907      19.407     SLICE_X55Y103    sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.907      19.407     SLICE_X66Y98     sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/sdram_inst/sdram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_56_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.907      19.407     SLICE_X58Y102    vga_inst/sync_inst/r_countH_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.907      19.407     SLICE_X55Y101    vga_inst/sync_inst/r_countH_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.907      19.407     SLICE_X58Y102    vga_inst/sync_inst/r_countH_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.907      19.407     SLICE_X59Y100    vga_inst/sync_inst/r_countH_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.907      19.407     SLICE_X59Y100    vga_inst/sync_inst/r_countH_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.907      19.407     SLICE_X56Y101    vga_inst/sync_inst/r_countH_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.907      19.407     SLICE_X57Y101    vga_inst/sync_inst/r_countH_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.907      19.407     SLICE_X56Y101    vga_inst/sync_inst/r_countH_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.907      19.407     SLICE_X55Y101    vga_inst/sync_inst/r_countH_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CLK_DIV
  To Clock:  clkfbout_CLK_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CLK_DIV
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { div_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    div_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  div_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  div_inst/inst/mmcm_adv_inst/CLKFBOUT



