from jsm crux cit.cornell.edu jason s macdonald subject re lc ram upgrad slow douc tfsquad.mn.org andrew gewek write i cannot speak dale i am quit sure macintosh us full bit bit data path it full advantag run fast two four pin simm would on pin simm now mai longword access assum bit data path here get first byte from first simm second byte from second so would mean each longword memori actual split among four simm on each byte other hand could simm interleav word longword just byte could success memori memori control deal eight bit data path each on ha i suspect though interleav some extent so bit can read written onc would indic byte level interleav i am confus new machin longword interleav two pin simm same sort although seem same sort idea you get essenti bit data path ro excus me ram instead just bit on ye cpu can't handl when write success address speed someth up so dale am i right pin simm interleav byte allow full data bu common usenet me particular am i clueless everyon els what conclus can drawn from i'm try figur out what kind memori configur lc iii bit datapath would fastest ani idea thank jason macdonald jason scott macdonald jsm cornell.edu jsm crux cit.cornell.edu technolog suffici advanc indistinguish from magic cat exist so we arthur c clark mai caress lion 