;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -4, <-20
	MOV @-127, 100
	SUB 0, 0
	MOV @-127, 100
	ADD <300, 90
	SPL 0, <-742
	SPL 0, <-742
	MOV -17, <-32
	SUB 28, 1
	MOV @-127, 100
	CMP 210, 70
	DJN -81, @-90
	CMP 210, 70
	SUB -7, <-126
	SUB 0, 0
	SUB 0, 0
	ADD <127, @106
	JMZ @11, <0
	DJN -81, @-90
	SUB @1, 0
	SUB #121, <103
	SLT 8, <0
	CMP 31, @14
	CMP 31, @14
	SLT 8, <0
	SLT 8, <0
	DJN -81, @-90
	DJN -81, @-90
	SUB #121, <103
	SUB 0, 600
	SUB <2, @1
	JMN 502, @0
	SUB #101, <-503
	JMN 502, @0
	SLT 10, 20
	SUB #101, <-503
	ADD <127, @136
	ADD <127, @136
	SUB #121, <103
	SUB 0, @2
	SUB #11, 0
	ADD 10, 0
	SUB 1, 20
	SUB @0, @2
	SPL 100, 200
	ADD <127, @106
	ADD <127, @106
	MOV -4, <-20
	CMP -207, <-126
	MOV -4, <-20
