// Generated on 23/04/2021 13:41:04 with get_reg_fields_zephyr.py, git rev 1ef89dd
#ifndef NVME_REG_FIELDS_H
#define NVME_REG_FIELDS_H

#define NVME_TC_REG_CAP_0_TO_MASK	0xff
#define NVME_TC_REG_CAP_0_TO_SHIFT	24
#define NVME_TC_REG_CAP_0_Reserved_2_MASK	0x1f
#define NVME_TC_REG_CAP_0_Reserved_2_SHIFT	19
#define NVME_TC_REG_CAP_0_AMS_MASK	0x3
#define NVME_TC_REG_CAP_0_AMS_SHIFT	17
#define NVME_TC_REG_CAP_0_CQR	(1<<16)
#define NVME_TC_REG_CAP_0_MQES_MASK	0xffff
#define NVME_TC_REG_CAP_0_MQES_SHIFT	0
#define NVME_TC_REG_CAP_1_Reserved_0_MASK	0x3f
#define NVME_TC_REG_CAP_1_Reserved_0_SHIFT	26
#define NVME_TC_REG_CAP_1_CMBS	(1<<25)
#define NVME_TC_REG_CAP_1_PMRS	(1<<24)
#define NVME_TC_REG_CAP_1_MPSMAX_MASK	0xf
#define NVME_TC_REG_CAP_1_MPSMAX_SHIFT	20
#define NVME_TC_REG_CAP_1_MPSMIN_MASK	0xf
#define NVME_TC_REG_CAP_1_MPSMIN_SHIFT	16
#define NVME_TC_REG_CAP_1_Reserved_1_MASK	0x3
#define NVME_TC_REG_CAP_1_Reserved_1_SHIFT	14
#define NVME_TC_REG_CAP_1_BPS	(1<<13)
#define NVME_TC_REG_CAP_1_CSS_MASK	0xff
#define NVME_TC_REG_CAP_1_CSS_SHIFT	5
#define NVME_TC_REG_CAP_1_NSSRS	(1<<4)
#define NVME_TC_REG_CAP_1_DSTRD_MASK	0xf
#define NVME_TC_REG_CAP_1_DSTRD_SHIFT	0
#define NVME_TC_REG_VS_MJR_MASK	0xffff
#define NVME_TC_REG_VS_MJR_SHIFT	16
#define NVME_TC_REG_VS_MNR_MASK	0xff
#define NVME_TC_REG_VS_MNR_SHIFT	8
#define NVME_TC_REG_VS_TER_MASK	0xff
#define NVME_TC_REG_VS_TER_SHIFT	0
#define NVME_TC_REG_INTMS_IVMS_MASK	0xffffffff
#define NVME_TC_REG_INTMS_IVMS_SHIFT	0
#define NVME_TC_REG_INTMC_IVMC_MASK	0xffffffff
#define NVME_TC_REG_INTMC_IVMC_SHIFT	0
#define NVME_TC_REG_CC_Reserved_0_MASK	0xff
#define NVME_TC_REG_CC_Reserved_0_SHIFT	24
#define NVME_TC_REG_CC_IOCQES_MASK	0xf
#define NVME_TC_REG_CC_IOCQES_SHIFT	20
#define NVME_TC_REG_CC_IOSQES_MASK	0xf
#define NVME_TC_REG_CC_IOSQES_SHIFT	16
#define NVME_TC_REG_CC_SHN_MASK	0x3
#define NVME_TC_REG_CC_SHN_SHIFT	14
#define NVME_TC_REG_CC_AMS_MASK	0x7
#define NVME_TC_REG_CC_AMS_SHIFT	11
#define NVME_TC_REG_CC_MPS_MASK	0xf
#define NVME_TC_REG_CC_MPS_SHIFT	7
#define NVME_TC_REG_CC_CSS_MASK	0x7
#define NVME_TC_REG_CC_CSS_SHIFT	4
#define NVME_TC_REG_CC_Reserved_1_MASK	0x7
#define NVME_TC_REG_CC_Reserved_1_SHIFT	1
#define NVME_TC_REG_CC_EN	(1<<0)
#define NVME_TC_REG_CSTS_Reserved_0_MASK	0x3ffffff
#define NVME_TC_REG_CSTS_Reserved_0_SHIFT	6
#define NVME_TC_REG_CSTS_PP	(1<<5)
#define NVME_TC_REG_CSTS_NSSRO	(1<<4)
#define NVME_TC_REG_CSTS_SHST_MASK	0x3
#define NVME_TC_REG_CSTS_SHST_SHIFT	2
#define NVME_TC_REG_CSTS_CFS	(1<<1)
#define NVME_TC_REG_CSTS_RDY	(1<<0)
#define NVME_TC_REG_NSSR_NSSRC_MASK	0xffffffff
#define NVME_TC_REG_NSSR_NSSRC_SHIFT	0
#define NVME_TC_REG_AQA_Reserved_0_MASK	0xf
#define NVME_TC_REG_AQA_Reserved_0_SHIFT	28
#define NVME_TC_REG_AQA_ACQS_MASK	0xfff
#define NVME_TC_REG_AQA_ACQS_SHIFT	16
#define NVME_TC_REG_AQA_Reserved_1_MASK	0xf
#define NVME_TC_REG_AQA_Reserved_1_SHIFT	12
#define NVME_TC_REG_AQA_ASQS_MASK	0xfff
#define NVME_TC_REG_AQA_ASQS_SHIFT	0
#define NVME_TC_REG_ASQ_0_ASQB_MASK	0xfffff
#define NVME_TC_REG_ASQ_0_ASQB_SHIFT	12
#define NVME_TC_REG_ASQ_0_Reserved_0_MASK	0xfff
#define NVME_TC_REG_ASQ_0_Reserved_0_SHIFT	0
#define NVME_TC_REG_ASQ_1_ASQB_MASK	0xffffffff
#define NVME_TC_REG_ASQ_1_ASQB_SHIFT	0
#define NVME_TC_REG_ACQ_0_ACQB_MASK	0xfffff
#define NVME_TC_REG_ACQ_0_ACQB_SHIFT	12
#define NVME_TC_REG_ACQ_0_Reserved_0_MASK	0xfff
#define NVME_TC_REG_ACQ_0_Reserved_0_SHIFT	0
#define NVME_TC_REG_ACQ_1_ACQB_MASK	0xffffffff
#define NVME_TC_REG_ACQ_1_ACQB_SHIFT	0
#define NVME_TC_REG_CMBLOC_OFST_MASK	0xfffff
#define NVME_TC_REG_CMBLOC_OFST_SHIFT	12
#define NVME_TC_REG_CMBLOC_Reserved_0_MASK	0x7
#define NVME_TC_REG_CMBLOC_Reserved_0_SHIFT	9
#define NVME_TC_REG_CMBLOC_CQDA	(1<<8)
#define NVME_TC_REG_CMBLOC_CDMMMS	(1<<7)
#define NVME_TC_REG_CMBLOC_CDPCILS	(1<<6)
#define NVME_TC_REG_CMBLOC_CDPMLS	(1<<5)
#define NVME_TC_REG_CMBLOC_CQPDS	(1<<4)
#define NVME_TC_REG_CMBLOC_CQMMS	(1<<3)
#define NVME_TC_REG_CMBLOC_BIR_MASK	0x7
#define NVME_TC_REG_CMBLOC_BIR_SHIFT	0
#define NVME_TC_REG_CMBSZ_SZ_MASK	0xfffff
#define NVME_TC_REG_CMBSZ_SZ_SHIFT	12
#define NVME_TC_REG_CMBSZ_SZU_MASK	0xf
#define NVME_TC_REG_CMBSZ_SZU_SHIFT	8
#define NVME_TC_REG_CMBSZ_Reserved_0_MASK	0x7
#define NVME_TC_REG_CMBSZ_Reserved_0_SHIFT	5
#define NVME_TC_REG_CMBSZ_WDS	(1<<4)
#define NVME_TC_REG_CMBSZ_RDS	(1<<3)
#define NVME_TC_REG_CMBSZ_LISTS	(1<<2)
#define NVME_TC_REG_CMBSZ_CQS	(1<<1)
#define NVME_TC_REG_CMBSZ_SQS	(1<<0)
#define NVME_TC_REG_BPINFO_ABPID	(1<<31)
#define NVME_TC_REG_BPINFO_Reserved_0_MASK	0x1f
#define NVME_TC_REG_BPINFO_Reserved_0_SHIFT	26
#define NVME_TC_REG_BPINFO_BRS_MASK	0x3
#define NVME_TC_REG_BPINFO_BRS_SHIFT	24
#define NVME_TC_REG_BPINFO_Reserved_1_MASK	0x1ff
#define NVME_TC_REG_BPINFO_Reserved_1_SHIFT	15
#define NVME_TC_REG_BPINFO_BPSZ_MASK	0x7fff
#define NVME_TC_REG_BPINFO_BPSZ_SHIFT	0
#define NVME_TC_REG_BPRSEL_BPID	(1<<31)
#define NVME_TC_REG_BPRSEL_Reserved_0	(1<<30)
#define NVME_TC_REG_BPRSEL_BPROF_MASK	0xfffff
#define NVME_TC_REG_BPRSEL_BPROF_SHIFT	10
#define NVME_TC_REG_BPRSEL_BPRSZ_MASK	0x3ff
#define NVME_TC_REG_BPRSEL_BPRSZ_SHIFT	0
#define NVME_TC_REG_BPMBL_0_BMBBA_MASK	0xfffff
#define NVME_TC_REG_BPMBL_0_BMBBA_SHIFT	12
#define NVME_TC_REG_BPMBL_0_Reserved_0_MASK	0xfff
#define NVME_TC_REG_BPMBL_0_Reserved_0_SHIFT	0
#define NVME_TC_REG_BPMBL_1_BMBBA_MASK	0xffffffff
#define NVME_TC_REG_BPMBL_1_BMBBA_SHIFT	0
#define NVME_TC_REG_CMBMSC_0_CBA_MASK	0xfffff
#define NVME_TC_REG_CMBMSC_0_CBA_SHIFT	12
#define NVME_TC_REG_CMBMSC_0_Reserved_0_MASK	0x3ff
#define NVME_TC_REG_CMBMSC_0_Reserved_0_SHIFT	2
#define NVME_TC_REG_CMBMSC_0_CMSE	(1<<1)
#define NVME_TC_REG_CMBMSC_0_CRE	(1<<0)
#define NVME_TC_REG_CMBMSC_1_CBA_MASK	0xffffffff
#define NVME_TC_REG_CMBMSC_1_CBA_SHIFT	0
#define NVME_TC_REG_CMBSTS_Reserved_0_MASK	0x7fffffff
#define NVME_TC_REG_CMBSTS_Reserved_0_SHIFT	1
#define NVME_TC_REG_CMBSTS_CBAI	(1<<0)
#define NVME_TC_REG_PMRCAP_Reserved_0_MASK	0x7f
#define NVME_TC_REG_PMRCAP_Reserved_0_SHIFT	25
#define NVME_TC_REG_PMRCAP_CMSS	(1<<24)
#define NVME_TC_REG_PMRCAP_PMRTO_MASK	0xff
#define NVME_TC_REG_PMRCAP_PMRTO_SHIFT	16
#define NVME_TC_REG_PMRCAP_Reserved_1_MASK	0x3
#define NVME_TC_REG_PMRCAP_Reserved_1_SHIFT	14
#define NVME_TC_REG_PMRCAP_PMRWBM_MASK	0xf
#define NVME_TC_REG_PMRCAP_PMRWBM_SHIFT	10
#define NVME_TC_REG_PMRCAP_PMRTU_MASK	0x3
#define NVME_TC_REG_PMRCAP_PMRTU_SHIFT	8
#define NVME_TC_REG_PMRCAP_BIR_MASK	0x7
#define NVME_TC_REG_PMRCAP_BIR_SHIFT	5
#define NVME_TC_REG_PMRCAP_WDS	(1<<4)
#define NVME_TC_REG_PMRCAP_RDS	(1<<3)
#define NVME_TC_REG_PMRCAP_Reserved_2_MASK	0x7
#define NVME_TC_REG_PMRCAP_Reserved_2_SHIFT	0
#define NVME_TC_REG_PMRCTL_Reserved_0_MASK	0x7fffffff
#define NVME_TC_REG_PMRCTL_Reserved_0_SHIFT	1
#define NVME_TC_REG_PMRCTL_EN	(1<<0)
#define NVME_TC_REG_PMRSTS_Reserved_0_MASK	0x7ffff
#define NVME_TC_REG_PMRSTS_Reserved_0_SHIFT	13
#define NVME_TC_REG_PMRSTS_CBAI	(1<<12)
#define NVME_TC_REG_PMRSTS_HSTS_MASK	0x7
#define NVME_TC_REG_PMRSTS_HSTS_SHIFT	9
#define NVME_TC_REG_PMRSTS_NRDY	(1<<8)
#define NVME_TC_REG_PMRSTS_ERR_MASK	0xff
#define NVME_TC_REG_PMRSTS_ERR_SHIFT	0
#define NVME_TC_REG_PMREBS_PMRWBZ_MASK	0xffffff
#define NVME_TC_REG_PMREBS_PMRWBZ_SHIFT	8
#define NVME_TC_REG_PMREBS_Reserved_0_MASK	0x7
#define NVME_TC_REG_PMREBS_Reserved_0_SHIFT	5
#define NVME_TC_REG_PMREBS_RBB	(1<<4)
#define NVME_TC_REG_PMREBS_PMRSZU_MASK	0xf
#define NVME_TC_REG_PMREBS_PMRSZU_SHIFT	0
#define NVME_TC_REG_PMRSWTP_PMRSWTV_MASK	0xffffff
#define NVME_TC_REG_PMRSWTP_PMRSWTV_SHIFT	8
#define NVME_TC_REG_PMRSWTP_Reserved_0_MASK	0xf
#define NVME_TC_REG_PMRSWTP_Reserved_0_SHIFT	4
#define NVME_TC_REG_PMRSWTP_PMRSWTU_MASK	0xf
#define NVME_TC_REG_PMRSWTP_PMRSWTU_SHIFT	0
#define NVME_TC_REG_PMRMSC_0_CBA_MASK	0xfffff
#define NVME_TC_REG_PMRMSC_0_CBA_SHIFT	12
#define NVME_TC_REG_PMRMSC_0_Reserved_0_MASK	0x3ff
#define NVME_TC_REG_PMRMSC_0_Reserved_0_SHIFT	2
#define NVME_TC_REG_PMRMSC_0_CMSE	(1<<1)
#define NVME_TC_REG_PMRMSC_0_Reserved_1	(1<<0)
#define NVME_TC_REG_PMRMSC_1_CBA_MASK	0xffffffff
#define NVME_TC_REG_PMRMSC_1_CBA_SHIFT	0
#define NVME_TC_REG_SQ0TDBL_Reserved_0_MASK	0xffff
#define NVME_TC_REG_SQ0TDBL_Reserved_0_SHIFT	16
#define NVME_TC_REG_SQ0TDBL_SQT_MASK	0xffff
#define NVME_TC_REG_SQ0TDBL_SQT_SHIFT	0

#endif
