 
****************************************
Report : qor
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:40:05 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:          2.61
  Critical Path Slack:          -1.66
  Critical Path Clk Period:      1.15
  Total Negative Slack:        -97.45
  No. of Violating Paths:       64.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1750
  Buf/Inv Cell Count:             244
  Buf Cell Count:                  19
  Inv Cell Count:                 225
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1555
  Sequential Cell Count:          195
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3248.468617
  Noncombinational Area:  1290.034986
  Buf/Inv Area:            348.177282
  Total Buffer Area:            55.40
  Total Inverter Area:         292.77
  Macro/Black Box Area:      0.000000
  Net Area:               1092.992034
  -----------------------------------
  Cell Area:              4538.503603
  Design Area:            5631.495637


  Design Rules
  -----------------------------------
  Total Number of Nets:          2004
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhel77vdi012

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.30
  Logic Optimization:                  2.83
  Mapping Optimization:               39.57
  -----------------------------------------
  Overall Compile Time:               54.09
  Overall Compile Wall Clock Time:    56.18

  --------------------------------------------------------------------

  Design  WNS: 1.66  TNS: 97.45  Number of Violating Paths: 64


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
