{"Bus 1": {"U BusBar 1": ["U | BusBar-1 | phase: A", "U | BusBar-1 | phase: B", "U | BusBar-1 | phase: C", "U | BusBar-1 | phase: N", "U | BusBar-1 | phase: AB", "U | BusBar-1 | phase: BC", "U | BusBar-1 | phase: CA"], "U CableLine 1": ["U | CableLine-1 | phase: A", "U | CableLine-1 | phase: B", "U | CableLine-1 | phase: C", "U | CableLine-1 | phase: N", "U | CableLine-1 | phase: AB", "U | CableLine-1 | phase: BC", "U | CableLine-1 | phase: CA"], "I phase 1": ["I | Bus-1 | phase: A", "I | Bus-1 | phase: B", "I | Bus-1 | phase: C"], "I zero 1": ["I | Bus-1 | phase: N"], "U_raw BusBar 1": ["U_raw | BusBar-1 | phase: A", "U_raw | BusBar-1 | phase: B", "U_raw | BusBar-1 | phase: C", "U_raw | BusBar-1 | phase: N", "U_raw | BusBar-1 | phase: AB", "U_raw | BusBar-1 | phase: BC", "U_raw | BusBar-1 | phase: CA"], "U_raw CableLine 1": ["U_raw | CableLine-1 | phase: A", "U_raw | CableLine-1 | phase: B", "U_raw | CableLine-1 | phase: C", "U_raw | CableLine-1 | phase: N", "U_raw | CableLine-1 | phase: AB", "U_raw | CableLine-1 | phase: BC", "U_raw | CableLine-1 | phase: CA"], "I_raw phase 1": ["I_raw | Bus-1 | phase: A", "I_raw | Bus-1 | phase: B", "I_raw | Bus-1 | phase: C"], "I_raw zero 1": ["I_raw | Bus-1 | phase: N"]}, "Bus 2": {"U BusBar 2": ["U | BusBar-2 | phase: A", "U | BusBar-2 | phase: B", "U | BusBar-2 | phase: C", "U | BusBar-2 | phase: N", "U | BusBar-2 | phase: AB", "U | BusBar-2 | phase: BC", "U | BusBar-2 | phase: CA"], "U CableLine 2": ["U | CableLine-2 | phase: A", "U | CableLine-2 | phase: B", "U | CableLine-2 | phase: C", "U | CableLine-2 | phase: N", "U | CableLine-2 | phase: AB", "U | CableLine-2 | phase: BC", "U | CableLine-2 | phase: CA"], "I phase 2": ["I | Bus-2 | phase: A", "I | Bus-2 | phase: B", "I | Bus-2 | phase: C"], "I zero 2": ["I | Bus-2 | phase: N"], "U_raw BusBar 2": ["U_raw | BusBar-2 | phase: A", "U_raw | BusBar-2 | phase: B", "U_raw | BusBar-2 | phase: C", "U_raw | BusBar-2 | phase: N", "U_raw | BusBar-2 | phase: AB", "U_raw | BusBar-2 | phase: BC", "U_raw | BusBar-2 | phase: CA"], "U_raw CableLine 2": ["U_raw | CableLine-2 | phase: A", "U_raw | CableLine-2 | phase: B", "U_raw | CableLine-2 | phase: C", "U_raw | CableLine-2 | phase: N", "U_raw | CableLine-2 | phase: AB", "U_raw | CableLine-2 | phase: BC", "U_raw | CableLine-2 | phase: CA"], "I_raw phase 2": ["I_raw | Bus-2 | phase: A", "I_raw | Bus-2 | phase: B", "I_raw | Bus-2 | phase: C"], "I_raw zero 2": ["I_raw | Bus-2 | phase: N"]}, "Bus 3": {"U BusBar 3": ["U | BusBar-3 | phase: A", "U | BusBar-3 | phase: B", "U | BusBar-3 | phase: C", "U | BusBar-3 | phase: N", "U | BusBar-3 | phase: AB", "U | BusBar-3 | phase: BC", "U | BusBar-3 | phase: CA"], "U CableLine 3": ["U | CableLine-3 | phase: A", "U | CableLine-3 | phase: B", "U | CableLine-3 | phase: C", "U | CableLine-3 | phase: N", "U | CableLine-3 | phase: AB", "U | CableLine-3 | phase: BC", "U | CableLine-3 | phase: CA"], "I phase 3": ["I | Bus-3 | phase: A", "I | Bus-3 | phase: B", "I | Bus-3 | phase: C"], "I zero 3": ["I | Bus-3 | phase: N"], "U_raw BusBar 3": ["U_raw | BusBar-3 | phase: A", "U_raw | BusBar-3 | phase: B", "U_raw | BusBar-3 | phase: C", "U_raw | BusBar-3 | phase: N", "U_raw | BusBar-3 | phase: AB", "U_raw | BusBar-3 | phase: BC", "U_raw | BusBar-3 | phase: CA"], "U_raw CableLine 3": ["U_raw | CableLine-3 | phase: A", "U_raw | CableLine-3 | phase: B", "U_raw | CableLine-3 | phase: C", "U_raw | CableLine-3 | phase: N", "U_raw | CableLine-3 | phase: AB", "U_raw | CableLine-3 | phase: BC", "U_raw | CableLine-3 | phase: CA"], "I_raw phase 3": ["I_raw | Bus-3 | phase: A", "I_raw | Bus-3 | phase: B", "I_raw | Bus-3 | phase: C"], "I_raw zero 3": ["I_raw | Bus-3 | phase: N"]}, "Bus 4": {"U BusBar 4": ["U | BusBar-4 | phase: A", "U | BusBar-4 | phase: B", "U | BusBar-4 | phase: C", "U | BusBar-4 | phase: N", "U | BusBar-4 | phase: AB", "U | BusBar-4 | phase: BC", "U | BusBar-4 | phase: CA"], "U CableLine 4": ["U | CableLine-4 | phase: A", "U | CableLine-4 | phase: B", "U | CableLine-4 | phase: C", "U | CableLine-4 | phase: N", "U | CableLine-4 | phase: AB", "U | CableLine-4 | phase: BC", "U | CableLine-4 | phase: CA"], "I phase 4": ["I | Bus-4 | phase: A", "I | Bus-4 | phase: B", "I | Bus-4 | phase: C"], "I zero 4": ["I | Bus-4 | phase: N"], "U_raw BusBar 4": ["U_raw | BusBar-4 | phase: A", "U_raw | BusBar-4 | phase: B", "U_raw | BusBar-4 | phase: C", "U_raw | BusBar-4 | phase: N", "U_raw | BusBar-4 | phase: AB", "U_raw | BusBar-4 | phase: BC", "U_raw | BusBar-4 | phase: CA"], "U_raw CableLine 4": ["U_raw | CableLine-4 | phase: A", "U_raw | CableLine-4 | phase: B", "U_raw | CableLine-4 | phase: C", "U_raw | CableLine-4 | phase: N", "U_raw | CableLine-4 | phase: AB", "U_raw | CableLine-4 | phase: BC", "U_raw | CableLine-4 | phase: CA"], "I_raw phase 4": ["I_raw | Bus-4 | phase: A", "I_raw | Bus-4 | phase: B", "I_raw | Bus-4 | phase: C"], "I_raw zero 4": ["I_raw | Bus-4 | phase: N"]}, "Bus 5": {"U BusBar 5": ["U | BusBar-5 | phase: A", "U | BusBar-5 | phase: B", "U | BusBar-5 | phase: C", "U | BusBar-5 | phase: N", "U | BusBar-5 | phase: AB", "U | BusBar-5 | phase: BC", "U | BusBar-5 | phase: CA"], "U CableLine 5": ["U | CableLine-5 | phase: A", "U | CableLine-5 | phase: B", "U | CableLine-5 | phase: C", "U | CableLine-5 | phase: N", "U | CableLine-5 | phase: AB", "U | CableLine-5 | phase: BC", "U | CableLine-5 | phase: CA"], "I phase 5": ["I | Bus-5 | phase: A", "I | Bus-5 | phase: B", "I | Bus-5 | phase: C"], "I zero 5": ["I | Bus-5 | phase: N"], "U_raw BusBar 5": ["U_raw | BusBar-5 | phase: A", "U_raw | BusBar-5 | phase: B", "U_raw | BusBar-5 | phase: C", "U_raw | BusBar-5 | phase: N", "U_raw | BusBar-5 | phase: AB", "U_raw | BusBar-5 | phase: BC", "U_raw | BusBar-5 | phase: CA"], "U_raw CableLine 5": ["U_raw | CableLine-5 | phase: A", "U_raw | CableLine-5 | phase: B", "U_raw | CableLine-5 | phase: C", "U_raw | CableLine-5 | phase: N", "U_raw | CableLine-5 | phase: AB", "U_raw | CableLine-5 | phase: BC", "U_raw | CableLine-5 | phase: CA"], "I_raw phase 5": ["I_raw | Bus-5 | phase: A", "I_raw | Bus-5 | phase: B", "I_raw | Bus-5 | phase: C"], "I_raw zero 5": ["I_raw | Bus-5 | phase: N"]}, "Bus 6": {"U BusBar 6": ["U | BusBar-6 | phase: A", "U | BusBar-6 | phase: B", "U | BusBar-6 | phase: C", "U | BusBar-6 | phase: N", "U | BusBar-6 | phase: AB", "U | BusBar-6 | phase: BC", "U | BusBar-6 | phase: CA"], "U CableLine 6": ["U | CableLine-6 | phase: A", "U | CableLine-6 | phase: B", "U | CableLine-6 | phase: C", "U | CableLine-6 | phase: N", "U | CableLine-6 | phase: AB", "U | CableLine-6 | phase: BC", "U | CableLine-6 | phase: CA"], "I phase 6": ["I | Bus-6 | phase: A", "I | Bus-6 | phase: B", "I | Bus-6 | phase: C"], "I zero 6": ["I | Bus-6 | phase: N"], "U_raw BusBar 6": ["U_raw | BusBar-6 | phase: A", "U_raw | BusBar-6 | phase: B", "U_raw | BusBar-6 | phase: C", "U_raw | BusBar-6 | phase: N", "U_raw | BusBar-6 | phase: AB", "U_raw | BusBar-6 | phase: BC", "U_raw | BusBar-6 | phase: CA"], "U_raw CableLine 6": ["U_raw | CableLine-6 | phase: A", "U_raw | CableLine-6 | phase: B", "U_raw | CableLine-6 | phase: C", "U_raw | CableLine-6 | phase: N", "U_raw | CableLine-6 | phase: AB", "U_raw | CableLine-6 | phase: BC", "U_raw | CableLine-6 | phase: CA"], "I_raw phase 6": ["I_raw | Bus-6 | phase: A", "I_raw | Bus-6 | phase: B", "I_raw | Bus-6 | phase: C"], "I_raw zero 6": ["I_raw | Bus-6 | phase: N"]}, "Bus 7": {"U BusBar 7": ["U | BusBar-7 | phase: A", "U | BusBar-7 | phase: B", "U | BusBar-7 | phase: C", "U | BusBar-7 | phase: N", "U | BusBar-7 | phase: AB", "U | BusBar-7 | phase: BC", "U | BusBar-7 | phase: CA"], "U CableLine 7": ["U | CableLine-7 | phase: A", "U | CableLine-7 | phase: B", "U | CableLine-7 | phase: C", "U | CableLine-7 | phase: N", "U | CableLine-7 | phase: AB", "U | CableLine-7 | phase: BC", "U | CableLine-7 | phase: CA"], "I phase 7": ["I | Bus-7 | phase: A", "I | Bus-7 | phase: B", "I | Bus-7 | phase: C"], "I zero 7": ["I | Bus-7 | phase: N"], "U_raw BusBar 7": ["U_raw | BusBar-7 | phase: A", "U_raw | BusBar-7 | phase: B", "U_raw | BusBar-7 | phase: C", "U_raw | BusBar-7 | phase: N", "U_raw | BusBar-7 | phase: AB", "U_raw | BusBar-7 | phase: BC", "U_raw | BusBar-7 | phase: CA"], "U_raw CableLine 7": ["U_raw | CableLine-7 | phase: A", "U_raw | CableLine-7 | phase: B", "U_raw | CableLine-7 | phase: C", "U_raw | CableLine-7 | phase: N", "U_raw | CableLine-7 | phase: AB", "U_raw | CableLine-7 | phase: BC", "U_raw | CableLine-7 | phase: CA"], "I_raw phase 7": ["I_raw | Bus-7 | phase: A", "I_raw | Bus-7 | phase: B", "I_raw | Bus-7 | phase: C"], "I_raw zero 7": ["I_raw | Bus-7 | phase: N"]}, "Bus 8": {"U BusBar 8": ["U | BusBar-8 | phase: A", "U | BusBar-8 | phase: B", "U | BusBar-8 | phase: C", "U | BusBar-8 | phase: N", "U | BusBar-8 | phase: AB", "U | BusBar-8 | phase: BC", "U | BusBar-8 | phase: CA"], "U CableLine 8": ["U | CableLine-8 | phase: A", "U | CableLine-8 | phase: B", "U | CableLine-8 | phase: C", "U | CableLine-8 | phase: N", "U | CableLine-8 | phase: AB", "U | CableLine-8 | phase: BC", "U | CableLine-8 | phase: CA"], "I phase 8": ["I | Bus-8 | phase: A", "I | Bus-8 | phase: B", "I | Bus-8 | phase: C"], "I zero 8": ["I | Bus-8 | phase: N"], "U_raw BusBar 8": ["U_raw | BusBar-8 | phase: A", "U_raw | BusBar-8 | phase: B", "U_raw | BusBar-8 | phase: C", "U_raw | BusBar-8 | phase: N", "U_raw | BusBar-8 | phase: AB", "U_raw | BusBar-8 | phase: BC", "U_raw | BusBar-8 | phase: CA"], "U_raw CableLine 8": ["U_raw | CableLine-8 | phase: A", "U_raw | CableLine-8 | phase: B", "U_raw | CableLine-8 | phase: C", "U_raw | CableLine-8 | phase: N", "U_raw | CableLine-8 | phase: AB", "U_raw | CableLine-8 | phase: BC", "U_raw | CableLine-8 | phase: CA"], "I_raw phase 8": ["I_raw | Bus-8 | phase: A", "I_raw | Bus-8 | phase: B", "I_raw | Bus-8 | phase: C"], "I_raw zero 8": ["I_raw | Bus-8 | phase: N"]}, "Bus 9": {"U BusBar 9": ["U | BusBar-9 | phase: A", "U | BusBar-9 | phase: B", "U | BusBar-9 | phase: C", "U | BusBar-9 | phase: N", "U | BusBar-9 | phase: AB", "U | BusBar-9 | phase: BC", "U | BusBar-9 | phase: CA"], "U CableLine 9": ["U | CableLine-9 | phase: A", "U | CableLine-9 | phase: B", "U | CableLine-9 | phase: C", "U | CableLine-9 | phase: N", "U | CableLine-9 | phase: AB", "U | CableLine-9 | phase: BC", "U | CableLine-9 | phase: CA"], "I phase 9": ["I | Bus-9 | phase: A", "I | Bus-9 | phase: B", "I | Bus-9 | phase: C"], "I zero 9": ["I | Bus-9 | phase: N"], "U_raw BusBar 9": ["U_raw | BusBar-9 | phase: A", "U_raw | BusBar-9 | phase: B", "U_raw | BusBar-9 | phase: C", "U_raw | BusBar-9 | phase: N", "U_raw | BusBar-9 | phase: AB", "U_raw | BusBar-9 | phase: BC", "U_raw | BusBar-9 | phase: CA"], "U_raw CableLine 9": ["U_raw | CableLine-9 | phase: A", "U_raw | CableLine-9 | phase: B", "U_raw | CableLine-9 | phase: C", "U_raw | CableLine-9 | phase: N", "U_raw | CableLine-9 | phase: AB", "U_raw | CableLine-9 | phase: BC", "U_raw | CableLine-9 | phase: CA"], "I_raw phase 9": ["I_raw | Bus-9 | phase: A", "I_raw | Bus-9 | phase: B", "I_raw | Bus-9 | phase: C"], "I_raw zero 9": ["I_raw | Bus-9 | phase: N"]}, "Bus 10": {"U BusBar 10": ["U | BusBar-10 | phase: A", "U | BusBar-10 | phase: B", "U | BusBar-10 | phase: C", "U | BusBar-10 | phase: N", "U | BusBar-10 | phase: AB", "U | BusBar-10 | phase: BC", "U | BusBar-10 | phase: CA"], "U CableLine 10": ["U | CableLine-10 | phase: A", "U | CableLine-10 | phase: B", "U | CableLine-10 | phase: C", "U | CableLine-10 | phase: N", "U | CableLine-10 | phase: AB", "U | CableLine-10 | phase: BC", "U | CableLine-10 | phase: CA"], "I phase 10": ["I | Bus-10 | phase: A", "I | Bus-10 | phase: B", "I | Bus-10 | phase: C"], "I zero 10": ["I | Bus-10 | phase: N"], "U_raw BusBar 10": ["U_raw | BusBar-10 | phase: A", "U_raw | BusBar-10 | phase: B", "U_raw | BusBar-10 | phase: C", "U_raw | BusBar-10 | phase: N", "U_raw | BusBar-10 | phase: AB", "U_raw | BusBar-10 | phase: BC", "U_raw | BusBar-10 | phase: CA"], "U_raw CableLine 10": ["U_raw | CableLine-10 | phase: A", "U_raw | CableLine-10 | phase: B", "U_raw | CableLine-10 | phase: C", "U_raw | CableLine-10 | phase: N", "U_raw | CableLine-10 | phase: AB", "U_raw | CableLine-10 | phase: BC", "U_raw | CableLine-10 | phase: CA"], "I_raw phase 10": ["I_raw | Bus-10 | phase: A", "I_raw | Bus-10 | phase: B", "I_raw | Bus-10 | phase: C"], "I_raw zero 10": ["I_raw | Bus-10 | phase: N"]}, "Bus 11": {"U BusBar 11": ["U | BusBar-11 | phase: A", "U | BusBar-11 | phase: B", "U | BusBar-11 | phase: C", "U | BusBar-11 | phase: N", "U | BusBar-11 | phase: AB", "U | BusBar-11 | phase: BC", "U | BusBar-11 | phase: CA"], "U CableLine 11": ["U | CableLine-11 | phase: A", "U | CableLine-11 | phase: B", "U | CableLine-11 | phase: C", "U | CableLine-11 | phase: N", "U | CableLine-11 | phase: AB", "U | CableLine-11 | phase: BC", "U | CableLine-11 | phase: CA"], "I phase 11": ["I | Bus-11 | phase: A", "I | Bus-11 | phase: B", "I | Bus-11 | phase: C"], "I zero 11": ["I | Bus-11 | phase: N"], "U_raw BusBar 11": ["U_raw | BusBar-11 | phase: A", "U_raw | BusBar-11 | phase: B", "U_raw | BusBar-11 | phase: C", "U_raw | BusBar-11 | phase: N", "U_raw | BusBar-11 | phase: AB", "U_raw | BusBar-11 | phase: BC", "U_raw | BusBar-11 | phase: CA"], "U_raw CableLine 11": ["U_raw | CableLine-11 | phase: A", "U_raw | CableLine-11 | phase: B", "U_raw | CableLine-11 | phase: C", "U_raw | CableLine-11 | phase: N", "U_raw | CableLine-11 | phase: AB", "U_raw | CableLine-11 | phase: BC", "U_raw | CableLine-11 | phase: CA"], "I_raw phase 11": ["I_raw | Bus-11 | phase: A", "I_raw | Bus-11 | phase: B", "I_raw | Bus-11 | phase: C"], "I_raw zero 11": ["I_raw | Bus-11 | phase: N"]}, "Bus 12": {"U BusBar 12": ["U | BusBar-12 | phase: A", "U | BusBar-12 | phase: B", "U | BusBar-12 | phase: C", "U | BusBar-12 | phase: N", "U | BusBar-12 | phase: AB", "U | BusBar-12 | phase: BC", "U | BusBar-12 | phase: CA"], "U CableLine 12": ["U | CableLine-12 | phase: A", "U | CableLine-12 | phase: B", "U | CableLine-12 | phase: C", "U | CableLine-12 | phase: N", "U | CableLine-12 | phase: AB", "U | CableLine-12 | phase: BC", "U | CableLine-12 | phase: CA"], "I phase 12": ["I | Bus-12 | phase: A", "I | Bus-12 | phase: B", "I | Bus-12 | phase: C"], "I zero 12": ["I | Bus-12 | phase: N"], "U_raw BusBar 12": ["U_raw | BusBar-12 | phase: A", "U_raw | BusBar-12 | phase: B", "U_raw | BusBar-12 | phase: C", "U_raw | BusBar-12 | phase: N", "U_raw | BusBar-12 | phase: AB", "U_raw | BusBar-12 | phase: BC", "U_raw | BusBar-12 | phase: CA"], "U_raw CableLine 12": ["U_raw | CableLine-12 | phase: A", "U_raw | CableLine-12 | phase: B", "U_raw | CableLine-12 | phase: C", "U_raw | CableLine-12 | phase: N", "U_raw | CableLine-12 | phase: AB", "U_raw | CableLine-12 | phase: BC", "U_raw | CableLine-12 | phase: CA"], "I_raw phase 12": ["I_raw | Bus-12 | phase: A", "I_raw | Bus-12 | phase: B", "I_raw | Bus-12 | phase: C"], "I_raw zero 12": ["I_raw | Bus-12 | phase: N"]}, "Bus 13": {"U BusBar 13": ["U | BusBar-13 | phase: A", "U | BusBar-13 | phase: B", "U | BusBar-13 | phase: C", "U | BusBar-13 | phase: N", "U | BusBar-13 | phase: AB", "U | BusBar-13 | phase: BC", "U | BusBar-13 | phase: CA"], "U CableLine 13": ["U | CableLine-13 | phase: A", "U | CableLine-13 | phase: B", "U | CableLine-13 | phase: C", "U | CableLine-13 | phase: N", "U | CableLine-13 | phase: AB", "U | CableLine-13 | phase: BC", "U | CableLine-13 | phase: CA"], "I phase 13": ["I | Bus-13 | phase: A", "I | Bus-13 | phase: B", "I | Bus-13 | phase: C"], "I zero 13": ["I | Bus-13 | phase: N"], "U_raw BusBar 13": ["U_raw | BusBar-13 | phase: A", "U_raw | BusBar-13 | phase: B", "U_raw | BusBar-13 | phase: C", "U_raw | BusBar-13 | phase: N", "U_raw | BusBar-13 | phase: AB", "U_raw | BusBar-13 | phase: BC", "U_raw | BusBar-13 | phase: CA"], "U_raw CableLine 13": ["U_raw | CableLine-13 | phase: A", "U_raw | CableLine-13 | phase: B", "U_raw | CableLine-13 | phase: C", "U_raw | CableLine-13 | phase: N", "U_raw | CableLine-13 | phase: AB", "U_raw | CableLine-13 | phase: BC", "U_raw | CableLine-13 | phase: CA"], "I_raw phase 13": ["I_raw | Bus-13 | phase: A", "I_raw | Bus-13 | phase: B", "I_raw | Bus-13 | phase: C"], "I_raw zero 13": ["I_raw | Bus-13 | phase: N"]}, "Bus 14": {"U BusBar 14": ["U | BusBar-14 | phase: A", "U | BusBar-14 | phase: B", "U | BusBar-14 | phase: C", "U | BusBar-14 | phase: N", "U | BusBar-14 | phase: AB", "U | BusBar-14 | phase: BC", "U | BusBar-14 | phase: CA"], "U CableLine 14": ["U | CableLine-14 | phase: A", "U | CableLine-14 | phase: B", "U | CableLine-14 | phase: C", "U | CableLine-14 | phase: N", "U | CableLine-14 | phase: AB", "U | CableLine-14 | phase: BC", "U | CableLine-14 | phase: CA"], "I phase 14": ["I | Bus-14 | phase: A", "I | Bus-14 | phase: B", "I | Bus-14 | phase: C"], "I zero 14": ["I | Bus-14 | phase: N"], "U_raw BusBar 14": ["U_raw | BusBar-14 | phase: A", "U_raw | BusBar-14 | phase: B", "U_raw | BusBar-14 | phase: C", "U_raw | BusBar-14 | phase: N", "U_raw | BusBar-14 | phase: AB", "U_raw | BusBar-14 | phase: BC", "U_raw | BusBar-14 | phase: CA"], "U_raw CableLine 14": ["U_raw | CableLine-14 | phase: A", "U_raw | CableLine-14 | phase: B", "U_raw | CableLine-14 | phase: C", "U_raw | CableLine-14 | phase: N", "U_raw | CableLine-14 | phase: AB", "U_raw | CableLine-14 | phase: BC", "U_raw | CableLine-14 | phase: CA"], "I_raw phase 14": ["I_raw | Bus-14 | phase: A", "I_raw | Bus-14 | phase: B", "I_raw | Bus-14 | phase: C"], "I_raw zero 14": ["I_raw | Bus-14 | phase: N"]}, "Bus 15": {"U BusBar 15": ["U | BusBar-15 | phase: A", "U | BusBar-15 | phase: B", "U | BusBar-15 | phase: C", "U | BusBar-15 | phase: N", "U | BusBar-15 | phase: AB", "U | BusBar-15 | phase: BC", "U | BusBar-15 | phase: CA"], "U CableLine 15": ["U | CableLine-15 | phase: A", "U | CableLine-15 | phase: B", "U | CableLine-15 | phase: C", "U | CableLine-15 | phase: N", "U | CableLine-15 | phase: AB", "U | CableLine-15 | phase: BC", "U | CableLine-15 | phase: CA"], "I phase 15": ["I | Bus-15 | phase: A", "I | Bus-15 | phase: B", "I | Bus-15 | phase: C"], "I zero 15": ["I | Bus-15 | phase: N"], "U_raw BusBar 15": ["U_raw | BusBar-15 | phase: A", "U_raw | BusBar-15 | phase: B", "U_raw | BusBar-15 | phase: C", "U_raw | BusBar-15 | phase: N", "U_raw | BusBar-15 | phase: AB", "U_raw | BusBar-15 | phase: BC", "U_raw | BusBar-15 | phase: CA"], "U_raw CableLine 15": ["U_raw | CableLine-15 | phase: A", "U_raw | CableLine-15 | phase: B", "U_raw | CableLine-15 | phase: C", "U_raw | CableLine-15 | phase: N", "U_raw | CableLine-15 | phase: AB", "U_raw | CableLine-15 | phase: BC", "U_raw | CableLine-15 | phase: CA"], "I_raw phase 15": ["I_raw | Bus-15 | phase: A", "I_raw | Bus-15 | phase: B", "I_raw | Bus-15 | phase: C"], "I_raw zero 15": ["I_raw | Bus-15 | phase: N"]}, "Bus 16": {"U BusBar 16": ["U | BusBar-16 | phase: A", "U | BusBar-16 | phase: B", "U | BusBar-16 | phase: C", "U | BusBar-16 | phase: N", "U | BusBar-16 | phase: AB", "U | BusBar-16 | phase: BC", "U | BusBar-16 | phase: CA"], "U CableLine 16": ["U | CableLine-16 | phase: A", "U | CableLine-16 | phase: B", "U | CableLine-16 | phase: C", "U | CableLine-16 | phase: N", "U | CableLine-16 | phase: AB", "U | CableLine-16 | phase: BC", "U | CableLine-16 | phase: CA"], "I phase 16": ["I | Bus-16 | phase: A", "I | Bus-16 | phase: B", "I | Bus-16 | phase: C"], "I zero 16": ["I | Bus-16 | phase: N"], "U_raw BusBar 16": ["U_raw | BusBar-16 | phase: A", "U_raw | BusBar-16 | phase: B", "U_raw | BusBar-16 | phase: C", "U_raw | BusBar-16 | phase: N", "U_raw | BusBar-16 | phase: AB", "U_raw | BusBar-16 | phase: BC", "U_raw | BusBar-16 | phase: CA"], "U_raw CableLine 16": ["U_raw | CableLine-16 | phase: A", "U_raw | CableLine-16 | phase: B", "U_raw | CableLine-16 | phase: C", "U_raw | CableLine-16 | phase: N", "U_raw | CableLine-16 | phase: AB", "U_raw | CableLine-16 | phase: BC", "U_raw | CableLine-16 | phase: CA"], "I_raw phase 16": ["I_raw | Bus-16 | phase: A", "I_raw | Bus-16 | phase: B", "I_raw | Bus-16 | phase: C"], "I_raw zero 16": ["I_raw | Bus-16 | phase: N"]}, "Bus 17": {"U BusBar 17": ["U | BusBar-17 | phase: A", "U | BusBar-17 | phase: B", "U | BusBar-17 | phase: C", "U | BusBar-17 | phase: N", "U | BusBar-17 | phase: AB", "U | BusBar-17 | phase: BC", "U | BusBar-17 | phase: CA"], "U CableLine 17": ["U | CableLine-17 | phase: A", "U | CableLine-17 | phase: B", "U | CableLine-17 | phase: C", "U | CableLine-17 | phase: N", "U | CableLine-17 | phase: AB", "U | CableLine-17 | phase: BC", "U | CableLine-17 | phase: CA"], "I phase 17": ["I | Bus-17 | phase: A", "I | Bus-17 | phase: B", "I | Bus-17 | phase: C"], "I zero 17": ["I | Bus-17 | phase: N"], "U_raw BusBar 17": ["U_raw | BusBar-17 | phase: A", "U_raw | BusBar-17 | phase: B", "U_raw | BusBar-17 | phase: C", "U_raw | BusBar-17 | phase: N", "U_raw | BusBar-17 | phase: AB", "U_raw | BusBar-17 | phase: BC", "U_raw | BusBar-17 | phase: CA"], "U_raw CableLine 17": ["U_raw | CableLine-17 | phase: A", "U_raw | CableLine-17 | phase: B", "U_raw | CableLine-17 | phase: C", "U_raw | CableLine-17 | phase: N", "U_raw | CableLine-17 | phase: AB", "U_raw | CableLine-17 | phase: BC", "U_raw | CableLine-17 | phase: CA"], "I_raw phase 17": ["I_raw | Bus-17 | phase: A", "I_raw | Bus-17 | phase: B", "I_raw | Bus-17 | phase: C"], "I_raw zero 17": ["I_raw | Bus-17 | phase: N"]}, "Bus 18": {"U BusBar 18": ["U | BusBar-18 | phase: A", "U | BusBar-18 | phase: B", "U | BusBar-18 | phase: C", "U | BusBar-18 | phase: N", "U | BusBar-18 | phase: AB", "U | BusBar-18 | phase: BC", "U | BusBar-18 | phase: CA"], "U CableLine 18": ["U | CableLine-18 | phase: A", "U | CableLine-18 | phase: B", "U | CableLine-18 | phase: C", "U | CableLine-18 | phase: N", "U | CableLine-18 | phase: AB", "U | CableLine-18 | phase: BC", "U | CableLine-18 | phase: CA"], "I phase 18": ["I | Bus-18 | phase: A", "I | Bus-18 | phase: B", "I | Bus-18 | phase: C"], "I zero 18": ["I | Bus-18 | phase: N"], "U_raw BusBar 18": ["U_raw | BusBar-18 | phase: A", "U_raw | BusBar-18 | phase: B", "U_raw | BusBar-18 | phase: C", "U_raw | BusBar-18 | phase: N", "U_raw | BusBar-18 | phase: AB", "U_raw | BusBar-18 | phase: BC", "U_raw | BusBar-18 | phase: CA"], "U_raw CableLine 18": ["U_raw | CableLine-18 | phase: A", "U_raw | CableLine-18 | phase: B", "U_raw | CableLine-18 | phase: C", "U_raw | CableLine-18 | phase: N", "U_raw | CableLine-18 | phase: AB", "U_raw | CableLine-18 | phase: BC", "U_raw | CableLine-18 | phase: CA"], "I_raw phase 18": ["I_raw | Bus-18 | phase: A", "I_raw | Bus-18 | phase: B", "I_raw | Bus-18 | phase: C"], "I_raw zero 18": ["I_raw | Bus-18 | phase: N"]}, "Diff current": {"Diff 1": ["I | dif-1 | phase: A", "I | dif-1 | phase: B", "I | dif-1 | phase: C", "I | braking-1 | phase: A", "I | braking-1 | phase: B", "I | braking-1 | phase: C"]}}