// generated by newgenasym  Tue Mar 27 11:57:44 2018


module \1324ps3h4  (get1, get2, in_f1, in_f2, out_if1, out_if2);
    inout get1;
    inout get2;
    inout in_f1;
    inout in_f2;
    inout out_if1;
    inout out_if2;


    initial
        begin
        end

endmodule
