  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component '/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=winograd.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/winograd.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=winograd_test.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file '/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/winograd_test.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=winograd' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xcvu440_CIV-flgb2377-1-i' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcvu440_CIV-flgb2377-1-i'
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1.18 seconds. CPU system time: 0.22 seconds. Elapsed time: 1.38 seconds; current allocated memory: 244.250 MB.
INFO: [HLS 200-10] Analyzing design file 'winograd.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.23 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.44 seconds; current allocated memory: 246.402 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 543 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,133 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 413 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 413 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 410 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 310 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 233 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 233 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 233 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 226 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 222 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 278 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 262 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 273 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 284 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-186] Unrolling loop 'write_y' (winograd.cpp:120:5) in function 'winograd' completely with a factor of 2 (winograd.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_4' (winograd.cpp:122:20) in function 'winograd' completely with a factor of 2 (winograd.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_3' (winograd.cpp:109:27) in function 'winograd' completely with a factor of 2 (winograd.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'compute_M' (winograd.cpp:98:5) in function 'winograd' completely with a factor of 4 (winograd.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_100_2' (winograd.cpp:100:20) in function 'winograd' completely with a factor of 4 (winograd.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'compute_V' (winograd.cpp:88:5) in function 'winograd' completely with a factor of 4 (winograd.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'compute_Bd' (winograd.cpp:78:5) in function 'winograd' completely with a factor of 4 (winograd.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'compute_U' (winograd.cpp:68:5) in function 'winograd' completely with a factor of 4 (winograd.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'compute_Gg' (winograd.cpp:55:5) in function 'winograd' completely with a factor of 4 (winograd.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_1' (winograd.cpp:57:19) in function 'winograd' completely with a factor of 3 (winograd.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'g': Complete partitioning on dimension 2. (winograd.cpp:13:8)
INFO: [HLS 214-248] Applying array_partition to 'd': Complete partitioning on dimension 1. (winograd.cpp:14:11)
INFO: [HLS 214-248] Applying array_partition to 'Y': Complete partitioning on dimension 1. (winograd.cpp:20:11)
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_g> at winograd.cpp:34:1 
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_d> at winograd.cpp:45:1 
INFO: [HLS 214-376] automatically set the pipeline for Loop< compute_Y> at winograd.cpp:108:5 
INFO: [HLS 214-421] Automatically partitioning small array 'g' completely based on array size. (winograd.cpp:13:8)
INFO: [HLS 214-421] Automatically partitioning small array 'd' completely based on array size. (winograd.cpp:14:11)
INFO: [HLS 214-421] Automatically partitioning small array 'Y' completely based on array size. (winograd.cpp:20:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'g_0' due to pipeline pragma (winograd.cpp:13:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'g_1' due to pipeline pragma (winograd.cpp:13:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'g_2' due to pipeline pragma (winograd.cpp:13:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'd_0' due to pipeline pragma (winograd.cpp:14:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'd_1' due to pipeline pragma (winograd.cpp:14:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'd_2' due to pipeline pragma (winograd.cpp:14:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'd_3' due to pipeline pragma (winograd.cpp:14:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Y_0' due to pipeline pragma (winograd.cpp:20:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Y_1' due to pipeline pragma (winograd.cpp:20:11)
INFO: [HLS 214-248] Applying array_partition to 'g_0': Complete partitioning on dimension 1. (winograd.cpp:13:8)
INFO: [HLS 214-248] Applying array_partition to 'g_1': Complete partitioning on dimension 1. (winograd.cpp:13:8)
INFO: [HLS 214-248] Applying array_partition to 'g_2': Complete partitioning on dimension 1. (winograd.cpp:13:8)
INFO: [HLS 214-248] Applying array_partition to 'd_0': Complete partitioning on dimension 1. (winograd.cpp:14:11)
INFO: [HLS 214-248] Applying array_partition to 'd_1': Complete partitioning on dimension 1. (winograd.cpp:14:11)
INFO: [HLS 214-248] Applying array_partition to 'd_2': Complete partitioning on dimension 1. (winograd.cpp:14:11)
INFO: [HLS 214-248] Applying array_partition to 'd_3': Complete partitioning on dimension 1. (winograd.cpp:14:11)
INFO: [HLS 214-248] Applying array_partition to 'Y_0': Complete partitioning on dimension 1. (winograd.cpp:20:11)
INFO: [HLS 214-248] Applying array_partition to 'Y_1': Complete partitioning on dimension 1. (winograd.cpp:20:11)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 in loop 'read_g'(winograd.cpp:34:1) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (winograd.cpp:34:1)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'read_d'(winograd.cpp:45:1) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (winograd.cpp:45:1)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (winograd.cpp:127:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.45 seconds. CPU system time: 0.29 seconds. Elapsed time: 7.45 seconds; current allocated memory: 249.020 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 249.020 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 249.434 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 249.434 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (winograd.cpp:108:14) to (winograd.cpp:108:5) in function 'winograd'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 272.035 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 291.461 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'winograd' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'winograd_Pipeline_read_g' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_g'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'read_g'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 292.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 292.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'winograd_Pipeline_read_d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_d'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'read_d'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 292.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 292.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'winograd_Pipeline_compute_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'compute_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 292.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 292.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'winograd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 293.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 293.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'winograd_Pipeline_read_g' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'winograd_Pipeline_read_g' pipeline 'read_g' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_g/m_axi_gmem_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_g/m_axi_gmem_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_g/m_axi_gmem_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_g/m_axi_gmem_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_g/m_axi_gmem_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_g/m_axi_gmem_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_g/m_axi_gmem_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_g/m_axi_gmem_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_g/m_axi_gmem_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_g/m_axi_gmem_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_g/m_axi_gmem_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_g/m_axi_gmem_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'winograd_Pipeline_read_g'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 293.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'winograd_Pipeline_read_d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'winograd_Pipeline_read_d' pipeline 'read_d' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_d/m_axi_gmem_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_d/m_axi_gmem_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_d/m_axi_gmem_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_d/m_axi_gmem_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_d/m_axi_gmem_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_d/m_axi_gmem_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_d/m_axi_gmem_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_d/m_axi_gmem_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_d/m_axi_gmem_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_d/m_axi_gmem_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_d/m_axi_gmem_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_d/m_axi_gmem_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'winograd_Pipeline_read_d'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 295.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'winograd_Pipeline_compute_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'winograd_Pipeline_compute_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 298.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'winograd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'winograd/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'winograd/in_g' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'winograd/in_d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'winograd/out_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'winograd' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_g', 'in_d', 'out_y' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'winograd'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 301.547 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 305.949 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 311.457 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for winograd.
INFO: [VLOG 209-307] Generating Verilog RTL for winograd.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112] Total CPU user time: 4.96 seconds. Total CPU system time: 0.82 seconds. Total elapsed time: 10.57 seconds; peak allocated memory: 311.457 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 14s
