[2025-09-15 18:31:53] START suite=spec trace=444.namd-33B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/444.namd-33B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2034383 heartbeat IPC: 4.915 cumulative IPC: 4.915 (Simulation time: 00 hr 00 min 32 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4048946 cumulative IPC: 4.94 (Simulation time: 00 hr 01 min 03 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4048946 cumulative IPC: 4.94 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 4048947 heartbeat IPC: 4.964 cumulative IPC: 5 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 6754788 heartbeat IPC: 3.696 cumulative IPC: 3.696 (Simulation time: 00 hr 01 min 42 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 9453309 heartbeat IPC: 3.706 cumulative IPC: 3.701 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 12231607 heartbeat IPC: 3.599 cumulative IPC: 3.666 (Simulation time: 00 hr 02 min 55 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 14906476 heartbeat IPC: 3.739 cumulative IPC: 3.684 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 17394869 heartbeat IPC: 4.019 cumulative IPC: 3.746 (Simulation time: 00 hr 04 min 09 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 20155081 heartbeat IPC: 3.623 cumulative IPC: 3.725 (Simulation time: 00 hr 04 min 47 sec)
Heartbeat CPU 0 instructions: 90000021 cycles: 22734566 heartbeat IPC: 3.877 cumulative IPC: 3.746 (Simulation time: 00 hr 05 min 23 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 25502256 heartbeat IPC: 3.613 cumulative IPC: 3.729 (Simulation time: 00 hr 06 min 02 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 28120202 heartbeat IPC: 3.82 cumulative IPC: 3.739 (Simulation time: 00 hr 06 min 36 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 26786273 cumulative IPC: 3.733 (Simulation time: 00 hr 07 min 11 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 26786273 cumulative IPC: 3.733 (Simulation time: 00 hr 07 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/444.namd-33B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 3.733 instructions: 100000003 cycles: 26786273
CPU 0 Branch Prediction Accuracy: 96.03% MPKI: 2.201 Average ROB Occupancy at Mispredict: 64.34
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 2.201
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 612166
LQ_STALL: 0
SQ_STALL: 75


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 531.81445
REPLAY_LOAD: 95.11224
NON_REPLAY_LOAD: 3.8962915

== Total ==
ADDR_TRANS: 51586
REPLAY_LOAD: 9321
NON_REPLAY_LOAD: 551259

== Counts ==
ADDR_TRANS: 97
REPLAY_LOAD: 98
NON_REPLAY_LOAD: 141483

cpu0->cpu0_STLB TOTAL        ACCESS:       4562 HIT:       4345 MISS:        217 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:       4562 HIT:       4345 MISS:        217 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 607.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     228470 HIT:     216960 MISS:      11510 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     181385 HIT:     170237 MISS:      11148 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:       9371 HIT:       9329 MISS:         42 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      37365 HIT:      37365 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        349 HIT:         29 MISS:        320 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 83.02 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13674810 HIT:   13674810 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   13674810 HIT:   13674810 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   21485294 HIT:   21116138 MISS:     369156 MSHR_MERGE:     178031
cpu0->cpu0_L1D LOAD         ACCESS:   17245306 HIT:   16922911 MISS:     322395 MSHR_MERGE:     141007
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4239551 HIT:    4193141 MISS:      46410 MSHR_MERGE:      37022
cpu0->cpu0_L1D TRANSLATION  ACCESS:        437 HIT:         86 MISS:        351 MSHR_MERGE:          2
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.06 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11958418 HIT:   11958418 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   11958418 HIT:   11958418 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   20875127 HIT:   20869340 MISS:       5787 MSHR_MERGE:       1225
cpu0->cpu0_DTLB LOAD         ACCESS:   20875127 HIT:   20869340 MISS:       5787 MSHR_MERGE:       1225
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 33.96 cycles
cpu0->LLC TOTAL        ACCESS:      13375 HIT:       5391 MISS:       7984 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      11148 HIT:       3494 MISS:       7654 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:         42 HIT:         31 MISS:         11 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:       1865 HIT:       1865 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        320 HIT:          1 MISS:        319 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 76.21 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1457
  ROW_BUFFER_MISS:       6527
  AVG DBUS CONGESTED CYCLE: 2.617
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       2232
[2025-09-15 18:39:05] END   suite=spec trace=444.namd-33B (rc=0)
