<img src="https://www.openhwgroup.org/images/openhw-landscape.png" width="418px" height="103px" /> <img src="https://www.openhwgroup.org/images/core-v-portrait.png" align="right" width="150px" height="120px"/>

# About OpenHW Group

OpenHW Group is a not-for-profit, global organization driven by its members and individual contributors where hardware and software designers collaborate in the development of open-source cores, related IP, tools and software. OpenHW provides an infrastructure for hosting high quality open-source HW developments in line with industry best practices.
Please see our [website](https://www.openhwgroup.org/) for membership information, latest news, and further resources.

# OpenHW Group CORE-V Family of Open-Source RISC-V Cores

Below is the CORE-V Roadmap of Application class and Embedded class cores. Please see [core-v-cores repo](https://github.com/openhwgroup/core-v-cores) for roadmap details.
<img src="https://github.com/openhwgroup/core-v-cores/blob/master/CV-CORES-Roadmap_2023-03-14.png" align="center" />


# Project Repositories Table of Contents 

| Working Group    				| Repo																			| Description												|      
| --------------------    		| --------------------    														| -------------------- 										|
| Cores TG    					| [Core-v-cores roadmap](https://github.com/openhwgroup/core-v-cores)			|  															|
|								| [CTG meetings and minutes](https://github.com/openhwgroup/programs/tree/master/TGs/cores-task-group)|							|
| 		    					| [CVA6](https://github.com/openhwgroup/cva6)									| 6-stage, application-class core	 						|
|     							| [CVA5](https://github.com/openhwgroup/cva5)									| 5-stage, FPGA-optimized application-class core  |
|     							| [CVW](https://github.com/openhwgroup/cvw)										| 5-stage, application-class core with education focus |
|     							| [CV32E40P](https://github.com/openhwgroup/cv32e40p)							| 4-stage, embedded-class core implementing PULP extensions |
|     							| [CV32E40S](https://github.com/openhwgroup/cv32e40s)							| 4-stage, embedded-class core with security focus |
|     							| [CV32E40X](https://github.com/openhwgroup/cv32e40x)							| 4-stage, embedded-class core supporting X-Interface |
|     							| [CV32E41P](https://github.com/openhwgroup/cv32e41p)							| 4-stage, embedded-class core prototyping Zfinx and Zce |
|     							| [CV32E20](https://github.com/openhwgroup/cve2)							    | 2-stage, embedded-class microcontroller core and core complex |
|     							| [CV-HPDCACHE](https://github.com/openhwgroup/cv-hpdcache)						| High performance L1 Data Cache |
| Verification TG    			| [VTG meetings and minutes](https://github.com/openhwgroup/programs/tree/master/TGs/verification-task-group)|   |
|								| [CORE-V Verif](https://github.com/openhwgroup/core-v-verif)					| Common test bench for OpenHW Cores |
|     							| [FORCE RISC-V](https://github.com/openhwgroup/force-riscv)					| Advanced RISC-V instruction set generator |
|     							| [ARVM](https://github.com/openhwgroup/advanced-riscv-verification-methodologies)					| Advanced RISC-V Verification Methodologies |
| Software TG     				| [SWTG meetings and minutes](https://github.com/openhwgroup/core-v-sw)			|  												|
| 			    				| [CORE-V GNU Tools](https://github.com/openhwgroup/corev-gcc)					| GNU Tools Project for embedded-class CORE-V cores |
| 			    				| [CORE-V LLVM](https://github.com/openhwgroup/corev-llvm-project)				| LLVM Tools Project for embedded-class CORE-V cores |
| 			    				| [CORE-V FreeRTOS Kernel](https://github.com/openhwgroup/core-v-freertos-kernel)				| FreeRTOS Kernel for embedded-class CORE-V cores |
| 			    				| [CORE-V FreeRTOS](https://github.com/openhwgroup/core-v-freertos)				| FreeRTOS for embedded-class CORE-V cores |
| 			    				| [CORE-V QEMU](https://github.com/openhwgroup/corev-qemu)						| QEMU emulator for CORE-V-MCU	 |
| 			    				| [CORE-V SDK](https://github.com/openhwgroup/core-v-sdk)						| SDK and IDE for embedded-class CORE-V cores	 |
| Hardware TG     				| [HWTG meetings and minutes](https://github.com/openhwgroup/programs/tree/master/TGs/hardware-task-group)					|  |
|     							| [CORE-V-MCU](https://github.com/openhwgroup/core-v-mcu)						| ASIC and FPGA MCU implementation of CV32E40P |
|     							| [CORE-V-MCU-DEVKIT](https://github.com/openhwgroup/core-v-mcu-devkit)			| Devkit for CORE-V-MCU |
|     							| [CORE-V-POLARA-APU](https://github.com/openhwgroup/core-v-polara-apu)			| Multicore CVA6/CVVEC ASIC with OpenPiton |
| Technical Working Group		| [OpenHW project dashboard](https://github.com/openhwgroup/programs/tree/master/dashboard)		| |
|								| [Project Description Folders](https://github.com/openhwgroup/programs/tree/master/Project-Descriptions-and-Plans) | |
|								| [OpenHW Project process and templates](https://github.com/openhwgroup/programs/tree/master/process)		| |


<!--

**Here are some ideas to get you started:**

🙋‍♀️ A short introduction - what is your organization all about?
🌈 Contribution guidelines - how can the community get involved?
👩‍💻 Useful resources - where can the community find your docs? Is there anything else the community should know?
🍿 Fun facts - what does your team eat for breakfast?
🧙 Remember, you can do mighty things with the power of [Markdown](https://docs.github.com/github/writing-on-github/getting-started-with-writing-and-formatting-on-github/basic-writing-and-formatting-syntax)
-->
