Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov  6 22:50:10 2019
| Host         : LAPTOP-CO0VMFOQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.967        0.000                      0                   57        0.152        0.000                      0                   57        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.967        0.000                      0                   57        0.152        0.000                      0                   57        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.967ns  (required time - arrival time)
  Source:                 nolabel_line12/FSM_onehot_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/to_send_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.828ns (28.499%)  route 2.077ns (71.501%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.714     5.316    nolabel_line12/clk_100mhz_IBUF_BUFG
    SLICE_X87Y109        FDRE                                         r  nolabel_line12/FSM_onehot_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y109        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  nolabel_line12/FSM_onehot_state_reg[19]/Q
                         net (fo=1, routed)           0.656     6.428    nolabel_line12/FSM_onehot_state_reg_n_0_[19]
    SLICE_X87Y109        LUT2 (Prop_lut2_I0_O)        0.124     6.552 r  nolabel_line12/FSM_onehot_state[20]_i_1/O
                         net (fo=2, routed)           0.677     7.229    nolabel_line12/FSM_onehot_state[20]_i_1_n_0
    SLICE_X87Y109        LUT6 (Prop_lut6_I5_O)        0.124     7.353 r  nolabel_line12/to_send_out_i_2/O
                         net (fo=2, routed)           0.404     7.757    nolabel_line12/my_spi/send_now_reg_1
    SLICE_X89Y109        LUT5 (Prop_lut5_I0_O)        0.124     7.881 r  nolabel_line12/my_spi/to_send_out_i_1/O
                         net (fo=1, routed)           0.340     8.222    nolabel_line12/my_spi_n_5
    SLICE_X89Y109        FDRE                                         r  nolabel_line12/to_send_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.594    15.016    nolabel_line12/clk_100mhz_IBUF_BUFG
    SLICE_X89Y109        FDRE                                         r  nolabel_line12/to_send_out_reg/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X89Y109        FDRE (Setup_fdre_C_D)       -0.067    15.189    nolabel_line12/to_send_out_reg
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  6.967    

Slack (MET) :             7.016ns  (required time - arrival time)
  Source:                 nolabel_line12/FSM_onehot_state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/isdata_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.656ns  (logic 0.792ns (29.820%)  route 1.864ns (70.180%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.714     5.316    nolabel_line12/clk_100mhz_IBUF_BUFG
    SLICE_X88Y110        FDRE                                         r  nolabel_line12/FSM_onehot_state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.518     5.834 r  nolabel_line12/FSM_onehot_state_reg[16]/Q
                         net (fo=2, routed)           0.812     6.647    nolabel_line12/FSM_onehot_state_reg_n_0_[16]
    SLICE_X87Y110        LUT6 (Prop_lut6_I1_O)        0.124     6.771 r  nolabel_line12/isdata_out_i_3/O
                         net (fo=2, routed)           0.433     7.204    nolabel_line12/isdata_out_i_3_n_0
    SLICE_X87Y110        LUT5 (Prop_lut5_I4_O)        0.150     7.354 r  nolabel_line12/isdata_out_i_2/O
                         net (fo=1, routed)           0.619     7.972    nolabel_line12/isdata_out
    SLICE_X89Y108        FDRE                                         r  nolabel_line12/isdata_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.595    15.017    nolabel_line12/clk_100mhz_IBUF_BUFG
    SLICE_X89Y108        FDRE                                         r  nolabel_line12/isdata_out_reg/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X89Y108        FDRE (Setup_fdre_C_D)       -0.269    14.988    nolabel_line12/isdata_out_reg
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                  7.016    

Slack (MET) :             7.096ns  (required time - arrival time)
  Source:                 nolabel_line12/my_spi/ready_to_send_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/isdata_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.610ns (25.030%)  route 1.827ns (74.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.714     5.316    nolabel_line12/my_spi/clk_100mhz_IBUF_BUFG
    SLICE_X89Y109        FDRE                                         r  nolabel_line12/my_spi/ready_to_send_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  nolabel_line12/my_spi/ready_to_send_out_reg/Q
                         net (fo=29, routed)          1.492     7.264    nolabel_line12/my_spi/ready_to_send
    SLICE_X89Y109        LUT2 (Prop_lut2_I0_O)        0.154     7.418 r  nolabel_line12/my_spi/isdata_out_i_1/O
                         net (fo=1, routed)           0.335     7.753    nolabel_line12/my_spi_n_3
    SLICE_X89Y108        FDRE                                         r  nolabel_line12/isdata_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.595    15.017    nolabel_line12/clk_100mhz_IBUF_BUFG
    SLICE_X89Y108        FDRE                                         r  nolabel_line12/isdata_out_reg/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X89Y108        FDRE (Setup_fdre_C_CE)      -0.408    14.849    nolabel_line12/isdata_out_reg
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                  7.096    

Slack (MET) :             7.326ns  (required time - arrival time)
  Source:                 nolabel_line12/my_spi/clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/my_spi/bitcount_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.766ns (28.456%)  route 1.926ns (71.545%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.715     5.317    nolabel_line12/my_spi/clk_100mhz_IBUF_BUFG
    SLICE_X88Y108        FDRE                                         r  nolabel_line12/my_spi/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y108        FDRE (Prop_fdre_C_Q)         0.518     5.835 r  nolabel_line12/my_spi/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.882     6.718    nolabel_line12/my_spi/clk_count[2]
    SLICE_X88Y108        LUT4 (Prop_lut4_I2_O)        0.124     6.842 r  nolabel_line12/my_spi/mosi_i_1/O
                         net (fo=5, routed)           1.044     7.885    nolabel_line12/my_spi/mosi_i_1_n_0
    SLICE_X88Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.009 r  nolabel_line12/my_spi/bitcount[0]_i_1/O
                         net (fo=1, routed)           0.000     8.009    nolabel_line12/my_spi/bitcount[0]_i_1_n_0
    SLICE_X88Y109        FDSE                                         r  nolabel_line12/my_spi/bitcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.594    15.016    nolabel_line12/my_spi/clk_100mhz_IBUF_BUFG
    SLICE_X88Y109        FDSE                                         r  nolabel_line12/my_spi/bitcount_reg[0]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X88Y109        FDSE (Setup_fdse_C_D)        0.079    15.335    nolabel_line12/my_spi/bitcount_reg[0]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                  7.326    

Slack (MET) :             7.430ns  (required time - arrival time)
  Source:                 nolabel_line12/FSM_onehot_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/send_now_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.828ns (31.992%)  route 1.760ns (68.008%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.714     5.316    nolabel_line12/clk_100mhz_IBUF_BUFG
    SLICE_X87Y109        FDRE                                         r  nolabel_line12/FSM_onehot_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y109        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  nolabel_line12/FSM_onehot_state_reg[19]/Q
                         net (fo=1, routed)           0.656     6.428    nolabel_line12/FSM_onehot_state_reg_n_0_[19]
    SLICE_X87Y109        LUT2 (Prop_lut2_I0_O)        0.124     6.552 r  nolabel_line12/FSM_onehot_state[20]_i_1/O
                         net (fo=2, routed)           0.677     7.229    nolabel_line12/FSM_onehot_state[20]_i_1_n_0
    SLICE_X87Y109        LUT6 (Prop_lut6_I5_O)        0.124     7.353 r  nolabel_line12/to_send_out_i_2/O
                         net (fo=2, routed)           0.427     7.780    nolabel_line12/my_spi/send_now_reg_1
    SLICE_X88Y109        LUT6 (Prop_lut6_I4_O)        0.124     7.904 r  nolabel_line12/my_spi/send_now_i_1/O
                         net (fo=1, routed)           0.000     7.904    nolabel_line12/my_spi_n_4
    SLICE_X88Y109        FDRE                                         r  nolabel_line12/send_now_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.594    15.016    nolabel_line12/clk_100mhz_IBUF_BUFG
    SLICE_X88Y109        FDRE                                         r  nolabel_line12/send_now_reg/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X88Y109        FDRE (Setup_fdre_C_D)        0.079    15.335    nolabel_line12/send_now_reg
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                  7.430    

Slack (MET) :             7.450ns  (required time - arrival time)
  Source:                 nolabel_line12/my_spi/clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/my_spi/ready_to_send_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.766ns (30.398%)  route 1.754ns (69.602%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.715     5.317    nolabel_line12/my_spi/clk_100mhz_IBUF_BUFG
    SLICE_X88Y108        FDRE                                         r  nolabel_line12/my_spi/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y108        FDRE (Prop_fdre_C_Q)         0.518     5.835 r  nolabel_line12/my_spi/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.882     6.718    nolabel_line12/my_spi/clk_count[2]
    SLICE_X88Y108        LUT4 (Prop_lut4_I2_O)        0.124     6.842 r  nolabel_line12/my_spi/mosi_i_1/O
                         net (fo=5, routed)           0.872     7.713    nolabel_line12/my_spi/mosi_i_1_n_0
    SLICE_X89Y109        LUT6 (Prop_lut6_I5_O)        0.124     7.837 r  nolabel_line12/my_spi/ready_to_send_out_i_1/O
                         net (fo=1, routed)           0.000     7.837    nolabel_line12/my_spi/ready_to_send_out_i_1_n_0
    SLICE_X89Y109        FDRE                                         r  nolabel_line12/my_spi/ready_to_send_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.594    15.016    nolabel_line12/my_spi/clk_100mhz_IBUF_BUFG
    SLICE_X89Y109        FDRE                                         r  nolabel_line12/my_spi/ready_to_send_out_reg/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X89Y109        FDRE (Setup_fdre_C_D)        0.031    15.287    nolabel_line12/my_spi/ready_to_send_out_reg
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                          -7.837    
  -------------------------------------------------------------------
                         slack                                  7.450    

Slack (MET) :             7.712ns  (required time - arrival time)
  Source:                 nolabel_line12/my_spi/clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/my_spi/bitcount_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.766ns (33.190%)  route 1.542ns (66.810%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.715     5.317    nolabel_line12/my_spi/clk_100mhz_IBUF_BUFG
    SLICE_X88Y108        FDRE                                         r  nolabel_line12/my_spi/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y108        FDRE (Prop_fdre_C_Q)         0.518     5.835 r  nolabel_line12/my_spi/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.882     6.718    nolabel_line12/my_spi/clk_count[2]
    SLICE_X88Y108        LUT4 (Prop_lut4_I2_O)        0.124     6.842 r  nolabel_line12/my_spi/mosi_i_1/O
                         net (fo=5, routed)           0.660     7.501    nolabel_line12/my_spi/mosi_i_1_n_0
    SLICE_X88Y109        LUT6 (Prop_lut6_I0_O)        0.124     7.625 r  nolabel_line12/my_spi/bitcount[2]_i_1/O
                         net (fo=1, routed)           0.000     7.625    nolabel_line12/my_spi/bitcount[2]_i_1_n_0
    SLICE_X88Y109        FDSE                                         r  nolabel_line12/my_spi/bitcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.594    15.016    nolabel_line12/my_spi/clk_100mhz_IBUF_BUFG
    SLICE_X88Y109        FDSE                                         r  nolabel_line12/my_spi/bitcount_reg[2]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X88Y109        FDSE (Setup_fdse_C_D)        0.081    15.337    nolabel_line12/my_spi/bitcount_reg[2]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                  7.712    

Slack (MET) :             7.719ns  (required time - arrival time)
  Source:                 nolabel_line12/my_spi/clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/my_spi/bitcount_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.766ns (33.349%)  route 1.531ns (66.651%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.715     5.317    nolabel_line12/my_spi/clk_100mhz_IBUF_BUFG
    SLICE_X88Y108        FDRE                                         r  nolabel_line12/my_spi/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y108        FDRE (Prop_fdre_C_Q)         0.518     5.835 r  nolabel_line12/my_spi/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.882     6.718    nolabel_line12/my_spi/clk_count[2]
    SLICE_X88Y108        LUT4 (Prop_lut4_I2_O)        0.124     6.842 r  nolabel_line12/my_spi/mosi_i_1/O
                         net (fo=5, routed)           0.649     7.490    nolabel_line12/my_spi/mosi_i_1_n_0
    SLICE_X88Y109        LUT6 (Prop_lut6_I0_O)        0.124     7.614 r  nolabel_line12/my_spi/bitcount[1]_i_1/O
                         net (fo=1, routed)           0.000     7.614    nolabel_line12/my_spi/bitcount[1]_i_1_n_0
    SLICE_X88Y109        FDSE                                         r  nolabel_line12/my_spi/bitcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.594    15.016    nolabel_line12/my_spi/clk_100mhz_IBUF_BUFG
    SLICE_X88Y109        FDSE                                         r  nolabel_line12/my_spi/bitcount_reg[1]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X88Y109        FDSE (Setup_fdse_C_D)        0.077    15.333    nolabel_line12/my_spi/bitcount_reg[1]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                          -7.614    
  -------------------------------------------------------------------
                         slack                                  7.719    

Slack (MET) :             7.729ns  (required time - arrival time)
  Source:                 nolabel_line12/my_spi/clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/my_spi/mosi_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.642ns (32.022%)  route 1.363ns (67.978%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.715     5.317    nolabel_line12/my_spi/clk_100mhz_IBUF_BUFG
    SLICE_X88Y108        FDRE                                         r  nolabel_line12/my_spi/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y108        FDRE (Prop_fdre_C_Q)         0.518     5.835 r  nolabel_line12/my_spi/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.882     6.718    nolabel_line12/my_spi/clk_count[2]
    SLICE_X88Y108        LUT4 (Prop_lut4_I2_O)        0.124     6.842 r  nolabel_line12/my_spi/mosi_i_1/O
                         net (fo=5, routed)           0.481     7.322    nolabel_line12/my_spi/mosi_i_1_n_0
    SLICE_X89Y110        FDRE                                         r  nolabel_line12/my_spi/mosi_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.594    15.016    nolabel_line12/my_spi/clk_100mhz_IBUF_BUFG
    SLICE_X89Y110        FDRE                                         r  nolabel_line12/my_spi/mosi_reg/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X89Y110        FDRE (Setup_fdre_C_CE)      -0.205    15.051    nolabel_line12/my_spi/mosi_reg
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -7.322    
  -------------------------------------------------------------------
                         slack                                  7.729    

Slack (MET) :             7.739ns  (required time - arrival time)
  Source:                 nolabel_line12/my_spi/bitcount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/my_spi/mosi_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.670ns (34.682%)  route 1.262ns (65.318%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.714     5.316    nolabel_line12/my_spi/clk_100mhz_IBUF_BUFG
    SLICE_X88Y109        FDSE                                         r  nolabel_line12/my_spi/bitcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y109        FDSE (Prop_fdse_C_Q)         0.518     5.834 f  nolabel_line12/my_spi/bitcount_reg[0]/Q
                         net (fo=5, routed)           0.879     6.714    nolabel_line12/my_spi/bitcount[0]
    SLICE_X89Y109        LUT4 (Prop_lut4_I0_O)        0.152     6.866 r  nolabel_line12/my_spi/mosi_i_2/O
                         net (fo=1, routed)           0.382     7.248    nolabel_line12/my_spi/mosi_i_2_n_0
    SLICE_X89Y110        FDRE                                         r  nolabel_line12/my_spi/mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.594    15.016    nolabel_line12/my_spi/clk_100mhz_IBUF_BUFG
    SLICE_X89Y110        FDRE                                         r  nolabel_line12/my_spi/mosi_reg/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X89Y110        FDRE (Setup_fdre_C_D)       -0.269    14.987    nolabel_line12/my_spi/mosi_reg
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                  7.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 nolabel_line12/my_spi/ready_to_send_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/my_spi/bitcount_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.935%)  route 0.100ns (35.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.600     1.519    nolabel_line12/my_spi/clk_100mhz_IBUF_BUFG
    SLICE_X89Y109        FDRE                                         r  nolabel_line12/my_spi/ready_to_send_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.141     1.660 f  nolabel_line12/my_spi/ready_to_send_out_reg/Q
                         net (fo=29, routed)          0.100     1.761    nolabel_line12/my_spi/ready_to_send
    SLICE_X88Y109        LUT6 (Prop_lut6_I4_O)        0.045     1.806 r  nolabel_line12/my_spi/bitcount[0]_i_1/O
                         net (fo=1, routed)           0.000     1.806    nolabel_line12/my_spi/bitcount[0]_i_1_n_0
    SLICE_X88Y109        FDSE                                         r  nolabel_line12/my_spi/bitcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.871     2.037    nolabel_line12/my_spi/clk_100mhz_IBUF_BUFG
    SLICE_X88Y109        FDSE                                         r  nolabel_line12/my_spi/bitcount_reg[0]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X88Y109        FDSE (Hold_fdse_C_D)         0.121     1.653    nolabel_line12/my_spi/bitcount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 nolabel_line12/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.459%)  route 0.128ns (47.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.599     1.518    nolabel_line12/clk_100mhz_IBUF_BUFG
    SLICE_X86Y110        FDSE                                         r  nolabel_line12/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y110        FDSE (Prop_fdse_C_Q)         0.141     1.659 r  nolabel_line12/FSM_onehot_state_reg[0]/Q
                         net (fo=2, routed)           0.128     1.787    nolabel_line12/FSM_onehot_state_reg_n_0_[0]
    SLICE_X87Y109        FDRE                                         r  nolabel_line12/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.871     2.037    nolabel_line12/clk_100mhz_IBUF_BUFG
    SLICE_X87Y109        FDRE                                         r  nolabel_line12/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.501     1.535    
    SLICE_X87Y109        FDRE (Hold_fdre_C_D)         0.070     1.605    nolabel_line12/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 nolabel_line12/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.286%)  route 0.129ns (47.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.600     1.519    nolabel_line12/clk_100mhz_IBUF_BUFG
    SLICE_X86Y109        FDRE                                         r  nolabel_line12/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y109        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  nolabel_line12/FSM_onehot_state_reg[6]/Q
                         net (fo=2, routed)           0.129     1.789    nolabel_line12/FSM_onehot_state_reg_n_0_[6]
    SLICE_X86Y110        FDRE                                         r  nolabel_line12/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.871     2.036    nolabel_line12/clk_100mhz_IBUF_BUFG
    SLICE_X86Y110        FDRE                                         r  nolabel_line12/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.501     1.534    
    SLICE_X86Y110        FDRE (Hold_fdre_C_D)         0.072     1.606    nolabel_line12/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 nolabel_line12/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/FSM_onehot_state_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.029%)  route 0.125ns (46.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.599     1.518    nolabel_line12/clk_100mhz_IBUF_BUFG
    SLICE_X86Y110        FDRE                                         r  nolabel_line12/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y110        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  nolabel_line12/FSM_onehot_state_reg[11]/Q
                         net (fo=2, routed)           0.125     1.784    nolabel_line12/FSM_onehot_state_reg_n_0_[11]
    SLICE_X87Y110        FDRE                                         r  nolabel_line12/FSM_onehot_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.871     2.036    nolabel_line12/clk_100mhz_IBUF_BUFG
    SLICE_X87Y110        FDRE                                         r  nolabel_line12/FSM_onehot_state_reg[12]/C
                         clock pessimism             -0.504     1.531    
    SLICE_X87Y110        FDRE (Hold_fdre_C_D)         0.070     1.601    nolabel_line12/FSM_onehot_state_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 nolabel_line12/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/FSM_onehot_state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.599     1.518    nolabel_line12/clk_100mhz_IBUF_BUFG
    SLICE_X87Y110        FDRE                                         r  nolabel_line12/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  nolabel_line12/FSM_onehot_state_reg[9]/Q
                         net (fo=3, routed)           0.121     1.780    nolabel_line12/FSM_onehot_state_reg_n_0_[9]
    SLICE_X86Y110        FDRE                                         r  nolabel_line12/FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.871     2.036    nolabel_line12/clk_100mhz_IBUF_BUFG
    SLICE_X86Y110        FDRE                                         r  nolabel_line12/FSM_onehot_state_reg[10]/C
                         clock pessimism             -0.504     1.531    
    SLICE_X86Y110        FDRE (Hold_fdre_C_D)         0.066     1.597    nolabel_line12/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 nolabel_line12/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.938%)  route 0.130ns (48.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.599     1.518    nolabel_line12/clk_100mhz_IBUF_BUFG
    SLICE_X86Y110        FDRE                                         r  nolabel_line12/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y110        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  nolabel_line12/FSM_onehot_state_reg[7]/Q
                         net (fo=2, routed)           0.130     1.790    nolabel_line12/FSM_onehot_state_reg_n_0_[7]
    SLICE_X87Y110        FDRE                                         r  nolabel_line12/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.871     2.036    nolabel_line12/clk_100mhz_IBUF_BUFG
    SLICE_X87Y110        FDRE                                         r  nolabel_line12/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.504     1.531    
    SLICE_X87Y110        FDRE (Hold_fdre_C_D)         0.070     1.601    nolabel_line12/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 nolabel_line12/FSM_onehot_state_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/FSM_onehot_state_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.600     1.519    nolabel_line12/clk_100mhz_IBUF_BUFG
    SLICE_X87Y109        FDRE                                         r  nolabel_line12/FSM_onehot_state_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y109        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  nolabel_line12/FSM_onehot_state_reg[18]/Q
                         net (fo=2, routed)           0.113     1.774    nolabel_line12/FSM_onehot_state_reg_n_0_[18]
    SLICE_X87Y109        FDRE                                         r  nolabel_line12/FSM_onehot_state_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.871     2.037    nolabel_line12/clk_100mhz_IBUF_BUFG
    SLICE_X87Y109        FDRE                                         r  nolabel_line12/FSM_onehot_state_reg[19]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X87Y109        FDRE (Hold_fdre_C_D)         0.047     1.566    nolabel_line12/FSM_onehot_state_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 nolabel_line12/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.487%)  route 0.131ns (50.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.600     1.519    nolabel_line12/clk_100mhz_IBUF_BUFG
    SLICE_X87Y109        FDRE                                         r  nolabel_line12/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y109        FDRE (Prop_fdre_C_Q)         0.128     1.647 r  nolabel_line12/FSM_onehot_state_reg[2]/Q
                         net (fo=2, routed)           0.131     1.778    nolabel_line12/FSM_onehot_state_reg_n_0_[2]
    SLICE_X86Y109        FDRE                                         r  nolabel_line12/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.871     2.037    nolabel_line12/clk_100mhz_IBUF_BUFG
    SLICE_X86Y109        FDRE                                         r  nolabel_line12/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X86Y109        FDRE (Hold_fdre_C_D)         0.017     1.549    nolabel_line12/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 nolabel_line12/FSM_onehot_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/FSM_onehot_state_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.851%)  route 0.173ns (55.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.599     1.518    nolabel_line12/clk_100mhz_IBUF_BUFG
    SLICE_X87Y110        FDRE                                         r  nolabel_line12/FSM_onehot_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  nolabel_line12/FSM_onehot_state_reg[13]/Q
                         net (fo=2, routed)           0.173     1.833    nolabel_line12/FSM_onehot_state_reg_n_0_[13]
    SLICE_X88Y110        FDRE                                         r  nolabel_line12/FSM_onehot_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.871     2.036    nolabel_line12/clk_100mhz_IBUF_BUFG
    SLICE_X88Y110        FDRE                                         r  nolabel_line12/FSM_onehot_state_reg[14]/C
                         clock pessimism             -0.501     1.534    
    SLICE_X88Y110        FDRE (Hold_fdre_C_D)         0.059     1.593    nolabel_line12/FSM_onehot_state_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 nolabel_line12/my_spi/bitcount_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/my_spi/bitcount_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.709%)  route 0.160ns (43.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.600     1.519    nolabel_line12/my_spi/clk_100mhz_IBUF_BUFG
    SLICE_X88Y109        FDSE                                         r  nolabel_line12/my_spi/bitcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y109        FDSE (Prop_fdse_C_Q)         0.164     1.683 r  nolabel_line12/my_spi/bitcount_reg[2]/Q
                         net (fo=5, routed)           0.160     1.843    nolabel_line12/my_spi/bitcount[2]
    SLICE_X88Y109        LUT6 (Prop_lut6_I3_O)        0.045     1.888 r  nolabel_line12/my_spi/bitcount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.888    nolabel_line12/my_spi/bitcount[2]_i_1_n_0
    SLICE_X88Y109        FDSE                                         r  nolabel_line12/my_spi/bitcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.871     2.037    nolabel_line12/my_spi/clk_100mhz_IBUF_BUFG
    SLICE_X88Y109        FDSE                                         r  nolabel_line12/my_spi/bitcount_reg[2]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X88Y109        FDSE (Hold_fdse_C_D)         0.121     1.640    nolabel_line12/my_spi/bitcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X86Y110   nolabel_line12/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y110   nolabel_line12/FSM_onehot_state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y110   nolabel_line12/FSM_onehot_state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y110   nolabel_line12/FSM_onehot_state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y110   nolabel_line12/FSM_onehot_state_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y110   nolabel_line12/FSM_onehot_state_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y110   nolabel_line12/FSM_onehot_state_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y110   nolabel_line12/FSM_onehot_state_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y110   nolabel_line12/FSM_onehot_state_reg[17]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X86Y110   nolabel_line12/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y110   nolabel_line12/FSM_onehot_state_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y110   nolabel_line12/FSM_onehot_state_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y110   nolabel_line12/FSM_onehot_state_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y110   nolabel_line12/FSM_onehot_state_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y110   nolabel_line12/FSM_onehot_state_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y110   nolabel_line12/FSM_onehot_state_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y110   nolabel_line12/FSM_onehot_state_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y110   nolabel_line12/FSM_onehot_state_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y109   nolabel_line12/FSM_onehot_state_reg[18]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X86Y110   nolabel_line12/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y110   nolabel_line12/FSM_onehot_state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y110   nolabel_line12/FSM_onehot_state_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y110   nolabel_line12/FSM_onehot_state_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y110   nolabel_line12/FSM_onehot_state_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y110   nolabel_line12/FSM_onehot_state_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y110   nolabel_line12/FSM_onehot_state_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y110   nolabel_line12/FSM_onehot_state_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y110   nolabel_line12/FSM_onehot_state_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y109   nolabel_line12/FSM_onehot_state_reg[18]/C



