<stg><name>mlp_dance3_Pipeline_loadweights0_VITIS_LOOP_46_2</name>


<trans_list>

<trans id="61" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %S_AXIS_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i10 0, i10 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader7.preheader:0 %indvar_flatten_load = load i10 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader7.preheader:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:2 %icmp_ln45 = icmp_eq  i10 %indvar_flatten_load, i10 624

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:3 %add_ln45_1 = add i10 %indvar_flatten_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln45_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7.preheader:4 %br_ln45 = br i1 %icmp_ln45, void %.preheader7, void %.preheader6.preheader.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader7:0 %j_load = load i7 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader7:1 %i_load = load i4 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:2 %add_ln45 = add i4 %i_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7:5 %icmp_ln46 = icmp_eq  i7 %j_load, i7 78

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader7:6 %select_ln45 = select i1 %icmp_ln46, i7 0, i7 %j_load

]]></Node>
<StgValue><ssdm name="select_ln45"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader7:7 %select_ln45_1 = select i1 %icmp_ln46, i4 %add_ln45, i4 %i_load

]]></Node>
<StgValue><ssdm name="select_ln45_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="4">
<![CDATA[
.preheader7:8 %select_ln45_1_cast = zext i4 %select_ln45_1

]]></Node>
<StgValue><ssdm name="select_ln45_1_cast"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7:9 %mul_ln48 = mul i10 %select_ln45_1_cast, i10 78

]]></Node>
<StgValue><ssdm name="mul_ln48"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader7:16 %S_AXIS_V_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %S_AXIS_V

]]></Node>
<StgValue><ssdm name="S_AXIS_V_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
.preheader7:17 %trunc_ln145 = trunc i64 %S_AXIS_V_read

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7:20 %add_ln46 = add i7 %select_ln45, i7 1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader7:21 %store_ln45 = store i10 %add_ln45_1, i10 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader7:22 %store_ln45 = store i4 %select_ln45_1, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader7:23 %store_ln46 = store i7 %add_ln46, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="34" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7:9 %mul_ln48 = mul i10 %select_ln45_1_cast, i10 78

]]></Node>
<StgValue><ssdm name="mul_ln48"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="35" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7:9 %mul_ln48 = mul i10 %select_ln45_1_cast, i10 78

]]></Node>
<StgValue><ssdm name="mul_ln48"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="7">
<![CDATA[
.preheader7:11 %zext_ln48 = zext i7 %select_ln45

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7:12 %add_ln48 = add i10 %mul_ln48, i10 %zext_ln48

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0">
<![CDATA[
.preheader6.preheader.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader7:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loadweights0_VITIS_LOOP_46_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 624, i64 624, i64 624

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader7:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7:12 %add_ln48 = add i10 %mul_ln48, i10 %zext_ln48

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="10">
<![CDATA[
.preheader7:13 %zext_ln48_1 = zext i10 %add_ln48

]]></Node>
<StgValue><ssdm name="zext_ln48_1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7:14 %weights_0_addr = getelementptr i32 %weights_0, i64 0, i64 %zext_ln48_1

]]></Node>
<StgValue><ssdm name="weights_0_addr"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader7:15 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
.preheader7:18 %in_data = bitcast i32 %trunc_ln145

]]></Node>
<StgValue><ssdm name="in_data"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader7:19 %store_ln48 = store i32 %in_data, i10 %weights_0_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
.preheader7:24 %br_ln0 = br void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
