Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3cc886bf1c334c198aba2a5bc75218c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_uC_8Bit_behav xil_defaultlib.tb_uC_8Bit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlPath_Multiplier
Compiling module xil_defaultlib.LoadAndCountDownRegister_nBit
Compiling module xil_defaultlib.NorGate_nBit
Compiling module xil_defaultlib.LoadRegister_16Bit_Mul
Compiling module xil_defaultlib.DataSelector_nBit
Compiling module xil_defaultlib.Adder_1Bit
Compiling module xil_defaultlib.Adder_8Bit
Compiling module xil_defaultlib.Datapath_Multiplier
Compiling module xil_defaultlib.Multiplier_8Bit
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.LoadRegister_4bit
Compiling module xil_defaultlib.DataSelector_4bit
Compiling module xil_defaultlib.Comparator_4Bit
Compiling module xil_defaultlib.UpCounter_4Bit
Compiling module xil_defaultlib.Substractor_1Bit
Compiling module xil_defaultlib.Substractor_4bit
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.Divider_8Bit
Compiling module xil_defaultlib.uC_8Bit
Compiling module xil_defaultlib.tb_uC_8Bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_uC_8Bit_behav
