# nproc
Implementation of a RV32I compliant RISC-V processor in Verilog


TODO:
Completing RV32I support
implement XOR
implement OR
implement AND
implement sll
implement srl
implement sra
implement slt
implement slt
implement sltu
implement addi
implement xori
implement ori
implement andi
implement slli
implement srli
implement srai
implement slti
implement sltiu
implement lb?
fix lh
implement lbu
implemernt lhu
implement sb
implement sh
implement beq
implement bne
implement blt
implement bge
implement bltu
implement bgeu
implement jal
implement jalr
implement lui

Connect keyboard and VGA peripherals

Add pipelining

Add interrupts

implement auipc
implement ecall
implement ebreak


for RV32A support
imlpement mul
implement mulh
implement mulsu
implement mulu
implement div
implement divu
implement rem
implement remu

for RV32F support
tbc