INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/impl/timing/xsim/convolve3x3int_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM64M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM64M_HD100
INFO: [VRFC 10-311] analyzing module RAM64M_HD101
INFO: [VRFC 10-311] analyzing module RAM64M_HD102
INFO: [VRFC 10-311] analyzing module RAM64M_HD103
INFO: [VRFC 10-311] analyzing module RAM64M_HD104
INFO: [VRFC 10-311] analyzing module RAM64M_HD106
INFO: [VRFC 10-311] analyzing module RAM64M_HD107
INFO: [VRFC 10-311] analyzing module RAM64M_HD108
INFO: [VRFC 10-311] analyzing module RAM64M_HD109
INFO: [VRFC 10-311] analyzing module RAM64M_HD110
INFO: [VRFC 10-311] analyzing module RAM64M_HD112
INFO: [VRFC 10-311] analyzing module RAM64M_HD113
INFO: [VRFC 10-311] analyzing module RAM64M_HD114
INFO: [VRFC 10-311] analyzing module RAM64M_HD115
INFO: [VRFC 10-311] analyzing module RAM64M_HD116
INFO: [VRFC 10-311] analyzing module RAM64M_HD118
INFO: [VRFC 10-311] analyzing module RAM64M_HD119
INFO: [VRFC 10-311] analyzing module RAM64M_HD120
INFO: [VRFC 10-311] analyzing module RAM64M_HD121
INFO: [VRFC 10-311] analyzing module RAM64M_HD122
INFO: [VRFC 10-311] analyzing module RAM64M_HD124
INFO: [VRFC 10-311] analyzing module RAM64M_HD125
INFO: [VRFC 10-311] analyzing module RAM64M_HD126
INFO: [VRFC 10-311] analyzing module RAM64M_HD127
INFO: [VRFC 10-311] analyzing module RAM64M_HD128
INFO: [VRFC 10-311] analyzing module RAM64M_HD130
INFO: [VRFC 10-311] analyzing module RAM64M_HD131
INFO: [VRFC 10-311] analyzing module RAM64M_HD132
INFO: [VRFC 10-311] analyzing module RAM64M_HD133
INFO: [VRFC 10-311] analyzing module RAM64M_HD134
INFO: [VRFC 10-311] analyzing module RAM64M_HD136
INFO: [VRFC 10-311] analyzing module RAM64M_HD137
INFO: [VRFC 10-311] analyzing module RAM64M_HD138
INFO: [VRFC 10-311] analyzing module RAM64M_HD93
INFO: [VRFC 10-311] analyzing module RAM64M_HD94
INFO: [VRFC 10-311] analyzing module RAM64M_HD95
INFO: [VRFC 10-311] analyzing module RAM64M_HD96
INFO: [VRFC 10-311] analyzing module RAM64M_HD97
INFO: [VRFC 10-311] analyzing module RAM64M_HD98
INFO: [VRFC 10-311] analyzing module RAM64X1D_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD105
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD111
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD117
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD123
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD129
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD135
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD99
INFO: [VRFC 10-311] analyzing module Conv_Accel_Top
INFO: [VRFC 10-311] analyzing module ConvolutionAccelerator
INFO: [VRFC 10-311] analyzing module ConvolutionController
INFO: [VRFC 10-311] analyzing module aFIFO
INFO: [VRFC 10-311] analyzing module aFIFO_0
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module adder_3
INFO: [VRFC 10-311] analyzing module adder_4
INFO: [VRFC 10-311] analyzing module adder_5
INFO: [VRFC 10-311] analyzing module matrixAccelerator
INFO: [VRFC 10-311] analyzing module multiplyComputePynq
INFO: [VRFC 10-311] analyzing module multiplyComputePynq_1
INFO: [VRFC 10-311] analyzing module multiplyComputePynq_2
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-311] analyzing module processor_auto_pc_0
INFO: [VRFC 10-311] analyzing module processor_auto_pc_0_axi_protocol_converter_v2_1_20_axi_protocol_converter
INFO: [VRFC 10-311] analyzing module processor_auto_pc_0_axi_protocol_converter_v2_1_20_b2s
INFO: [VRFC 10-311] analyzing module processor_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_ar_channel
INFO: [VRFC 10-311] analyzing module processor_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_aw_channel
INFO: [VRFC 10-311] analyzing module processor_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_b_channel
INFO: [VRFC 10-311] analyzing module processor_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_cmd_translator
INFO: [VRFC 10-311] analyzing module processor_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_cmd_translator_1
INFO: [VRFC 10-311] analyzing module processor_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_incr_cmd
INFO: [VRFC 10-311] analyzing module processor_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_incr_cmd_2
INFO: [VRFC 10-311] analyzing module processor_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_r_channel
INFO: [VRFC 10-311] analyzing module processor_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm
INFO: [VRFC 10-311] analyzing module processor_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_simple_fifo
INFO: [VRFC 10-311] analyzing module processor_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module processor_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1
INFO: [VRFC 10-311] analyzing module processor_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2
INFO: [VRFC 10-311] analyzing module processor_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm
INFO: [VRFC 10-311] analyzing module processor_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_wrap_cmd
INFO: [VRFC 10-311] analyzing module processor_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_wrap_cmd_3
INFO: [VRFC 10-311] analyzing module processor_auto_pc_0_axi_register_slice_v2_1_20_axi_register_slice
INFO: [VRFC 10-311] analyzing module processor_auto_pc_0_axi_register_slice_v2_1_20_axic_register_slice
INFO: [VRFC 10-311] analyzing module processor_auto_pc_0_axi_register_slice_v2_1_20_axic_register_slice_0
INFO: [VRFC 10-311] analyzing module processor_auto_pc_0_axi_register_slice_v2_1_20_axic_register_slice__parameterized1
INFO: [VRFC 10-311] analyzing module processor_auto_pc_0_axi_register_slice_v2_1_20_axic_register_slice__parameterized2
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_0_0
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_0_0__GPIO_Core
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_0_0__address_decoder
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_0_0__axi_gpio
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_0_0__axi_lite_ipif
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_0_0__pselect_f
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_0_0__pselect_f__parameterized1
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_0_0__slave_attachment
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_0_1
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_0_1_GPIO_Core
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_0_1_address_decoder
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_0_1_axi_gpio
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_0_1_axi_lite_ipif
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_0_1_pselect_f
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_0_1_pselect_f__parameterized1
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_0_1_slave_attachment
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_1_0
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_1_0__GPIO_Core
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_1_0__address_decoder
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_1_0__axi_gpio
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_1_0__axi_lite_ipif
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_1_0__pselect_f
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_1_0__pselect_f__parameterized1
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_1_0__slave_attachment
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_2_0
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_2_0_GPIO_Core
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_2_0_address_decoder
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_2_0_axi_gpio
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_2_0_axi_lite_ipif
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_2_0_pselect_f
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_2_0_pselect_f__parameterized1
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_2_0_slave_attachment
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_3_0
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_3_0_GPIO_Core
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_3_0_address_decoder
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_3_0_axi_gpio
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_3_0_axi_lite_ipif
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_3_0_cdc_sync
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_3_0_pselect_f
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_3_0_pselect_f__parameterized1
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_3_0_slave_attachment
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_4_0
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_4_0_GPIO_Core
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_4_0_address_decoder
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_4_0_axi_gpio
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_4_0_axi_lite_ipif
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_4_0_cdc_sync
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_4_0_cdc_sync_0
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_4_0_slave_attachment
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_5_0
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_5_0__GPIO_Core
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_5_0__address_decoder
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_5_0__axi_gpio
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_5_0__axi_lite_ipif
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_5_0__cdc_sync
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_5_0__cdc_sync_0
INFO: [VRFC 10-311] analyzing module processor_axi_gpio_5_0__slave_attachment
INFO: [VRFC 10-311] analyzing module processor_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module processor_clk_wiz_0_0
INFO: [VRFC 10-311] analyzing module processor_clk_wiz_0_0_processor_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-311] analyzing module processor_proc_sys_reset_0_0
INFO: [VRFC 10-311] analyzing module processor_proc_sys_reset_0_0_cdc_sync
INFO: [VRFC 10-311] analyzing module processor_proc_sys_reset_0_0_cdc_sync_0
INFO: [VRFC 10-311] analyzing module processor_proc_sys_reset_0_0_lpf
INFO: [VRFC 10-311] analyzing module processor_proc_sys_reset_0_0_proc_sys_reset
INFO: [VRFC 10-311] analyzing module processor_proc_sys_reset_0_0_sequence_psr
INFO: [VRFC 10-311] analyzing module processor_proc_sys_reset_0_0_upcnt_n
INFO: [VRFC 10-311] analyzing module processor_processing_system7_0_0
INFO: [VRFC 10-311] analyzing module processor_processing_system7_0_0_processing_system7_v5_5_processing_system7
INFO: [VRFC 10-311] analyzing module processor_wrapper
INFO: [VRFC 10-311] analyzing module processor_xbar_0
INFO: [VRFC 10-311] analyzing module processor_xbar_0_axi_crossbar_v2_1_21_addr_arbiter_sasd
INFO: [VRFC 10-311] analyzing module processor_xbar_0_axi_crossbar_v2_1_21_axi_crossbar
INFO: [VRFC 10-311] analyzing module processor_xbar_0_axi_crossbar_v2_1_21_crossbar_sasd
INFO: [VRFC 10-311] analyzing module processor_xbar_0_axi_crossbar_v2_1_21_decerr_slave
INFO: [VRFC 10-311] analyzing module processor_xbar_0_axi_crossbar_v2_1_21_splitter
INFO: [VRFC 10-311] analyzing module processor_xbar_0_axi_crossbar_v2_1_21_splitter__parameterized0
INFO: [VRFC 10-311] analyzing module processor_xbar_0_axi_register_slice_v2_1_20_axic_register_slice
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1PQZU0N
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Sources/General/XBar2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Sources/General/aFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aFIFO
WARNING: [VRFC 10-3380] identifier 'o_rdata' is used before its declaration [C:/GitHub/ReconHardware/FPGA_Files/Sources/General/aFIFO.v:94]
WARNING: [VRFC 10-3609] overwriting previous definition of module 'aFIFO' [C:/GitHub/ReconHardware/FPGA_Files/Sources/General/aFIFO.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Sources/Adder/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'adder' [C:/GitHub/ReconHardware/FPGA_Files/Sources/Adder/adder.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccTopDevice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionAccelerator
INFO: [VRFC 10-2458] undeclared symbol CTRL_RST, assumed default net type wire [C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccTopDevice.v:61]
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ConvolutionAccelerator' [C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccTopDevice.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixAccelerator
WARNING: [VRFC 10-3609] overwriting previous definition of module 'matrixAccelerator' [C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccelerator.v:4]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixControl3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionController
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ConvolutionController' [C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixControl3x3.v:4]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/multiplyComputePynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyComputePynq
WARNING: [VRFC 10-3609] overwriting previous definition of module 'multiplyComputePynq' [C:/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/multiplyComputePynq.v:4]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/convolve3x3int_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve3x3int_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/convolve3x3int_tb.v:52]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/convolve3x3int_tb.v:120]
