library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

ENTITY U_D_Bin_Counter8bit IS PORT (
          CLK		     		: in  std_logic := '0';
          RESET_n      		: in  std_logic := '0';
			 CLK_EN		: in  std_logic := '0';
			UP1_DOWN0: in  std_logic := '0';
          COUNTER_BITS		   : out std_logic
			 );
END ENTITY;

ARCHITECTURE one of U_D_Bin_Counter8bit is
signal ud_bin_counter     : UNSIGNED(7 downto 0);

begin 
process (CLK, RESET_n) is 
begin 

	if (RESET_n = '0') then
			ud_bin_counter <= "00000000";
	elsif (rising_edge(CLK)) then 
	
		if(( UP1_DOWN0 = '1') AND (CLK_EN = '1')) then
				ud_bin_counter <= (ud_bin_counter + 1);
				
				elsif ((UP1_DOWN0 = '0') AND (CLK_EN = '1')) then 
						ud_bin_counter <= (ud_bin_counter -1);
						
			end if ;
		end if;
		
		counter_bits <= std_logic_vector (ud_bin_counter);
		
	end process;
	
end;