#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7fb526036450 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fb52602ad50 .scope module, "delay_core_tb" "delay_core_tb" 3 3;
 .timescale -9 -9;
P_0x7fb526041610 .param/l "ADC_CS_LEN" 0 3 6, +C4<00000000000000000000000001000010>;
P_0x7fb526041650 .param/l "ADC_NSCK" 0 3 5, +C4<00000000000000000000000000010000>;
P_0x7fb526041690 .param/l "DAC_CS_LEN" 0 3 8, +C4<00000000000000000000000000000010>;
P_0x7fb5260416d0 .param/l "DAC_NSCK" 0 3 7, +C4<00000000000000000000000000011000>;
P_0x7fb526041710 .param/l "RAM_CS_LEN" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x7fb526041750 .param/l "RAM_END_ADDR" 0 3 11, C4<000000011111111111111111>;
P_0x7fb526041790 .param/l "RAM_NSCK" 0 3 9, +C4<00000000000000000000000000110000>;
P_0x7fb5260417d0 .param/l "R_PTR_START_ADDR" 0 3 13, C4<000000010000000000011100>;
P_0x7fb526041810 .param/l "W_PTR_START_ADDR" 0 3 12, C4<000000000000000000000000>;
v0x7fb52605adf0_0 .var "clk", 0 0;
v0x7fb52605ae90_0 .net "cnv_adc", 0 0, L_0x7fb52605b9f0;  1 drivers
v0x7fb52605afb0_0 .net "css_ram", 0 0, L_0x7fb52605d580;  1 drivers
v0x7fb52605b0c0_0 .var "nrst", 0 0;
v0x7fb52605b150_0 .net "sck_adc", 0 0, L_0x7fb52605bc70;  1 drivers
v0x7fb52605b1e0_0 .net "sck_dac", 0 0, L_0x7fb52605cab0;  1 drivers
v0x7fb52605b270_0 .net "sck_ram", 0 0, L_0x7fb52605d7c0;  1 drivers
v0x7fb52605b340_0 .var "sdi_adc", 0 0;
v0x7fb52605b410_0 .var "sdi_ram", 0 0;
v0x7fb52605b520_0 .net "sdo_dac", 0 0, L_0x7fb52605d180;  1 drivers
v0x7fb52605b5f0_0 .net "sdo_ram", 0 0, L_0x7fb52605dfd0;  1 drivers
v0x7fb52605b6c0_0 .var "step", 0 0;
v0x7fb52605b750_0 .net "syn_dac", 0 0, L_0x7fb52605c7b0;  1 drivers
S_0x7fb52601f6e0 .scope module, "dut" "delay_core" 3 18, 4 1 0, S_0x7fb52602ad50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "step";
    .port_info 3 /OUTPUT 1 "sck_adc";
    .port_info 4 /OUTPUT 1 "cnv_adc";
    .port_info 5 /INPUT 1 "sdi_adc";
    .port_info 6 /OUTPUT 1 "sck_dac";
    .port_info 7 /OUTPUT 1 "syn_dac";
    .port_info 8 /OUTPUT 1 "sdo_dac";
    .port_info 9 /OUTPUT 1 "sck_ram";
    .port_info 10 /OUTPUT 1 "css_ram";
    .port_info 11 /INPUT 1 "sdi_ram";
    .port_info 12 /OUTPUT 1 "sdo_ram";
P_0x7fb526041900 .param/l "ADC_CS_LEN" 0 4 3, +C4<00000000000000000000000001000010>;
P_0x7fb526041940 .param/l "ADC_NSCK" 0 4 2, +C4<00000000000000000000000000010000>;
P_0x7fb526041980 .param/l "DAC_CS_LEN" 0 4 5, +C4<00000000000000000000000000000010>;
P_0x7fb5260419c0 .param/l "DAC_NSCK" 0 4 4, +C4<00000000000000000000000000011000>;
P_0x7fb526041a00 .param/l "RAM_CS_LEN" 0 4 7, +C4<00000000000000000000000000000010>;
P_0x7fb526041a40 .param/l "RAM_END_ADDR" 0 4 8, C4<000000011111111111111111>;
P_0x7fb526041a80 .param/l "RAM_NSCK" 0 4 6, +C4<00000000000000000000000000110000>;
P_0x7fb526041ac0 .param/l "R_PTR_START_ADDR" 0 4 10, C4<000000010000000000011100>;
P_0x7fb526041b00 .param/l "W_PTR_START_ADDR" 0 4 9, C4<000000000000000000000000>;
enum0x7fb52572ae10 .enum4 (4)
   "S0" 4'b0000,
   "S1" 4'b0001,
   "S2" 4'b0010,
   "S3" 4'b0011,
   "S4" 4'b0100,
   "S5" 4'b0101,
   "S6" 4'b0110
 ;
L_0x7fb52605e600 .functor OR 1, L_0x7fb52605e3c0, L_0x7fb52605e4c0, C4<0>, C4<0>;
L_0x7fb526263a28 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x7fb526058e80_0 .net/2u *"_ivl_0", 3 0, L_0x7fb526263a28;  1 drivers
v0x7fb526058f40_0 .net *"_ivl_10", 0 0, L_0x7fb52605e3c0;  1 drivers
L_0x7fb526263b00 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x7fb526058fe0_0 .net/2u *"_ivl_12", 3 0, L_0x7fb526263b00;  1 drivers
v0x7fb526059070_0 .net *"_ivl_14", 0 0, L_0x7fb52605e4c0;  1 drivers
L_0x7fb526263b90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb526059100_0 .net/2u *"_ivl_20", 1 0, L_0x7fb526263b90;  1 drivers
v0x7fb5260591e0_0 .net *"_ivl_23", 15 0, L_0x7fb52605e730;  1 drivers
v0x7fb526059290_0 .net *"_ivl_24", 17 0, L_0x7fb52605e810;  1 drivers
L_0x7fb526263bd8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fb526059340_0 .net *"_ivl_29", 5 0, L_0x7fb526263bd8;  1 drivers
L_0x7fb526263a70 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x7fb5260593f0_0 .net/2u *"_ivl_4", 3 0, L_0x7fb526263a70;  1 drivers
L_0x7fb526263ab8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x7fb526059500_0 .net/2u *"_ivl_8", 3 0, L_0x7fb526263ab8;  1 drivers
v0x7fb5260595b0_0 .net "clk", 0 0, v0x7fb52605adf0_0;  1 drivers
v0x7fb526059640_0 .net "cnv_adc", 0 0, L_0x7fb52605b9f0;  alias, 1 drivers
v0x7fb5260596d0_0 .net "cs_done_adc", 0 0, L_0x7fb52605bb50;  1 drivers
v0x7fb526059780_0 .net "cs_done_dac", 0 0, L_0x7fb52605c9d0;  1 drivers
v0x7fb526059810_0 .net "cs_done_ram", 0 0, L_0x7fb52605d6a0;  1 drivers
v0x7fb5260598a0_0 .net "cs_en_adc", 0 0, L_0x7fb52605e1c0;  1 drivers
v0x7fb526059970_0 .net "cs_en_dac", 0 0, L_0x7fb52605e2a0;  1 drivers
v0x7fb526059b40_0 .net "cs_en_ram", 0 0, L_0x7fb52605e600;  1 drivers
v0x7fb526059bd0_0 .net "css_ram", 0 0, L_0x7fb52605d580;  alias, 1 drivers
v0x7fb526059c60_0 .var "nextstate", 3 0;
v0x7fb526059cf0_0 .net "nrst", 0 0, v0x7fb52605b0c0_0;  1 drivers
v0x7fb526059d80_0 .var "ram_r_ptr", 23 0;
v0x7fb526059e10_0 .var "ram_w_ptr", 23 0;
v0x7fb526059ea0_0 .net "rx_adc", 15 0, v0x7fb526053c00_0;  1 drivers
v0x7fb526059f30_0 .net "rx_dac", 23 0, v0x7fb5260561f0_0;  1 drivers
v0x7fb526059fc0_0 .net "rx_ram", 47 0, v0x7fb526058840_0;  1 drivers
v0x7fb52605a050_0 .net "sck_adc", 0 0, L_0x7fb52605bc70;  alias, 1 drivers
v0x7fb52605a100_0 .net "sck_dac", 0 0, L_0x7fb52605cab0;  alias, 1 drivers
v0x7fb52605a1b0_0 .net "sck_ram", 0 0, L_0x7fb52605d7c0;  alias, 1 drivers
v0x7fb52605a260_0 .net "sdi_adc", 0 0, v0x7fb52605b340_0;  1 drivers
v0x7fb52605a310_0 .var "sdi_dac", 0 0;
v0x7fb52605a3c0_0 .net "sdi_ram", 0 0, v0x7fb52605b410_0;  1 drivers
v0x7fb52605a470_0 .net "sdo_adc", 0 0, L_0x7fb52605c380;  1 drivers
v0x7fb526059a20_0 .net "sdo_dac", 0 0, L_0x7fb52605d180;  alias, 1 drivers
v0x7fb52605a700_0 .net "sdo_ram", 0 0, L_0x7fb52605dfd0;  alias, 1 drivers
v0x7fb52605a790_0 .net "spi_done_adc", 0 0, L_0x7fb52605c460;  1 drivers
v0x7fb52605a840_0 .net "spi_done_dac", 0 0, L_0x7fb52605d250;  1 drivers
v0x7fb52605a8f0_0 .net "spi_done_ram", 0 0, L_0x7fb52605e0a0;  1 drivers
v0x7fb52605a9a0_0 .var "state", 3 0;
v0x7fb52605aa30_0 .net "step", 0 0, v0x7fb52605b6c0_0;  1 drivers
v0x7fb52605aac0_0 .net "syn_dac", 0 0, L_0x7fb52605c7b0;  alias, 1 drivers
L_0x7fb526263b48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb52605ab50_0 .net "tx_adc", 15 0, L_0x7fb526263b48;  1 drivers
v0x7fb52605ac00_0 .net "tx_dac", 23 0, L_0x7fb52605e930;  1 drivers
v0x7fb52605acb0_0 .var "tx_ram", 47 0;
E_0x7fb52601a640 .event anyedge, v0x7fb52605a9a0_0, v0x7fb526059e10_0, v0x7fb526053c00_0, v0x7fb526059d80_0;
E_0x7fb526017e10/0 .event anyedge, v0x7fb52605a9a0_0, v0x7fb52605aa30_0, v0x7fb52604e110_0, v0x7fb526051870_0;
E_0x7fb526017e10/1 .event anyedge, v0x7fb526053890_0, v0x7fb5260584d0_0, v0x7fb52604fc50_0, v0x7fb526055e80_0;
E_0x7fb526017e10 .event/or E_0x7fb526017e10/0, E_0x7fb526017e10/1;
L_0x7fb52605e1c0 .cmp/eq 4, v0x7fb52605a9a0_0, L_0x7fb526263a28;
L_0x7fb52605e2a0 .cmp/eq 4, v0x7fb52605a9a0_0, L_0x7fb526263a70;
L_0x7fb52605e3c0 .cmp/eq 4, v0x7fb52605a9a0_0, L_0x7fb526263ab8;
L_0x7fb52605e4c0 .cmp/eq 4, v0x7fb52605a9a0_0, L_0x7fb526263b00;
L_0x7fb52605e730 .part v0x7fb526058840_0, 0, 16;
L_0x7fb52605e810 .concat [ 16 2 0 0], L_0x7fb52605e730, L_0x7fb526263b90;
L_0x7fb52605e930 .concat [ 18 6 0 0], L_0x7fb52605e810, L_0x7fb526263bd8;
S_0x7fb526041b40 .scope module, "cs_gen_adc" "cs_generator" 4 38, 5 1 0, S_0x7fb52601f6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /OUTPUT 1 "cs";
    .port_info 4 /OUTPUT 1 "done";
P_0x7fb5260373d0 .param/l "CNT_WIDTH" 0 5 3, +C4<00000000000000000000000000000111>;
P_0x7fb526037410 .param/l "THRESHOLD" 0 5 2, +C4<00000000000000000000000001000010>;
enum0x7fb52572ba60 .enum4 (2)
   "S0" 2'b00,
   "S1" 2'b01,
   "S2" 2'b10
 ;
L_0x7fb52605b900 .functor NOT 1, L_0x7fb52605b860, C4<0>, C4<0>, C4<0>;
L_0x7fb5262630e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fb52604dbb0_0 .net/2u *"_ivl_10", 1 0, L_0x7fb5262630e0;  1 drivers
L_0x7fb526263128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb52604dc50_0 .net/2u *"_ivl_14", 1 0, L_0x7fb526263128;  1 drivers
L_0x7fb526263098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb52604dcf0_0 .net/2u *"_ivl_4", 1 0, L_0x7fb526263098;  1 drivers
v0x7fb52604dd90_0 .net *"_ivl_6", 0 0, L_0x7fb52605b860;  1 drivers
v0x7fb52604de30_0 .net "clk", 0 0, v0x7fb52605adf0_0;  alias, 1 drivers
v0x7fb52604df40_0 .net "cnt", 6 0, v0x7fb52604d270_0;  1 drivers
v0x7fb52604dfd0_0 .net "cnt_nrst", 0 0, L_0x7fb52605b900;  1 drivers
v0x7fb52604e080_0 .net "cs", 0 0, L_0x7fb52605b9f0;  alias, 1 drivers
v0x7fb52604e110_0 .net "done", 0 0, L_0x7fb52605bb50;  alias, 1 drivers
v0x7fb52604e220_0 .net "en", 0 0, L_0x7fb52605e1c0;  alias, 1 drivers
v0x7fb52604e2d0_0 .net "en_pos_edge", 0 0, v0x7fb52604d910_0;  1 drivers
v0x7fb52604e360_0 .var "nextstate", 1 0;
v0x7fb52604e3f0_0 .net "nrst", 0 0, v0x7fb52605b0c0_0;  alias, 1 drivers
v0x7fb52604e480_0 .var "state", 1 0;
E_0x7fb526025cf0 .event anyedge, v0x7fb52604e480_0, v0x7fb52604d910_0, v0x7fb52604d270_0;
L_0x7fb52605b860 .cmp/eq 2, v0x7fb52604e480_0, L_0x7fb526263098;
L_0x7fb52605b9f0 .cmp/eq 2, v0x7fb52604e480_0, L_0x7fb5262630e0;
L_0x7fb52605bb50 .cmp/eq 2, v0x7fb52604e480_0, L_0x7fb526263128;
S_0x7fb526041cb0 .scope module, "cntr" "counter" 5 16, 6 1 0, S_0x7fb526041b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "nrst";
    .port_info 3 /OUTPUT 7 "cnt";
P_0x7fb526038590 .param/l "N" 0 6 1, +C4<00000000000000000000000000000111>;
v0x7fb52602cd20_0 .net "clk", 0 0, v0x7fb52605adf0_0;  alias, 1 drivers
v0x7fb52604d270_0 .var "cnt", 6 0;
L_0x7fb526263008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb52604d310_0 .net "en", 0 0, L_0x7fb526263008;  1 drivers
v0x7fb52604d3a0_0 .net "nrst", 0 0, L_0x7fb52605b900;  alias, 1 drivers
E_0x7fb52602c8c0 .event posedge, v0x7fb52602cd20_0;
S_0x7fb52604d450 .scope module, "ped" "edge_detector" 5 17, 7 1 0, S_0x7fb526041b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "pol";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "e";
v0x7fb52604d710_0 .net "clk", 0 0, v0x7fb52605adf0_0;  alias, 1 drivers
v0x7fb52604d7d0_0 .net "d", 0 0, L_0x7fb52605e1c0;  alias, 1 drivers
v0x7fb52604d860_0 .var "d_dly", 0 0;
v0x7fb52604d910_0 .var "e", 0 0;
v0x7fb52604d9b0_0 .net "nrst", 0 0, v0x7fb52605b0c0_0;  alias, 1 drivers
L_0x7fb526263050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb52604da90_0 .net "pol", 0 0, L_0x7fb526263050;  1 drivers
E_0x7fb52604d6d0 .event anyedge, v0x7fb52604da90_0, v0x7fb52604d7d0_0, v0x7fb52604d860_0;
S_0x7fb52604e590 .scope module, "cs_gen_dac" "cs_generator" 4 41, 5 1 0, S_0x7fb52601f6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /OUTPUT 1 "cs";
    .port_info 4 /OUTPUT 1 "done";
P_0x7fb52604e760 .param/l "CNT_WIDTH" 0 5 3, +C4<00000000000000000000000000000100>;
P_0x7fb52604e7a0 .param/l "THRESHOLD" 0 5 2, +C4<00000000000000000000000000000010>;
enum0x7fb52572da60 .enum4 (2)
   "S0" 2'b00,
   "S1" 2'b01,
   "S2" 2'b10
 ;
L_0x7fb52605c6c0 .functor NOT 1, L_0x7fb52605c5a0, C4<0>, C4<0>, C4<0>;
L_0x7fb526263440 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fb52604f720_0 .net/2u *"_ivl_10", 1 0, L_0x7fb526263440;  1 drivers
L_0x7fb526263488 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb52604f7c0_0 .net/2u *"_ivl_14", 1 0, L_0x7fb526263488;  1 drivers
L_0x7fb5262633f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb52604f860_0 .net/2u *"_ivl_4", 1 0, L_0x7fb5262633f8;  1 drivers
v0x7fb52604f900_0 .net *"_ivl_6", 0 0, L_0x7fb52605c5a0;  1 drivers
v0x7fb52604f9a0_0 .net "clk", 0 0, v0x7fb52605adf0_0;  alias, 1 drivers
v0x7fb52604fa70_0 .net "cnt", 3 0, v0x7fb52604eda0_0;  1 drivers
v0x7fb52604fb10_0 .net "cnt_nrst", 0 0, L_0x7fb52605c6c0;  1 drivers
v0x7fb52604fbc0_0 .net "cs", 0 0, L_0x7fb52605c7b0;  alias, 1 drivers
v0x7fb52604fc50_0 .net "done", 0 0, L_0x7fb52605c9d0;  alias, 1 drivers
v0x7fb52604fd60_0 .net "en", 0 0, L_0x7fb52605e2a0;  alias, 1 drivers
v0x7fb52604fe10_0 .net "en_pos_edge", 0 0, v0x7fb52604f490_0;  1 drivers
v0x7fb52604fea0_0 .var "nextstate", 1 0;
v0x7fb52604ff30_0 .net "nrst", 0 0, v0x7fb52605b0c0_0;  alias, 1 drivers
v0x7fb52604ffc0_0 .var "state", 1 0;
E_0x7fb52604e930 .event anyedge, v0x7fb52604ffc0_0, v0x7fb52604f490_0, v0x7fb52604eda0_0;
L_0x7fb52605c5a0 .cmp/eq 2, v0x7fb52604ffc0_0, L_0x7fb5262633f8;
L_0x7fb52605c7b0 .cmp/eq 2, v0x7fb52604ffc0_0, L_0x7fb526263440;
L_0x7fb52605c9d0 .cmp/eq 2, v0x7fb52604ffc0_0, L_0x7fb526263488;
S_0x7fb52604e990 .scope module, "cntr" "counter" 5 16, 6 1 0, S_0x7fb52604e590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "nrst";
    .port_info 3 /OUTPUT 4 "cnt";
P_0x7fb52604eb60 .param/l "N" 0 6 1, +C4<00000000000000000000000000000100>;
v0x7fb52604ed00_0 .net "clk", 0 0, v0x7fb52605adf0_0;  alias, 1 drivers
v0x7fb52604eda0_0 .var "cnt", 3 0;
L_0x7fb526263368 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb52604ee40_0 .net "en", 0 0, L_0x7fb526263368;  1 drivers
v0x7fb52604eed0_0 .net "nrst", 0 0, L_0x7fb52605c6c0;  alias, 1 drivers
S_0x7fb52604ef80 .scope module, "ped" "edge_detector" 5 17, 7 1 0, S_0x7fb52604e590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "pol";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "e";
v0x7fb52604f240_0 .net "clk", 0 0, v0x7fb52605adf0_0;  alias, 1 drivers
v0x7fb52604f360_0 .net "d", 0 0, L_0x7fb52605e2a0;  alias, 1 drivers
v0x7fb52604f400_0 .var "d_dly", 0 0;
v0x7fb52604f490_0 .var "e", 0 0;
v0x7fb52604f520_0 .net "nrst", 0 0, v0x7fb52605b0c0_0;  alias, 1 drivers
L_0x7fb5262633b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb52604f630_0 .net "pol", 0 0, L_0x7fb5262633b0;  1 drivers
E_0x7fb52604f200 .event anyedge, v0x7fb52604f630_0, v0x7fb52604f360_0, v0x7fb52604f400_0;
S_0x7fb5260500d0 .scope module, "cs_gen_ram" "cs_generator" 4 44, 5 1 0, S_0x7fb52601f6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /OUTPUT 1 "cs";
    .port_info 4 /OUTPUT 1 "done";
P_0x7fb5260502b0 .param/l "CNT_WIDTH" 0 5 3, +C4<00000000000000000000000000000100>;
P_0x7fb5260502f0 .param/l "THRESHOLD" 0 5 2, +C4<00000000000000000000000000000010>;
enum0x7fb52572fa60 .enum4 (2)
   "S0" 2'b00,
   "S1" 2'b01,
   "S2" 2'b10
 ;
L_0x7fb52605d490 .functor NOT 1, L_0x7fb52605d370, C4<0>, C4<0>, C4<0>;
L_0x7fb5262637a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fb526051270_0 .net/2u *"_ivl_10", 1 0, L_0x7fb5262637a0;  1 drivers
L_0x7fb5262637e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb526051300_0 .net/2u *"_ivl_14", 1 0, L_0x7fb5262637e8;  1 drivers
L_0x7fb526263758 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb526051390_0 .net/2u *"_ivl_4", 1 0, L_0x7fb526263758;  1 drivers
v0x7fb526051430_0 .net *"_ivl_6", 0 0, L_0x7fb52605d370;  1 drivers
v0x7fb5260514d0_0 .net "clk", 0 0, v0x7fb52605adf0_0;  alias, 1 drivers
v0x7fb5260516a0_0 .net "cnt", 3 0, v0x7fb5260508f0_0;  1 drivers
v0x7fb526051750_0 .net "cnt_nrst", 0 0, L_0x7fb52605d490;  1 drivers
v0x7fb5260517e0_0 .net "cs", 0 0, L_0x7fb52605d580;  alias, 1 drivers
v0x7fb526051870_0 .net "done", 0 0, L_0x7fb52605d6a0;  alias, 1 drivers
v0x7fb526051980_0 .net "en", 0 0, L_0x7fb52605e600;  alias, 1 drivers
v0x7fb526051a10_0 .net "en_pos_edge", 0 0, v0x7fb526050f80_0;  1 drivers
v0x7fb526051aa0_0 .var "nextstate", 1 0;
v0x7fb526051b30_0 .net "nrst", 0 0, v0x7fb52605b0c0_0;  alias, 1 drivers
v0x7fb526051bc0_0 .var "state", 1 0;
E_0x7fb526050480 .event anyedge, v0x7fb526051bc0_0, v0x7fb526050f80_0, v0x7fb5260508f0_0;
L_0x7fb52605d370 .cmp/eq 2, v0x7fb526051bc0_0, L_0x7fb526263758;
L_0x7fb52605d580 .cmp/eq 2, v0x7fb526051bc0_0, L_0x7fb5262637a0;
L_0x7fb52605d6a0 .cmp/eq 2, v0x7fb526051bc0_0, L_0x7fb5262637e8;
S_0x7fb5260504e0 .scope module, "cntr" "counter" 5 16, 6 1 0, S_0x7fb5260500d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "nrst";
    .port_info 3 /OUTPUT 4 "cnt";
P_0x7fb5260506b0 .param/l "N" 0 6 1, +C4<00000000000000000000000000000100>;
v0x7fb526050850_0 .net "clk", 0 0, v0x7fb52605adf0_0;  alias, 1 drivers
v0x7fb5260508f0_0 .var "cnt", 3 0;
L_0x7fb5262636c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb526050990_0 .net "en", 0 0, L_0x7fb5262636c8;  1 drivers
v0x7fb526050a20_0 .net "nrst", 0 0, L_0x7fb52605d490;  alias, 1 drivers
S_0x7fb526050ad0 .scope module, "ped" "edge_detector" 5 17, 7 1 0, S_0x7fb5260500d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "pol";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "e";
v0x7fb526050d90_0 .net "clk", 0 0, v0x7fb52605adf0_0;  alias, 1 drivers
v0x7fb526050e30_0 .net "d", 0 0, L_0x7fb52605e600;  alias, 1 drivers
v0x7fb526050ed0_0 .var "d_dly", 0 0;
v0x7fb526050f80_0 .var "e", 0 0;
v0x7fb526051020_0 .net "nrst", 0 0, v0x7fb52605b0c0_0;  alias, 1 drivers
L_0x7fb526263710 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb526051170_0 .net "pol", 0 0, L_0x7fb526263710;  1 drivers
E_0x7fb526050d50 .event anyedge, v0x7fb526051170_0, v0x7fb526050e30_0, v0x7fb526050ed0_0;
S_0x7fb526051c80 .scope module, "spi_con_adc" "spi_controller" 4 39, 8 1 0, S_0x7fb52601f6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "sdi";
    .port_info 3 /INPUT 1 "cs";
    .port_info 4 /OUTPUT 1 "sdo";
    .port_info 5 /OUTPUT 1 "sck";
    .port_info 6 /INPUT 16 "tx_data";
    .port_info 7 /OUTPUT 16 "rx_data";
    .port_info 8 /OUTPUT 1 "done";
P_0x7fb526051e40 .param/l "CNT_WIDTH" 0 8 5, +C4<00000000000000000000000000000110>;
P_0x7fb526051e80 .param/l "NSCK" 0 8 4, +C4<00000000000000000000000000010000>;
P_0x7fb526051ec0 .param/l "RX_WIDTH" 0 8 3, +C4<00000000000000000000000000010000>;
P_0x7fb526051f00 .param/l "TX_WIDTH" 0 8 2, +C4<00000000000000000000000000010000>;
enum0x7fb52572caa0 .enum4 (3)
   "S0" 3'b000,
   "S1" 3'b001,
   "S2" 3'b010,
   "S3" 3'b011
 ;
L_0x7fb52605bc70 .functor AND 1, v0x7fb52605adf0_0, L_0x7fb52605c290, C4<1>, C4<1>;
L_0x7fb52605bf60 .functor OR 1, L_0x7fb52605bd20, L_0x7fb52605be80, C4<0>, C4<0>;
L_0x7fb52605c290 .functor OR 1, L_0x7fb52605c050, L_0x7fb52605c150, C4<0>, C4<0>;
L_0x7fb526263248 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fb526052fc0_0 .net/2u *"_ivl_10", 2 0, L_0x7fb526263248;  1 drivers
v0x7fb526053060_0 .net *"_ivl_12", 0 0, L_0x7fb52605be80;  1 drivers
L_0x7fb526263290 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fb526053100_0 .net/2u *"_ivl_16", 2 0, L_0x7fb526263290;  1 drivers
v0x7fb526053190_0 .net *"_ivl_18", 0 0, L_0x7fb52605c050;  1 drivers
L_0x7fb5262632d8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fb526053230_0 .net/2u *"_ivl_20", 2 0, L_0x7fb5262632d8;  1 drivers
v0x7fb526053320_0 .net *"_ivl_22", 0 0, L_0x7fb52605c150;  1 drivers
L_0x7fb526263320 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fb5260533c0_0 .net/2u *"_ivl_28", 2 0, L_0x7fb526263320;  1 drivers
L_0x7fb526263200 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fb526053470_0 .net/2u *"_ivl_6", 2 0, L_0x7fb526263200;  1 drivers
v0x7fb526053520_0 .net *"_ivl_8", 0 0, L_0x7fb52605bd20;  1 drivers
v0x7fb526053630_0 .net "clk", 0 0, v0x7fb52605adf0_0;  alias, 1 drivers
v0x7fb5260536c0_0 .net "cnt", 5 0, v0x7fb5260526a0_0;  1 drivers
v0x7fb526053770_0 .net "cs", 0 0, L_0x7fb52605b9f0;  alias, 1 drivers
v0x7fb526053800_0 .net "cs_nedge", 0 0, v0x7fb526052d50_0;  1 drivers
v0x7fb526053890_0 .net "done", 0 0, L_0x7fb52605c460;  alias, 1 drivers
v0x7fb526053920_0 .var "nextstate", 2 0;
v0x7fb5260539c0_0 .net "nrst", 0 0, v0x7fb52605b0c0_0;  alias, 1 drivers
v0x7fb526053a50_0 .var "rx_buffer", 15 0;
v0x7fb526053c00_0 .var "rx_data", 15 0;
v0x7fb526053cb0_0 .net "rx_en", 0 0, L_0x7fb52605bf60;  1 drivers
v0x7fb526053d50_0 .net "sck", 0 0, L_0x7fb52605bc70;  alias, 1 drivers
v0x7fb526053df0_0 .net "sck_en", 0 0, L_0x7fb52605c290;  1 drivers
v0x7fb526053ea0_0 .net "sdi", 0 0, v0x7fb52605b340_0;  alias, 1 drivers
v0x7fb526053f30_0 .net "sdo", 0 0, L_0x7fb52605c380;  alias, 1 drivers
v0x7fb526053fc0_0 .var "state", 2 0;
v0x7fb526054050_0 .var "tx_buffer", 15 0;
v0x7fb5260540e0_0 .net "tx_data", 15 0, L_0x7fb526263b48;  alias, 1 drivers
E_0x7fb526052250 .event anyedge, v0x7fb526053fc0_0, v0x7fb526052d50_0, v0x7fb5260526a0_0;
E_0x7fb5260522b0 .event negedge, v0x7fb52602cd20_0;
L_0x7fb52605bd20 .cmp/eq 3, v0x7fb526053fc0_0, L_0x7fb526263200;
L_0x7fb52605be80 .cmp/eq 3, v0x7fb526053fc0_0, L_0x7fb526263248;
L_0x7fb52605c050 .cmp/eq 3, v0x7fb526053fc0_0, L_0x7fb526263290;
L_0x7fb52605c150 .cmp/eq 3, v0x7fb526053fc0_0, L_0x7fb5262632d8;
L_0x7fb52605c380 .part v0x7fb526054050_0, 15, 1;
L_0x7fb52605c460 .cmp/eq 3, v0x7fb526053fc0_0, L_0x7fb526263320;
S_0x7fb526052310 .scope module, "cntr" "counter" 8 25, 6 1 0, S_0x7fb526051c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "nrst";
    .port_info 3 /OUTPUT 6 "cnt";
P_0x7fb5260524e0 .param/l "N" 0 6 1, +C4<00000000000000000000000000000110>;
v0x7fb526052600_0 .net "clk", 0 0, v0x7fb52605adf0_0;  alias, 1 drivers
v0x7fb5260526a0_0 .var "cnt", 5 0;
L_0x7fb5262631b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb526052740_0 .net "en", 0 0, L_0x7fb5262631b8;  1 drivers
v0x7fb5260527d0_0 .net "nrst", 0 0, L_0x7fb52605c290;  alias, 1 drivers
S_0x7fb526052880 .scope module, "ned1" "edge_detector" 8 24, 7 1 0, S_0x7fb526051c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "pol";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "e";
v0x7fb526052b40_0 .net "clk", 0 0, v0x7fb52605adf0_0;  alias, 1 drivers
v0x7fb526052be0_0 .net "d", 0 0, L_0x7fb52605b9f0;  alias, 1 drivers
v0x7fb526052ca0_0 .var "d_dly", 0 0;
v0x7fb526052d50_0 .var "e", 0 0;
v0x7fb526052de0_0 .net "nrst", 0 0, v0x7fb52605b0c0_0;  alias, 1 drivers
L_0x7fb526263170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb526052eb0_0 .net "pol", 0 0, L_0x7fb526263170;  1 drivers
E_0x7fb526052b00 .event anyedge, v0x7fb526052eb0_0, v0x7fb52604e080_0, v0x7fb526052ca0_0;
S_0x7fb526054240 .scope module, "spi_con_dac" "spi_controller" 4 42, 8 1 0, S_0x7fb52601f6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "sdi";
    .port_info 3 /INPUT 1 "cs";
    .port_info 4 /OUTPUT 1 "sdo";
    .port_info 5 /OUTPUT 1 "sck";
    .port_info 6 /INPUT 24 "tx_data";
    .port_info 7 /OUTPUT 24 "rx_data";
    .port_info 8 /OUTPUT 1 "done";
P_0x7fb5260543f0 .param/l "CNT_WIDTH" 0 8 5, +C4<00000000000000000000000000000110>;
P_0x7fb526054430 .param/l "NSCK" 0 8 4, +C4<00000000000000000000000000011000>;
P_0x7fb526054470 .param/l "RX_WIDTH" 0 8 3, +C4<00000000000000000000000000011000>;
P_0x7fb5260544b0 .param/l "TX_WIDTH" 0 8 2, +C4<00000000000000000000000000011000>;
enum0x7fb52572eaa0 .enum4 (3)
   "S0" 3'b000,
   "S1" 3'b001,
   "S2" 3'b010,
   "S3" 3'b011
 ;
L_0x7fb52605cab0 .functor AND 1, v0x7fb52605adf0_0, L_0x7fb52605d090, C4<1>, C4<1>;
L_0x7fb52605cd60 .functor OR 1, L_0x7fb52605cb20, L_0x7fb52605cc20, C4<0>, C4<0>;
L_0x7fb52605d090 .functor OR 1, L_0x7fb52605ce50, L_0x7fb52605cf50, C4<0>, C4<0>;
L_0x7fb5262635a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fb526055610_0 .net/2u *"_ivl_10", 2 0, L_0x7fb5262635a8;  1 drivers
v0x7fb5260556a0_0 .net *"_ivl_12", 0 0, L_0x7fb52605cc20;  1 drivers
L_0x7fb5262635f0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fb526055730_0 .net/2u *"_ivl_16", 2 0, L_0x7fb5262635f0;  1 drivers
v0x7fb5260557c0_0 .net *"_ivl_18", 0 0, L_0x7fb52605ce50;  1 drivers
L_0x7fb526263638 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fb526055850_0 .net/2u *"_ivl_20", 2 0, L_0x7fb526263638;  1 drivers
v0x7fb526055920_0 .net *"_ivl_22", 0 0, L_0x7fb52605cf50;  1 drivers
L_0x7fb526263680 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fb5260559b0_0 .net/2u *"_ivl_28", 2 0, L_0x7fb526263680;  1 drivers
L_0x7fb526263560 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fb526055a60_0 .net/2u *"_ivl_6", 2 0, L_0x7fb526263560;  1 drivers
v0x7fb526055b10_0 .net *"_ivl_8", 0 0, L_0x7fb52605cb20;  1 drivers
v0x7fb526055c20_0 .net "clk", 0 0, v0x7fb52605adf0_0;  alias, 1 drivers
v0x7fb526055cb0_0 .net "cnt", 5 0, v0x7fb526054c10_0;  1 drivers
v0x7fb526055d60_0 .net "cs", 0 0, L_0x7fb52605c7b0;  alias, 1 drivers
v0x7fb526055df0_0 .net "cs_nedge", 0 0, v0x7fb5260552c0_0;  1 drivers
v0x7fb526055e80_0 .net "done", 0 0, L_0x7fb52605d250;  alias, 1 drivers
v0x7fb526055f10_0 .var "nextstate", 2 0;
v0x7fb526055fb0_0 .net "nrst", 0 0, v0x7fb52605b0c0_0;  alias, 1 drivers
v0x7fb526056040_0 .var "rx_buffer", 23 0;
v0x7fb5260561f0_0 .var "rx_data", 23 0;
v0x7fb5260562a0_0 .net "rx_en", 0 0, L_0x7fb52605cd60;  1 drivers
v0x7fb526056340_0 .net "sck", 0 0, L_0x7fb52605cab0;  alias, 1 drivers
v0x7fb5260563e0_0 .net "sck_en", 0 0, L_0x7fb52605d090;  1 drivers
v0x7fb526056490_0 .net "sdi", 0 0, v0x7fb52605a310_0;  1 drivers
v0x7fb526056520_0 .net "sdo", 0 0, L_0x7fb52605d180;  alias, 1 drivers
v0x7fb5260565b0_0 .var "state", 2 0;
v0x7fb526056640_0 .var "tx_buffer", 23 0;
v0x7fb5260566d0_0 .net "tx_data", 23 0, L_0x7fb52605e930;  alias, 1 drivers
E_0x7fb526054800 .event anyedge, v0x7fb5260565b0_0, v0x7fb5260552c0_0, v0x7fb526054c10_0;
L_0x7fb52605cb20 .cmp/eq 3, v0x7fb5260565b0_0, L_0x7fb526263560;
L_0x7fb52605cc20 .cmp/eq 3, v0x7fb5260565b0_0, L_0x7fb5262635a8;
L_0x7fb52605ce50 .cmp/eq 3, v0x7fb5260565b0_0, L_0x7fb5262635f0;
L_0x7fb52605cf50 .cmp/eq 3, v0x7fb5260565b0_0, L_0x7fb526263638;
L_0x7fb52605d180 .part v0x7fb526056640_0, 23, 1;
L_0x7fb52605d250 .cmp/eq 3, v0x7fb5260565b0_0, L_0x7fb526263680;
S_0x7fb526054880 .scope module, "cntr" "counter" 8 25, 6 1 0, S_0x7fb526054240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "nrst";
    .port_info 3 /OUTPUT 6 "cnt";
P_0x7fb526054a50 .param/l "N" 0 6 1, +C4<00000000000000000000000000000110>;
v0x7fb526054b70_0 .net "clk", 0 0, v0x7fb52605adf0_0;  alias, 1 drivers
v0x7fb526054c10_0 .var "cnt", 5 0;
L_0x7fb526263518 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb526054cb0_0 .net "en", 0 0, L_0x7fb526263518;  1 drivers
v0x7fb526054d40_0 .net "nrst", 0 0, L_0x7fb52605d090;  alias, 1 drivers
S_0x7fb526054df0 .scope module, "ned1" "edge_detector" 8 24, 7 1 0, S_0x7fb526054240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "pol";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "e";
v0x7fb5260550b0_0 .net "clk", 0 0, v0x7fb52605adf0_0;  alias, 1 drivers
v0x7fb526055150_0 .net "d", 0 0, L_0x7fb52605c7b0;  alias, 1 drivers
v0x7fb526055210_0 .var "d_dly", 0 0;
v0x7fb5260552c0_0 .var "e", 0 0;
v0x7fb526055350_0 .net "nrst", 0 0, v0x7fb52605b0c0_0;  alias, 1 drivers
L_0x7fb5262634d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb526055520_0 .net "pol", 0 0, L_0x7fb5262634d0;  1 drivers
E_0x7fb526055070 .event anyedge, v0x7fb526055520_0, v0x7fb52604fbc0_0, v0x7fb526055210_0;
S_0x7fb526056830 .scope module, "spi_con_ram" "spi_controller" 4 45, 8 1 0, S_0x7fb52601f6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "sdi";
    .port_info 3 /INPUT 1 "cs";
    .port_info 4 /OUTPUT 1 "sdo";
    .port_info 5 /OUTPUT 1 "sck";
    .port_info 6 /INPUT 48 "tx_data";
    .port_info 7 /OUTPUT 48 "rx_data";
    .port_info 8 /OUTPUT 1 "done";
P_0x7fb5260569a0 .param/l "CNT_WIDTH" 0 8 5, +C4<00000000000000000000000000000110>;
P_0x7fb5260569e0 .param/l "NSCK" 0 8 4, +C4<00000000000000000000000000110000>;
P_0x7fb526056a20 .param/l "RX_WIDTH" 0 8 3, +C4<00000000000000000000000000110000>;
P_0x7fb526056a60 .param/l "TX_WIDTH" 0 8 2, +C4<00000000000000000000000000110000>;
enum0x7fb525730aa0 .enum4 (3)
   "S0" 3'b000,
   "S1" 3'b001,
   "S2" 3'b010,
   "S3" 3'b011
 ;
L_0x7fb52605d7c0 .functor AND 1, v0x7fb52605adf0_0, L_0x7fb52605dee0, C4<1>, C4<1>;
L_0x7fb52605dbb0 .functor OR 1, L_0x7fb52605d870, L_0x7fb52605c8d0, C4<0>, C4<0>;
L_0x7fb52605dee0 .functor OR 1, L_0x7fb52605dca0, L_0x7fb52605dda0, C4<0>, C4<0>;
L_0x7fb526263908 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fb526057c00_0 .net/2u *"_ivl_10", 2 0, L_0x7fb526263908;  1 drivers
v0x7fb526057ca0_0 .net *"_ivl_12", 0 0, L_0x7fb52605c8d0;  1 drivers
L_0x7fb526263950 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fb526057d40_0 .net/2u *"_ivl_16", 2 0, L_0x7fb526263950;  1 drivers
v0x7fb526057dd0_0 .net *"_ivl_18", 0 0, L_0x7fb52605dca0;  1 drivers
L_0x7fb526263998 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fb526057e70_0 .net/2u *"_ivl_20", 2 0, L_0x7fb526263998;  1 drivers
v0x7fb526057f60_0 .net *"_ivl_22", 0 0, L_0x7fb52605dda0;  1 drivers
L_0x7fb5262639e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fb526058000_0 .net/2u *"_ivl_28", 2 0, L_0x7fb5262639e0;  1 drivers
L_0x7fb5262638c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fb5260580b0_0 .net/2u *"_ivl_6", 2 0, L_0x7fb5262638c0;  1 drivers
v0x7fb526058160_0 .net *"_ivl_8", 0 0, L_0x7fb52605d870;  1 drivers
v0x7fb526058270_0 .net "clk", 0 0, v0x7fb52605adf0_0;  alias, 1 drivers
v0x7fb526058300_0 .net "cnt", 5 0, v0x7fb5260571e0_0;  1 drivers
v0x7fb5260583b0_0 .net "cs", 0 0, L_0x7fb52605d580;  alias, 1 drivers
v0x7fb526058440_0 .net "cs_nedge", 0 0, v0x7fb5260579b0_0;  1 drivers
v0x7fb5260584d0_0 .net "done", 0 0, L_0x7fb52605e0a0;  alias, 1 drivers
v0x7fb526058560_0 .var "nextstate", 2 0;
v0x7fb526058600_0 .net "nrst", 0 0, v0x7fb52605b0c0_0;  alias, 1 drivers
v0x7fb526058690_0 .var "rx_buffer", 47 0;
v0x7fb526058840_0 .var "rx_data", 47 0;
v0x7fb5260588f0_0 .net "rx_en", 0 0, L_0x7fb52605dbb0;  1 drivers
v0x7fb526058990_0 .net "sck", 0 0, L_0x7fb52605d7c0;  alias, 1 drivers
v0x7fb526058a30_0 .net "sck_en", 0 0, L_0x7fb52605dee0;  1 drivers
v0x7fb526058ae0_0 .net "sdi", 0 0, v0x7fb52605b410_0;  alias, 1 drivers
v0x7fb526058b70_0 .net "sdo", 0 0, L_0x7fb52605dfd0;  alias, 1 drivers
v0x7fb526058c00_0 .var "state", 2 0;
v0x7fb526058c90_0 .var "tx_buffer", 47 0;
v0x7fb526058d20_0 .net "tx_data", 47 0, v0x7fb52605acb0_0;  1 drivers
E_0x7fb526056dd0 .event anyedge, v0x7fb526058c00_0, v0x7fb5260579b0_0, v0x7fb5260571e0_0;
L_0x7fb52605d870 .cmp/eq 3, v0x7fb526058c00_0, L_0x7fb5262638c0;
L_0x7fb52605c8d0 .cmp/eq 3, v0x7fb526058c00_0, L_0x7fb526263908;
L_0x7fb52605dca0 .cmp/eq 3, v0x7fb526058c00_0, L_0x7fb526263950;
L_0x7fb52605dda0 .cmp/eq 3, v0x7fb526058c00_0, L_0x7fb526263998;
L_0x7fb52605dfd0 .part v0x7fb526058c90_0, 47, 1;
L_0x7fb52605e0a0 .cmp/eq 3, v0x7fb526058c00_0, L_0x7fb5262639e0;
S_0x7fb526056e50 .scope module, "cntr" "counter" 8 25, 6 1 0, S_0x7fb526056830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "nrst";
    .port_info 3 /OUTPUT 6 "cnt";
P_0x7fb526057020 .param/l "N" 0 6 1, +C4<00000000000000000000000000000110>;
v0x7fb526057140_0 .net "clk", 0 0, v0x7fb52605adf0_0;  alias, 1 drivers
v0x7fb5260571e0_0 .var "cnt", 5 0;
L_0x7fb526263878 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb526057280_0 .net "en", 0 0, L_0x7fb526263878;  1 drivers
v0x7fb526057310_0 .net "nrst", 0 0, L_0x7fb52605dee0;  alias, 1 drivers
S_0x7fb5260573c0 .scope module, "ned1" "edge_detector" 8 24, 7 1 0, S_0x7fb526056830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "pol";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "e";
v0x7fb526057680_0 .net "clk", 0 0, v0x7fb52605adf0_0;  alias, 1 drivers
v0x7fb5260515a0_0 .net "d", 0 0, L_0x7fb52605d580;  alias, 1 drivers
v0x7fb526057920_0 .var "d_dly", 0 0;
v0x7fb5260579b0_0 .var "e", 0 0;
v0x7fb526057a40_0 .net "nrst", 0 0, v0x7fb52605b0c0_0;  alias, 1 drivers
L_0x7fb526263830 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb526057b10_0 .net "pol", 0 0, L_0x7fb526263830;  1 drivers
E_0x7fb526057640 .event anyedge, v0x7fb526057b10_0, v0x7fb5260517e0_0, v0x7fb526057920_0;
    .scope S_0x7fb526041cb0;
T_0 ;
    %wait E_0x7fb52602c8c0;
    %load/vec4 v0x7fb52604d3a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7fb52604d270_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fb52604d310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fb52604d270_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x7fb52604d270_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fb52604d450;
T_1 ;
    %wait E_0x7fb52602c8c0;
    %load/vec4 v0x7fb52604d9b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb52604d860_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fb52604d7d0_0;
    %assign/vec4 v0x7fb52604d860_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fb52604d450;
T_2 ;
Ewait_0 .event/or E_0x7fb52604d6d0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x7fb52604da90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fb52604d7d0_0;
    %load/vec4 v0x7fb52604d860_0;
    %inv;
    %and;
    %store/vec4 v0x7fb52604d910_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fb52604d7d0_0;
    %inv;
    %load/vec4 v0x7fb52604d860_0;
    %and;
    %store/vec4 v0x7fb52604d910_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fb526041b40;
T_3 ;
    %wait E_0x7fb52602c8c0;
    %load/vec4 v0x7fb52604e3f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb52604e480_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fb52604e360_0;
    %assign/vec4 v0x7fb52604e480_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fb526041b40;
T_4 ;
Ewait_1 .event/or E_0x7fb526025cf0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x7fb52604e480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb52604e360_0, 0, 2;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0x7fb52604e2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb52604e360_0, 0, 2;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb52604e360_0, 0, 2;
T_4.5 ;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v0x7fb52604df40_0;
    %pad/u 32;
    %cmpi/e 66, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb52604e360_0, 0, 2;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb52604e360_0, 0, 2;
T_4.7 ;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fb526052880;
T_5 ;
    %wait E_0x7fb52602c8c0;
    %load/vec4 v0x7fb526052de0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb526052ca0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fb526052be0_0;
    %assign/vec4 v0x7fb526052ca0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fb526052880;
T_6 ;
Ewait_2 .event/or E_0x7fb526052b00, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x7fb526052eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fb526052be0_0;
    %load/vec4 v0x7fb526052ca0_0;
    %inv;
    %and;
    %store/vec4 v0x7fb526052d50_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fb526052be0_0;
    %inv;
    %load/vec4 v0x7fb526052ca0_0;
    %and;
    %store/vec4 v0x7fb526052d50_0, 0, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fb526052310;
T_7 ;
    %wait E_0x7fb52602c8c0;
    %load/vec4 v0x7fb5260527d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fb5260526a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fb526052740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x7fb5260526a0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x7fb5260526a0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fb526051c80;
T_8 ;
    %wait E_0x7fb5260522b0;
    %load/vec4 v0x7fb526053df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fb526054050_0;
    %parti/s 15, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x7fb526054050_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fb526051c80;
T_9 ;
    %wait E_0x7fb52602c8c0;
    %load/vec4 v0x7fb5260539c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb526054050_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb526053a50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb526053c00_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fb526053cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7fb526053a50_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x7fb526053ea0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb526053a50_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fb5260540e0_0;
    %assign/vec4 v0x7fb526054050_0, 0;
    %load/vec4 v0x7fb526053a50_0;
    %assign/vec4 v0x7fb526053c00_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fb526051c80;
T_10 ;
    %wait E_0x7fb52602c8c0;
    %load/vec4 v0x7fb5260539c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fb526053fc0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fb526053920_0;
    %assign/vec4 v0x7fb526053fc0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fb526051c80;
T_11 ;
Ewait_3 .event/or E_0x7fb526052250, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x7fb526053fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb526053920_0, 0, 3;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v0x7fb526053800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fb526053920_0, 0, 3;
    %jmp T_11.7;
T_11.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb526053920_0, 0, 3;
T_11.7 ;
    %jmp T_11.5;
T_11.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fb526053920_0, 0, 3;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v0x7fb5260536c0_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_11.8, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fb526053920_0, 0, 3;
    %jmp T_11.9;
T_11.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fb526053920_0, 0, 3;
T_11.9 ;
    %jmp T_11.5;
T_11.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb526053920_0, 0, 3;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fb52604e990;
T_12 ;
    %wait E_0x7fb52602c8c0;
    %load/vec4 v0x7fb52604eed0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb52604eda0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7fb52604ee40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x7fb52604eda0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fb52604eda0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fb52604ef80;
T_13 ;
    %wait E_0x7fb52602c8c0;
    %load/vec4 v0x7fb52604f520_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb52604f400_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fb52604f360_0;
    %assign/vec4 v0x7fb52604f400_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fb52604ef80;
T_14 ;
Ewait_4 .event/or E_0x7fb52604f200, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x7fb52604f630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x7fb52604f360_0;
    %load/vec4 v0x7fb52604f400_0;
    %inv;
    %and;
    %store/vec4 v0x7fb52604f490_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7fb52604f360_0;
    %inv;
    %load/vec4 v0x7fb52604f400_0;
    %and;
    %store/vec4 v0x7fb52604f490_0, 0, 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fb52604e590;
T_15 ;
    %wait E_0x7fb52602c8c0;
    %load/vec4 v0x7fb52604ff30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb52604ffc0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fb52604fea0_0;
    %assign/vec4 v0x7fb52604ffc0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fb52604e590;
T_16 ;
Ewait_5 .event/or E_0x7fb52604e930, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x7fb52604ffc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb52604fea0_0, 0, 2;
    %jmp T_16.3;
T_16.0 ;
    %load/vec4 v0x7fb52604fe10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb52604fea0_0, 0, 2;
    %jmp T_16.5;
T_16.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb52604fea0_0, 0, 2;
T_16.5 ;
    %jmp T_16.3;
T_16.1 ;
    %load/vec4 v0x7fb52604fa70_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_16.6, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb52604fea0_0, 0, 2;
    %jmp T_16.7;
T_16.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb52604fea0_0, 0, 2;
T_16.7 ;
    %jmp T_16.3;
T_16.3 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fb526054df0;
T_17 ;
    %wait E_0x7fb52602c8c0;
    %load/vec4 v0x7fb526055350_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb526055210_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7fb526055150_0;
    %assign/vec4 v0x7fb526055210_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fb526054df0;
T_18 ;
Ewait_6 .event/or E_0x7fb526055070, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x7fb526055520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x7fb526055150_0;
    %load/vec4 v0x7fb526055210_0;
    %inv;
    %and;
    %store/vec4 v0x7fb5260552c0_0, 0, 1;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7fb526055150_0;
    %inv;
    %load/vec4 v0x7fb526055210_0;
    %and;
    %store/vec4 v0x7fb5260552c0_0, 0, 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fb526054880;
T_19 ;
    %wait E_0x7fb52602c8c0;
    %load/vec4 v0x7fb526054d40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fb526054c10_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7fb526054cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x7fb526054c10_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x7fb526054c10_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fb526054240;
T_20 ;
    %wait E_0x7fb5260522b0;
    %load/vec4 v0x7fb5260563e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x7fb526056640_0;
    %parti/s 23, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x7fb526056640_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fb526054240;
T_21 ;
    %wait E_0x7fb52602c8c0;
    %load/vec4 v0x7fb526055fb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7fb526056640_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7fb526056040_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7fb5260561f0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x7fb5260562a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x7fb526056040_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x7fb526056490_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb526056040_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x7fb5260566d0_0;
    %assign/vec4 v0x7fb526056640_0, 0;
    %load/vec4 v0x7fb526056040_0;
    %assign/vec4 v0x7fb5260561f0_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fb526054240;
T_22 ;
    %wait E_0x7fb52602c8c0;
    %load/vec4 v0x7fb526055fb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fb5260565b0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7fb526055f10_0;
    %assign/vec4 v0x7fb5260565b0_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fb526054240;
T_23 ;
Ewait_7 .event/or E_0x7fb526054800, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x7fb5260565b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb526055f10_0, 0, 3;
    %jmp T_23.5;
T_23.0 ;
    %load/vec4 v0x7fb526055df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fb526055f10_0, 0, 3;
    %jmp T_23.7;
T_23.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb526055f10_0, 0, 3;
T_23.7 ;
    %jmp T_23.5;
T_23.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fb526055f10_0, 0, 3;
    %jmp T_23.5;
T_23.2 ;
    %load/vec4 v0x7fb526055cb0_0;
    %pad/u 32;
    %cmpi/e 22, 0, 32;
    %jmp/0xz  T_23.8, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fb526055f10_0, 0, 3;
    %jmp T_23.9;
T_23.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fb526055f10_0, 0, 3;
T_23.9 ;
    %jmp T_23.5;
T_23.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb526055f10_0, 0, 3;
    %jmp T_23.5;
T_23.5 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7fb5260504e0;
T_24 ;
    %wait E_0x7fb52602c8c0;
    %load/vec4 v0x7fb526050a20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb5260508f0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x7fb526050990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x7fb5260508f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fb5260508f0_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7fb526050ad0;
T_25 ;
    %wait E_0x7fb52602c8c0;
    %load/vec4 v0x7fb526051020_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb526050ed0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x7fb526050e30_0;
    %assign/vec4 v0x7fb526050ed0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fb526050ad0;
T_26 ;
Ewait_8 .event/or E_0x7fb526050d50, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x7fb526051170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x7fb526050e30_0;
    %load/vec4 v0x7fb526050ed0_0;
    %inv;
    %and;
    %store/vec4 v0x7fb526050f80_0, 0, 1;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x7fb526050e30_0;
    %inv;
    %load/vec4 v0x7fb526050ed0_0;
    %and;
    %store/vec4 v0x7fb526050f80_0, 0, 1;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x7fb5260500d0;
T_27 ;
    %wait E_0x7fb52602c8c0;
    %load/vec4 v0x7fb526051b30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb526051bc0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x7fb526051aa0_0;
    %assign/vec4 v0x7fb526051bc0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7fb5260500d0;
T_28 ;
Ewait_9 .event/or E_0x7fb526050480, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0x7fb526051bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb526051aa0_0, 0, 2;
    %jmp T_28.3;
T_28.0 ;
    %load/vec4 v0x7fb526051a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb526051aa0_0, 0, 2;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb526051aa0_0, 0, 2;
T_28.5 ;
    %jmp T_28.3;
T_28.1 ;
    %load/vec4 v0x7fb5260516a0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_28.6, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb526051aa0_0, 0, 2;
    %jmp T_28.7;
T_28.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb526051aa0_0, 0, 2;
T_28.7 ;
    %jmp T_28.3;
T_28.3 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x7fb5260573c0;
T_29 ;
    %wait E_0x7fb52602c8c0;
    %load/vec4 v0x7fb526057a40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb526057920_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x7fb5260515a0_0;
    %assign/vec4 v0x7fb526057920_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7fb5260573c0;
T_30 ;
Ewait_10 .event/or E_0x7fb526057640, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0x7fb526057b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x7fb5260515a0_0;
    %load/vec4 v0x7fb526057920_0;
    %inv;
    %and;
    %store/vec4 v0x7fb5260579b0_0, 0, 1;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x7fb5260515a0_0;
    %inv;
    %load/vec4 v0x7fb526057920_0;
    %and;
    %store/vec4 v0x7fb5260579b0_0, 0, 1;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x7fb526056e50;
T_31 ;
    %wait E_0x7fb52602c8c0;
    %load/vec4 v0x7fb526057310_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fb5260571e0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x7fb526057280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x7fb5260571e0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x7fb5260571e0_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7fb526056830;
T_32 ;
    %wait E_0x7fb5260522b0;
    %load/vec4 v0x7fb526058a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x7fb526058c90_0;
    %parti/s 47, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x7fb526058c90_0, 0;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7fb526056830;
T_33 ;
    %wait E_0x7fb52602c8c0;
    %load/vec4 v0x7fb526058600_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x7fb526058c90_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x7fb526058690_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x7fb526058840_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x7fb5260588f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x7fb526058690_0;
    %parti/s 47, 0, 2;
    %load/vec4 v0x7fb526058ae0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb526058690_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x7fb526058d20_0;
    %assign/vec4 v0x7fb526058c90_0, 0;
    %load/vec4 v0x7fb526058690_0;
    %assign/vec4 v0x7fb526058840_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7fb526056830;
T_34 ;
    %wait E_0x7fb52602c8c0;
    %load/vec4 v0x7fb526058600_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fb526058c00_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x7fb526058560_0;
    %assign/vec4 v0x7fb526058c00_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x7fb526056830;
T_35 ;
Ewait_11 .event/or E_0x7fb526056dd0, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0x7fb526058c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb526058560_0, 0, 3;
    %jmp T_35.5;
T_35.0 ;
    %load/vec4 v0x7fb526058440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.6, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fb526058560_0, 0, 3;
    %jmp T_35.7;
T_35.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb526058560_0, 0, 3;
T_35.7 ;
    %jmp T_35.5;
T_35.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fb526058560_0, 0, 3;
    %jmp T_35.5;
T_35.2 ;
    %load/vec4 v0x7fb526058300_0;
    %pad/u 32;
    %cmpi/e 46, 0, 32;
    %jmp/0xz  T_35.8, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fb526058560_0, 0, 3;
    %jmp T_35.9;
T_35.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fb526058560_0, 0, 3;
T_35.9 ;
    %jmp T_35.5;
T_35.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb526058560_0, 0, 3;
    %jmp T_35.5;
T_35.5 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x7fb52601f6e0;
T_36 ;
    %wait E_0x7fb52602c8c0;
    %load/vec4 v0x7fb526059cf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7fb526059e10_0, 0;
    %pushi/vec4 65564, 0, 24;
    %assign/vec4 v0x7fb526059d80_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x7fb52605aa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %pushi/vec4 131071, 0, 24;
    %load/vec4 v0x7fb526059e10_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 131071, 0, 24;
    %load/vec4 v0x7fb526059d80_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7fb526059e10_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7fb526059d80_0, 0;
    %jmp T_36.5;
T_36.4 ;
    %load/vec4 v0x7fb526059e10_0;
    %cmpi/u 131071, 0, 24;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_36.6, 5;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7fb526059e10_0, 0;
    %load/vec4 v0x7fb526059d80_0;
    %addi 2, 0, 24;
    %assign/vec4 v0x7fb526059d80_0, 0;
    %jmp T_36.7;
T_36.6 ;
    %load/vec4 v0x7fb526059d80_0;
    %cmpi/u 131071, 0, 24;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_36.8, 5;
    %load/vec4 v0x7fb526059e10_0;
    %addi 2, 0, 24;
    %assign/vec4 v0x7fb526059e10_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7fb526059d80_0, 0;
    %jmp T_36.9;
T_36.8 ;
    %load/vec4 v0x7fb526059e10_0;
    %addi 2, 0, 24;
    %assign/vec4 v0x7fb526059e10_0, 0;
    %load/vec4 v0x7fb526059d80_0;
    %addi 2, 0, 24;
    %assign/vec4 v0x7fb526059d80_0, 0;
T_36.9 ;
T_36.7 ;
T_36.5 ;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7fb52601f6e0;
T_37 ;
    %wait E_0x7fb52602c8c0;
    %load/vec4 v0x7fb526059cf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb52605a9a0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x7fb526059c60_0;
    %assign/vec4 v0x7fb52605a9a0_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x7fb52601f6e0;
T_38 ;
Ewait_12 .event/or E_0x7fb526017e10, E_0x0;
    %wait Ewait_12;
    %load/vec4 v0x7fb52605a9a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fb526059c60_0, 0, 4;
    %jmp T_38.8;
T_38.0 ;
    %load/vec4 v0x7fb52605aa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.9, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb526059c60_0, 0, 4;
    %jmp T_38.10;
T_38.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fb526059c60_0, 0, 4;
T_38.10 ;
    %jmp T_38.8;
T_38.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fb526059c60_0, 0, 4;
    %jmp T_38.8;
T_38.2 ;
    %load/vec4 v0x7fb5260596d0_0;
    %load/vec4 v0x7fb526059810_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.11, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fb526059c60_0, 0, 4;
    %jmp T_38.12;
T_38.11 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fb526059c60_0, 0, 4;
T_38.12 ;
    %jmp T_38.8;
T_38.3 ;
    %load/vec4 v0x7fb52605a790_0;
    %load/vec4 v0x7fb52605a8f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.13, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fb526059c60_0, 0, 4;
    %jmp T_38.14;
T_38.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fb526059c60_0, 0, 4;
T_38.14 ;
    %jmp T_38.8;
T_38.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fb526059c60_0, 0, 4;
    %jmp T_38.8;
T_38.5 ;
    %load/vec4 v0x7fb526059780_0;
    %load/vec4 v0x7fb526059810_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.15, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fb526059c60_0, 0, 4;
    %jmp T_38.16;
T_38.15 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fb526059c60_0, 0, 4;
T_38.16 ;
    %jmp T_38.8;
T_38.6 ;
    %load/vec4 v0x7fb52605a840_0;
    %load/vec4 v0x7fb52605a8f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.17, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fb526059c60_0, 0, 4;
    %jmp T_38.18;
T_38.17 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fb526059c60_0, 0, 4;
T_38.18 ;
    %jmp T_38.8;
T_38.8 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x7fb52601f6e0;
T_39 ;
Ewait_13 .event/or E_0x7fb52601a640, E_0x0;
    %wait Ewait_13;
    %load/vec4 v0x7fb52605a9a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x7fb52605acb0_0, 0, 48;
    %jmp T_39.5;
T_39.0 ;
    %pushi/vec4 2, 0, 8;
    %load/vec4 v0x7fb526059e10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fb526059ea0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb52605acb0_0, 0, 48;
    %jmp T_39.5;
T_39.1 ;
    %pushi/vec4 2, 0, 8;
    %load/vec4 v0x7fb526059e10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fb526059ea0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb52605acb0_0, 0, 48;
    %jmp T_39.5;
T_39.2 ;
    %pushi/vec4 3, 0, 8;
    %load/vec4 v0x7fb526059d80_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x7fb52605acb0_0, 0, 48;
    %jmp T_39.5;
T_39.3 ;
    %pushi/vec4 3, 0, 8;
    %load/vec4 v0x7fb526059d80_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x7fb52605acb0_0, 0, 48;
    %jmp T_39.5;
T_39.5 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x7fb52602ad50;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb52605adf0_0, 0, 1;
    %delay 25, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb52605adf0_0, 0, 1;
    %delay 25, 0;
    %jmp T_40;
    .thread T_40;
    .scope S_0x7fb52602ad50;
T_41 ;
    %vpi_call/w 3 26 "$dumpfile", "delay_core.vcd" {0 0 0};
    %vpi_call/w 3 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fb52602ad50 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb52605b0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb52605b6c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb52605b340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb52605b410_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb52605b0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb52605b6c0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb52605b6c0_0, 0, 1;
    %delay 50, 0;
    %delay 7350, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb52605b6c0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb52605b6c0_0, 0, 1;
    %delay 50, 0;
    %delay 7350, 0;
    %vpi_call/w 3 37 "$finish" {0 0 0};
    %end;
    .thread T_41;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "delay_core_tb.sv";
    "delay_core.sv";
    "cs_generator.sv";
    "counter.sv";
    "edge_detector.sv";
    "spi_controller.sv";
