// Seed: 3559590596
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  assign module_2.id_2 = 0;
  inout wire id_2;
  assign module_1.id_1 = 0;
  input wire id_1;
  assign id_6 = ("" == ~id_2);
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1
    , id_3
);
  logic id_4;
  not primCall (id_1, id_3);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4
  );
  assign id_0 = 1;
endmodule
module module_2;
  logic id_1;
  logic id_2 = id_1 == id_1;
  genvar id_3;
  assign id_1[""] = {1, -1 | 1};
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2
  );
endmodule
