{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1498451060663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1498451060678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 26 01:24:20 2017 " "Processing started: Mon Jun 26 01:24:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1498451060678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1498451060678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE2Gen1x1If64 -c DE2Gen1x1If64 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE2Gen1x1If64 -c DE2Gen1x1If64" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1498451060678 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2Gen1x1If64_7_1200mv_85c_slow.vo /home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/simulation/modelsim/ simulation " "Generated file DE2Gen1x1If64_7_1200mv_85c_slow.vo in folder \"/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1498451067082 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2Gen1x1If64_7_1200mv_0c_slow.vo /home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/simulation/modelsim/ simulation " "Generated file DE2Gen1x1If64_7_1200mv_0c_slow.vo in folder \"/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1498451070220 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2Gen1x1If64_min_1200mv_0c_fast.vo /home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/simulation/modelsim/ simulation " "Generated file DE2Gen1x1If64_min_1200mv_0c_fast.vo in folder \"/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1498451073353 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2Gen1x1If64.vo /home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/simulation/modelsim/ simulation " "Generated file DE2Gen1x1If64.vo in folder \"/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1498451076534 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2Gen1x1If64_7_1200mv_85c_v_slow.sdo /home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/simulation/modelsim/ simulation " "Generated file DE2Gen1x1If64_7_1200mv_85c_v_slow.sdo in folder \"/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1498451078721 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2Gen1x1If64_7_1200mv_0c_v_slow.sdo /home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/simulation/modelsim/ simulation " "Generated file DE2Gen1x1If64_7_1200mv_0c_v_slow.sdo in folder \"/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1498451080791 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2Gen1x1If64_min_1200mv_0c_v_fast.sdo /home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/simulation/modelsim/ simulation " "Generated file DE2Gen1x1If64_min_1200mv_0c_v_fast.sdo in folder \"/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1498451082932 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2Gen1x1If64_v.sdo /home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/simulation/modelsim/ simulation " "Generated file DE2Gen1x1If64_v.sdo in folder \"/home/laoj2/tg/FPGA/riffa/altera/de2i/DE2Gen1x1If64/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1498451084996 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1283 " "Peak virtual memory: 1283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1498451085411 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 26 01:24:45 2017 " "Processing ended: Mon Jun 26 01:24:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1498451085411 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1498451085411 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1498451085411 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1498451085411 ""}
