<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p818" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_818{left:719px;bottom:68px;letter-spacing:0.1px;}
#t2_818{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_818{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_818{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_818{left:164px;bottom:1022px;letter-spacing:-0.17px;}
#t6_818{left:235px;bottom:1022px;letter-spacing:-0.11px;}
#t7_818{left:235px;bottom:1005px;letter-spacing:-0.13px;}
#t8_818{left:235px;bottom:988px;letter-spacing:-0.11px;}
#t9_818{left:235px;bottom:972px;letter-spacing:-0.11px;}
#ta_818{left:235px;bottom:955px;letter-spacing:-0.12px;}
#tb_818{left:235px;bottom:938px;letter-spacing:-0.09px;}
#tc_818{left:235px;bottom:921px;letter-spacing:-0.12px;word-spacing:0.01px;}
#td_818{left:235px;bottom:904px;letter-spacing:-0.13px;}
#te_818{left:235px;bottom:888px;letter-spacing:-0.11px;word-spacing:-0.58px;}
#tf_818{left:235px;bottom:871px;letter-spacing:-0.12px;}
#tg_818{left:235px;bottom:854px;letter-spacing:-0.13px;word-spacing:0.01px;}
#th_818{left:235px;bottom:837px;letter-spacing:-0.13px;}
#ti_818{left:235px;bottom:820px;letter-spacing:-0.1px;}
#tj_818{left:235px;bottom:804px;letter-spacing:-0.11px;}
#tk_818{left:235px;bottom:787px;letter-spacing:-0.13px;}
#tl_818{left:235px;bottom:770px;letter-spacing:-0.12px;}
#tm_818{left:235px;bottom:753px;letter-spacing:-0.12px;}
#tn_818{left:235px;bottom:736px;letter-spacing:-0.12px;}
#to_818{left:235px;bottom:719px;letter-spacing:-0.14px;}
#tp_818{left:235px;bottom:703px;letter-spacing:-0.13px;}
#tq_818{left:235px;bottom:686px;letter-spacing:-0.11px;}
#tr_818{left:235px;bottom:669px;letter-spacing:-0.11px;}
#ts_818{left:235px;bottom:652px;letter-spacing:-0.12px;}
#tt_818{left:235px;bottom:635px;letter-spacing:-0.12px;}
#tu_818{left:235px;bottom:619px;letter-spacing:-0.11px;}
#tv_818{left:235px;bottom:602px;letter-spacing:-0.11px;}
#tw_818{left:235px;bottom:585px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tx_818{left:235px;bottom:568px;letter-spacing:-0.11px;}
#ty_818{left:235px;bottom:551px;letter-spacing:-0.11px;}
#tz_818{left:235px;bottom:535px;letter-spacing:-0.13px;}
#t10_818{left:235px;bottom:518px;letter-spacing:-0.12px;}
#t11_818{left:235px;bottom:501px;letter-spacing:-0.12px;}
#t12_818{left:235px;bottom:484px;letter-spacing:-0.11px;}
#t13_818{left:164px;bottom:460px;letter-spacing:-0.14px;}
#t14_818{left:235px;bottom:460px;letter-spacing:-0.11px;}
#t15_818{left:235px;bottom:443px;letter-spacing:-0.11px;}
#t16_818{left:235px;bottom:426px;letter-spacing:-0.12px;}
#t17_818{left:235px;bottom:409px;letter-spacing:-0.12px;}
#t18_818{left:235px;bottom:393px;letter-spacing:-0.12px;}
#t19_818{left:235px;bottom:376px;letter-spacing:-0.11px;}
#t1a_818{left:235px;bottom:359px;letter-spacing:-0.11px;}
#t1b_818{left:235px;bottom:342px;letter-spacing:-0.13px;}
#t1c_818{left:235px;bottom:325px;letter-spacing:-0.12px;}
#t1d_818{left:235px;bottom:308px;letter-spacing:-0.12px;}
#t1e_818{left:235px;bottom:292px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1f_818{left:235px;bottom:275px;letter-spacing:-0.12px;}
#t1g_818{left:235px;bottom:258px;letter-spacing:-0.11px;}
#t1h_818{left:235px;bottom:241px;letter-spacing:-0.11px;}
#t1i_818{left:235px;bottom:224px;letter-spacing:-0.12px;}
#t1j_818{left:235px;bottom:208px;letter-spacing:-0.13px;}
#t1k_818{left:235px;bottom:191px;letter-spacing:-0.14px;}
#t1l_818{left:235px;bottom:174px;letter-spacing:-0.11px;}
#t1m_818{left:235px;bottom:157px;letter-spacing:-0.11px;}
#t1n_818{left:719px;bottom:157px;}
#t1o_818{left:730px;bottom:157px;letter-spacing:-0.12px;}
#t1p_818{left:235px;bottom:137px;letter-spacing:-0.12px;}
#t1q_818{left:320px;bottom:135px;}
#t1r_818{left:333px;bottom:137px;letter-spacing:-0.12px;}
#t1s_818{left:235px;bottom:119px;letter-spacing:-0.12px;}
#t1t_818{left:246px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1u_818{left:323px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1v_818{left:83px;bottom:1063px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t1w_818{left:97px;bottom:1046px;letter-spacing:-0.14px;}
#t1x_818{left:374px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.01px;}

.s1_818{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_818{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_818{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_818{font-size:14px;font-family:NeoSansIntel-Italic_b6p;color:#000;}
.s5_818{font-size:18px;font-family:Symbol_b5z;color:#000;}
.s6_818{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_818{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts818" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_b6p;
	src: url("fonts/NeoSansIntel-Italic_b6p.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg818Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg818" style="-webkit-user-select: none;"><object width="935" height="1210" data="818/818.svg" type="image/svg+xml" id="pdf818" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_818" class="t s1_818">CPUID—CPU Identification </span>
<span id="t2_818" class="t s2_818">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_818" class="t s1_818">3-222 </span><span id="t4_818" class="t s1_818">Vol. 2A </span>
<span id="t5_818" class="t s3_818">ECX </span><span id="t6_818" class="t s3_818">Bit 00: PREFETCHWT1. (Intel® Xeon Phi™ only.) </span>
<span id="t7_818" class="t s3_818">Bit 01: AVX512_VBMI. </span>
<span id="t8_818" class="t s3_818">Bit 02: UMIP. Supports user-mode instruction prevention if 1. </span>
<span id="t9_818" class="t s3_818">Bit 03: PKU. Supports protection keys for user-mode pages if 1. </span>
<span id="ta_818" class="t s3_818">Bit 04: OSPKE. If 1, OS has set CR4.PKE to enable protection keys (and the RDPKRU/WRPKRU instruc- </span>
<span id="tb_818" class="t s3_818">tions). </span>
<span id="tc_818" class="t s3_818">Bit 05: WAITPKG. </span>
<span id="td_818" class="t s3_818">Bit 06: AVX512_VBMI2. </span>
<span id="te_818" class="t s3_818">Bit 07: CET_SS. Supports CET shadow stack features if 1. Processors that set this bit define bits 1:0 of the </span>
<span id="tf_818" class="t s3_818">IA32_U_CET and IA32_S_CET MSRs. Enumerates support for the following MSRs: </span>
<span id="tg_818" class="t s3_818">IA32_INTERRUPT_SPP_TABLE_ADDR, IA32_PL3_SSP, IA32_PL2_SSP, IA32_PL1_SSP, and </span>
<span id="th_818" class="t s3_818">IA32_PL0_SSP. </span>
<span id="ti_818" class="t s3_818">Bit 08: GFNI. </span>
<span id="tj_818" class="t s3_818">Bit 09: VAES. </span>
<span id="tk_818" class="t s3_818">Bit 10: VPCLMULQDQ. </span>
<span id="tl_818" class="t s3_818">Bit 11: AVX512_VNNI. </span>
<span id="tm_818" class="t s3_818">Bit 12: AVX512_BITALG. </span>
<span id="tn_818" class="t s3_818">Bits 13: TME_EN. If 1, the following MSRs are supported: IA32_TME_CAPABILITY, IA32_TME_ACTIVATE, </span>
<span id="to_818" class="t s3_818">IA32_TME_EXCLUDE_MASK, and IA32_TME_EXCLUDE_BASE. </span>
<span id="tp_818" class="t s3_818">Bit 14: AVX512_VPOPCNTDQ. </span>
<span id="tq_818" class="t s3_818">Bit 15: Reserved. </span>
<span id="tr_818" class="t s3_818">Bit 16: LA57. Supports 57-bit linear addresses and five-level paging if 1. </span>
<span id="ts_818" class="t s3_818">Bits 21-17: The value of MAWAU used by the BNDLDX and BNDSTX instructions in 64-bit mode. </span>
<span id="tt_818" class="t s3_818">Bit 22: RDPID and IA32_TSC_AUX are available if 1. </span>
<span id="tu_818" class="t s3_818">Bit 23: KL. Supports Key Locker if 1. </span>
<span id="tv_818" class="t s3_818">Bit 24: BUS_LOCK_DETECT. If 1, indicates support for OS bus-lock detection. </span>
<span id="tw_818" class="t s3_818">Bit 25: CLDEMOTE. Supports cache line demote if 1. </span>
<span id="tx_818" class="t s3_818">Bit 26: Reserved. </span>
<span id="ty_818" class="t s3_818">Bit 27: MOVDIRI. Supports MOVDIRI if 1. </span>
<span id="tz_818" class="t s3_818">Bit 28: MOVDIR64B. Supports MOVDIR64B if 1. </span>
<span id="t10_818" class="t s3_818">Bit 29: ENQCMD. Supports Enqueue Stores if 1. </span>
<span id="t11_818" class="t s3_818">Bit 30: SGX_LC. Supports SGX Launch Configuration if 1. </span>
<span id="t12_818" class="t s3_818">Bit 31: PKS. Supports protection keys for supervisor-mode pages if 1. </span>
<span id="t13_818" class="t s3_818">EDX </span><span id="t14_818" class="t s3_818">Bit 00: Reserved. </span>
<span id="t15_818" class="t s3_818">Bit 01: SGX-KEYS. If 1, Attestation Services for Intel® SGX is supported. </span>
<span id="t16_818" class="t s3_818">Bit 02: AVX512_4VNNIW. (Intel® Xeon Phi™ only.) </span>
<span id="t17_818" class="t s3_818">Bit 03: AVX512_4FMAPS. (Intel® Xeon Phi™ only.) </span>
<span id="t18_818" class="t s3_818">Bit 04: Fast Short REP MOV. </span>
<span id="t19_818" class="t s3_818">Bit 05: UINTR. If 1, the processor supports user interrupts. </span>
<span id="t1a_818" class="t s3_818">Bits 07-06: Reserved. </span>
<span id="t1b_818" class="t s3_818">Bit 08: AVX512_VP2INTERSECT. </span>
<span id="t1c_818" class="t s3_818">Bit 09: SRBDS_CTRL. If 1, enumerates support for the IA32_MCU_OPT_CTRL MSR and indicates its bit 0 </span>
<span id="t1d_818" class="t s3_818">(RNGDS_MITG_DIS) is also supported. </span>
<span id="t1e_818" class="t s3_818">Bit 10: MD_CLEAR supported. </span>
<span id="t1f_818" class="t s3_818">Bit 11: RTM_ALWAYS_ABORT. If set, any execution of XBEGIN immediately aborts and transitions to the </span>
<span id="t1g_818" class="t s3_818">specified fallback address. </span>
<span id="t1h_818" class="t s3_818">Bit 12: Reserved. </span>
<span id="t1i_818" class="t s3_818">Bit 13: If 1, RTM_FORCE_ABORT supported. Processors that set this bit support the </span>
<span id="t1j_818" class="t s3_818">IA32_TSX_FORCE_ABORT MSR. They allow software to set IA32_TSX_FORCE_ABORT[0] </span>
<span id="t1k_818" class="t s3_818">(RTM_FORCE_ABORT). </span>
<span id="t1l_818" class="t s3_818">Bit 14: SERIALIZE. </span>
<span id="t1m_818" class="t s3_818">Bit 15: Hybrid. If 1, the processor is identified as a hybrid part. If CPUID.0.MAXLEAF </span><span id="t1n_818" class="t s4_818">≥ </span><span id="t1o_818" class="t s3_818">1AH and </span>
<span id="t1p_818" class="t s3_818">CPUID.1A.EAX </span><span id="t1q_818" class="t s5_818">≠ </span><span id="t1r_818" class="t s3_818">0, then the Native Model ID Enumeration Leaf 1AH exists. </span>
<span id="t1s_818" class="t s3_818">Bit 16: TSXLDTRK. If 1, the processor supports Intel TSX suspend/resume of load address tracking. </span>
<span id="t1t_818" class="t s6_818">Table 3-8. </span><span id="t1u_818" class="t s6_818">Information Returned by CPUID Instruction (Contd.) </span>
<span id="t1v_818" class="t s7_818">Initial EAX </span>
<span id="t1w_818" class="t s7_818">Value </span><span id="t1x_818" class="t s7_818">Information Provided about the Processor </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
