Ameer Abdelhadi , Ran Ginosar , Avinoam Kolodny , Eby G. Friedman, Timing-driven variation-aware nonuniform clock mesh synthesis, Proceedings of the 20th symposium on Great lakes symposium on VLSI, May 16-18, 2010, Providence, Rhode Island, USA[doi>10.1145/1785481.1785487]
A. Agarwal , V. Zolotov , D. T. Blaauw, Statistical timing analysis using bounds and selective enumeration, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.9, p.1243-1260, November 2006[doi>10.1109/TCAD.2003.816217]
A. H. Ajami , K. Banerjee , M. Pedram, Modeling and analysis of nonuniform substrate temperature effects on global ULSI interconnects, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.6, p.849-861, November 2006[doi>10.1109/TCAD.2005.847944]
Charles Alpert , Andrew B. Kahng , Bao Liu , Ion Măndoiu , Alexander Zelikovsky, Minimum-buffered routing of non-critical nets for slew rate and reliability control, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
Bailey, D. and Benschneider, B. 1998. Clocking design and analysis for a 600-MHz Alpha microprocessor. J. Solid-State Circuits 33, 11, 1627--1633.
Bakoglu, H., Walker, J., and Meindl, J. 1986. A symmetric clock-distribution tree and optimized high-speed interconnections for reduced clock skew in ULSI and WSI circuits. In Proceedings of the International Conference on Computer Design. 118--122.
Samta Bansal , Juan C. Rey , Andrew Yang , Myung-Soo Jang , LC Lu , Philippe Magarshack , Marchal Pol , Riko Radojcic, 3-D stacked die: now or future?, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837350]
Benschneider, B. J., Black, A. J., et al. 1995. A 300-MHz 64-b quad-issue CMOS RISC microprocessor. J. Solid-State Circuits 30, 11, 1203--1214.
D. Blaauw , K. Chopra , A. Srivastava , L. Scheffer, Statistical Timing Analysis: From Basic Principles to State of the Art, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.4, p.589-607, April 2008[doi>10.1109/TCAD.2007.907047]
Boese, K. and Kahng, A. 1992. Zero-skew clock routing trees with minimum wire length. In Proceedings of the ASIC Conference. 1--5.
Thomas D. Burd , Robert W. Brodersen, Design issues for dynamic voltage scaling, Proceedings of the 2000 international symposium on Low power electronics and design, p.9-14, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344181]
A. Chakraborty , K. Duraisami , A. Sathanur , P. Sithambaram , L. Benini , A. Macii , E. Macii , M. Poncino, Dynamic thermal clock skew compensation using tunable delay buffers, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany[doi>10.1145/1165573.1165612]
Ashutosh Chakraborty , Gokul Ganesan , Anand Rajaram , David Z. Pan, Analysis and optimization of NBTI induced clock skew in gated clock trees, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Ashutosh Chakraborty , David Z. Pan, Skew management of NBTI impacted gated clock trees, Proceedings of the 19th international symposium on Physical design, March 14-17, 2010, San Francisco, California, USA[doi>10.1145/1735023.1735056]
A. Chakraborty , P. Sithambaram , K. Duraisami , A. Macii , E. Macii , M. Poncino, Thermal resilient bounded-skew clock tree optimization methodology, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Chan, D. and Guthaus, M. R. 2010. Analysis of power supply induced jitter in actively de-skewed multicore systems. In Proceedings of the International Symposium on Quality Electronic Design.
Steven C. Chan , Kenneth L. Shepard , Phillip J. Restle, Design of Resonant Global Clock Distributions, Proceedings of the 21st International Conference on Computer Design, p.248, October 13-15, 2003
Steven C. Chan , Kenneth L. Shepard , Phillip J. Restle, Design of Resonant Global Clock Distributions, Proceedings of the 21st International Conference on Computer Design, p.248, October 13-15, 2003
Chia-Ming Chang , Shih-Hsu Huang , Yuan-Kai Ho , Jia-Zong Lin , Hsin-Po Wang , Yu-Sheng Lu, Type-matching clock tree for zero skew clock gating, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391653]
Hongliang Chang , Sachin S. Sapatnekar, Statistical Timing Analysis Considering Spatial Correlations using a Single Pert-Like Traversal, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.621, November 09-13, 2003[doi>10.1109/ICCAD.2003.129]
Chao, T.-H., Hsu, Y.-C., and Ho, J. 1992. Zero skew clock net routing. In Proceedings of the Design Automation Conference. 518--523.
Wei-Chung Chao , Wai-Kei Mak, Low-power gated and buffered clock network construction, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.1, p.1-20, January 2008[doi>10.1145/1297666.1297686]
Chung-Ping Chen , Yao-Ping Chen , D. F. Wong, Optimal wire-sizing formula under the Elmore delay model, Proceedings of the 33rd annual Design Automation Conference, p.487-490, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240611]
Y. P. Chen , D. F. Wong, An Algorithm for Zero-Skew Clock Tree Routing with Buffer Insertion, Proceedings of the 1996 European conference on Design and Test, p.230, March 11-14, 1996
Ying-Yu Chen , Chen Dong , Deming Chen, Clock tree synthesis under aggressive buffer insertion, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837297]
Chi, V. 1994. Salphasic distribution of clock signals for synchronous systems. IEEE Trans. Comput. 43, 5, 597--602.
Cho, J. and Sarrafzadeh, M. 1993. A buffer distribution algorithm for high-speed clock routing. In Proceedings of the Design Automation Conference. 537--543.
Minsik Cho , S. Ahmedtt , D. Z. Pan, TACO: temperature aware clock-tree optimization, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.582-587, November 06-10, 2005, San Jose, CA
Minsik Cho , David Z. Pan , Ruchir Puri, Novel binary linear programming for high performance clock mesh synthesis, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
Chu, C. and Pan, M. 2008. Handbook of Algorithms for Physical Design Automation. CRC Press, Chapter 42 and 43.
Chung, J. and Cheng, C.-K. 1994. Skew sensitivity minimization of buffered clock tree. In Proceedings of the International Conference on Computer-Aided Design. 280--283.
Walter J. Condley, II , Xuchu Hu , Matthew R. Guthaus, A methodology for local resonant clock synthesis using LC-assisted local clock buffers, Proceedings of the International Conference on Computer-Aided Design, November 07-10, 2011, San Jose, California
Walter James Condley , Xuchu Hu , Matthew R. Guthaus, Analysis of high-performance clock networks with RLC and transmission line effects, Proceedings of the 12th ACM/IEEE international workshop on System level interconnect prediction, June 13-13, 2010, Anaheim, California, USA[doi>10.1145/1811100.1811113]
Jason Cong , Lei He , Cheng-Kok Koh , Patrick H. Madden, Performance optimization of VLSI interconnect layout, Integration, the VLSI Journal, v.21 n.1-2, p.1-94, Nov. 1996[doi>10.1016/S0167-9260(96)00008-9]
Cong, J. and Koh, C.-K. 1995. Minimum-cost bounded-skew clock routing. In Proceedings of the International Symposium on Circuits and Systems. 215--218.
William J. Dally , John W. Poulton, Digital systems engineering, Cambridge University Press, New York, NY, 1998
Madhav P. Desai , Radenko Cvijetic , James Jensen, Sizing of clock distribution networks for high performance CPU chips, Proceedings of the 33rd annual Design Automation Conference, p.389-394, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240593]
Anirudh Devgan, Efficient coupled noise estimation for on-chip interconnects, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.147-151, November 09-13, 1997, San Jose, California, USA
Dobberpuhl, D., Witek, R., et al. 1992. A 200-MHz 64-b dual-issue CMOS microprocessor. J. Solid-State Circuits 27, 11, 1555--1567.
Dos Santos, C. L. 2010. Personal communication. Freescale Design Engineer.
Drake, A., Nowka, K., Nguyen, T., Burns, J., and Brown, R. 2004. Resonant clocking using distributed parasitic capacitance. J. Solid-State Circuits 39, 9, 1520--1528.
Edahiro, M. 1992. Minimum path-length equi-distant routing. In Proceedings of the Asia-Pacific Conference on Circuits and Systems. 41--46.
Edahiro, M. 1993a. A clustering-based optimization algorithm in zero-skew routings. In Proceedings of the Design Automation Conference. 612--616.
Edahiro, M. 1993b. Delay minimization for zero-skew routing. In Proceedings of the International Conference on Computer-Aided Design. 563--566.
Elmore, W. C. 1948. The transient response of damped linear networks. J. Appl. Physics 19, 55--63.
Chan, S. C., Restle, P. J., Bucelot, T. J., Liberty, J. S., Weitzel, S., Keaty, J. M., Flachs, B., Volant, R., Kapusta, P., and Zimmerman, J. S. 2009. A resonant global clock distribution for the cell broadband engine processor. IEEE J. Solid-State Circuits 44, 1.
A. H. Farrahi , Chunhong Chen , A. Srivastava , G. Tellez , M. Sarrafzadeh, Activity-driven clock design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.6, p.705-714, November 2006[doi>10.1109/43.924824]
Fishburn, J. P. 1990. Clock skew optimization. IEEE Trans. Comput. 39, 7, 945--951.
Guilherme Flach , Gustavo Wilke , Marcelo Johann , Ricardo Reis, A Mesh-Buffer Displacement Optimization Strategy, Proceedings of the 2010 IEEE Annual Symposium on VLSI, p.282-287, July 05-07, 2010[doi>10.1109/ISVLSI.2010.108]
Flach, G.,Wilke, G., Johann, M., and Reis, R. 2010b. A study on clock mesh size selection. In Proceedings of the Latin American Symposium on Circuits and Systems.
Cristiano Forzan , Davide Pandini, Statistical static timing analysis: A survey, Integration, the VLSI Journal, v.42 n.3, p.409-435, June, 2009[doi>10.1016/j.vlsi.2008.10.002]
Friedman, E. G. 2001. Clock distribution networks in synchronous digital integrated circuits. Proc. IEEE. 665--692.
Geannopoulos, G. and Dai, X. 1998. An adaptive digital deskewing circuit for distribution networks. In Proceedings of the International Solid-State Circuits Conference.
Golden, M., Arekapudi, S., et al. 2006. A 2.6GHz dual-core 64bx86 microprocessor with DDR2 memory support. In Proceedings of the International Solid-State Circuits Conference. 104--105.
Puneet Gupta , Fook-Luen Heng, Toward a systematic-variation aware timing methodology, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996660]
Matthew R. Guthaus , Xuchu Hu , Gustavo Wilke , Guilherme Flach , Ricardo Reis, High-performance clock mesh optimization, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.17 n.3, p.1-17, June 2012[doi>10.1145/2209291.2209306]
Matthew R. Guthaus , Baris Taskin, High-performance, low-power resonant clocking, Proceedings of the International Conference on Computer-Aided Design, November 05-08, 2012, San Jose, California[doi>10.1145/2429384.2429545]
Guthaus, M. R. 2011. Distributed LC resonant clock tree synthesis. In Proceedings of the International Symposium on Circuits and Systems. 1215--1218.
Matthew R. Guthaus , Dennis Sylvester , Richard B. Brown, Clock buffer and wire sizing using sequential programming, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147171]
Matthew R. Guthaus , Dennis Sylvester , Richard B. Brown, Clock tree synthesis with data-path sensitivity matching, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
Matthew R. Guthaus , Gustavo Wilke , Ricardo Reis, Non-uniform clock mesh optimization with linear programming buffer insertion, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837295]
Masanori Hashimoto , Tomonori Yamamoto , Hidetoshi Onodera, Statistical Analysis of Clock Skew Variation in H-Tree Structure, Proceedings of the 6th International Symposium on Quality of Electronic Design, p.402-407, March 21-23, 2005[doi>10.1109/ISQED.2005.114]
Hathaway, D., Alvarez, J. P., and Belkbale, K. P. 1997. Network timing analysis between signals traversing a common circuit path. United States Patent 5,636,372.
Heriz, V. M., Park, J.-H., Kemper, T., Kang, S.-M., and Shakouri, A. 2007. Method of images for the fast calculation of temperature distributions in packaged VLSI chips. In Proceedings of the 13th International Workshop on Thermal Investigation of ICs and Systems. 18--25.
Xuchu Hu , Walter Condley , Matthew R. Guthaus, Library-aware resonant clock synthesis (LARCS), Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228389]
Xuchu Hu , Matthew Guthaus, Distributed Resonant clOCK grid Synthesis (ROCKS), Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024845]
Hu, X. and Guthaus, M. 2012. Distributed LC resonant clock grid synthesis. IEEE Trans. Circuits Syst. Regul. Pap.
Dennis J. H. Huang , Andrew B. Kahng , Chung-Wen Albert Tsao, On the bounded-skew clock and Steiner routing problems, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.508-513, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217579]
Im, S., Srivastava, N., Banerjee, K., and Goodson, K. E. 2005. Scaling analysis of multilevel interconnect temperatures for high performance ICs. IEEE Trans. Electron Devices 52, 12, 2710--2719.
Jackson, M. A. B., Srinivasan, A., and Kuh, E. S. 1990. Clock routing for high performance ICs. In Proceedings of the Design Automation Conference. 573--579.
Kahng, A. B., Cong, J., and Robins, G. 1991. High-performance clock routing based on recursive geometric matching. In Proceedings of the Design Automation Conference. 322--327.
A. Kapoor , N. Jayakumar , S. P. Khatri, A novel clock distribution and dynamic de-skewing methodology, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.626-631, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382651]
R. Kay , L. T. Pileggi, EWA: efficient wiring-sizing algorithm for signal nets and clock nets, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.1, p.40-49, November 2006[doi>10.1109/43.673631]
Kim, S.-D., Wada, H., and Woo, J. C. S. 2004. TCAD-based statistical analysis and modeling of gate line-edge roughness effect on nanoscale MOS transistor performance and scaling. IEEE Trans. Semicond. Manuf. 17, 2, 192--200.
Kourtev, I. S. and Friedman, E. G. 1999. A quadratic programming approach to clock skew scheduling for reduced sensitivity to process parameter variations. In Proceedings of the International ASIC/SOC Conference. 210--215.
Joseph Kozhaya , Phillip Restle , Haifeng Qian, Myth busters: microprocessor clocking is from Mars, ASICs clocking is from Venus, Proceedings of the International Conference on Computer-Aided Design, November 07-10, 2011, San Jose, California
Kurd, N., Barkatullah, J., Dizon, R., Fletcher, T., and Madland, P. 2001. Multi-GHz clocking scheme for Intel Pentium 4 microprocessor. In Proceedings of the International Solid-State Circuits Conference. 404--405.
Dongjin Lee , Igor L. Markov, Contango: integrated optimization of SoC clock networks, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Dong-Jin Lee , Myung-Chul Kim , Igor L. Markov, Low-power clock trees for CPUs, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
Ruiming Li , Dian Zhou , Jin Liu , Xuan Zeng, Power-Optimal Simultaneous Buffer Insertion/Sizing and Wire Sizing, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.581, November 09-13, 2003[doi>10.1109/ICCAD.2003.116]
I-Min Liu , Tan-Li Chou , Adnan Aziz , D. F. Wong, Zero-skew clock tree construction by simultaneous routing, wire sizing and buffer insertion, Proceedings of the 2000 international symposium on Physical design, p.33-38, May 2000, San Diego, California, USA[doi>10.1145/332357.332370]
Wen-Hao Liu , Yih-Lang Li , Hui-Chi Chen, Minimizing clock latency range in robust clock tree synthesis, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
Jieyi Long , Ja Chun Ku , Seda Ogrenci Memik , Yehea Ismail, A self-adjusting clock tree architecture to cope with temperature variations, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Bing Lu , Jiang Hu , Gary Ellis , Haihua Su, Process variation aware clock tree routing, Proceedings of the 2003 international symposium on Physical design, April 06-09, 2003, Monterey, CA, USA[doi>10.1145/640000.640037]
Igor L. Markov , Dong-Jin Lee, Algorithmic tuning of clock trees and derived non-tree structures, Proceedings of the International Conference on Computer-Aided Design, November 07-10, 2011, San Jose, California
Venkata Rajesh Mekala , Yifang Liu , Xiaoji Ye , Jiang Hu , Peng Li, Accurate clock mesh sizing via sequential quadraticprogramming, Proceedings of the 19th international symposium on Physical design, March 14-17, 2010, San Francisco, California, USA[doi>10.1145/1735023.1735057]
Noel Menezes , Ross Baldick , Lawrence T. Pileggi, A sequential quadratic programming approach to concurrent gate and wire sizing, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.144-151, November 05-09, 1995, San Jose, California, USA
Francisco Javier Mesa-Martinez , Ehsan K. Ardestani , Jose Renau, Characterizing processor thermal behavior, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736043]
Jacob Minz , Xin Zhao , Sung Kyu Lim, Buffered clock tree synthesis for 3D ICs under thermal variations, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
Tarun Mittal , Cheng-Kok Koh, Cross link insertion for improving tolerance to variations in clock network synthesis, Proceedings of the 2011 international symposium on Physical design, March 27-30, 2011, Santa Barbara, CA, USA[doi>10.1145/1960397.1960407]
Sani R. Nassif, Modeling and forecasting of manufacturing variations (embedded tutorial), Proceedings of the 2001 Asia and South Pacific Design Automation Conference, p.145-150, January 2001, Yokohama, Japan[doi>10.1145/370155.370308]
José Luis Neves , Eby G. Friedman, Optimal clock skew scheduling tolerant to process variations, Proceedings of the 33rd annual Design Automation Conference, p.623-628, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240636]
Nowka, K. J. Carpenter, G. D., MacDonald, E. W., Ngo, H. C., Brock, B. C., Ishii, K. I., Nguyen, T. Y., and Burns, J. L. 2002. A 32-bit PowerPC system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling. J. Solid State Circuits 37, 11, 1441--1447.
J. Oh , M. Pedram, Gated clock routing minimizing the switched capacitance, Proceedings of the conference on Design, automation and test in Europe, p.692-697, February 23-26, 1998, Le Palais des Congrés de Paris, France
Frank O'Mahony , C. Patrick Yue , Mark A. Horowitz , S. Simon Wong, Design of a 10GHz clock distribution network using coupled standing-wave oscillators, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.776005]
Pelgrom, M., Duinmaijer, A., and Welbers, A. 1989. Matching properties of MOS transistors. J. Solid State Circuits 24, 5, 1433--1439.
S. Pullela , N. Menezes , L. T. Pileggi, Post-processing of clock trees via wiresizing and buffering for robust design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.6, p.691-701, November 2006[doi>10.1109/43.503938]
Pullela, S., Menezes, N., and Pillage, L. T. 1993. Reliable non-zero skew clock trees using wire width optimization. In Proceedings of the Design Automation Conference. 165--170.
Anand Rajaram , Raguram Damodaran , Arjun Rajagopal, Practical Clock Tree Robustness Signoff Metrics, Proceedings of the 9th international symposium on Quality Electronic Design, p.676-679, March 17-19, 2008
Anand Rajaram , Jiang Hu , Rabi Mahapatra, Reducing clock skew variability via cross links, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996574]
Anand Rajaram , David Z. Pan, MeshWorks: an efficient framework for planning, synthesis and optimization of clock mesh networks, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
Rajeev R. Rao , David Blaauw , Dennis Sylvester , Charles J. Alpert , Sani Nassif, An efficient surface-based low-power buffer insertion algorithm, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA[doi>10.1145/1055137.1055155]
Restle, P., Carter, C., Eckhardt, J., Krauter, B., McCredie, B., Jenkins, K., Weger, A., and Mule, A. 2002. The clock distribution of the POWER4 microprocessor. In Proceedings of the International Solid-State Circuits Conference. 144--145.
Jonathan Rosenfeld , Eby G. Friedman, Sensitivity evaluation of global resonant H-tree clock distribution networks, Proceedings of the 16th ACM Great Lakes symposium on VLSI, April 30-May 01, 2006, Philadelphia, PA, USA[doi>10.1145/1127908.1127955]
Rusu, S., Tam, S., Muljono, H., Ayers, D., and Chang, J. 2006. A dual-core multi-threaded Xeon processor with 16MB L3 cache. In Proceedings of the International Solid-State Circuits Conference. 102--103.
H. Saaied , D. Al-Khalili , A. J. Al-Khalili , M. Nekili, Simultaneous adaptive wire adjustment and local topology modification for tuning a bounded-skew clock tree, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.10, p.1637-1643, November 2006[doi>10.1109/TCAD.2005.852034]
Sachin Sapatnekar, Timing, Springer-Verlag New York, Inc., Secaucus, NJ, 2004
Sathe, V., Arekapudi, S., Ouyang, C., Papaefthymiou, M., Ishii, A., and Naffziger, S. 2012. Resonant clock design for a power-efficient high-volume x86-64 microprocessor. In Proceedings of the International Solid State Circuits Conference. 68--70.
Sathe, V., Kao, J., and Papaefthymiou, M. 2007. RF2: A 1GHz FIR filter with distributed resonant clock generator. In Proceedings of the IEEE Symposium on VLSI Circuits. 44--45.
Deepak C. Sekar, Clock trees: differential or single ended?, Proceedings of the 6th International Symposium on Quality of Electronic Design, p.548-553, March 21-23, 2005[doi>10.1109/ISQED.2005.31]
Rupesh S. Shelar, An algorithm for routing with capacitance/distance constraints for clock distribution in microprocessors, Proceedings of the 2009 international symposium on Physical design, March 29-April 01, 2009, San Diego, California, USA[doi>10.1145/1514932.1514964]
Xin-Wei Shih , Yao-Wen Chang, Fast timing-model independent buffered clock-tree synthesis, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837296]
Xin-Wei Shih , Hsu-Chieh Lee , Kuan-Hsien Ho , Yao-Wen Chang, High variation-tolerant obstacle-avoiding clock mesh synthesis with symmetrical driving trees, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
Skinner, H., Hu, X., and Guthaus, M. R. 2012. Harmonic resonant clocking. In Proceedings of the International Conference on Very Large Scale Integration.
W. Steinhögl , G. Schindler , G. Steinlesberger , M. Traving , M. Engelhardt, Impact of line edge roughness on the resistivity of nanometer-scale interconnects, Microelectronic Engineering, v.76 n.1-4, p.126-130, October 2004[doi>10.1016/j.mee.2004.07.005]
Stine, B. E., Boning, D. S., et al. 1998. The physical and electrical effects of metal-fill patterning practices for oxide chemical-mechanical polishing processes. IEEE Trans. Electron Devices 45, 3, 665--679.
Sze, C. 2010a. Personal communication. IBM Austin Research Lab, Austin, TX.
C. N. Sze, ISPD 2010 high performance clock network synthesis contest: benchmark suite and results, Proceedings of the 19th international symposium on Physical design, March 14-17, 2010, San Francisco, California, USA[doi>10.1145/1735023.1735058]
C. N. Sze , Phillip Restle , Gi-Joon Nam , Charles Alpert, Ispd2009 clock network synthesis contest, Proceedings of the 2009 international symposium on Physical design, March 29-April 01, 2009, San Diego, California, USA[doi>10.1145/1514932.1514965]
Tam, S., Leung, J., Limaye, R., Choy, S., Vora, S., and Adachi, M. 2006. Clock generation and distribution of a dual-core Xeon processor with 16MB L3 cache. In Proceedings of the International Solid-State Circuits Conference. 382--383.
Baris Taskin , Joseph Demaio , Owen Farell , Michael Hazeltine , Ryan Ketner, Custom topology rotary clock router with tree subnetworks, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.14 n.3, p.1-14, May 2009[doi>10.1145/1529255.1529266]
G. E. Tellez , M. Sarrafzadeh, Minimal buffer insertion in clock trees with skew and slew rate constraints, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.4, p.333-342, November 2006[doi>10.1109/43.602470]
Teodorescu, T. 2010. Personal communication. ATI Radeon 5870 Clock Designer, Sunnyvale, CA.
Thomson, M. G.-R., Restle, P. J., and James, N. K. 2006. A 5GHz duty-cycle correcting clock distribution network for the POWER6 microprocessor. In Proceedings of the International Solid-State Circuits Conference. 1522--1529.
Jeremy R. Tolbert , Xin Zhao , Sung Kyu Lim , Saibal Mukhopadhyay, Slew-aware clock tree design for reliable subthreshold circuits, Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594239]
Jeng-Liang Tsai , DongHyun Baik , Charlie Chung-Ping Chen , Kewal K. Saluja, A yield improvement methodology using pre- and post-silicon statistical clock scheduling, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.611-618, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382649]
Jeng-Liang Tsai , Tsung-Hao Chen , C. C.-P. Chen, Zero skew clock-tree optimization with buffer insertion/sizing and wire sizing, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.4, p.565-572, November 2006[doi>10.1109/TCAD.2004.825875]
Jeng-Liang Tsai , Lizheng Zhang, Statistical timing analysis driven post-silicon-tunable clock-tree synthesis, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.575-581, November 06-10, 2005, San Jose, CA
Chung-Wen Albert Tsao , Cheng-Kok Koh, UST/DME: a clock tree router for general skew constraints, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
Chung-wen Albert Tsao , Cheng-kok Koh, UST/DME: a clock tree router for general skew constraints, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.7 n.3, p.359-379, July 2002[doi>10.1145/567270.567271]
Tsay, R.-S. 1991. Exact zero skew. In Proceedings of the International Conference on Computer-Aided Design. 336--339.
Van Ginneken, L. P. P. P. 1990. Buffer placement in distributed RC-tree networks for minimal Elmore delay. In Proceedings of the International Symposium on Circuits and Systems. 865--868.
Lieven Vandenberghe , Stephen Boyd , Abbas El Gamal, Optimal wire and transistor sizing for circuits with non-tree topology, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.252-259, November 09-13, 1997, San Jose, California, USA
G. Venkataraman , N. Jayakumar , J. Hu , P. Li , Sunil Khatri , Anand Rajaram , P. McGuinness , C. Alpert, Practical techniques to reduce skew and its variations in buffered clock networks, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.592-596, November 06-10, 2005, San Jose, CA
Ganesh Venkataraman , C. N. Sze , Jiang Hu, Skew scheduling and clock routing for improved tolerance to process variations, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120972]
Ganesh Venkataraman , Zhuo Feng , Jiang Hu , Peng Li, Combinatorial algorithms for fast clock mesh optimization, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233616]
Chandu Visweswariah, Death, taxes and failing chips, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775921]
C. Visweswariah , K. Ravindran , K. Kalafala , S. G. Walker , S. Narayan, First-order incremental block-based statistical timing analysis, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996663]
Ashok Vittal , Malgorzata Marek-Sadowska, Power optimal buffered clock tree design, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.497-502, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217577]
Kai Wang , Malgorzata Marek-Sadowska, Buffer sizing for clock power minimization subject to general skew constraints, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996614]
Ting-Yuan Wang , Charlie Chung-Ping Chen, Thermal-ADI: a linear-time chip-level dynamic thermal simulation algorithm based on alternating-direction-implicit (ADI) method, Proceedings of the 2001 international symposium on Physical design, p.238-243, April 01-04, 2001, Sonoma, California, USA[doi>10.1145/369691.369794]
Gustavo Wilke , Renan Fonseca , Cecilia Mezzomo , Ricardo Reis, A novel scheme to reduce short-circuit power in mesh-based clock architectures, Proceedings of the 21st annual symposium on Integrated circuits and system design, September 01-04, 2008, Gramado, Brazil[doi>10.1145/1404371.1404409]
Wood, J., Edwards, T. C., and Lipa, S. 2001. Rotary traveling-wave oscillator arrays: A new clock technology. J. Solid-State Circuits 36, 11, 1654--1664.
John Wood , Ahmet Tekin , Adrian Dave , Kenneth Pedrotti, Giga-hertz rate single slope conversion technique with 512-phase RTWO, Analog Integrated Circuits and Signal Processing, v.55 n.2, p.139-148, May       2008[doi>10.1007/s10470-008-9160-2]
Thucydides Xanthopoulos, Clocking in Modern VLSI Systems, Springer Publishing Company, Incorporated, 2009
Xanthopoulos, T., Bailey, D. W., Gangwar, A. K., Gowan, M. K., Jain, A. K., and Prewitt, B. K. 2001. The design and analysis of the clock distribution network for a 1.2GHz alpha microprocessor. In Proceedings of the International Solid State Circuits Conference. 402--403.
Joe G. Xi , Wayne W. M. Dai, Buffer insertion and sizing under process variations for low power clock distribution, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.491-496, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217576]
Linfu Xiao , Zigang Xiao , Zaichen Qian , Yan Jiang , Tao Huang , Haitong Tian , Evangeline F. Y. Young, Local clock skew minimization using blockage-aware mixed tree-mesh clock network, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
Hao Yu , Yu Hu , Chunchen Liu , Lei He, Minimal skew clock embedding considering time variant temperature gradient, Proceedings of the 2007 international symposium on Physical design, March 18-21, 2007, Austin, Texas, USA[doi>10.1145/1231996.1232036]
Zhengtao Yu , Xun Liu, Implementing multiphase resonant clocking on a finite-impulse response filter, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.11, p.1593-1601, November 2009[doi>10.1109/TVLSI.2008.2006477]
Jindrich Zejda , Paul Frain, General framework for removal of clock network pessimism, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.632-639, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774666]
X. Zeng , D. Zhou , Wei Li, Buffer insertion for clock delay and skew minimization, Proceedings of the 1999 international symposium on Physical design, p.36-41, April 12-14, 1999, Monterey, California, USA[doi>10.1145/299996.300015]
Yong Zhan , S. S. Sapatnekar, High-Efficiency Green Function-Based Thermal Simulation Algorithms, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.9, p.1661-1675, September 2007[doi>10.1109/TCAD.2007.895754]
Zhao, W. and Cao, Y. 2006a. New generation of predictive technology model for sub-45 nm early design exploration. IEEE Trans. Electron. Devices 53, 11, 2816--2823.
Wei Zhao , Yu Cao, New Generation of Predictive Technology Model for Sub-45nm Design Exploration, Proceedings of the 7th International Symposium on Quality Electronic Design, p.585-590, March 27-29, 2006[doi>10.1109/ISQED.2006.91]
Qing K. Zhu, High-Speed Clock Network Design, Springer Publishing Company, Incorporated, 2010
Zhu, Q. and Zhang, M. 2001. Low-voltage swing clock distribution schemes. In Proceedings of the International Symposium on Circuits and Systems. 418--421.
