--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml simon_top.twx simon_top.ncd -o simon_top.twr simon_top.pcf
-ucf ee201l_detour_top.ucf

Design file:              simon_top.ncd
Physical constraint file: simon_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6883 paths analyzed, 1410 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.420ns.
--------------------------------------------------------------------------------

Paths for end point UUT/XLXI_541/corr (SLICE_X23Y22.A4), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_debouncer_1/state_FSM_FFd2 (FF)
  Destination:          UUT/XLXI_541/corr (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.362ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.422 - 0.445)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_debouncer_1/state_FSM_FFd2 to UUT/XLXI_541/corr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.CQ      Tcko                  0.391   ee201_debouncer_1/state_FSM_FFd3
                                                       ee201_debouncer_1/state_FSM_FFd2
    SLICE_X22Y23.A3      net (fanout=7)        2.730   ee201_debouncer_1/state_FSM_FFd2
    SLICE_X22Y23.A       Tilo                  0.203   UUT/XLXI_541/state_FSM_FFd10
                                                       UUT/XLXI_541/state_state[10]_PWR_12_o_Select_33_o1
    SLICE_X22Y23.B1      net (fanout=1)        0.826   UUT/XLXI_541/state_state[10]_PWR_12_o_Select_33_o
    SLICE_X22Y23.BMUX    Tilo                  0.261   UUT/XLXI_541/state_FSM_FFd10
                                                       UUT/XLXI_541/state_state[10]_PWR_12_o_Select_33_o2
    SLICE_X23Y22.A4      net (fanout=1)        0.629   UUT/XLXI_541/state_state[10]_PWR_12_o_Select_33_o1
    SLICE_X23Y22.CLK     Tas                   0.322   UUT/XLXI_541/corr
                                                       UUT/XLXI_541/state_state[10]_PWR_12_o_Select_33_o6
                                                       UUT/XLXI_541/corr
    -------------------------------------------------  ---------------------------
    Total                                      5.362ns (1.177ns logic, 4.185ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_debouncer_3/state_FSM_FFd2 (FF)
  Destination:          UUT/XLXI_541/corr (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.215ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.422 - 0.438)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_debouncer_3/state_FSM_FFd2 to UUT/XLXI_541/corr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y53.CQ      Tcko                  0.447   ee201_debouncer_3/state_FSM_FFd3
                                                       ee201_debouncer_3/state_FSM_FFd2
    SLICE_X22Y23.A4      net (fanout=7)        2.527   ee201_debouncer_3/state_FSM_FFd2
    SLICE_X22Y23.A       Tilo                  0.203   UUT/XLXI_541/state_FSM_FFd10
                                                       UUT/XLXI_541/state_state[10]_PWR_12_o_Select_33_o1
    SLICE_X22Y23.B1      net (fanout=1)        0.826   UUT/XLXI_541/state_state[10]_PWR_12_o_Select_33_o
    SLICE_X22Y23.BMUX    Tilo                  0.261   UUT/XLXI_541/state_FSM_FFd10
                                                       UUT/XLXI_541/state_state[10]_PWR_12_o_Select_33_o2
    SLICE_X23Y22.A4      net (fanout=1)        0.629   UUT/XLXI_541/state_state[10]_PWR_12_o_Select_33_o1
    SLICE_X23Y22.CLK     Tas                   0.322   UUT/XLXI_541/corr
                                                       UUT/XLXI_541/state_state[10]_PWR_12_o_Select_33_o6
                                                       UUT/XLXI_541/corr
    -------------------------------------------------  ---------------------------
    Total                                      5.215ns (1.233ns logic, 3.982ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_debouncer_2/state_FSM_FFd2 (FF)
  Destination:          UUT/XLXI_541/corr (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.859ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.422 - 0.442)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_debouncer_2/state_FSM_FFd2 to UUT/XLXI_541/corr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y43.CQ      Tcko                  0.391   ee201_debouncer_2/state_FSM_FFd3
                                                       ee201_debouncer_2/state_FSM_FFd2
    SLICE_X22Y23.A1      net (fanout=9)        2.227   ee201_debouncer_2/state_FSM_FFd2
    SLICE_X22Y23.A       Tilo                  0.203   UUT/XLXI_541/state_FSM_FFd10
                                                       UUT/XLXI_541/state_state[10]_PWR_12_o_Select_33_o1
    SLICE_X22Y23.B1      net (fanout=1)        0.826   UUT/XLXI_541/state_state[10]_PWR_12_o_Select_33_o
    SLICE_X22Y23.BMUX    Tilo                  0.261   UUT/XLXI_541/state_FSM_FFd10
                                                       UUT/XLXI_541/state_state[10]_PWR_12_o_Select_33_o2
    SLICE_X23Y22.A4      net (fanout=1)        0.629   UUT/XLXI_541/state_state[10]_PWR_12_o_Select_33_o1
    SLICE_X23Y22.CLK     Tas                   0.322   UUT/XLXI_541/corr
                                                       UUT/XLXI_541/state_state[10]_PWR_12_o_Select_33_o6
                                                       UUT/XLXI_541/corr
    -------------------------------------------------  ---------------------------
    Total                                      4.859ns (1.177ns logic, 3.682ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point UUT/XLXI_541/corr (SLICE_X23Y22.A5), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_debouncer_0/state_FSM_FFd2 (FF)
  Destination:          UUT/XLXI_541/corr (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.993ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.422 - 0.476)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_debouncer_0/state_FSM_FFd2 to UUT/XLXI_541/corr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.CQ       Tcko                  0.391   ee201_debouncer_0/state_FSM_FFd3
                                                       ee201_debouncer_0/state_FSM_FFd2
    SLICE_X23Y22.D6      net (fanout=7)        3.137   ee201_debouncer_0/state_FSM_FFd2
    SLICE_X23Y22.D       Tilo                  0.259   UUT/XLXI_541/corr
                                                       UUT/XLXI_541/state_state[10]_PWR_12_o_Select_33_o4
    SLICE_X23Y22.B2      net (fanout=1)        0.438   UUT/XLXI_541/state_state[10]_PWR_12_o_Select_33_o3
    SLICE_X23Y22.B       Tilo                  0.259   UUT/XLXI_541/corr
                                                       UUT/XLXI_541/state_state[10]_PWR_12_o_Select_33_o5
    SLICE_X23Y22.A5      net (fanout=1)        0.187   UUT/XLXI_541/state_state[10]_PWR_12_o_Select_33_o4
    SLICE_X23Y22.CLK     Tas                   0.322   UUT/XLXI_541/corr
                                                       UUT/XLXI_541/state_state[10]_PWR_12_o_Select_33_o6
                                                       UUT/XLXI_541/corr
    -------------------------------------------------  ---------------------------
    Total                                      4.993ns (1.231ns logic, 3.762ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_debouncer_3/state_FSM_FFd2 (FF)
  Destination:          UUT/XLXI_541/corr (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.564ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.422 - 0.438)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_debouncer_3/state_FSM_FFd2 to UUT/XLXI_541/corr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y53.CQ      Tcko                  0.447   ee201_debouncer_3/state_FSM_FFd3
                                                       ee201_debouncer_3/state_FSM_FFd2
    SLICE_X23Y22.D4      net (fanout=7)        2.652   ee201_debouncer_3/state_FSM_FFd2
    SLICE_X23Y22.D       Tilo                  0.259   UUT/XLXI_541/corr
                                                       UUT/XLXI_541/state_state[10]_PWR_12_o_Select_33_o4
    SLICE_X23Y22.B2      net (fanout=1)        0.438   UUT/XLXI_541/state_state[10]_PWR_12_o_Select_33_o3
    SLICE_X23Y22.B       Tilo                  0.259   UUT/XLXI_541/corr
                                                       UUT/XLXI_541/state_state[10]_PWR_12_o_Select_33_o5
    SLICE_X23Y22.A5      net (fanout=1)        0.187   UUT/XLXI_541/state_state[10]_PWR_12_o_Select_33_o4
    SLICE_X23Y22.CLK     Tas                   0.322   UUT/XLXI_541/corr
                                                       UUT/XLXI_541/state_state[10]_PWR_12_o_Select_33_o6
                                                       UUT/XLXI_541/corr
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (1.287ns logic, 3.277ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_debouncer_1/state_FSM_FFd2 (FF)
  Destination:          UUT/XLXI_541/corr (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.482ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.422 - 0.445)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_debouncer_1/state_FSM_FFd2 to UUT/XLXI_541/corr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.CQ      Tcko                  0.391   ee201_debouncer_1/state_FSM_FFd3
                                                       ee201_debouncer_1/state_FSM_FFd2
    SLICE_X23Y22.D5      net (fanout=7)        2.626   ee201_debouncer_1/state_FSM_FFd2
    SLICE_X23Y22.D       Tilo                  0.259   UUT/XLXI_541/corr
                                                       UUT/XLXI_541/state_state[10]_PWR_12_o_Select_33_o4
    SLICE_X23Y22.B2      net (fanout=1)        0.438   UUT/XLXI_541/state_state[10]_PWR_12_o_Select_33_o3
    SLICE_X23Y22.B       Tilo                  0.259   UUT/XLXI_541/corr
                                                       UUT/XLXI_541/state_state[10]_PWR_12_o_Select_33_o5
    SLICE_X23Y22.A5      net (fanout=1)        0.187   UUT/XLXI_541/state_state[10]_PWR_12_o_Select_33_o4
    SLICE_X23Y22.CLK     Tas                   0.322   UUT/XLXI_541/corr
                                                       UUT/XLXI_541/state_state[10]_PWR_12_o_Select_33_o6
                                                       UUT/XLXI_541/corr
    -------------------------------------------------  ---------------------------
    Total                                      4.482ns (1.231ns logic, 3.251ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point UUT/XLXI_4/Q_0 (SLICE_X20Y20.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_debouncer_0/state_FSM_FFd2 (FF)
  Destination:          UUT/XLXI_4/Q_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.647ns (Levels of Logic = 1)
  Clock Path Skew:      -0.054ns (0.422 - 0.476)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_debouncer_0/state_FSM_FFd2 to UUT/XLXI_4/Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.CQ       Tcko                  0.391   ee201_debouncer_0/state_FSM_FFd3
                                                       ee201_debouncer_0/state_FSM_FFd2
    SLICE_X22Y25.A4      net (fanout=7)        2.889   ee201_debouncer_0/state_FSM_FFd2
    SLICE_X22Y25.A       Tilo                  0.203   UUT/I_en
                                                       UUT/XLXI_541/state_I_en1
    SLICE_X20Y20.CE      net (fanout=2)        0.829   UUT/I_en
    SLICE_X20Y20.CLK     Tceck                 0.335   UUT/I<3>
                                                       UUT/XLXI_4/Q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.647ns (0.929ns logic, 3.718ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_debouncer_3/state_FSM_FFd2 (FF)
  Destination:          UUT/XLXI_4/Q_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.444ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.422 - 0.438)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_debouncer_3/state_FSM_FFd2 to UUT/XLXI_4/Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y53.CQ      Tcko                  0.447   ee201_debouncer_3/state_FSM_FFd3
                                                       ee201_debouncer_3/state_FSM_FFd2
    SLICE_X22Y25.A2      net (fanout=7)        2.630   ee201_debouncer_3/state_FSM_FFd2
    SLICE_X22Y25.A       Tilo                  0.203   UUT/I_en
                                                       UUT/XLXI_541/state_I_en1
    SLICE_X20Y20.CE      net (fanout=2)        0.829   UUT/I_en
    SLICE_X20Y20.CLK     Tceck                 0.335   UUT/I<3>
                                                       UUT/XLXI_4/Q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.444ns (0.985ns logic, 3.459ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_debouncer_1/state_FSM_FFd2 (FF)
  Destination:          UUT/XLXI_4/Q_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.419ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.422 - 0.445)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_debouncer_1/state_FSM_FFd2 to UUT/XLXI_4/Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.CQ      Tcko                  0.391   ee201_debouncer_1/state_FSM_FFd3
                                                       ee201_debouncer_1/state_FSM_FFd2
    SLICE_X22Y25.A3      net (fanout=7)        2.661   ee201_debouncer_1/state_FSM_FFd2
    SLICE_X22Y25.A       Tilo                  0.203   UUT/I_en
                                                       UUT/XLXI_541/state_I_en1
    SLICE_X20Y20.CE      net (fanout=2)        0.829   UUT/I_en
    SLICE_X20Y20.CLK     Tceck                 0.335   UUT/I<3>
                                                       UUT/XLXI_4/Q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.419ns (0.929ns logic, 3.490ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point UUT/XLXI_541/state_FSM_FFd11 (SLICE_X23Y21.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UUT/XLXI_541/state_FSM_FFd4 (FF)
  Destination:          UUT/XLXI_541/state_FSM_FFd11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UUT/XLXI_541/state_FSM_FFd4 to UUT/XLXI_541/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y21.CQ      Tcko                  0.198   UUT/XLXI_541/state_FSM_FFd5
                                                       UUT/XLXI_541/state_FSM_FFd4
    SLICE_X23Y21.C5      net (fanout=11)       0.062   UUT/XLXI_541/state_FSM_FFd4
    SLICE_X23Y21.CLK     Tah         (-Th)    -0.155   UUT/XLXI_541/state_FSM_FFd5
                                                       UUT/XLXI_541/state_FSM_FFd11-In1
                                                       UUT/XLXI_541/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.353ns logic, 0.062ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Paths for end point ee201_debouncer_0/debounce_count_10 (SLICE_X5Y50.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ee201_debouncer_0/debounce_count_10 (FF)
  Destination:          ee201_debouncer_0/debounce_count_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ee201_debouncer_0/debounce_count_10 to ee201_debouncer_0/debounce_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y50.AQ       Tcko                  0.198   ee201_debouncer_0/debounce_count<13>
                                                       ee201_debouncer_0/debounce_count_10
    SLICE_X5Y50.A6       net (fanout=2)        0.022   ee201_debouncer_0/debounce_count<10>
    SLICE_X5Y50.CLK      Tah         (-Th)    -0.215   ee201_debouncer_0/debounce_count<13>
                                                       ee201_debouncer_0/state[5]_GND_3_o_select_29_OUT<10>1
                                                       ee201_debouncer_0/debounce_count_10
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point ee201_debouncer_2/debounce_count_10 (SLICE_X15Y39.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ee201_debouncer_2/debounce_count_10 (FF)
  Destination:          ee201_debouncer_2/debounce_count_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ee201_debouncer_2/debounce_count_10 to ee201_debouncer_2/debounce_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y39.AQ      Tcko                  0.198   ee201_debouncer_2/debounce_count<13>
                                                       ee201_debouncer_2/debounce_count_10
    SLICE_X15Y39.A6      net (fanout=2)        0.022   ee201_debouncer_2/debounce_count<10>
    SLICE_X15Y39.CLK     Tah         (-Th)    -0.215   ee201_debouncer_2/debounce_count<13>
                                                       ee201_debouncer_2/state[5]_GND_3_o_select_29_OUT<10>1
                                                       ee201_debouncer_2/debounce_count_10
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFGP1/BUFG/I0
  Logical resource: BUFGP1/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: BUFGP1/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: DIV_CLK<3>/CLK
  Logical resource: DIV_CLK_0/CK
  Location pin: SLICE_X32Y12.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: DIV_CLK<3>/SR
  Logical resource: DIV_CLK_0/SR
  Location pin: SLICE_X32Y12.SR
  Clock network: BtnC_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |    5.420|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6883 paths, 0 nets, and 2080 connections

Design statistics:
   Minimum period:   5.420ns{1}   (Maximum frequency: 184.502MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 06 11:19:51 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 179 MB



